
USB_MassStorage_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008938  08100298  08100298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08108bd0  08108bd0  00009bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08108c2c  08108c2c  00009c2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08108c30  08108c30  00009c30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  10000000  08108c34  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .RxDescripSection 00000060  10000010  08108c44  0000a010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .TxDescripSection 00000060  10000070  08108ca4  0000a070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00000c10  100000d0  08108d04  0000a0d0  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  10000ce0  08108d04  0000ace0  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0000a0d0  2**0
                  CONTENTS, READONLY
 11 .debug_info   00022462  00000000  00000000  0000a100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000046aa  00000000  00000000  0002c562  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001b58  00000000  00000000  00030c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 000014e4  00000000  00000000  00032768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00040882  00000000  00000000  00033c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00025c2a  00000000  00000000  000744ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0019541f  00000000  00000000  0009a0f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0022f517  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00007490  00000000  00000000  0022f55c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000006d  00000000  00000000  002369ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	@ (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	@ (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	@ (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	100000d0 	.word	0x100000d0
 81002b4:	00000000 	.word	0x00000000
 81002b8:	08108bb8 	.word	0x08108bb8

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	@ (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	@ (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	@ (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	100000d4 	.word	0x100000d4
 81002d4:	08108bb8 	.word	0x08108bb8

081002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81002d8:	b480      	push	{r7}
 81002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81002dc:	4b09      	ldr	r3, [pc, #36]	@ (8100304 <SystemInit+0x2c>)
 81002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81002e2:	4a08      	ldr	r2, [pc, #32]	@ (8100304 <SystemInit+0x2c>)
 81002e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 81002e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81002ec:	4b05      	ldr	r3, [pc, #20]	@ (8100304 <SystemInit+0x2c>)
 81002ee:	691b      	ldr	r3, [r3, #16]
 81002f0:	4a04      	ldr	r2, [pc, #16]	@ (8100304 <SystemInit+0x2c>)
 81002f2:	f043 0310 	orr.w	r3, r3, #16
 81002f6:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81002f8:	bf00      	nop
 81002fa:	46bd      	mov	sp, r7
 81002fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100300:	4770      	bx	lr
 8100302:	bf00      	nop
 8100304:	e000ed00 	.word	0xe000ed00

08100308 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8100308:	b480      	push	{r7}
 810030a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 810030c:	4b09      	ldr	r3, [pc, #36]	@ (8100334 <ExitRun0Mode+0x2c>)
 810030e:	68db      	ldr	r3, [r3, #12]
 8100310:	4a08      	ldr	r2, [pc, #32]	@ (8100334 <ExitRun0Mode+0x2c>)
 8100312:	f023 0302 	bic.w	r3, r3, #2
 8100316:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8100318:	bf00      	nop
 810031a:	4b06      	ldr	r3, [pc, #24]	@ (8100334 <ExitRun0Mode+0x2c>)
 810031c:	685b      	ldr	r3, [r3, #4]
 810031e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8100322:	2b00      	cmp	r3, #0
 8100324:	d0f9      	beq.n	810031a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8100326:	bf00      	nop
 8100328:	bf00      	nop
 810032a:	46bd      	mov	sp, r7
 810032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100330:	4770      	bx	lr
 8100332:	bf00      	nop
 8100334:	58024800 	.word	0x58024800

08100338 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8100338:	b580      	push	{r7, lr}
 810033a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 810033c:	4b1e      	ldr	r3, [pc, #120]	@ (81003b8 <MX_ETH_Init+0x80>)
 810033e:	4a1f      	ldr	r2, [pc, #124]	@ (81003bc <MX_ETH_Init+0x84>)
 8100340:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8100342:	4b1f      	ldr	r3, [pc, #124]	@ (81003c0 <MX_ETH_Init+0x88>)
 8100344:	2200      	movs	r2, #0
 8100346:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8100348:	4b1d      	ldr	r3, [pc, #116]	@ (81003c0 <MX_ETH_Init+0x88>)
 810034a:	2280      	movs	r2, #128	@ 0x80
 810034c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 810034e:	4b1c      	ldr	r3, [pc, #112]	@ (81003c0 <MX_ETH_Init+0x88>)
 8100350:	22e1      	movs	r2, #225	@ 0xe1
 8100352:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8100354:	4b1a      	ldr	r3, [pc, #104]	@ (81003c0 <MX_ETH_Init+0x88>)
 8100356:	2200      	movs	r2, #0
 8100358:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 810035a:	4b19      	ldr	r3, [pc, #100]	@ (81003c0 <MX_ETH_Init+0x88>)
 810035c:	2200      	movs	r2, #0
 810035e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8100360:	4b17      	ldr	r3, [pc, #92]	@ (81003c0 <MX_ETH_Init+0x88>)
 8100362:	2200      	movs	r2, #0
 8100364:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8100366:	4b14      	ldr	r3, [pc, #80]	@ (81003b8 <MX_ETH_Init+0x80>)
 8100368:	4a15      	ldr	r2, [pc, #84]	@ (81003c0 <MX_ETH_Init+0x88>)
 810036a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_MII_MODE;
 810036c:	4b12      	ldr	r3, [pc, #72]	@ (81003b8 <MX_ETH_Init+0x80>)
 810036e:	2200      	movs	r2, #0
 8100370:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8100372:	4b11      	ldr	r3, [pc, #68]	@ (81003b8 <MX_ETH_Init+0x80>)
 8100374:	4a13      	ldr	r2, [pc, #76]	@ (81003c4 <MX_ETH_Init+0x8c>)
 8100376:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8100378:	4b0f      	ldr	r3, [pc, #60]	@ (81003b8 <MX_ETH_Init+0x80>)
 810037a:	4a13      	ldr	r2, [pc, #76]	@ (81003c8 <MX_ETH_Init+0x90>)
 810037c:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 810037e:	4b0e      	ldr	r3, [pc, #56]	@ (81003b8 <MX_ETH_Init+0x80>)
 8100380:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8100384:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8100386:	480c      	ldr	r0, [pc, #48]	@ (81003b8 <MX_ETH_Init+0x80>)
 8100388:	f001 fd0a 	bl	8101da0 <HAL_ETH_Init>
 810038c:	4603      	mov	r3, r0
 810038e:	2b00      	cmp	r3, #0
 8100390:	d001      	beq.n	8100396 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 8100392:	f000 feb3 	bl	81010fc <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8100396:	2238      	movs	r2, #56	@ 0x38
 8100398:	2100      	movs	r1, #0
 810039a:	480c      	ldr	r0, [pc, #48]	@ (81003cc <MX_ETH_Init+0x94>)
 810039c:	f008 fbd1 	bl	8108b42 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 81003a0:	4b0a      	ldr	r3, [pc, #40]	@ (81003cc <MX_ETH_Init+0x94>)
 81003a2:	2221      	movs	r2, #33	@ 0x21
 81003a4:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 81003a6:	4b09      	ldr	r3, [pc, #36]	@ (81003cc <MX_ETH_Init+0x94>)
 81003a8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 81003ac:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 81003ae:	4b07      	ldr	r3, [pc, #28]	@ (81003cc <MX_ETH_Init+0x94>)
 81003b0:	2200      	movs	r2, #0
 81003b2:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 81003b4:	bf00      	nop
 81003b6:	bd80      	pop	{r7, pc}
 81003b8:	10000124 	.word	0x10000124
 81003bc:	40028000 	.word	0x40028000
 81003c0:	100001d4 	.word	0x100001d4
 81003c4:	10000070 	.word	0x10000070
 81003c8:	10000010 	.word	0x10000010
 81003cc:	100000ec 	.word	0x100000ec

081003d0 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 81003d0:	b580      	push	{r7, lr}
 81003d2:	b092      	sub	sp, #72	@ 0x48
 81003d4:	af00      	add	r7, sp, #0
 81003d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81003d8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 81003dc:	2200      	movs	r2, #0
 81003de:	601a      	str	r2, [r3, #0]
 81003e0:	605a      	str	r2, [r3, #4]
 81003e2:	609a      	str	r2, [r3, #8]
 81003e4:	60da      	str	r2, [r3, #12]
 81003e6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 81003e8:	687b      	ldr	r3, [r7, #4]
 81003ea:	681b      	ldr	r3, [r3, #0]
 81003ec:	4a87      	ldr	r2, [pc, #540]	@ (810060c <HAL_ETH_MspInit+0x23c>)
 81003ee:	4293      	cmp	r3, r2
 81003f0:	f040 8108 	bne.w	8100604 <HAL_ETH_MspInit+0x234>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 81003f4:	4b86      	ldr	r3, [pc, #536]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 81003f6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81003fa:	4a85      	ldr	r2, [pc, #532]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 81003fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8100400:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8100404:	4b82      	ldr	r3, [pc, #520]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 8100406:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 810040a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 810040e:	633b      	str	r3, [r7, #48]	@ 0x30
 8100410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8100412:	4b7f      	ldr	r3, [pc, #508]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 8100414:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100418:	4a7d      	ldr	r2, [pc, #500]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 810041a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 810041e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8100422:	4b7b      	ldr	r3, [pc, #492]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 8100424:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100428:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 810042c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 810042e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8100430:	4b77      	ldr	r3, [pc, #476]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 8100432:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100436:	4a76      	ldr	r2, [pc, #472]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 8100438:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810043c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8100440:	4b73      	ldr	r3, [pc, #460]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 8100442:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100446:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 810044a:	62bb      	str	r3, [r7, #40]	@ 0x28
 810044c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOG_CLK_ENABLE();
 810044e:	4b70      	ldr	r3, [pc, #448]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 8100450:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100454:	4a6e      	ldr	r2, [pc, #440]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 8100456:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810045a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810045e:	4b6c      	ldr	r3, [pc, #432]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 8100460:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100464:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8100468:	627b      	str	r3, [r7, #36]	@ 0x24
 810046a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 810046c:	4b68      	ldr	r3, [pc, #416]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 810046e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100472:	4a67      	ldr	r2, [pc, #412]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 8100474:	f043 0310 	orr.w	r3, r3, #16
 8100478:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810047c:	4b64      	ldr	r3, [pc, #400]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 810047e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100482:	f003 0310 	and.w	r3, r3, #16
 8100486:	623b      	str	r3, [r7, #32]
 8100488:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 810048a:	4b61      	ldr	r3, [pc, #388]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 810048c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100490:	4a5f      	ldr	r2, [pc, #380]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 8100492:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8100496:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810049a:	4b5d      	ldr	r3, [pc, #372]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 810049c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81004a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81004a4:	61fb      	str	r3, [r7, #28]
 81004a6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 81004a8:	4b59      	ldr	r3, [pc, #356]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 81004aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81004ae:	4a58      	ldr	r2, [pc, #352]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 81004b0:	f043 0304 	orr.w	r3, r3, #4
 81004b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81004b8:	4b55      	ldr	r3, [pc, #340]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 81004ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81004be:	f003 0304 	and.w	r3, r3, #4
 81004c2:	61bb      	str	r3, [r7, #24]
 81004c4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 81004c6:	4b52      	ldr	r3, [pc, #328]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 81004c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81004cc:	4a50      	ldr	r2, [pc, #320]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 81004ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 81004d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81004d6:	4b4e      	ldr	r3, [pc, #312]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 81004d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81004dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 81004e0:	617b      	str	r3, [r7, #20]
 81004e2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 81004e4:	4b4a      	ldr	r3, [pc, #296]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 81004e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81004ea:	4a49      	ldr	r2, [pc, #292]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 81004ec:	f043 0301 	orr.w	r3, r3, #1
 81004f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81004f4:	4b46      	ldr	r3, [pc, #280]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 81004f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81004fa:	f003 0301 	and.w	r3, r3, #1
 81004fe:	613b      	str	r3, [r7, #16]
 8100500:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8100502:	4b43      	ldr	r3, [pc, #268]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 8100504:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100508:	4a41      	ldr	r2, [pc, #260]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 810050a:	f043 0302 	orr.w	r3, r3, #2
 810050e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100512:	4b3f      	ldr	r3, [pc, #252]	@ (8100610 <HAL_ETH_MspInit+0x240>)
 8100514:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100518:	f003 0302 	and.w	r3, r3, #2
 810051c:	60fb      	str	r3, [r7, #12]
 810051e:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PB1     ------> ETH_RXD3
    PC5     ------> ETH_RXD1
    PB0     ------> ETH_RXD2
    */
    GPIO_InitStruct.Pin = MII_TX_EN_Pin|MII_TXD1_Pin|MII_TXD0_Pin;
 8100520:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8100524:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100526:	2302      	movs	r3, #2
 8100528:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810052a:	2300      	movs	r3, #0
 810052c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810052e:	2300      	movs	r3, #0
 8100530:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8100532:	230b      	movs	r3, #11
 8100534:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8100536:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 810053a:	4619      	mov	r1, r3
 810053c:	4835      	ldr	r0, [pc, #212]	@ (8100614 <HAL_ETH_MspInit+0x244>)
 810053e:	f002 fbd1 	bl	8102ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_TXD3_Pin;
 8100542:	2304      	movs	r3, #4
 8100544:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100546:	2302      	movs	r3, #2
 8100548:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810054a:	2300      	movs	r3, #0
 810054c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810054e:	2300      	movs	r3, #0
 8100550:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8100552:	230b      	movs	r3, #11
 8100554:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(MII_TXD3_GPIO_Port, &GPIO_InitStruct);
 8100556:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 810055a:	4619      	mov	r1, r3
 810055c:	482e      	ldr	r0, [pc, #184]	@ (8100618 <HAL_ETH_MspInit+0x248>)
 810055e:	f002 fbc1 	bl	8102ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_RX_ER_Pin;
 8100562:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8100566:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100568:	2302      	movs	r3, #2
 810056a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810056c:	2300      	movs	r3, #0
 810056e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100570:	2300      	movs	r3, #0
 8100572:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8100574:	230b      	movs	r3, #11
 8100576:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(MII_RX_ER_GPIO_Port, &GPIO_InitStruct);
 8100578:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 810057c:	4619      	mov	r1, r3
 810057e:	4827      	ldr	r0, [pc, #156]	@ (810061c <HAL_ETH_MspInit+0x24c>)
 8100580:	f002 fbb0 	bl	8102ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_MDC_Pin|MII_TXD2_Pin|MII_TX_CLK_Pin|MII_RXD0_Pin
 8100584:	233e      	movs	r3, #62	@ 0x3e
 8100586:	637b      	str	r3, [r7, #52]	@ 0x34
                          |MII_RXD1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100588:	2302      	movs	r3, #2
 810058a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810058c:	2300      	movs	r3, #0
 810058e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100590:	2300      	movs	r3, #0
 8100592:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8100594:	230b      	movs	r3, #11
 8100596:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8100598:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 810059c:	4619      	mov	r1, r3
 810059e:	4820      	ldr	r0, [pc, #128]	@ (8100620 <HAL_ETH_MspInit+0x250>)
 81005a0:	f002 fba0 	bl	8102ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_CRS_Pin|MII_COL_Pin;
 81005a4:	230c      	movs	r3, #12
 81005a6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81005a8:	2302      	movs	r3, #2
 81005aa:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81005ac:	2300      	movs	r3, #0
 81005ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81005b0:	2300      	movs	r3, #0
 81005b2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 81005b4:	230b      	movs	r3, #11
 81005b6:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 81005b8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 81005bc:	4619      	mov	r1, r3
 81005be:	4819      	ldr	r0, [pc, #100]	@ (8100624 <HAL_ETH_MspInit+0x254>)
 81005c0:	f002 fb90 	bl	8102ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_MDIO_Pin|MII_RX_CLK_Pin|MII_RX_DV_Pin;
 81005c4:	2386      	movs	r3, #134	@ 0x86
 81005c6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81005c8:	2302      	movs	r3, #2
 81005ca:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81005cc:	2300      	movs	r3, #0
 81005ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81005d0:	2300      	movs	r3, #0
 81005d2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 81005d4:	230b      	movs	r3, #11
 81005d6:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81005d8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 81005dc:	4619      	mov	r1, r3
 81005de:	4812      	ldr	r0, [pc, #72]	@ (8100628 <HAL_ETH_MspInit+0x258>)
 81005e0:	f002 fb80 	bl	8102ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_RXD3_Pin|MII_RXD2_Pin;
 81005e4:	2303      	movs	r3, #3
 81005e6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81005e8:	2302      	movs	r3, #2
 81005ea:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81005ec:	2300      	movs	r3, #0
 81005ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81005f0:	2300      	movs	r3, #0
 81005f2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 81005f4:	230b      	movs	r3, #11
 81005f6:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 81005f8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 81005fc:	4619      	mov	r1, r3
 81005fe:	480b      	ldr	r0, [pc, #44]	@ (810062c <HAL_ETH_MspInit+0x25c>)
 8100600:	f002 fb70 	bl	8102ce4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8100604:	bf00      	nop
 8100606:	3748      	adds	r7, #72	@ 0x48
 8100608:	46bd      	mov	sp, r7
 810060a:	bd80      	pop	{r7, pc}
 810060c:	40028000 	.word	0x40028000
 8100610:	58024400 	.word	0x58024400
 8100614:	58021800 	.word	0x58021800
 8100618:	58021000 	.word	0x58021000
 810061c:	58022000 	.word	0x58022000
 8100620:	58020800 	.word	0x58020800
 8100624:	58021c00 	.word	0x58021c00
 8100628:	58020000 	.word	0x58020000
 810062c:	58020400 	.word	0x58020400

08100630 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8100630:	b580      	push	{r7, lr}
 8100632:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8100634:	4b2e      	ldr	r3, [pc, #184]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 8100636:	4a2f      	ldr	r2, [pc, #188]	@ (81006f4 <MX_FDCAN1_Init+0xc4>)
 8100638:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 810063a:	4b2d      	ldr	r3, [pc, #180]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 810063c:	2200      	movs	r2, #0
 810063e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8100640:	4b2b      	ldr	r3, [pc, #172]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 8100642:	2200      	movs	r2, #0
 8100644:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8100646:	4b2a      	ldr	r3, [pc, #168]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 8100648:	2200      	movs	r2, #0
 810064a:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 810064c:	4b28      	ldr	r3, [pc, #160]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 810064e:	2200      	movs	r2, #0
 8100650:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8100652:	4b27      	ldr	r3, [pc, #156]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 8100654:	2200      	movs	r2, #0
 8100656:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8100658:	4b25      	ldr	r3, [pc, #148]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 810065a:	2210      	movs	r2, #16
 810065c:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 810065e:	4b24      	ldr	r3, [pc, #144]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 8100660:	2201      	movs	r2, #1
 8100662:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8100664:	4b22      	ldr	r3, [pc, #136]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 8100666:	2201      	movs	r2, #1
 8100668:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 810066a:	4b21      	ldr	r3, [pc, #132]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 810066c:	2201      	movs	r2, #1
 810066e:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8100670:	4b1f      	ldr	r3, [pc, #124]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 8100672:	2201      	movs	r2, #1
 8100674:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8100676:	4b1e      	ldr	r3, [pc, #120]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 8100678:	2201      	movs	r2, #1
 810067a:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 810067c:	4b1c      	ldr	r3, [pc, #112]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 810067e:	2201      	movs	r2, #1
 8100680:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8100682:	4b1b      	ldr	r3, [pc, #108]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 8100684:	2201      	movs	r2, #1
 8100686:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8100688:	4b19      	ldr	r3, [pc, #100]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 810068a:	2200      	movs	r2, #0
 810068c:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 810068e:	4b18      	ldr	r3, [pc, #96]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 8100690:	2200      	movs	r2, #0
 8100692:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8100694:	4b16      	ldr	r3, [pc, #88]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 8100696:	2200      	movs	r2, #0
 8100698:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 810069a:	4b15      	ldr	r3, [pc, #84]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 810069c:	2200      	movs	r2, #0
 810069e:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 81006a0:	4b13      	ldr	r3, [pc, #76]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 81006a2:	2204      	movs	r2, #4
 81006a4:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 81006a6:	4b12      	ldr	r3, [pc, #72]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 81006a8:	2200      	movs	r2, #0
 81006aa:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 81006ac:	4b10      	ldr	r3, [pc, #64]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 81006ae:	2204      	movs	r2, #4
 81006b0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 81006b2:	4b0f      	ldr	r3, [pc, #60]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 81006b4:	2200      	movs	r2, #0
 81006b6:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 81006b8:	4b0d      	ldr	r3, [pc, #52]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 81006ba:	2204      	movs	r2, #4
 81006bc:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 81006be:	4b0c      	ldr	r3, [pc, #48]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 81006c0:	2200      	movs	r2, #0
 81006c2:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 81006c4:	4b0a      	ldr	r3, [pc, #40]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 81006c6:	2200      	movs	r2, #0
 81006c8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 81006ca:	4b09      	ldr	r3, [pc, #36]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 81006cc:	2200      	movs	r2, #0
 81006ce:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 81006d0:	4b07      	ldr	r3, [pc, #28]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 81006d2:	2200      	movs	r2, #0
 81006d4:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 81006d6:	4b06      	ldr	r3, [pc, #24]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 81006d8:	2204      	movs	r2, #4
 81006da:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 81006dc:	4804      	ldr	r0, [pc, #16]	@ (81006f0 <MX_FDCAN1_Init+0xc0>)
 81006de:	f001 ff93 	bl	8102608 <HAL_FDCAN_Init>
 81006e2:	4603      	mov	r3, r0
 81006e4:	2b00      	cmp	r3, #0
 81006e6:	d001      	beq.n	81006ec <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 81006e8:	f000 fd08 	bl	81010fc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 81006ec:	bf00      	nop
 81006ee:	bd80      	pop	{r7, pc}
 81006f0:	100001dc 	.word	0x100001dc
 81006f4:	4000a000 	.word	0x4000a000

081006f8 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 81006f8:	b580      	push	{r7, lr}
 81006fa:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 81006fc:	4b2e      	ldr	r3, [pc, #184]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 81006fe:	4a2f      	ldr	r2, [pc, #188]	@ (81007bc <MX_FDCAN2_Init+0xc4>)
 8100700:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8100702:	4b2d      	ldr	r3, [pc, #180]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 8100704:	2200      	movs	r2, #0
 8100706:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8100708:	4b2b      	ldr	r3, [pc, #172]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 810070a:	2200      	movs	r2, #0
 810070c:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 810070e:	4b2a      	ldr	r3, [pc, #168]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 8100710:	2200      	movs	r2, #0
 8100712:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8100714:	4b28      	ldr	r3, [pc, #160]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 8100716:	2200      	movs	r2, #0
 8100718:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 810071a:	4b27      	ldr	r3, [pc, #156]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 810071c:	2200      	movs	r2, #0
 810071e:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 8100720:	4b25      	ldr	r3, [pc, #148]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 8100722:	2210      	movs	r2, #16
 8100724:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8100726:	4b24      	ldr	r3, [pc, #144]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 8100728:	2201      	movs	r2, #1
 810072a:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 1;
 810072c:	4b22      	ldr	r3, [pc, #136]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 810072e:	2201      	movs	r2, #1
 8100730:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 1;
 8100732:	4b21      	ldr	r3, [pc, #132]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 8100734:	2201      	movs	r2, #1
 8100736:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8100738:	4b1f      	ldr	r3, [pc, #124]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 810073a:	2201      	movs	r2, #1
 810073c:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 810073e:	4b1e      	ldr	r3, [pc, #120]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 8100740:	2201      	movs	r2, #1
 8100742:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8100744:	4b1c      	ldr	r3, [pc, #112]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 8100746:	2201      	movs	r2, #1
 8100748:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 810074a:	4b1b      	ldr	r3, [pc, #108]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 810074c:	2201      	movs	r2, #1
 810074e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8100750:	4b19      	ldr	r3, [pc, #100]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 8100752:	2200      	movs	r2, #0
 8100754:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 8100756:	4b18      	ldr	r3, [pc, #96]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 8100758:	2200      	movs	r2, #0
 810075a:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 810075c:	4b16      	ldr	r3, [pc, #88]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 810075e:	2200      	movs	r2, #0
 8100760:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 8100762:	4b15      	ldr	r3, [pc, #84]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 8100764:	2200      	movs	r2, #0
 8100766:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8100768:	4b13      	ldr	r3, [pc, #76]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 810076a:	2204      	movs	r2, #4
 810076c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 810076e:	4b12      	ldr	r3, [pc, #72]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 8100770:	2200      	movs	r2, #0
 8100772:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8100774:	4b10      	ldr	r3, [pc, #64]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 8100776:	2204      	movs	r2, #4
 8100778:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 810077a:	4b0f      	ldr	r3, [pc, #60]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 810077c:	2200      	movs	r2, #0
 810077e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8100780:	4b0d      	ldr	r3, [pc, #52]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 8100782:	2204      	movs	r2, #4
 8100784:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8100786:	4b0c      	ldr	r3, [pc, #48]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 8100788:	2200      	movs	r2, #0
 810078a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 810078c:	4b0a      	ldr	r3, [pc, #40]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 810078e:	2200      	movs	r2, #0
 8100790:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 8100792:	4b09      	ldr	r3, [pc, #36]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 8100794:	2200      	movs	r2, #0
 8100796:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8100798:	4b07      	ldr	r3, [pc, #28]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 810079a:	2200      	movs	r2, #0
 810079c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 810079e:	4b06      	ldr	r3, [pc, #24]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 81007a0:	2204      	movs	r2, #4
 81007a2:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 81007a4:	4804      	ldr	r0, [pc, #16]	@ (81007b8 <MX_FDCAN2_Init+0xc0>)
 81007a6:	f001 ff2f 	bl	8102608 <HAL_FDCAN_Init>
 81007aa:	4603      	mov	r3, r0
 81007ac:	2b00      	cmp	r3, #0
 81007ae:	d001      	beq.n	81007b4 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 81007b0:	f000 fca4 	bl	81010fc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 81007b4:	bf00      	nop
 81007b6:	bd80      	pop	{r7, pc}
 81007b8:	1000027c 	.word	0x1000027c
 81007bc:	4000a400 	.word	0x4000a400

081007c0 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 81007c0:	b580      	push	{r7, lr}
 81007c2:	b0bc      	sub	sp, #240	@ 0xf0
 81007c4:	af00      	add	r7, sp, #0
 81007c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81007c8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 81007cc:	2200      	movs	r2, #0
 81007ce:	601a      	str	r2, [r3, #0]
 81007d0:	605a      	str	r2, [r3, #4]
 81007d2:	609a      	str	r2, [r3, #8]
 81007d4:	60da      	str	r2, [r3, #12]
 81007d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81007d8:	f107 0318 	add.w	r3, r7, #24
 81007dc:	22c0      	movs	r2, #192	@ 0xc0
 81007de:	2100      	movs	r1, #0
 81007e0:	4618      	mov	r0, r3
 81007e2:	f008 f9ae 	bl	8108b42 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 81007e6:	687b      	ldr	r3, [r7, #4]
 81007e8:	681b      	ldr	r3, [r3, #0]
 81007ea:	4a57      	ldr	r2, [pc, #348]	@ (8100948 <HAL_FDCAN_MspInit+0x188>)
 81007ec:	4293      	cmp	r3, r2
 81007ee:	d151      	bne.n	8100894 <HAL_FDCAN_MspInit+0xd4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 81007f0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 81007f4:	f04f 0300 	mov.w	r3, #0
 81007f8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 81007fc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8100800:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100804:	f107 0318 	add.w	r3, r7, #24
 8100808:	4618      	mov	r0, r3
 810080a:	f004 f9e9 	bl	8104be0 <HAL_RCCEx_PeriphCLKConfig>
 810080e:	4603      	mov	r3, r0
 8100810:	2b00      	cmp	r3, #0
 8100812:	d001      	beq.n	8100818 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8100814:	f000 fc72 	bl	81010fc <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8100818:	4b4c      	ldr	r3, [pc, #304]	@ (810094c <HAL_FDCAN_MspInit+0x18c>)
 810081a:	681b      	ldr	r3, [r3, #0]
 810081c:	3301      	adds	r3, #1
 810081e:	4a4b      	ldr	r2, [pc, #300]	@ (810094c <HAL_FDCAN_MspInit+0x18c>)
 8100820:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8100822:	4b4a      	ldr	r3, [pc, #296]	@ (810094c <HAL_FDCAN_MspInit+0x18c>)
 8100824:	681b      	ldr	r3, [r3, #0]
 8100826:	2b01      	cmp	r3, #1
 8100828:	d10e      	bne.n	8100848 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 810082a:	4b49      	ldr	r3, [pc, #292]	@ (8100950 <HAL_FDCAN_MspInit+0x190>)
 810082c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8100830:	4a47      	ldr	r2, [pc, #284]	@ (8100950 <HAL_FDCAN_MspInit+0x190>)
 8100832:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8100836:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 810083a:	4b45      	ldr	r3, [pc, #276]	@ (8100950 <HAL_FDCAN_MspInit+0x190>)
 810083c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8100840:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8100844:	617b      	str	r3, [r7, #20]
 8100846:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8100848:	4b41      	ldr	r3, [pc, #260]	@ (8100950 <HAL_FDCAN_MspInit+0x190>)
 810084a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810084e:	4a40      	ldr	r2, [pc, #256]	@ (8100950 <HAL_FDCAN_MspInit+0x190>)
 8100850:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8100854:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100858:	4b3d      	ldr	r3, [pc, #244]	@ (8100950 <HAL_FDCAN_MspInit+0x190>)
 810085a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810085e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8100862:	613b      	str	r3, [r7, #16]
 8100864:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PH14     ------> FDCAN1_RX
    PH13     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN2_RXH14_Pin|FDCAN1_TX_Pin;
 8100866:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 810086a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810086e:	2302      	movs	r3, #2
 8100870:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100874:	2300      	movs	r3, #0
 8100876:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810087a:	2300      	movs	r3, #0
 810087c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8100880:	2309      	movs	r3, #9
 8100882:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8100886:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 810088a:	4619      	mov	r1, r3
 810088c:	4831      	ldr	r0, [pc, #196]	@ (8100954 <HAL_FDCAN_MspInit+0x194>)
 810088e:	f002 fa29 	bl	8102ce4 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8100892:	e055      	b.n	8100940 <HAL_FDCAN_MspInit+0x180>
  else if(fdcanHandle->Instance==FDCAN2)
 8100894:	687b      	ldr	r3, [r7, #4]
 8100896:	681b      	ldr	r3, [r3, #0]
 8100898:	4a2f      	ldr	r2, [pc, #188]	@ (8100958 <HAL_FDCAN_MspInit+0x198>)
 810089a:	4293      	cmp	r3, r2
 810089c:	d150      	bne.n	8100940 <HAL_FDCAN_MspInit+0x180>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 810089e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 81008a2:	f04f 0300 	mov.w	r3, #0
 81008a6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 81008aa:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 81008ae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81008b2:	f107 0318 	add.w	r3, r7, #24
 81008b6:	4618      	mov	r0, r3
 81008b8:	f004 f992 	bl	8104be0 <HAL_RCCEx_PeriphCLKConfig>
 81008bc:	4603      	mov	r3, r0
 81008be:	2b00      	cmp	r3, #0
 81008c0:	d001      	beq.n	81008c6 <HAL_FDCAN_MspInit+0x106>
      Error_Handler();
 81008c2:	f000 fc1b 	bl	81010fc <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 81008c6:	4b21      	ldr	r3, [pc, #132]	@ (810094c <HAL_FDCAN_MspInit+0x18c>)
 81008c8:	681b      	ldr	r3, [r3, #0]
 81008ca:	3301      	adds	r3, #1
 81008cc:	4a1f      	ldr	r2, [pc, #124]	@ (810094c <HAL_FDCAN_MspInit+0x18c>)
 81008ce:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 81008d0:	4b1e      	ldr	r3, [pc, #120]	@ (810094c <HAL_FDCAN_MspInit+0x18c>)
 81008d2:	681b      	ldr	r3, [r3, #0]
 81008d4:	2b01      	cmp	r3, #1
 81008d6:	d10e      	bne.n	81008f6 <HAL_FDCAN_MspInit+0x136>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 81008d8:	4b1d      	ldr	r3, [pc, #116]	@ (8100950 <HAL_FDCAN_MspInit+0x190>)
 81008da:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 81008de:	4a1c      	ldr	r2, [pc, #112]	@ (8100950 <HAL_FDCAN_MspInit+0x190>)
 81008e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 81008e4:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 81008e8:	4b19      	ldr	r3, [pc, #100]	@ (8100950 <HAL_FDCAN_MspInit+0x190>)
 81008ea:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 81008ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81008f2:	60fb      	str	r3, [r7, #12]
 81008f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 81008f6:	4b16      	ldr	r3, [pc, #88]	@ (8100950 <HAL_FDCAN_MspInit+0x190>)
 81008f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81008fc:	4a14      	ldr	r2, [pc, #80]	@ (8100950 <HAL_FDCAN_MspInit+0x190>)
 81008fe:	f043 0302 	orr.w	r3, r3, #2
 8100902:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100906:	4b12      	ldr	r3, [pc, #72]	@ (8100950 <HAL_FDCAN_MspInit+0x190>)
 8100908:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810090c:	f003 0302 	and.w	r3, r3, #2
 8100910:	60bb      	str	r3, [r7, #8]
 8100912:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = FDCAN2_RX_Pin|FDCAN2_TX_Pin;
 8100914:	f242 0320 	movw	r3, #8224	@ 0x2020
 8100918:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810091c:	2302      	movs	r3, #2
 810091e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100922:	2300      	movs	r3, #0
 8100924:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100928:	2300      	movs	r3, #0
 810092a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 810092e:	2309      	movs	r3, #9
 8100930:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100934:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8100938:	4619      	mov	r1, r3
 810093a:	4808      	ldr	r0, [pc, #32]	@ (810095c <HAL_FDCAN_MspInit+0x19c>)
 810093c:	f002 f9d2 	bl	8102ce4 <HAL_GPIO_Init>
}
 8100940:	bf00      	nop
 8100942:	37f0      	adds	r7, #240	@ 0xf0
 8100944:	46bd      	mov	sp, r7
 8100946:	bd80      	pop	{r7, pc}
 8100948:	4000a000 	.word	0x4000a000
 810094c:	1000031c 	.word	0x1000031c
 8100950:	58024400 	.word	0x58024400
 8100954:	58021c00 	.word	0x58021c00
 8100958:	4000a400 	.word	0x4000a400
 810095c:	58020400 	.word	0x58020400

08100960 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8100960:	b580      	push	{r7, lr}
 8100962:	b088      	sub	sp, #32
 8100964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8100966:	1d3b      	adds	r3, r7, #4
 8100968:	2200      	movs	r2, #0
 810096a:	601a      	str	r2, [r3, #0]
 810096c:	605a      	str	r2, [r3, #4]
 810096e:	609a      	str	r2, [r3, #8]
 8100970:	60da      	str	r2, [r3, #12]
 8100972:	611a      	str	r2, [r3, #16]
 8100974:	615a      	str	r2, [r3, #20]
 8100976:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8100978:	4b1e      	ldr	r3, [pc, #120]	@ (81009f4 <MX_FMC_Init+0x94>)
 810097a:	4a1f      	ldr	r2, [pc, #124]	@ (81009f8 <MX_FMC_Init+0x98>)
 810097c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 810097e:	4b1d      	ldr	r3, [pc, #116]	@ (81009f4 <MX_FMC_Init+0x94>)
 8100980:	2201      	movs	r2, #1
 8100982:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8100984:	4b1b      	ldr	r3, [pc, #108]	@ (81009f4 <MX_FMC_Init+0x94>)
 8100986:	2200      	movs	r2, #0
 8100988:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 810098a:	4b1a      	ldr	r3, [pc, #104]	@ (81009f4 <MX_FMC_Init+0x94>)
 810098c:	2204      	movs	r2, #4
 810098e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8100990:	4b18      	ldr	r3, [pc, #96]	@ (81009f4 <MX_FMC_Init+0x94>)
 8100992:	2210      	movs	r2, #16
 8100994:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8100996:	4b17      	ldr	r3, [pc, #92]	@ (81009f4 <MX_FMC_Init+0x94>)
 8100998:	2240      	movs	r2, #64	@ 0x40
 810099a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 810099c:	4b15      	ldr	r3, [pc, #84]	@ (81009f4 <MX_FMC_Init+0x94>)
 810099e:	2280      	movs	r2, #128	@ 0x80
 81009a0:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 81009a2:	4b14      	ldr	r3, [pc, #80]	@ (81009f4 <MX_FMC_Init+0x94>)
 81009a4:	2200      	movs	r2, #0
 81009a6:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 81009a8:	4b12      	ldr	r3, [pc, #72]	@ (81009f4 <MX_FMC_Init+0x94>)
 81009aa:	2200      	movs	r2, #0
 81009ac:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 81009ae:	4b11      	ldr	r3, [pc, #68]	@ (81009f4 <MX_FMC_Init+0x94>)
 81009b0:	2200      	movs	r2, #0
 81009b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 81009b4:	4b0f      	ldr	r3, [pc, #60]	@ (81009f4 <MX_FMC_Init+0x94>)
 81009b6:	2200      	movs	r2, #0
 81009b8:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 81009ba:	2310      	movs	r3, #16
 81009bc:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 81009be:	2310      	movs	r3, #16
 81009c0:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 81009c2:	2310      	movs	r3, #16
 81009c4:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 81009c6:	2310      	movs	r3, #16
 81009c8:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 81009ca:	2310      	movs	r3, #16
 81009cc:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 81009ce:	2310      	movs	r3, #16
 81009d0:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 81009d2:	2310      	movs	r3, #16
 81009d4:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 81009d6:	1d3b      	adds	r3, r7, #4
 81009d8:	4619      	mov	r1, r3
 81009da:	4806      	ldr	r0, [pc, #24]	@ (81009f4 <MX_FMC_Init+0x94>)
 81009dc:	f007 f8e2 	bl	8107ba4 <HAL_SDRAM_Init>
 81009e0:	4603      	mov	r3, r0
 81009e2:	2b00      	cmp	r3, #0
 81009e4:	d001      	beq.n	81009ea <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 81009e6:	f000 fb89 	bl	81010fc <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 81009ea:	bf00      	nop
 81009ec:	3720      	adds	r7, #32
 81009ee:	46bd      	mov	sp, r7
 81009f0:	bd80      	pop	{r7, pc}
 81009f2:	bf00      	nop
 81009f4:	10000320 	.word	0x10000320
 81009f8:	52004140 	.word	0x52004140

081009fc <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 81009fc:	b580      	push	{r7, lr}
 81009fe:	b0b8      	sub	sp, #224	@ 0xe0
 8100a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100a02:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8100a06:	2200      	movs	r2, #0
 8100a08:	601a      	str	r2, [r3, #0]
 8100a0a:	605a      	str	r2, [r3, #4]
 8100a0c:	609a      	str	r2, [r3, #8]
 8100a0e:	60da      	str	r2, [r3, #12]
 8100a10:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8100a12:	4b51      	ldr	r3, [pc, #324]	@ (8100b58 <HAL_FMC_MspInit+0x15c>)
 8100a14:	681b      	ldr	r3, [r3, #0]
 8100a16:	2b00      	cmp	r3, #0
 8100a18:	f040 8099 	bne.w	8100b4e <HAL_FMC_MspInit+0x152>
    return;
  }
  FMC_Initialized = 1;
 8100a1c:	4b4e      	ldr	r3, [pc, #312]	@ (8100b58 <HAL_FMC_MspInit+0x15c>)
 8100a1e:	2201      	movs	r2, #1
 8100a20:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100a22:	f107 0308 	add.w	r3, r7, #8
 8100a26:	22c0      	movs	r2, #192	@ 0xc0
 8100a28:	2100      	movs	r1, #0
 8100a2a:	4618      	mov	r0, r3
 8100a2c:	f008 f889 	bl	8108b42 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 8100a30:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8100a34:	f04f 0300 	mov.w	r3, #0
 8100a38:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 8100a3c:	2300      	movs	r3, #0
 8100a3e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100a40:	f107 0308 	add.w	r3, r7, #8
 8100a44:	4618      	mov	r0, r3
 8100a46:	f004 f8cb 	bl	8104be0 <HAL_RCCEx_PeriphCLKConfig>
 8100a4a:	4603      	mov	r3, r0
 8100a4c:	2b00      	cmp	r3, #0
 8100a4e:	d001      	beq.n	8100a54 <HAL_FMC_MspInit+0x58>
    {
      Error_Handler();
 8100a50:	f000 fb54 	bl	81010fc <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8100a54:	4b41      	ldr	r3, [pc, #260]	@ (8100b5c <HAL_FMC_MspInit+0x160>)
 8100a56:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8100a5a:	4a40      	ldr	r2, [pc, #256]	@ (8100b5c <HAL_FMC_MspInit+0x160>)
 8100a5c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8100a60:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8100a64:	4b3d      	ldr	r3, [pc, #244]	@ (8100b5c <HAL_FMC_MspInit+0x160>)
 8100a66:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8100a6a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8100a6e:	607b      	str	r3, [r7, #4]
 8100a70:	687b      	ldr	r3, [r7, #4]
  PE14   ------> FMC_D11
  PH7   ------> FMC_SDCKE1
  PD8   ------> FMC_D13
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_9
 8100a72:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8100a76:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_8
                          |GPIO_PIN_13|GPIO_PIN_7|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100a7a:	2302      	movs	r3, #2
 8100a7c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100a80:	2300      	movs	r3, #0
 8100a82:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100a86:	2303      	movs	r3, #3
 8100a88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100a8c:	230c      	movs	r3, #12
 8100a8e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8100a92:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8100a96:	4619      	mov	r1, r3
 8100a98:	4831      	ldr	r0, [pc, #196]	@ (8100b60 <HAL_FMC_MspInit+0x164>)
 8100a9a:	f002 f923 	bl	8102ce4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_5|GPIO_PIN_4
 8100a9e:	f248 1333 	movw	r3, #33075	@ 0x8133
 8100aa2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100aa6:	2302      	movs	r3, #2
 8100aa8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100aac:	2300      	movs	r3, #0
 8100aae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100ab2:	2303      	movs	r3, #3
 8100ab4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100ab8:	230c      	movs	r3, #12
 8100aba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8100abe:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8100ac2:	4619      	mov	r1, r3
 8100ac4:	4827      	ldr	r0, [pc, #156]	@ (8100b64 <HAL_FMC_MspInit+0x168>)
 8100ac6:	f002 f90d 	bl	8102ce4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_14
 8100aca:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8100ace:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100ad2:	2302      	movs	r3, #2
 8100ad4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100ad8:	2300      	movs	r3, #0
 8100ada:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100ade:	2303      	movs	r3, #3
 8100ae0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100ae4:	230c      	movs	r3, #12
 8100ae6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8100aea:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8100aee:	4619      	mov	r1, r3
 8100af0:	481d      	ldr	r0, [pc, #116]	@ (8100b68 <HAL_FMC_MspInit+0x16c>)
 8100af2:	f002 f8f7 	bl	8102ce4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_3
 8100af6:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8100afa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100afe:	2302      	movs	r3, #2
 8100b00:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100b04:	2300      	movs	r3, #0
 8100b06:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100b0a:	2303      	movs	r3, #3
 8100b0c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100b10:	230c      	movs	r3, #12
 8100b12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8100b16:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8100b1a:	4619      	mov	r1, r3
 8100b1c:	4813      	ldr	r0, [pc, #76]	@ (8100b6c <HAL_FMC_MspInit+0x170>)
 8100b1e:	f002 f8e1 	bl	8102ce4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8100b22:	23e0      	movs	r3, #224	@ 0xe0
 8100b24:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100b28:	2302      	movs	r3, #2
 8100b2a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100b2e:	2300      	movs	r3, #0
 8100b30:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100b34:	2303      	movs	r3, #3
 8100b36:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100b3a:	230c      	movs	r3, #12
 8100b3c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8100b40:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8100b44:	4619      	mov	r1, r3
 8100b46:	480a      	ldr	r0, [pc, #40]	@ (8100b70 <HAL_FMC_MspInit+0x174>)
 8100b48:	f002 f8cc 	bl	8102ce4 <HAL_GPIO_Init>
 8100b4c:	e000      	b.n	8100b50 <HAL_FMC_MspInit+0x154>
    return;
 8100b4e:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8100b50:	37e0      	adds	r7, #224	@ 0xe0
 8100b52:	46bd      	mov	sp, r7
 8100b54:	bd80      	pop	{r7, pc}
 8100b56:	bf00      	nop
 8100b58:	10000354 	.word	0x10000354
 8100b5c:	58024400 	.word	0x58024400
 8100b60:	58021000 	.word	0x58021000
 8100b64:	58021800 	.word	0x58021800
 8100b68:	58020c00 	.word	0x58020c00
 8100b6c:	58021400 	.word	0x58021400
 8100b70:	58021c00 	.word	0x58021c00

08100b74 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8100b74:	b580      	push	{r7, lr}
 8100b76:	b082      	sub	sp, #8
 8100b78:	af00      	add	r7, sp, #0
 8100b7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8100b7c:	f7ff ff3e 	bl	81009fc <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8100b80:	bf00      	nop
 8100b82:	3708      	adds	r7, #8
 8100b84:	46bd      	mov	sp, r7
 8100b86:	bd80      	pop	{r7, pc}

08100b88 <MX_GPIO_Init>:
/** Configure pins
     PE5   ------> SAI4_CK2
     PE4   ------> SAI4_D2
*/
void MX_GPIO_Init(void)
{
 8100b88:	b580      	push	{r7, lr}
 8100b8a:	b090      	sub	sp, #64	@ 0x40
 8100b8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100b8e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8100b92:	2200      	movs	r2, #0
 8100b94:	601a      	str	r2, [r3, #0]
 8100b96:	605a      	str	r2, [r3, #4]
 8100b98:	609a      	str	r2, [r3, #8]
 8100b9a:	60da      	str	r2, [r3, #12]
 8100b9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8100b9e:	4b5c      	ldr	r3, [pc, #368]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100ba0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100ba4:	4a5a      	ldr	r2, [pc, #360]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100ba6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8100baa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100bae:	4b58      	ldr	r3, [pc, #352]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100bb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100bb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8100bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8100bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8100bbc:	4b54      	ldr	r3, [pc, #336]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100bbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100bc2:	4a53      	ldr	r2, [pc, #332]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100bc4:	f043 0302 	orr.w	r3, r3, #2
 8100bc8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100bcc:	4b50      	ldr	r3, [pc, #320]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100bce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100bd2:	f003 0302 	and.w	r3, r3, #2
 8100bd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8100bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8100bda:	4b4d      	ldr	r3, [pc, #308]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100bdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100be0:	4a4b      	ldr	r2, [pc, #300]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100be2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8100be6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100bea:	4b49      	ldr	r3, [pc, #292]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100bec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100bf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8100bf4:	623b      	str	r3, [r7, #32]
 8100bf6:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8100bf8:	4b45      	ldr	r3, [pc, #276]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100bfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100bfe:	4a44      	ldr	r2, [pc, #272]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100c00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8100c04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100c08:	4b41      	ldr	r3, [pc, #260]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100c0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100c0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8100c12:	61fb      	str	r3, [r7, #28]
 8100c14:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8100c16:	4b3e      	ldr	r3, [pc, #248]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100c18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100c1c:	4a3c      	ldr	r2, [pc, #240]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100c1e:	f043 0304 	orr.w	r3, r3, #4
 8100c22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100c26:	4b3a      	ldr	r3, [pc, #232]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100c2c:	f003 0304 	and.w	r3, r3, #4
 8100c30:	61bb      	str	r3, [r7, #24]
 8100c32:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8100c34:	4b36      	ldr	r3, [pc, #216]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100c36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100c3a:	4a35      	ldr	r2, [pc, #212]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100c3c:	f043 0310 	orr.w	r3, r3, #16
 8100c40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100c44:	4b32      	ldr	r3, [pc, #200]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100c46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100c4a:	f003 0310 	and.w	r3, r3, #16
 8100c4e:	617b      	str	r3, [r7, #20]
 8100c50:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8100c52:	4b2f      	ldr	r3, [pc, #188]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100c54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100c58:	4a2d      	ldr	r2, [pc, #180]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100c5a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8100c5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100c62:	4b2b      	ldr	r3, [pc, #172]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100c64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100c68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8100c6c:	613b      	str	r3, [r7, #16]
 8100c6e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8100c70:	4b27      	ldr	r3, [pc, #156]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100c72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100c76:	4a26      	ldr	r2, [pc, #152]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100c78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8100c7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100c80:	4b23      	ldr	r3, [pc, #140]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100c82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100c86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8100c8a:	60fb      	str	r3, [r7, #12]
 8100c8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8100c8e:	4b20      	ldr	r3, [pc, #128]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100c90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100c94:	4a1e      	ldr	r2, [pc, #120]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100c96:	f043 0308 	orr.w	r3, r3, #8
 8100c9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100c9e:	4b1c      	ldr	r3, [pc, #112]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100ca0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100ca4:	f003 0308 	and.w	r3, r3, #8
 8100ca8:	60bb      	str	r3, [r7, #8]
 8100caa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8100cac:	4b18      	ldr	r3, [pc, #96]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100cae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100cb2:	4a17      	ldr	r2, [pc, #92]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100cb4:	f043 0301 	orr.w	r3, r3, #1
 8100cb8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100cbc:	4b14      	ldr	r3, [pc, #80]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100cbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100cc2:	f003 0301 	and.w	r3, r3, #1
 8100cc6:	607b      	str	r3, [r7, #4]
 8100cc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8100cca:	4b11      	ldr	r3, [pc, #68]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100ccc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100cd0:	4a0f      	ldr	r2, [pc, #60]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100cd2:	f043 0320 	orr.w	r3, r3, #32
 8100cd6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100cda:	4b0d      	ldr	r3, [pc, #52]	@ (8100d10 <MX_GPIO_Init+0x188>)
 8100cdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100ce0:	f003 0320 	and.w	r3, r3, #32
 8100ce4:	603b      	str	r3, [r7, #0]
 8100ce6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PE5 PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4;
 8100ce8:	2330      	movs	r3, #48	@ 0x30
 8100cea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100cec:	2302      	movs	r3, #2
 8100cee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100cf0:	2300      	movs	r3, #0
 8100cf2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100cf4:	2300      	movs	r3, #0
 8100cf6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI4;
 8100cf8:	230a      	movs	r3, #10
 8100cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8100cfc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8100d00:	4619      	mov	r1, r3
 8100d02:	4804      	ldr	r0, [pc, #16]	@ (8100d14 <MX_GPIO_Init+0x18c>)
 8100d04:	f001 ffee 	bl	8102ce4 <HAL_GPIO_Init>

}
 8100d08:	bf00      	nop
 8100d0a:	3740      	adds	r7, #64	@ 0x40
 8100d0c:	46bd      	mov	sp, r7
 8100d0e:	bd80      	pop	{r7, pc}
 8100d10:	58024400 	.word	0x58024400
 8100d14:	58021000 	.word	0x58021000

08100d18 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8100d18:	b580      	push	{r7, lr}
 8100d1a:	b09a      	sub	sp, #104	@ 0x68
 8100d1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8100d1e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8100d22:	2234      	movs	r2, #52	@ 0x34
 8100d24:	2100      	movs	r1, #0
 8100d26:	4618      	mov	r0, r3
 8100d28:	f007 ff0b 	bl	8108b42 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8100d2c:	463b      	mov	r3, r7
 8100d2e:	2234      	movs	r2, #52	@ 0x34
 8100d30:	2100      	movs	r1, #0
 8100d32:	4618      	mov	r0, r3
 8100d34:	f007 ff05 	bl	8108b42 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8100d38:	4b4e      	ldr	r3, [pc, #312]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100d3a:	4a4f      	ldr	r2, [pc, #316]	@ (8100e78 <MX_LTDC_Init+0x160>)
 8100d3c:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8100d3e:	4b4d      	ldr	r3, [pc, #308]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100d40:	2200      	movs	r2, #0
 8100d42:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8100d44:	4b4b      	ldr	r3, [pc, #300]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100d46:	2200      	movs	r2, #0
 8100d48:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8100d4a:	4b4a      	ldr	r3, [pc, #296]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100d4c:	2200      	movs	r2, #0
 8100d4e:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8100d50:	4b48      	ldr	r3, [pc, #288]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100d52:	2200      	movs	r2, #0
 8100d54:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8100d56:	4b47      	ldr	r3, [pc, #284]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100d58:	2207      	movs	r2, #7
 8100d5a:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8100d5c:	4b45      	ldr	r3, [pc, #276]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100d5e:	2203      	movs	r2, #3
 8100d60:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8100d62:	4b44      	ldr	r3, [pc, #272]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100d64:	220e      	movs	r2, #14
 8100d66:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8100d68:	4b42      	ldr	r3, [pc, #264]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100d6a:	2205      	movs	r2, #5
 8100d6c:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 8100d6e:	4b41      	ldr	r3, [pc, #260]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100d70:	f240 228e 	movw	r2, #654	@ 0x28e
 8100d74:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8100d76:	4b3f      	ldr	r3, [pc, #252]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100d78:	f240 12e5 	movw	r2, #485	@ 0x1e5
 8100d7c:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
 8100d7e:	4b3d      	ldr	r3, [pc, #244]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100d80:	f44f 7225 	mov.w	r2, #660	@ 0x294
 8100d84:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
 8100d86:	4b3b      	ldr	r3, [pc, #236]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100d88:	f240 12e7 	movw	r2, #487	@ 0x1e7
 8100d8c:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8100d8e:	4b39      	ldr	r3, [pc, #228]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100d90:	2200      	movs	r2, #0
 8100d92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8100d96:	4b37      	ldr	r3, [pc, #220]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100d98:	2200      	movs	r2, #0
 8100d9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8100d9e:	4b35      	ldr	r3, [pc, #212]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100da0:	2200      	movs	r2, #0
 8100da2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8100da6:	4833      	ldr	r0, [pc, #204]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100da8:	f002 f95e 	bl	8103068 <HAL_LTDC_Init>
 8100dac:	4603      	mov	r3, r0
 8100dae:	2b00      	cmp	r3, #0
 8100db0:	d001      	beq.n	8100db6 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8100db2:	f000 f9a3 	bl	81010fc <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8100db6:	2300      	movs	r3, #0
 8100db8:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 8100dba:	2300      	movs	r3, #0
 8100dbc:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 8100dbe:	2300      	movs	r3, #0
 8100dc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 8100dc2:	2300      	movs	r3, #0
 8100dc4:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8100dc6:	2300      	movs	r3, #0
 8100dc8:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 8100dca:	2300      	movs	r3, #0
 8100dcc:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 8100dce:	2300      	movs	r3, #0
 8100dd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8100dd2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8100dd6:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8100dd8:	2305      	movs	r3, #5
 8100dda:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 8100ddc:	2300      	movs	r3, #0
 8100dde:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 8100de0:	2300      	movs	r3, #0
 8100de2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 8100de4:	2300      	movs	r3, #0
 8100de6:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8100de8:	2300      	movs	r3, #0
 8100dea:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 8100dee:	2300      	movs	r3, #0
 8100df0:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 8100df4:	2300      	movs	r3, #0
 8100df6:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8100dfa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8100dfe:	2200      	movs	r2, #0
 8100e00:	4619      	mov	r1, r3
 8100e02:	481c      	ldr	r0, [pc, #112]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100e04:	f002 f9cd 	bl	81031a2 <HAL_LTDC_ConfigLayer>
 8100e08:	4603      	mov	r3, r0
 8100e0a:	2b00      	cmp	r3, #0
 8100e0c:	d001      	beq.n	8100e12 <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 8100e0e:	f000 f975 	bl	81010fc <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8100e12:	2300      	movs	r3, #0
 8100e14:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 8100e16:	2300      	movs	r3, #0
 8100e18:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 8100e1a:	2300      	movs	r3, #0
 8100e1c:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 8100e1e:	2300      	movs	r3, #0
 8100e20:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8100e22:	2300      	movs	r3, #0
 8100e24:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 8100e26:	2300      	movs	r3, #0
 8100e28:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8100e2a:	2300      	movs	r3, #0
 8100e2c:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8100e2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8100e32:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8100e34:	2305      	movs	r3, #5
 8100e36:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8100e38:	2300      	movs	r3, #0
 8100e3a:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 8100e3c:	2300      	movs	r3, #0
 8100e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 8100e40:	2300      	movs	r3, #0
 8100e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8100e44:	2300      	movs	r3, #0
 8100e46:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8100e4a:	2300      	movs	r3, #0
 8100e4c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8100e50:	2300      	movs	r3, #0
 8100e52:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8100e56:	463b      	mov	r3, r7
 8100e58:	2201      	movs	r2, #1
 8100e5a:	4619      	mov	r1, r3
 8100e5c:	4805      	ldr	r0, [pc, #20]	@ (8100e74 <MX_LTDC_Init+0x15c>)
 8100e5e:	f002 f9a0 	bl	81031a2 <HAL_LTDC_ConfigLayer>
 8100e62:	4603      	mov	r3, r0
 8100e64:	2b00      	cmp	r3, #0
 8100e66:	d001      	beq.n	8100e6c <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8100e68:	f000 f948 	bl	81010fc <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8100e6c:	bf00      	nop
 8100e6e:	3768      	adds	r7, #104	@ 0x68
 8100e70:	46bd      	mov	sp, r7
 8100e72:	bd80      	pop	{r7, pc}
 8100e74:	10000358 	.word	0x10000358
 8100e78:	50001000 	.word	0x50001000

08100e7c <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8100e7c:	b580      	push	{r7, lr}
 8100e7e:	b0be      	sub	sp, #248	@ 0xf8
 8100e80:	af00      	add	r7, sp, #0
 8100e82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100e84:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8100e88:	2200      	movs	r2, #0
 8100e8a:	601a      	str	r2, [r3, #0]
 8100e8c:	605a      	str	r2, [r3, #4]
 8100e8e:	609a      	str	r2, [r3, #8]
 8100e90:	60da      	str	r2, [r3, #12]
 8100e92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100e94:	f107 0320 	add.w	r3, r7, #32
 8100e98:	22c0      	movs	r2, #192	@ 0xc0
 8100e9a:	2100      	movs	r1, #0
 8100e9c:	4618      	mov	r0, r3
 8100e9e:	f007 fe50 	bl	8108b42 <memset>
  if(ltdcHandle->Instance==LTDC)
 8100ea2:	687b      	ldr	r3, [r7, #4]
 8100ea4:	681b      	ldr	r3, [r3, #0]
 8100ea6:	4a66      	ldr	r2, [pc, #408]	@ (8101040 <HAL_LTDC_MspInit+0x1c4>)
 8100ea8:	4293      	cmp	r3, r2
 8100eaa:	f040 80c4 	bne.w	8101036 <HAL_LTDC_MspInit+0x1ba>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8100eae:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8100eb2:	f04f 0300 	mov.w	r3, #0
 8100eb6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL3.PLL3M = 32;
 8100eba:	2320      	movs	r3, #32
 8100ebc:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3N = 192;
 8100ebe:	23c0      	movs	r3, #192	@ 0xc0
 8100ec0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8100ec2:	2302      	movs	r3, #2
 8100ec4:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8100ec6:	2302      	movs	r3, #2
 8100ec8:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 8100eca:	2302      	movs	r3, #2
 8100ecc:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8100ece:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8100ed2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 8100ed4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8100ed8:	663b      	str	r3, [r7, #96]	@ 0x60
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8100eda:	2300      	movs	r3, #0
 8100edc:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100ede:	f107 0320 	add.w	r3, r7, #32
 8100ee2:	4618      	mov	r0, r3
 8100ee4:	f003 fe7c 	bl	8104be0 <HAL_RCCEx_PeriphCLKConfig>
 8100ee8:	4603      	mov	r3, r0
 8100eea:	2b00      	cmp	r3, #0
 8100eec:	d001      	beq.n	8100ef2 <HAL_LTDC_MspInit+0x76>
    {
      Error_Handler();
 8100eee:	f000 f905 	bl	81010fc <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8100ef2:	4b54      	ldr	r3, [pc, #336]	@ (8101044 <HAL_LTDC_MspInit+0x1c8>)
 8100ef4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8100ef8:	4a52      	ldr	r2, [pc, #328]	@ (8101044 <HAL_LTDC_MspInit+0x1c8>)
 8100efa:	f043 0308 	orr.w	r3, r3, #8
 8100efe:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8100f02:	4b50      	ldr	r3, [pc, #320]	@ (8101044 <HAL_LTDC_MspInit+0x1c8>)
 8100f04:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8100f08:	f003 0308 	and.w	r3, r3, #8
 8100f0c:	61fb      	str	r3, [r7, #28]
 8100f0e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOK_CLK_ENABLE();
 8100f10:	4b4c      	ldr	r3, [pc, #304]	@ (8101044 <HAL_LTDC_MspInit+0x1c8>)
 8100f12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100f16:	4a4b      	ldr	r2, [pc, #300]	@ (8101044 <HAL_LTDC_MspInit+0x1c8>)
 8100f18:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8100f1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100f20:	4b48      	ldr	r3, [pc, #288]	@ (8101044 <HAL_LTDC_MspInit+0x1c8>)
 8100f22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100f26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8100f2a:	61bb      	str	r3, [r7, #24]
 8100f2c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8100f2e:	4b45      	ldr	r3, [pc, #276]	@ (8101044 <HAL_LTDC_MspInit+0x1c8>)
 8100f30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100f34:	4a43      	ldr	r2, [pc, #268]	@ (8101044 <HAL_LTDC_MspInit+0x1c8>)
 8100f36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8100f3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100f3e:	4b41      	ldr	r3, [pc, #260]	@ (8101044 <HAL_LTDC_MspInit+0x1c8>)
 8100f40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100f44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8100f48:	617b      	str	r3, [r7, #20]
 8100f4a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8100f4c:	4b3d      	ldr	r3, [pc, #244]	@ (8101044 <HAL_LTDC_MspInit+0x1c8>)
 8100f4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100f52:	4a3c      	ldr	r2, [pc, #240]	@ (8101044 <HAL_LTDC_MspInit+0x1c8>)
 8100f54:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8100f58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100f5c:	4b39      	ldr	r3, [pc, #228]	@ (8101044 <HAL_LTDC_MspInit+0x1c8>)
 8100f5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100f62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8100f66:	613b      	str	r3, [r7, #16]
 8100f68:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8100f6a:	4b36      	ldr	r3, [pc, #216]	@ (8101044 <HAL_LTDC_MspInit+0x1c8>)
 8100f6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100f70:	4a34      	ldr	r2, [pc, #208]	@ (8101044 <HAL_LTDC_MspInit+0x1c8>)
 8100f72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8100f76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100f7a:	4b32      	ldr	r3, [pc, #200]	@ (8101044 <HAL_LTDC_MspInit+0x1c8>)
 8100f7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100f80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8100f84:	60fb      	str	r3, [r7, #12]
 8100f86:	68fb      	ldr	r3, [r7, #12]
    PJ5     ------> LTDC_R6
    PH9     ------> LTDC_R3
    PJ3     ------> LTDC_R4
    PJ4     ------> LTDC_R5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_3
 8100f88:	23fc      	movs	r3, #252	@ 0xfc
 8100f8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
                          |GPIO_PIN_7|GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100f8e:	2302      	movs	r3, #2
 8100f90:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100f94:	2300      	movs	r3, #0
 8100f96:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100f9a:	2300      	movs	r3, #0
 8100f9c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8100fa0:	230e      	movs	r3, #14
 8100fa2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8100fa6:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8100faa:	4619      	mov	r1, r3
 8100fac:	4826      	ldr	r0, [pc, #152]	@ (8101048 <HAL_LTDC_MspInit+0x1cc>)
 8100fae:	f001 fe99 	bl	8102ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_9|GPIO_PIN_12
 8100fb2:	f24d 2303 	movw	r3, #53763	@ 0xd203
 8100fb6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100fba:	2302      	movs	r3, #2
 8100fbc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100fc0:	2300      	movs	r3, #0
 8100fc2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100fc6:	2300      	movs	r3, #0
 8100fc8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8100fcc:	230e      	movs	r3, #14
 8100fce:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8100fd2:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8100fd6:	4619      	mov	r1, r3
 8100fd8:	481c      	ldr	r0, [pc, #112]	@ (810104c <HAL_LTDC_MspInit+0x1d0>)
 8100fda:	f001 fe83 	bl	8102ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DISP_Pin|GPIO_PIN_14|GPIO_PIN_12|GPIO_PIN_13
 8100fde:	f64f 73fb 	movw	r3, #65531	@ 0xfffb
 8100fe2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
                          |GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_0
                          |GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_1
                          |GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100fe6:	2302      	movs	r3, #2
 8100fe8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100fec:	2300      	movs	r3, #0
 8100fee:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100ff2:	2300      	movs	r3, #0
 8100ff4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8100ff8:	230e      	movs	r3, #14
 8100ffa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8100ffe:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8101002:	4619      	mov	r1, r3
 8101004:	4812      	ldr	r0, [pc, #72]	@ (8101050 <HAL_LTDC_MspInit+0x1d4>)
 8101006:	f001 fe6d 	bl	8102ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 810100a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 810100e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101012:	2302      	movs	r3, #2
 8101014:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101018:	2300      	movs	r3, #0
 810101a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810101e:	2300      	movs	r3, #0
 8101020:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8101024:	230e      	movs	r3, #14
 8101026:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 810102a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 810102e:	4619      	mov	r1, r3
 8101030:	4808      	ldr	r0, [pc, #32]	@ (8101054 <HAL_LTDC_MspInit+0x1d8>)
 8101032:	f001 fe57 	bl	8102ce4 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8101036:	bf00      	nop
 8101038:	37f8      	adds	r7, #248	@ 0xf8
 810103a:	46bd      	mov	sp, r7
 810103c:	bd80      	pop	{r7, pc}
 810103e:	bf00      	nop
 8101040:	50001000 	.word	0x50001000
 8101044:	58024400 	.word	0x58024400
 8101048:	58022800 	.word	0x58022800
 810104c:	58022000 	.word	0x58022000
 8101050:	58022400 	.word	0x58022400
 8101054:	58021c00 	.word	0x58021c00

08101058 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8101058:	b580      	push	{r7, lr}
 810105a:	b082      	sub	sp, #8
 810105c:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 810105e:	4b24      	ldr	r3, [pc, #144]	@ (81010f0 <main+0x98>)
 8101060:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101064:	4a22      	ldr	r2, [pc, #136]	@ (81010f0 <main+0x98>)
 8101066:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 810106a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810106e:	4b20      	ldr	r3, [pc, #128]	@ (81010f0 <main+0x98>)
 8101070:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101074:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8101078:	607b      	str	r3, [r7, #4]
 810107a:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810107c:	2001      	movs	r0, #1
 810107e:	f001 ffe1 	bl	8103044 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8101082:	f003 fb13 	bl	81046ac <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8101086:	2201      	movs	r2, #1
 8101088:	2102      	movs	r1, #2
 810108a:	2000      	movs	r0, #0
 810108c:	f003 fa94 	bl	81045b8 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101090:	4b18      	ldr	r3, [pc, #96]	@ (81010f4 <main+0x9c>)
 8101092:	681b      	ldr	r3, [r3, #0]
 8101094:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8101098:	2b70      	cmp	r3, #112	@ 0x70
 810109a:	d108      	bne.n	81010ae <main+0x56>
 810109c:	4b16      	ldr	r3, [pc, #88]	@ (81010f8 <main+0xa0>)
 810109e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 81010a2:	4a15      	ldr	r2, [pc, #84]	@ (81010f8 <main+0xa0>)
 81010a4:	f043 0301 	orr.w	r3, r3, #1
 81010a8:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 81010ac:	e007      	b.n	81010be <main+0x66>
 81010ae:	4b12      	ldr	r3, [pc, #72]	@ (81010f8 <main+0xa0>)
 81010b0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 81010b4:	4a10      	ldr	r2, [pc, #64]	@ (81010f8 <main+0xa0>)
 81010b6:	f043 0301 	orr.w	r3, r3, #1
 81010ba:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81010be:	f000 fc81 	bl	81019c4 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81010c2:	f7ff fd61 	bl	8100b88 <MX_GPIO_Init>
  MX_ETH_Init();
 81010c6:	f7ff f937 	bl	8100338 <MX_ETH_Init>
  MX_FDCAN1_Init();
 81010ca:	f7ff fab1 	bl	8100630 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 81010ce:	f7ff fb13 	bl	81006f8 <MX_FDCAN2_Init>
  MX_FMC_Init();
 81010d2:	f7ff fc45 	bl	8100960 <MX_FMC_Init>
  MX_LTDC_Init();
 81010d6:	f7ff fe1f 	bl	8100d18 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 81010da:	f000 f815 	bl	8101108 <MX_QUADSPI_Init>
  MX_SAI2_Init();
 81010de:	f000 f90b 	bl	81012f8 <MX_SAI2_Init>
  MX_SDMMC1_MMC_Init();
 81010e2:	f000 fa71 	bl	81015c8 <MX_SDMMC1_MMC_Init>
  MX_USB_OTG_FS_PCD_Init();
 81010e6:	f000 fb93 	bl	8101810 <MX_USB_OTG_FS_PCD_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 81010ea:	bf00      	nop
 81010ec:	e7fd      	b.n	81010ea <main+0x92>
 81010ee:	bf00      	nop
 81010f0:	58024400 	.word	0x58024400
 81010f4:	e000ed00 	.word	0xe000ed00
 81010f8:	58026400 	.word	0x58026400

081010fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 81010fc:	b480      	push	{r7}
 81010fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8101100:	b672      	cpsid	i
}
 8101102:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8101104:	bf00      	nop
 8101106:	e7fd      	b.n	8101104 <Error_Handler+0x8>

08101108 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8101108:	b580      	push	{r7, lr}
 810110a:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 810110c:	4b12      	ldr	r3, [pc, #72]	@ (8101158 <MX_QUADSPI_Init+0x50>)
 810110e:	4a13      	ldr	r2, [pc, #76]	@ (810115c <MX_QUADSPI_Init+0x54>)
 8101110:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8101112:	4b11      	ldr	r3, [pc, #68]	@ (8101158 <MX_QUADSPI_Init+0x50>)
 8101114:	22ff      	movs	r2, #255	@ 0xff
 8101116:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8101118:	4b0f      	ldr	r3, [pc, #60]	@ (8101158 <MX_QUADSPI_Init+0x50>)
 810111a:	2201      	movs	r2, #1
 810111c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 810111e:	4b0e      	ldr	r3, [pc, #56]	@ (8101158 <MX_QUADSPI_Init+0x50>)
 8101120:	2200      	movs	r2, #0
 8101122:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8101124:	4b0c      	ldr	r3, [pc, #48]	@ (8101158 <MX_QUADSPI_Init+0x50>)
 8101126:	2201      	movs	r2, #1
 8101128:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 810112a:	4b0b      	ldr	r3, [pc, #44]	@ (8101158 <MX_QUADSPI_Init+0x50>)
 810112c:	2200      	movs	r2, #0
 810112e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8101130:	4b09      	ldr	r3, [pc, #36]	@ (8101158 <MX_QUADSPI_Init+0x50>)
 8101132:	2200      	movs	r2, #0
 8101134:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8101136:	4b08      	ldr	r3, [pc, #32]	@ (8101158 <MX_QUADSPI_Init+0x50>)
 8101138:	2200      	movs	r2, #0
 810113a:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 810113c:	4b06      	ldr	r3, [pc, #24]	@ (8101158 <MX_QUADSPI_Init+0x50>)
 810113e:	2200      	movs	r2, #0
 8101140:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8101142:	4805      	ldr	r0, [pc, #20]	@ (8101158 <MX_QUADSPI_Init+0x50>)
 8101144:	f003 fad0 	bl	81046e8 <HAL_QSPI_Init>
 8101148:	4603      	mov	r3, r0
 810114a:	2b00      	cmp	r3, #0
 810114c:	d001      	beq.n	8101152 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 810114e:	f7ff ffd5 	bl	81010fc <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8101152:	bf00      	nop
 8101154:	bd80      	pop	{r7, pc}
 8101156:	bf00      	nop
 8101158:	10000400 	.word	0x10000400
 810115c:	52005000 	.word	0x52005000

08101160 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8101160:	b580      	push	{r7, lr}
 8101162:	b0bc      	sub	sp, #240	@ 0xf0
 8101164:	af00      	add	r7, sp, #0
 8101166:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101168:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 810116c:	2200      	movs	r2, #0
 810116e:	601a      	str	r2, [r3, #0]
 8101170:	605a      	str	r2, [r3, #4]
 8101172:	609a      	str	r2, [r3, #8]
 8101174:	60da      	str	r2, [r3, #12]
 8101176:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101178:	f107 0318 	add.w	r3, r7, #24
 810117c:	22c0      	movs	r2, #192	@ 0xc0
 810117e:	2100      	movs	r1, #0
 8101180:	4618      	mov	r0, r3
 8101182:	f007 fcde 	bl	8108b42 <memset>
  if(qspiHandle->Instance==QUADSPI)
 8101186:	687b      	ldr	r3, [r7, #4]
 8101188:	681b      	ldr	r3, [r3, #0]
 810118a:	4a56      	ldr	r2, [pc, #344]	@ (81012e4 <HAL_QSPI_MspInit+0x184>)
 810118c:	4293      	cmp	r3, r2
 810118e:	f040 80a5 	bne.w	81012dc <HAL_QSPI_MspInit+0x17c>

  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8101192:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8101196:	f04f 0300 	mov.w	r3, #0
 810119a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 810119e:	2300      	movs	r3, #0
 81011a0:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81011a2:	f107 0318 	add.w	r3, r7, #24
 81011a6:	4618      	mov	r0, r3
 81011a8:	f003 fd1a 	bl	8104be0 <HAL_RCCEx_PeriphCLKConfig>
 81011ac:	4603      	mov	r3, r0
 81011ae:	2b00      	cmp	r3, #0
 81011b0:	d001      	beq.n	81011b6 <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 81011b2:	f7ff ffa3 	bl	81010fc <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 81011b6:	4b4c      	ldr	r3, [pc, #304]	@ (81012e8 <HAL_QSPI_MspInit+0x188>)
 81011b8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 81011bc:	4a4a      	ldr	r2, [pc, #296]	@ (81012e8 <HAL_QSPI_MspInit+0x188>)
 81011be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 81011c2:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 81011c6:	4b48      	ldr	r3, [pc, #288]	@ (81012e8 <HAL_QSPI_MspInit+0x188>)
 81011c8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 81011cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 81011d0:	617b      	str	r3, [r7, #20]
 81011d2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 81011d4:	4b44      	ldr	r3, [pc, #272]	@ (81012e8 <HAL_QSPI_MspInit+0x188>)
 81011d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81011da:	4a43      	ldr	r2, [pc, #268]	@ (81012e8 <HAL_QSPI_MspInit+0x188>)
 81011dc:	f043 0302 	orr.w	r3, r3, #2
 81011e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81011e4:	4b40      	ldr	r3, [pc, #256]	@ (81012e8 <HAL_QSPI_MspInit+0x188>)
 81011e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81011ea:	f003 0302 	and.w	r3, r3, #2
 81011ee:	613b      	str	r3, [r7, #16]
 81011f0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 81011f2:	4b3d      	ldr	r3, [pc, #244]	@ (81012e8 <HAL_QSPI_MspInit+0x188>)
 81011f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81011f8:	4a3b      	ldr	r2, [pc, #236]	@ (81012e8 <HAL_QSPI_MspInit+0x188>)
 81011fa:	f043 0320 	orr.w	r3, r3, #32
 81011fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101202:	4b39      	ldr	r3, [pc, #228]	@ (81012e8 <HAL_QSPI_MspInit+0x188>)
 8101204:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101208:	f003 0320 	and.w	r3, r3, #32
 810120c:	60fb      	str	r3, [r7, #12]
 810120e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101210:	4b35      	ldr	r3, [pc, #212]	@ (81012e8 <HAL_QSPI_MspInit+0x188>)
 8101212:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101216:	4a34      	ldr	r2, [pc, #208]	@ (81012e8 <HAL_QSPI_MspInit+0x188>)
 8101218:	f043 0308 	orr.w	r3, r3, #8
 810121c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101220:	4b31      	ldr	r3, [pc, #196]	@ (81012e8 <HAL_QSPI_MspInit+0x188>)
 8101222:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101226:	f003 0308 	and.w	r3, r3, #8
 810122a:	60bb      	str	r3, [r7, #8]
 810122c:	68bb      	ldr	r3, [r7, #8]
    PF7     ------> QUADSPI_BK1_IO2
    PF10     ------> QUADSPI_CLK
    PF9     ------> QUADSPI_BK1_IO1
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 810122e:	2340      	movs	r3, #64	@ 0x40
 8101230:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101234:	2302      	movs	r3, #2
 8101236:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810123a:	2300      	movs	r3, #0
 810123c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101240:	2300      	movs	r3, #0
 8101242:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8101246:	230a      	movs	r3, #10
 8101248:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810124c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8101250:	4619      	mov	r1, r3
 8101252:	4826      	ldr	r0, [pc, #152]	@ (81012ec <HAL_QSPI_MspInit+0x18c>)
 8101254:	f001 fd46 	bl	8102ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8101258:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 810125c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101260:	2302      	movs	r3, #2
 8101262:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101266:	2300      	movs	r3, #0
 8101268:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810126c:	2300      	movs	r3, #0
 810126e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8101272:	2309      	movs	r3, #9
 8101274:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8101278:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 810127c:	4619      	mov	r1, r3
 810127e:	481c      	ldr	r0, [pc, #112]	@ (81012f0 <HAL_QSPI_MspInit+0x190>)
 8101280:	f001 fd30 	bl	8102ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8101284:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8101288:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810128c:	2302      	movs	r3, #2
 810128e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101292:	2300      	movs	r3, #0
 8101294:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101298:	2300      	movs	r3, #0
 810129a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 810129e:	230a      	movs	r3, #10
 81012a0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 81012a4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 81012a8:	4619      	mov	r1, r3
 81012aa:	4811      	ldr	r0, [pc, #68]	@ (81012f0 <HAL_QSPI_MspInit+0x190>)
 81012ac:	f001 fd1a 	bl	8102ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 81012b0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 81012b4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81012b8:	2302      	movs	r3, #2
 81012ba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81012be:	2300      	movs	r3, #0
 81012c0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81012c4:	2300      	movs	r3, #0
 81012c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 81012ca:	2309      	movs	r3, #9
 81012cc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 81012d0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 81012d4:	4619      	mov	r1, r3
 81012d6:	4807      	ldr	r0, [pc, #28]	@ (81012f4 <HAL_QSPI_MspInit+0x194>)
 81012d8:	f001 fd04 	bl	8102ce4 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 81012dc:	bf00      	nop
 81012de:	37f0      	adds	r7, #240	@ 0xf0
 81012e0:	46bd      	mov	sp, r7
 81012e2:	bd80      	pop	{r7, pc}
 81012e4:	52005000 	.word	0x52005000
 81012e8:	58024400 	.word	0x58024400
 81012ec:	58020400 	.word	0x58020400
 81012f0:	58021400 	.word	0x58021400
 81012f4:	58020c00 	.word	0x58020c00

081012f8 <MX_SAI2_Init>:
SAI_HandleTypeDef hsai_BlockA2;
SAI_HandleTypeDef hsai_BlockB2;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 81012f8:	b580      	push	{r7, lr}
 81012fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 81012fc:	4b5b      	ldr	r3, [pc, #364]	@ (810146c <MX_SAI2_Init+0x174>)
 81012fe:	4a5c      	ldr	r2, [pc, #368]	@ (8101470 <MX_SAI2_Init+0x178>)
 8101300:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 8101302:	4b5a      	ldr	r3, [pc, #360]	@ (810146c <MX_SAI2_Init+0x174>)
 8101304:	2200      	movs	r2, #0
 8101306:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8101308:	4b58      	ldr	r3, [pc, #352]	@ (810146c <MX_SAI2_Init+0x174>)
 810130a:	2200      	movs	r2, #0
 810130c:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 810130e:	4b57      	ldr	r3, [pc, #348]	@ (810146c <MX_SAI2_Init+0x174>)
 8101310:	2240      	movs	r2, #64	@ 0x40
 8101312:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8101314:	4b55      	ldr	r3, [pc, #340]	@ (810146c <MX_SAI2_Init+0x174>)
 8101316:	2200      	movs	r2, #0
 8101318:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 810131a:	4b54      	ldr	r3, [pc, #336]	@ (810146c <MX_SAI2_Init+0x174>)
 810131c:	2200      	movs	r2, #0
 810131e:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8101320:	4b52      	ldr	r3, [pc, #328]	@ (810146c <MX_SAI2_Init+0x174>)
 8101322:	2200      	movs	r2, #0
 8101324:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8101326:	4b51      	ldr	r3, [pc, #324]	@ (810146c <MX_SAI2_Init+0x174>)
 8101328:	2200      	movs	r2, #0
 810132a:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 810132c:	4b4f      	ldr	r3, [pc, #316]	@ (810146c <MX_SAI2_Init+0x174>)
 810132e:	2200      	movs	r2, #0
 8101330:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8101332:	4b4e      	ldr	r3, [pc, #312]	@ (810146c <MX_SAI2_Init+0x174>)
 8101334:	2200      	movs	r2, #0
 8101336:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8101338:	4b4c      	ldr	r3, [pc, #304]	@ (810146c <MX_SAI2_Init+0x174>)
 810133a:	2200      	movs	r2, #0
 810133c:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 810133e:	4b4b      	ldr	r3, [pc, #300]	@ (810146c <MX_SAI2_Init+0x174>)
 8101340:	4a4c      	ldr	r2, [pc, #304]	@ (8101474 <MX_SAI2_Init+0x17c>)
 8101342:	621a      	str	r2, [r3, #32]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8101344:	4b49      	ldr	r3, [pc, #292]	@ (810146c <MX_SAI2_Init+0x174>)
 8101346:	2200      	movs	r2, #0
 8101348:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 810134a:	4b48      	ldr	r3, [pc, #288]	@ (810146c <MX_SAI2_Init+0x174>)
 810134c:	2200      	movs	r2, #0
 810134e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8101350:	4b46      	ldr	r3, [pc, #280]	@ (810146c <MX_SAI2_Init+0x174>)
 8101352:	2200      	movs	r2, #0
 8101354:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8101356:	4b45      	ldr	r3, [pc, #276]	@ (810146c <MX_SAI2_Init+0x174>)
 8101358:	2200      	movs	r2, #0
 810135a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA2.Init.PdmInit.Activation = DISABLE;
 810135c:	4b43      	ldr	r3, [pc, #268]	@ (810146c <MX_SAI2_Init+0x174>)
 810135e:	2200      	movs	r2, #0
 8101360:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA2.Init.PdmInit.MicPairsNbr = 1;
 8101364:	4b41      	ldr	r3, [pc, #260]	@ (810146c <MX_SAI2_Init+0x174>)
 8101366:	2201      	movs	r2, #1
 8101368:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA2.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 810136a:	4b40      	ldr	r3, [pc, #256]	@ (810146c <MX_SAI2_Init+0x174>)
 810136c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8101370:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA2.FrameInit.FrameLength = 8;
 8101372:	4b3e      	ldr	r3, [pc, #248]	@ (810146c <MX_SAI2_Init+0x174>)
 8101374:	2208      	movs	r2, #8
 8101376:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 8101378:	4b3c      	ldr	r3, [pc, #240]	@ (810146c <MX_SAI2_Init+0x174>)
 810137a:	2201      	movs	r2, #1
 810137c:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 810137e:	4b3b      	ldr	r3, [pc, #236]	@ (810146c <MX_SAI2_Init+0x174>)
 8101380:	2200      	movs	r2, #0
 8101382:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8101384:	4b39      	ldr	r3, [pc, #228]	@ (810146c <MX_SAI2_Init+0x174>)
 8101386:	2200      	movs	r2, #0
 8101388:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 810138a:	4b38      	ldr	r3, [pc, #224]	@ (810146c <MX_SAI2_Init+0x174>)
 810138c:	2200      	movs	r2, #0
 810138e:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 8101390:	4b36      	ldr	r3, [pc, #216]	@ (810146c <MX_SAI2_Init+0x174>)
 8101392:	2200      	movs	r2, #0
 8101394:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8101396:	4b35      	ldr	r3, [pc, #212]	@ (810146c <MX_SAI2_Init+0x174>)
 8101398:	2200      	movs	r2, #0
 810139a:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 810139c:	4b33      	ldr	r3, [pc, #204]	@ (810146c <MX_SAI2_Init+0x174>)
 810139e:	2201      	movs	r2, #1
 81013a0:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 81013a2:	4b32      	ldr	r3, [pc, #200]	@ (810146c <MX_SAI2_Init+0x174>)
 81013a4:	2200      	movs	r2, #0
 81013a6:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 81013a8:	4830      	ldr	r0, [pc, #192]	@ (810146c <MX_SAI2_Init+0x174>)
 81013aa:	f006 f917 	bl	81075dc <HAL_SAI_Init>
 81013ae:	4603      	mov	r3, r0
 81013b0:	2b00      	cmp	r3, #0
 81013b2:	d001      	beq.n	81013b8 <MX_SAI2_Init+0xc0>
  {
    Error_Handler();
 81013b4:	f7ff fea2 	bl	81010fc <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 81013b8:	4b2f      	ldr	r3, [pc, #188]	@ (8101478 <MX_SAI2_Init+0x180>)
 81013ba:	4a30      	ldr	r2, [pc, #192]	@ (810147c <MX_SAI2_Init+0x184>)
 81013bc:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 81013be:	4b2e      	ldr	r3, [pc, #184]	@ (8101478 <MX_SAI2_Init+0x180>)
 81013c0:	2200      	movs	r2, #0
 81013c2:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 81013c4:	4b2c      	ldr	r3, [pc, #176]	@ (8101478 <MX_SAI2_Init+0x180>)
 81013c6:	2203      	movs	r2, #3
 81013c8:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 81013ca:	4b2b      	ldr	r3, [pc, #172]	@ (8101478 <MX_SAI2_Init+0x180>)
 81013cc:	2240      	movs	r2, #64	@ 0x40
 81013ce:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 81013d0:	4b29      	ldr	r3, [pc, #164]	@ (8101478 <MX_SAI2_Init+0x180>)
 81013d2:	2200      	movs	r2, #0
 81013d4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 81013d6:	4b28      	ldr	r3, [pc, #160]	@ (8101478 <MX_SAI2_Init+0x180>)
 81013d8:	2200      	movs	r2, #0
 81013da:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 81013dc:	4b26      	ldr	r3, [pc, #152]	@ (8101478 <MX_SAI2_Init+0x180>)
 81013de:	2201      	movs	r2, #1
 81013e0:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 81013e2:	4b25      	ldr	r3, [pc, #148]	@ (8101478 <MX_SAI2_Init+0x180>)
 81013e4:	2200      	movs	r2, #0
 81013e6:	615a      	str	r2, [r3, #20]
  hsai_BlockB2.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 81013e8:	4b23      	ldr	r3, [pc, #140]	@ (8101478 <MX_SAI2_Init+0x180>)
 81013ea:	2200      	movs	r2, #0
 81013ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 81013ee:	4b22      	ldr	r3, [pc, #136]	@ (8101478 <MX_SAI2_Init+0x180>)
 81013f0:	2200      	movs	r2, #0
 81013f2:	61da      	str	r2, [r3, #28]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 81013f4:	4b20      	ldr	r3, [pc, #128]	@ (8101478 <MX_SAI2_Init+0x180>)
 81013f6:	2200      	movs	r2, #0
 81013f8:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 81013fa:	4b1f      	ldr	r3, [pc, #124]	@ (8101478 <MX_SAI2_Init+0x180>)
 81013fc:	2200      	movs	r2, #0
 81013fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8101400:	4b1d      	ldr	r3, [pc, #116]	@ (8101478 <MX_SAI2_Init+0x180>)
 8101402:	2200      	movs	r2, #0
 8101404:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8101406:	4b1c      	ldr	r3, [pc, #112]	@ (8101478 <MX_SAI2_Init+0x180>)
 8101408:	2200      	movs	r2, #0
 810140a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB2.Init.PdmInit.Activation = DISABLE;
 810140c:	4b1a      	ldr	r3, [pc, #104]	@ (8101478 <MX_SAI2_Init+0x180>)
 810140e:	2200      	movs	r2, #0
 8101410:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockB2.Init.PdmInit.MicPairsNbr = 1;
 8101414:	4b18      	ldr	r3, [pc, #96]	@ (8101478 <MX_SAI2_Init+0x180>)
 8101416:	2201      	movs	r2, #1
 8101418:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB2.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 810141a:	4b17      	ldr	r3, [pc, #92]	@ (8101478 <MX_SAI2_Init+0x180>)
 810141c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8101420:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB2.FrameInit.FrameLength = 8;
 8101422:	4b15      	ldr	r3, [pc, #84]	@ (8101478 <MX_SAI2_Init+0x180>)
 8101424:	2208      	movs	r2, #8
 8101426:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 8101428:	4b13      	ldr	r3, [pc, #76]	@ (8101478 <MX_SAI2_Init+0x180>)
 810142a:	2201      	movs	r2, #1
 810142c:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 810142e:	4b12      	ldr	r3, [pc, #72]	@ (8101478 <MX_SAI2_Init+0x180>)
 8101430:	2200      	movs	r2, #0
 8101432:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8101434:	4b10      	ldr	r3, [pc, #64]	@ (8101478 <MX_SAI2_Init+0x180>)
 8101436:	2200      	movs	r2, #0
 8101438:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 810143a:	4b0f      	ldr	r3, [pc, #60]	@ (8101478 <MX_SAI2_Init+0x180>)
 810143c:	2200      	movs	r2, #0
 810143e:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 8101440:	4b0d      	ldr	r3, [pc, #52]	@ (8101478 <MX_SAI2_Init+0x180>)
 8101442:	2200      	movs	r2, #0
 8101444:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8101446:	4b0c      	ldr	r3, [pc, #48]	@ (8101478 <MX_SAI2_Init+0x180>)
 8101448:	2200      	movs	r2, #0
 810144a:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockB2.SlotInit.SlotNumber = 1;
 810144c:	4b0a      	ldr	r3, [pc, #40]	@ (8101478 <MX_SAI2_Init+0x180>)
 810144e:	2201      	movs	r2, #1
 8101450:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 8101452:	4b09      	ldr	r3, [pc, #36]	@ (8101478 <MX_SAI2_Init+0x180>)
 8101454:	2200      	movs	r2, #0
 8101456:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 8101458:	4807      	ldr	r0, [pc, #28]	@ (8101478 <MX_SAI2_Init+0x180>)
 810145a:	f006 f8bf 	bl	81075dc <HAL_SAI_Init>
 810145e:	4603      	mov	r3, r0
 8101460:	2b00      	cmp	r3, #0
 8101462:	d001      	beq.n	8101468 <MX_SAI2_Init+0x170>
  {
    Error_Handler();
 8101464:	f7ff fe4a 	bl	81010fc <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8101468:	bf00      	nop
 810146a:	bd80      	pop	{r7, pc}
 810146c:	1000044c 	.word	0x1000044c
 8101470:	40015c04 	.word	0x40015c04
 8101474:	0002ee00 	.word	0x0002ee00
 8101478:	100004e4 	.word	0x100004e4
 810147c:	40015c24 	.word	0x40015c24

08101480 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8101480:	b580      	push	{r7, lr}
 8101482:	b0ba      	sub	sp, #232	@ 0xe8
 8101484:	af00      	add	r7, sp, #0
 8101486:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101488:	f107 0310 	add.w	r3, r7, #16
 810148c:	22c0      	movs	r2, #192	@ 0xc0
 810148e:	2100      	movs	r1, #0
 8101490:	4618      	mov	r0, r3
 8101492:	f007 fb56 	bl	8108b42 <memset>
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8101496:	687b      	ldr	r3, [r7, #4]
 8101498:	681b      	ldr	r3, [r3, #0]
 810149a:	4a45      	ldr	r2, [pc, #276]	@ (81015b0 <HAL_SAI_MspInit+0x130>)
 810149c:	4293      	cmp	r3, r2
 810149e:	d13e      	bne.n	810151e <HAL_SAI_MspInit+0x9e>
    {
    /* SAI2 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 81014a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 81014a4:	f04f 0300 	mov.w	r3, #0
 81014a8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Sai23ClockSelection = RCC_SAI23CLKSOURCE_PLL;
 81014ac:	2300      	movs	r3, #0
 81014ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81014b0:	f107 0310 	add.w	r3, r7, #16
 81014b4:	4618      	mov	r0, r3
 81014b6:	f003 fb93 	bl	8104be0 <HAL_RCCEx_PeriphCLKConfig>
 81014ba:	4603      	mov	r3, r0
 81014bc:	2b00      	cmp	r3, #0
 81014be:	d001      	beq.n	81014c4 <HAL_SAI_MspInit+0x44>
    {
      Error_Handler();
 81014c0:	f7ff fe1c 	bl	81010fc <Error_Handler>
    }

    if (SAI2_client == 0)
 81014c4:	4b3b      	ldr	r3, [pc, #236]	@ (81015b4 <HAL_SAI_MspInit+0x134>)
 81014c6:	681b      	ldr	r3, [r3, #0]
 81014c8:	2b00      	cmp	r3, #0
 81014ca:	d10e      	bne.n	81014ea <HAL_SAI_MspInit+0x6a>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 81014cc:	4b3a      	ldr	r3, [pc, #232]	@ (81015b8 <HAL_SAI_MspInit+0x138>)
 81014ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 81014d2:	4a39      	ldr	r2, [pc, #228]	@ (81015b8 <HAL_SAI_MspInit+0x138>)
 81014d4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 81014d8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 81014dc:	4b36      	ldr	r3, [pc, #216]	@ (81015b8 <HAL_SAI_MspInit+0x138>)
 81014de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 81014e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 81014e6:	60fb      	str	r3, [r7, #12]
 81014e8:	68fb      	ldr	r3, [r7, #12]
    }
    SAI2_client ++;
 81014ea:	4b32      	ldr	r3, [pc, #200]	@ (81015b4 <HAL_SAI_MspInit+0x134>)
 81014ec:	681b      	ldr	r3, [r3, #0]
 81014ee:	3301      	adds	r3, #1
 81014f0:	4a30      	ldr	r2, [pc, #192]	@ (81015b4 <HAL_SAI_MspInit+0x134>)
 81014f2:	6013      	str	r3, [r2, #0]
    PI6     ------> SAI2_SD_A
    PI5     ------> SAI2_SCK_A
    PI4     ------> SAI2_MCLK_A
    PI7     ------> SAI2_FS_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_7;
 81014f4:	23f0      	movs	r3, #240	@ 0xf0
 81014f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81014fa:	2302      	movs	r3, #2
 81014fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101500:	2300      	movs	r3, #0
 8101502:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101506:	2300      	movs	r3, #0
 8101508:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 810150c:	230a      	movs	r3, #10
 810150e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8101512:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8101516:	4619      	mov	r1, r3
 8101518:	4828      	ldr	r0, [pc, #160]	@ (81015bc <HAL_SAI_MspInit+0x13c>)
 810151a:	f001 fbe3 	bl	8102ce4 <HAL_GPIO_Init>

    }
    if(saiHandle->Instance==SAI2_Block_B)
 810151e:	687b      	ldr	r3, [r7, #4]
 8101520:	681b      	ldr	r3, [r3, #0]
 8101522:	4a27      	ldr	r2, [pc, #156]	@ (81015c0 <HAL_SAI_MspInit+0x140>)
 8101524:	4293      	cmp	r3, r2
 8101526:	d13f      	bne.n	81015a8 <HAL_SAI_MspInit+0x128>
    {
      /* SAI2 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8101528:	f44f 7200 	mov.w	r2, #512	@ 0x200
 810152c:	f04f 0300 	mov.w	r3, #0
 8101530:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Sai23ClockSelection = RCC_SAI23CLKSOURCE_PLL;
 8101534:	2300      	movs	r3, #0
 8101536:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101538:	f107 0310 	add.w	r3, r7, #16
 810153c:	4618      	mov	r0, r3
 810153e:	f003 fb4f 	bl	8104be0 <HAL_RCCEx_PeriphCLKConfig>
 8101542:	4603      	mov	r3, r0
 8101544:	2b00      	cmp	r3, #0
 8101546:	d001      	beq.n	810154c <HAL_SAI_MspInit+0xcc>
    {
      Error_Handler();
 8101548:	f7ff fdd8 	bl	81010fc <Error_Handler>
    }

      if (SAI2_client == 0)
 810154c:	4b19      	ldr	r3, [pc, #100]	@ (81015b4 <HAL_SAI_MspInit+0x134>)
 810154e:	681b      	ldr	r3, [r3, #0]
 8101550:	2b00      	cmp	r3, #0
 8101552:	d10e      	bne.n	8101572 <HAL_SAI_MspInit+0xf2>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8101554:	4b18      	ldr	r3, [pc, #96]	@ (81015b8 <HAL_SAI_MspInit+0x138>)
 8101556:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 810155a:	4a17      	ldr	r2, [pc, #92]	@ (81015b8 <HAL_SAI_MspInit+0x138>)
 810155c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8101560:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8101564:	4b14      	ldr	r3, [pc, #80]	@ (81015b8 <HAL_SAI_MspInit+0x138>)
 8101566:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 810156a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 810156e:	60bb      	str	r3, [r7, #8]
 8101570:	68bb      	ldr	r3, [r7, #8]
      }
    SAI2_client ++;
 8101572:	4b10      	ldr	r3, [pc, #64]	@ (81015b4 <HAL_SAI_MspInit+0x134>)
 8101574:	681b      	ldr	r3, [r3, #0]
 8101576:	3301      	adds	r3, #1
 8101578:	4a0e      	ldr	r2, [pc, #56]	@ (81015b4 <HAL_SAI_MspInit+0x134>)
 810157a:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 810157c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8101580:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101584:	2302      	movs	r3, #2
 8101586:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810158a:	2300      	movs	r3, #0
 810158c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101590:	2300      	movs	r3, #0
 8101592:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8101596:	230a      	movs	r3, #10
 8101598:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 810159c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 81015a0:	4619      	mov	r1, r3
 81015a2:	4808      	ldr	r0, [pc, #32]	@ (81015c4 <HAL_SAI_MspInit+0x144>)
 81015a4:	f001 fb9e 	bl	8102ce4 <HAL_GPIO_Init>

    }
}
 81015a8:	bf00      	nop
 81015aa:	37e8      	adds	r7, #232	@ 0xe8
 81015ac:	46bd      	mov	sp, r7
 81015ae:	bd80      	pop	{r7, pc}
 81015b0:	40015c04 	.word	0x40015c04
 81015b4:	1000057c 	.word	0x1000057c
 81015b8:	58024400 	.word	0x58024400
 81015bc:	58022000 	.word	0x58022000
 81015c0:	40015c24 	.word	0x40015c24
 81015c4:	58021800 	.word	0x58021800

081015c8 <MX_SDMMC1_MMC_Init>:
MMC_HandleTypeDef hmmc1;

/* SDMMC1 init function */

void MX_SDMMC1_MMC_Init(void)
{
 81015c8:	b580      	push	{r7, lr}
 81015ca:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hmmc1.Instance = SDMMC1;
 81015cc:	4b0e      	ldr	r3, [pc, #56]	@ (8101608 <MX_SDMMC1_MMC_Init+0x40>)
 81015ce:	4a0f      	ldr	r2, [pc, #60]	@ (810160c <MX_SDMMC1_MMC_Init+0x44>)
 81015d0:	601a      	str	r2, [r3, #0]
  hmmc1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 81015d2:	4b0d      	ldr	r3, [pc, #52]	@ (8101608 <MX_SDMMC1_MMC_Init+0x40>)
 81015d4:	2200      	movs	r2, #0
 81015d6:	605a      	str	r2, [r3, #4]
  hmmc1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 81015d8:	4b0b      	ldr	r3, [pc, #44]	@ (8101608 <MX_SDMMC1_MMC_Init+0x40>)
 81015da:	2200      	movs	r2, #0
 81015dc:	609a      	str	r2, [r3, #8]
  hmmc1.Init.BusWide = SDMMC_BUS_WIDE_8B;
 81015de:	4b0a      	ldr	r3, [pc, #40]	@ (8101608 <MX_SDMMC1_MMC_Init+0x40>)
 81015e0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 81015e4:	60da      	str	r2, [r3, #12]
  hmmc1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 81015e6:	4b08      	ldr	r3, [pc, #32]	@ (8101608 <MX_SDMMC1_MMC_Init+0x40>)
 81015e8:	2200      	movs	r2, #0
 81015ea:	611a      	str	r2, [r3, #16]
  hmmc1.Init.ClockDiv = 0;
 81015ec:	4b06      	ldr	r3, [pc, #24]	@ (8101608 <MX_SDMMC1_MMC_Init+0x40>)
 81015ee:	2200      	movs	r2, #0
 81015f0:	615a      	str	r2, [r3, #20]
  if (HAL_MMC_Init(&hmmc1) != HAL_OK)
 81015f2:	4805      	ldr	r0, [pc, #20]	@ (8101608 <MX_SDMMC1_MMC_Init+0x40>)
 81015f4:	f001 ff86 	bl	8103504 <HAL_MMC_Init>
 81015f8:	4603      	mov	r3, r0
 81015fa:	2b00      	cmp	r3, #0
 81015fc:	d001      	beq.n	8101602 <MX_SDMMC1_MMC_Init+0x3a>
  {
    Error_Handler();
 81015fe:	f7ff fd7d 	bl	81010fc <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8101602:	bf00      	nop
 8101604:	bd80      	pop	{r7, pc}
 8101606:	bf00      	nop
 8101608:	10000580 	.word	0x10000580
 810160c:	52007000 	.word	0x52007000

08101610 <HAL_MMC_MspInit>:

void HAL_MMC_MspInit(MMC_HandleTypeDef* mmcHandle)
{
 8101610:	b580      	push	{r7, lr}
 8101612:	b0bc      	sub	sp, #240	@ 0xf0
 8101614:	af00      	add	r7, sp, #0
 8101616:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101618:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 810161c:	2200      	movs	r2, #0
 810161e:	601a      	str	r2, [r3, #0]
 8101620:	605a      	str	r2, [r3, #4]
 8101622:	609a      	str	r2, [r3, #8]
 8101624:	60da      	str	r2, [r3, #12]
 8101626:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101628:	f107 0318 	add.w	r3, r7, #24
 810162c:	22c0      	movs	r2, #192	@ 0xc0
 810162e:	2100      	movs	r1, #0
 8101630:	4618      	mov	r0, r3
 8101632:	f007 fa86 	bl	8108b42 <memset>
  if(mmcHandle->Instance==SDMMC1)
 8101636:	687b      	ldr	r3, [r7, #4]
 8101638:	681b      	ldr	r3, [r3, #0]
 810163a:	4a4b      	ldr	r2, [pc, #300]	@ (8101768 <HAL_MMC_MspInit+0x158>)
 810163c:	4293      	cmp	r3, r2
 810163e:	f040 808f 	bne.w	8101760 <HAL_MMC_MspInit+0x150>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8101642:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8101646:	f04f 0300 	mov.w	r3, #0
 810164a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 810164e:	2300      	movs	r3, #0
 8101650:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101652:	f107 0318 	add.w	r3, r7, #24
 8101656:	4618      	mov	r0, r3
 8101658:	f003 fac2 	bl	8104be0 <HAL_RCCEx_PeriphCLKConfig>
 810165c:	4603      	mov	r3, r0
 810165e:	2b00      	cmp	r3, #0
 8101660:	d001      	beq.n	8101666 <HAL_MMC_MspInit+0x56>
    {
      Error_Handler();
 8101662:	f7ff fd4b 	bl	81010fc <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8101666:	4b41      	ldr	r3, [pc, #260]	@ (810176c <HAL_MMC_MspInit+0x15c>)
 8101668:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 810166c:	4a3f      	ldr	r2, [pc, #252]	@ (810176c <HAL_MMC_MspInit+0x15c>)
 810166e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8101672:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8101676:	4b3d      	ldr	r3, [pc, #244]	@ (810176c <HAL_MMC_MspInit+0x15c>)
 8101678:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 810167c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8101680:	617b      	str	r3, [r7, #20]
 8101682:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8101684:	4b39      	ldr	r3, [pc, #228]	@ (810176c <HAL_MMC_MspInit+0x15c>)
 8101686:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810168a:	4a38      	ldr	r2, [pc, #224]	@ (810176c <HAL_MMC_MspInit+0x15c>)
 810168c:	f043 0304 	orr.w	r3, r3, #4
 8101690:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101694:	4b35      	ldr	r3, [pc, #212]	@ (810176c <HAL_MMC_MspInit+0x15c>)
 8101696:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810169a:	f003 0304 	and.w	r3, r3, #4
 810169e:	613b      	str	r3, [r7, #16]
 81016a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 81016a2:	4b32      	ldr	r3, [pc, #200]	@ (810176c <HAL_MMC_MspInit+0x15c>)
 81016a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81016a8:	4a30      	ldr	r2, [pc, #192]	@ (810176c <HAL_MMC_MspInit+0x15c>)
 81016aa:	f043 0302 	orr.w	r3, r3, #2
 81016ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81016b2:	4b2e      	ldr	r3, [pc, #184]	@ (810176c <HAL_MMC_MspInit+0x15c>)
 81016b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81016b8:	f003 0302 	and.w	r3, r3, #2
 81016bc:	60fb      	str	r3, [r7, #12]
 81016be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 81016c0:	4b2a      	ldr	r3, [pc, #168]	@ (810176c <HAL_MMC_MspInit+0x15c>)
 81016c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81016c6:	4a29      	ldr	r2, [pc, #164]	@ (810176c <HAL_MMC_MspInit+0x15c>)
 81016c8:	f043 0308 	orr.w	r3, r3, #8
 81016cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81016d0:	4b26      	ldr	r3, [pc, #152]	@ (810176c <HAL_MMC_MspInit+0x15c>)
 81016d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81016d6:	f003 0308 	and.w	r3, r3, #8
 81016da:	60bb      	str	r3, [r7, #8]
 81016dc:	68bb      	ldr	r3, [r7, #8]
    PC8     ------> SDMMC1_D0
    PC9     ------> SDMMC1_D1
    PC7     ------> SDMMC1_D7
    PC6     ------> SDMMC1_D6
    */
    GPIO_InitStruct.Pin = SDIO1_D2_Pin|SDIO1_D3_Pin|SDIO1_CK_Pin|SDIO1_D0_Pin
 81016de:	f44f 53fe 	mov.w	r3, #8128	@ 0x1fc0
 81016e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |SDIO1_D1_Pin|SDIO1_D7_Pin|SDIO1_D6_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81016e6:	2302      	movs	r3, #2
 81016e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81016ec:	2300      	movs	r3, #0
 81016ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 81016f2:	2303      	movs	r3, #3
 81016f4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 81016f8:	230c      	movs	r3, #12
 81016fa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 81016fe:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8101702:	4619      	mov	r1, r3
 8101704:	481a      	ldr	r0, [pc, #104]	@ (8101770 <HAL_MMC_MspInit+0x160>)
 8101706:	f001 faed 	bl	8102ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDIO1_D5_Pin|SDIO1_D4_Pin;
 810170a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 810170e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101712:	2302      	movs	r3, #2
 8101714:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101718:	2300      	movs	r3, #0
 810171a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 810171e:	2303      	movs	r3, #3
 8101720:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8101724:	230c      	movs	r3, #12
 8101726:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810172a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 810172e:	4619      	mov	r1, r3
 8101730:	4810      	ldr	r0, [pc, #64]	@ (8101774 <HAL_MMC_MspInit+0x164>)
 8101732:	f001 fad7 	bl	8102ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDIO1_CMD_Pin;
 8101736:	2304      	movs	r3, #4
 8101738:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810173c:	2302      	movs	r3, #2
 810173e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101742:	2300      	movs	r3, #0
 8101744:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8101748:	2303      	movs	r3, #3
 810174a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 810174e:	230c      	movs	r3, #12
 8101750:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(SDIO1_CMD_GPIO_Port, &GPIO_InitStruct);
 8101754:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8101758:	4619      	mov	r1, r3
 810175a:	4807      	ldr	r0, [pc, #28]	@ (8101778 <HAL_MMC_MspInit+0x168>)
 810175c:	f001 fac2 	bl	8102ce4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8101760:	bf00      	nop
 8101762:	37f0      	adds	r7, #240	@ 0xf0
 8101764:	46bd      	mov	sp, r7
 8101766:	bd80      	pop	{r7, pc}
 8101768:	52007000 	.word	0x52007000
 810176c:	58024400 	.word	0x58024400
 8101770:	58020800 	.word	0x58020800
 8101774:	58020400 	.word	0x58020400
 8101778:	58020c00 	.word	0x58020c00

0810177c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 810177c:	b480      	push	{r7}
 810177e:	b083      	sub	sp, #12
 8101780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101782:	4b0a      	ldr	r3, [pc, #40]	@ (81017ac <HAL_MspInit+0x30>)
 8101784:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8101788:	4a08      	ldr	r2, [pc, #32]	@ (81017ac <HAL_MspInit+0x30>)
 810178a:	f043 0302 	orr.w	r3, r3, #2
 810178e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8101792:	4b06      	ldr	r3, [pc, #24]	@ (81017ac <HAL_MspInit+0x30>)
 8101794:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8101798:	f003 0302 	and.w	r3, r3, #2
 810179c:	607b      	str	r3, [r7, #4]
 810179e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81017a0:	bf00      	nop
 81017a2:	370c      	adds	r7, #12
 81017a4:	46bd      	mov	sp, r7
 81017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81017aa:	4770      	bx	lr
 81017ac:	58024400 	.word	0x58024400

081017b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 81017b0:	b480      	push	{r7}
 81017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 81017b4:	bf00      	nop
 81017b6:	e7fd      	b.n	81017b4 <NMI_Handler+0x4>

081017b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 81017b8:	b480      	push	{r7}
 81017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 81017bc:	bf00      	nop
 81017be:	e7fd      	b.n	81017bc <HardFault_Handler+0x4>

081017c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 81017c0:	b480      	push	{r7}
 81017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 81017c4:	bf00      	nop
 81017c6:	e7fd      	b.n	81017c4 <MemManage_Handler+0x4>

081017c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 81017c8:	b480      	push	{r7}
 81017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 81017cc:	bf00      	nop
 81017ce:	e7fd      	b.n	81017cc <BusFault_Handler+0x4>

081017d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 81017d0:	b480      	push	{r7}
 81017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 81017d4:	bf00      	nop
 81017d6:	e7fd      	b.n	81017d4 <UsageFault_Handler+0x4>

081017d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 81017d8:	b480      	push	{r7}
 81017da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 81017dc:	bf00      	nop
 81017de:	46bd      	mov	sp, r7
 81017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81017e4:	4770      	bx	lr

081017e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 81017e6:	b480      	push	{r7}
 81017e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 81017ea:	bf00      	nop
 81017ec:	46bd      	mov	sp, r7
 81017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81017f2:	4770      	bx	lr

081017f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 81017f4:	b480      	push	{r7}
 81017f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 81017f8:	bf00      	nop
 81017fa:	46bd      	mov	sp, r7
 81017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101800:	4770      	bx	lr

08101802 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8101802:	b580      	push	{r7, lr}
 8101804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8101806:	f000 f971 	bl	8101aec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 810180a:	bf00      	nop
 810180c:	bd80      	pop	{r7, pc}
	...

08101810 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8101810:	b580      	push	{r7, lr}
 8101812:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8101814:	4b15      	ldr	r3, [pc, #84]	@ (810186c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101816:	4a16      	ldr	r2, [pc, #88]	@ (8101870 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8101818:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 810181a:	4b14      	ldr	r3, [pc, #80]	@ (810186c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 810181c:	2209      	movs	r2, #9
 810181e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8101820:	4b12      	ldr	r3, [pc, #72]	@ (810186c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101822:	2202      	movs	r2, #2
 8101824:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8101826:	4b11      	ldr	r3, [pc, #68]	@ (810186c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101828:	2200      	movs	r2, #0
 810182a:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 810182c:	4b0f      	ldr	r3, [pc, #60]	@ (810186c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 810182e:	2202      	movs	r2, #2
 8101830:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8101832:	4b0e      	ldr	r3, [pc, #56]	@ (810186c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101834:	2200      	movs	r2, #0
 8101836:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8101838:	4b0c      	ldr	r3, [pc, #48]	@ (810186c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 810183a:	2200      	movs	r2, #0
 810183c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 810183e:	4b0b      	ldr	r3, [pc, #44]	@ (810186c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101840:	2200      	movs	r2, #0
 8101842:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8101844:	4b09      	ldr	r3, [pc, #36]	@ (810186c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101846:	2201      	movs	r2, #1
 8101848:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 810184a:	4b08      	ldr	r3, [pc, #32]	@ (810186c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 810184c:	2201      	movs	r2, #1
 810184e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8101850:	4b06      	ldr	r3, [pc, #24]	@ (810186c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101852:	2200      	movs	r2, #0
 8101854:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8101856:	4805      	ldr	r0, [pc, #20]	@ (810186c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101858:	f002 fd7e 	bl	8104358 <HAL_PCD_Init>
 810185c:	4603      	mov	r3, r0
 810185e:	2b00      	cmp	r3, #0
 8101860:	d001      	beq.n	8101866 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8101862:	f7ff fc4b 	bl	81010fc <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8101866:	bf00      	nop
 8101868:	bd80      	pop	{r7, pc}
 810186a:	bf00      	nop
 810186c:	100007f8 	.word	0x100007f8
 8101870:	40080000 	.word	0x40080000

08101874 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8101874:	b580      	push	{r7, lr}
 8101876:	b0ba      	sub	sp, #232	@ 0xe8
 8101878:	af00      	add	r7, sp, #0
 810187a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810187c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8101880:	2200      	movs	r2, #0
 8101882:	601a      	str	r2, [r3, #0]
 8101884:	605a      	str	r2, [r3, #4]
 8101886:	609a      	str	r2, [r3, #8]
 8101888:	60da      	str	r2, [r3, #12]
 810188a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 810188c:	f107 0310 	add.w	r3, r7, #16
 8101890:	22c0      	movs	r2, #192	@ 0xc0
 8101892:	2100      	movs	r1, #0
 8101894:	4618      	mov	r0, r3
 8101896:	f007 f954 	bl	8108b42 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 810189a:	687b      	ldr	r3, [r7, #4]
 810189c:	681b      	ldr	r3, [r3, #0]
 810189e:	4a30      	ldr	r2, [pc, #192]	@ (8101960 <HAL_PCD_MspInit+0xec>)
 81018a0:	4293      	cmp	r3, r2
 81018a2:	d159      	bne.n	8101958 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 81018a4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 81018a8:	f04f 0300 	mov.w	r3, #0
 81018ac:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 81018b0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 81018b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81018b8:	f107 0310 	add.w	r3, r7, #16
 81018bc:	4618      	mov	r0, r3
 81018be:	f003 f98f 	bl	8104be0 <HAL_RCCEx_PeriphCLKConfig>
 81018c2:	4603      	mov	r3, r0
 81018c4:	2b00      	cmp	r3, #0
 81018c6:	d001      	beq.n	81018cc <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 81018c8:	f7ff fc18 	bl	81010fc <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 81018cc:	f002 fefc 	bl	81046c8 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 81018d0:	4b24      	ldr	r3, [pc, #144]	@ (8101964 <HAL_PCD_MspInit+0xf0>)
 81018d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81018d6:	4a23      	ldr	r2, [pc, #140]	@ (8101964 <HAL_PCD_MspInit+0xf0>)
 81018d8:	f043 0301 	orr.w	r3, r3, #1
 81018dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81018e0:	4b20      	ldr	r3, [pc, #128]	@ (8101964 <HAL_PCD_MspInit+0xf0>)
 81018e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81018e6:	f003 0301 	and.w	r3, r3, #1
 81018ea:	60fb      	str	r3, [r7, #12]
 81018ec:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = VBUS_FS2_Pin;
 81018ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 81018f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 81018f6:	2300      	movs	r3, #0
 81018f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81018fc:	2300      	movs	r3, #0
 81018fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(VBUS_FS2_GPIO_Port, &GPIO_InitStruct);
 8101902:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8101906:	4619      	mov	r1, r3
 8101908:	4817      	ldr	r0, [pc, #92]	@ (8101968 <HAL_PCD_MspInit+0xf4>)
 810190a:	f001 f9eb 	bl	8102ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS2_P_Pin|USB_OTG_FS2_N_Pin;
 810190e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8101912:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101916:	2302      	movs	r3, #2
 8101918:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810191c:	2300      	movs	r3, #0
 810191e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101922:	2300      	movs	r3, #0
 8101924:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8101928:	230a      	movs	r3, #10
 810192a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810192e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8101932:	4619      	mov	r1, r3
 8101934:	480c      	ldr	r0, [pc, #48]	@ (8101968 <HAL_PCD_MspInit+0xf4>)
 8101936:	f001 f9d5 	bl	8102ce4 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 810193a:	4b0a      	ldr	r3, [pc, #40]	@ (8101964 <HAL_PCD_MspInit+0xf0>)
 810193c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8101940:	4a08      	ldr	r2, [pc, #32]	@ (8101964 <HAL_PCD_MspInit+0xf0>)
 8101942:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8101946:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 810194a:	4b06      	ldr	r3, [pc, #24]	@ (8101964 <HAL_PCD_MspInit+0xf0>)
 810194c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8101950:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8101954:	60bb      	str	r3, [r7, #8]
 8101956:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8101958:	bf00      	nop
 810195a:	37e8      	adds	r7, #232	@ 0xe8
 810195c:	46bd      	mov	sp, r7
 810195e:	bd80      	pop	{r7, pc}
 8101960:	40080000 	.word	0x40080000
 8101964:	58024400 	.word	0x58024400
 8101968:	58020000 	.word	0x58020000

0810196c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 810196c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 81019a8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8101970:	f7fe fcca 	bl	8100308 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8101974:	f7fe fcb0 	bl	81002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8101978:	480c      	ldr	r0, [pc, #48]	@ (81019ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 810197a:	490d      	ldr	r1, [pc, #52]	@ (81019b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 810197c:	4a0d      	ldr	r2, [pc, #52]	@ (81019b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 810197e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8101980:	e002      	b.n	8101988 <LoopCopyDataInit>

08101982 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8101982:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8101984:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8101986:	3304      	adds	r3, #4

08101988 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8101988:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 810198a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 810198c:	d3f9      	bcc.n	8101982 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 810198e:	4a0a      	ldr	r2, [pc, #40]	@ (81019b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8101990:	4c0a      	ldr	r4, [pc, #40]	@ (81019bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8101992:	2300      	movs	r3, #0
  b LoopFillZerobss
 8101994:	e001      	b.n	810199a <LoopFillZerobss>

08101996 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8101996:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8101998:	3204      	adds	r2, #4

0810199a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 810199a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 810199c:	d3fb      	bcc.n	8101996 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 810199e:	f007 f8d9 	bl	8108b54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 81019a2:	f7ff fb59 	bl	8101058 <main>
  bx  lr
 81019a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 81019a8:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 81019ac:	10000000 	.word	0x10000000
  ldr r1, =_edata
 81019b0:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 81019b4:	08108c34 	.word	0x08108c34
  ldr r2, =_sbss
 81019b8:	100000d0 	.word	0x100000d0
  ldr r4, =_ebss
 81019bc:	10000ce0 	.word	0x10000ce0

081019c0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81019c0:	e7fe      	b.n	81019c0 <ADC3_IRQHandler>
	...

081019c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81019c4:	b580      	push	{r7, lr}
 81019c6:	b082      	sub	sp, #8
 81019c8:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81019ca:	4b28      	ldr	r3, [pc, #160]	@ (8101a6c <HAL_Init+0xa8>)
 81019cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81019d0:	4a26      	ldr	r2, [pc, #152]	@ (8101a6c <HAL_Init+0xa8>)
 81019d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 81019d6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 81019da:	4b24      	ldr	r3, [pc, #144]	@ (8101a6c <HAL_Init+0xa8>)
 81019dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81019e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 81019e4:	603b      	str	r3, [r7, #0]
 81019e6:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 81019e8:	4b21      	ldr	r3, [pc, #132]	@ (8101a70 <HAL_Init+0xac>)
 81019ea:	681b      	ldr	r3, [r3, #0]
 81019ec:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 81019f0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 81019f4:	4a1e      	ldr	r2, [pc, #120]	@ (8101a70 <HAL_Init+0xac>)
 81019f6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 81019fa:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 81019fc:	4b1c      	ldr	r3, [pc, #112]	@ (8101a70 <HAL_Init+0xac>)
 81019fe:	681b      	ldr	r3, [r3, #0]
 8101a00:	4a1b      	ldr	r2, [pc, #108]	@ (8101a70 <HAL_Init+0xac>)
 8101a02:	f043 0301 	orr.w	r3, r3, #1
 8101a06:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8101a08:	2003      	movs	r0, #3
 8101a0a:	f000 f985 	bl	8101d18 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8101a0e:	f002 ff25 	bl	810485c <HAL_RCC_GetSysClockFreq>
 8101a12:	4602      	mov	r2, r0
 8101a14:	4b15      	ldr	r3, [pc, #84]	@ (8101a6c <HAL_Init+0xa8>)
 8101a16:	699b      	ldr	r3, [r3, #24]
 8101a18:	0a1b      	lsrs	r3, r3, #8
 8101a1a:	f003 030f 	and.w	r3, r3, #15
 8101a1e:	4915      	ldr	r1, [pc, #84]	@ (8101a74 <HAL_Init+0xb0>)
 8101a20:	5ccb      	ldrb	r3, [r1, r3]
 8101a22:	f003 031f 	and.w	r3, r3, #31
 8101a26:	fa22 f303 	lsr.w	r3, r2, r3
 8101a2a:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8101a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8101a6c <HAL_Init+0xa8>)
 8101a2e:	699b      	ldr	r3, [r3, #24]
 8101a30:	f003 030f 	and.w	r3, r3, #15
 8101a34:	4a0f      	ldr	r2, [pc, #60]	@ (8101a74 <HAL_Init+0xb0>)
 8101a36:	5cd3      	ldrb	r3, [r2, r3]
 8101a38:	f003 031f 	and.w	r3, r3, #31
 8101a3c:	687a      	ldr	r2, [r7, #4]
 8101a3e:	fa22 f303 	lsr.w	r3, r2, r3
 8101a42:	4a0d      	ldr	r2, [pc, #52]	@ (8101a78 <HAL_Init+0xb4>)
 8101a44:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8101a46:	4b0c      	ldr	r3, [pc, #48]	@ (8101a78 <HAL_Init+0xb4>)
 8101a48:	681b      	ldr	r3, [r3, #0]
 8101a4a:	4a0c      	ldr	r2, [pc, #48]	@ (8101a7c <HAL_Init+0xb8>)
 8101a4c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8101a4e:	2000      	movs	r0, #0
 8101a50:	f000 f816 	bl	8101a80 <HAL_InitTick>
 8101a54:	4603      	mov	r3, r0
 8101a56:	2b00      	cmp	r3, #0
 8101a58:	d001      	beq.n	8101a5e <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8101a5a:	2301      	movs	r3, #1
 8101a5c:	e002      	b.n	8101a64 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8101a5e:	f7ff fe8d 	bl	810177c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8101a62:	2300      	movs	r3, #0
}
 8101a64:	4618      	mov	r0, r3
 8101a66:	3708      	adds	r7, #8
 8101a68:	46bd      	mov	sp, r7
 8101a6a:	bd80      	pop	{r7, pc}
 8101a6c:	58024400 	.word	0x58024400
 8101a70:	40024400 	.word	0x40024400
 8101a74:	08108c1c 	.word	0x08108c1c
 8101a78:	10000004 	.word	0x10000004
 8101a7c:	10000000 	.word	0x10000000

08101a80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8101a80:	b580      	push	{r7, lr}
 8101a82:	b082      	sub	sp, #8
 8101a84:	af00      	add	r7, sp, #0
 8101a86:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8101a88:	4b15      	ldr	r3, [pc, #84]	@ (8101ae0 <HAL_InitTick+0x60>)
 8101a8a:	781b      	ldrb	r3, [r3, #0]
 8101a8c:	2b00      	cmp	r3, #0
 8101a8e:	d101      	bne.n	8101a94 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8101a90:	2301      	movs	r3, #1
 8101a92:	e021      	b.n	8101ad8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8101a94:	4b13      	ldr	r3, [pc, #76]	@ (8101ae4 <HAL_InitTick+0x64>)
 8101a96:	681a      	ldr	r2, [r3, #0]
 8101a98:	4b11      	ldr	r3, [pc, #68]	@ (8101ae0 <HAL_InitTick+0x60>)
 8101a9a:	781b      	ldrb	r3, [r3, #0]
 8101a9c:	4619      	mov	r1, r3
 8101a9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8101aa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8101aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8101aaa:	4618      	mov	r0, r3
 8101aac:	f000 f959 	bl	8101d62 <HAL_SYSTICK_Config>
 8101ab0:	4603      	mov	r3, r0
 8101ab2:	2b00      	cmp	r3, #0
 8101ab4:	d001      	beq.n	8101aba <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8101ab6:	2301      	movs	r3, #1
 8101ab8:	e00e      	b.n	8101ad8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8101aba:	687b      	ldr	r3, [r7, #4]
 8101abc:	2b0f      	cmp	r3, #15
 8101abe:	d80a      	bhi.n	8101ad6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8101ac0:	2200      	movs	r2, #0
 8101ac2:	6879      	ldr	r1, [r7, #4]
 8101ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8101ac8:	f000 f931 	bl	8101d2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8101acc:	4a06      	ldr	r2, [pc, #24]	@ (8101ae8 <HAL_InitTick+0x68>)
 8101ace:	687b      	ldr	r3, [r7, #4]
 8101ad0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8101ad2:	2300      	movs	r3, #0
 8101ad4:	e000      	b.n	8101ad8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8101ad6:	2301      	movs	r3, #1
}
 8101ad8:	4618      	mov	r0, r3
 8101ada:	3708      	adds	r7, #8
 8101adc:	46bd      	mov	sp, r7
 8101ade:	bd80      	pop	{r7, pc}
 8101ae0:	1000000c 	.word	0x1000000c
 8101ae4:	10000000 	.word	0x10000000
 8101ae8:	10000008 	.word	0x10000008

08101aec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8101aec:	b480      	push	{r7}
 8101aee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8101af0:	4b06      	ldr	r3, [pc, #24]	@ (8101b0c <HAL_IncTick+0x20>)
 8101af2:	781b      	ldrb	r3, [r3, #0]
 8101af4:	461a      	mov	r2, r3
 8101af6:	4b06      	ldr	r3, [pc, #24]	@ (8101b10 <HAL_IncTick+0x24>)
 8101af8:	681b      	ldr	r3, [r3, #0]
 8101afa:	4413      	add	r3, r2
 8101afc:	4a04      	ldr	r2, [pc, #16]	@ (8101b10 <HAL_IncTick+0x24>)
 8101afe:	6013      	str	r3, [r2, #0]
}
 8101b00:	bf00      	nop
 8101b02:	46bd      	mov	sp, r7
 8101b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b08:	4770      	bx	lr
 8101b0a:	bf00      	nop
 8101b0c:	1000000c 	.word	0x1000000c
 8101b10:	10000cdc 	.word	0x10000cdc

08101b14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8101b14:	b480      	push	{r7}
 8101b16:	af00      	add	r7, sp, #0
  return uwTick;
 8101b18:	4b03      	ldr	r3, [pc, #12]	@ (8101b28 <HAL_GetTick+0x14>)
 8101b1a:	681b      	ldr	r3, [r3, #0]
}
 8101b1c:	4618      	mov	r0, r3
 8101b1e:	46bd      	mov	sp, r7
 8101b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b24:	4770      	bx	lr
 8101b26:	bf00      	nop
 8101b28:	10000cdc 	.word	0x10000cdc

08101b2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8101b2c:	b580      	push	{r7, lr}
 8101b2e:	b084      	sub	sp, #16
 8101b30:	af00      	add	r7, sp, #0
 8101b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8101b34:	f7ff ffee 	bl	8101b14 <HAL_GetTick>
 8101b38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8101b3a:	687b      	ldr	r3, [r7, #4]
 8101b3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8101b3e:	68fb      	ldr	r3, [r7, #12]
 8101b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101b44:	d005      	beq.n	8101b52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8101b46:	4b0a      	ldr	r3, [pc, #40]	@ (8101b70 <HAL_Delay+0x44>)
 8101b48:	781b      	ldrb	r3, [r3, #0]
 8101b4a:	461a      	mov	r2, r3
 8101b4c:	68fb      	ldr	r3, [r7, #12]
 8101b4e:	4413      	add	r3, r2
 8101b50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8101b52:	bf00      	nop
 8101b54:	f7ff ffde 	bl	8101b14 <HAL_GetTick>
 8101b58:	4602      	mov	r2, r0
 8101b5a:	68bb      	ldr	r3, [r7, #8]
 8101b5c:	1ad3      	subs	r3, r2, r3
 8101b5e:	68fa      	ldr	r2, [r7, #12]
 8101b60:	429a      	cmp	r2, r3
 8101b62:	d8f7      	bhi.n	8101b54 <HAL_Delay+0x28>
  {
  }
}
 8101b64:	bf00      	nop
 8101b66:	bf00      	nop
 8101b68:	3710      	adds	r7, #16
 8101b6a:	46bd      	mov	sp, r7
 8101b6c:	bd80      	pop	{r7, pc}
 8101b6e:	bf00      	nop
 8101b70:	1000000c 	.word	0x1000000c

08101b74 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8101b74:	b480      	push	{r7}
 8101b76:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8101b78:	4b03      	ldr	r3, [pc, #12]	@ (8101b88 <HAL_GetREVID+0x14>)
 8101b7a:	681b      	ldr	r3, [r3, #0]
 8101b7c:	0c1b      	lsrs	r3, r3, #16
}
 8101b7e:	4618      	mov	r0, r3
 8101b80:	46bd      	mov	sp, r7
 8101b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b86:	4770      	bx	lr
 8101b88:	5c001000 	.word	0x5c001000

08101b8c <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8101b8c:	b480      	push	{r7}
 8101b8e:	b083      	sub	sp, #12
 8101b90:	af00      	add	r7, sp, #0
 8101b92:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8101b94:	4b06      	ldr	r3, [pc, #24]	@ (8101bb0 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8101b96:	685b      	ldr	r3, [r3, #4]
 8101b98:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8101b9c:	4904      	ldr	r1, [pc, #16]	@ (8101bb0 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8101b9e:	687b      	ldr	r3, [r7, #4]
 8101ba0:	4313      	orrs	r3, r2
 8101ba2:	604b      	str	r3, [r1, #4]
}
 8101ba4:	bf00      	nop
 8101ba6:	370c      	adds	r7, #12
 8101ba8:	46bd      	mov	sp, r7
 8101baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101bae:	4770      	bx	lr
 8101bb0:	58000400 	.word	0x58000400

08101bb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101bb4:	b480      	push	{r7}
 8101bb6:	b085      	sub	sp, #20
 8101bb8:	af00      	add	r7, sp, #0
 8101bba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8101bbc:	687b      	ldr	r3, [r7, #4]
 8101bbe:	f003 0307 	and.w	r3, r3, #7
 8101bc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8101bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8101bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8101bc6:	68db      	ldr	r3, [r3, #12]
 8101bc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8101bca:	68ba      	ldr	r2, [r7, #8]
 8101bcc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8101bd0:	4013      	ands	r3, r2
 8101bd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8101bd4:	68fb      	ldr	r3, [r7, #12]
 8101bd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8101bd8:	68bb      	ldr	r3, [r7, #8]
 8101bda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8101bdc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8101be0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101be4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8101be6:	4a04      	ldr	r2, [pc, #16]	@ (8101bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8101be8:	68bb      	ldr	r3, [r7, #8]
 8101bea:	60d3      	str	r3, [r2, #12]
}
 8101bec:	bf00      	nop
 8101bee:	3714      	adds	r7, #20
 8101bf0:	46bd      	mov	sp, r7
 8101bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101bf6:	4770      	bx	lr
 8101bf8:	e000ed00 	.word	0xe000ed00

08101bfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8101bfc:	b480      	push	{r7}
 8101bfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8101c00:	4b04      	ldr	r3, [pc, #16]	@ (8101c14 <__NVIC_GetPriorityGrouping+0x18>)
 8101c02:	68db      	ldr	r3, [r3, #12]
 8101c04:	0a1b      	lsrs	r3, r3, #8
 8101c06:	f003 0307 	and.w	r3, r3, #7
}
 8101c0a:	4618      	mov	r0, r3
 8101c0c:	46bd      	mov	sp, r7
 8101c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101c12:	4770      	bx	lr
 8101c14:	e000ed00 	.word	0xe000ed00

08101c18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8101c18:	b480      	push	{r7}
 8101c1a:	b083      	sub	sp, #12
 8101c1c:	af00      	add	r7, sp, #0
 8101c1e:	4603      	mov	r3, r0
 8101c20:	6039      	str	r1, [r7, #0]
 8101c22:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8101c24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101c28:	2b00      	cmp	r3, #0
 8101c2a:	db0a      	blt.n	8101c42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101c2c:	683b      	ldr	r3, [r7, #0]
 8101c2e:	b2da      	uxtb	r2, r3
 8101c30:	490c      	ldr	r1, [pc, #48]	@ (8101c64 <__NVIC_SetPriority+0x4c>)
 8101c32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101c36:	0112      	lsls	r2, r2, #4
 8101c38:	b2d2      	uxtb	r2, r2
 8101c3a:	440b      	add	r3, r1
 8101c3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8101c40:	e00a      	b.n	8101c58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101c42:	683b      	ldr	r3, [r7, #0]
 8101c44:	b2da      	uxtb	r2, r3
 8101c46:	4908      	ldr	r1, [pc, #32]	@ (8101c68 <__NVIC_SetPriority+0x50>)
 8101c48:	88fb      	ldrh	r3, [r7, #6]
 8101c4a:	f003 030f 	and.w	r3, r3, #15
 8101c4e:	3b04      	subs	r3, #4
 8101c50:	0112      	lsls	r2, r2, #4
 8101c52:	b2d2      	uxtb	r2, r2
 8101c54:	440b      	add	r3, r1
 8101c56:	761a      	strb	r2, [r3, #24]
}
 8101c58:	bf00      	nop
 8101c5a:	370c      	adds	r7, #12
 8101c5c:	46bd      	mov	sp, r7
 8101c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101c62:	4770      	bx	lr
 8101c64:	e000e100 	.word	0xe000e100
 8101c68:	e000ed00 	.word	0xe000ed00

08101c6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101c6c:	b480      	push	{r7}
 8101c6e:	b089      	sub	sp, #36	@ 0x24
 8101c70:	af00      	add	r7, sp, #0
 8101c72:	60f8      	str	r0, [r7, #12]
 8101c74:	60b9      	str	r1, [r7, #8]
 8101c76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8101c78:	68fb      	ldr	r3, [r7, #12]
 8101c7a:	f003 0307 	and.w	r3, r3, #7
 8101c7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8101c80:	69fb      	ldr	r3, [r7, #28]
 8101c82:	f1c3 0307 	rsb	r3, r3, #7
 8101c86:	2b04      	cmp	r3, #4
 8101c88:	bf28      	it	cs
 8101c8a:	2304      	movcs	r3, #4
 8101c8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8101c8e:	69fb      	ldr	r3, [r7, #28]
 8101c90:	3304      	adds	r3, #4
 8101c92:	2b06      	cmp	r3, #6
 8101c94:	d902      	bls.n	8101c9c <NVIC_EncodePriority+0x30>
 8101c96:	69fb      	ldr	r3, [r7, #28]
 8101c98:	3b03      	subs	r3, #3
 8101c9a:	e000      	b.n	8101c9e <NVIC_EncodePriority+0x32>
 8101c9c:	2300      	movs	r3, #0
 8101c9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8101ca4:	69bb      	ldr	r3, [r7, #24]
 8101ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8101caa:	43da      	mvns	r2, r3
 8101cac:	68bb      	ldr	r3, [r7, #8]
 8101cae:	401a      	ands	r2, r3
 8101cb0:	697b      	ldr	r3, [r7, #20]
 8101cb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8101cb4:	f04f 31ff 	mov.w	r1, #4294967295
 8101cb8:	697b      	ldr	r3, [r7, #20]
 8101cba:	fa01 f303 	lsl.w	r3, r1, r3
 8101cbe:	43d9      	mvns	r1, r3
 8101cc0:	687b      	ldr	r3, [r7, #4]
 8101cc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101cc4:	4313      	orrs	r3, r2
         );
}
 8101cc6:	4618      	mov	r0, r3
 8101cc8:	3724      	adds	r7, #36	@ 0x24
 8101cca:	46bd      	mov	sp, r7
 8101ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101cd0:	4770      	bx	lr
	...

08101cd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8101cd4:	b580      	push	{r7, lr}
 8101cd6:	b082      	sub	sp, #8
 8101cd8:	af00      	add	r7, sp, #0
 8101cda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8101cdc:	687b      	ldr	r3, [r7, #4]
 8101cde:	3b01      	subs	r3, #1
 8101ce0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8101ce4:	d301      	bcc.n	8101cea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8101ce6:	2301      	movs	r3, #1
 8101ce8:	e00f      	b.n	8101d0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8101cea:	4a0a      	ldr	r2, [pc, #40]	@ (8101d14 <SysTick_Config+0x40>)
 8101cec:	687b      	ldr	r3, [r7, #4]
 8101cee:	3b01      	subs	r3, #1
 8101cf0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8101cf2:	210f      	movs	r1, #15
 8101cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8101cf8:	f7ff ff8e 	bl	8101c18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8101cfc:	4b05      	ldr	r3, [pc, #20]	@ (8101d14 <SysTick_Config+0x40>)
 8101cfe:	2200      	movs	r2, #0
 8101d00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8101d02:	4b04      	ldr	r3, [pc, #16]	@ (8101d14 <SysTick_Config+0x40>)
 8101d04:	2207      	movs	r2, #7
 8101d06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8101d08:	2300      	movs	r3, #0
}
 8101d0a:	4618      	mov	r0, r3
 8101d0c:	3708      	adds	r7, #8
 8101d0e:	46bd      	mov	sp, r7
 8101d10:	bd80      	pop	{r7, pc}
 8101d12:	bf00      	nop
 8101d14:	e000e010 	.word	0xe000e010

08101d18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101d18:	b580      	push	{r7, lr}
 8101d1a:	b082      	sub	sp, #8
 8101d1c:	af00      	add	r7, sp, #0
 8101d1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8101d20:	6878      	ldr	r0, [r7, #4]
 8101d22:	f7ff ff47 	bl	8101bb4 <__NVIC_SetPriorityGrouping>
}
 8101d26:	bf00      	nop
 8101d28:	3708      	adds	r7, #8
 8101d2a:	46bd      	mov	sp, r7
 8101d2c:	bd80      	pop	{r7, pc}

08101d2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101d2e:	b580      	push	{r7, lr}
 8101d30:	b086      	sub	sp, #24
 8101d32:	af00      	add	r7, sp, #0
 8101d34:	4603      	mov	r3, r0
 8101d36:	60b9      	str	r1, [r7, #8]
 8101d38:	607a      	str	r2, [r7, #4]
 8101d3a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8101d3c:	f7ff ff5e 	bl	8101bfc <__NVIC_GetPriorityGrouping>
 8101d40:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8101d42:	687a      	ldr	r2, [r7, #4]
 8101d44:	68b9      	ldr	r1, [r7, #8]
 8101d46:	6978      	ldr	r0, [r7, #20]
 8101d48:	f7ff ff90 	bl	8101c6c <NVIC_EncodePriority>
 8101d4c:	4602      	mov	r2, r0
 8101d4e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8101d52:	4611      	mov	r1, r2
 8101d54:	4618      	mov	r0, r3
 8101d56:	f7ff ff5f 	bl	8101c18 <__NVIC_SetPriority>
}
 8101d5a:	bf00      	nop
 8101d5c:	3718      	adds	r7, #24
 8101d5e:	46bd      	mov	sp, r7
 8101d60:	bd80      	pop	{r7, pc}

08101d62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8101d62:	b580      	push	{r7, lr}
 8101d64:	b082      	sub	sp, #8
 8101d66:	af00      	add	r7, sp, #0
 8101d68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8101d6a:	6878      	ldr	r0, [r7, #4]
 8101d6c:	f7ff ffb2 	bl	8101cd4 <SysTick_Config>
 8101d70:	4603      	mov	r3, r0
}
 8101d72:	4618      	mov	r0, r3
 8101d74:	3708      	adds	r7, #8
 8101d76:	46bd      	mov	sp, r7
 8101d78:	bd80      	pop	{r7, pc}
	...

08101d7c <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8101d7c:	b480      	push	{r7}
 8101d7e:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8101d80:	4b06      	ldr	r3, [pc, #24]	@ (8101d9c <HAL_GetCurrentCPUID+0x20>)
 8101d82:	681b      	ldr	r3, [r3, #0]
 8101d84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8101d88:	2b70      	cmp	r3, #112	@ 0x70
 8101d8a:	d101      	bne.n	8101d90 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 8101d8c:	2303      	movs	r3, #3
 8101d8e:	e000      	b.n	8101d92 <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8101d90:	2301      	movs	r3, #1
  }
}
 8101d92:	4618      	mov	r0, r3
 8101d94:	46bd      	mov	sp, r7
 8101d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d9a:	4770      	bx	lr
 8101d9c:	e000ed00 	.word	0xe000ed00

08101da0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8101da0:	b580      	push	{r7, lr}
 8101da2:	b084      	sub	sp, #16
 8101da4:	af00      	add	r7, sp, #0
 8101da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8101da8:	687b      	ldr	r3, [r7, #4]
 8101daa:	2b00      	cmp	r3, #0
 8101dac:	d101      	bne.n	8101db2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8101dae:	2301      	movs	r3, #1
 8101db0:	e0e7      	b.n	8101f82 <HAL_ETH_Init+0x1e2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8101db2:	687b      	ldr	r3, [r7, #4]
 8101db4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8101db8:	2b00      	cmp	r3, #0
 8101dba:	d106      	bne.n	8101dca <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8101dbc:	687b      	ldr	r3, [r7, #4]
 8101dbe:	2220      	movs	r2, #32
 8101dc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8101dc4:	6878      	ldr	r0, [r7, #4]
 8101dc6:	f7fe fb03 	bl	81003d0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101dca:	4b70      	ldr	r3, [pc, #448]	@ (8101f8c <HAL_ETH_Init+0x1ec>)
 8101dcc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8101dd0:	4a6e      	ldr	r2, [pc, #440]	@ (8101f8c <HAL_ETH_Init+0x1ec>)
 8101dd2:	f043 0302 	orr.w	r3, r3, #2
 8101dd6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8101dda:	4b6c      	ldr	r3, [pc, #432]	@ (8101f8c <HAL_ETH_Init+0x1ec>)
 8101ddc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8101de0:	f003 0302 	and.w	r3, r3, #2
 8101de4:	60bb      	str	r3, [r7, #8]
 8101de6:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8101de8:	687b      	ldr	r3, [r7, #4]
 8101dea:	7a1b      	ldrb	r3, [r3, #8]
 8101dec:	2b00      	cmp	r3, #0
 8101dee:	d103      	bne.n	8101df8 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8101df0:	2000      	movs	r0, #0
 8101df2:	f7ff fecb 	bl	8101b8c <HAL_SYSCFG_ETHInterfaceSelect>
 8101df6:	e003      	b.n	8101e00 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8101df8:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8101dfc:	f7ff fec6 	bl	8101b8c <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8101e00:	4b63      	ldr	r3, [pc, #396]	@ (8101f90 <HAL_ETH_Init+0x1f0>)
 8101e02:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8101e04:	687b      	ldr	r3, [r7, #4]
 8101e06:	681b      	ldr	r3, [r3, #0]
 8101e08:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8101e0c:	681b      	ldr	r3, [r3, #0]
 8101e0e:	687a      	ldr	r2, [r7, #4]
 8101e10:	6812      	ldr	r2, [r2, #0]
 8101e12:	f043 0301 	orr.w	r3, r3, #1
 8101e16:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8101e1a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8101e1c:	f7ff fe7a 	bl	8101b14 <HAL_GetTick>
 8101e20:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8101e22:	e011      	b.n	8101e48 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8101e24:	f7ff fe76 	bl	8101b14 <HAL_GetTick>
 8101e28:	4602      	mov	r2, r0
 8101e2a:	68fb      	ldr	r3, [r7, #12]
 8101e2c:	1ad3      	subs	r3, r2, r3
 8101e2e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8101e32:	d909      	bls.n	8101e48 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8101e34:	687b      	ldr	r3, [r7, #4]
 8101e36:	2204      	movs	r2, #4
 8101e38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8101e3c:	687b      	ldr	r3, [r7, #4]
 8101e3e:	22e0      	movs	r2, #224	@ 0xe0
 8101e40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8101e44:	2301      	movs	r3, #1
 8101e46:	e09c      	b.n	8101f82 <HAL_ETH_Init+0x1e2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8101e48:	687b      	ldr	r3, [r7, #4]
 8101e4a:	681b      	ldr	r3, [r3, #0]
 8101e4c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8101e50:	681b      	ldr	r3, [r3, #0]
 8101e52:	f003 0301 	and.w	r3, r3, #1
 8101e56:	2b00      	cmp	r3, #0
 8101e58:	d1e4      	bne.n	8101e24 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8101e5a:	6878      	ldr	r0, [r7, #4]
 8101e5c:	f000 f89e 	bl	8101f9c <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8101e60:	f002 fe76 	bl	8104b50 <HAL_RCC_GetHCLKFreq>
 8101e64:	4603      	mov	r3, r0
 8101e66:	4a4b      	ldr	r2, [pc, #300]	@ (8101f94 <HAL_ETH_Init+0x1f4>)
 8101e68:	fba2 2303 	umull	r2, r3, r2, r3
 8101e6c:	0c9a      	lsrs	r2, r3, #18
 8101e6e:	687b      	ldr	r3, [r7, #4]
 8101e70:	681b      	ldr	r3, [r3, #0]
 8101e72:	3a01      	subs	r2, #1
 8101e74:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8101e78:	6878      	ldr	r0, [r7, #4]
 8101e7a:	f000 fa81 	bl	8102380 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8101e7e:	687b      	ldr	r3, [r7, #4]
 8101e80:	681b      	ldr	r3, [r3, #0]
 8101e82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8101e86:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8101e8a:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8101e8e:	687a      	ldr	r2, [r7, #4]
 8101e90:	6812      	ldr	r2, [r2, #0]
 8101e92:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8101e96:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8101e9a:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8101e9e:	687b      	ldr	r3, [r7, #4]
 8101ea0:	695b      	ldr	r3, [r3, #20]
 8101ea2:	f003 0303 	and.w	r3, r3, #3
 8101ea6:	2b00      	cmp	r3, #0
 8101ea8:	d009      	beq.n	8101ebe <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8101eaa:	687b      	ldr	r3, [r7, #4]
 8101eac:	2201      	movs	r2, #1
 8101eae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8101eb2:	687b      	ldr	r3, [r7, #4]
 8101eb4:	22e0      	movs	r2, #224	@ 0xe0
 8101eb6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8101eba:	2301      	movs	r3, #1
 8101ebc:	e061      	b.n	8101f82 <HAL_ETH_Init+0x1e2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8101ebe:	687b      	ldr	r3, [r7, #4]
 8101ec0:	681b      	ldr	r3, [r3, #0]
 8101ec2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8101ec6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8101eca:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8101ece:	f023 037e 	bic.w	r3, r3, #126	@ 0x7e
 8101ed2:	687a      	ldr	r2, [r7, #4]
 8101ed4:	6952      	ldr	r2, [r2, #20]
 8101ed6:	0051      	lsls	r1, r2, #1
 8101ed8:	687a      	ldr	r2, [r7, #4]
 8101eda:	6812      	ldr	r2, [r2, #0]
 8101edc:	430b      	orrs	r3, r1
 8101ede:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8101ee2:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8101ee6:	6878      	ldr	r0, [r7, #4]
 8101ee8:	f000 fae7 	bl	81024ba <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8101eec:	6878      	ldr	r0, [r7, #4]
 8101eee:	f000 fb2d 	bl	810254c <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8101ef2:	687b      	ldr	r3, [r7, #4]
 8101ef4:	685b      	ldr	r3, [r3, #4]
 8101ef6:	3305      	adds	r3, #5
 8101ef8:	781b      	ldrb	r3, [r3, #0]
 8101efa:	021a      	lsls	r2, r3, #8
 8101efc:	687b      	ldr	r3, [r7, #4]
 8101efe:	685b      	ldr	r3, [r3, #4]
 8101f00:	3304      	adds	r3, #4
 8101f02:	781b      	ldrb	r3, [r3, #0]
 8101f04:	4619      	mov	r1, r3
 8101f06:	687b      	ldr	r3, [r7, #4]
 8101f08:	681b      	ldr	r3, [r3, #0]
 8101f0a:	430a      	orrs	r2, r1
 8101f0c:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8101f10:	687b      	ldr	r3, [r7, #4]
 8101f12:	685b      	ldr	r3, [r3, #4]
 8101f14:	3303      	adds	r3, #3
 8101f16:	781b      	ldrb	r3, [r3, #0]
 8101f18:	061a      	lsls	r2, r3, #24
 8101f1a:	687b      	ldr	r3, [r7, #4]
 8101f1c:	685b      	ldr	r3, [r3, #4]
 8101f1e:	3302      	adds	r3, #2
 8101f20:	781b      	ldrb	r3, [r3, #0]
 8101f22:	041b      	lsls	r3, r3, #16
 8101f24:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8101f26:	687b      	ldr	r3, [r7, #4]
 8101f28:	685b      	ldr	r3, [r3, #4]
 8101f2a:	3301      	adds	r3, #1
 8101f2c:	781b      	ldrb	r3, [r3, #0]
 8101f2e:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8101f30:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8101f32:	687b      	ldr	r3, [r7, #4]
 8101f34:	685b      	ldr	r3, [r3, #4]
 8101f36:	781b      	ldrb	r3, [r3, #0]
 8101f38:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8101f3a:	687b      	ldr	r3, [r7, #4]
 8101f3c:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8101f3e:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8101f40:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8101f44:	687b      	ldr	r3, [r7, #4]
 8101f46:	681b      	ldr	r3, [r3, #0]
 8101f48:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8101f4c:	687b      	ldr	r3, [r7, #4]
 8101f4e:	681a      	ldr	r2, [r3, #0]
 8101f50:	4b11      	ldr	r3, [pc, #68]	@ (8101f98 <HAL_ETH_Init+0x1f8>)
 8101f52:	430b      	orrs	r3, r1
 8101f54:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8101f58:	687b      	ldr	r3, [r7, #4]
 8101f5a:	681b      	ldr	r3, [r3, #0]
 8101f5c:	f8d3 3710 	ldr.w	r3, [r3, #1808]	@ 0x710
 8101f60:	687a      	ldr	r2, [r7, #4]
 8101f62:	6812      	ldr	r2, [r2, #0]
 8101f64:	f043 6342 	orr.w	r3, r3, #203423744	@ 0xc200000
 8101f68:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8101f6c:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8101f70:	687b      	ldr	r3, [r7, #4]
 8101f72:	2200      	movs	r2, #0
 8101f74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8101f78:	687b      	ldr	r3, [r7, #4]
 8101f7a:	2210      	movs	r2, #16
 8101f7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8101f80:	2300      	movs	r3, #0
}
 8101f82:	4618      	mov	r0, r3
 8101f84:	3710      	adds	r7, #16
 8101f86:	46bd      	mov	sp, r7
 8101f88:	bd80      	pop	{r7, pc}
 8101f8a:	bf00      	nop
 8101f8c:	58024400 	.word	0x58024400
 8101f90:	58000400 	.word	0x58000400
 8101f94:	431bde83 	.word	0x431bde83
 8101f98:	0c020060 	.word	0x0c020060

08101f9c <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8101f9c:	b580      	push	{r7, lr}
 8101f9e:	b084      	sub	sp, #16
 8101fa0:	af00      	add	r7, sp, #0
 8101fa2:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8101fa4:	687b      	ldr	r3, [r7, #4]
 8101fa6:	681b      	ldr	r3, [r3, #0]
 8101fa8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8101fac:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8101fae:	68fb      	ldr	r3, [r7, #12]
 8101fb0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8101fb4:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8101fb6:	f002 fdcb 	bl	8104b50 <HAL_RCC_GetHCLKFreq>
 8101fba:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8101fbc:	68bb      	ldr	r3, [r7, #8]
 8101fbe:	4a1a      	ldr	r2, [pc, #104]	@ (8102028 <HAL_ETH_SetMDIOClockRange+0x8c>)
 8101fc0:	4293      	cmp	r3, r2
 8101fc2:	d804      	bhi.n	8101fce <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8101fc4:	68fb      	ldr	r3, [r7, #12]
 8101fc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8101fca:	60fb      	str	r3, [r7, #12]
 8101fcc:	e022      	b.n	8102014 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8101fce:	68bb      	ldr	r3, [r7, #8]
 8101fd0:	4a16      	ldr	r2, [pc, #88]	@ (810202c <HAL_ETH_SetMDIOClockRange+0x90>)
 8101fd2:	4293      	cmp	r3, r2
 8101fd4:	d204      	bcs.n	8101fe0 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8101fd6:	68fb      	ldr	r3, [r7, #12]
 8101fd8:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8101fdc:	60fb      	str	r3, [r7, #12]
 8101fde:	e019      	b.n	8102014 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8101fe0:	68bb      	ldr	r3, [r7, #8]
 8101fe2:	4a13      	ldr	r2, [pc, #76]	@ (8102030 <HAL_ETH_SetMDIOClockRange+0x94>)
 8101fe4:	4293      	cmp	r3, r2
 8101fe6:	d915      	bls.n	8102014 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8101fe8:	68bb      	ldr	r3, [r7, #8]
 8101fea:	4a12      	ldr	r2, [pc, #72]	@ (8102034 <HAL_ETH_SetMDIOClockRange+0x98>)
 8101fec:	4293      	cmp	r3, r2
 8101fee:	d804      	bhi.n	8101ffa <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8101ff0:	68fb      	ldr	r3, [r7, #12]
 8101ff2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8101ff6:	60fb      	str	r3, [r7, #12]
 8101ff8:	e00c      	b.n	8102014 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8101ffa:	68bb      	ldr	r3, [r7, #8]
 8101ffc:	4a0e      	ldr	r2, [pc, #56]	@ (8102038 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8101ffe:	4293      	cmp	r3, r2
 8102000:	d804      	bhi.n	810200c <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8102002:	68fb      	ldr	r3, [r7, #12]
 8102004:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8102008:	60fb      	str	r3, [r7, #12]
 810200a:	e003      	b.n	8102014 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 810200c:	68fb      	ldr	r3, [r7, #12]
 810200e:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8102012:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8102014:	687b      	ldr	r3, [r7, #4]
 8102016:	681b      	ldr	r3, [r3, #0]
 8102018:	68fa      	ldr	r2, [r7, #12]
 810201a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 810201e:	bf00      	nop
 8102020:	3710      	adds	r7, #16
 8102022:	46bd      	mov	sp, r7
 8102024:	bd80      	pop	{r7, pc}
 8102026:	bf00      	nop
 8102028:	02160ebf 	.word	0x02160ebf
 810202c:	03938700 	.word	0x03938700
 8102030:	05f5e0ff 	.word	0x05f5e0ff
 8102034:	08f0d17f 	.word	0x08f0d17f
 8102038:	0ee6b27f 	.word	0x0ee6b27f

0810203c <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 810203c:	b480      	push	{r7}
 810203e:	b085      	sub	sp, #20
 8102040:	af00      	add	r7, sp, #0
 8102042:	6078      	str	r0, [r7, #4]
 8102044:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8102046:	683b      	ldr	r3, [r7, #0]
 8102048:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 810204a:	683b      	ldr	r3, [r7, #0]
 810204c:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 810204e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8102050:	683b      	ldr	r3, [r7, #0]
 8102052:	791b      	ldrb	r3, [r3, #4]
 8102054:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8102056:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8102058:	683b      	ldr	r3, [r7, #0]
 810205a:	7b1b      	ldrb	r3, [r3, #12]
 810205c:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 810205e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8102060:	683b      	ldr	r3, [r7, #0]
 8102062:	7b5b      	ldrb	r3, [r3, #13]
 8102064:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8102066:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8102068:	683b      	ldr	r3, [r7, #0]
 810206a:	7b9b      	ldrb	r3, [r3, #14]
 810206c:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 810206e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8102070:	683b      	ldr	r3, [r7, #0]
 8102072:	7bdb      	ldrb	r3, [r3, #15]
 8102074:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8102076:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8102078:	683a      	ldr	r2, [r7, #0]
 810207a:	7c12      	ldrb	r2, [r2, #16]
 810207c:	2a00      	cmp	r2, #0
 810207e:	d102      	bne.n	8102086 <ETH_SetMACConfig+0x4a>
 8102080:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8102084:	e000      	b.n	8102088 <ETH_SetMACConfig+0x4c>
 8102086:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8102088:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 810208a:	683a      	ldr	r2, [r7, #0]
 810208c:	7c52      	ldrb	r2, [r2, #17]
 810208e:	2a00      	cmp	r2, #0
 8102090:	d102      	bne.n	8102098 <ETH_SetMACConfig+0x5c>
 8102092:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8102096:	e000      	b.n	810209a <ETH_SetMACConfig+0x5e>
 8102098:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 810209a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 810209c:	683b      	ldr	r3, [r7, #0]
 810209e:	7c9b      	ldrb	r3, [r3, #18]
 81020a0:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 81020a2:	431a      	orrs	r2, r3
               macconf->Speed |
 81020a4:	683b      	ldr	r3, [r7, #0]
 81020a6:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 81020a8:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 81020aa:	683b      	ldr	r3, [r7, #0]
 81020ac:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 81020ae:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 81020b0:	683b      	ldr	r3, [r7, #0]
 81020b2:	7f1b      	ldrb	r3, [r3, #28]
 81020b4:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 81020b6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 81020b8:	683b      	ldr	r3, [r7, #0]
 81020ba:	7f5b      	ldrb	r3, [r3, #29]
 81020bc:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 81020be:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 81020c0:	683a      	ldr	r2, [r7, #0]
 81020c2:	7f92      	ldrb	r2, [r2, #30]
 81020c4:	2a00      	cmp	r2, #0
 81020c6:	d102      	bne.n	81020ce <ETH_SetMACConfig+0x92>
 81020c8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 81020cc:	e000      	b.n	81020d0 <ETH_SetMACConfig+0x94>
 81020ce:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 81020d0:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 81020d2:	683b      	ldr	r3, [r7, #0]
 81020d4:	7fdb      	ldrb	r3, [r3, #31]
 81020d6:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 81020d8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 81020da:	683a      	ldr	r2, [r7, #0]
 81020dc:	f892 2020 	ldrb.w	r2, [r2, #32]
 81020e0:	2a00      	cmp	r2, #0
 81020e2:	d102      	bne.n	81020ea <ETH_SetMACConfig+0xae>
 81020e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 81020e8:	e000      	b.n	81020ec <ETH_SetMACConfig+0xb0>
 81020ea:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 81020ec:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 81020ee:	683b      	ldr	r3, [r7, #0]
 81020f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 81020f2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 81020f4:	683b      	ldr	r3, [r7, #0]
 81020f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 81020fa:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 81020fc:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 81020fe:	683b      	ldr	r3, [r7, #0]
 8102100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8102102:	4313      	orrs	r3, r2
 8102104:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8102106:	687b      	ldr	r3, [r7, #4]
 8102108:	681b      	ldr	r3, [r3, #0]
 810210a:	681a      	ldr	r2, [r3, #0]
 810210c:	4b57      	ldr	r3, [pc, #348]	@ (810226c <ETH_SetMACConfig+0x230>)
 810210e:	4013      	ands	r3, r2
 8102110:	687a      	ldr	r2, [r7, #4]
 8102112:	6812      	ldr	r2, [r2, #0]
 8102114:	68f9      	ldr	r1, [r7, #12]
 8102116:	430b      	orrs	r3, r1
 8102118:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 810211a:	683b      	ldr	r3, [r7, #0]
 810211c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810211e:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8102120:	683b      	ldr	r3, [r7, #0]
 8102122:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8102126:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8102128:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 810212a:	683b      	ldr	r3, [r7, #0]
 810212c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8102130:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8102132:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8102134:	683b      	ldr	r3, [r7, #0]
 8102136:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 810213a:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 810213c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 810213e:	683a      	ldr	r2, [r7, #0]
 8102140:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8102144:	2a00      	cmp	r2, #0
 8102146:	d102      	bne.n	810214e <ETH_SetMACConfig+0x112>
 8102148:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 810214c:	e000      	b.n	8102150 <ETH_SetMACConfig+0x114>
 810214e:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8102150:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8102152:	683b      	ldr	r3, [r7, #0]
 8102154:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8102156:	4313      	orrs	r3, r2
 8102158:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 810215a:	687b      	ldr	r3, [r7, #4]
 810215c:	681b      	ldr	r3, [r3, #0]
 810215e:	685a      	ldr	r2, [r3, #4]
 8102160:	4b43      	ldr	r3, [pc, #268]	@ (8102270 <ETH_SetMACConfig+0x234>)
 8102162:	4013      	ands	r3, r2
 8102164:	687a      	ldr	r2, [r7, #4]
 8102166:	6812      	ldr	r2, [r2, #0]
 8102168:	68f9      	ldr	r1, [r7, #12]
 810216a:	430b      	orrs	r3, r1
 810216c:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 810216e:	683b      	ldr	r3, [r7, #0]
 8102170:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8102174:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8102176:	683b      	ldr	r3, [r7, #0]
 8102178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 810217a:	4313      	orrs	r3, r2
 810217c:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 810217e:	687b      	ldr	r3, [r7, #4]
 8102180:	681b      	ldr	r3, [r3, #0]
 8102182:	68db      	ldr	r3, [r3, #12]
 8102184:	f423 7387 	bic.w	r3, r3, #270	@ 0x10e
 8102188:	f023 0301 	bic.w	r3, r3, #1
 810218c:	687a      	ldr	r2, [r7, #4]
 810218e:	6812      	ldr	r2, [r2, #0]
 8102190:	68f9      	ldr	r1, [r7, #12]
 8102192:	430b      	orrs	r3, r1
 8102194:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8102196:	683b      	ldr	r3, [r7, #0]
 8102198:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 810219c:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 810219e:	683b      	ldr	r3, [r7, #0]
 81021a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 81021a2:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 81021a4:	683a      	ldr	r2, [r7, #0]
 81021a6:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 81021aa:	2a00      	cmp	r2, #0
 81021ac:	d101      	bne.n	81021b2 <ETH_SetMACConfig+0x176>
 81021ae:	2280      	movs	r2, #128	@ 0x80
 81021b0:	e000      	b.n	81021b4 <ETH_SetMACConfig+0x178>
 81021b2:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 81021b4:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 81021b6:	683b      	ldr	r3, [r7, #0]
 81021b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 81021ba:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 81021bc:	4313      	orrs	r3, r2
 81021be:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 81021c0:	687b      	ldr	r3, [r7, #4]
 81021c2:	681b      	ldr	r3, [r3, #0]
 81021c4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 81021c6:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 81021ca:	4013      	ands	r3, r2
 81021cc:	687a      	ldr	r2, [r7, #4]
 81021ce:	6812      	ldr	r2, [r2, #0]
 81021d0:	68f9      	ldr	r1, [r7, #12]
 81021d2:	430b      	orrs	r3, r1
 81021d4:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 81021d6:	683b      	ldr	r3, [r7, #0]
 81021d8:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 81021dc:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 81021de:	683b      	ldr	r3, [r7, #0]
 81021e0:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 81021e4:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 81021e6:	4313      	orrs	r3, r2
 81021e8:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 81021ea:	687b      	ldr	r3, [r7, #4]
 81021ec:	681b      	ldr	r3, [r3, #0]
 81021ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 81021f2:	f023 0103 	bic.w	r1, r3, #3
 81021f6:	687b      	ldr	r3, [r7, #4]
 81021f8:	681b      	ldr	r3, [r3, #0]
 81021fa:	68fa      	ldr	r2, [r7, #12]
 81021fc:	430a      	orrs	r2, r1
 81021fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8102202:	687b      	ldr	r3, [r7, #4]
 8102204:	681b      	ldr	r3, [r3, #0]
 8102206:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 810220a:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 810220e:	683b      	ldr	r3, [r7, #0]
 8102210:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8102212:	687b      	ldr	r3, [r7, #4]
 8102214:	681b      	ldr	r3, [r3, #0]
 8102216:	430a      	orrs	r2, r1
 8102218:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 810221c:	683b      	ldr	r3, [r7, #0]
 810221e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8102220:	683a      	ldr	r2, [r7, #0]
 8102222:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8102226:	2a00      	cmp	r2, #0
 8102228:	d101      	bne.n	810222e <ETH_SetMACConfig+0x1f2>
 810222a:	2240      	movs	r2, #64	@ 0x40
 810222c:	e000      	b.n	8102230 <ETH_SetMACConfig+0x1f4>
 810222e:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8102230:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8102232:	683b      	ldr	r3, [r7, #0]
 8102234:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8102238:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 810223a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 810223c:	683b      	ldr	r3, [r7, #0]
 810223e:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8102242:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8102244:	4313      	orrs	r3, r2
 8102246:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8102248:	687b      	ldr	r3, [r7, #4]
 810224a:	681b      	ldr	r3, [r3, #0]
 810224c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8102250:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8102254:	687b      	ldr	r3, [r7, #4]
 8102256:	681b      	ldr	r3, [r3, #0]
 8102258:	68fa      	ldr	r2, [r7, #12]
 810225a:	430a      	orrs	r2, r1
 810225c:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8102260:	bf00      	nop
 8102262:	3714      	adds	r7, #20
 8102264:	46bd      	mov	sp, r7
 8102266:	f85d 7b04 	ldr.w	r7, [sp], #4
 810226a:	4770      	bx	lr
 810226c:	00048083 	.word	0x00048083
 8102270:	c0f88000 	.word	0xc0f88000

08102274 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8102274:	b480      	push	{r7}
 8102276:	b085      	sub	sp, #20
 8102278:	af00      	add	r7, sp, #0
 810227a:	6078      	str	r0, [r7, #4]
 810227c:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 810227e:	687b      	ldr	r3, [r7, #4]
 8102280:	681b      	ldr	r3, [r3, #0]
 8102282:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8102286:	681b      	ldr	r3, [r3, #0]
 8102288:	f423 43f0 	bic.w	r3, r3, #30720	@ 0x7800
 810228c:	f023 0302 	bic.w	r3, r3, #2
 8102290:	683a      	ldr	r2, [r7, #0]
 8102292:	6811      	ldr	r1, [r2, #0]
 8102294:	687a      	ldr	r2, [r7, #4]
 8102296:	6812      	ldr	r2, [r2, #0]
 8102298:	430b      	orrs	r3, r1
 810229a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 810229e:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 81022a0:	683b      	ldr	r3, [r7, #0]
 81022a2:	791b      	ldrb	r3, [r3, #4]
 81022a4:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 81022a6:	683b      	ldr	r3, [r7, #0]
 81022a8:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 81022aa:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 81022ac:	683b      	ldr	r3, [r7, #0]
 81022ae:	7b1b      	ldrb	r3, [r3, #12]
 81022b0:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 81022b2:	4313      	orrs	r3, r2
 81022b4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 81022b6:	687b      	ldr	r3, [r7, #4]
 81022b8:	681b      	ldr	r3, [r3, #0]
 81022ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 81022be:	685b      	ldr	r3, [r3, #4]
 81022c0:	f423 4350 	bic.w	r3, r3, #53248	@ 0xd000
 81022c4:	f023 0301 	bic.w	r3, r3, #1
 81022c8:	687a      	ldr	r2, [r7, #4]
 81022ca:	6812      	ldr	r2, [r2, #0]
 81022cc:	68f9      	ldr	r1, [r7, #12]
 81022ce:	430b      	orrs	r3, r1
 81022d0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 81022d4:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 81022d6:	683b      	ldr	r3, [r7, #0]
 81022d8:	7b5b      	ldrb	r3, [r3, #13]
 81022da:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 81022dc:	683b      	ldr	r3, [r7, #0]
 81022de:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 81022e0:	4313      	orrs	r3, r2
 81022e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 81022e4:	687b      	ldr	r3, [r7, #4]
 81022e6:	681b      	ldr	r3, [r3, #0]
 81022e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 81022ec:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 81022f0:	4b21      	ldr	r3, [pc, #132]	@ (8102378 <ETH_SetDMAConfig+0x104>)
 81022f2:	4013      	ands	r3, r2
 81022f4:	687a      	ldr	r2, [r7, #4]
 81022f6:	6812      	ldr	r2, [r2, #0]
 81022f8:	68f9      	ldr	r1, [r7, #12]
 81022fa:	430b      	orrs	r3, r1
 81022fc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8102300:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8102304:	683b      	ldr	r3, [r7, #0]
 8102306:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8102308:	683b      	ldr	r3, [r7, #0]
 810230a:	7d1b      	ldrb	r3, [r3, #20]
 810230c:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 810230e:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8102310:	683b      	ldr	r3, [r7, #0]
 8102312:	7f5b      	ldrb	r3, [r3, #29]
 8102314:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8102316:	4313      	orrs	r3, r2
 8102318:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 810231a:	687b      	ldr	r3, [r7, #4]
 810231c:	681b      	ldr	r3, [r3, #0]
 810231e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8102322:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8102326:	4b15      	ldr	r3, [pc, #84]	@ (810237c <ETH_SetDMAConfig+0x108>)
 8102328:	4013      	ands	r3, r2
 810232a:	687a      	ldr	r2, [r7, #4]
 810232c:	6812      	ldr	r2, [r2, #0]
 810232e:	68f9      	ldr	r1, [r7, #12]
 8102330:	430b      	orrs	r3, r1
 8102332:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8102336:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 810233a:	683b      	ldr	r3, [r7, #0]
 810233c:	7f1b      	ldrb	r3, [r3, #28]
 810233e:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8102340:	683b      	ldr	r3, [r7, #0]
 8102342:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8102344:	4313      	orrs	r3, r2
 8102346:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8102348:	687b      	ldr	r3, [r7, #4]
 810234a:	681b      	ldr	r3, [r3, #0]
 810234c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8102350:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8102354:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8102358:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 810235c:	687a      	ldr	r2, [r7, #4]
 810235e:	6812      	ldr	r2, [r2, #0]
 8102360:	68f9      	ldr	r1, [r7, #12]
 8102362:	430b      	orrs	r3, r1
 8102364:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8102368:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 810236c:	bf00      	nop
 810236e:	3714      	adds	r7, #20
 8102370:	46bd      	mov	sp, r7
 8102372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102376:	4770      	bx	lr
 8102378:	fffec000 	.word	0xfffec000
 810237c:	ffc0efef 	.word	0xffc0efef

08102380 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8102380:	b580      	push	{r7, lr}
 8102382:	b0a4      	sub	sp, #144	@ 0x90
 8102384:	af00      	add	r7, sp, #0
 8102386:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8102388:	2301      	movs	r3, #1
 810238a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 810238e:	2300      	movs	r3, #0
 8102390:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8102392:	2300      	movs	r3, #0
 8102394:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8102398:	2300      	movs	r3, #0
 810239a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 810239e:	2301      	movs	r3, #1
 81023a0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 81023a4:	2301      	movs	r3, #1
 81023a6:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 81023aa:	2301      	movs	r3, #1
 81023ac:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 81023b0:	2300      	movs	r3, #0
 81023b2:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 81023b6:	2301      	movs	r3, #1
 81023b8:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 81023bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 81023c0:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 81023c2:	2300      	movs	r3, #0
 81023c4:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 81023c8:	2300      	movs	r3, #0
 81023ca:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 81023cc:	2300      	movs	r3, #0
 81023ce:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 81023d2:	2300      	movs	r3, #0
 81023d4:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 81023d8:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 81023dc:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 81023de:	2300      	movs	r3, #0
 81023e0:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 81023e4:	2300      	movs	r3, #0
 81023e6:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 81023e8:	2301      	movs	r3, #1
 81023ea:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 81023ee:	2300      	movs	r3, #0
 81023f0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 81023f4:	2300      	movs	r3, #0
 81023f6:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 81023fa:	2300      	movs	r3, #0
 81023fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 81023fe:	2300      	movs	r3, #0
 8102400:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8102402:	2300      	movs	r3, #0
 8102404:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8102406:	2300      	movs	r3, #0
 8102408:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 810240c:	2300      	movs	r3, #0
 810240e:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8102412:	2301      	movs	r3, #1
 8102414:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8102418:	2320      	movs	r3, #32
 810241a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 810241e:	2301      	movs	r3, #1
 8102420:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8102424:	2300      	movs	r3, #0
 8102426:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 810242a:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 810242e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8102430:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8102434:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8102436:	2300      	movs	r3, #0
 8102438:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 810243c:	2302      	movs	r3, #2
 810243e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8102442:	2300      	movs	r3, #0
 8102444:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8102448:	2300      	movs	r3, #0
 810244a:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 810244e:	2300      	movs	r3, #0
 8102450:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8102454:	2301      	movs	r3, #1
 8102456:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 810245a:	2300      	movs	r3, #0
 810245c:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 810245e:	2301      	movs	r3, #1
 8102460:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8102464:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8102468:	4619      	mov	r1, r3
 810246a:	6878      	ldr	r0, [r7, #4]
 810246c:	f7ff fde6 	bl	810203c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8102470:	2301      	movs	r3, #1
 8102472:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8102474:	2301      	movs	r3, #1
 8102476:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8102478:	2300      	movs	r3, #0
 810247a:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 810247c:	2300      	movs	r3, #0
 810247e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8102482:	2300      	movs	r3, #0
 8102484:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8102486:	2300      	movs	r3, #0
 8102488:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 810248a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 810248e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8102490:	2300      	movs	r3, #0
 8102492:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8102494:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8102498:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 810249a:	2300      	movs	r3, #0
 810249c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 81024a0:	f44f 7306 	mov.w	r3, #536	@ 0x218
 81024a4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 81024a6:	f107 0308 	add.w	r3, r7, #8
 81024aa:	4619      	mov	r1, r3
 81024ac:	6878      	ldr	r0, [r7, #4]
 81024ae:	f7ff fee1 	bl	8102274 <ETH_SetDMAConfig>
}
 81024b2:	bf00      	nop
 81024b4:	3790      	adds	r7, #144	@ 0x90
 81024b6:	46bd      	mov	sp, r7
 81024b8:	bd80      	pop	{r7, pc}

081024ba <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 81024ba:	b480      	push	{r7}
 81024bc:	b085      	sub	sp, #20
 81024be:	af00      	add	r7, sp, #0
 81024c0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 81024c2:	2300      	movs	r3, #0
 81024c4:	60fb      	str	r3, [r7, #12]
 81024c6:	e01d      	b.n	8102504 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 81024c8:	687b      	ldr	r3, [r7, #4]
 81024ca:	68d9      	ldr	r1, [r3, #12]
 81024cc:	68fa      	ldr	r2, [r7, #12]
 81024ce:	4613      	mov	r3, r2
 81024d0:	005b      	lsls	r3, r3, #1
 81024d2:	4413      	add	r3, r2
 81024d4:	00db      	lsls	r3, r3, #3
 81024d6:	440b      	add	r3, r1
 81024d8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 81024da:	68bb      	ldr	r3, [r7, #8]
 81024dc:	2200      	movs	r2, #0
 81024de:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 81024e0:	68bb      	ldr	r3, [r7, #8]
 81024e2:	2200      	movs	r2, #0
 81024e4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 81024e6:	68bb      	ldr	r3, [r7, #8]
 81024e8:	2200      	movs	r2, #0
 81024ea:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 81024ec:	68bb      	ldr	r3, [r7, #8]
 81024ee:	2200      	movs	r2, #0
 81024f0:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 81024f2:	68b9      	ldr	r1, [r7, #8]
 81024f4:	687b      	ldr	r3, [r7, #4]
 81024f6:	68fa      	ldr	r2, [r7, #12]
 81024f8:	3206      	adds	r2, #6
 81024fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 81024fe:	68fb      	ldr	r3, [r7, #12]
 8102500:	3301      	adds	r3, #1
 8102502:	60fb      	str	r3, [r7, #12]
 8102504:	68fb      	ldr	r3, [r7, #12]
 8102506:	2b03      	cmp	r3, #3
 8102508:	d9de      	bls.n	81024c8 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 810250a:	687b      	ldr	r3, [r7, #4]
 810250c:	2200      	movs	r2, #0
 810250e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8102510:	687b      	ldr	r3, [r7, #4]
 8102512:	681b      	ldr	r3, [r3, #0]
 8102514:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8102518:	461a      	mov	r2, r3
 810251a:	2303      	movs	r3, #3
 810251c:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8102520:	687b      	ldr	r3, [r7, #4]
 8102522:	68da      	ldr	r2, [r3, #12]
 8102524:	687b      	ldr	r3, [r7, #4]
 8102526:	681b      	ldr	r3, [r3, #0]
 8102528:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 810252c:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8102530:	687b      	ldr	r3, [r7, #4]
 8102532:	68da      	ldr	r2, [r3, #12]
 8102534:	687b      	ldr	r3, [r7, #4]
 8102536:	681b      	ldr	r3, [r3, #0]
 8102538:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 810253c:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8102540:	bf00      	nop
 8102542:	3714      	adds	r7, #20
 8102544:	46bd      	mov	sp, r7
 8102546:	f85d 7b04 	ldr.w	r7, [sp], #4
 810254a:	4770      	bx	lr

0810254c <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 810254c:	b480      	push	{r7}
 810254e:	b085      	sub	sp, #20
 8102550:	af00      	add	r7, sp, #0
 8102552:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8102554:	2300      	movs	r3, #0
 8102556:	60fb      	str	r3, [r7, #12]
 8102558:	e023      	b.n	81025a2 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 810255a:	687b      	ldr	r3, [r7, #4]
 810255c:	6919      	ldr	r1, [r3, #16]
 810255e:	68fa      	ldr	r2, [r7, #12]
 8102560:	4613      	mov	r3, r2
 8102562:	005b      	lsls	r3, r3, #1
 8102564:	4413      	add	r3, r2
 8102566:	00db      	lsls	r3, r3, #3
 8102568:	440b      	add	r3, r1
 810256a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 810256c:	68bb      	ldr	r3, [r7, #8]
 810256e:	2200      	movs	r2, #0
 8102570:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8102572:	68bb      	ldr	r3, [r7, #8]
 8102574:	2200      	movs	r2, #0
 8102576:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8102578:	68bb      	ldr	r3, [r7, #8]
 810257a:	2200      	movs	r2, #0
 810257c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 810257e:	68bb      	ldr	r3, [r7, #8]
 8102580:	2200      	movs	r2, #0
 8102582:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8102584:	68bb      	ldr	r3, [r7, #8]
 8102586:	2200      	movs	r2, #0
 8102588:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 810258a:	68bb      	ldr	r3, [r7, #8]
 810258c:	2200      	movs	r2, #0
 810258e:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8102590:	68b9      	ldr	r1, [r7, #8]
 8102592:	687b      	ldr	r3, [r7, #4]
 8102594:	68fa      	ldr	r2, [r7, #12]
 8102596:	3212      	adds	r2, #18
 8102598:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 810259c:	68fb      	ldr	r3, [r7, #12]
 810259e:	3301      	adds	r3, #1
 81025a0:	60fb      	str	r3, [r7, #12]
 81025a2:	68fb      	ldr	r3, [r7, #12]
 81025a4:	2b03      	cmp	r3, #3
 81025a6:	d9d8      	bls.n	810255a <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 81025a8:	687b      	ldr	r3, [r7, #4]
 81025aa:	2200      	movs	r2, #0
 81025ac:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 81025ae:	687b      	ldr	r3, [r7, #4]
 81025b0:	2200      	movs	r2, #0
 81025b2:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 81025b4:	687b      	ldr	r3, [r7, #4]
 81025b6:	2200      	movs	r2, #0
 81025b8:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 81025ba:	687b      	ldr	r3, [r7, #4]
 81025bc:	2200      	movs	r2, #0
 81025be:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 81025c0:	687b      	ldr	r3, [r7, #4]
 81025c2:	2200      	movs	r2, #0
 81025c4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 81025c6:	687b      	ldr	r3, [r7, #4]
 81025c8:	681b      	ldr	r3, [r3, #0]
 81025ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 81025ce:	461a      	mov	r2, r3
 81025d0:	2303      	movs	r3, #3
 81025d2:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 81025d6:	687b      	ldr	r3, [r7, #4]
 81025d8:	691a      	ldr	r2, [r3, #16]
 81025da:	687b      	ldr	r3, [r7, #4]
 81025dc:	681b      	ldr	r3, [r3, #0]
 81025de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 81025e2:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 81025e6:	687b      	ldr	r3, [r7, #4]
 81025e8:	691b      	ldr	r3, [r3, #16]
 81025ea:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 81025ee:	687b      	ldr	r3, [r7, #4]
 81025f0:	681b      	ldr	r3, [r3, #0]
 81025f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 81025f6:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 81025fa:	bf00      	nop
 81025fc:	3714      	adds	r7, #20
 81025fe:	46bd      	mov	sp, r7
 8102600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102604:	4770      	bx	lr
	...

08102608 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8102608:	b580      	push	{r7, lr}
 810260a:	b098      	sub	sp, #96	@ 0x60
 810260c:	af00      	add	r7, sp, #0
 810260e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8102610:	4a84      	ldr	r2, [pc, #528]	@ (8102824 <HAL_FDCAN_Init+0x21c>)
 8102612:	f107 030c 	add.w	r3, r7, #12
 8102616:	4611      	mov	r1, r2
 8102618:	224c      	movs	r2, #76	@ 0x4c
 810261a:	4618      	mov	r0, r3
 810261c:	f006 fabe 	bl	8108b9c <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8102620:	687b      	ldr	r3, [r7, #4]
 8102622:	2b00      	cmp	r3, #0
 8102624:	d101      	bne.n	810262a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8102626:	2301      	movs	r3, #1
 8102628:	e1c6      	b.n	81029b8 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 810262a:	687b      	ldr	r3, [r7, #4]
 810262c:	681b      	ldr	r3, [r3, #0]
 810262e:	4a7e      	ldr	r2, [pc, #504]	@ (8102828 <HAL_FDCAN_Init+0x220>)
 8102630:	4293      	cmp	r3, r2
 8102632:	d106      	bne.n	8102642 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8102634:	687b      	ldr	r3, [r7, #4]
 8102636:	681b      	ldr	r3, [r3, #0]
 8102638:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 810263c:	461a      	mov	r2, r3
 810263e:	687b      	ldr	r3, [r7, #4]
 8102640:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8102642:	687b      	ldr	r3, [r7, #4]
 8102644:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8102648:	b2db      	uxtb	r3, r3
 810264a:	2b00      	cmp	r3, #0
 810264c:	d106      	bne.n	810265c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 810264e:	687b      	ldr	r3, [r7, #4]
 8102650:	2200      	movs	r2, #0
 8102652:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8102656:	6878      	ldr	r0, [r7, #4]
 8102658:	f7fe f8b2 	bl	81007c0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 810265c:	687b      	ldr	r3, [r7, #4]
 810265e:	681b      	ldr	r3, [r3, #0]
 8102660:	699a      	ldr	r2, [r3, #24]
 8102662:	687b      	ldr	r3, [r7, #4]
 8102664:	681b      	ldr	r3, [r3, #0]
 8102666:	f022 0210 	bic.w	r2, r2, #16
 810266a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 810266c:	f7ff fa52 	bl	8101b14 <HAL_GetTick>
 8102670:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8102672:	e014      	b.n	810269e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8102674:	f7ff fa4e 	bl	8101b14 <HAL_GetTick>
 8102678:	4602      	mov	r2, r0
 810267a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 810267c:	1ad3      	subs	r3, r2, r3
 810267e:	2b0a      	cmp	r3, #10
 8102680:	d90d      	bls.n	810269e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8102682:	687b      	ldr	r3, [r7, #4]
 8102684:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8102688:	f043 0201 	orr.w	r2, r3, #1
 810268c:	687b      	ldr	r3, [r7, #4]
 810268e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8102692:	687b      	ldr	r3, [r7, #4]
 8102694:	2203      	movs	r2, #3
 8102696:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 810269a:	2301      	movs	r3, #1
 810269c:	e18c      	b.n	81029b8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 810269e:	687b      	ldr	r3, [r7, #4]
 81026a0:	681b      	ldr	r3, [r3, #0]
 81026a2:	699b      	ldr	r3, [r3, #24]
 81026a4:	f003 0308 	and.w	r3, r3, #8
 81026a8:	2b08      	cmp	r3, #8
 81026aa:	d0e3      	beq.n	8102674 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 81026ac:	687b      	ldr	r3, [r7, #4]
 81026ae:	681b      	ldr	r3, [r3, #0]
 81026b0:	699a      	ldr	r2, [r3, #24]
 81026b2:	687b      	ldr	r3, [r7, #4]
 81026b4:	681b      	ldr	r3, [r3, #0]
 81026b6:	f042 0201 	orr.w	r2, r2, #1
 81026ba:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 81026bc:	f7ff fa2a 	bl	8101b14 <HAL_GetTick>
 81026c0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 81026c2:	e014      	b.n	81026ee <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 81026c4:	f7ff fa26 	bl	8101b14 <HAL_GetTick>
 81026c8:	4602      	mov	r2, r0
 81026ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 81026cc:	1ad3      	subs	r3, r2, r3
 81026ce:	2b0a      	cmp	r3, #10
 81026d0:	d90d      	bls.n	81026ee <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 81026d2:	687b      	ldr	r3, [r7, #4]
 81026d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 81026d8:	f043 0201 	orr.w	r2, r3, #1
 81026dc:	687b      	ldr	r3, [r7, #4]
 81026de:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 81026e2:	687b      	ldr	r3, [r7, #4]
 81026e4:	2203      	movs	r2, #3
 81026e6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 81026ea:	2301      	movs	r3, #1
 81026ec:	e164      	b.n	81029b8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 81026ee:	687b      	ldr	r3, [r7, #4]
 81026f0:	681b      	ldr	r3, [r3, #0]
 81026f2:	699b      	ldr	r3, [r3, #24]
 81026f4:	f003 0301 	and.w	r3, r3, #1
 81026f8:	2b00      	cmp	r3, #0
 81026fa:	d0e3      	beq.n	81026c4 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 81026fc:	687b      	ldr	r3, [r7, #4]
 81026fe:	681b      	ldr	r3, [r3, #0]
 8102700:	699a      	ldr	r2, [r3, #24]
 8102702:	687b      	ldr	r3, [r7, #4]
 8102704:	681b      	ldr	r3, [r3, #0]
 8102706:	f042 0202 	orr.w	r2, r2, #2
 810270a:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 810270c:	687b      	ldr	r3, [r7, #4]
 810270e:	7c1b      	ldrb	r3, [r3, #16]
 8102710:	2b01      	cmp	r3, #1
 8102712:	d108      	bne.n	8102726 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8102714:	687b      	ldr	r3, [r7, #4]
 8102716:	681b      	ldr	r3, [r3, #0]
 8102718:	699a      	ldr	r2, [r3, #24]
 810271a:	687b      	ldr	r3, [r7, #4]
 810271c:	681b      	ldr	r3, [r3, #0]
 810271e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8102722:	619a      	str	r2, [r3, #24]
 8102724:	e007      	b.n	8102736 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8102726:	687b      	ldr	r3, [r7, #4]
 8102728:	681b      	ldr	r3, [r3, #0]
 810272a:	699a      	ldr	r2, [r3, #24]
 810272c:	687b      	ldr	r3, [r7, #4]
 810272e:	681b      	ldr	r3, [r3, #0]
 8102730:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8102734:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8102736:	687b      	ldr	r3, [r7, #4]
 8102738:	7c5b      	ldrb	r3, [r3, #17]
 810273a:	2b01      	cmp	r3, #1
 810273c:	d108      	bne.n	8102750 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 810273e:	687b      	ldr	r3, [r7, #4]
 8102740:	681b      	ldr	r3, [r3, #0]
 8102742:	699a      	ldr	r2, [r3, #24]
 8102744:	687b      	ldr	r3, [r7, #4]
 8102746:	681b      	ldr	r3, [r3, #0]
 8102748:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 810274c:	619a      	str	r2, [r3, #24]
 810274e:	e007      	b.n	8102760 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8102750:	687b      	ldr	r3, [r7, #4]
 8102752:	681b      	ldr	r3, [r3, #0]
 8102754:	699a      	ldr	r2, [r3, #24]
 8102756:	687b      	ldr	r3, [r7, #4]
 8102758:	681b      	ldr	r3, [r3, #0]
 810275a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 810275e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8102760:	687b      	ldr	r3, [r7, #4]
 8102762:	7c9b      	ldrb	r3, [r3, #18]
 8102764:	2b01      	cmp	r3, #1
 8102766:	d108      	bne.n	810277a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8102768:	687b      	ldr	r3, [r7, #4]
 810276a:	681b      	ldr	r3, [r3, #0]
 810276c:	699a      	ldr	r2, [r3, #24]
 810276e:	687b      	ldr	r3, [r7, #4]
 8102770:	681b      	ldr	r3, [r3, #0]
 8102772:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8102776:	619a      	str	r2, [r3, #24]
 8102778:	e007      	b.n	810278a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 810277a:	687b      	ldr	r3, [r7, #4]
 810277c:	681b      	ldr	r3, [r3, #0]
 810277e:	699a      	ldr	r2, [r3, #24]
 8102780:	687b      	ldr	r3, [r7, #4]
 8102782:	681b      	ldr	r3, [r3, #0]
 8102784:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8102788:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 810278a:	687b      	ldr	r3, [r7, #4]
 810278c:	681b      	ldr	r3, [r3, #0]
 810278e:	699b      	ldr	r3, [r3, #24]
 8102790:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8102794:	687b      	ldr	r3, [r7, #4]
 8102796:	689a      	ldr	r2, [r3, #8]
 8102798:	687b      	ldr	r3, [r7, #4]
 810279a:	681b      	ldr	r3, [r3, #0]
 810279c:	430a      	orrs	r2, r1
 810279e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 81027a0:	687b      	ldr	r3, [r7, #4]
 81027a2:	681b      	ldr	r3, [r3, #0]
 81027a4:	699a      	ldr	r2, [r3, #24]
 81027a6:	687b      	ldr	r3, [r7, #4]
 81027a8:	681b      	ldr	r3, [r3, #0]
 81027aa:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 81027ae:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 81027b0:	687b      	ldr	r3, [r7, #4]
 81027b2:	681b      	ldr	r3, [r3, #0]
 81027b4:	691a      	ldr	r2, [r3, #16]
 81027b6:	687b      	ldr	r3, [r7, #4]
 81027b8:	681b      	ldr	r3, [r3, #0]
 81027ba:	f022 0210 	bic.w	r2, r2, #16
 81027be:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 81027c0:	687b      	ldr	r3, [r7, #4]
 81027c2:	68db      	ldr	r3, [r3, #12]
 81027c4:	2b01      	cmp	r3, #1
 81027c6:	d108      	bne.n	81027da <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 81027c8:	687b      	ldr	r3, [r7, #4]
 81027ca:	681b      	ldr	r3, [r3, #0]
 81027cc:	699a      	ldr	r2, [r3, #24]
 81027ce:	687b      	ldr	r3, [r7, #4]
 81027d0:	681b      	ldr	r3, [r3, #0]
 81027d2:	f042 0204 	orr.w	r2, r2, #4
 81027d6:	619a      	str	r2, [r3, #24]
 81027d8:	e030      	b.n	810283c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 81027da:	687b      	ldr	r3, [r7, #4]
 81027dc:	68db      	ldr	r3, [r3, #12]
 81027de:	2b00      	cmp	r3, #0
 81027e0:	d02c      	beq.n	810283c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 81027e2:	687b      	ldr	r3, [r7, #4]
 81027e4:	68db      	ldr	r3, [r3, #12]
 81027e6:	2b02      	cmp	r3, #2
 81027e8:	d020      	beq.n	810282c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 81027ea:	687b      	ldr	r3, [r7, #4]
 81027ec:	681b      	ldr	r3, [r3, #0]
 81027ee:	699a      	ldr	r2, [r3, #24]
 81027f0:	687b      	ldr	r3, [r7, #4]
 81027f2:	681b      	ldr	r3, [r3, #0]
 81027f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 81027f8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 81027fa:	687b      	ldr	r3, [r7, #4]
 81027fc:	681b      	ldr	r3, [r3, #0]
 81027fe:	691a      	ldr	r2, [r3, #16]
 8102800:	687b      	ldr	r3, [r7, #4]
 8102802:	681b      	ldr	r3, [r3, #0]
 8102804:	f042 0210 	orr.w	r2, r2, #16
 8102808:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 810280a:	687b      	ldr	r3, [r7, #4]
 810280c:	68db      	ldr	r3, [r3, #12]
 810280e:	2b03      	cmp	r3, #3
 8102810:	d114      	bne.n	810283c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8102812:	687b      	ldr	r3, [r7, #4]
 8102814:	681b      	ldr	r3, [r3, #0]
 8102816:	699a      	ldr	r2, [r3, #24]
 8102818:	687b      	ldr	r3, [r7, #4]
 810281a:	681b      	ldr	r3, [r3, #0]
 810281c:	f042 0220 	orr.w	r2, r2, #32
 8102820:	619a      	str	r2, [r3, #24]
 8102822:	e00b      	b.n	810283c <HAL_FDCAN_Init+0x234>
 8102824:	08108bd0 	.word	0x08108bd0
 8102828:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 810282c:	687b      	ldr	r3, [r7, #4]
 810282e:	681b      	ldr	r3, [r3, #0]
 8102830:	699a      	ldr	r2, [r3, #24]
 8102832:	687b      	ldr	r3, [r7, #4]
 8102834:	681b      	ldr	r3, [r3, #0]
 8102836:	f042 0220 	orr.w	r2, r2, #32
 810283a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 810283c:	687b      	ldr	r3, [r7, #4]
 810283e:	699b      	ldr	r3, [r3, #24]
 8102840:	3b01      	subs	r3, #1
 8102842:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8102844:	687b      	ldr	r3, [r7, #4]
 8102846:	69db      	ldr	r3, [r3, #28]
 8102848:	3b01      	subs	r3, #1
 810284a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 810284c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 810284e:	687b      	ldr	r3, [r7, #4]
 8102850:	6a1b      	ldr	r3, [r3, #32]
 8102852:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8102854:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8102858:	687b      	ldr	r3, [r7, #4]
 810285a:	695b      	ldr	r3, [r3, #20]
 810285c:	3b01      	subs	r3, #1
 810285e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8102860:	687b      	ldr	r3, [r7, #4]
 8102862:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8102864:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8102866:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8102868:	687b      	ldr	r3, [r7, #4]
 810286a:	689b      	ldr	r3, [r3, #8]
 810286c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8102870:	d115      	bne.n	810289e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8102872:	687b      	ldr	r3, [r7, #4]
 8102874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102876:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8102878:	687b      	ldr	r3, [r7, #4]
 810287a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810287c:	3b01      	subs	r3, #1
 810287e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8102880:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8102882:	687b      	ldr	r3, [r7, #4]
 8102884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102886:	3b01      	subs	r3, #1
 8102888:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 810288a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 810288e:	687b      	ldr	r3, [r7, #4]
 8102890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102892:	3b01      	subs	r3, #1
 8102894:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8102896:	687b      	ldr	r3, [r7, #4]
 8102898:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 810289a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 810289c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 810289e:	687b      	ldr	r3, [r7, #4]
 81028a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81028a2:	2b00      	cmp	r3, #0
 81028a4:	d00a      	beq.n	81028bc <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 81028a6:	687b      	ldr	r3, [r7, #4]
 81028a8:	681b      	ldr	r3, [r3, #0]
 81028aa:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 81028ae:	687b      	ldr	r3, [r7, #4]
 81028b0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 81028b2:	687b      	ldr	r3, [r7, #4]
 81028b4:	681b      	ldr	r3, [r3, #0]
 81028b6:	430a      	orrs	r2, r1
 81028b8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 81028bc:	687b      	ldr	r3, [r7, #4]
 81028be:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 81028c0:	687b      	ldr	r3, [r7, #4]
 81028c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81028c4:	4413      	add	r3, r2
 81028c6:	2b00      	cmp	r3, #0
 81028c8:	d011      	beq.n	81028ee <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 81028ca:	687b      	ldr	r3, [r7, #4]
 81028cc:	681b      	ldr	r3, [r3, #0]
 81028ce:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 81028d2:	f023 0107 	bic.w	r1, r3, #7
 81028d6:	687b      	ldr	r3, [r7, #4]
 81028d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 81028da:	009b      	lsls	r3, r3, #2
 81028dc:	3360      	adds	r3, #96	@ 0x60
 81028de:	443b      	add	r3, r7
 81028e0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 81028e4:	687b      	ldr	r3, [r7, #4]
 81028e6:	681b      	ldr	r3, [r3, #0]
 81028e8:	430a      	orrs	r2, r1
 81028ea:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 81028ee:	687b      	ldr	r3, [r7, #4]
 81028f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81028f2:	2b00      	cmp	r3, #0
 81028f4:	d011      	beq.n	810291a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 81028f6:	687b      	ldr	r3, [r7, #4]
 81028f8:	681b      	ldr	r3, [r3, #0]
 81028fa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 81028fe:	f023 0107 	bic.w	r1, r3, #7
 8102902:	687b      	ldr	r3, [r7, #4]
 8102904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8102906:	009b      	lsls	r3, r3, #2
 8102908:	3360      	adds	r3, #96	@ 0x60
 810290a:	443b      	add	r3, r7
 810290c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8102910:	687b      	ldr	r3, [r7, #4]
 8102912:	681b      	ldr	r3, [r3, #0]
 8102914:	430a      	orrs	r2, r1
 8102916:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 810291a:	687b      	ldr	r3, [r7, #4]
 810291c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 810291e:	2b00      	cmp	r3, #0
 8102920:	d012      	beq.n	8102948 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8102922:	687b      	ldr	r3, [r7, #4]
 8102924:	681b      	ldr	r3, [r3, #0]
 8102926:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 810292a:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 810292e:	687b      	ldr	r3, [r7, #4]
 8102930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102932:	009b      	lsls	r3, r3, #2
 8102934:	3360      	adds	r3, #96	@ 0x60
 8102936:	443b      	add	r3, r7
 8102938:	f853 3c54 	ldr.w	r3, [r3, #-84]
 810293c:	011a      	lsls	r2, r3, #4
 810293e:	687b      	ldr	r3, [r7, #4]
 8102940:	681b      	ldr	r3, [r3, #0]
 8102942:	430a      	orrs	r2, r1
 8102944:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8102948:	687b      	ldr	r3, [r7, #4]
 810294a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810294c:	2b00      	cmp	r3, #0
 810294e:	d012      	beq.n	8102976 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8102950:	687b      	ldr	r3, [r7, #4]
 8102952:	681b      	ldr	r3, [r3, #0]
 8102954:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8102958:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 810295c:	687b      	ldr	r3, [r7, #4]
 810295e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102960:	009b      	lsls	r3, r3, #2
 8102962:	3360      	adds	r3, #96	@ 0x60
 8102964:	443b      	add	r3, r7
 8102966:	f853 3c54 	ldr.w	r3, [r3, #-84]
 810296a:	021a      	lsls	r2, r3, #8
 810296c:	687b      	ldr	r3, [r7, #4]
 810296e:	681b      	ldr	r3, [r3, #0]
 8102970:	430a      	orrs	r2, r1
 8102972:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8102976:	687b      	ldr	r3, [r7, #4]
 8102978:	681b      	ldr	r3, [r3, #0]
 810297a:	4a11      	ldr	r2, [pc, #68]	@ (81029c0 <HAL_FDCAN_Init+0x3b8>)
 810297c:	4293      	cmp	r3, r2
 810297e:	d107      	bne.n	8102990 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8102980:	687b      	ldr	r3, [r7, #4]
 8102982:	685b      	ldr	r3, [r3, #4]
 8102984:	689a      	ldr	r2, [r3, #8]
 8102986:	687b      	ldr	r3, [r7, #4]
 8102988:	685b      	ldr	r3, [r3, #4]
 810298a:	f022 0203 	bic.w	r2, r2, #3
 810298e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8102990:	687b      	ldr	r3, [r7, #4]
 8102992:	2200      	movs	r2, #0
 8102994:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8102998:	687b      	ldr	r3, [r7, #4]
 810299a:	2200      	movs	r2, #0
 810299c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 81029a0:	687b      	ldr	r3, [r7, #4]
 81029a2:	2201      	movs	r2, #1
 81029a4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 81029a8:	6878      	ldr	r0, [r7, #4]
 81029aa:	f000 f80b 	bl	81029c4 <FDCAN_CalcultateRamBlockAddresses>
 81029ae:	4603      	mov	r3, r0
 81029b0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 81029b4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 81029b8:	4618      	mov	r0, r3
 81029ba:	3760      	adds	r7, #96	@ 0x60
 81029bc:	46bd      	mov	sp, r7
 81029be:	bd80      	pop	{r7, pc}
 81029c0:	4000a000 	.word	0x4000a000

081029c4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 81029c4:	b480      	push	{r7}
 81029c6:	b085      	sub	sp, #20
 81029c8:	af00      	add	r7, sp, #0
 81029ca:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 81029cc:	687b      	ldr	r3, [r7, #4]
 81029ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81029d0:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 81029d2:	687b      	ldr	r3, [r7, #4]
 81029d4:	681b      	ldr	r3, [r3, #0]
 81029d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81029da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81029de:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
 81029e2:	68ba      	ldr	r2, [r7, #8]
 81029e4:	0091      	lsls	r1, r2, #2
 81029e6:	687a      	ldr	r2, [r7, #4]
 81029e8:	6812      	ldr	r2, [r2, #0]
 81029ea:	430b      	orrs	r3, r1
 81029ec:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 81029f0:	687b      	ldr	r3, [r7, #4]
 81029f2:	681b      	ldr	r3, [r3, #0]
 81029f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81029f8:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 81029fc:	687b      	ldr	r3, [r7, #4]
 81029fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102a00:	041a      	lsls	r2, r3, #16
 8102a02:	687b      	ldr	r3, [r7, #4]
 8102a04:	681b      	ldr	r3, [r3, #0]
 8102a06:	430a      	orrs	r2, r1
 8102a08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8102a0c:	687b      	ldr	r3, [r7, #4]
 8102a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102a10:	68ba      	ldr	r2, [r7, #8]
 8102a12:	4413      	add	r3, r2
 8102a14:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8102a16:	687b      	ldr	r3, [r7, #4]
 8102a18:	681b      	ldr	r3, [r3, #0]
 8102a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8102a1e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8102a22:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
 8102a26:	68ba      	ldr	r2, [r7, #8]
 8102a28:	0091      	lsls	r1, r2, #2
 8102a2a:	687a      	ldr	r2, [r7, #4]
 8102a2c:	6812      	ldr	r2, [r2, #0]
 8102a2e:	430b      	orrs	r3, r1
 8102a30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8102a34:	687b      	ldr	r3, [r7, #4]
 8102a36:	681b      	ldr	r3, [r3, #0]
 8102a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8102a3c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8102a40:	687b      	ldr	r3, [r7, #4]
 8102a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8102a44:	041a      	lsls	r2, r3, #16
 8102a46:	687b      	ldr	r3, [r7, #4]
 8102a48:	681b      	ldr	r3, [r3, #0]
 8102a4a:	430a      	orrs	r2, r1
 8102a4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8102a50:	687b      	ldr	r3, [r7, #4]
 8102a52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8102a54:	005b      	lsls	r3, r3, #1
 8102a56:	68ba      	ldr	r2, [r7, #8]
 8102a58:	4413      	add	r3, r2
 8102a5a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8102a5c:	687b      	ldr	r3, [r7, #4]
 8102a5e:	681b      	ldr	r3, [r3, #0]
 8102a60:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8102a64:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8102a68:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
 8102a6c:	68ba      	ldr	r2, [r7, #8]
 8102a6e:	0091      	lsls	r1, r2, #2
 8102a70:	687a      	ldr	r2, [r7, #4]
 8102a72:	6812      	ldr	r2, [r2, #0]
 8102a74:	430b      	orrs	r3, r1
 8102a76:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8102a7a:	687b      	ldr	r3, [r7, #4]
 8102a7c:	681b      	ldr	r3, [r3, #0]
 8102a7e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8102a82:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8102a86:	687b      	ldr	r3, [r7, #4]
 8102a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8102a8a:	041a      	lsls	r2, r3, #16
 8102a8c:	687b      	ldr	r3, [r7, #4]
 8102a8e:	681b      	ldr	r3, [r3, #0]
 8102a90:	430a      	orrs	r2, r1
 8102a92:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8102a96:	687b      	ldr	r3, [r7, #4]
 8102a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8102a9a:	687a      	ldr	r2, [r7, #4]
 8102a9c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8102a9e:	fb02 f303 	mul.w	r3, r2, r3
 8102aa2:	68ba      	ldr	r2, [r7, #8]
 8102aa4:	4413      	add	r3, r2
 8102aa6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8102aa8:	687b      	ldr	r3, [r7, #4]
 8102aaa:	681b      	ldr	r3, [r3, #0]
 8102aac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8102ab0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8102ab4:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
 8102ab8:	68ba      	ldr	r2, [r7, #8]
 8102aba:	0091      	lsls	r1, r2, #2
 8102abc:	687a      	ldr	r2, [r7, #4]
 8102abe:	6812      	ldr	r2, [r2, #0]
 8102ac0:	430b      	orrs	r3, r1
 8102ac2:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8102ac6:	687b      	ldr	r3, [r7, #4]
 8102ac8:	681b      	ldr	r3, [r3, #0]
 8102aca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8102ace:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8102ad2:	687b      	ldr	r3, [r7, #4]
 8102ad4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8102ad6:	041a      	lsls	r2, r3, #16
 8102ad8:	687b      	ldr	r3, [r7, #4]
 8102ada:	681b      	ldr	r3, [r3, #0]
 8102adc:	430a      	orrs	r2, r1
 8102ade:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8102ae2:	687b      	ldr	r3, [r7, #4]
 8102ae4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8102ae6:	687a      	ldr	r2, [r7, #4]
 8102ae8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8102aea:	fb02 f303 	mul.w	r3, r2, r3
 8102aee:	68ba      	ldr	r2, [r7, #8]
 8102af0:	4413      	add	r3, r2
 8102af2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8102af4:	687b      	ldr	r3, [r7, #4]
 8102af6:	681b      	ldr	r3, [r3, #0]
 8102af8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8102afc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8102b00:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
 8102b04:	68ba      	ldr	r2, [r7, #8]
 8102b06:	0091      	lsls	r1, r2, #2
 8102b08:	687a      	ldr	r2, [r7, #4]
 8102b0a:	6812      	ldr	r2, [r2, #0]
 8102b0c:	430b      	orrs	r3, r1
 8102b0e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8102b12:	687b      	ldr	r3, [r7, #4]
 8102b14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102b16:	687a      	ldr	r2, [r7, #4]
 8102b18:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8102b1a:	fb02 f303 	mul.w	r3, r2, r3
 8102b1e:	68ba      	ldr	r2, [r7, #8]
 8102b20:	4413      	add	r3, r2
 8102b22:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8102b24:	687b      	ldr	r3, [r7, #4]
 8102b26:	681b      	ldr	r3, [r3, #0]
 8102b28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8102b2c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8102b30:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
 8102b34:	68ba      	ldr	r2, [r7, #8]
 8102b36:	0091      	lsls	r1, r2, #2
 8102b38:	687a      	ldr	r2, [r7, #4]
 8102b3a:	6812      	ldr	r2, [r2, #0]
 8102b3c:	430b      	orrs	r3, r1
 8102b3e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8102b42:	687b      	ldr	r3, [r7, #4]
 8102b44:	681b      	ldr	r3, [r3, #0]
 8102b46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8102b4a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8102b4e:	687b      	ldr	r3, [r7, #4]
 8102b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102b52:	041a      	lsls	r2, r3, #16
 8102b54:	687b      	ldr	r3, [r7, #4]
 8102b56:	681b      	ldr	r3, [r3, #0]
 8102b58:	430a      	orrs	r2, r1
 8102b5a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8102b5e:	687b      	ldr	r3, [r7, #4]
 8102b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102b62:	005b      	lsls	r3, r3, #1
 8102b64:	68ba      	ldr	r2, [r7, #8]
 8102b66:	4413      	add	r3, r2
 8102b68:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8102b6a:	687b      	ldr	r3, [r7, #4]
 8102b6c:	681b      	ldr	r3, [r3, #0]
 8102b6e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8102b72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8102b76:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
 8102b7a:	68ba      	ldr	r2, [r7, #8]
 8102b7c:	0091      	lsls	r1, r2, #2
 8102b7e:	687a      	ldr	r2, [r7, #4]
 8102b80:	6812      	ldr	r2, [r2, #0]
 8102b82:	430b      	orrs	r3, r1
 8102b84:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8102b88:	687b      	ldr	r3, [r7, #4]
 8102b8a:	681b      	ldr	r3, [r3, #0]
 8102b8c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8102b90:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8102b94:	687b      	ldr	r3, [r7, #4]
 8102b96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8102b98:	041a      	lsls	r2, r3, #16
 8102b9a:	687b      	ldr	r3, [r7, #4]
 8102b9c:	681b      	ldr	r3, [r3, #0]
 8102b9e:	430a      	orrs	r2, r1
 8102ba0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8102ba4:	687b      	ldr	r3, [r7, #4]
 8102ba6:	681b      	ldr	r3, [r3, #0]
 8102ba8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8102bac:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8102bb0:	687b      	ldr	r3, [r7, #4]
 8102bb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8102bb4:	061a      	lsls	r2, r3, #24
 8102bb6:	687b      	ldr	r3, [r7, #4]
 8102bb8:	681b      	ldr	r3, [r3, #0]
 8102bba:	430a      	orrs	r2, r1
 8102bbc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8102bc0:	687b      	ldr	r3, [r7, #4]
 8102bc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8102bc4:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8102bc8:	f503 532c 	add.w	r3, r3, #11008	@ 0x2b00
 8102bcc:	009a      	lsls	r2, r3, #2
 8102bce:	687b      	ldr	r3, [r7, #4]
 8102bd0:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8102bd2:	687b      	ldr	r3, [r7, #4]
 8102bd4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8102bd6:	687b      	ldr	r3, [r7, #4]
 8102bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102bda:	009b      	lsls	r3, r3, #2
 8102bdc:	441a      	add	r2, r3
 8102bde:	687b      	ldr	r3, [r7, #4]
 8102be0:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8102be2:	687b      	ldr	r3, [r7, #4]
 8102be4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8102be6:	687b      	ldr	r3, [r7, #4]
 8102be8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8102bea:	00db      	lsls	r3, r3, #3
 8102bec:	441a      	add	r2, r3
 8102bee:	687b      	ldr	r3, [r7, #4]
 8102bf0:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8102bf2:	687b      	ldr	r3, [r7, #4]
 8102bf4:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8102bf6:	687b      	ldr	r3, [r7, #4]
 8102bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8102bfa:	6879      	ldr	r1, [r7, #4]
 8102bfc:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8102bfe:	fb01 f303 	mul.w	r3, r1, r3
 8102c02:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8102c04:	441a      	add	r2, r3
 8102c06:	687b      	ldr	r3, [r7, #4]
 8102c08:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8102c0a:	687b      	ldr	r3, [r7, #4]
 8102c0c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8102c0e:	687b      	ldr	r3, [r7, #4]
 8102c10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8102c12:	6879      	ldr	r1, [r7, #4]
 8102c14:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8102c16:	fb01 f303 	mul.w	r3, r1, r3
 8102c1a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8102c1c:	441a      	add	r2, r3
 8102c1e:	687b      	ldr	r3, [r7, #4]
 8102c20:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8102c22:	687b      	ldr	r3, [r7, #4]
 8102c24:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8102c26:	687b      	ldr	r3, [r7, #4]
 8102c28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102c2a:	6879      	ldr	r1, [r7, #4]
 8102c2c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8102c2e:	fb01 f303 	mul.w	r3, r1, r3
 8102c32:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8102c34:	441a      	add	r2, r3
 8102c36:	687b      	ldr	r3, [r7, #4]
 8102c38:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8102c3c:	687b      	ldr	r3, [r7, #4]
 8102c3e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8102c42:	687b      	ldr	r3, [r7, #4]
 8102c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102c46:	00db      	lsls	r3, r3, #3
 8102c48:	441a      	add	r2, r3
 8102c4a:	687b      	ldr	r3, [r7, #4]
 8102c4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8102c50:	687b      	ldr	r3, [r7, #4]
 8102c52:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8102c56:	687b      	ldr	r3, [r7, #4]
 8102c58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8102c5a:	6879      	ldr	r1, [r7, #4]
 8102c5c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8102c5e:	fb01 f303 	mul.w	r3, r1, r3
 8102c62:	009b      	lsls	r3, r3, #2
 8102c64:	441a      	add	r2, r3
 8102c66:	687b      	ldr	r3, [r7, #4]
 8102c68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8102c6c:	687b      	ldr	r3, [r7, #4]
 8102c6e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8102c72:	687b      	ldr	r3, [r7, #4]
 8102c74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8102c76:	6879      	ldr	r1, [r7, #4]
 8102c78:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8102c7a:	fb01 f303 	mul.w	r3, r1, r3
 8102c7e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8102c80:	441a      	add	r2, r3
 8102c82:	687b      	ldr	r3, [r7, #4]
 8102c84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8102c88:	687b      	ldr	r3, [r7, #4]
 8102c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8102c8e:	4a14      	ldr	r2, [pc, #80]	@ (8102ce0 <FDCAN_CalcultateRamBlockAddresses+0x31c>)
 8102c90:	4293      	cmp	r3, r2
 8102c92:	d90d      	bls.n	8102cb0 <FDCAN_CalcultateRamBlockAddresses+0x2ec>
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8102c94:	687b      	ldr	r3, [r7, #4]
 8102c96:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8102c9a:	f043 0220 	orr.w	r2, r3, #32
 8102c9e:	687b      	ldr	r3, [r7, #4]
 8102ca0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8102ca4:	687b      	ldr	r3, [r7, #4]
 8102ca6:	2203      	movs	r2, #3
 8102ca8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8102cac:	2301      	movs	r3, #1
 8102cae:	e010      	b.n	8102cd2 <FDCAN_CalcultateRamBlockAddresses+0x30e>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8102cb0:	687b      	ldr	r3, [r7, #4]
 8102cb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8102cb4:	60fb      	str	r3, [r7, #12]
 8102cb6:	e005      	b.n	8102cc4 <FDCAN_CalcultateRamBlockAddresses+0x300>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8102cb8:	68fb      	ldr	r3, [r7, #12]
 8102cba:	2200      	movs	r2, #0
 8102cbc:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8102cbe:	68fb      	ldr	r3, [r7, #12]
 8102cc0:	3304      	adds	r3, #4
 8102cc2:	60fb      	str	r3, [r7, #12]
 8102cc4:	687b      	ldr	r3, [r7, #4]
 8102cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8102cca:	68fa      	ldr	r2, [r7, #12]
 8102ccc:	429a      	cmp	r2, r3
 8102cce:	d3f3      	bcc.n	8102cb8 <FDCAN_CalcultateRamBlockAddresses+0x2f4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8102cd0:	2300      	movs	r3, #0
}
 8102cd2:	4618      	mov	r0, r3
 8102cd4:	3714      	adds	r7, #20
 8102cd6:	46bd      	mov	sp, r7
 8102cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102cdc:	4770      	bx	lr
 8102cde:	bf00      	nop
 8102ce0:	4000d3fc 	.word	0x4000d3fc

08102ce4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8102ce4:	b480      	push	{r7}
 8102ce6:	b089      	sub	sp, #36	@ 0x24
 8102ce8:	af00      	add	r7, sp, #0
 8102cea:	6078      	str	r0, [r7, #4]
 8102cec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8102cee:	2300      	movs	r3, #0
 8102cf0:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8102cf2:	4b89      	ldr	r3, [pc, #548]	@ (8102f18 <HAL_GPIO_Init+0x234>)
 8102cf4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8102cf6:	e194      	b.n	8103022 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8102cf8:	683b      	ldr	r3, [r7, #0]
 8102cfa:	681a      	ldr	r2, [r3, #0]
 8102cfc:	2101      	movs	r1, #1
 8102cfe:	69fb      	ldr	r3, [r7, #28]
 8102d00:	fa01 f303 	lsl.w	r3, r1, r3
 8102d04:	4013      	ands	r3, r2
 8102d06:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8102d08:	693b      	ldr	r3, [r7, #16]
 8102d0a:	2b00      	cmp	r3, #0
 8102d0c:	f000 8186 	beq.w	810301c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8102d10:	683b      	ldr	r3, [r7, #0]
 8102d12:	685b      	ldr	r3, [r3, #4]
 8102d14:	f003 0303 	and.w	r3, r3, #3
 8102d18:	2b01      	cmp	r3, #1
 8102d1a:	d005      	beq.n	8102d28 <HAL_GPIO_Init+0x44>
 8102d1c:	683b      	ldr	r3, [r7, #0]
 8102d1e:	685b      	ldr	r3, [r3, #4]
 8102d20:	f003 0303 	and.w	r3, r3, #3
 8102d24:	2b02      	cmp	r3, #2
 8102d26:	d130      	bne.n	8102d8a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8102d28:	687b      	ldr	r3, [r7, #4]
 8102d2a:	689b      	ldr	r3, [r3, #8]
 8102d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8102d2e:	69fb      	ldr	r3, [r7, #28]
 8102d30:	005b      	lsls	r3, r3, #1
 8102d32:	2203      	movs	r2, #3
 8102d34:	fa02 f303 	lsl.w	r3, r2, r3
 8102d38:	43db      	mvns	r3, r3
 8102d3a:	69ba      	ldr	r2, [r7, #24]
 8102d3c:	4013      	ands	r3, r2
 8102d3e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8102d40:	683b      	ldr	r3, [r7, #0]
 8102d42:	68da      	ldr	r2, [r3, #12]
 8102d44:	69fb      	ldr	r3, [r7, #28]
 8102d46:	005b      	lsls	r3, r3, #1
 8102d48:	fa02 f303 	lsl.w	r3, r2, r3
 8102d4c:	69ba      	ldr	r2, [r7, #24]
 8102d4e:	4313      	orrs	r3, r2
 8102d50:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8102d52:	687b      	ldr	r3, [r7, #4]
 8102d54:	69ba      	ldr	r2, [r7, #24]
 8102d56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8102d58:	687b      	ldr	r3, [r7, #4]
 8102d5a:	685b      	ldr	r3, [r3, #4]
 8102d5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8102d5e:	2201      	movs	r2, #1
 8102d60:	69fb      	ldr	r3, [r7, #28]
 8102d62:	fa02 f303 	lsl.w	r3, r2, r3
 8102d66:	43db      	mvns	r3, r3
 8102d68:	69ba      	ldr	r2, [r7, #24]
 8102d6a:	4013      	ands	r3, r2
 8102d6c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8102d6e:	683b      	ldr	r3, [r7, #0]
 8102d70:	685b      	ldr	r3, [r3, #4]
 8102d72:	091b      	lsrs	r3, r3, #4
 8102d74:	f003 0201 	and.w	r2, r3, #1
 8102d78:	69fb      	ldr	r3, [r7, #28]
 8102d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8102d7e:	69ba      	ldr	r2, [r7, #24]
 8102d80:	4313      	orrs	r3, r2
 8102d82:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8102d84:	687b      	ldr	r3, [r7, #4]
 8102d86:	69ba      	ldr	r2, [r7, #24]
 8102d88:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8102d8a:	683b      	ldr	r3, [r7, #0]
 8102d8c:	685b      	ldr	r3, [r3, #4]
 8102d8e:	f003 0303 	and.w	r3, r3, #3
 8102d92:	2b03      	cmp	r3, #3
 8102d94:	d017      	beq.n	8102dc6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8102d96:	687b      	ldr	r3, [r7, #4]
 8102d98:	68db      	ldr	r3, [r3, #12]
 8102d9a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8102d9c:	69fb      	ldr	r3, [r7, #28]
 8102d9e:	005b      	lsls	r3, r3, #1
 8102da0:	2203      	movs	r2, #3
 8102da2:	fa02 f303 	lsl.w	r3, r2, r3
 8102da6:	43db      	mvns	r3, r3
 8102da8:	69ba      	ldr	r2, [r7, #24]
 8102daa:	4013      	ands	r3, r2
 8102dac:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8102dae:	683b      	ldr	r3, [r7, #0]
 8102db0:	689a      	ldr	r2, [r3, #8]
 8102db2:	69fb      	ldr	r3, [r7, #28]
 8102db4:	005b      	lsls	r3, r3, #1
 8102db6:	fa02 f303 	lsl.w	r3, r2, r3
 8102dba:	69ba      	ldr	r2, [r7, #24]
 8102dbc:	4313      	orrs	r3, r2
 8102dbe:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8102dc0:	687b      	ldr	r3, [r7, #4]
 8102dc2:	69ba      	ldr	r2, [r7, #24]
 8102dc4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8102dc6:	683b      	ldr	r3, [r7, #0]
 8102dc8:	685b      	ldr	r3, [r3, #4]
 8102dca:	f003 0303 	and.w	r3, r3, #3
 8102dce:	2b02      	cmp	r3, #2
 8102dd0:	d123      	bne.n	8102e1a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8102dd2:	69fb      	ldr	r3, [r7, #28]
 8102dd4:	08da      	lsrs	r2, r3, #3
 8102dd6:	687b      	ldr	r3, [r7, #4]
 8102dd8:	3208      	adds	r2, #8
 8102dda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8102dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8102de0:	69fb      	ldr	r3, [r7, #28]
 8102de2:	f003 0307 	and.w	r3, r3, #7
 8102de6:	009b      	lsls	r3, r3, #2
 8102de8:	220f      	movs	r2, #15
 8102dea:	fa02 f303 	lsl.w	r3, r2, r3
 8102dee:	43db      	mvns	r3, r3
 8102df0:	69ba      	ldr	r2, [r7, #24]
 8102df2:	4013      	ands	r3, r2
 8102df4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8102df6:	683b      	ldr	r3, [r7, #0]
 8102df8:	691a      	ldr	r2, [r3, #16]
 8102dfa:	69fb      	ldr	r3, [r7, #28]
 8102dfc:	f003 0307 	and.w	r3, r3, #7
 8102e00:	009b      	lsls	r3, r3, #2
 8102e02:	fa02 f303 	lsl.w	r3, r2, r3
 8102e06:	69ba      	ldr	r2, [r7, #24]
 8102e08:	4313      	orrs	r3, r2
 8102e0a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8102e0c:	69fb      	ldr	r3, [r7, #28]
 8102e0e:	08da      	lsrs	r2, r3, #3
 8102e10:	687b      	ldr	r3, [r7, #4]
 8102e12:	3208      	adds	r2, #8
 8102e14:	69b9      	ldr	r1, [r7, #24]
 8102e16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8102e1a:	687b      	ldr	r3, [r7, #4]
 8102e1c:	681b      	ldr	r3, [r3, #0]
 8102e1e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8102e20:	69fb      	ldr	r3, [r7, #28]
 8102e22:	005b      	lsls	r3, r3, #1
 8102e24:	2203      	movs	r2, #3
 8102e26:	fa02 f303 	lsl.w	r3, r2, r3
 8102e2a:	43db      	mvns	r3, r3
 8102e2c:	69ba      	ldr	r2, [r7, #24]
 8102e2e:	4013      	ands	r3, r2
 8102e30:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8102e32:	683b      	ldr	r3, [r7, #0]
 8102e34:	685b      	ldr	r3, [r3, #4]
 8102e36:	f003 0203 	and.w	r2, r3, #3
 8102e3a:	69fb      	ldr	r3, [r7, #28]
 8102e3c:	005b      	lsls	r3, r3, #1
 8102e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8102e42:	69ba      	ldr	r2, [r7, #24]
 8102e44:	4313      	orrs	r3, r2
 8102e46:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8102e48:	687b      	ldr	r3, [r7, #4]
 8102e4a:	69ba      	ldr	r2, [r7, #24]
 8102e4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8102e4e:	683b      	ldr	r3, [r7, #0]
 8102e50:	685b      	ldr	r3, [r3, #4]
 8102e52:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8102e56:	2b00      	cmp	r3, #0
 8102e58:	f000 80e0 	beq.w	810301c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8102e5c:	4b2f      	ldr	r3, [pc, #188]	@ (8102f1c <HAL_GPIO_Init+0x238>)
 8102e5e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8102e62:	4a2e      	ldr	r2, [pc, #184]	@ (8102f1c <HAL_GPIO_Init+0x238>)
 8102e64:	f043 0302 	orr.w	r3, r3, #2
 8102e68:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8102e6c:	4b2b      	ldr	r3, [pc, #172]	@ (8102f1c <HAL_GPIO_Init+0x238>)
 8102e6e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8102e72:	f003 0302 	and.w	r3, r3, #2
 8102e76:	60fb      	str	r3, [r7, #12]
 8102e78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8102e7a:	4a29      	ldr	r2, [pc, #164]	@ (8102f20 <HAL_GPIO_Init+0x23c>)
 8102e7c:	69fb      	ldr	r3, [r7, #28]
 8102e7e:	089b      	lsrs	r3, r3, #2
 8102e80:	3302      	adds	r3, #2
 8102e82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8102e86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8102e88:	69fb      	ldr	r3, [r7, #28]
 8102e8a:	f003 0303 	and.w	r3, r3, #3
 8102e8e:	009b      	lsls	r3, r3, #2
 8102e90:	220f      	movs	r2, #15
 8102e92:	fa02 f303 	lsl.w	r3, r2, r3
 8102e96:	43db      	mvns	r3, r3
 8102e98:	69ba      	ldr	r2, [r7, #24]
 8102e9a:	4013      	ands	r3, r2
 8102e9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8102e9e:	687b      	ldr	r3, [r7, #4]
 8102ea0:	4a20      	ldr	r2, [pc, #128]	@ (8102f24 <HAL_GPIO_Init+0x240>)
 8102ea2:	4293      	cmp	r3, r2
 8102ea4:	d052      	beq.n	8102f4c <HAL_GPIO_Init+0x268>
 8102ea6:	687b      	ldr	r3, [r7, #4]
 8102ea8:	4a1f      	ldr	r2, [pc, #124]	@ (8102f28 <HAL_GPIO_Init+0x244>)
 8102eaa:	4293      	cmp	r3, r2
 8102eac:	d031      	beq.n	8102f12 <HAL_GPIO_Init+0x22e>
 8102eae:	687b      	ldr	r3, [r7, #4]
 8102eb0:	4a1e      	ldr	r2, [pc, #120]	@ (8102f2c <HAL_GPIO_Init+0x248>)
 8102eb2:	4293      	cmp	r3, r2
 8102eb4:	d02b      	beq.n	8102f0e <HAL_GPIO_Init+0x22a>
 8102eb6:	687b      	ldr	r3, [r7, #4]
 8102eb8:	4a1d      	ldr	r2, [pc, #116]	@ (8102f30 <HAL_GPIO_Init+0x24c>)
 8102eba:	4293      	cmp	r3, r2
 8102ebc:	d025      	beq.n	8102f0a <HAL_GPIO_Init+0x226>
 8102ebe:	687b      	ldr	r3, [r7, #4]
 8102ec0:	4a1c      	ldr	r2, [pc, #112]	@ (8102f34 <HAL_GPIO_Init+0x250>)
 8102ec2:	4293      	cmp	r3, r2
 8102ec4:	d01f      	beq.n	8102f06 <HAL_GPIO_Init+0x222>
 8102ec6:	687b      	ldr	r3, [r7, #4]
 8102ec8:	4a1b      	ldr	r2, [pc, #108]	@ (8102f38 <HAL_GPIO_Init+0x254>)
 8102eca:	4293      	cmp	r3, r2
 8102ecc:	d019      	beq.n	8102f02 <HAL_GPIO_Init+0x21e>
 8102ece:	687b      	ldr	r3, [r7, #4]
 8102ed0:	4a1a      	ldr	r2, [pc, #104]	@ (8102f3c <HAL_GPIO_Init+0x258>)
 8102ed2:	4293      	cmp	r3, r2
 8102ed4:	d013      	beq.n	8102efe <HAL_GPIO_Init+0x21a>
 8102ed6:	687b      	ldr	r3, [r7, #4]
 8102ed8:	4a19      	ldr	r2, [pc, #100]	@ (8102f40 <HAL_GPIO_Init+0x25c>)
 8102eda:	4293      	cmp	r3, r2
 8102edc:	d00d      	beq.n	8102efa <HAL_GPIO_Init+0x216>
 8102ede:	687b      	ldr	r3, [r7, #4]
 8102ee0:	4a18      	ldr	r2, [pc, #96]	@ (8102f44 <HAL_GPIO_Init+0x260>)
 8102ee2:	4293      	cmp	r3, r2
 8102ee4:	d007      	beq.n	8102ef6 <HAL_GPIO_Init+0x212>
 8102ee6:	687b      	ldr	r3, [r7, #4]
 8102ee8:	4a17      	ldr	r2, [pc, #92]	@ (8102f48 <HAL_GPIO_Init+0x264>)
 8102eea:	4293      	cmp	r3, r2
 8102eec:	d101      	bne.n	8102ef2 <HAL_GPIO_Init+0x20e>
 8102eee:	2309      	movs	r3, #9
 8102ef0:	e02d      	b.n	8102f4e <HAL_GPIO_Init+0x26a>
 8102ef2:	230a      	movs	r3, #10
 8102ef4:	e02b      	b.n	8102f4e <HAL_GPIO_Init+0x26a>
 8102ef6:	2308      	movs	r3, #8
 8102ef8:	e029      	b.n	8102f4e <HAL_GPIO_Init+0x26a>
 8102efa:	2307      	movs	r3, #7
 8102efc:	e027      	b.n	8102f4e <HAL_GPIO_Init+0x26a>
 8102efe:	2306      	movs	r3, #6
 8102f00:	e025      	b.n	8102f4e <HAL_GPIO_Init+0x26a>
 8102f02:	2305      	movs	r3, #5
 8102f04:	e023      	b.n	8102f4e <HAL_GPIO_Init+0x26a>
 8102f06:	2304      	movs	r3, #4
 8102f08:	e021      	b.n	8102f4e <HAL_GPIO_Init+0x26a>
 8102f0a:	2303      	movs	r3, #3
 8102f0c:	e01f      	b.n	8102f4e <HAL_GPIO_Init+0x26a>
 8102f0e:	2302      	movs	r3, #2
 8102f10:	e01d      	b.n	8102f4e <HAL_GPIO_Init+0x26a>
 8102f12:	2301      	movs	r3, #1
 8102f14:	e01b      	b.n	8102f4e <HAL_GPIO_Init+0x26a>
 8102f16:	bf00      	nop
 8102f18:	580000c0 	.word	0x580000c0
 8102f1c:	58024400 	.word	0x58024400
 8102f20:	58000400 	.word	0x58000400
 8102f24:	58020000 	.word	0x58020000
 8102f28:	58020400 	.word	0x58020400
 8102f2c:	58020800 	.word	0x58020800
 8102f30:	58020c00 	.word	0x58020c00
 8102f34:	58021000 	.word	0x58021000
 8102f38:	58021400 	.word	0x58021400
 8102f3c:	58021800 	.word	0x58021800
 8102f40:	58021c00 	.word	0x58021c00
 8102f44:	58022000 	.word	0x58022000
 8102f48:	58022400 	.word	0x58022400
 8102f4c:	2300      	movs	r3, #0
 8102f4e:	69fa      	ldr	r2, [r7, #28]
 8102f50:	f002 0203 	and.w	r2, r2, #3
 8102f54:	0092      	lsls	r2, r2, #2
 8102f56:	4093      	lsls	r3, r2
 8102f58:	69ba      	ldr	r2, [r7, #24]
 8102f5a:	4313      	orrs	r3, r2
 8102f5c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8102f5e:	4938      	ldr	r1, [pc, #224]	@ (8103040 <HAL_GPIO_Init+0x35c>)
 8102f60:	69fb      	ldr	r3, [r7, #28]
 8102f62:	089b      	lsrs	r3, r3, #2
 8102f64:	3302      	adds	r3, #2
 8102f66:	69ba      	ldr	r2, [r7, #24]
 8102f68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8102f6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8102f70:	681b      	ldr	r3, [r3, #0]
 8102f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102f74:	693b      	ldr	r3, [r7, #16]
 8102f76:	43db      	mvns	r3, r3
 8102f78:	69ba      	ldr	r2, [r7, #24]
 8102f7a:	4013      	ands	r3, r2
 8102f7c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8102f7e:	683b      	ldr	r3, [r7, #0]
 8102f80:	685b      	ldr	r3, [r3, #4]
 8102f82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8102f86:	2b00      	cmp	r3, #0
 8102f88:	d003      	beq.n	8102f92 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8102f8a:	69ba      	ldr	r2, [r7, #24]
 8102f8c:	693b      	ldr	r3, [r7, #16]
 8102f8e:	4313      	orrs	r3, r2
 8102f90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8102f92:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8102f96:	69bb      	ldr	r3, [r7, #24]
 8102f98:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8102f9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8102f9e:	685b      	ldr	r3, [r3, #4]
 8102fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102fa2:	693b      	ldr	r3, [r7, #16]
 8102fa4:	43db      	mvns	r3, r3
 8102fa6:	69ba      	ldr	r2, [r7, #24]
 8102fa8:	4013      	ands	r3, r2
 8102faa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8102fac:	683b      	ldr	r3, [r7, #0]
 8102fae:	685b      	ldr	r3, [r3, #4]
 8102fb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8102fb4:	2b00      	cmp	r3, #0
 8102fb6:	d003      	beq.n	8102fc0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8102fb8:	69ba      	ldr	r2, [r7, #24]
 8102fba:	693b      	ldr	r3, [r7, #16]
 8102fbc:	4313      	orrs	r3, r2
 8102fbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8102fc0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8102fc4:	69bb      	ldr	r3, [r7, #24]
 8102fc6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8102fc8:	697b      	ldr	r3, [r7, #20]
 8102fca:	685b      	ldr	r3, [r3, #4]
 8102fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102fce:	693b      	ldr	r3, [r7, #16]
 8102fd0:	43db      	mvns	r3, r3
 8102fd2:	69ba      	ldr	r2, [r7, #24]
 8102fd4:	4013      	ands	r3, r2
 8102fd6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8102fd8:	683b      	ldr	r3, [r7, #0]
 8102fda:	685b      	ldr	r3, [r3, #4]
 8102fdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8102fe0:	2b00      	cmp	r3, #0
 8102fe2:	d003      	beq.n	8102fec <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8102fe4:	69ba      	ldr	r2, [r7, #24]
 8102fe6:	693b      	ldr	r3, [r7, #16]
 8102fe8:	4313      	orrs	r3, r2
 8102fea:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8102fec:	697b      	ldr	r3, [r7, #20]
 8102fee:	69ba      	ldr	r2, [r7, #24]
 8102ff0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8102ff2:	697b      	ldr	r3, [r7, #20]
 8102ff4:	681b      	ldr	r3, [r3, #0]
 8102ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102ff8:	693b      	ldr	r3, [r7, #16]
 8102ffa:	43db      	mvns	r3, r3
 8102ffc:	69ba      	ldr	r2, [r7, #24]
 8102ffe:	4013      	ands	r3, r2
 8103000:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8103002:	683b      	ldr	r3, [r7, #0]
 8103004:	685b      	ldr	r3, [r3, #4]
 8103006:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 810300a:	2b00      	cmp	r3, #0
 810300c:	d003      	beq.n	8103016 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 810300e:	69ba      	ldr	r2, [r7, #24]
 8103010:	693b      	ldr	r3, [r7, #16]
 8103012:	4313      	orrs	r3, r2
 8103014:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8103016:	697b      	ldr	r3, [r7, #20]
 8103018:	69ba      	ldr	r2, [r7, #24]
 810301a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 810301c:	69fb      	ldr	r3, [r7, #28]
 810301e:	3301      	adds	r3, #1
 8103020:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8103022:	683b      	ldr	r3, [r7, #0]
 8103024:	681a      	ldr	r2, [r3, #0]
 8103026:	69fb      	ldr	r3, [r7, #28]
 8103028:	fa22 f303 	lsr.w	r3, r2, r3
 810302c:	2b00      	cmp	r3, #0
 810302e:	f47f ae63 	bne.w	8102cf8 <HAL_GPIO_Init+0x14>
  }
}
 8103032:	bf00      	nop
 8103034:	bf00      	nop
 8103036:	3724      	adds	r7, #36	@ 0x24
 8103038:	46bd      	mov	sp, r7
 810303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810303e:	4770      	bx	lr
 8103040:	58000400 	.word	0x58000400

08103044 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8103044:	b480      	push	{r7}
 8103046:	b083      	sub	sp, #12
 8103048:	af00      	add	r7, sp, #0
 810304a:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 810304c:	4b05      	ldr	r3, [pc, #20]	@ (8103064 <HAL_HSEM_ActivateNotification+0x20>)
 810304e:	681a      	ldr	r2, [r3, #0]
 8103050:	4904      	ldr	r1, [pc, #16]	@ (8103064 <HAL_HSEM_ActivateNotification+0x20>)
 8103052:	687b      	ldr	r3, [r7, #4]
 8103054:	4313      	orrs	r3, r2
 8103056:	600b      	str	r3, [r1, #0]
#endif
}
 8103058:	bf00      	nop
 810305a:	370c      	adds	r7, #12
 810305c:	46bd      	mov	sp, r7
 810305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103062:	4770      	bx	lr
 8103064:	58026510 	.word	0x58026510

08103068 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8103068:	b580      	push	{r7, lr}
 810306a:	b084      	sub	sp, #16
 810306c:	af00      	add	r7, sp, #0
 810306e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8103070:	687b      	ldr	r3, [r7, #4]
 8103072:	2b00      	cmp	r3, #0
 8103074:	d101      	bne.n	810307a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8103076:	2301      	movs	r3, #1
 8103078:	e08f      	b.n	810319a <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 810307a:	687b      	ldr	r3, [r7, #4]
 810307c:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8103080:	b2db      	uxtb	r3, r3
 8103082:	2b00      	cmp	r3, #0
 8103084:	d106      	bne.n	8103094 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8103086:	687b      	ldr	r3, [r7, #4]
 8103088:	2200      	movs	r2, #0
 810308a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 810308e:	6878      	ldr	r0, [r7, #4]
 8103090:	f7fd fef4 	bl	8100e7c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8103094:	687b      	ldr	r3, [r7, #4]
 8103096:	2202      	movs	r2, #2
 8103098:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 810309c:	687b      	ldr	r3, [r7, #4]
 810309e:	681b      	ldr	r3, [r3, #0]
 81030a0:	699a      	ldr	r2, [r3, #24]
 81030a2:	687b      	ldr	r3, [r7, #4]
 81030a4:	681b      	ldr	r3, [r3, #0]
 81030a6:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 81030aa:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 81030ac:	687b      	ldr	r3, [r7, #4]
 81030ae:	681b      	ldr	r3, [r3, #0]
 81030b0:	6999      	ldr	r1, [r3, #24]
 81030b2:	687b      	ldr	r3, [r7, #4]
 81030b4:	685a      	ldr	r2, [r3, #4]
 81030b6:	687b      	ldr	r3, [r7, #4]
 81030b8:	689b      	ldr	r3, [r3, #8]
 81030ba:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 81030bc:	687b      	ldr	r3, [r7, #4]
 81030be:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 81030c0:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 81030c2:	687b      	ldr	r3, [r7, #4]
 81030c4:	691b      	ldr	r3, [r3, #16]
 81030c6:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 81030c8:	687b      	ldr	r3, [r7, #4]
 81030ca:	681b      	ldr	r3, [r3, #0]
 81030cc:	430a      	orrs	r2, r1
 81030ce:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 81030d0:	687b      	ldr	r3, [r7, #4]
 81030d2:	695b      	ldr	r3, [r3, #20]
 81030d4:	041b      	lsls	r3, r3, #16
 81030d6:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 81030d8:	687b      	ldr	r3, [r7, #4]
 81030da:	6999      	ldr	r1, [r3, #24]
 81030dc:	687b      	ldr	r3, [r7, #4]
 81030de:	681b      	ldr	r3, [r3, #0]
 81030e0:	68fa      	ldr	r2, [r7, #12]
 81030e2:	430a      	orrs	r2, r1
 81030e4:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 81030e6:	687b      	ldr	r3, [r7, #4]
 81030e8:	69db      	ldr	r3, [r3, #28]
 81030ea:	041b      	lsls	r3, r3, #16
 81030ec:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 81030ee:	687b      	ldr	r3, [r7, #4]
 81030f0:	6a19      	ldr	r1, [r3, #32]
 81030f2:	687b      	ldr	r3, [r7, #4]
 81030f4:	681b      	ldr	r3, [r3, #0]
 81030f6:	68fa      	ldr	r2, [r7, #12]
 81030f8:	430a      	orrs	r2, r1
 81030fa:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 81030fc:	687b      	ldr	r3, [r7, #4]
 81030fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8103100:	041b      	lsls	r3, r3, #16
 8103102:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8103104:	687b      	ldr	r3, [r7, #4]
 8103106:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8103108:	687b      	ldr	r3, [r7, #4]
 810310a:	681b      	ldr	r3, [r3, #0]
 810310c:	68fa      	ldr	r2, [r7, #12]
 810310e:	430a      	orrs	r2, r1
 8103110:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8103112:	687b      	ldr	r3, [r7, #4]
 8103114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103116:	041b      	lsls	r3, r3, #16
 8103118:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 810311a:	687b      	ldr	r3, [r7, #4]
 810311c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 810311e:	687b      	ldr	r3, [r7, #4]
 8103120:	681b      	ldr	r3, [r3, #0]
 8103122:	68fa      	ldr	r2, [r7, #12]
 8103124:	430a      	orrs	r2, r1
 8103126:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8103128:	687b      	ldr	r3, [r7, #4]
 810312a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 810312e:	021b      	lsls	r3, r3, #8
 8103130:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8103132:	687b      	ldr	r3, [r7, #4]
 8103134:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8103138:	041b      	lsls	r3, r3, #16
 810313a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 810313c:	687b      	ldr	r3, [r7, #4]
 810313e:	681b      	ldr	r3, [r3, #0]
 8103140:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8103142:	687b      	ldr	r3, [r7, #4]
 8103144:	681b      	ldr	r3, [r3, #0]
 8103146:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 810314a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 810314c:	687b      	ldr	r3, [r7, #4]
 810314e:	681b      	ldr	r3, [r3, #0]
 8103150:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8103152:	68ba      	ldr	r2, [r7, #8]
 8103154:	68fb      	ldr	r3, [r7, #12]
 8103156:	4313      	orrs	r3, r2
 8103158:	687a      	ldr	r2, [r7, #4]
 810315a:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 810315e:	431a      	orrs	r2, r3
 8103160:	687b      	ldr	r3, [r7, #4]
 8103162:	681b      	ldr	r3, [r3, #0]
 8103164:	430a      	orrs	r2, r1
 8103166:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8103168:	687b      	ldr	r3, [r7, #4]
 810316a:	681b      	ldr	r3, [r3, #0]
 810316c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 810316e:	687b      	ldr	r3, [r7, #4]
 8103170:	681b      	ldr	r3, [r3, #0]
 8103172:	f042 0206 	orr.w	r2, r2, #6
 8103176:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8103178:	687b      	ldr	r3, [r7, #4]
 810317a:	681b      	ldr	r3, [r3, #0]
 810317c:	699a      	ldr	r2, [r3, #24]
 810317e:	687b      	ldr	r3, [r7, #4]
 8103180:	681b      	ldr	r3, [r3, #0]
 8103182:	f042 0201 	orr.w	r2, r2, #1
 8103186:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8103188:	687b      	ldr	r3, [r7, #4]
 810318a:	2200      	movs	r2, #0
 810318c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8103190:	687b      	ldr	r3, [r7, #4]
 8103192:	2201      	movs	r2, #1
 8103194:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8103198:	2300      	movs	r3, #0
}
 810319a:	4618      	mov	r0, r3
 810319c:	3710      	adds	r7, #16
 810319e:	46bd      	mov	sp, r7
 81031a0:	bd80      	pop	{r7, pc}

081031a2 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 81031a2:	b5b0      	push	{r4, r5, r7, lr}
 81031a4:	b084      	sub	sp, #16
 81031a6:	af00      	add	r7, sp, #0
 81031a8:	60f8      	str	r0, [r7, #12]
 81031aa:	60b9      	str	r1, [r7, #8]
 81031ac:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 81031ae:	68fb      	ldr	r3, [r7, #12]
 81031b0:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 81031b4:	2b01      	cmp	r3, #1
 81031b6:	d101      	bne.n	81031bc <HAL_LTDC_ConfigLayer+0x1a>
 81031b8:	2302      	movs	r3, #2
 81031ba:	e02c      	b.n	8103216 <HAL_LTDC_ConfigLayer+0x74>
 81031bc:	68fb      	ldr	r3, [r7, #12]
 81031be:	2201      	movs	r2, #1
 81031c0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 81031c4:	68fb      	ldr	r3, [r7, #12]
 81031c6:	2202      	movs	r2, #2
 81031c8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 81031cc:	68fa      	ldr	r2, [r7, #12]
 81031ce:	687b      	ldr	r3, [r7, #4]
 81031d0:	2134      	movs	r1, #52	@ 0x34
 81031d2:	fb01 f303 	mul.w	r3, r1, r3
 81031d6:	4413      	add	r3, r2
 81031d8:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 81031dc:	68bb      	ldr	r3, [r7, #8]
 81031de:	4614      	mov	r4, r2
 81031e0:	461d      	mov	r5, r3
 81031e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 81031e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 81031e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 81031e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 81031ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 81031ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 81031ee:	682b      	ldr	r3, [r5, #0]
 81031f0:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 81031f2:	687a      	ldr	r2, [r7, #4]
 81031f4:	68b9      	ldr	r1, [r7, #8]
 81031f6:	68f8      	ldr	r0, [r7, #12]
 81031f8:	f000 f811 	bl	810321e <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 81031fc:	68fb      	ldr	r3, [r7, #12]
 81031fe:	681b      	ldr	r3, [r3, #0]
 8103200:	2201      	movs	r2, #1
 8103202:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8103204:	68fb      	ldr	r3, [r7, #12]
 8103206:	2201      	movs	r2, #1
 8103208:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 810320c:	68fb      	ldr	r3, [r7, #12]
 810320e:	2200      	movs	r2, #0
 8103210:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8103214:	2300      	movs	r3, #0
}
 8103216:	4618      	mov	r0, r3
 8103218:	3710      	adds	r7, #16
 810321a:	46bd      	mov	sp, r7
 810321c:	bdb0      	pop	{r4, r5, r7, pc}

0810321e <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 810321e:	b480      	push	{r7}
 8103220:	b089      	sub	sp, #36	@ 0x24
 8103222:	af00      	add	r7, sp, #0
 8103224:	60f8      	str	r0, [r7, #12]
 8103226:	60b9      	str	r1, [r7, #8]
 8103228:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 810322a:	68bb      	ldr	r3, [r7, #8]
 810322c:	685a      	ldr	r2, [r3, #4]
 810322e:	68fb      	ldr	r3, [r7, #12]
 8103230:	681b      	ldr	r3, [r3, #0]
 8103232:	68db      	ldr	r3, [r3, #12]
 8103234:	0c1b      	lsrs	r3, r3, #16
 8103236:	f3c3 030b 	ubfx	r3, r3, #0, #12
 810323a:	4413      	add	r3, r2
 810323c:	041b      	lsls	r3, r3, #16
 810323e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8103240:	68fb      	ldr	r3, [r7, #12]
 8103242:	681b      	ldr	r3, [r3, #0]
 8103244:	461a      	mov	r2, r3
 8103246:	687b      	ldr	r3, [r7, #4]
 8103248:	01db      	lsls	r3, r3, #7
 810324a:	4413      	add	r3, r2
 810324c:	3384      	adds	r3, #132	@ 0x84
 810324e:	685b      	ldr	r3, [r3, #4]
 8103250:	68fa      	ldr	r2, [r7, #12]
 8103252:	6812      	ldr	r2, [r2, #0]
 8103254:	4611      	mov	r1, r2
 8103256:	687a      	ldr	r2, [r7, #4]
 8103258:	01d2      	lsls	r2, r2, #7
 810325a:	440a      	add	r2, r1
 810325c:	3284      	adds	r2, #132	@ 0x84
 810325e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8103262:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8103264:	68bb      	ldr	r3, [r7, #8]
 8103266:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8103268:	68fb      	ldr	r3, [r7, #12]
 810326a:	681b      	ldr	r3, [r3, #0]
 810326c:	68db      	ldr	r3, [r3, #12]
 810326e:	0c1b      	lsrs	r3, r3, #16
 8103270:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8103274:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8103276:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8103278:	68fb      	ldr	r3, [r7, #12]
 810327a:	681b      	ldr	r3, [r3, #0]
 810327c:	4619      	mov	r1, r3
 810327e:	687b      	ldr	r3, [r7, #4]
 8103280:	01db      	lsls	r3, r3, #7
 8103282:	440b      	add	r3, r1
 8103284:	3384      	adds	r3, #132	@ 0x84
 8103286:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8103288:	69fb      	ldr	r3, [r7, #28]
 810328a:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 810328c:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 810328e:	68bb      	ldr	r3, [r7, #8]
 8103290:	68da      	ldr	r2, [r3, #12]
 8103292:	68fb      	ldr	r3, [r7, #12]
 8103294:	681b      	ldr	r3, [r3, #0]
 8103296:	68db      	ldr	r3, [r3, #12]
 8103298:	f3c3 030a 	ubfx	r3, r3, #0, #11
 810329c:	4413      	add	r3, r2
 810329e:	041b      	lsls	r3, r3, #16
 81032a0:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 81032a2:	68fb      	ldr	r3, [r7, #12]
 81032a4:	681b      	ldr	r3, [r3, #0]
 81032a6:	461a      	mov	r2, r3
 81032a8:	687b      	ldr	r3, [r7, #4]
 81032aa:	01db      	lsls	r3, r3, #7
 81032ac:	4413      	add	r3, r2
 81032ae:	3384      	adds	r3, #132	@ 0x84
 81032b0:	689b      	ldr	r3, [r3, #8]
 81032b2:	68fa      	ldr	r2, [r7, #12]
 81032b4:	6812      	ldr	r2, [r2, #0]
 81032b6:	4611      	mov	r1, r2
 81032b8:	687a      	ldr	r2, [r7, #4]
 81032ba:	01d2      	lsls	r2, r2, #7
 81032bc:	440a      	add	r2, r1
 81032be:	3284      	adds	r2, #132	@ 0x84
 81032c0:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 81032c4:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 81032c6:	68bb      	ldr	r3, [r7, #8]
 81032c8:	689a      	ldr	r2, [r3, #8]
 81032ca:	68fb      	ldr	r3, [r7, #12]
 81032cc:	681b      	ldr	r3, [r3, #0]
 81032ce:	68db      	ldr	r3, [r3, #12]
 81032d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 81032d4:	4413      	add	r3, r2
 81032d6:	1c5a      	adds	r2, r3, #1
 81032d8:	68fb      	ldr	r3, [r7, #12]
 81032da:	681b      	ldr	r3, [r3, #0]
 81032dc:	4619      	mov	r1, r3
 81032de:	687b      	ldr	r3, [r7, #4]
 81032e0:	01db      	lsls	r3, r3, #7
 81032e2:	440b      	add	r3, r1
 81032e4:	3384      	adds	r3, #132	@ 0x84
 81032e6:	4619      	mov	r1, r3
 81032e8:	69fb      	ldr	r3, [r7, #28]
 81032ea:	4313      	orrs	r3, r2
 81032ec:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 81032ee:	68fb      	ldr	r3, [r7, #12]
 81032f0:	681b      	ldr	r3, [r3, #0]
 81032f2:	461a      	mov	r2, r3
 81032f4:	687b      	ldr	r3, [r7, #4]
 81032f6:	01db      	lsls	r3, r3, #7
 81032f8:	4413      	add	r3, r2
 81032fa:	3384      	adds	r3, #132	@ 0x84
 81032fc:	691b      	ldr	r3, [r3, #16]
 81032fe:	68fa      	ldr	r2, [r7, #12]
 8103300:	6812      	ldr	r2, [r2, #0]
 8103302:	4611      	mov	r1, r2
 8103304:	687a      	ldr	r2, [r7, #4]
 8103306:	01d2      	lsls	r2, r2, #7
 8103308:	440a      	add	r2, r1
 810330a:	3284      	adds	r2, #132	@ 0x84
 810330c:	f023 0307 	bic.w	r3, r3, #7
 8103310:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8103312:	68fb      	ldr	r3, [r7, #12]
 8103314:	681b      	ldr	r3, [r3, #0]
 8103316:	461a      	mov	r2, r3
 8103318:	687b      	ldr	r3, [r7, #4]
 810331a:	01db      	lsls	r3, r3, #7
 810331c:	4413      	add	r3, r2
 810331e:	3384      	adds	r3, #132	@ 0x84
 8103320:	461a      	mov	r2, r3
 8103322:	68bb      	ldr	r3, [r7, #8]
 8103324:	691b      	ldr	r3, [r3, #16]
 8103326:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8103328:	68bb      	ldr	r3, [r7, #8]
 810332a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 810332e:	021b      	lsls	r3, r3, #8
 8103330:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8103332:	68bb      	ldr	r3, [r7, #8]
 8103334:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8103338:	041b      	lsls	r3, r3, #16
 810333a:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 810333c:	68bb      	ldr	r3, [r7, #8]
 810333e:	699b      	ldr	r3, [r3, #24]
 8103340:	061b      	lsls	r3, r3, #24
 8103342:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 8103344:	68bb      	ldr	r3, [r7, #8]
 8103346:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 810334a:	461a      	mov	r2, r3
 810334c:	69fb      	ldr	r3, [r7, #28]
 810334e:	431a      	orrs	r2, r3
 8103350:	69bb      	ldr	r3, [r7, #24]
 8103352:	431a      	orrs	r2, r3
 8103354:	68fb      	ldr	r3, [r7, #12]
 8103356:	681b      	ldr	r3, [r3, #0]
 8103358:	4619      	mov	r1, r3
 810335a:	687b      	ldr	r3, [r7, #4]
 810335c:	01db      	lsls	r3, r3, #7
 810335e:	440b      	add	r3, r1
 8103360:	3384      	adds	r3, #132	@ 0x84
 8103362:	4619      	mov	r1, r3
 8103364:	697b      	ldr	r3, [r7, #20]
 8103366:	4313      	orrs	r3, r2
 8103368:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 810336a:	68fb      	ldr	r3, [r7, #12]
 810336c:	681b      	ldr	r3, [r3, #0]
 810336e:	461a      	mov	r2, r3
 8103370:	687b      	ldr	r3, [r7, #4]
 8103372:	01db      	lsls	r3, r3, #7
 8103374:	4413      	add	r3, r2
 8103376:	3384      	adds	r3, #132	@ 0x84
 8103378:	695b      	ldr	r3, [r3, #20]
 810337a:	68fa      	ldr	r2, [r7, #12]
 810337c:	6812      	ldr	r2, [r2, #0]
 810337e:	4611      	mov	r1, r2
 8103380:	687a      	ldr	r2, [r7, #4]
 8103382:	01d2      	lsls	r2, r2, #7
 8103384:	440a      	add	r2, r1
 8103386:	3284      	adds	r2, #132	@ 0x84
 8103388:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 810338c:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 810338e:	68fb      	ldr	r3, [r7, #12]
 8103390:	681b      	ldr	r3, [r3, #0]
 8103392:	461a      	mov	r2, r3
 8103394:	687b      	ldr	r3, [r7, #4]
 8103396:	01db      	lsls	r3, r3, #7
 8103398:	4413      	add	r3, r2
 810339a:	3384      	adds	r3, #132	@ 0x84
 810339c:	461a      	mov	r2, r3
 810339e:	68bb      	ldr	r3, [r7, #8]
 81033a0:	695b      	ldr	r3, [r3, #20]
 81033a2:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 81033a4:	68fb      	ldr	r3, [r7, #12]
 81033a6:	681b      	ldr	r3, [r3, #0]
 81033a8:	461a      	mov	r2, r3
 81033aa:	687b      	ldr	r3, [r7, #4]
 81033ac:	01db      	lsls	r3, r3, #7
 81033ae:	4413      	add	r3, r2
 81033b0:	3384      	adds	r3, #132	@ 0x84
 81033b2:	69db      	ldr	r3, [r3, #28]
 81033b4:	68fa      	ldr	r2, [r7, #12]
 81033b6:	6812      	ldr	r2, [r2, #0]
 81033b8:	4611      	mov	r1, r2
 81033ba:	687a      	ldr	r2, [r7, #4]
 81033bc:	01d2      	lsls	r2, r2, #7
 81033be:	440a      	add	r2, r1
 81033c0:	3284      	adds	r2, #132	@ 0x84
 81033c2:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 81033c6:	f023 0307 	bic.w	r3, r3, #7
 81033ca:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 81033cc:	68bb      	ldr	r3, [r7, #8]
 81033ce:	69da      	ldr	r2, [r3, #28]
 81033d0:	68bb      	ldr	r3, [r7, #8]
 81033d2:	6a1b      	ldr	r3, [r3, #32]
 81033d4:	68f9      	ldr	r1, [r7, #12]
 81033d6:	6809      	ldr	r1, [r1, #0]
 81033d8:	4608      	mov	r0, r1
 81033da:	6879      	ldr	r1, [r7, #4]
 81033dc:	01c9      	lsls	r1, r1, #7
 81033de:	4401      	add	r1, r0
 81033e0:	3184      	adds	r1, #132	@ 0x84
 81033e2:	4313      	orrs	r3, r2
 81033e4:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 81033e6:	68fb      	ldr	r3, [r7, #12]
 81033e8:	681b      	ldr	r3, [r3, #0]
 81033ea:	461a      	mov	r2, r3
 81033ec:	687b      	ldr	r3, [r7, #4]
 81033ee:	01db      	lsls	r3, r3, #7
 81033f0:	4413      	add	r3, r2
 81033f2:	3384      	adds	r3, #132	@ 0x84
 81033f4:	461a      	mov	r2, r3
 81033f6:	68bb      	ldr	r3, [r7, #8]
 81033f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81033fa:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 81033fc:	68bb      	ldr	r3, [r7, #8]
 81033fe:	691b      	ldr	r3, [r3, #16]
 8103400:	2b00      	cmp	r3, #0
 8103402:	d102      	bne.n	810340a <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 8103404:	2304      	movs	r3, #4
 8103406:	61fb      	str	r3, [r7, #28]
 8103408:	e01b      	b.n	8103442 <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 810340a:	68bb      	ldr	r3, [r7, #8]
 810340c:	691b      	ldr	r3, [r3, #16]
 810340e:	2b01      	cmp	r3, #1
 8103410:	d102      	bne.n	8103418 <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 8103412:	2303      	movs	r3, #3
 8103414:	61fb      	str	r3, [r7, #28]
 8103416:	e014      	b.n	8103442 <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8103418:	68bb      	ldr	r3, [r7, #8]
 810341a:	691b      	ldr	r3, [r3, #16]
 810341c:	2b04      	cmp	r3, #4
 810341e:	d00b      	beq.n	8103438 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8103420:	68bb      	ldr	r3, [r7, #8]
 8103422:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8103424:	2b02      	cmp	r3, #2
 8103426:	d007      	beq.n	8103438 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8103428:	68bb      	ldr	r3, [r7, #8]
 810342a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 810342c:	2b03      	cmp	r3, #3
 810342e:	d003      	beq.n	8103438 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8103430:	68bb      	ldr	r3, [r7, #8]
 8103432:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8103434:	2b07      	cmp	r3, #7
 8103436:	d102      	bne.n	810343e <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 8103438:	2302      	movs	r3, #2
 810343a:	61fb      	str	r3, [r7, #28]
 810343c:	e001      	b.n	8103442 <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 810343e:	2301      	movs	r3, #1
 8103440:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8103442:	68fb      	ldr	r3, [r7, #12]
 8103444:	681b      	ldr	r3, [r3, #0]
 8103446:	461a      	mov	r2, r3
 8103448:	687b      	ldr	r3, [r7, #4]
 810344a:	01db      	lsls	r3, r3, #7
 810344c:	4413      	add	r3, r2
 810344e:	3384      	adds	r3, #132	@ 0x84
 8103450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103452:	68fa      	ldr	r2, [r7, #12]
 8103454:	6812      	ldr	r2, [r2, #0]
 8103456:	4611      	mov	r1, r2
 8103458:	687a      	ldr	r2, [r7, #4]
 810345a:	01d2      	lsls	r2, r2, #7
 810345c:	440a      	add	r2, r1
 810345e:	3284      	adds	r2, #132	@ 0x84
 8103460:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8103464:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) |
 8103466:	68bb      	ldr	r3, [r7, #8]
 8103468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810346a:	69fa      	ldr	r2, [r7, #28]
 810346c:	fb02 f303 	mul.w	r3, r2, r3
 8103470:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8103472:	68bb      	ldr	r3, [r7, #8]
 8103474:	6859      	ldr	r1, [r3, #4]
 8103476:	68bb      	ldr	r3, [r7, #8]
 8103478:	681b      	ldr	r3, [r3, #0]
 810347a:	1acb      	subs	r3, r1, r3
 810347c:	69f9      	ldr	r1, [r7, #28]
 810347e:	fb01 f303 	mul.w	r3, r1, r3
 8103482:	3307      	adds	r3, #7
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) |
 8103484:	68f9      	ldr	r1, [r7, #12]
 8103486:	6809      	ldr	r1, [r1, #0]
 8103488:	4608      	mov	r0, r1
 810348a:	6879      	ldr	r1, [r7, #4]
 810348c:	01c9      	lsls	r1, r1, #7
 810348e:	4401      	add	r1, r0
 8103490:	3184      	adds	r1, #132	@ 0x84
 8103492:	4313      	orrs	r3, r2
 8103494:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8103496:	68fb      	ldr	r3, [r7, #12]
 8103498:	681b      	ldr	r3, [r3, #0]
 810349a:	461a      	mov	r2, r3
 810349c:	687b      	ldr	r3, [r7, #4]
 810349e:	01db      	lsls	r3, r3, #7
 81034a0:	4413      	add	r3, r2
 81034a2:	3384      	adds	r3, #132	@ 0x84
 81034a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81034a6:	68fa      	ldr	r2, [r7, #12]
 81034a8:	6812      	ldr	r2, [r2, #0]
 81034aa:	4611      	mov	r1, r2
 81034ac:	687a      	ldr	r2, [r7, #4]
 81034ae:	01d2      	lsls	r2, r2, #7
 81034b0:	440a      	add	r2, r1
 81034b2:	3284      	adds	r2, #132	@ 0x84
 81034b4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 81034b8:	f023 0307 	bic.w	r3, r3, #7
 81034bc:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 81034be:	68fb      	ldr	r3, [r7, #12]
 81034c0:	681b      	ldr	r3, [r3, #0]
 81034c2:	461a      	mov	r2, r3
 81034c4:	687b      	ldr	r3, [r7, #4]
 81034c6:	01db      	lsls	r3, r3, #7
 81034c8:	4413      	add	r3, r2
 81034ca:	3384      	adds	r3, #132	@ 0x84
 81034cc:	461a      	mov	r2, r3
 81034ce:	68bb      	ldr	r3, [r7, #8]
 81034d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81034d2:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 81034d4:	68fb      	ldr	r3, [r7, #12]
 81034d6:	681b      	ldr	r3, [r3, #0]
 81034d8:	461a      	mov	r2, r3
 81034da:	687b      	ldr	r3, [r7, #4]
 81034dc:	01db      	lsls	r3, r3, #7
 81034de:	4413      	add	r3, r2
 81034e0:	3384      	adds	r3, #132	@ 0x84
 81034e2:	681b      	ldr	r3, [r3, #0]
 81034e4:	68fa      	ldr	r2, [r7, #12]
 81034e6:	6812      	ldr	r2, [r2, #0]
 81034e8:	4611      	mov	r1, r2
 81034ea:	687a      	ldr	r2, [r7, #4]
 81034ec:	01d2      	lsls	r2, r2, #7
 81034ee:	440a      	add	r2, r1
 81034f0:	3284      	adds	r2, #132	@ 0x84
 81034f2:	f043 0301 	orr.w	r3, r3, #1
 81034f6:	6013      	str	r3, [r2, #0]
}
 81034f8:	bf00      	nop
 81034fa:	3724      	adds	r7, #36	@ 0x24
 81034fc:	46bd      	mov	sp, r7
 81034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103502:	4770      	bx	lr

08103504 <HAL_MMC_Init>:
            MMC_HandleTypeDef and create the associated handle.
  * @param  hmmc: Pointer to the MMC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_Init(MMC_HandleTypeDef *hmmc)
{
 8103504:	b580      	push	{r7, lr}
 8103506:	b082      	sub	sp, #8
 8103508:	af00      	add	r7, sp, #0
 810350a:	6078      	str	r0, [r7, #4]
  /* Check the MMC handle allocation */
  if (hmmc == NULL)
 810350c:	687b      	ldr	r3, [r7, #4]
 810350e:	2b00      	cmp	r3, #0
 8103510:	d101      	bne.n	8103516 <HAL_MMC_Init+0x12>
  {
    return HAL_ERROR;
 8103512:	2301      	movs	r3, #1
 8103514:	e031      	b.n	810357a <HAL_MMC_Init+0x76>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hmmc->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hmmc->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hmmc->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hmmc->Init.ClockDiv));

  if (hmmc->State == HAL_MMC_STATE_RESET)
 8103516:	687b      	ldr	r3, [r7, #4]
 8103518:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 810351c:	b2db      	uxtb	r3, r3
 810351e:	2b00      	cmp	r3, #0
 8103520:	d105      	bne.n	810352e <HAL_MMC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hmmc->Lock = HAL_UNLOCKED;
 8103522:	687b      	ldr	r3, [r7, #4]
 8103524:	2200      	movs	r2, #0
 8103526:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hmmc->MspInitCallback(hmmc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_MMC_MspInit(hmmc);
 8103528:	6878      	ldr	r0, [r7, #4]
 810352a:	f7fe f871 	bl	8101610 <HAL_MMC_MspInit>
#endif /* USE_HAL_MMC_REGISTER_CALLBACKS */
  }

  hmmc->State = HAL_MMC_STATE_BUSY;
 810352e:	687b      	ldr	r3, [r7, #4]
 8103530:	2203      	movs	r2, #3
 8103532:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_MMC_InitCard(hmmc) == HAL_ERROR)
 8103536:	6878      	ldr	r0, [r7, #4]
 8103538:	f000 f824 	bl	8103584 <HAL_MMC_InitCard>
 810353c:	4603      	mov	r3, r0
 810353e:	2b01      	cmp	r3, #1
 8103540:	d101      	bne.n	8103546 <HAL_MMC_Init+0x42>
  {
    return HAL_ERROR;
 8103542:	2301      	movs	r3, #1
 8103544:	e019      	b.n	810357a <HAL_MMC_Init+0x76>
  }

  /* Initialize the error code */
  hmmc->ErrorCode = HAL_DMA_ERROR_NONE;
 8103546:	687b      	ldr	r3, [r7, #4]
 8103548:	2200      	movs	r2, #0
 810354a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the MMC operation */
  hmmc->Context = MMC_CONTEXT_NONE;
 810354c:	687b      	ldr	r3, [r7, #4]
 810354e:	2200      	movs	r2, #0
 8103550:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the MMC state */
  hmmc->State = HAL_MMC_STATE_READY;
 8103552:	687b      	ldr	r3, [r7, #4]
 8103554:	2201      	movs	r2, #1
 8103556:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Configure bus width */
  if (hmmc->Init.BusWide != SDMMC_BUS_WIDE_1B)
 810355a:	687b      	ldr	r3, [r7, #4]
 810355c:	68db      	ldr	r3, [r3, #12]
 810355e:	2b00      	cmp	r3, #0
 8103560:	d00a      	beq.n	8103578 <HAL_MMC_Init+0x74>
  {
    if (HAL_MMC_ConfigWideBusOperation(hmmc, hmmc->Init.BusWide) != HAL_OK)
 8103562:	687b      	ldr	r3, [r7, #4]
 8103564:	68db      	ldr	r3, [r3, #12]
 8103566:	4619      	mov	r1, r3
 8103568:	6878      	ldr	r0, [r7, #4]
 810356a:	f000 fb47 	bl	8103bfc <HAL_MMC_ConfigWideBusOperation>
 810356e:	4603      	mov	r3, r0
 8103570:	2b00      	cmp	r3, #0
 8103572:	d001      	beq.n	8103578 <HAL_MMC_Init+0x74>
    {
      return HAL_ERROR;
 8103574:	2301      	movs	r3, #1
 8103576:	e000      	b.n	810357a <HAL_MMC_Init+0x76>
    }
  }

  return HAL_OK;
 8103578:	2300      	movs	r3, #0
}
 810357a:	4618      	mov	r0, r3
 810357c:	3708      	adds	r7, #8
 810357e:	46bd      	mov	sp, r7
 8103580:	bd80      	pop	{r7, pc}
	...

08103584 <HAL_MMC_InitCard>:
  * @note   This function initializes the MMC card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_InitCard(MMC_HandleTypeDef *hmmc)
{
 8103584:	b590      	push	{r4, r7, lr}
 8103586:	b08d      	sub	sp, #52	@ 0x34
 8103588:	af02      	add	r7, sp, #8
 810358a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  MMC_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for MMC card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 810358c:	2300      	movs	r3, #0
 810358e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8103590:	2300      	movs	r3, #0
 8103592:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8103594:	2300      	movs	r3, #0
 8103596:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8103598:	2300      	movs	r3, #0
 810359a:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 810359c:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 81035a0:	f04f 0100 	mov.w	r1, #0
 81035a4:	f002 fd26 	bl	8105ff4 <HAL_RCCEx_GetPeriphCLKFreq>
 81035a8:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 81035aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81035ac:	2b00      	cmp	r3, #0
 81035ae:	d109      	bne.n	81035c4 <HAL_MMC_InitCard+0x40>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 81035b0:	687b      	ldr	r3, [r7, #4]
 81035b2:	2201      	movs	r2, #1
 81035b4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hmmc->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 81035b8:	687b      	ldr	r3, [r7, #4]
 81035ba:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 81035be:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 81035c0:	2301      	movs	r3, #1
 81035c2:	e070      	b.n	81036a6 <HAL_MMC_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * MMC_INIT_FREQ);
 81035c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81035c6:	0a1b      	lsrs	r3, r3, #8
 81035c8:	4a39      	ldr	r2, [pc, #228]	@ (81036b0 <HAL_MMC_InitCard+0x12c>)
 81035ca:	fba2 2303 	umull	r2, r3, r2, r3
 81035ce:	091b      	lsrs	r3, r3, #4
 81035d0:	61fb      	str	r3, [r7, #28]
#if (USE_SD_TRANSCEIVER != 0U)
  Init.TranceiverPresent = SDMMC_TRANSCEIVER_NOT_PRESENT;
#endif /* USE_SD_TRANSCEIVER */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hmmc->Instance, Init);
 81035d2:	687b      	ldr	r3, [r7, #4]
 81035d4:	681c      	ldr	r4, [r3, #0]
 81035d6:	466a      	mov	r2, sp
 81035d8:	f107 0318 	add.w	r3, r7, #24
 81035dc:	e893 0003 	ldmia.w	r3, {r0, r1}
 81035e0:	e882 0003 	stmia.w	r2, {r0, r1}
 81035e4:	f107 030c 	add.w	r3, r7, #12
 81035e8:	cb0e      	ldmia	r3, {r1, r2, r3}
 81035ea:	4620      	mov	r0, r4
 81035ec:	f004 fbdc 	bl	8107da8 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hmmc->Instance);
 81035f0:	687b      	ldr	r3, [r7, #4]
 81035f2:	681b      	ldr	r3, [r3, #0]
 81035f4:	4618      	mov	r0, r3
 81035f6:	f004 fc0e 	bl	8107e16 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the MMC initialization sequence */
  if (Init.ClockDiv != 0U)
 81035fa:	69fb      	ldr	r3, [r7, #28]
 81035fc:	2b00      	cmp	r3, #0
 81035fe:	d005      	beq.n	810360c <HAL_MMC_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8103600:	69fb      	ldr	r3, [r7, #28]
 8103602:	005b      	lsls	r3, r3, #1
 8103604:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8103606:	fbb2 f3f3 	udiv	r3, r2, r3
 810360a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 810360c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810360e:	2b00      	cmp	r3, #0
 8103610:	d007      	beq.n	8103622 <HAL_MMC_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8103612:	4a28      	ldr	r2, [pc, #160]	@ (81036b4 <HAL_MMC_InitCard+0x130>)
 8103614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8103616:	fbb2 f3f3 	udiv	r3, r2, r3
 810361a:	3301      	adds	r3, #1
 810361c:	4618      	mov	r0, r3
 810361e:	f7fe fa85 	bl	8101b2c <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = MMC_PowerON(hmmc);
 8103622:	6878      	ldr	r0, [r7, #4]
 8103624:	f000 fcb4 	bl	8103f90 <MMC_PowerON>
 8103628:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_MMC_ERROR_NONE)
 810362a:	6a3b      	ldr	r3, [r7, #32]
 810362c:	2b00      	cmp	r3, #0
 810362e:	d00b      	beq.n	8103648 <HAL_MMC_InitCard+0xc4>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 8103630:	687b      	ldr	r3, [r7, #4]
 8103632:	2201      	movs	r2, #1
 8103634:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hmmc->ErrorCode |= errorstate;
 8103638:	687b      	ldr	r3, [r7, #4]
 810363a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 810363c:	6a3b      	ldr	r3, [r7, #32]
 810363e:	431a      	orrs	r2, r3
 8103640:	687b      	ldr	r3, [r7, #4]
 8103642:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8103644:	2301      	movs	r3, #1
 8103646:	e02e      	b.n	81036a6 <HAL_MMC_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = MMC_InitCard(hmmc);
 8103648:	6878      	ldr	r0, [r7, #4]
 810364a:	f000 fba3 	bl	8103d94 <MMC_InitCard>
 810364e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_MMC_ERROR_NONE)
 8103650:	6a3b      	ldr	r3, [r7, #32]
 8103652:	2b00      	cmp	r3, #0
 8103654:	d00b      	beq.n	810366e <HAL_MMC_InitCard+0xea>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 8103656:	687b      	ldr	r3, [r7, #4]
 8103658:	2201      	movs	r2, #1
 810365a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hmmc->ErrorCode |= errorstate;
 810365e:	687b      	ldr	r3, [r7, #4]
 8103660:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8103662:	6a3b      	ldr	r3, [r7, #32]
 8103664:	431a      	orrs	r2, r3
 8103666:	687b      	ldr	r3, [r7, #4]
 8103668:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 810366a:	2301      	movs	r3, #1
 810366c:	e01b      	b.n	81036a6 <HAL_MMC_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hmmc->Instance, MMC_BLOCKSIZE);
 810366e:	687b      	ldr	r3, [r7, #4]
 8103670:	681b      	ldr	r3, [r3, #0]
 8103672:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8103676:	4618      	mov	r0, r3
 8103678:	f004 fc62 	bl	8107f40 <SDMMC_CmdBlockLength>
 810367c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_MMC_ERROR_NONE)
 810367e:	6a3b      	ldr	r3, [r7, #32]
 8103680:	2b00      	cmp	r3, #0
 8103682:	d00f      	beq.n	81036a4 <HAL_MMC_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8103684:	687b      	ldr	r3, [r7, #4]
 8103686:	681b      	ldr	r3, [r3, #0]
 8103688:	4a0b      	ldr	r2, [pc, #44]	@ (81036b8 <HAL_MMC_InitCard+0x134>)
 810368a:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= errorstate;
 810368c:	687b      	ldr	r3, [r7, #4]
 810368e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8103690:	6a3b      	ldr	r3, [r7, #32]
 8103692:	431a      	orrs	r2, r3
 8103694:	687b      	ldr	r3, [r7, #4]
 8103696:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 8103698:	687b      	ldr	r3, [r7, #4]
 810369a:	2201      	movs	r2, #1
 810369c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 81036a0:	2301      	movs	r3, #1
 81036a2:	e000      	b.n	81036a6 <HAL_MMC_InitCard+0x122>
  }

  return HAL_OK;
 81036a4:	2300      	movs	r3, #0
}
 81036a6:	4618      	mov	r0, r3
 81036a8:	372c      	adds	r7, #44	@ 0x2c
 81036aa:	46bd      	mov	sp, r7
 81036ac:	bd90      	pop	{r4, r7, pc}
 81036ae:	bf00      	nop
 81036b0:	014f8b59 	.word	0x014f8b59
 81036b4:	00012110 	.word	0x00012110
 81036b8:	1fe00fff 	.word	0x1fe00fff

081036bc <HAL_MMC_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_MMC_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_GetCardCSD(MMC_HandleTypeDef *hmmc, HAL_MMC_CardCSDTypeDef *pCSD)
{
 81036bc:	b580      	push	{r7, lr}
 81036be:	b084      	sub	sp, #16
 81036c0:	af00      	add	r7, sp, #0
 81036c2:	6078      	str	r0, [r7, #4]
 81036c4:	6039      	str	r1, [r7, #0]
  uint32_t block_nbr = 0;
 81036c6:	2300      	movs	r3, #0
 81036c8:	60fb      	str	r3, [r7, #12]

  pCSD->CSDStruct = (uint8_t)((hmmc->CSD[0] & 0xC0000000U) >> 30U);
 81036ca:	687b      	ldr	r3, [r7, #4]
 81036cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81036ce:	0f9b      	lsrs	r3, r3, #30
 81036d0:	b2da      	uxtb	r2, r3
 81036d2:	683b      	ldr	r3, [r7, #0]
 81036d4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hmmc->CSD[0] & 0x3C000000U) >> 26U);
 81036d6:	687b      	ldr	r3, [r7, #4]
 81036d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81036da:	0e9b      	lsrs	r3, r3, #26
 81036dc:	b2db      	uxtb	r3, r3
 81036de:	f003 030f 	and.w	r3, r3, #15
 81036e2:	b2da      	uxtb	r2, r3
 81036e4:	683b      	ldr	r3, [r7, #0]
 81036e6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hmmc->CSD[0] & 0x03000000U) >> 24U);
 81036e8:	687b      	ldr	r3, [r7, #4]
 81036ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81036ec:	0e1b      	lsrs	r3, r3, #24
 81036ee:	b2db      	uxtb	r3, r3
 81036f0:	f003 0303 	and.w	r3, r3, #3
 81036f4:	b2da      	uxtb	r2, r3
 81036f6:	683b      	ldr	r3, [r7, #0]
 81036f8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hmmc->CSD[0] & 0x00FF0000U) >> 16U);
 81036fa:	687b      	ldr	r3, [r7, #4]
 81036fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81036fe:	0c1b      	lsrs	r3, r3, #16
 8103700:	b2da      	uxtb	r2, r3
 8103702:	683b      	ldr	r3, [r7, #0]
 8103704:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hmmc->CSD[0] & 0x0000FF00U) >> 8U);
 8103706:	687b      	ldr	r3, [r7, #4]
 8103708:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810370a:	0a1b      	lsrs	r3, r3, #8
 810370c:	b2da      	uxtb	r2, r3
 810370e:	683b      	ldr	r3, [r7, #0]
 8103710:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hmmc->CSD[0] & 0x000000FFU);
 8103712:	687b      	ldr	r3, [r7, #4]
 8103714:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103716:	b2da      	uxtb	r2, r3
 8103718:	683b      	ldr	r3, [r7, #0]
 810371a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hmmc->CSD[1] & 0xFFF00000U) >> 20U);
 810371c:	687b      	ldr	r3, [r7, #4]
 810371e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103720:	0d1b      	lsrs	r3, r3, #20
 8103722:	b29a      	uxth	r2, r3
 8103724:	683b      	ldr	r3, [r7, #0]
 8103726:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hmmc->CSD[1] & 0x000F0000U) >> 16U);
 8103728:	687b      	ldr	r3, [r7, #4]
 810372a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810372c:	0c1b      	lsrs	r3, r3, #16
 810372e:	b2db      	uxtb	r3, r3
 8103730:	f003 030f 	and.w	r3, r3, #15
 8103734:	b2da      	uxtb	r2, r3
 8103736:	683b      	ldr	r3, [r7, #0]
 8103738:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hmmc->CSD[1] & 0x00008000U) >> 15U);
 810373a:	687b      	ldr	r3, [r7, #4]
 810373c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810373e:	0bdb      	lsrs	r3, r3, #15
 8103740:	b2db      	uxtb	r3, r3
 8103742:	f003 0301 	and.w	r3, r3, #1
 8103746:	b2da      	uxtb	r2, r3
 8103748:	683b      	ldr	r3, [r7, #0]
 810374a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hmmc->CSD[1] & 0x00004000U) >> 14U);
 810374c:	687b      	ldr	r3, [r7, #4]
 810374e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103750:	0b9b      	lsrs	r3, r3, #14
 8103752:	b2db      	uxtb	r3, r3
 8103754:	f003 0301 	and.w	r3, r3, #1
 8103758:	b2da      	uxtb	r2, r3
 810375a:	683b      	ldr	r3, [r7, #0]
 810375c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hmmc->CSD[1] & 0x00002000U) >> 13U);
 810375e:	687b      	ldr	r3, [r7, #4]
 8103760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103762:	0b5b      	lsrs	r3, r3, #13
 8103764:	b2db      	uxtb	r3, r3
 8103766:	f003 0301 	and.w	r3, r3, #1
 810376a:	b2da      	uxtb	r2, r3
 810376c:	683b      	ldr	r3, [r7, #0]
 810376e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hmmc->CSD[1] & 0x00001000U) >> 12U);
 8103770:	687b      	ldr	r3, [r7, #4]
 8103772:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103774:	0b1b      	lsrs	r3, r3, #12
 8103776:	b2db      	uxtb	r3, r3
 8103778:	f003 0301 	and.w	r3, r3, #1
 810377c:	b2da      	uxtb	r2, r3
 810377e:	683b      	ldr	r3, [r7, #0]
 8103780:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8103782:	683b      	ldr	r3, [r7, #0]
 8103784:	2200      	movs	r2, #0
 8103786:	735a      	strb	r2, [r3, #13]

  if (MMC_ReadExtCSD(hmmc, &block_nbr, 212, 0x0FFFFFFFU) != HAL_OK) /* Field SEC_COUNT [215:212] */
 8103788:	f107 010c 	add.w	r1, r7, #12
 810378c:	f06f 4370 	mvn.w	r3, #4026531840	@ 0xf0000000
 8103790:	22d4      	movs	r2, #212	@ 0xd4
 8103792:	6878      	ldr	r0, [r7, #4]
 8103794:	f000 fc4c 	bl	8104030 <MMC_ReadExtCSD>
 8103798:	4603      	mov	r3, r0
 810379a:	2b00      	cmp	r3, #0
 810379c:	d001      	beq.n	81037a2 <HAL_MMC_GetCardCSD+0xe6>
  {
    return HAL_ERROR;
 810379e:	2301      	movs	r3, #1
 81037a0:	e129      	b.n	81039f6 <HAL_MMC_GetCardCSD+0x33a>
  }

  if (hmmc->MmcCard.CardType == MMC_LOW_CAPACITY_CARD)
 81037a2:	687b      	ldr	r3, [r7, #4]
 81037a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81037a6:	2b00      	cmp	r3, #0
 81037a8:	d163      	bne.n	8103872 <HAL_MMC_GetCardCSD+0x1b6>
  {
    pCSD->DeviceSize = (((hmmc->CSD[1] & 0x000003FFU) << 2U) | ((hmmc->CSD[2] & 0xC0000000U) >> 30U));
 81037aa:	687b      	ldr	r3, [r7, #4]
 81037ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81037ae:	009a      	lsls	r2, r3, #2
 81037b0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 81037b4:	4013      	ands	r3, r2
 81037b6:	687a      	ldr	r2, [r7, #4]
 81037b8:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 81037ba:	0f92      	lsrs	r2, r2, #30
 81037bc:	431a      	orrs	r2, r3
 81037be:	683b      	ldr	r3, [r7, #0]
 81037c0:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hmmc->CSD[2] & 0x38000000U) >> 27U);
 81037c2:	687b      	ldr	r3, [r7, #4]
 81037c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81037c6:	0edb      	lsrs	r3, r3, #27
 81037c8:	b2db      	uxtb	r3, r3
 81037ca:	f003 0307 	and.w	r3, r3, #7
 81037ce:	b2da      	uxtb	r2, r3
 81037d0:	683b      	ldr	r3, [r7, #0]
 81037d2:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hmmc->CSD[2] & 0x07000000U) >> 24U);
 81037d4:	687b      	ldr	r3, [r7, #4]
 81037d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81037d8:	0e1b      	lsrs	r3, r3, #24
 81037da:	b2db      	uxtb	r3, r3
 81037dc:	f003 0307 	and.w	r3, r3, #7
 81037e0:	b2da      	uxtb	r2, r3
 81037e2:	683b      	ldr	r3, [r7, #0]
 81037e4:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hmmc->CSD[2] & 0x00E00000U) >> 21U);
 81037e6:	687b      	ldr	r3, [r7, #4]
 81037e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81037ea:	0d5b      	lsrs	r3, r3, #21
 81037ec:	b2db      	uxtb	r3, r3
 81037ee:	f003 0307 	and.w	r3, r3, #7
 81037f2:	b2da      	uxtb	r2, r3
 81037f4:	683b      	ldr	r3, [r7, #0]
 81037f6:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hmmc->CSD[2] & 0x001C0000U) >> 18U);
 81037f8:	687b      	ldr	r3, [r7, #4]
 81037fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81037fc:	0c9b      	lsrs	r3, r3, #18
 81037fe:	b2db      	uxtb	r3, r3
 8103800:	f003 0307 	and.w	r3, r3, #7
 8103804:	b2da      	uxtb	r2, r3
 8103806:	683b      	ldr	r3, [r7, #0]
 8103808:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hmmc->CSD[2] & 0x00038000U) >> 15U);
 810380a:	687b      	ldr	r3, [r7, #4]
 810380c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 810380e:	0bdb      	lsrs	r3, r3, #15
 8103810:	b2db      	uxtb	r3, r3
 8103812:	f003 0307 	and.w	r3, r3, #7
 8103816:	b2da      	uxtb	r2, r3
 8103818:	683b      	ldr	r3, [r7, #0]
 810381a:	761a      	strb	r2, [r3, #24]

    hmmc->MmcCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 810381c:	683b      	ldr	r3, [r7, #0]
 810381e:	691b      	ldr	r3, [r3, #16]
 8103820:	1c5a      	adds	r2, r3, #1
 8103822:	687b      	ldr	r3, [r7, #4]
 8103824:	649a      	str	r2, [r3, #72]	@ 0x48
    hmmc->MmcCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8103826:	683b      	ldr	r3, [r7, #0]
 8103828:	7e1b      	ldrb	r3, [r3, #24]
 810382a:	b2db      	uxtb	r3, r3
 810382c:	f003 0307 	and.w	r3, r3, #7
 8103830:	3302      	adds	r3, #2
 8103832:	2201      	movs	r2, #1
 8103834:	fa02 f303 	lsl.w	r3, r2, r3
 8103838:	687a      	ldr	r2, [r7, #4]
 810383a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 810383c:	fb03 f202 	mul.w	r2, r3, r2
 8103840:	687b      	ldr	r3, [r7, #4]
 8103842:	649a      	str	r2, [r3, #72]	@ 0x48
    hmmc->MmcCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8103844:	683b      	ldr	r3, [r7, #0]
 8103846:	7a1b      	ldrb	r3, [r3, #8]
 8103848:	b2db      	uxtb	r3, r3
 810384a:	f003 030f 	and.w	r3, r3, #15
 810384e:	2201      	movs	r2, #1
 8103850:	409a      	lsls	r2, r3
 8103852:	687b      	ldr	r3, [r7, #4]
 8103854:	64da      	str	r2, [r3, #76]	@ 0x4c

    hmmc->MmcCard.LogBlockNbr = (hmmc->MmcCard.BlockNbr) * ((hmmc->MmcCard.BlockSize) / MMC_BLOCKSIZE);
 8103856:	687b      	ldr	r3, [r7, #4]
 8103858:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 810385a:	687a      	ldr	r2, [r7, #4]
 810385c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 810385e:	0a52      	lsrs	r2, r2, #9
 8103860:	fb03 f202 	mul.w	r2, r3, r2
 8103864:	687b      	ldr	r3, [r7, #4]
 8103866:	651a      	str	r2, [r3, #80]	@ 0x50
    hmmc->MmcCard.LogBlockSize = MMC_BLOCKSIZE;
 8103868:	687b      	ldr	r3, [r7, #4]
 810386a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 810386e:	655a      	str	r2, [r3, #84]	@ 0x54
 8103870:	e023      	b.n	81038ba <HAL_MMC_GetCardCSD+0x1fe>
  }
  else if (hmmc->MmcCard.CardType == MMC_HIGH_CAPACITY_CARD)
 8103872:	687b      	ldr	r3, [r7, #4]
 8103874:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8103876:	2b01      	cmp	r3, #1
 8103878:	d10f      	bne.n	810389a <HAL_MMC_GetCardCSD+0x1de>
  {
    hmmc->MmcCard.BlockNbr = block_nbr;
 810387a:	68fa      	ldr	r2, [r7, #12]
 810387c:	687b      	ldr	r3, [r7, #4]
 810387e:	649a      	str	r2, [r3, #72]	@ 0x48
    hmmc->MmcCard.LogBlockNbr = hmmc->MmcCard.BlockNbr;
 8103880:	687b      	ldr	r3, [r7, #4]
 8103882:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8103884:	687b      	ldr	r3, [r7, #4]
 8103886:	651a      	str	r2, [r3, #80]	@ 0x50
    hmmc->MmcCard.BlockSize = MMC_BLOCKSIZE;
 8103888:	687b      	ldr	r3, [r7, #4]
 810388a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 810388e:	64da      	str	r2, [r3, #76]	@ 0x4c
    hmmc->MmcCard.LogBlockSize = hmmc->MmcCard.BlockSize;
 8103890:	687b      	ldr	r3, [r7, #4]
 8103892:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8103894:	687b      	ldr	r3, [r7, #4]
 8103896:	655a      	str	r2, [r3, #84]	@ 0x54
 8103898:	e00f      	b.n	81038ba <HAL_MMC_GetCardCSD+0x1fe>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 810389a:	687b      	ldr	r3, [r7, #4]
 810389c:	681b      	ldr	r3, [r3, #0]
 810389e:	4a58      	ldr	r2, [pc, #352]	@ (8103a00 <HAL_MMC_GetCardCSD+0x344>)
 81038a0:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_UNSUPPORTED_FEATURE;
 81038a2:	687b      	ldr	r3, [r7, #4]
 81038a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81038a6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 81038aa:	687b      	ldr	r3, [r7, #4]
 81038ac:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 81038ae:	687b      	ldr	r3, [r7, #4]
 81038b0:	2201      	movs	r2, #1
 81038b2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 81038b6:	2301      	movs	r3, #1
 81038b8:	e09d      	b.n	81039f6 <HAL_MMC_GetCardCSD+0x33a>
  }

  pCSD->EraseGrSize = (uint8_t)((hmmc->CSD[2] & 0x00004000U) >> 14U);
 81038ba:	687b      	ldr	r3, [r7, #4]
 81038bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81038be:	0b9b      	lsrs	r3, r3, #14
 81038c0:	b2db      	uxtb	r3, r3
 81038c2:	f003 0301 	and.w	r3, r3, #1
 81038c6:	b2da      	uxtb	r2, r3
 81038c8:	683b      	ldr	r3, [r7, #0]
 81038ca:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hmmc->CSD[2] & 0x00003F80U) >> 7U);
 81038cc:	687b      	ldr	r3, [r7, #4]
 81038ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81038d0:	09db      	lsrs	r3, r3, #7
 81038d2:	b2db      	uxtb	r3, r3
 81038d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81038d8:	b2da      	uxtb	r2, r3
 81038da:	683b      	ldr	r3, [r7, #0]
 81038dc:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hmmc->CSD[2] & 0x0000007FU);
 81038de:	687b      	ldr	r3, [r7, #4]
 81038e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81038e2:	b2db      	uxtb	r3, r3
 81038e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81038e8:	b2da      	uxtb	r2, r3
 81038ea:	683b      	ldr	r3, [r7, #0]
 81038ec:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hmmc->CSD[3] & 0x80000000U) >> 31U);
 81038ee:	687b      	ldr	r3, [r7, #4]
 81038f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81038f2:	0fdb      	lsrs	r3, r3, #31
 81038f4:	b2da      	uxtb	r2, r3
 81038f6:	683b      	ldr	r3, [r7, #0]
 81038f8:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hmmc->CSD[3] & 0x60000000U) >> 29U);
 81038fa:	687b      	ldr	r3, [r7, #4]
 81038fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81038fe:	0f5b      	lsrs	r3, r3, #29
 8103900:	b2db      	uxtb	r3, r3
 8103902:	f003 0303 	and.w	r3, r3, #3
 8103906:	b2da      	uxtb	r2, r3
 8103908:	683b      	ldr	r3, [r7, #0]
 810390a:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hmmc->CSD[3] & 0x1C000000U) >> 26U);
 810390c:	687b      	ldr	r3, [r7, #4]
 810390e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103910:	0e9b      	lsrs	r3, r3, #26
 8103912:	b2db      	uxtb	r3, r3
 8103914:	f003 0307 	and.w	r3, r3, #7
 8103918:	b2da      	uxtb	r2, r3
 810391a:	683b      	ldr	r3, [r7, #0]
 810391c:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hmmc->CSD[3] & 0x03C00000U) >> 22U);
 810391e:	687b      	ldr	r3, [r7, #4]
 8103920:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103922:	0d9b      	lsrs	r3, r3, #22
 8103924:	b2db      	uxtb	r3, r3
 8103926:	f003 030f 	and.w	r3, r3, #15
 810392a:	b2da      	uxtb	r2, r3
 810392c:	683b      	ldr	r3, [r7, #0]
 810392e:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hmmc->CSD[3] & 0x00200000U) >> 21U);
 8103930:	687b      	ldr	r3, [r7, #4]
 8103932:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103934:	0d5b      	lsrs	r3, r3, #21
 8103936:	b2db      	uxtb	r3, r3
 8103938:	f003 0301 	and.w	r3, r3, #1
 810393c:	b2da      	uxtb	r2, r3
 810393e:	683b      	ldr	r3, [r7, #0]
 8103940:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8103944:	683b      	ldr	r3, [r7, #0]
 8103946:	2200      	movs	r2, #0
 8103948:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hmmc->CSD[3] & 0x00010000U) >> 16U);
 810394c:	687b      	ldr	r3, [r7, #4]
 810394e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103950:	0c1b      	lsrs	r3, r3, #16
 8103952:	b2db      	uxtb	r3, r3
 8103954:	f003 0301 	and.w	r3, r3, #1
 8103958:	b2da      	uxtb	r2, r3
 810395a:	683b      	ldr	r3, [r7, #0]
 810395c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hmmc->CSD[3] & 0x00008000U) >> 15U);
 8103960:	687b      	ldr	r3, [r7, #4]
 8103962:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103964:	0bdb      	lsrs	r3, r3, #15
 8103966:	b2db      	uxtb	r3, r3
 8103968:	f003 0301 	and.w	r3, r3, #1
 810396c:	b2da      	uxtb	r2, r3
 810396e:	683b      	ldr	r3, [r7, #0]
 8103970:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hmmc->CSD[3] & 0x00004000U) >> 14U);
 8103974:	687b      	ldr	r3, [r7, #4]
 8103976:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103978:	0b9b      	lsrs	r3, r3, #14
 810397a:	b2db      	uxtb	r3, r3
 810397c:	f003 0301 	and.w	r3, r3, #1
 8103980:	b2da      	uxtb	r2, r3
 8103982:	683b      	ldr	r3, [r7, #0]
 8103984:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hmmc->CSD[3] & 0x00002000U) >> 13U);
 8103988:	687b      	ldr	r3, [r7, #4]
 810398a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810398c:	0b5b      	lsrs	r3, r3, #13
 810398e:	b2db      	uxtb	r3, r3
 8103990:	f003 0301 	and.w	r3, r3, #1
 8103994:	b2da      	uxtb	r2, r3
 8103996:	683b      	ldr	r3, [r7, #0]
 8103998:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hmmc->CSD[3] & 0x00001000U) >> 12U);
 810399c:	687b      	ldr	r3, [r7, #4]
 810399e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81039a0:	0b1b      	lsrs	r3, r3, #12
 81039a2:	b2db      	uxtb	r3, r3
 81039a4:	f003 0301 	and.w	r3, r3, #1
 81039a8:	b2da      	uxtb	r2, r3
 81039aa:	683b      	ldr	r3, [r7, #0]
 81039ac:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hmmc->CSD[3] & 0x00000C00U) >> 10U);
 81039b0:	687b      	ldr	r3, [r7, #4]
 81039b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81039b4:	0a9b      	lsrs	r3, r3, #10
 81039b6:	b2db      	uxtb	r3, r3
 81039b8:	f003 0303 	and.w	r3, r3, #3
 81039bc:	b2da      	uxtb	r2, r3
 81039be:	683b      	ldr	r3, [r7, #0]
 81039c0:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hmmc->CSD[3] & 0x00000300U) >> 8U);
 81039c4:	687b      	ldr	r3, [r7, #4]
 81039c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81039c8:	0a1b      	lsrs	r3, r3, #8
 81039ca:	b2db      	uxtb	r3, r3
 81039cc:	f003 0303 	and.w	r3, r3, #3
 81039d0:	b2da      	uxtb	r2, r3
 81039d2:	683b      	ldr	r3, [r7, #0]
 81039d4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hmmc->CSD[3] & 0x000000FEU) >> 1U);
 81039d8:	687b      	ldr	r3, [r7, #4]
 81039da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81039dc:	085b      	lsrs	r3, r3, #1
 81039de:	b2db      	uxtb	r3, r3
 81039e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81039e4:	b2da      	uxtb	r2, r3
 81039e6:	683b      	ldr	r3, [r7, #0]
 81039e8:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 81039ec:	683b      	ldr	r3, [r7, #0]
 81039ee:	2201      	movs	r2, #1
 81039f0:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 81039f4:	2300      	movs	r3, #0
}
 81039f6:	4618      	mov	r0, r3
 81039f8:	3710      	adds	r7, #16
 81039fa:	46bd      	mov	sp, r7
 81039fc:	bd80      	pop	{r7, pc}
 81039fe:	bf00      	nop
 8103a00:	1fe00fff 	.word	0x1fe00fff

08103a04 <HAL_MMC_GetCardExtCSD>:
  *         Extended CSD register parameters
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_GetCardExtCSD(MMC_HandleTypeDef *hmmc, uint32_t *pExtCSD, uint32_t Timeout)
{
 8103a04:	b580      	push	{r7, lr}
 8103a06:	b08e      	sub	sp, #56	@ 0x38
 8103a08:	af00      	add	r7, sp, #0
 8103a0a:	60f8      	str	r0, [r7, #12]
 8103a0c:	60b9      	str	r1, [r7, #8]
 8103a0e:	607a      	str	r2, [r7, #4]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8103a10:	f7fe f880 	bl	8101b14 <HAL_GetTick>
 8103a14:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t count;
  uint32_t *tmp_buf;

  if (NULL == pExtCSD)
 8103a16:	68bb      	ldr	r3, [r7, #8]
 8103a18:	2b00      	cmp	r3, #0
 8103a1a:	d107      	bne.n	8103a2c <HAL_MMC_GetCardExtCSD+0x28>
  {
    hmmc->ErrorCode |= HAL_MMC_ERROR_PARAM;
 8103a1c:	68fb      	ldr	r3, [r7, #12]
 8103a1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8103a20:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8103a24:	68fb      	ldr	r3, [r7, #12]
 8103a26:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8103a28:	2301      	movs	r3, #1
 8103a2a:	e0de      	b.n	8103bea <HAL_MMC_GetCardExtCSD+0x1e6>
  }

  if (hmmc->State == HAL_MMC_STATE_READY)
 8103a2c:	68fb      	ldr	r3, [r7, #12]
 8103a2e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8103a32:	b2db      	uxtb	r3, r3
 8103a34:	2b01      	cmp	r3, #1
 8103a36:	f040 80d7 	bne.w	8103be8 <HAL_MMC_GetCardExtCSD+0x1e4>
  {
    hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 8103a3a:	68fb      	ldr	r3, [r7, #12]
 8103a3c:	2200      	movs	r2, #0
 8103a3e:	635a      	str	r2, [r3, #52]	@ 0x34

    hmmc->State = HAL_MMC_STATE_BUSY;
 8103a40:	68fb      	ldr	r3, [r7, #12]
 8103a42:	2203      	movs	r2, #3
 8103a44:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hmmc->Instance->DCTRL = 0;
 8103a48:	68fb      	ldr	r3, [r7, #12]
 8103a4a:	681b      	ldr	r3, [r3, #0]
 8103a4c:	2200      	movs	r2, #0
 8103a4e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Initiaize the destination pointer */
    tmp_buf = pExtCSD;
 8103a50:	68bb      	ldr	r3, [r7, #8]
 8103a52:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Configure the MMC DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8103a54:	f04f 33ff 	mov.w	r3, #4294967295
 8103a58:	613b      	str	r3, [r7, #16]
    config.DataLength    = MMC_BLOCKSIZE;
 8103a5a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8103a5e:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8103a60:	2390      	movs	r3, #144	@ 0x90
 8103a62:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8103a64:	2302      	movs	r3, #2
 8103a66:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8103a68:	2300      	movs	r3, #0
 8103a6a:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8103a6c:	2300      	movs	r3, #0
 8103a6e:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hmmc->Instance, &config);
 8103a70:	68fb      	ldr	r3, [r7, #12]
 8103a72:	681b      	ldr	r3, [r3, #0]
 8103a74:	f107 0210 	add.w	r2, r7, #16
 8103a78:	4611      	mov	r1, r2
 8103a7a:	4618      	mov	r0, r3
 8103a7c:	f004 fa34 	bl	8107ee8 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hmmc->Instance);
 8103a80:	68fb      	ldr	r3, [r7, #12]
 8103a82:	681b      	ldr	r3, [r3, #0]
 8103a84:	68da      	ldr	r2, [r3, #12]
 8103a86:	68fb      	ldr	r3, [r7, #12]
 8103a88:	681b      	ldr	r3, [r3, #0]
 8103a8a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8103a8e:	60da      	str	r2, [r3, #12]

    /* Send ExtCSD Read command to Card */
    errorstate = SDMMC_CmdSendEXTCSD(hmmc->Instance, 0);
 8103a90:	68fb      	ldr	r3, [r7, #12]
 8103a92:	681b      	ldr	r3, [r3, #0]
 8103a94:	2100      	movs	r1, #0
 8103a96:	4618      	mov	r0, r3
 8103a98:	f004 fb80 	bl	810819c <SDMMC_CmdSendEXTCSD>
 8103a9c:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (errorstate != HAL_MMC_ERROR_NONE)
 8103a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8103aa0:	2b00      	cmp	r3, #0
 8103aa2:	d045      	beq.n	8103b30 <HAL_MMC_GetCardExtCSD+0x12c>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8103aa4:	68fb      	ldr	r3, [r7, #12]
 8103aa6:	681b      	ldr	r3, [r3, #0]
 8103aa8:	4a52      	ldr	r2, [pc, #328]	@ (8103bf4 <HAL_MMC_GetCardExtCSD+0x1f0>)
 8103aaa:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= errorstate;
 8103aac:	68fb      	ldr	r3, [r7, #12]
 8103aae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8103ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8103ab2:	431a      	orrs	r2, r3
 8103ab4:	68fb      	ldr	r3, [r7, #12]
 8103ab6:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 8103ab8:	68fb      	ldr	r3, [r7, #12]
 8103aba:	2201      	movs	r2, #1
 8103abc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8103ac0:	2301      	movs	r3, #1
 8103ac2:	e092      	b.n	8103bea <HAL_MMC_GetCardExtCSD+0x1e6>

    /* Poll on SDMMC flags */
    while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR |
                               SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
    {
      if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXFIFOHF))
 8103ac4:	68fb      	ldr	r3, [r7, #12]
 8103ac6:	681b      	ldr	r3, [r3, #0]
 8103ac8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8103aca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8103ace:	2b00      	cmp	r3, #0
 8103ad0:	d013      	beq.n	8103afa <HAL_MMC_GetCardExtCSD+0xf6>
      {
        /* Read data from SDMMC Rx FIFO */
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8103ad2:	2300      	movs	r3, #0
 8103ad4:	637b      	str	r3, [r7, #52]	@ 0x34
 8103ad6:	e00d      	b.n	8103af4 <HAL_MMC_GetCardExtCSD+0xf0>
        {
          *tmp_buf = SDMMC_ReadFIFO(hmmc->Instance);
 8103ad8:	68fb      	ldr	r3, [r7, #12]
 8103ada:	681b      	ldr	r3, [r3, #0]
 8103adc:	4618      	mov	r0, r3
 8103ade:	f004 f98d 	bl	8107dfc <SDMMC_ReadFIFO>
 8103ae2:	4602      	mov	r2, r0
 8103ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103ae6:	601a      	str	r2, [r3, #0]
          tmp_buf++;
 8103ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8103aea:	3304      	adds	r3, #4
 8103aec:	633b      	str	r3, [r7, #48]	@ 0x30
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8103aee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8103af0:	3301      	adds	r3, #1
 8103af2:	637b      	str	r3, [r7, #52]	@ 0x34
 8103af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8103af6:	2b07      	cmp	r3, #7
 8103af8:	d9ee      	bls.n	8103ad8 <HAL_MMC_GetCardExtCSD+0xd4>
        }
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8103afa:	f7fe f80b 	bl	8101b14 <HAL_GetTick>
 8103afe:	4602      	mov	r2, r0
 8103b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8103b02:	1ad3      	subs	r3, r2, r3
 8103b04:	687a      	ldr	r2, [r7, #4]
 8103b06:	429a      	cmp	r2, r3
 8103b08:	d902      	bls.n	8103b10 <HAL_MMC_GetCardExtCSD+0x10c>
 8103b0a:	687b      	ldr	r3, [r7, #4]
 8103b0c:	2b00      	cmp	r3, #0
 8103b0e:	d10f      	bne.n	8103b30 <HAL_MMC_GetCardExtCSD+0x12c>
      {
        /* Clear all the static flags */
        __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8103b10:	68fb      	ldr	r3, [r7, #12]
 8103b12:	681b      	ldr	r3, [r3, #0]
 8103b14:	4a37      	ldr	r2, [pc, #220]	@ (8103bf4 <HAL_MMC_GetCardExtCSD+0x1f0>)
 8103b16:	639a      	str	r2, [r3, #56]	@ 0x38
        hmmc->ErrorCode |= HAL_MMC_ERROR_TIMEOUT;
 8103b18:	68fb      	ldr	r3, [r7, #12]
 8103b1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8103b1c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8103b20:	68fb      	ldr	r3, [r7, #12]
 8103b22:	635a      	str	r2, [r3, #52]	@ 0x34
        hmmc->State = HAL_MMC_STATE_READY;
 8103b24:	68fb      	ldr	r3, [r7, #12]
 8103b26:	2201      	movs	r2, #1
 8103b28:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8103b2c:	2303      	movs	r3, #3
 8103b2e:	e05c      	b.n	8103bea <HAL_MMC_GetCardExtCSD+0x1e6>
    while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR |
 8103b30:	68fb      	ldr	r3, [r7, #12]
 8103b32:	681b      	ldr	r3, [r3, #0]
 8103b34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8103b36:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8103b3a:	2b00      	cmp	r3, #0
 8103b3c:	d0c2      	beq.n	8103ac4 <HAL_MMC_GetCardExtCSD+0xc0>
      }
    }

    __SDMMC_CMDTRANS_DISABLE(hmmc->Instance);
 8103b3e:	68fb      	ldr	r3, [r7, #12]
 8103b40:	681b      	ldr	r3, [r3, #0]
 8103b42:	68da      	ldr	r2, [r3, #12]
 8103b44:	68fb      	ldr	r3, [r7, #12]
 8103b46:	681b      	ldr	r3, [r3, #0]
 8103b48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8103b4c:	60da      	str	r2, [r3, #12]

    /* Get error state */
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DTIMEOUT))
 8103b4e:	68fb      	ldr	r3, [r7, #12]
 8103b50:	681b      	ldr	r3, [r3, #0]
 8103b52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8103b54:	f003 0308 	and.w	r3, r3, #8
 8103b58:	2b00      	cmp	r3, #0
 8103b5a:	d00f      	beq.n	8103b7c <HAL_MMC_GetCardExtCSD+0x178>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8103b5c:	68fb      	ldr	r3, [r7, #12]
 8103b5e:	681b      	ldr	r3, [r3, #0]
 8103b60:	4a24      	ldr	r2, [pc, #144]	@ (8103bf4 <HAL_MMC_GetCardExtCSD+0x1f0>)
 8103b62:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_TIMEOUT;
 8103b64:	68fb      	ldr	r3, [r7, #12]
 8103b66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8103b68:	f043 0208 	orr.w	r2, r3, #8
 8103b6c:	68fb      	ldr	r3, [r7, #12]
 8103b6e:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 8103b70:	68fb      	ldr	r3, [r7, #12]
 8103b72:	2201      	movs	r2, #1
 8103b74:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8103b78:	2301      	movs	r3, #1
 8103b7a:	e036      	b.n	8103bea <HAL_MMC_GetCardExtCSD+0x1e6>
    }
    else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DCRCFAIL))
 8103b7c:	68fb      	ldr	r3, [r7, #12]
 8103b7e:	681b      	ldr	r3, [r3, #0]
 8103b80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8103b82:	f003 0302 	and.w	r3, r3, #2
 8103b86:	2b00      	cmp	r3, #0
 8103b88:	d00f      	beq.n	8103baa <HAL_MMC_GetCardExtCSD+0x1a6>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8103b8a:	68fb      	ldr	r3, [r7, #12]
 8103b8c:	681b      	ldr	r3, [r3, #0]
 8103b8e:	4a19      	ldr	r2, [pc, #100]	@ (8103bf4 <HAL_MMC_GetCardExtCSD+0x1f0>)
 8103b90:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_CRC_FAIL;
 8103b92:	68fb      	ldr	r3, [r7, #12]
 8103b94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8103b96:	f043 0202 	orr.w	r2, r3, #2
 8103b9a:	68fb      	ldr	r3, [r7, #12]
 8103b9c:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 8103b9e:	68fb      	ldr	r3, [r7, #12]
 8103ba0:	2201      	movs	r2, #1
 8103ba2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8103ba6:	2301      	movs	r3, #1
 8103ba8:	e01f      	b.n	8103bea <HAL_MMC_GetCardExtCSD+0x1e6>
    }
    else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR))
 8103baa:	68fb      	ldr	r3, [r7, #12]
 8103bac:	681b      	ldr	r3, [r3, #0]
 8103bae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8103bb0:	f003 0320 	and.w	r3, r3, #32
 8103bb4:	2b00      	cmp	r3, #0
 8103bb6:	d00f      	beq.n	8103bd8 <HAL_MMC_GetCardExtCSD+0x1d4>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8103bb8:	68fb      	ldr	r3, [r7, #12]
 8103bba:	681b      	ldr	r3, [r3, #0]
 8103bbc:	4a0d      	ldr	r2, [pc, #52]	@ (8103bf4 <HAL_MMC_GetCardExtCSD+0x1f0>)
 8103bbe:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_RX_OVERRUN;
 8103bc0:	68fb      	ldr	r3, [r7, #12]
 8103bc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8103bc4:	f043 0220 	orr.w	r2, r3, #32
 8103bc8:	68fb      	ldr	r3, [r7, #12]
 8103bca:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 8103bcc:	68fb      	ldr	r3, [r7, #12]
 8103bce:	2201      	movs	r2, #1
 8103bd0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8103bd4:	2301      	movs	r3, #1
 8103bd6:	e008      	b.n	8103bea <HAL_MMC_GetCardExtCSD+0x1e6>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_DATA_FLAGS);
 8103bd8:	68fb      	ldr	r3, [r7, #12]
 8103bda:	681b      	ldr	r3, [r3, #0]
 8103bdc:	4a06      	ldr	r2, [pc, #24]	@ (8103bf8 <HAL_MMC_GetCardExtCSD+0x1f4>)
 8103bde:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->State = HAL_MMC_STATE_READY;
 8103be0:	68fb      	ldr	r3, [r7, #12]
 8103be2:	2201      	movs	r2, #1
 8103be4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  }

  return HAL_OK;
 8103be8:	2300      	movs	r3, #0
}
 8103bea:	4618      	mov	r0, r3
 8103bec:	3738      	adds	r7, #56	@ 0x38
 8103bee:	46bd      	mov	sp, r7
 8103bf0:	bd80      	pop	{r7, pc}
 8103bf2:	bf00      	nop
 8103bf4:	1fe00fff 	.word	0x1fe00fff
 8103bf8:	18000f3a 	.word	0x18000f3a

08103bfc <HAL_MMC_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_ConfigWideBusOperation(MMC_HandleTypeDef *hmmc, uint32_t WideMode)
{
 8103bfc:	b5b0      	push	{r4, r5, r7, lr}
 8103bfe:	b08c      	sub	sp, #48	@ 0x30
 8103c00:	af02      	add	r7, sp, #8
 8103c02:	6078      	str	r0, [r7, #4]
 8103c04:	6039      	str	r1, [r7, #0]
  uint32_t count;
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t response = 0U;
 8103c06:	2300      	movs	r3, #0
 8103c08:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hmmc->State = HAL_MMC_STATE_BUSY;
 8103c0a:	687b      	ldr	r3, [r7, #4]
 8103c0c:	2203      	movs	r2, #3
 8103c0e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Check and update the power class if needed */
  if ((hmmc->Instance->CLKCR & SDMMC_CLKCR_BUSSPEED) != 0U)
 8103c12:	687b      	ldr	r3, [r7, #4]
 8103c14:	681b      	ldr	r3, [r3, #0]
 8103c16:	685b      	ldr	r3, [r3, #4]
 8103c18:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8103c1c:	2b00      	cmp	r3, #0
 8103c1e:	d014      	beq.n	8103c4a <HAL_MMC_ConfigWideBusOperation+0x4e>
  {
    if ((hmmc->Instance->CLKCR & SDMMC_CLKCR_DDR) != 0U)
 8103c20:	687b      	ldr	r3, [r7, #4]
 8103c22:	681b      	ldr	r3, [r3, #0]
 8103c24:	685b      	ldr	r3, [r3, #4]
 8103c26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8103c2a:	2b00      	cmp	r3, #0
 8103c2c:	d006      	beq.n	8103c3c <HAL_MMC_ConfigWideBusOperation+0x40>
    {
      errorstate = MMC_PwrClassUpdate(hmmc, WideMode, SDMMC_SPEED_MODE_DDR);
 8103c2e:	2204      	movs	r2, #4
 8103c30:	6839      	ldr	r1, [r7, #0]
 8103c32:	6878      	ldr	r0, [r7, #4]
 8103c34:	f000 faf0 	bl	8104218 <MMC_PwrClassUpdate>
 8103c38:	6238      	str	r0, [r7, #32]
 8103c3a:	e00c      	b.n	8103c56 <HAL_MMC_ConfigWideBusOperation+0x5a>
    }
    else
    {
      errorstate = MMC_PwrClassUpdate(hmmc, WideMode, SDMMC_SPEED_MODE_HIGH);
 8103c3c:	2202      	movs	r2, #2
 8103c3e:	6839      	ldr	r1, [r7, #0]
 8103c40:	6878      	ldr	r0, [r7, #4]
 8103c42:	f000 fae9 	bl	8104218 <MMC_PwrClassUpdate>
 8103c46:	6238      	str	r0, [r7, #32]
 8103c48:	e005      	b.n	8103c56 <HAL_MMC_ConfigWideBusOperation+0x5a>
    }
  }
  else
  {
    errorstate = MMC_PwrClassUpdate(hmmc, WideMode, SDMMC_SPEED_MODE_DEFAULT);
 8103c4a:	2201      	movs	r2, #1
 8103c4c:	6839      	ldr	r1, [r7, #0]
 8103c4e:	6878      	ldr	r0, [r7, #4]
 8103c50:	f000 fae2 	bl	8104218 <MMC_PwrClassUpdate>
 8103c54:	6238      	str	r0, [r7, #32]
  }

  if (errorstate == HAL_MMC_ERROR_NONE)
 8103c56:	6a3b      	ldr	r3, [r7, #32]
 8103c58:	2b00      	cmp	r3, #0
 8103c5a:	d17b      	bne.n	8103d54 <HAL_MMC_ConfigWideBusOperation+0x158>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8103c5c:	683b      	ldr	r3, [r7, #0]
 8103c5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8103c62:	d107      	bne.n	8103c74 <HAL_MMC_ConfigWideBusOperation+0x78>
    {
      errorstate = SDMMC_CmdSwitch(hmmc->Instance, 0x03B70200U);
 8103c64:	687b      	ldr	r3, [r7, #4]
 8103c66:	681b      	ldr	r3, [r3, #0]
 8103c68:	4946      	ldr	r1, [pc, #280]	@ (8103d84 <HAL_MMC_ConfigWideBusOperation+0x188>)
 8103c6a:	4618      	mov	r0, r3
 8103c6c:	f004 fa73 	bl	8108156 <SDMMC_CmdSwitch>
 8103c70:	6238      	str	r0, [r7, #32]
 8103c72:	e019      	b.n	8103ca8 <HAL_MMC_ConfigWideBusOperation+0xac>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 8103c74:	683b      	ldr	r3, [r7, #0]
 8103c76:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8103c7a:	d107      	bne.n	8103c8c <HAL_MMC_ConfigWideBusOperation+0x90>
    {
      errorstate = SDMMC_CmdSwitch(hmmc->Instance, 0x03B70100U);
 8103c7c:	687b      	ldr	r3, [r7, #4]
 8103c7e:	681b      	ldr	r3, [r3, #0]
 8103c80:	4941      	ldr	r1, [pc, #260]	@ (8103d88 <HAL_MMC_ConfigWideBusOperation+0x18c>)
 8103c82:	4618      	mov	r0, r3
 8103c84:	f004 fa67 	bl	8108156 <SDMMC_CmdSwitch>
 8103c88:	6238      	str	r0, [r7, #32]
 8103c8a:	e00d      	b.n	8103ca8 <HAL_MMC_ConfigWideBusOperation+0xac>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8103c8c:	683b      	ldr	r3, [r7, #0]
 8103c8e:	2b00      	cmp	r3, #0
 8103c90:	d107      	bne.n	8103ca2 <HAL_MMC_ConfigWideBusOperation+0xa6>
    {
      errorstate = SDMMC_CmdSwitch(hmmc->Instance, 0x03B70000U);
 8103c92:	687b      	ldr	r3, [r7, #4]
 8103c94:	681b      	ldr	r3, [r3, #0]
 8103c96:	493d      	ldr	r1, [pc, #244]	@ (8103d8c <HAL_MMC_ConfigWideBusOperation+0x190>)
 8103c98:	4618      	mov	r0, r3
 8103c9a:	f004 fa5c 	bl	8108156 <SDMMC_CmdSwitch>
 8103c9e:	6238      	str	r0, [r7, #32]
 8103ca0:	e002      	b.n	8103ca8 <HAL_MMC_ConfigWideBusOperation+0xac>
    }
    else
    {
      /* WideMode is not a valid argument*/
      errorstate = HAL_MMC_ERROR_PARAM;
 8103ca2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8103ca6:	623b      	str	r3, [r7, #32]
    }

    /* Check for switch error and violation of the trial number of sending CMD 13 */
    if (errorstate == HAL_MMC_ERROR_NONE)
 8103ca8:	6a3b      	ldr	r3, [r7, #32]
 8103caa:	2b00      	cmp	r3, #0
 8103cac:	d152      	bne.n	8103d54 <HAL_MMC_ConfigWideBusOperation+0x158>
    {
      /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
      count = SDMMC_MAX_TRIAL;
 8103cae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8103cb2:	627b      	str	r3, [r7, #36]	@ 0x24
      do
      {
        errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 8103cb4:	687b      	ldr	r3, [r7, #4]
 8103cb6:	681a      	ldr	r2, [r3, #0]
 8103cb8:	687b      	ldr	r3, [r7, #4]
 8103cba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8103cbc:	041b      	lsls	r3, r3, #16
 8103cbe:	4619      	mov	r1, r3
 8103cc0:	4610      	mov	r0, r2
 8103cc2:	f004 fa05 	bl	81080d0 <SDMMC_CmdSendStatus>
 8103cc6:	6238      	str	r0, [r7, #32]
        if (errorstate != HAL_MMC_ERROR_NONE)
 8103cc8:	6a3b      	ldr	r3, [r7, #32]
 8103cca:	2b00      	cmp	r3, #0
 8103ccc:	d112      	bne.n	8103cf4 <HAL_MMC_ConfigWideBusOperation+0xf8>
        {
          break;
        }

        /* Get command response */
        response = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 8103cce:	687b      	ldr	r3, [r7, #4]
 8103cd0:	681b      	ldr	r3, [r3, #0]
 8103cd2:	2100      	movs	r1, #0
 8103cd4:	4618      	mov	r0, r3
 8103cd6:	f004 f8f4 	bl	8107ec2 <SDMMC_GetResponse>
 8103cda:	61f8      	str	r0, [r7, #28]
        count--;
 8103cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8103cde:	3b01      	subs	r3, #1
 8103ce0:	627b      	str	r3, [r7, #36]	@ 0x24
      } while (((response & 0x100U) == 0U) && (count != 0U));
 8103ce2:	69fb      	ldr	r3, [r7, #28]
 8103ce4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8103ce8:	2b00      	cmp	r3, #0
 8103cea:	d104      	bne.n	8103cf6 <HAL_MMC_ConfigWideBusOperation+0xfa>
 8103cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8103cee:	2b00      	cmp	r3, #0
 8103cf0:	d1e0      	bne.n	8103cb4 <HAL_MMC_ConfigWideBusOperation+0xb8>
 8103cf2:	e000      	b.n	8103cf6 <HAL_MMC_ConfigWideBusOperation+0xfa>
          break;
 8103cf4:	bf00      	nop

      /* Check the status after the switch command execution */
      if ((count != 0U) && (errorstate == HAL_MMC_ERROR_NONE))
 8103cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8103cf8:	2b00      	cmp	r3, #0
 8103cfa:	d025      	beq.n	8103d48 <HAL_MMC_ConfigWideBusOperation+0x14c>
 8103cfc:	6a3b      	ldr	r3, [r7, #32]
 8103cfe:	2b00      	cmp	r3, #0
 8103d00:	d122      	bne.n	8103d48 <HAL_MMC_ConfigWideBusOperation+0x14c>
      {
        /* Check the bit SWITCH_ERROR of the device status */
        if ((response & 0x80U) != 0U)
 8103d02:	69fb      	ldr	r3, [r7, #28]
 8103d04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8103d08:	2b00      	cmp	r3, #0
 8103d0a:	d003      	beq.n	8103d14 <HAL_MMC_ConfigWideBusOperation+0x118>
        {
          errorstate = SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8103d0c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8103d10:	623b      	str	r3, [r7, #32]
        if ((response & 0x80U) != 0U)
 8103d12:	e01f      	b.n	8103d54 <HAL_MMC_ConfigWideBusOperation+0x158>
        }
        else
        {
          /* Configure the SDMMC peripheral */
          Init = hmmc->Init;
 8103d14:	687b      	ldr	r3, [r7, #4]
 8103d16:	f107 0408 	add.w	r4, r7, #8
 8103d1a:	1d1d      	adds	r5, r3, #4
 8103d1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8103d1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8103d20:	682b      	ldr	r3, [r5, #0]
 8103d22:	6023      	str	r3, [r4, #0]
          Init.BusWide = WideMode;
 8103d24:	683b      	ldr	r3, [r7, #0]
 8103d26:	613b      	str	r3, [r7, #16]
          (void)SDMMC_Init(hmmc->Instance, Init);
 8103d28:	687b      	ldr	r3, [r7, #4]
 8103d2a:	681c      	ldr	r4, [r3, #0]
 8103d2c:	466a      	mov	r2, sp
 8103d2e:	f107 0314 	add.w	r3, r7, #20
 8103d32:	e893 0003 	ldmia.w	r3, {r0, r1}
 8103d36:	e882 0003 	stmia.w	r2, {r0, r1}
 8103d3a:	f107 0308 	add.w	r3, r7, #8
 8103d3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8103d40:	4620      	mov	r0, r4
 8103d42:	f004 f831 	bl	8107da8 <SDMMC_Init>
        if ((response & 0x80U) != 0U)
 8103d46:	e005      	b.n	8103d54 <HAL_MMC_ConfigWideBusOperation+0x158>
        }
      }
      else if (count == 0U)
 8103d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8103d4a:	2b00      	cmp	r3, #0
 8103d4c:	d102      	bne.n	8103d54 <HAL_MMC_ConfigWideBusOperation+0x158>
      {
        errorstate = SDMMC_ERROR_TIMEOUT;
 8103d4e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8103d52:	623b      	str	r3, [r7, #32]
      }
    }
  }

  /* Change State */
  hmmc->State = HAL_MMC_STATE_READY;
 8103d54:	687b      	ldr	r3, [r7, #4]
 8103d56:	2201      	movs	r2, #1
 8103d58:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (errorstate != HAL_MMC_ERROR_NONE)
 8103d5c:	6a3b      	ldr	r3, [r7, #32]
 8103d5e:	2b00      	cmp	r3, #0
 8103d60:	d00b      	beq.n	8103d7a <HAL_MMC_ConfigWideBusOperation+0x17e>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8103d62:	687b      	ldr	r3, [r7, #4]
 8103d64:	681b      	ldr	r3, [r3, #0]
 8103d66:	4a0a      	ldr	r2, [pc, #40]	@ (8103d90 <HAL_MMC_ConfigWideBusOperation+0x194>)
 8103d68:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= errorstate;
 8103d6a:	687b      	ldr	r3, [r7, #4]
 8103d6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8103d6e:	6a3b      	ldr	r3, [r7, #32]
 8103d70:	431a      	orrs	r2, r3
 8103d72:	687b      	ldr	r3, [r7, #4]
 8103d74:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8103d76:	2301      	movs	r3, #1
 8103d78:	e000      	b.n	8103d7c <HAL_MMC_ConfigWideBusOperation+0x180>
  }

  return HAL_OK;
 8103d7a:	2300      	movs	r3, #0
}
 8103d7c:	4618      	mov	r0, r3
 8103d7e:	3728      	adds	r7, #40	@ 0x28
 8103d80:	46bd      	mov	sp, r7
 8103d82:	bdb0      	pop	{r4, r5, r7, pc}
 8103d84:	03b70200 	.word	0x03b70200
 8103d88:	03b70100 	.word	0x03b70100
 8103d8c:	03b70000 	.word	0x03b70000
 8103d90:	1fe00fff 	.word	0x1fe00fff

08103d94 <MMC_InitCard>:
  * @brief  Initializes the mmc card.
  * @param  hmmc: Pointer to MMC handle
  * @retval MMC Card error state
  */
static uint32_t MMC_InitCard(MMC_HandleTypeDef *hmmc)
{
 8103d94:	b5b0      	push	{r4, r5, r7, lr}
 8103d96:	b096      	sub	sp, #88	@ 0x58
 8103d98:	af02      	add	r7, sp, #8
 8103d9a:	6078      	str	r0, [r7, #4]
  HAL_MMC_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t mmc_rca = 2U;
 8103d9c:	2302      	movs	r3, #2
 8103d9e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  MMC_InitTypeDef Init;

  /* Check the power State */
  if (SDMMC_GetPowerState(hmmc->Instance) == 0U)
 8103da2:	687b      	ldr	r3, [r7, #4]
 8103da4:	681b      	ldr	r3, [r3, #0]
 8103da6:	4618      	mov	r0, r3
 8103da8:	f004 f846 	bl	8107e38 <SDMMC_GetPowerState>
 8103dac:	4603      	mov	r3, r0
 8103dae:	2b00      	cmp	r3, #0
 8103db0:	d102      	bne.n	8103db8 <MMC_InitCard+0x24>
  {
    /* Power off */
    return HAL_MMC_ERROR_REQUEST_NOT_APPLICABLE;
 8103db2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8103db6:	e0e6      	b.n	8103f86 <MMC_InitCard+0x1f2>
  }

  /* Send CMD2 ALL_SEND_CID */
  errorstate = SDMMC_CmdSendCID(hmmc->Instance);
 8103db8:	687b      	ldr	r3, [r7, #4]
 8103dba:	681b      	ldr	r3, [r3, #0]
 8103dbc:	4618      	mov	r0, r3
 8103dbe:	f004 f923 	bl	8108008 <SDMMC_CmdSendCID>
 8103dc2:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8103dc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8103dc6:	2b00      	cmp	r3, #0
 8103dc8:	d001      	beq.n	8103dce <MMC_InitCard+0x3a>
  {
    return errorstate;
 8103dca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8103dcc:	e0db      	b.n	8103f86 <MMC_InitCard+0x1f2>
  }
  else
  {
    /* Get Card identification number data */
    hmmc->CID[0U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 8103dce:	687b      	ldr	r3, [r7, #4]
 8103dd0:	681b      	ldr	r3, [r3, #0]
 8103dd2:	2100      	movs	r1, #0
 8103dd4:	4618      	mov	r0, r3
 8103dd6:	f004 f874 	bl	8107ec2 <SDMMC_GetResponse>
 8103dda:	4602      	mov	r2, r0
 8103ddc:	687b      	ldr	r3, [r7, #4]
 8103dde:	669a      	str	r2, [r3, #104]	@ 0x68
    hmmc->CID[1U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP2);
 8103de0:	687b      	ldr	r3, [r7, #4]
 8103de2:	681b      	ldr	r3, [r3, #0]
 8103de4:	2104      	movs	r1, #4
 8103de6:	4618      	mov	r0, r3
 8103de8:	f004 f86b 	bl	8107ec2 <SDMMC_GetResponse>
 8103dec:	4602      	mov	r2, r0
 8103dee:	687b      	ldr	r3, [r7, #4]
 8103df0:	66da      	str	r2, [r3, #108]	@ 0x6c
    hmmc->CID[2U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP3);
 8103df2:	687b      	ldr	r3, [r7, #4]
 8103df4:	681b      	ldr	r3, [r3, #0]
 8103df6:	2108      	movs	r1, #8
 8103df8:	4618      	mov	r0, r3
 8103dfa:	f004 f862 	bl	8107ec2 <SDMMC_GetResponse>
 8103dfe:	4602      	mov	r2, r0
 8103e00:	687b      	ldr	r3, [r7, #4]
 8103e02:	671a      	str	r2, [r3, #112]	@ 0x70
    hmmc->CID[3U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP4);
 8103e04:	687b      	ldr	r3, [r7, #4]
 8103e06:	681b      	ldr	r3, [r3, #0]
 8103e08:	210c      	movs	r1, #12
 8103e0a:	4618      	mov	r0, r3
 8103e0c:	f004 f859 	bl	8107ec2 <SDMMC_GetResponse>
 8103e10:	4602      	mov	r2, r0
 8103e12:	687b      	ldr	r3, [r7, #4]
 8103e14:	675a      	str	r2, [r3, #116]	@ 0x74
  }

  /* Send CMD3 SET_REL_ADDR with RCA = 2 (should be greater than 1) */
  /* MMC Card publishes its RCA. */
  errorstate = SDMMC_CmdSetRelAddMmc(hmmc->Instance, mmc_rca);
 8103e16:	687b      	ldr	r3, [r7, #4]
 8103e18:	681b      	ldr	r3, [r3, #0]
 8103e1a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8103e1e:	4611      	mov	r1, r2
 8103e20:	4618      	mov	r0, r3
 8103e22:	f004 f930 	bl	8108086 <SDMMC_CmdSetRelAddMmc>
 8103e26:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8103e28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8103e2a:	2b00      	cmp	r3, #0
 8103e2c:	d001      	beq.n	8103e32 <MMC_InitCard+0x9e>
  {
    return errorstate;
 8103e2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8103e30:	e0a9      	b.n	8103f86 <MMC_InitCard+0x1f2>
  }

  /* Get the MMC card RCA */
  hmmc->MmcCard.RelCardAdd = mmc_rca;
 8103e32:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8103e36:	687b      	ldr	r3, [r7, #4]
 8103e38:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Send CMD9 SEND_CSD with argument as card's RCA */
  errorstate = SDMMC_CmdSendCSD(hmmc->Instance, (uint32_t)(hmmc->MmcCard.RelCardAdd << 16U));
 8103e3a:	687b      	ldr	r3, [r7, #4]
 8103e3c:	681a      	ldr	r2, [r3, #0]
 8103e3e:	687b      	ldr	r3, [r7, #4]
 8103e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8103e42:	041b      	lsls	r3, r3, #16
 8103e44:	4619      	mov	r1, r3
 8103e46:	4610      	mov	r0, r2
 8103e48:	f004 f8fd 	bl	8108046 <SDMMC_CmdSendCSD>
 8103e4c:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8103e4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8103e50:	2b00      	cmp	r3, #0
 8103e52:	d001      	beq.n	8103e58 <MMC_InitCard+0xc4>
  {
    return errorstate;
 8103e54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8103e56:	e096      	b.n	8103f86 <MMC_InitCard+0x1f2>
  }
  else
  {
    /* Get Card Specific Data */
    hmmc->CSD[0U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 8103e58:	687b      	ldr	r3, [r7, #4]
 8103e5a:	681b      	ldr	r3, [r3, #0]
 8103e5c:	2100      	movs	r1, #0
 8103e5e:	4618      	mov	r0, r3
 8103e60:	f004 f82f 	bl	8107ec2 <SDMMC_GetResponse>
 8103e64:	4602      	mov	r2, r0
 8103e66:	687b      	ldr	r3, [r7, #4]
 8103e68:	659a      	str	r2, [r3, #88]	@ 0x58
    hmmc->CSD[1U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP2);
 8103e6a:	687b      	ldr	r3, [r7, #4]
 8103e6c:	681b      	ldr	r3, [r3, #0]
 8103e6e:	2104      	movs	r1, #4
 8103e70:	4618      	mov	r0, r3
 8103e72:	f004 f826 	bl	8107ec2 <SDMMC_GetResponse>
 8103e76:	4602      	mov	r2, r0
 8103e78:	687b      	ldr	r3, [r7, #4]
 8103e7a:	65da      	str	r2, [r3, #92]	@ 0x5c
    hmmc->CSD[2U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP3);
 8103e7c:	687b      	ldr	r3, [r7, #4]
 8103e7e:	681b      	ldr	r3, [r3, #0]
 8103e80:	2108      	movs	r1, #8
 8103e82:	4618      	mov	r0, r3
 8103e84:	f004 f81d 	bl	8107ec2 <SDMMC_GetResponse>
 8103e88:	4602      	mov	r2, r0
 8103e8a:	687b      	ldr	r3, [r7, #4]
 8103e8c:	661a      	str	r2, [r3, #96]	@ 0x60
    hmmc->CSD[3U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP4);
 8103e8e:	687b      	ldr	r3, [r7, #4]
 8103e90:	681b      	ldr	r3, [r3, #0]
 8103e92:	210c      	movs	r1, #12
 8103e94:	4618      	mov	r0, r3
 8103e96:	f004 f814 	bl	8107ec2 <SDMMC_GetResponse>
 8103e9a:	4602      	mov	r2, r0
 8103e9c:	687b      	ldr	r3, [r7, #4]
 8103e9e:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  /* Get the Card Class */
  hmmc->MmcCard.Class = (SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP2) >> 20U);
 8103ea0:	687b      	ldr	r3, [r7, #4]
 8103ea2:	681b      	ldr	r3, [r3, #0]
 8103ea4:	2104      	movs	r1, #4
 8103ea6:	4618      	mov	r0, r3
 8103ea8:	f004 f80b 	bl	8107ec2 <SDMMC_GetResponse>
 8103eac:	4603      	mov	r3, r0
 8103eae:	0d1a      	lsrs	r2, r3, #20
 8103eb0:	687b      	ldr	r3, [r7, #4]
 8103eb2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 8103eb4:	687b      	ldr	r3, [r7, #4]
 8103eb6:	681a      	ldr	r2, [r3, #0]
 8103eb8:	687b      	ldr	r3, [r7, #4]
 8103eba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8103ebc:	041b      	lsls	r3, r3, #16
 8103ebe:	4619      	mov	r1, r3
 8103ec0:	4610      	mov	r0, r2
 8103ec2:	f004 f860 	bl	8107f86 <SDMMC_CmdSelDesel>
 8103ec6:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8103ec8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8103eca:	2b00      	cmp	r3, #0
 8103ecc:	d001      	beq.n	8103ed2 <MMC_InitCard+0x13e>
  {
    return errorstate;
 8103ece:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8103ed0:	e059      	b.n	8103f86 <MMC_InitCard+0x1f2>
  }

  /* Get CSD parameters */
  if (HAL_MMC_GetCardCSD(hmmc, &CSD) != HAL_OK)
 8103ed2:	f107 031c 	add.w	r3, r7, #28
 8103ed6:	4619      	mov	r1, r3
 8103ed8:	6878      	ldr	r0, [r7, #4]
 8103eda:	f7ff fbef 	bl	81036bc <HAL_MMC_GetCardCSD>
 8103ede:	4603      	mov	r3, r0
 8103ee0:	2b00      	cmp	r3, #0
 8103ee2:	d002      	beq.n	8103eea <MMC_InitCard+0x156>
  {
    return hmmc->ErrorCode;
 8103ee4:	687b      	ldr	r3, [r7, #4]
 8103ee6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8103ee8:	e04d      	b.n	8103f86 <MMC_InitCard+0x1f2>
  }

  /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 8103eea:	687b      	ldr	r3, [r7, #4]
 8103eec:	681a      	ldr	r2, [r3, #0]
 8103eee:	687b      	ldr	r3, [r7, #4]
 8103ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8103ef2:	041b      	lsls	r3, r3, #16
 8103ef4:	4619      	mov	r1, r3
 8103ef6:	4610      	mov	r0, r2
 8103ef8:	f004 f8ea 	bl	81080d0 <SDMMC_CmdSendStatus>
 8103efc:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8103efe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8103f00:	2b00      	cmp	r3, #0
 8103f02:	d005      	beq.n	8103f10 <MMC_InitCard+0x17c>
  {
    hmmc->ErrorCode |= errorstate;
 8103f04:	687b      	ldr	r3, [r7, #4]
 8103f06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8103f08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8103f0a:	431a      	orrs	r2, r3
 8103f0c:	687b      	ldr	r3, [r7, #4]
 8103f0e:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Get Extended CSD parameters */
  if (HAL_MMC_GetCardExtCSD(hmmc, hmmc->Ext_CSD, SDMMC_DATATIMEOUT) != HAL_OK)
 8103f10:	687b      	ldr	r3, [r7, #4]
 8103f12:	3378      	adds	r3, #120	@ 0x78
 8103f14:	f04f 32ff 	mov.w	r2, #4294967295
 8103f18:	4619      	mov	r1, r3
 8103f1a:	6878      	ldr	r0, [r7, #4]
 8103f1c:	f7ff fd72 	bl	8103a04 <HAL_MMC_GetCardExtCSD>
 8103f20:	4603      	mov	r3, r0
 8103f22:	2b00      	cmp	r3, #0
 8103f24:	d002      	beq.n	8103f2c <MMC_InitCard+0x198>
  {
    return hmmc->ErrorCode;
 8103f26:	687b      	ldr	r3, [r7, #4]
 8103f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8103f2a:	e02c      	b.n	8103f86 <MMC_InitCard+0x1f2>
  }

  /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 8103f2c:	687b      	ldr	r3, [r7, #4]
 8103f2e:	681a      	ldr	r2, [r3, #0]
 8103f30:	687b      	ldr	r3, [r7, #4]
 8103f32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8103f34:	041b      	lsls	r3, r3, #16
 8103f36:	4619      	mov	r1, r3
 8103f38:	4610      	mov	r0, r2
 8103f3a:	f004 f8c9 	bl	81080d0 <SDMMC_CmdSendStatus>
 8103f3e:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8103f40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8103f42:	2b00      	cmp	r3, #0
 8103f44:	d005      	beq.n	8103f52 <MMC_InitCard+0x1be>
  {
    hmmc->ErrorCode |= errorstate;
 8103f46:	687b      	ldr	r3, [r7, #4]
 8103f48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8103f4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8103f4c:	431a      	orrs	r2, r3
 8103f4e:	687b      	ldr	r3, [r7, #4]
 8103f50:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Configure the SDMMC peripheral */
  Init = hmmc->Init;
 8103f52:	687b      	ldr	r3, [r7, #4]
 8103f54:	f107 0408 	add.w	r4, r7, #8
 8103f58:	1d1d      	adds	r5, r3, #4
 8103f5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8103f5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8103f5e:	682b      	ldr	r3, [r5, #0]
 8103f60:	6023      	str	r3, [r4, #0]
  Init.BusWide = SDMMC_BUS_WIDE_1B;
 8103f62:	2300      	movs	r3, #0
 8103f64:	613b      	str	r3, [r7, #16]
  (void)SDMMC_Init(hmmc->Instance, Init);
 8103f66:	687b      	ldr	r3, [r7, #4]
 8103f68:	681c      	ldr	r4, [r3, #0]
 8103f6a:	466a      	mov	r2, sp
 8103f6c:	f107 0314 	add.w	r3, r7, #20
 8103f70:	e893 0003 	ldmia.w	r3, {r0, r1}
 8103f74:	e882 0003 	stmia.w	r2, {r0, r1}
 8103f78:	f107 0308 	add.w	r3, r7, #8
 8103f7c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8103f7e:	4620      	mov	r0, r4
 8103f80:	f003 ff12 	bl	8107da8 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_MMC_ERROR_NONE;
 8103f84:	2300      	movs	r3, #0
}
 8103f86:	4618      	mov	r0, r3
 8103f88:	3750      	adds	r7, #80	@ 0x50
 8103f8a:	46bd      	mov	sp, r7
 8103f8c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08103f90 <MMC_PowerON>:
  *         in the MMC handle.
  * @param  hmmc: Pointer to MMC handle
  * @retval error state
  */
static uint32_t MMC_PowerON(MMC_HandleTypeDef *hmmc)
{
 8103f90:	b580      	push	{r7, lr}
 8103f92:	b086      	sub	sp, #24
 8103f94:	af00      	add	r7, sp, #0
 8103f96:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8103f98:	2300      	movs	r3, #0
 8103f9a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8103f9c:	2300      	movs	r3, #0
 8103f9e:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 8103fa0:	2300      	movs	r3, #0
 8103fa2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hmmc->Instance);
 8103fa4:	687b      	ldr	r3, [r7, #4]
 8103fa6:	681b      	ldr	r3, [r3, #0]
 8103fa8:	4618      	mov	r0, r3
 8103faa:	f004 f80f 	bl	8107fcc <SDMMC_CmdGoIdleState>
 8103fae:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_MMC_ERROR_NONE)
 8103fb0:	68fb      	ldr	r3, [r7, #12]
 8103fb2:	2b00      	cmp	r3, #0
 8103fb4:	d027      	beq.n	8104006 <MMC_PowerON+0x76>
  {
    return errorstate;
 8103fb6:	68fb      	ldr	r3, [r7, #12]
 8103fb8:	e034      	b.n	8104024 <MMC_PowerON+0x94>
  }

  while (validvoltage == 0U)
  {
    if (count++ == SDMMC_MAX_VOLT_TRIAL)
 8103fba:	68bb      	ldr	r3, [r7, #8]
 8103fbc:	1c5a      	adds	r2, r3, #1
 8103fbe:	60ba      	str	r2, [r7, #8]
 8103fc0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8103fc4:	4293      	cmp	r3, r2
 8103fc6:	d102      	bne.n	8103fce <MMC_PowerON+0x3e>
    {
      return HAL_MMC_ERROR_INVALID_VOLTRANGE;
 8103fc8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8103fcc:	e02a      	b.n	8104024 <MMC_PowerON+0x94>
    }

    /* SEND CMD1 APP_CMD with voltage range as argument */
    errorstate = SDMMC_CmdOpCondition(hmmc->Instance, MMC_VOLTAGE_RANGE);
 8103fce:	687b      	ldr	r3, [r7, #4]
 8103fd0:	681b      	ldr	r3, [r3, #0]
 8103fd2:	4916      	ldr	r1, [pc, #88]	@ (810402c <MMC_PowerON+0x9c>)
 8103fd4:	4618      	mov	r0, r3
 8103fd6:	f004 f89e 	bl	8108116 <SDMMC_CmdOpCondition>
 8103fda:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_MMC_ERROR_NONE)
 8103fdc:	68fb      	ldr	r3, [r7, #12]
 8103fde:	2b00      	cmp	r3, #0
 8103fe0:	d002      	beq.n	8103fe8 <MMC_PowerON+0x58>
    {
      return HAL_MMC_ERROR_UNSUPPORTED_FEATURE;
 8103fe2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8103fe6:	e01d      	b.n	8104024 <MMC_PowerON+0x94>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 8103fe8:	687b      	ldr	r3, [r7, #4]
 8103fea:	681b      	ldr	r3, [r3, #0]
 8103fec:	2100      	movs	r1, #0
 8103fee:	4618      	mov	r0, r3
 8103ff0:	f003 ff67 	bl	8107ec2 <SDMMC_GetResponse>
 8103ff4:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8103ff6:	697b      	ldr	r3, [r7, #20]
 8103ff8:	0fdb      	lsrs	r3, r3, #31
 8103ffa:	2b01      	cmp	r3, #1
 8103ffc:	d101      	bne.n	8104002 <MMC_PowerON+0x72>
 8103ffe:	2301      	movs	r3, #1
 8104000:	e000      	b.n	8104004 <MMC_PowerON+0x74>
 8104002:	2300      	movs	r3, #0
 8104004:	613b      	str	r3, [r7, #16]
  while (validvoltage == 0U)
 8104006:	693b      	ldr	r3, [r7, #16]
 8104008:	2b00      	cmp	r3, #0
 810400a:	d0d6      	beq.n	8103fba <MMC_PowerON+0x2a>
  }

  /* When power routine is finished and command returns valid voltage */
  if (((response & (0xFF000000U)) >> 24) == 0xC0U)
 810400c:	697b      	ldr	r3, [r7, #20]
 810400e:	0e1b      	lsrs	r3, r3, #24
 8104010:	2bc0      	cmp	r3, #192	@ 0xc0
 8104012:	d103      	bne.n	810401c <MMC_PowerON+0x8c>
  {
    hmmc->MmcCard.CardType = MMC_HIGH_CAPACITY_CARD;
 8104014:	687b      	ldr	r3, [r7, #4]
 8104016:	2201      	movs	r2, #1
 8104018:	63da      	str	r2, [r3, #60]	@ 0x3c
 810401a:	e002      	b.n	8104022 <MMC_PowerON+0x92>
  }
  else
  {
    hmmc->MmcCard.CardType = MMC_LOW_CAPACITY_CARD;
 810401c:	687b      	ldr	r3, [r7, #4]
 810401e:	2200      	movs	r2, #0
 8104020:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  return HAL_MMC_ERROR_NONE;
 8104022:	2300      	movs	r3, #0
}
 8104024:	4618      	mov	r0, r3
 8104026:	3718      	adds	r7, #24
 8104028:	46bd      	mov	sp, r7
 810402a:	bd80      	pop	{r7, pc}
 810402c:	c0ff8000 	.word	0xc0ff8000

08104030 <MMC_ReadExtCSD>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef MMC_ReadExtCSD(MMC_HandleTypeDef *hmmc, uint32_t *pFieldData,
                                        uint16_t FieldIndex, uint32_t Timeout)
{
 8104030:	b580      	push	{r7, lr}
 8104032:	b090      	sub	sp, #64	@ 0x40
 8104034:	af00      	add	r7, sp, #0
 8104036:	60f8      	str	r0, [r7, #12]
 8104038:	60b9      	str	r1, [r7, #8]
 810403a:	603b      	str	r3, [r7, #0]
 810403c:	4613      	mov	r3, r2
 810403e:	80fb      	strh	r3, [r7, #6]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8104040:	f7fd fd68 	bl	8101b14 <HAL_GetTick>
 8104044:	6378      	str	r0, [r7, #52]	@ 0x34
  uint32_t count;
  uint32_t i = 0;
 8104046:	2300      	movs	r3, #0
 8104048:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t tmp_data;

  hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 810404a:	68fb      	ldr	r3, [r7, #12]
 810404c:	2200      	movs	r2, #0
 810404e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize data control register */
  hmmc->Instance->DCTRL = 0;
 8104050:	68fb      	ldr	r3, [r7, #12]
 8104052:	681b      	ldr	r3, [r3, #0]
 8104054:	2200      	movs	r2, #0
 8104056:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Configure the MMC DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8104058:	f04f 33ff 	mov.w	r3, #4294967295
 810405c:	617b      	str	r3, [r7, #20]
  config.DataLength    = MMC_BLOCKSIZE;
 810405e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8104062:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8104064:	2390      	movs	r3, #144	@ 0x90
 8104066:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8104068:	2302      	movs	r3, #2
 810406a:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 810406c:	2300      	movs	r3, #0
 810406e:	627b      	str	r3, [r7, #36]	@ 0x24
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8104070:	2301      	movs	r3, #1
 8104072:	62bb      	str	r3, [r7, #40]	@ 0x28
  (void)SDMMC_ConfigData(hmmc->Instance, &config);
 8104074:	68fb      	ldr	r3, [r7, #12]
 8104076:	681b      	ldr	r3, [r3, #0]
 8104078:	f107 0214 	add.w	r2, r7, #20
 810407c:	4611      	mov	r1, r2
 810407e:	4618      	mov	r0, r3
 8104080:	f003 ff32 	bl	8107ee8 <SDMMC_ConfigData>

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdSendEXTCSD(hmmc->Instance, 0);
 8104084:	68fb      	ldr	r3, [r7, #12]
 8104086:	681b      	ldr	r3, [r3, #0]
 8104088:	2100      	movs	r1, #0
 810408a:	4618      	mov	r0, r3
 810408c:	f004 f886 	bl	810819c <SDMMC_CmdSendEXTCSD>
 8104090:	6338      	str	r0, [r7, #48]	@ 0x30
  if (errorstate != HAL_MMC_ERROR_NONE)
 8104092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104094:	2b00      	cmp	r3, #0
 8104096:	d04e      	beq.n	8104136 <MMC_ReadExtCSD+0x106>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8104098:	68fb      	ldr	r3, [r7, #12]
 810409a:	681b      	ldr	r3, [r3, #0]
 810409c:	4a5c      	ldr	r2, [pc, #368]	@ (8104210 <MMC_ReadExtCSD+0x1e0>)
 810409e:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= errorstate;
 81040a0:	68fb      	ldr	r3, [r7, #12]
 81040a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 81040a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81040a6:	431a      	orrs	r2, r3
 81040a8:	68fb      	ldr	r3, [r7, #12]
 81040aa:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 81040ac:	68fb      	ldr	r3, [r7, #12]
 81040ae:	2201      	movs	r2, #1
 81040b0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 81040b4:	2301      	movs	r3, #1
 81040b6:	e0a6      	b.n	8104206 <MMC_ReadExtCSD+0x1d6>

  /* Poll on SDMMC flags */
  while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
                             SDMMC_FLAG_DATAEND))
  {
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXFIFOHF))
 81040b8:	68fb      	ldr	r3, [r7, #12]
 81040ba:	681b      	ldr	r3, [r3, #0]
 81040bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81040be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 81040c2:	2b00      	cmp	r3, #0
 81040c4:	d01c      	beq.n	8104100 <MMC_ReadExtCSD+0xd0>
    {
      /* Read data from SDMMC Rx FIFO */
      for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 81040c6:	2300      	movs	r3, #0
 81040c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81040ca:	e013      	b.n	81040f4 <MMC_ReadExtCSD+0xc4>
      {
        tmp_data = SDMMC_ReadFIFO(hmmc->Instance);
 81040cc:	68fb      	ldr	r3, [r7, #12]
 81040ce:	681b      	ldr	r3, [r3, #0]
 81040d0:	4618      	mov	r0, r3
 81040d2:	f003 fe93 	bl	8107dfc <SDMMC_ReadFIFO>
 81040d6:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* eg : SEC_COUNT   : FieldIndex = 212 => i+count = 53 */
        /*      DEVICE_TYPE : FieldIndex = 196 => i+count = 49 */
        if ((i + count) == ((uint32_t)FieldIndex / 4U))
 81040d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 81040da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81040dc:	4413      	add	r3, r2
 81040de:	88fa      	ldrh	r2, [r7, #6]
 81040e0:	0892      	lsrs	r2, r2, #2
 81040e2:	b292      	uxth	r2, r2
 81040e4:	4293      	cmp	r3, r2
 81040e6:	d102      	bne.n	81040ee <MMC_ReadExtCSD+0xbe>
        {
          *pFieldData = tmp_data;
 81040e8:	68bb      	ldr	r3, [r7, #8]
 81040ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 81040ec:	601a      	str	r2, [r3, #0]
      for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 81040ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81040f0:	3301      	adds	r3, #1
 81040f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81040f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 81040f6:	2b07      	cmp	r3, #7
 81040f8:	d9e8      	bls.n	81040cc <MMC_ReadExtCSD+0x9c>
        }
      }
      i += 8U;
 81040fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81040fc:	3308      	adds	r3, #8
 81040fe:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8104100:	f7fd fd08 	bl	8101b14 <HAL_GetTick>
 8104104:	4602      	mov	r2, r0
 8104106:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104108:	1ad3      	subs	r3, r2, r3
 810410a:	683a      	ldr	r2, [r7, #0]
 810410c:	429a      	cmp	r2, r3
 810410e:	d902      	bls.n	8104116 <MMC_ReadExtCSD+0xe6>
 8104110:	683b      	ldr	r3, [r7, #0]
 8104112:	2b00      	cmp	r3, #0
 8104114:	d10f      	bne.n	8104136 <MMC_ReadExtCSD+0x106>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8104116:	68fb      	ldr	r3, [r7, #12]
 8104118:	681b      	ldr	r3, [r3, #0]
 810411a:	4a3d      	ldr	r2, [pc, #244]	@ (8104210 <MMC_ReadExtCSD+0x1e0>)
 810411c:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_TIMEOUT;
 810411e:	68fb      	ldr	r3, [r7, #12]
 8104120:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8104122:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8104126:	68fb      	ldr	r3, [r7, #12]
 8104128:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 810412a:	68fb      	ldr	r3, [r7, #12]
 810412c:	2201      	movs	r2, #1
 810412e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 8104132:	2303      	movs	r3, #3
 8104134:	e067      	b.n	8104206 <MMC_ReadExtCSD+0x1d6>
  while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 8104136:	68fb      	ldr	r3, [r7, #12]
 8104138:	681b      	ldr	r3, [r3, #0]
 810413a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810413c:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8104140:	2b00      	cmp	r3, #0
 8104142:	d0b9      	beq.n	81040b8 <MMC_ReadExtCSD+0x88>
    }
  }

  /* Get error state */
  if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DTIMEOUT))
 8104144:	68fb      	ldr	r3, [r7, #12]
 8104146:	681b      	ldr	r3, [r3, #0]
 8104148:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810414a:	f003 0308 	and.w	r3, r3, #8
 810414e:	2b00      	cmp	r3, #0
 8104150:	d00f      	beq.n	8104172 <MMC_ReadExtCSD+0x142>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8104152:	68fb      	ldr	r3, [r7, #12]
 8104154:	681b      	ldr	r3, [r3, #0]
 8104156:	4a2e      	ldr	r2, [pc, #184]	@ (8104210 <MMC_ReadExtCSD+0x1e0>)
 8104158:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_TIMEOUT;
 810415a:	68fb      	ldr	r3, [r7, #12]
 810415c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810415e:	f043 0208 	orr.w	r2, r3, #8
 8104162:	68fb      	ldr	r3, [r7, #12]
 8104164:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 8104166:	68fb      	ldr	r3, [r7, #12]
 8104168:	2201      	movs	r2, #1
 810416a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 810416e:	2301      	movs	r3, #1
 8104170:	e049      	b.n	8104206 <MMC_ReadExtCSD+0x1d6>
  }
  else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DCRCFAIL))
 8104172:	68fb      	ldr	r3, [r7, #12]
 8104174:	681b      	ldr	r3, [r3, #0]
 8104176:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8104178:	f003 0302 	and.w	r3, r3, #2
 810417c:	2b00      	cmp	r3, #0
 810417e:	d00f      	beq.n	81041a0 <MMC_ReadExtCSD+0x170>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8104180:	68fb      	ldr	r3, [r7, #12]
 8104182:	681b      	ldr	r3, [r3, #0]
 8104184:	4a22      	ldr	r2, [pc, #136]	@ (8104210 <MMC_ReadExtCSD+0x1e0>)
 8104186:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_CRC_FAIL;
 8104188:	68fb      	ldr	r3, [r7, #12]
 810418a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810418c:	f043 0202 	orr.w	r2, r3, #2
 8104190:	68fb      	ldr	r3, [r7, #12]
 8104192:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 8104194:	68fb      	ldr	r3, [r7, #12]
 8104196:	2201      	movs	r2, #1
 8104198:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 810419c:	2301      	movs	r3, #1
 810419e:	e032      	b.n	8104206 <MMC_ReadExtCSD+0x1d6>
  }
  else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR))
 81041a0:	68fb      	ldr	r3, [r7, #12]
 81041a2:	681b      	ldr	r3, [r3, #0]
 81041a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81041a6:	f003 0320 	and.w	r3, r3, #32
 81041aa:	2b00      	cmp	r3, #0
 81041ac:	d00f      	beq.n	81041ce <MMC_ReadExtCSD+0x19e>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 81041ae:	68fb      	ldr	r3, [r7, #12]
 81041b0:	681b      	ldr	r3, [r3, #0]
 81041b2:	4a17      	ldr	r2, [pc, #92]	@ (8104210 <MMC_ReadExtCSD+0x1e0>)
 81041b4:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_RX_OVERRUN;
 81041b6:	68fb      	ldr	r3, [r7, #12]
 81041b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81041ba:	f043 0220 	orr.w	r2, r3, #32
 81041be:	68fb      	ldr	r3, [r7, #12]
 81041c0:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 81041c2:	68fb      	ldr	r3, [r7, #12]
 81041c4:	2201      	movs	r2, #1
 81041c6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 81041ca:	2301      	movs	r3, #1
 81041cc:	e01b      	b.n	8104206 <MMC_ReadExtCSD+0x1d6>
  {
    /* Nothing to do */
  }

  /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16));
 81041ce:	68fb      	ldr	r3, [r7, #12]
 81041d0:	681a      	ldr	r2, [r3, #0]
 81041d2:	68fb      	ldr	r3, [r7, #12]
 81041d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81041d6:	041b      	lsls	r3, r3, #16
 81041d8:	4619      	mov	r1, r3
 81041da:	4610      	mov	r0, r2
 81041dc:	f003 ff78 	bl	81080d0 <SDMMC_CmdSendStatus>
 81041e0:	6338      	str	r0, [r7, #48]	@ 0x30
  if (errorstate != HAL_MMC_ERROR_NONE)
 81041e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81041e4:	2b00      	cmp	r3, #0
 81041e6:	d005      	beq.n	81041f4 <MMC_ReadExtCSD+0x1c4>
  {
    hmmc->ErrorCode |= errorstate;
 81041e8:	68fb      	ldr	r3, [r7, #12]
 81041ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 81041ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81041ee:	431a      	orrs	r2, r3
 81041f0:	68fb      	ldr	r3, [r7, #12]
 81041f2:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Clear all the static flags */
  __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_DATA_FLAGS);
 81041f4:	68fb      	ldr	r3, [r7, #12]
 81041f6:	681b      	ldr	r3, [r3, #0]
 81041f8:	4a06      	ldr	r2, [pc, #24]	@ (8104214 <MMC_ReadExtCSD+0x1e4>)
 81041fa:	639a      	str	r2, [r3, #56]	@ 0x38

  hmmc->State = HAL_MMC_STATE_READY;
 81041fc:	68fb      	ldr	r3, [r7, #12]
 81041fe:	2201      	movs	r2, #1
 8104200:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8104204:	2300      	movs	r3, #0
}
 8104206:	4618      	mov	r0, r3
 8104208:	3740      	adds	r7, #64	@ 0x40
 810420a:	46bd      	mov	sp, r7
 810420c:	bd80      	pop	{r7, pc}
 810420e:	bf00      	nop
 8104210:	1fe00fff 	.word	0x1fe00fff
 8104214:	18000f3a 	.word	0x18000f3a

08104218 <MMC_PwrClassUpdate>:
  * @param  Wide Wide of MMC bus
  * @param  Speed Speed of the MMC bus
  * @retval MMC Card error state
  */
static uint32_t MMC_PwrClassUpdate(MMC_HandleTypeDef *hmmc, uint32_t Wide, uint32_t Speed)
{
 8104218:	b580      	push	{r7, lr}
 810421a:	b08a      	sub	sp, #40	@ 0x28
 810421c:	af00      	add	r7, sp, #0
 810421e:	60f8      	str	r0, [r7, #12]
 8104220:	60b9      	str	r1, [r7, #8]
 8104222:	607a      	str	r2, [r7, #4]
  uint32_t count;
  uint32_t response = 0U;
 8104224:	2300      	movs	r3, #0
 8104226:	623b      	str	r3, [r7, #32]
  uint32_t errorstate = HAL_MMC_ERROR_NONE;
 8104228:	2300      	movs	r3, #0
 810422a:	61fb      	str	r3, [r7, #28]
  uint32_t power_class;
  uint32_t supported_pwr_class;

  if ((Wide == SDMMC_BUS_WIDE_8B) || (Wide == SDMMC_BUS_WIDE_4B))
 810422c:	68bb      	ldr	r3, [r7, #8]
 810422e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8104232:	d004      	beq.n	810423e <MMC_PwrClassUpdate+0x26>
 8104234:	68bb      	ldr	r3, [r7, #8]
 8104236:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 810423a:	f040 8088 	bne.w	810434e <MMC_PwrClassUpdate+0x136>
  {
    power_class = 0U; /* Default value after power-on or software reset */
 810423e:	2300      	movs	r3, #0
 8104240:	617b      	str	r3, [r7, #20]

    /* Read the PowerClass field of the Extended CSD register */
    if (MMC_ReadExtCSD(hmmc, &power_class, 187, SDMMC_DATATIMEOUT) != HAL_OK) /* Field POWER_CLASS [187] */
 8104242:	f107 0114 	add.w	r1, r7, #20
 8104246:	f04f 33ff 	mov.w	r3, #4294967295
 810424a:	22bb      	movs	r2, #187	@ 0xbb
 810424c:	68f8      	ldr	r0, [r7, #12]
 810424e:	f7ff feef 	bl	8104030 <MMC_ReadExtCSD>
 8104252:	4603      	mov	r3, r0
 8104254:	2b00      	cmp	r3, #0
 8104256:	d003      	beq.n	8104260 <MMC_PwrClassUpdate+0x48>
    {
      errorstate = SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8104258:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 810425c:	61fb      	str	r3, [r7, #28]
 810425e:	e002      	b.n	8104266 <MMC_PwrClassUpdate+0x4e>
    }
    else
    {
      power_class = ((power_class >> 24U) & 0x000000FFU);
 8104260:	697b      	ldr	r3, [r7, #20]
 8104262:	0e1b      	lsrs	r3, r3, #24
 8104264:	617b      	str	r3, [r7, #20]
    }

    /* Get the supported PowerClass field of the Extended CSD register */
    if (Speed == SDMMC_SPEED_MODE_DDR)
 8104266:	687b      	ldr	r3, [r7, #4]
 8104268:	2b04      	cmp	r3, #4
 810426a:	d105      	bne.n	8104278 <MMC_PwrClassUpdate+0x60>
    {
      /* Field PWR_CL_DDR_52_xxx [238 or 239] */
      supported_pwr_class = ((hmmc->Ext_CSD[(MMC_EXT_CSD_PWR_CL_DDR_52_INDEX / 4)] >> MMC_EXT_CSD_PWR_CL_DDR_52_POS) &
 810426c:	68fb      	ldr	r3, [r7, #12]
 810426e:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 8104272:	0e1b      	lsrs	r3, r3, #24
 8104274:	61bb      	str	r3, [r7, #24]
 8104276:	e00e      	b.n	8104296 <MMC_PwrClassUpdate+0x7e>
                             0x000000FFU);
    }
    else if (Speed == SDMMC_SPEED_MODE_HIGH)
 8104278:	687b      	ldr	r3, [r7, #4]
 810427a:	2b02      	cmp	r3, #2
 810427c:	d106      	bne.n	810428c <MMC_PwrClassUpdate+0x74>
    {
      /* Field PWR_CL_52_xxx [200 or 202] */
      supported_pwr_class = ((hmmc->Ext_CSD[(MMC_EXT_CSD_PWR_CL_52_INDEX / 4)] >> MMC_EXT_CSD_PWR_CL_52_POS) &
 810427e:	68fb      	ldr	r3, [r7, #12]
 8104280:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8104284:	0c1b      	lsrs	r3, r3, #16
 8104286:	b2db      	uxtb	r3, r3
 8104288:	61bb      	str	r3, [r7, #24]
 810428a:	e004      	b.n	8104296 <MMC_PwrClassUpdate+0x7e>
                             0x000000FFU);
    }
    else
    {
      /* Field PWR_CL_26_xxx [201 or 203] */
      supported_pwr_class = ((hmmc->Ext_CSD[(MMC_EXT_CSD_PWR_CL_26_INDEX / 4)] >> MMC_EXT_CSD_PWR_CL_26_POS) &
 810428c:	68fb      	ldr	r3, [r7, #12]
 810428e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8104292:	0e1b      	lsrs	r3, r3, #24
 8104294:	61bb      	str	r3, [r7, #24]
                             0x000000FFU);
    }

    if (errorstate == HAL_MMC_ERROR_NONE)
 8104296:	69fb      	ldr	r3, [r7, #28]
 8104298:	2b00      	cmp	r3, #0
 810429a:	d158      	bne.n	810434e <MMC_PwrClassUpdate+0x136>
    {
      if (Wide == SDMMC_BUS_WIDE_8B)
 810429c:	68bb      	ldr	r3, [r7, #8]
 810429e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 81042a2:	d102      	bne.n	81042aa <MMC_PwrClassUpdate+0x92>
      {
        /* Bit [7:4]: power class for 8-bits bus configuration - Bit [3:0]: power class for 4-bits bus configuration */
        supported_pwr_class = (supported_pwr_class >> 4U);
 81042a4:	69bb      	ldr	r3, [r7, #24]
 81042a6:	091b      	lsrs	r3, r3, #4
 81042a8:	61bb      	str	r3, [r7, #24]
      }

      if ((power_class & 0x0FU) != (supported_pwr_class & 0x0FU))
 81042aa:	697a      	ldr	r2, [r7, #20]
 81042ac:	69bb      	ldr	r3, [r7, #24]
 81042ae:	4053      	eors	r3, r2
 81042b0:	f003 030f 	and.w	r3, r3, #15
 81042b4:	2b00      	cmp	r3, #0
 81042b6:	d04a      	beq.n	810434e <MMC_PwrClassUpdate+0x136>
      {
        /* Need to change current power class */
        errorstate = SDMMC_CmdSwitch(hmmc->Instance, (0x03BB0000U | ((supported_pwr_class & 0x0FU) << 8U)));
 81042b8:	68fb      	ldr	r3, [r7, #12]
 81042ba:	681a      	ldr	r2, [r3, #0]
 81042bc:	69bb      	ldr	r3, [r7, #24]
 81042be:	021b      	lsls	r3, r3, #8
 81042c0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 81042c4:	f043 736e 	orr.w	r3, r3, #62390272	@ 0x3b80000
 81042c8:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 81042cc:	4619      	mov	r1, r3
 81042ce:	4610      	mov	r0, r2
 81042d0:	f003 ff41 	bl	8108156 <SDMMC_CmdSwitch>
 81042d4:	61f8      	str	r0, [r7, #28]

        if (errorstate == HAL_MMC_ERROR_NONE)
 81042d6:	69fb      	ldr	r3, [r7, #28]
 81042d8:	2b00      	cmp	r3, #0
 81042da:	d138      	bne.n	810434e <MMC_PwrClassUpdate+0x136>
        {
          /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
          count = SDMMC_MAX_TRIAL;
 81042dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 81042e0:	627b      	str	r3, [r7, #36]	@ 0x24
          do
          {
            errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 81042e2:	68fb      	ldr	r3, [r7, #12]
 81042e4:	681a      	ldr	r2, [r3, #0]
 81042e6:	68fb      	ldr	r3, [r7, #12]
 81042e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81042ea:	041b      	lsls	r3, r3, #16
 81042ec:	4619      	mov	r1, r3
 81042ee:	4610      	mov	r0, r2
 81042f0:	f003 feee 	bl	81080d0 <SDMMC_CmdSendStatus>
 81042f4:	61f8      	str	r0, [r7, #28]
            if (errorstate != HAL_MMC_ERROR_NONE)
 81042f6:	69fb      	ldr	r3, [r7, #28]
 81042f8:	2b00      	cmp	r3, #0
 81042fa:	d112      	bne.n	8104322 <MMC_PwrClassUpdate+0x10a>
            {
              break;
            }

            /* Get command response */
            response = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 81042fc:	68fb      	ldr	r3, [r7, #12]
 81042fe:	681b      	ldr	r3, [r3, #0]
 8104300:	2100      	movs	r1, #0
 8104302:	4618      	mov	r0, r3
 8104304:	f003 fddd 	bl	8107ec2 <SDMMC_GetResponse>
 8104308:	6238      	str	r0, [r7, #32]
            count--;
 810430a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810430c:	3b01      	subs	r3, #1
 810430e:	627b      	str	r3, [r7, #36]	@ 0x24
          } while (((response & 0x100U) == 0U) && (count != 0U));
 8104310:	6a3b      	ldr	r3, [r7, #32]
 8104312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8104316:	2b00      	cmp	r3, #0
 8104318:	d104      	bne.n	8104324 <MMC_PwrClassUpdate+0x10c>
 810431a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810431c:	2b00      	cmp	r3, #0
 810431e:	d1e0      	bne.n	81042e2 <MMC_PwrClassUpdate+0xca>
 8104320:	e000      	b.n	8104324 <MMC_PwrClassUpdate+0x10c>
              break;
 8104322:	bf00      	nop

          /* Check the status after the switch command execution */
          if ((count != 0U) && (errorstate == HAL_MMC_ERROR_NONE))
 8104324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8104326:	2b00      	cmp	r3, #0
 8104328:	d00b      	beq.n	8104342 <MMC_PwrClassUpdate+0x12a>
 810432a:	69fb      	ldr	r3, [r7, #28]
 810432c:	2b00      	cmp	r3, #0
 810432e:	d108      	bne.n	8104342 <MMC_PwrClassUpdate+0x12a>
          {
            /* Check the bit SWITCH_ERROR of the device status */
            if ((response & 0x80U) != 0U)
 8104330:	6a3b      	ldr	r3, [r7, #32]
 8104332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8104336:	2b00      	cmp	r3, #0
 8104338:	d009      	beq.n	810434e <MMC_PwrClassUpdate+0x136>
            {
              errorstate = SDMMC_ERROR_UNSUPPORTED_FEATURE;
 810433a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 810433e:	61fb      	str	r3, [r7, #28]
            if ((response & 0x80U) != 0U)
 8104340:	e005      	b.n	810434e <MMC_PwrClassUpdate+0x136>
            }
          }
          else if (count == 0U)
 8104342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8104344:	2b00      	cmp	r3, #0
 8104346:	d102      	bne.n	810434e <MMC_PwrClassUpdate+0x136>
          {
            errorstate = SDMMC_ERROR_TIMEOUT;
 8104348:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 810434c:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return errorstate;
 810434e:	69fb      	ldr	r3, [r7, #28]
}
 8104350:	4618      	mov	r0, r3
 8104352:	3728      	adds	r7, #40	@ 0x28
 8104354:	46bd      	mov	sp, r7
 8104356:	bd80      	pop	{r7, pc}

08104358 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8104358:	b580      	push	{r7, lr}
 810435a:	b086      	sub	sp, #24
 810435c:	af02      	add	r7, sp, #8
 810435e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8104360:	687b      	ldr	r3, [r7, #4]
 8104362:	2b00      	cmp	r3, #0
 8104364:	d101      	bne.n	810436a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8104366:	2301      	movs	r3, #1
 8104368:	e0fe      	b.n	8104568 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 810436a:	687b      	ldr	r3, [r7, #4]
 810436c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8104370:	b2db      	uxtb	r3, r3
 8104372:	2b00      	cmp	r3, #0
 8104374:	d106      	bne.n	8104384 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8104376:	687b      	ldr	r3, [r7, #4]
 8104378:	2200      	movs	r2, #0
 810437a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 810437e:	6878      	ldr	r0, [r7, #4]
 8104380:	f7fd fa78 	bl	8101874 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8104384:	687b      	ldr	r3, [r7, #4]
 8104386:	2203      	movs	r2, #3
 8104388:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 810438c:	687b      	ldr	r3, [r7, #4]
 810438e:	681b      	ldr	r3, [r3, #0]
 8104390:	4618      	mov	r0, r3
 8104392:	f004 f942 	bl	810861a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8104396:	687b      	ldr	r3, [r7, #4]
 8104398:	6818      	ldr	r0, [r3, #0]
 810439a:	687b      	ldr	r3, [r7, #4]
 810439c:	7c1a      	ldrb	r2, [r3, #16]
 810439e:	f88d 2000 	strb.w	r2, [sp]
 81043a2:	3304      	adds	r3, #4
 81043a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 81043a6:	f004 f8c7 	bl	8108538 <USB_CoreInit>
 81043aa:	4603      	mov	r3, r0
 81043ac:	2b00      	cmp	r3, #0
 81043ae:	d005      	beq.n	81043bc <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 81043b0:	687b      	ldr	r3, [r7, #4]
 81043b2:	2202      	movs	r2, #2
 81043b4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 81043b8:	2301      	movs	r3, #1
 81043ba:	e0d5      	b.n	8104568 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 81043bc:	687b      	ldr	r3, [r7, #4]
 81043be:	681b      	ldr	r3, [r3, #0]
 81043c0:	2100      	movs	r1, #0
 81043c2:	4618      	mov	r0, r3
 81043c4:	f004 f93a 	bl	810863c <USB_SetCurrentMode>
 81043c8:	4603      	mov	r3, r0
 81043ca:	2b00      	cmp	r3, #0
 81043cc:	d005      	beq.n	81043da <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 81043ce:	687b      	ldr	r3, [r7, #4]
 81043d0:	2202      	movs	r2, #2
 81043d2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 81043d6:	2301      	movs	r3, #1
 81043d8:	e0c6      	b.n	8104568 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 81043da:	2300      	movs	r3, #0
 81043dc:	73fb      	strb	r3, [r7, #15]
 81043de:	e04a      	b.n	8104476 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 81043e0:	7bfa      	ldrb	r2, [r7, #15]
 81043e2:	6879      	ldr	r1, [r7, #4]
 81043e4:	4613      	mov	r3, r2
 81043e6:	00db      	lsls	r3, r3, #3
 81043e8:	4413      	add	r3, r2
 81043ea:	009b      	lsls	r3, r3, #2
 81043ec:	440b      	add	r3, r1
 81043ee:	3315      	adds	r3, #21
 81043f0:	2201      	movs	r2, #1
 81043f2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 81043f4:	7bfa      	ldrb	r2, [r7, #15]
 81043f6:	6879      	ldr	r1, [r7, #4]
 81043f8:	4613      	mov	r3, r2
 81043fa:	00db      	lsls	r3, r3, #3
 81043fc:	4413      	add	r3, r2
 81043fe:	009b      	lsls	r3, r3, #2
 8104400:	440b      	add	r3, r1
 8104402:	3314      	adds	r3, #20
 8104404:	7bfa      	ldrb	r2, [r7, #15]
 8104406:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8104408:	7bfa      	ldrb	r2, [r7, #15]
 810440a:	7bfb      	ldrb	r3, [r7, #15]
 810440c:	b298      	uxth	r0, r3
 810440e:	6879      	ldr	r1, [r7, #4]
 8104410:	4613      	mov	r3, r2
 8104412:	00db      	lsls	r3, r3, #3
 8104414:	4413      	add	r3, r2
 8104416:	009b      	lsls	r3, r3, #2
 8104418:	440b      	add	r3, r1
 810441a:	332e      	adds	r3, #46	@ 0x2e
 810441c:	4602      	mov	r2, r0
 810441e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8104420:	7bfa      	ldrb	r2, [r7, #15]
 8104422:	6879      	ldr	r1, [r7, #4]
 8104424:	4613      	mov	r3, r2
 8104426:	00db      	lsls	r3, r3, #3
 8104428:	4413      	add	r3, r2
 810442a:	009b      	lsls	r3, r3, #2
 810442c:	440b      	add	r3, r1
 810442e:	3318      	adds	r3, #24
 8104430:	2200      	movs	r2, #0
 8104432:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8104434:	7bfa      	ldrb	r2, [r7, #15]
 8104436:	6879      	ldr	r1, [r7, #4]
 8104438:	4613      	mov	r3, r2
 810443a:	00db      	lsls	r3, r3, #3
 810443c:	4413      	add	r3, r2
 810443e:	009b      	lsls	r3, r3, #2
 8104440:	440b      	add	r3, r1
 8104442:	331c      	adds	r3, #28
 8104444:	2200      	movs	r2, #0
 8104446:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8104448:	7bfa      	ldrb	r2, [r7, #15]
 810444a:	6879      	ldr	r1, [r7, #4]
 810444c:	4613      	mov	r3, r2
 810444e:	00db      	lsls	r3, r3, #3
 8104450:	4413      	add	r3, r2
 8104452:	009b      	lsls	r3, r3, #2
 8104454:	440b      	add	r3, r1
 8104456:	3320      	adds	r3, #32
 8104458:	2200      	movs	r2, #0
 810445a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 810445c:	7bfa      	ldrb	r2, [r7, #15]
 810445e:	6879      	ldr	r1, [r7, #4]
 8104460:	4613      	mov	r3, r2
 8104462:	00db      	lsls	r3, r3, #3
 8104464:	4413      	add	r3, r2
 8104466:	009b      	lsls	r3, r3, #2
 8104468:	440b      	add	r3, r1
 810446a:	3324      	adds	r3, #36	@ 0x24
 810446c:	2200      	movs	r2, #0
 810446e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8104470:	7bfb      	ldrb	r3, [r7, #15]
 8104472:	3301      	adds	r3, #1
 8104474:	73fb      	strb	r3, [r7, #15]
 8104476:	687b      	ldr	r3, [r7, #4]
 8104478:	791b      	ldrb	r3, [r3, #4]
 810447a:	7bfa      	ldrb	r2, [r7, #15]
 810447c:	429a      	cmp	r2, r3
 810447e:	d3af      	bcc.n	81043e0 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8104480:	2300      	movs	r3, #0
 8104482:	73fb      	strb	r3, [r7, #15]
 8104484:	e044      	b.n	8104510 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8104486:	7bfa      	ldrb	r2, [r7, #15]
 8104488:	6879      	ldr	r1, [r7, #4]
 810448a:	4613      	mov	r3, r2
 810448c:	00db      	lsls	r3, r3, #3
 810448e:	4413      	add	r3, r2
 8104490:	009b      	lsls	r3, r3, #2
 8104492:	440b      	add	r3, r1
 8104494:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8104498:	2200      	movs	r2, #0
 810449a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 810449c:	7bfa      	ldrb	r2, [r7, #15]
 810449e:	6879      	ldr	r1, [r7, #4]
 81044a0:	4613      	mov	r3, r2
 81044a2:	00db      	lsls	r3, r3, #3
 81044a4:	4413      	add	r3, r2
 81044a6:	009b      	lsls	r3, r3, #2
 81044a8:	440b      	add	r3, r1
 81044aa:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 81044ae:	7bfa      	ldrb	r2, [r7, #15]
 81044b0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 81044b2:	7bfa      	ldrb	r2, [r7, #15]
 81044b4:	6879      	ldr	r1, [r7, #4]
 81044b6:	4613      	mov	r3, r2
 81044b8:	00db      	lsls	r3, r3, #3
 81044ba:	4413      	add	r3, r2
 81044bc:	009b      	lsls	r3, r3, #2
 81044be:	440b      	add	r3, r1
 81044c0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 81044c4:	2200      	movs	r2, #0
 81044c6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 81044c8:	7bfa      	ldrb	r2, [r7, #15]
 81044ca:	6879      	ldr	r1, [r7, #4]
 81044cc:	4613      	mov	r3, r2
 81044ce:	00db      	lsls	r3, r3, #3
 81044d0:	4413      	add	r3, r2
 81044d2:	009b      	lsls	r3, r3, #2
 81044d4:	440b      	add	r3, r1
 81044d6:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 81044da:	2200      	movs	r2, #0
 81044dc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 81044de:	7bfa      	ldrb	r2, [r7, #15]
 81044e0:	6879      	ldr	r1, [r7, #4]
 81044e2:	4613      	mov	r3, r2
 81044e4:	00db      	lsls	r3, r3, #3
 81044e6:	4413      	add	r3, r2
 81044e8:	009b      	lsls	r3, r3, #2
 81044ea:	440b      	add	r3, r1
 81044ec:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 81044f0:	2200      	movs	r2, #0
 81044f2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 81044f4:	7bfa      	ldrb	r2, [r7, #15]
 81044f6:	6879      	ldr	r1, [r7, #4]
 81044f8:	4613      	mov	r3, r2
 81044fa:	00db      	lsls	r3, r3, #3
 81044fc:	4413      	add	r3, r2
 81044fe:	009b      	lsls	r3, r3, #2
 8104500:	440b      	add	r3, r1
 8104502:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8104506:	2200      	movs	r2, #0
 8104508:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 810450a:	7bfb      	ldrb	r3, [r7, #15]
 810450c:	3301      	adds	r3, #1
 810450e:	73fb      	strb	r3, [r7, #15]
 8104510:	687b      	ldr	r3, [r7, #4]
 8104512:	791b      	ldrb	r3, [r3, #4]
 8104514:	7bfa      	ldrb	r2, [r7, #15]
 8104516:	429a      	cmp	r2, r3
 8104518:	d3b5      	bcc.n	8104486 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 810451a:	687b      	ldr	r3, [r7, #4]
 810451c:	6818      	ldr	r0, [r3, #0]
 810451e:	687b      	ldr	r3, [r7, #4]
 8104520:	7c1a      	ldrb	r2, [r3, #16]
 8104522:	f88d 2000 	strb.w	r2, [sp]
 8104526:	3304      	adds	r3, #4
 8104528:	cb0e      	ldmia	r3, {r1, r2, r3}
 810452a:	f004 f8d3 	bl	81086d4 <USB_DevInit>
 810452e:	4603      	mov	r3, r0
 8104530:	2b00      	cmp	r3, #0
 8104532:	d005      	beq.n	8104540 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8104534:	687b      	ldr	r3, [r7, #4]
 8104536:	2202      	movs	r2, #2
 8104538:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 810453c:	2301      	movs	r3, #1
 810453e:	e013      	b.n	8104568 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8104540:	687b      	ldr	r3, [r7, #4]
 8104542:	2200      	movs	r2, #0
 8104544:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8104546:	687b      	ldr	r3, [r7, #4]
 8104548:	2201      	movs	r2, #1
 810454a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 810454e:	687b      	ldr	r3, [r7, #4]
 8104550:	7b1b      	ldrb	r3, [r3, #12]
 8104552:	2b01      	cmp	r3, #1
 8104554:	d102      	bne.n	810455c <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8104556:	6878      	ldr	r0, [r7, #4]
 8104558:	f000 f80a 	bl	8104570 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 810455c:	687b      	ldr	r3, [r7, #4]
 810455e:	681b      	ldr	r3, [r3, #0]
 8104560:	4618      	mov	r0, r3
 8104562:	f004 fa8e 	bl	8108a82 <USB_DevDisconnect>

  return HAL_OK;
 8104566:	2300      	movs	r3, #0
}
 8104568:	4618      	mov	r0, r3
 810456a:	3710      	adds	r7, #16
 810456c:	46bd      	mov	sp, r7
 810456e:	bd80      	pop	{r7, pc}

08104570 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8104570:	b480      	push	{r7}
 8104572:	b085      	sub	sp, #20
 8104574:	af00      	add	r7, sp, #0
 8104576:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8104578:	687b      	ldr	r3, [r7, #4]
 810457a:	681b      	ldr	r3, [r3, #0]
 810457c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 810457e:	687b      	ldr	r3, [r7, #4]
 8104580:	2201      	movs	r2, #1
 8104582:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8104586:	687b      	ldr	r3, [r7, #4]
 8104588:	2200      	movs	r2, #0
 810458a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 810458e:	68fb      	ldr	r3, [r7, #12]
 8104590:	699b      	ldr	r3, [r3, #24]
 8104592:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8104596:	68fb      	ldr	r3, [r7, #12]
 8104598:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 810459a:	68fb      	ldr	r3, [r7, #12]
 810459c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810459e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 81045a2:	f043 0303 	orr.w	r3, r3, #3
 81045a6:	68fa      	ldr	r2, [r7, #12]
 81045a8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 81045aa:	2300      	movs	r3, #0
}
 81045ac:	4618      	mov	r0, r3
 81045ae:	3714      	adds	r7, #20
 81045b0:	46bd      	mov	sp, r7
 81045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81045b6:	4770      	bx	lr

081045b8 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 81045b8:	b580      	push	{r7, lr}
 81045ba:	b084      	sub	sp, #16
 81045bc:	af00      	add	r7, sp, #0
 81045be:	60f8      	str	r0, [r7, #12]
 81045c0:	460b      	mov	r3, r1
 81045c2:	607a      	str	r2, [r7, #4]
 81045c4:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 81045c6:	4b37      	ldr	r3, [pc, #220]	@ (81046a4 <HAL_PWREx_EnterSTOPMode+0xec>)
 81045c8:	681b      	ldr	r3, [r3, #0]
 81045ca:	f023 0201 	bic.w	r2, r3, #1
 81045ce:	4935      	ldr	r1, [pc, #212]	@ (81046a4 <HAL_PWREx_EnterSTOPMode+0xec>)
 81045d0:	68fb      	ldr	r3, [r7, #12]
 81045d2:	4313      	orrs	r3, r2
 81045d4:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 81045d6:	687b      	ldr	r3, [r7, #4]
 81045d8:	2b00      	cmp	r3, #0
 81045da:	d123      	bne.n	8104624 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 81045dc:	f7fd fbce 	bl	8101d7c <HAL_GetCurrentCPUID>
 81045e0:	4603      	mov	r3, r0
 81045e2:	2b03      	cmp	r3, #3
 81045e4:	d158      	bne.n	8104698 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 81045e6:	4b2f      	ldr	r3, [pc, #188]	@ (81046a4 <HAL_PWREx_EnterSTOPMode+0xec>)
 81045e8:	691b      	ldr	r3, [r3, #16]
 81045ea:	4a2e      	ldr	r2, [pc, #184]	@ (81046a4 <HAL_PWREx_EnterSTOPMode+0xec>)
 81045ec:	f023 0301 	bic.w	r3, r3, #1
 81045f0:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81045f2:	4b2d      	ldr	r3, [pc, #180]	@ (81046a8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81045f4:	691b      	ldr	r3, [r3, #16]
 81045f6:	4a2c      	ldr	r2, [pc, #176]	@ (81046a8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81045f8:	f043 0304 	orr.w	r3, r3, #4
 81045fc:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 81045fe:	f3bf 8f4f 	dsb	sy
}
 8104602:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8104604:	f3bf 8f6f 	isb	sy
}
 8104608:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810460a:	7afb      	ldrb	r3, [r7, #11]
 810460c:	2b01      	cmp	r3, #1
 810460e:	d101      	bne.n	8104614 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8104610:	bf30      	wfi
 8104612:	e000      	b.n	8104616 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8104614:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104616:	4b24      	ldr	r3, [pc, #144]	@ (81046a8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104618:	691b      	ldr	r3, [r3, #16]
 810461a:	4a23      	ldr	r2, [pc, #140]	@ (81046a8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810461c:	f023 0304 	bic.w	r3, r3, #4
 8104620:	6113      	str	r3, [r2, #16]
 8104622:	e03c      	b.n	810469e <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8104624:	687b      	ldr	r3, [r7, #4]
 8104626:	2b01      	cmp	r3, #1
 8104628:	d123      	bne.n	8104672 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 810462a:	f7fd fba7 	bl	8101d7c <HAL_GetCurrentCPUID>
 810462e:	4603      	mov	r3, r0
 8104630:	2b01      	cmp	r3, #1
 8104632:	d133      	bne.n	810469c <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8104634:	4b1b      	ldr	r3, [pc, #108]	@ (81046a4 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104636:	695b      	ldr	r3, [r3, #20]
 8104638:	4a1a      	ldr	r2, [pc, #104]	@ (81046a4 <HAL_PWREx_EnterSTOPMode+0xec>)
 810463a:	f023 0302 	bic.w	r3, r3, #2
 810463e:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104640:	4b19      	ldr	r3, [pc, #100]	@ (81046a8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104642:	691b      	ldr	r3, [r3, #16]
 8104644:	4a18      	ldr	r2, [pc, #96]	@ (81046a8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104646:	f043 0304 	orr.w	r3, r3, #4
 810464a:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 810464c:	f3bf 8f4f 	dsb	sy
}
 8104650:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8104652:	f3bf 8f6f 	isb	sy
}
 8104656:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8104658:	7afb      	ldrb	r3, [r7, #11]
 810465a:	2b01      	cmp	r3, #1
 810465c:	d101      	bne.n	8104662 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 810465e:	bf30      	wfi
 8104660:	e000      	b.n	8104664 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8104662:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104664:	4b10      	ldr	r3, [pc, #64]	@ (81046a8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104666:	691b      	ldr	r3, [r3, #16]
 8104668:	4a0f      	ldr	r2, [pc, #60]	@ (81046a8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810466a:	f023 0304 	bic.w	r3, r3, #4
 810466e:	6113      	str	r3, [r2, #16]
 8104670:	e015      	b.n	810469e <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8104672:	f7fd fb83 	bl	8101d7c <HAL_GetCurrentCPUID>
 8104676:	4603      	mov	r3, r0
 8104678:	2b03      	cmp	r3, #3
 810467a:	d106      	bne.n	810468a <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 810467c:	4b09      	ldr	r3, [pc, #36]	@ (81046a4 <HAL_PWREx_EnterSTOPMode+0xec>)
 810467e:	691b      	ldr	r3, [r3, #16]
 8104680:	4a08      	ldr	r2, [pc, #32]	@ (81046a4 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104682:	f023 0304 	bic.w	r3, r3, #4
 8104686:	6113      	str	r3, [r2, #16]
 8104688:	e009      	b.n	810469e <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 810468a:	4b06      	ldr	r3, [pc, #24]	@ (81046a4 <HAL_PWREx_EnterSTOPMode+0xec>)
 810468c:	695b      	ldr	r3, [r3, #20]
 810468e:	4a05      	ldr	r2, [pc, #20]	@ (81046a4 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104690:	f023 0304 	bic.w	r3, r3, #4
 8104694:	6153      	str	r3, [r2, #20]
 8104696:	e002      	b.n	810469e <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8104698:	bf00      	nop
 810469a:	e000      	b.n	810469e <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 810469c:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 810469e:	3710      	adds	r7, #16
 81046a0:	46bd      	mov	sp, r7
 81046a2:	bd80      	pop	{r7, pc}
 81046a4:	58024800 	.word	0x58024800
 81046a8:	e000ed00 	.word	0xe000ed00

081046ac <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 81046ac:	b580      	push	{r7, lr}
 81046ae:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81046b0:	f7fd fb64 	bl	8101d7c <HAL_GetCurrentCPUID>
 81046b4:	4603      	mov	r3, r0
 81046b6:	2b03      	cmp	r3, #3
 81046b8:	d101      	bne.n	81046be <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 81046ba:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 81046bc:	e001      	b.n	81046c2 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 81046be:	bf40      	sev
    __WFE ();
 81046c0:	bf20      	wfe
}
 81046c2:	bf00      	nop
 81046c4:	bd80      	pop	{r7, pc}
	...

081046c8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 81046c8:	b480      	push	{r7}
 81046ca:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 81046cc:	4b05      	ldr	r3, [pc, #20]	@ (81046e4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 81046ce:	68db      	ldr	r3, [r3, #12]
 81046d0:	4a04      	ldr	r2, [pc, #16]	@ (81046e4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 81046d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 81046d6:	60d3      	str	r3, [r2, #12]
}
 81046d8:	bf00      	nop
 81046da:	46bd      	mov	sp, r7
 81046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81046e0:	4770      	bx	lr
 81046e2:	bf00      	nop
 81046e4:	58024800 	.word	0x58024800

081046e8 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 81046e8:	b580      	push	{r7, lr}
 81046ea:	b086      	sub	sp, #24
 81046ec:	af02      	add	r7, sp, #8
 81046ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 81046f0:	f7fd fa10 	bl	8101b14 <HAL_GetTick>
 81046f4:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 81046f6:	687b      	ldr	r3, [r7, #4]
 81046f8:	2b00      	cmp	r3, #0
 81046fa:	d101      	bne.n	8104700 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 81046fc:	2301      	movs	r3, #1
 81046fe:	e061      	b.n	81047c4 <HAL_QSPI_Init+0xdc>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8104700:	687b      	ldr	r3, [r7, #4]
 8104702:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8104706:	b2db      	uxtb	r3, r3
 8104708:	2b00      	cmp	r3, #0
 810470a:	d107      	bne.n	810471c <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 810470c:	6878      	ldr	r0, [r7, #4]
 810470e:	f7fc fd27 	bl	8101160 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8104712:	f241 3188 	movw	r1, #5000	@ 0x1388
 8104716:	6878      	ldr	r0, [r7, #4]
 8104718:	f000 f85a 	bl	81047d0 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 810471c:	687b      	ldr	r3, [r7, #4]
 810471e:	681b      	ldr	r3, [r3, #0]
 8104720:	681b      	ldr	r3, [r3, #0]
 8104722:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8104726:	687b      	ldr	r3, [r7, #4]
 8104728:	689b      	ldr	r3, [r3, #8]
 810472a:	3b01      	subs	r3, #1
 810472c:	021a      	lsls	r2, r3, #8
 810472e:	687b      	ldr	r3, [r7, #4]
 8104730:	681b      	ldr	r3, [r3, #0]
 8104732:	430a      	orrs	r2, r1
 8104734:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8104736:	687b      	ldr	r3, [r7, #4]
 8104738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 810473a:	9300      	str	r3, [sp, #0]
 810473c:	68fb      	ldr	r3, [r7, #12]
 810473e:	2200      	movs	r2, #0
 8104740:	2120      	movs	r1, #32
 8104742:	6878      	ldr	r0, [r7, #4]
 8104744:	f000 f852 	bl	81047ec <QSPI_WaitFlagStateUntilTimeout>
 8104748:	4603      	mov	r3, r0
 810474a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 810474c:	7afb      	ldrb	r3, [r7, #11]
 810474e:	2b00      	cmp	r3, #0
 8104750:	d137      	bne.n	81047c2 <HAL_QSPI_Init+0xda>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8104752:	687b      	ldr	r3, [r7, #4]
 8104754:	681b      	ldr	r3, [r3, #0]
 8104756:	681b      	ldr	r3, [r3, #0]
 8104758:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 810475c:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 8104760:	687a      	ldr	r2, [r7, #4]
 8104762:	6852      	ldr	r2, [r2, #4]
 8104764:	0611      	lsls	r1, r2, #24
 8104766:	687a      	ldr	r2, [r7, #4]
 8104768:	68d2      	ldr	r2, [r2, #12]
 810476a:	4311      	orrs	r1, r2
 810476c:	687a      	ldr	r2, [r7, #4]
 810476e:	69d2      	ldr	r2, [r2, #28]
 8104770:	4311      	orrs	r1, r2
 8104772:	687a      	ldr	r2, [r7, #4]
 8104774:	6a12      	ldr	r2, [r2, #32]
 8104776:	4311      	orrs	r1, r2
 8104778:	687a      	ldr	r2, [r7, #4]
 810477a:	6812      	ldr	r2, [r2, #0]
 810477c:	430b      	orrs	r3, r1
 810477e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8104780:	687b      	ldr	r3, [r7, #4]
 8104782:	681b      	ldr	r3, [r3, #0]
 8104784:	685a      	ldr	r2, [r3, #4]
 8104786:	4b11      	ldr	r3, [pc, #68]	@ (81047cc <HAL_QSPI_Init+0xe4>)
 8104788:	4013      	ands	r3, r2
 810478a:	687a      	ldr	r2, [r7, #4]
 810478c:	6912      	ldr	r2, [r2, #16]
 810478e:	0411      	lsls	r1, r2, #16
 8104790:	687a      	ldr	r2, [r7, #4]
 8104792:	6952      	ldr	r2, [r2, #20]
 8104794:	4311      	orrs	r1, r2
 8104796:	687a      	ldr	r2, [r7, #4]
 8104798:	6992      	ldr	r2, [r2, #24]
 810479a:	4311      	orrs	r1, r2
 810479c:	687a      	ldr	r2, [r7, #4]
 810479e:	6812      	ldr	r2, [r2, #0]
 81047a0:	430b      	orrs	r3, r1
 81047a2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 81047a4:	687b      	ldr	r3, [r7, #4]
 81047a6:	681b      	ldr	r3, [r3, #0]
 81047a8:	681a      	ldr	r2, [r3, #0]
 81047aa:	687b      	ldr	r3, [r7, #4]
 81047ac:	681b      	ldr	r3, [r3, #0]
 81047ae:	f042 0201 	orr.w	r2, r2, #1
 81047b2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 81047b4:	687b      	ldr	r3, [r7, #4]
 81047b6:	2200      	movs	r2, #0
 81047b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 81047ba:	687b      	ldr	r3, [r7, #4]
 81047bc:	2201      	movs	r2, #1
 81047be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 81047c2:	7afb      	ldrb	r3, [r7, #11]
}
 81047c4:	4618      	mov	r0, r3
 81047c6:	3710      	adds	r7, #16
 81047c8:	46bd      	mov	sp, r7
 81047ca:	bd80      	pop	{r7, pc}
 81047cc:	ffe0f8fe 	.word	0xffe0f8fe

081047d0 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 81047d0:	b480      	push	{r7}
 81047d2:	b083      	sub	sp, #12
 81047d4:	af00      	add	r7, sp, #0
 81047d6:	6078      	str	r0, [r7, #4]
 81047d8:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 81047da:	687b      	ldr	r3, [r7, #4]
 81047dc:	683a      	ldr	r2, [r7, #0]
 81047de:	649a      	str	r2, [r3, #72]	@ 0x48
}
 81047e0:	bf00      	nop
 81047e2:	370c      	adds	r7, #12
 81047e4:	46bd      	mov	sp, r7
 81047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81047ea:	4770      	bx	lr

081047ec <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 81047ec:	b580      	push	{r7, lr}
 81047ee:	b084      	sub	sp, #16
 81047f0:	af00      	add	r7, sp, #0
 81047f2:	60f8      	str	r0, [r7, #12]
 81047f4:	60b9      	str	r1, [r7, #8]
 81047f6:	603b      	str	r3, [r7, #0]
 81047f8:	4613      	mov	r3, r2
 81047fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 81047fc:	e01a      	b.n	8104834 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 81047fe:	69bb      	ldr	r3, [r7, #24]
 8104800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104804:	d016      	beq.n	8104834 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8104806:	f7fd f985 	bl	8101b14 <HAL_GetTick>
 810480a:	4602      	mov	r2, r0
 810480c:	683b      	ldr	r3, [r7, #0]
 810480e:	1ad3      	subs	r3, r2, r3
 8104810:	69ba      	ldr	r2, [r7, #24]
 8104812:	429a      	cmp	r2, r3
 8104814:	d302      	bcc.n	810481c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8104816:	69bb      	ldr	r3, [r7, #24]
 8104818:	2b00      	cmp	r3, #0
 810481a:	d10b      	bne.n	8104834 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 810481c:	68fb      	ldr	r3, [r7, #12]
 810481e:	2204      	movs	r2, #4
 8104820:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8104824:	68fb      	ldr	r3, [r7, #12]
 8104826:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8104828:	f043 0201 	orr.w	r2, r3, #1
 810482c:	68fb      	ldr	r3, [r7, #12]
 810482e:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8104830:	2301      	movs	r3, #1
 8104832:	e00e      	b.n	8104852 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8104834:	68fb      	ldr	r3, [r7, #12]
 8104836:	681b      	ldr	r3, [r3, #0]
 8104838:	689a      	ldr	r2, [r3, #8]
 810483a:	68bb      	ldr	r3, [r7, #8]
 810483c:	4013      	ands	r3, r2
 810483e:	2b00      	cmp	r3, #0
 8104840:	bf14      	ite	ne
 8104842:	2301      	movne	r3, #1
 8104844:	2300      	moveq	r3, #0
 8104846:	b2db      	uxtb	r3, r3
 8104848:	461a      	mov	r2, r3
 810484a:	79fb      	ldrb	r3, [r7, #7]
 810484c:	429a      	cmp	r2, r3
 810484e:	d1d6      	bne.n	81047fe <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8104850:	2300      	movs	r3, #0
}
 8104852:	4618      	mov	r0, r3
 8104854:	3710      	adds	r7, #16
 8104856:	46bd      	mov	sp, r7
 8104858:	bd80      	pop	{r7, pc}
	...

0810485c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 810485c:	b480      	push	{r7}
 810485e:	b089      	sub	sp, #36	@ 0x24
 8104860:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8104862:	4bb3      	ldr	r3, [pc, #716]	@ (8104b30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104864:	691b      	ldr	r3, [r3, #16]
 8104866:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 810486a:	2b18      	cmp	r3, #24
 810486c:	f200 8155 	bhi.w	8104b1a <HAL_RCC_GetSysClockFreq+0x2be>
 8104870:	a201      	add	r2, pc, #4	@ (adr r2, 8104878 <HAL_RCC_GetSysClockFreq+0x1c>)
 8104872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104876:	bf00      	nop
 8104878:	081048dd 	.word	0x081048dd
 810487c:	08104b1b 	.word	0x08104b1b
 8104880:	08104b1b 	.word	0x08104b1b
 8104884:	08104b1b 	.word	0x08104b1b
 8104888:	08104b1b 	.word	0x08104b1b
 810488c:	08104b1b 	.word	0x08104b1b
 8104890:	08104b1b 	.word	0x08104b1b
 8104894:	08104b1b 	.word	0x08104b1b
 8104898:	08104903 	.word	0x08104903
 810489c:	08104b1b 	.word	0x08104b1b
 81048a0:	08104b1b 	.word	0x08104b1b
 81048a4:	08104b1b 	.word	0x08104b1b
 81048a8:	08104b1b 	.word	0x08104b1b
 81048ac:	08104b1b 	.word	0x08104b1b
 81048b0:	08104b1b 	.word	0x08104b1b
 81048b4:	08104b1b 	.word	0x08104b1b
 81048b8:	08104909 	.word	0x08104909
 81048bc:	08104b1b 	.word	0x08104b1b
 81048c0:	08104b1b 	.word	0x08104b1b
 81048c4:	08104b1b 	.word	0x08104b1b
 81048c8:	08104b1b 	.word	0x08104b1b
 81048cc:	08104b1b 	.word	0x08104b1b
 81048d0:	08104b1b 	.word	0x08104b1b
 81048d4:	08104b1b 	.word	0x08104b1b
 81048d8:	0810490f 	.word	0x0810490f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81048dc:	4b94      	ldr	r3, [pc, #592]	@ (8104b30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81048de:	681b      	ldr	r3, [r3, #0]
 81048e0:	f003 0320 	and.w	r3, r3, #32
 81048e4:	2b00      	cmp	r3, #0
 81048e6:	d009      	beq.n	81048fc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81048e8:	4b91      	ldr	r3, [pc, #580]	@ (8104b30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81048ea:	681b      	ldr	r3, [r3, #0]
 81048ec:	08db      	lsrs	r3, r3, #3
 81048ee:	f003 0303 	and.w	r3, r3, #3
 81048f2:	4a90      	ldr	r2, [pc, #576]	@ (8104b34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81048f4:	fa22 f303 	lsr.w	r3, r2, r3
 81048f8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 81048fa:	e111      	b.n	8104b20 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 81048fc:	4b8d      	ldr	r3, [pc, #564]	@ (8104b34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81048fe:	61bb      	str	r3, [r7, #24]
      break;
 8104900:	e10e      	b.n	8104b20 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8104902:	4b8d      	ldr	r3, [pc, #564]	@ (8104b38 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8104904:	61bb      	str	r3, [r7, #24]
      break;
 8104906:	e10b      	b.n	8104b20 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8104908:	4b8c      	ldr	r3, [pc, #560]	@ (8104b3c <HAL_RCC_GetSysClockFreq+0x2e0>)
 810490a:	61bb      	str	r3, [r7, #24]
      break;
 810490c:	e108      	b.n	8104b20 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810490e:	4b88      	ldr	r3, [pc, #544]	@ (8104b30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104912:	f003 0303 	and.w	r3, r3, #3
 8104916:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8104918:	4b85      	ldr	r3, [pc, #532]	@ (8104b30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810491a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810491c:	091b      	lsrs	r3, r3, #4
 810491e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8104922:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8104924:	4b82      	ldr	r3, [pc, #520]	@ (8104b30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104928:	f003 0301 	and.w	r3, r3, #1
 810492c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 810492e:	4b80      	ldr	r3, [pc, #512]	@ (8104b30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104930:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8104932:	08db      	lsrs	r3, r3, #3
 8104934:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104938:	68fa      	ldr	r2, [r7, #12]
 810493a:	fb02 f303 	mul.w	r3, r2, r3
 810493e:	ee07 3a90 	vmov	s15, r3
 8104942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104946:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 810494a:	693b      	ldr	r3, [r7, #16]
 810494c:	2b00      	cmp	r3, #0
 810494e:	f000 80e1 	beq.w	8104b14 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8104952:	697b      	ldr	r3, [r7, #20]
 8104954:	2b02      	cmp	r3, #2
 8104956:	f000 8083 	beq.w	8104a60 <HAL_RCC_GetSysClockFreq+0x204>
 810495a:	697b      	ldr	r3, [r7, #20]
 810495c:	2b02      	cmp	r3, #2
 810495e:	f200 80a1 	bhi.w	8104aa4 <HAL_RCC_GetSysClockFreq+0x248>
 8104962:	697b      	ldr	r3, [r7, #20]
 8104964:	2b00      	cmp	r3, #0
 8104966:	d003      	beq.n	8104970 <HAL_RCC_GetSysClockFreq+0x114>
 8104968:	697b      	ldr	r3, [r7, #20]
 810496a:	2b01      	cmp	r3, #1
 810496c:	d056      	beq.n	8104a1c <HAL_RCC_GetSysClockFreq+0x1c0>
 810496e:	e099      	b.n	8104aa4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104970:	4b6f      	ldr	r3, [pc, #444]	@ (8104b30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104972:	681b      	ldr	r3, [r3, #0]
 8104974:	f003 0320 	and.w	r3, r3, #32
 8104978:	2b00      	cmp	r3, #0
 810497a:	d02d      	beq.n	81049d8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810497c:	4b6c      	ldr	r3, [pc, #432]	@ (8104b30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810497e:	681b      	ldr	r3, [r3, #0]
 8104980:	08db      	lsrs	r3, r3, #3
 8104982:	f003 0303 	and.w	r3, r3, #3
 8104986:	4a6b      	ldr	r2, [pc, #428]	@ (8104b34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8104988:	fa22 f303 	lsr.w	r3, r2, r3
 810498c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810498e:	687b      	ldr	r3, [r7, #4]
 8104990:	ee07 3a90 	vmov	s15, r3
 8104994:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104998:	693b      	ldr	r3, [r7, #16]
 810499a:	ee07 3a90 	vmov	s15, r3
 810499e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81049a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81049a6:	4b62      	ldr	r3, [pc, #392]	@ (8104b30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81049a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81049aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81049ae:	ee07 3a90 	vmov	s15, r3
 81049b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81049b6:	ed97 6a02 	vldr	s12, [r7, #8]
 81049ba:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8104b40 <HAL_RCC_GetSysClockFreq+0x2e4>
 81049be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81049c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81049c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81049ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81049ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 81049d2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 81049d6:	e087      	b.n	8104ae8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81049d8:	693b      	ldr	r3, [r7, #16]
 81049da:	ee07 3a90 	vmov	s15, r3
 81049de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81049e2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8104b44 <HAL_RCC_GetSysClockFreq+0x2e8>
 81049e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81049ea:	4b51      	ldr	r3, [pc, #324]	@ (8104b30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81049ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81049ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81049f2:	ee07 3a90 	vmov	s15, r3
 81049f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81049fa:	ed97 6a02 	vldr	s12, [r7, #8]
 81049fe:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8104b40 <HAL_RCC_GetSysClockFreq+0x2e4>
 8104a02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104a06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104a0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104a0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104a12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104a16:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8104a1a:	e065      	b.n	8104ae8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104a1c:	693b      	ldr	r3, [r7, #16]
 8104a1e:	ee07 3a90 	vmov	s15, r3
 8104a22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104a26:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8104b48 <HAL_RCC_GetSysClockFreq+0x2ec>
 8104a2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104a2e:	4b40      	ldr	r3, [pc, #256]	@ (8104b30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104a32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104a36:	ee07 3a90 	vmov	s15, r3
 8104a3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104a3e:	ed97 6a02 	vldr	s12, [r7, #8]
 8104a42:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8104b40 <HAL_RCC_GetSysClockFreq+0x2e4>
 8104a46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104a4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104a4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104a52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104a56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104a5a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8104a5e:	e043      	b.n	8104ae8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104a60:	693b      	ldr	r3, [r7, #16]
 8104a62:	ee07 3a90 	vmov	s15, r3
 8104a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104a6a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8104b4c <HAL_RCC_GetSysClockFreq+0x2f0>
 8104a6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104a72:	4b2f      	ldr	r3, [pc, #188]	@ (8104b30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104a76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104a7a:	ee07 3a90 	vmov	s15, r3
 8104a7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104a82:	ed97 6a02 	vldr	s12, [r7, #8]
 8104a86:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8104b40 <HAL_RCC_GetSysClockFreq+0x2e4>
 8104a8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104a8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104a92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104a96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104a9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104a9e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8104aa2:	e021      	b.n	8104ae8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104aa4:	693b      	ldr	r3, [r7, #16]
 8104aa6:	ee07 3a90 	vmov	s15, r3
 8104aaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104aae:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8104b48 <HAL_RCC_GetSysClockFreq+0x2ec>
 8104ab2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104ab6:	4b1e      	ldr	r3, [pc, #120]	@ (8104b30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104aba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104abe:	ee07 3a90 	vmov	s15, r3
 8104ac2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104ac6:	ed97 6a02 	vldr	s12, [r7, #8]
 8104aca:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8104b40 <HAL_RCC_GetSysClockFreq+0x2e4>
 8104ace:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104ad2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104ad6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104ada:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104ade:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104ae2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8104ae6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8104ae8:	4b11      	ldr	r3, [pc, #68]	@ (8104b30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104aec:	0a5b      	lsrs	r3, r3, #9
 8104aee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8104af2:	3301      	adds	r3, #1
 8104af4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8104af6:	683b      	ldr	r3, [r7, #0]
 8104af8:	ee07 3a90 	vmov	s15, r3
 8104afc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8104b00:	edd7 6a07 	vldr	s13, [r7, #28]
 8104b04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104b08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104b0c:	ee17 3a90 	vmov	r3, s15
 8104b10:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8104b12:	e005      	b.n	8104b20 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8104b14:	2300      	movs	r3, #0
 8104b16:	61bb      	str	r3, [r7, #24]
      break;
 8104b18:	e002      	b.n	8104b20 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8104b1a:	4b07      	ldr	r3, [pc, #28]	@ (8104b38 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8104b1c:	61bb      	str	r3, [r7, #24]
      break;
 8104b1e:	bf00      	nop
  }

  return sysclockfreq;
 8104b20:	69bb      	ldr	r3, [r7, #24]
}
 8104b22:	4618      	mov	r0, r3
 8104b24:	3724      	adds	r7, #36	@ 0x24
 8104b26:	46bd      	mov	sp, r7
 8104b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104b2c:	4770      	bx	lr
 8104b2e:	bf00      	nop
 8104b30:	58024400 	.word	0x58024400
 8104b34:	03d09000 	.word	0x03d09000
 8104b38:	003d0900 	.word	0x003d0900
 8104b3c:	017d7840 	.word	0x017d7840
 8104b40:	46000000 	.word	0x46000000
 8104b44:	4c742400 	.word	0x4c742400
 8104b48:	4a742400 	.word	0x4a742400
 8104b4c:	4bbebc20 	.word	0x4bbebc20

08104b50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8104b50:	b580      	push	{r7, lr}
 8104b52:	b082      	sub	sp, #8
 8104b54:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8104b56:	f7ff fe81 	bl	810485c <HAL_RCC_GetSysClockFreq>
 8104b5a:	4602      	mov	r2, r0
 8104b5c:	4b11      	ldr	r3, [pc, #68]	@ (8104ba4 <HAL_RCC_GetHCLKFreq+0x54>)
 8104b5e:	699b      	ldr	r3, [r3, #24]
 8104b60:	0a1b      	lsrs	r3, r3, #8
 8104b62:	f003 030f 	and.w	r3, r3, #15
 8104b66:	4910      	ldr	r1, [pc, #64]	@ (8104ba8 <HAL_RCC_GetHCLKFreq+0x58>)
 8104b68:	5ccb      	ldrb	r3, [r1, r3]
 8104b6a:	f003 031f 	and.w	r3, r3, #31
 8104b6e:	fa22 f303 	lsr.w	r3, r2, r3
 8104b72:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8104b74:	4b0b      	ldr	r3, [pc, #44]	@ (8104ba4 <HAL_RCC_GetHCLKFreq+0x54>)
 8104b76:	699b      	ldr	r3, [r3, #24]
 8104b78:	f003 030f 	and.w	r3, r3, #15
 8104b7c:	4a0a      	ldr	r2, [pc, #40]	@ (8104ba8 <HAL_RCC_GetHCLKFreq+0x58>)
 8104b7e:	5cd3      	ldrb	r3, [r2, r3]
 8104b80:	f003 031f 	and.w	r3, r3, #31
 8104b84:	687a      	ldr	r2, [r7, #4]
 8104b86:	fa22 f303 	lsr.w	r3, r2, r3
 8104b8a:	4a08      	ldr	r2, [pc, #32]	@ (8104bac <HAL_RCC_GetHCLKFreq+0x5c>)
 8104b8c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8104b8e:	4b07      	ldr	r3, [pc, #28]	@ (8104bac <HAL_RCC_GetHCLKFreq+0x5c>)
 8104b90:	681b      	ldr	r3, [r3, #0]
 8104b92:	4a07      	ldr	r2, [pc, #28]	@ (8104bb0 <HAL_RCC_GetHCLKFreq+0x60>)
 8104b94:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8104b96:	4b05      	ldr	r3, [pc, #20]	@ (8104bac <HAL_RCC_GetHCLKFreq+0x5c>)
 8104b98:	681b      	ldr	r3, [r3, #0]
}
 8104b9a:	4618      	mov	r0, r3
 8104b9c:	3708      	adds	r7, #8
 8104b9e:	46bd      	mov	sp, r7
 8104ba0:	bd80      	pop	{r7, pc}
 8104ba2:	bf00      	nop
 8104ba4:	58024400 	.word	0x58024400
 8104ba8:	08108c1c 	.word	0x08108c1c
 8104bac:	10000004 	.word	0x10000004
 8104bb0:	10000000 	.word	0x10000000

08104bb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8104bb4:	b580      	push	{r7, lr}
 8104bb6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8104bb8:	f7ff ffca 	bl	8104b50 <HAL_RCC_GetHCLKFreq>
 8104bbc:	4602      	mov	r2, r0
 8104bbe:	4b06      	ldr	r3, [pc, #24]	@ (8104bd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8104bc0:	69db      	ldr	r3, [r3, #28]
 8104bc2:	091b      	lsrs	r3, r3, #4
 8104bc4:	f003 0307 	and.w	r3, r3, #7
 8104bc8:	4904      	ldr	r1, [pc, #16]	@ (8104bdc <HAL_RCC_GetPCLK1Freq+0x28>)
 8104bca:	5ccb      	ldrb	r3, [r1, r3]
 8104bcc:	f003 031f 	and.w	r3, r3, #31
 8104bd0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8104bd4:	4618      	mov	r0, r3
 8104bd6:	bd80      	pop	{r7, pc}
 8104bd8:	58024400 	.word	0x58024400
 8104bdc:	08108c1c 	.word	0x08108c1c

08104be0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8104be0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8104be4:	b0ca      	sub	sp, #296	@ 0x128
 8104be6:	af00      	add	r7, sp, #0
 8104be8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8104bec:	2300      	movs	r3, #0
 8104bee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8104bf2:	2300      	movs	r3, #0
 8104bf4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8104bf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104c00:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8104c04:	2500      	movs	r5, #0
 8104c06:	ea54 0305 	orrs.w	r3, r4, r5
 8104c0a:	d049      	beq.n	8104ca0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8104c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104c10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8104c12:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8104c16:	d02f      	beq.n	8104c78 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8104c18:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8104c1c:	d828      	bhi.n	8104c70 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8104c1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8104c22:	d01a      	beq.n	8104c5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8104c24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8104c28:	d822      	bhi.n	8104c70 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8104c2a:	2b00      	cmp	r3, #0
 8104c2c:	d003      	beq.n	8104c36 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8104c2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8104c32:	d007      	beq.n	8104c44 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8104c34:	e01c      	b.n	8104c70 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104c36:	4bb8      	ldr	r3, [pc, #736]	@ (8104f18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104c3a:	4ab7      	ldr	r2, [pc, #732]	@ (8104f18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104c3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104c40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8104c42:	e01a      	b.n	8104c7a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8104c44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104c48:	3308      	adds	r3, #8
 8104c4a:	2102      	movs	r1, #2
 8104c4c:	4618      	mov	r0, r3
 8104c4e:	f002 fb61 	bl	8107314 <RCCEx_PLL2_Config>
 8104c52:	4603      	mov	r3, r0
 8104c54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8104c58:	e00f      	b.n	8104c7a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8104c5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104c5e:	3328      	adds	r3, #40	@ 0x28
 8104c60:	2102      	movs	r1, #2
 8104c62:	4618      	mov	r0, r3
 8104c64:	f002 fc08 	bl	8107478 <RCCEx_PLL3_Config>
 8104c68:	4603      	mov	r3, r0
 8104c6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8104c6e:	e004      	b.n	8104c7a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104c70:	2301      	movs	r3, #1
 8104c72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104c76:	e000      	b.n	8104c7a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8104c78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104c7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104c7e:	2b00      	cmp	r3, #0
 8104c80:	d10a      	bne.n	8104c98 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8104c82:	4ba5      	ldr	r3, [pc, #660]	@ (8104f18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104c84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104c86:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8104c8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104c8e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8104c90:	4aa1      	ldr	r2, [pc, #644]	@ (8104f18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104c92:	430b      	orrs	r3, r1
 8104c94:	6513      	str	r3, [r2, #80]	@ 0x50
 8104c96:	e003      	b.n	8104ca0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104c98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104c9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8104ca0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104ca8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8104cac:	f04f 0900 	mov.w	r9, #0
 8104cb0:	ea58 0309 	orrs.w	r3, r8, r9
 8104cb4:	d047      	beq.n	8104d46 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8104cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104cbc:	2b04      	cmp	r3, #4
 8104cbe:	d82a      	bhi.n	8104d16 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8104cc0:	a201      	add	r2, pc, #4	@ (adr r2, 8104cc8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8104cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104cc6:	bf00      	nop
 8104cc8:	08104cdd 	.word	0x08104cdd
 8104ccc:	08104ceb 	.word	0x08104ceb
 8104cd0:	08104d01 	.word	0x08104d01
 8104cd4:	08104d1f 	.word	0x08104d1f
 8104cd8:	08104d1f 	.word	0x08104d1f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104cdc:	4b8e      	ldr	r3, [pc, #568]	@ (8104f18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104ce0:	4a8d      	ldr	r2, [pc, #564]	@ (8104f18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104ce2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104ce6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104ce8:	e01a      	b.n	8104d20 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104cee:	3308      	adds	r3, #8
 8104cf0:	2100      	movs	r1, #0
 8104cf2:	4618      	mov	r0, r3
 8104cf4:	f002 fb0e 	bl	8107314 <RCCEx_PLL2_Config>
 8104cf8:	4603      	mov	r3, r0
 8104cfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104cfe:	e00f      	b.n	8104d20 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104d00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104d04:	3328      	adds	r3, #40	@ 0x28
 8104d06:	2100      	movs	r1, #0
 8104d08:	4618      	mov	r0, r3
 8104d0a:	f002 fbb5 	bl	8107478 <RCCEx_PLL3_Config>
 8104d0e:	4603      	mov	r3, r0
 8104d10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104d14:	e004      	b.n	8104d20 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104d16:	2301      	movs	r3, #1
 8104d18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104d1c:	e000      	b.n	8104d20 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8104d1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104d20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104d24:	2b00      	cmp	r3, #0
 8104d26:	d10a      	bne.n	8104d3e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8104d28:	4b7b      	ldr	r3, [pc, #492]	@ (8104f18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104d2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104d2c:	f023 0107 	bic.w	r1, r3, #7
 8104d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104d36:	4a78      	ldr	r2, [pc, #480]	@ (8104f18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104d38:	430b      	orrs	r3, r1
 8104d3a:	6513      	str	r3, [r2, #80]	@ 0x50
 8104d3c:	e003      	b.n	8104d46 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104d3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104d42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8104d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104d4e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8104d52:	f04f 0b00 	mov.w	fp, #0
 8104d56:	ea5a 030b 	orrs.w	r3, sl, fp
 8104d5a:	d04c      	beq.n	8104df6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8104d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104d60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104d62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104d66:	d030      	beq.n	8104dca <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8104d68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104d6c:	d829      	bhi.n	8104dc2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8104d6e:	2bc0      	cmp	r3, #192	@ 0xc0
 8104d70:	d02d      	beq.n	8104dce <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8104d72:	2bc0      	cmp	r3, #192	@ 0xc0
 8104d74:	d825      	bhi.n	8104dc2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8104d76:	2b80      	cmp	r3, #128	@ 0x80
 8104d78:	d018      	beq.n	8104dac <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8104d7a:	2b80      	cmp	r3, #128	@ 0x80
 8104d7c:	d821      	bhi.n	8104dc2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8104d7e:	2b00      	cmp	r3, #0
 8104d80:	d002      	beq.n	8104d88 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8104d82:	2b40      	cmp	r3, #64	@ 0x40
 8104d84:	d007      	beq.n	8104d96 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8104d86:	e01c      	b.n	8104dc2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104d88:	4b63      	ldr	r3, [pc, #396]	@ (8104f18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104d8c:	4a62      	ldr	r2, [pc, #392]	@ (8104f18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104d8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104d92:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8104d94:	e01c      	b.n	8104dd0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104d9a:	3308      	adds	r3, #8
 8104d9c:	2100      	movs	r1, #0
 8104d9e:	4618      	mov	r0, r3
 8104da0:	f002 fab8 	bl	8107314 <RCCEx_PLL2_Config>
 8104da4:	4603      	mov	r3, r0
 8104da6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8104daa:	e011      	b.n	8104dd0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104db0:	3328      	adds	r3, #40	@ 0x28
 8104db2:	2100      	movs	r1, #0
 8104db4:	4618      	mov	r0, r3
 8104db6:	f002 fb5f 	bl	8107478 <RCCEx_PLL3_Config>
 8104dba:	4603      	mov	r3, r0
 8104dbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8104dc0:	e006      	b.n	8104dd0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104dc2:	2301      	movs	r3, #1
 8104dc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104dc8:	e002      	b.n	8104dd0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8104dca:	bf00      	nop
 8104dcc:	e000      	b.n	8104dd0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8104dce:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104dd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104dd4:	2b00      	cmp	r3, #0
 8104dd6:	d10a      	bne.n	8104dee <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8104dd8:	4b4f      	ldr	r3, [pc, #316]	@ (8104f18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104dda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104ddc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8104de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104de4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104de6:	4a4c      	ldr	r2, [pc, #304]	@ (8104f18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104de8:	430b      	orrs	r3, r1
 8104dea:	6513      	str	r3, [r2, #80]	@ 0x50
 8104dec:	e003      	b.n	8104df6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104dee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104df2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8104df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104dfe:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8104e02:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8104e06:	2300      	movs	r3, #0
 8104e08:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8104e0c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8104e10:	460b      	mov	r3, r1
 8104e12:	4313      	orrs	r3, r2
 8104e14:	d053      	beq.n	8104ebe <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8104e16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104e1a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8104e1e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8104e22:	d035      	beq.n	8104e90 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8104e24:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8104e28:	d82e      	bhi.n	8104e88 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8104e2a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8104e2e:	d031      	beq.n	8104e94 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8104e30:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8104e34:	d828      	bhi.n	8104e88 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8104e36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8104e3a:	d01a      	beq.n	8104e72 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8104e3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8104e40:	d822      	bhi.n	8104e88 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8104e42:	2b00      	cmp	r3, #0
 8104e44:	d003      	beq.n	8104e4e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8104e46:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8104e4a:	d007      	beq.n	8104e5c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8104e4c:	e01c      	b.n	8104e88 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104e4e:	4b32      	ldr	r3, [pc, #200]	@ (8104f18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104e52:	4a31      	ldr	r2, [pc, #196]	@ (8104f18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104e54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104e58:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104e5a:	e01c      	b.n	8104e96 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104e5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104e60:	3308      	adds	r3, #8
 8104e62:	2100      	movs	r1, #0
 8104e64:	4618      	mov	r0, r3
 8104e66:	f002 fa55 	bl	8107314 <RCCEx_PLL2_Config>
 8104e6a:	4603      	mov	r3, r0
 8104e6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8104e70:	e011      	b.n	8104e96 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104e76:	3328      	adds	r3, #40	@ 0x28
 8104e78:	2100      	movs	r1, #0
 8104e7a:	4618      	mov	r0, r3
 8104e7c:	f002 fafc 	bl	8107478 <RCCEx_PLL3_Config>
 8104e80:	4603      	mov	r3, r0
 8104e82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104e86:	e006      	b.n	8104e96 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8104e88:	2301      	movs	r3, #1
 8104e8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104e8e:	e002      	b.n	8104e96 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8104e90:	bf00      	nop
 8104e92:	e000      	b.n	8104e96 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8104e94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104e96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104e9a:	2b00      	cmp	r3, #0
 8104e9c:	d10b      	bne.n	8104eb6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8104e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8104f18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104ea2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8104ea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104eaa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8104eae:	4a1a      	ldr	r2, [pc, #104]	@ (8104f18 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104eb0:	430b      	orrs	r3, r1
 8104eb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8104eb4:	e003      	b.n	8104ebe <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104eb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104eba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8104ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104ec6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8104eca:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8104ece:	2300      	movs	r3, #0
 8104ed0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8104ed4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8104ed8:	460b      	mov	r3, r1
 8104eda:	4313      	orrs	r3, r2
 8104edc:	d056      	beq.n	8104f8c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8104ede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104ee2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8104ee6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8104eea:	d038      	beq.n	8104f5e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8104eec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8104ef0:	d831      	bhi.n	8104f56 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8104ef2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8104ef6:	d034      	beq.n	8104f62 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8104ef8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8104efc:	d82b      	bhi.n	8104f56 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8104efe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8104f02:	d01d      	beq.n	8104f40 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8104f04:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8104f08:	d825      	bhi.n	8104f56 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8104f0a:	2b00      	cmp	r3, #0
 8104f0c:	d006      	beq.n	8104f1c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8104f0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8104f12:	d00a      	beq.n	8104f2a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8104f14:	e01f      	b.n	8104f56 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8104f16:	bf00      	nop
 8104f18:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104f1c:	4ba2      	ldr	r3, [pc, #648]	@ (81051a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104f20:	4aa1      	ldr	r2, [pc, #644]	@ (81051a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104f22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104f26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104f28:	e01c      	b.n	8104f64 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104f2e:	3308      	adds	r3, #8
 8104f30:	2100      	movs	r1, #0
 8104f32:	4618      	mov	r0, r3
 8104f34:	f002 f9ee 	bl	8107314 <RCCEx_PLL2_Config>
 8104f38:	4603      	mov	r3, r0
 8104f3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8104f3e:	e011      	b.n	8104f64 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104f44:	3328      	adds	r3, #40	@ 0x28
 8104f46:	2100      	movs	r1, #0
 8104f48:	4618      	mov	r0, r3
 8104f4a:	f002 fa95 	bl	8107478 <RCCEx_PLL3_Config>
 8104f4e:	4603      	mov	r3, r0
 8104f50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104f54:	e006      	b.n	8104f64 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8104f56:	2301      	movs	r3, #1
 8104f58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104f5c:	e002      	b.n	8104f64 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8104f5e:	bf00      	nop
 8104f60:	e000      	b.n	8104f64 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8104f62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104f64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104f68:	2b00      	cmp	r3, #0
 8104f6a:	d10b      	bne.n	8104f84 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8104f6c:	4b8e      	ldr	r3, [pc, #568]	@ (81051a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104f6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104f70:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8104f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104f78:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8104f7c:	4a8a      	ldr	r2, [pc, #552]	@ (81051a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104f7e:	430b      	orrs	r3, r1
 8104f80:	6593      	str	r3, [r2, #88]	@ 0x58
 8104f82:	e003      	b.n	8104f8c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104f84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104f88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8104f8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104f94:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8104f98:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8104f9c:	2300      	movs	r3, #0
 8104f9e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8104fa2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8104fa6:	460b      	mov	r3, r1
 8104fa8:	4313      	orrs	r3, r2
 8104faa:	d03a      	beq.n	8105022 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8104fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104fb2:	2b30      	cmp	r3, #48	@ 0x30
 8104fb4:	d01f      	beq.n	8104ff6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8104fb6:	2b30      	cmp	r3, #48	@ 0x30
 8104fb8:	d819      	bhi.n	8104fee <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8104fba:	2b20      	cmp	r3, #32
 8104fbc:	d00c      	beq.n	8104fd8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8104fbe:	2b20      	cmp	r3, #32
 8104fc0:	d815      	bhi.n	8104fee <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8104fc2:	2b00      	cmp	r3, #0
 8104fc4:	d019      	beq.n	8104ffa <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8104fc6:	2b10      	cmp	r3, #16
 8104fc8:	d111      	bne.n	8104fee <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104fca:	4b77      	ldr	r3, [pc, #476]	@ (81051a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104fce:	4a76      	ldr	r2, [pc, #472]	@ (81051a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104fd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104fd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8104fd6:	e011      	b.n	8104ffc <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8104fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104fdc:	3308      	adds	r3, #8
 8104fde:	2102      	movs	r1, #2
 8104fe0:	4618      	mov	r0, r3
 8104fe2:	f002 f997 	bl	8107314 <RCCEx_PLL2_Config>
 8104fe6:	4603      	mov	r3, r0
 8104fe8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8104fec:	e006      	b.n	8104ffc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8104fee:	2301      	movs	r3, #1
 8104ff0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104ff4:	e002      	b.n	8104ffc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8104ff6:	bf00      	nop
 8104ff8:	e000      	b.n	8104ffc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8104ffa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104ffc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105000:	2b00      	cmp	r3, #0
 8105002:	d10a      	bne.n	810501a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8105004:	4b68      	ldr	r3, [pc, #416]	@ (81051a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105006:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105008:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 810500c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105012:	4a65      	ldr	r2, [pc, #404]	@ (81051a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105014:	430b      	orrs	r3, r1
 8105016:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8105018:	e003      	b.n	8105022 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810501a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810501e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8105022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105026:	e9d3 2300 	ldrd	r2, r3, [r3]
 810502a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 810502e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8105032:	2300      	movs	r3, #0
 8105034:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8105038:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 810503c:	460b      	mov	r3, r1
 810503e:	4313      	orrs	r3, r2
 8105040:	d051      	beq.n	81050e6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8105042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105046:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8105048:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 810504c:	d035      	beq.n	81050ba <HAL_RCCEx_PeriphCLKConfig+0x4da>
 810504e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8105052:	d82e      	bhi.n	81050b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8105054:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8105058:	d031      	beq.n	81050be <HAL_RCCEx_PeriphCLKConfig+0x4de>
 810505a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 810505e:	d828      	bhi.n	81050b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8105060:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8105064:	d01a      	beq.n	810509c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8105066:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 810506a:	d822      	bhi.n	81050b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 810506c:	2b00      	cmp	r3, #0
 810506e:	d003      	beq.n	8105078 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8105070:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8105074:	d007      	beq.n	8105086 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8105076:	e01c      	b.n	81050b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105078:	4b4b      	ldr	r3, [pc, #300]	@ (81051a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810507a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810507c:	4a4a      	ldr	r2, [pc, #296]	@ (81051a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810507e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105082:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8105084:	e01c      	b.n	81050c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810508a:	3308      	adds	r3, #8
 810508c:	2100      	movs	r1, #0
 810508e:	4618      	mov	r0, r3
 8105090:	f002 f940 	bl	8107314 <RCCEx_PLL2_Config>
 8105094:	4603      	mov	r3, r0
 8105096:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 810509a:	e011      	b.n	81050c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 810509c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81050a0:	3328      	adds	r3, #40	@ 0x28
 81050a2:	2100      	movs	r1, #0
 81050a4:	4618      	mov	r0, r3
 81050a6:	f002 f9e7 	bl	8107478 <RCCEx_PLL3_Config>
 81050aa:	4603      	mov	r3, r0
 81050ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 81050b0:	e006      	b.n	81050c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81050b2:	2301      	movs	r3, #1
 81050b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81050b8:	e002      	b.n	81050c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 81050ba:	bf00      	nop
 81050bc:	e000      	b.n	81050c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 81050be:	bf00      	nop
    }

    if (ret == HAL_OK)
 81050c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81050c4:	2b00      	cmp	r3, #0
 81050c6:	d10a      	bne.n	81050de <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 81050c8:	4b37      	ldr	r3, [pc, #220]	@ (81051a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81050ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81050cc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 81050d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81050d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81050d6:	4a34      	ldr	r2, [pc, #208]	@ (81051a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81050d8:	430b      	orrs	r3, r1
 81050da:	6513      	str	r3, [r2, #80]	@ 0x50
 81050dc:	e003      	b.n	81050e6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81050de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81050e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 81050e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81050ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 81050ee:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 81050f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 81050f6:	2300      	movs	r3, #0
 81050f8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 81050fc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8105100:	460b      	mov	r3, r1
 8105102:	4313      	orrs	r3, r2
 8105104:	d056      	beq.n	81051b4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8105106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810510a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810510c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8105110:	d033      	beq.n	810517a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8105112:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8105116:	d82c      	bhi.n	8105172 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8105118:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 810511c:	d02f      	beq.n	810517e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 810511e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8105122:	d826      	bhi.n	8105172 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8105124:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8105128:	d02b      	beq.n	8105182 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 810512a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 810512e:	d820      	bhi.n	8105172 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8105130:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8105134:	d012      	beq.n	810515c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8105136:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810513a:	d81a      	bhi.n	8105172 <HAL_RCCEx_PeriphCLKConfig+0x592>
 810513c:	2b00      	cmp	r3, #0
 810513e:	d022      	beq.n	8105186 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8105140:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8105144:	d115      	bne.n	8105172 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8105146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810514a:	3308      	adds	r3, #8
 810514c:	2101      	movs	r1, #1
 810514e:	4618      	mov	r0, r3
 8105150:	f002 f8e0 	bl	8107314 <RCCEx_PLL2_Config>
 8105154:	4603      	mov	r3, r0
 8105156:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 810515a:	e015      	b.n	8105188 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810515c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105160:	3328      	adds	r3, #40	@ 0x28
 8105162:	2101      	movs	r1, #1
 8105164:	4618      	mov	r0, r3
 8105166:	f002 f987 	bl	8107478 <RCCEx_PLL3_Config>
 810516a:	4603      	mov	r3, r0
 810516c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8105170:	e00a      	b.n	8105188 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105172:	2301      	movs	r3, #1
 8105174:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105178:	e006      	b.n	8105188 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810517a:	bf00      	nop
 810517c:	e004      	b.n	8105188 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810517e:	bf00      	nop
 8105180:	e002      	b.n	8105188 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8105182:	bf00      	nop
 8105184:	e000      	b.n	8105188 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8105186:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105188:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810518c:	2b00      	cmp	r3, #0
 810518e:	d10d      	bne.n	81051ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8105190:	4b05      	ldr	r3, [pc, #20]	@ (81051a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105192:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105194:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8105198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810519c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810519e:	4a02      	ldr	r2, [pc, #8]	@ (81051a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81051a0:	430b      	orrs	r3, r1
 81051a2:	6513      	str	r3, [r2, #80]	@ 0x50
 81051a4:	e006      	b.n	81051b4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 81051a6:	bf00      	nop
 81051a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81051ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81051b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 81051b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81051b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81051bc:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 81051c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 81051c4:	2300      	movs	r3, #0
 81051c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 81051ca:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 81051ce:	460b      	mov	r3, r1
 81051d0:	4313      	orrs	r3, r2
 81051d2:	d055      	beq.n	8105280 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 81051d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81051d8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 81051dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81051e0:	d033      	beq.n	810524a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 81051e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81051e6:	d82c      	bhi.n	8105242 <HAL_RCCEx_PeriphCLKConfig+0x662>
 81051e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81051ec:	d02f      	beq.n	810524e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 81051ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81051f2:	d826      	bhi.n	8105242 <HAL_RCCEx_PeriphCLKConfig+0x662>
 81051f4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81051f8:	d02b      	beq.n	8105252 <HAL_RCCEx_PeriphCLKConfig+0x672>
 81051fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81051fe:	d820      	bhi.n	8105242 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8105200:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8105204:	d012      	beq.n	810522c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8105206:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810520a:	d81a      	bhi.n	8105242 <HAL_RCCEx_PeriphCLKConfig+0x662>
 810520c:	2b00      	cmp	r3, #0
 810520e:	d022      	beq.n	8105256 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8105210:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8105214:	d115      	bne.n	8105242 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8105216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810521a:	3308      	adds	r3, #8
 810521c:	2101      	movs	r1, #1
 810521e:	4618      	mov	r0, r3
 8105220:	f002 f878 	bl	8107314 <RCCEx_PLL2_Config>
 8105224:	4603      	mov	r3, r0
 8105226:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 810522a:	e015      	b.n	8105258 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810522c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105230:	3328      	adds	r3, #40	@ 0x28
 8105232:	2101      	movs	r1, #1
 8105234:	4618      	mov	r0, r3
 8105236:	f002 f91f 	bl	8107478 <RCCEx_PLL3_Config>
 810523a:	4603      	mov	r3, r0
 810523c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8105240:	e00a      	b.n	8105258 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8105242:	2301      	movs	r3, #1
 8105244:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105248:	e006      	b.n	8105258 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 810524a:	bf00      	nop
 810524c:	e004      	b.n	8105258 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 810524e:	bf00      	nop
 8105250:	e002      	b.n	8105258 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8105252:	bf00      	nop
 8105254:	e000      	b.n	8105258 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8105256:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105258:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810525c:	2b00      	cmp	r3, #0
 810525e:	d10b      	bne.n	8105278 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8105260:	4ba4      	ldr	r3, [pc, #656]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105264:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8105268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810526c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8105270:	4aa0      	ldr	r2, [pc, #640]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105272:	430b      	orrs	r3, r1
 8105274:	6593      	str	r3, [r2, #88]	@ 0x58
 8105276:	e003      	b.n	8105280 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105278:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810527c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8105280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105288:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 810528c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8105290:	2300      	movs	r3, #0
 8105292:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8105296:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 810529a:	460b      	mov	r3, r1
 810529c:	4313      	orrs	r3, r2
 810529e:	d037      	beq.n	8105310 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 81052a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81052a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81052a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81052aa:	d00e      	beq.n	81052ca <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 81052ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81052b0:	d816      	bhi.n	81052e0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 81052b2:	2b00      	cmp	r3, #0
 81052b4:	d018      	beq.n	81052e8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 81052b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81052ba:	d111      	bne.n	81052e0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81052bc:	4b8d      	ldr	r3, [pc, #564]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81052be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81052c0:	4a8c      	ldr	r2, [pc, #560]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81052c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81052c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 81052c8:	e00f      	b.n	81052ea <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81052ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81052ce:	3308      	adds	r3, #8
 81052d0:	2101      	movs	r1, #1
 81052d2:	4618      	mov	r0, r3
 81052d4:	f002 f81e 	bl	8107314 <RCCEx_PLL2_Config>
 81052d8:	4603      	mov	r3, r0
 81052da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 81052de:	e004      	b.n	81052ea <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81052e0:	2301      	movs	r3, #1
 81052e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81052e6:	e000      	b.n	81052ea <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 81052e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 81052ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81052ee:	2b00      	cmp	r3, #0
 81052f0:	d10a      	bne.n	8105308 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81052f2:	4b80      	ldr	r3, [pc, #512]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81052f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81052f6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 81052fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81052fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8105300:	4a7c      	ldr	r2, [pc, #496]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105302:	430b      	orrs	r3, r1
 8105304:	6513      	str	r3, [r2, #80]	@ 0x50
 8105306:	e003      	b.n	8105310 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105308:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810530c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8105310:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105318:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 810531c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8105320:	2300      	movs	r3, #0
 8105322:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8105326:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 810532a:	460b      	mov	r3, r1
 810532c:	4313      	orrs	r3, r2
 810532e:	d039      	beq.n	81053a4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8105330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105334:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8105336:	2b03      	cmp	r3, #3
 8105338:	d81c      	bhi.n	8105374 <HAL_RCCEx_PeriphCLKConfig+0x794>
 810533a:	a201      	add	r2, pc, #4	@ (adr r2, 8105340 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 810533c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105340:	0810537d 	.word	0x0810537d
 8105344:	08105351 	.word	0x08105351
 8105348:	0810535f 	.word	0x0810535f
 810534c:	0810537d 	.word	0x0810537d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105350:	4b68      	ldr	r3, [pc, #416]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105354:	4a67      	ldr	r2, [pc, #412]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105356:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810535a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 810535c:	e00f      	b.n	810537e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810535e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105362:	3308      	adds	r3, #8
 8105364:	2102      	movs	r1, #2
 8105366:	4618      	mov	r0, r3
 8105368:	f001 ffd4 	bl	8107314 <RCCEx_PLL2_Config>
 810536c:	4603      	mov	r3, r0
 810536e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8105372:	e004      	b.n	810537e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8105374:	2301      	movs	r3, #1
 8105376:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810537a:	e000      	b.n	810537e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 810537c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810537e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105382:	2b00      	cmp	r3, #0
 8105384:	d10a      	bne.n	810539c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8105386:	4b5b      	ldr	r3, [pc, #364]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105388:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810538a:	f023 0103 	bic.w	r1, r3, #3
 810538e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105392:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8105394:	4a57      	ldr	r2, [pc, #348]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105396:	430b      	orrs	r3, r1
 8105398:	64d3      	str	r3, [r2, #76]	@ 0x4c
 810539a:	e003      	b.n	81053a4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810539c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81053a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 81053a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81053a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81053ac:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 81053b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 81053b4:	2300      	movs	r3, #0
 81053b6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 81053ba:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 81053be:	460b      	mov	r3, r1
 81053c0:	4313      	orrs	r3, r2
 81053c2:	f000 809f 	beq.w	8105504 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 81053c6:	4b4c      	ldr	r3, [pc, #304]	@ (81054f8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81053c8:	681b      	ldr	r3, [r3, #0]
 81053ca:	4a4b      	ldr	r2, [pc, #300]	@ (81054f8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81053cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 81053d0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 81053d2:	f7fc fb9f 	bl	8101b14 <HAL_GetTick>
 81053d6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81053da:	e00b      	b.n	81053f4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 81053dc:	f7fc fb9a 	bl	8101b14 <HAL_GetTick>
 81053e0:	4602      	mov	r2, r0
 81053e2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 81053e6:	1ad3      	subs	r3, r2, r3
 81053e8:	2b64      	cmp	r3, #100	@ 0x64
 81053ea:	d903      	bls.n	81053f4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 81053ec:	2303      	movs	r3, #3
 81053ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81053f2:	e005      	b.n	8105400 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81053f4:	4b40      	ldr	r3, [pc, #256]	@ (81054f8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81053f6:	681b      	ldr	r3, [r3, #0]
 81053f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81053fc:	2b00      	cmp	r3, #0
 81053fe:	d0ed      	beq.n	81053dc <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8105400:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105404:	2b00      	cmp	r3, #0
 8105406:	d179      	bne.n	81054fc <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8105408:	4b3a      	ldr	r3, [pc, #232]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810540a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 810540c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105410:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8105414:	4053      	eors	r3, r2
 8105416:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 810541a:	2b00      	cmp	r3, #0
 810541c:	d015      	beq.n	810544a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 810541e:	4b35      	ldr	r3, [pc, #212]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105420:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8105422:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8105426:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 810542a:	4b32      	ldr	r3, [pc, #200]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810542c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810542e:	4a31      	ldr	r2, [pc, #196]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105430:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8105434:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8105436:	4b2f      	ldr	r3, [pc, #188]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810543a:	4a2e      	ldr	r2, [pc, #184]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810543c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8105440:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8105442:	4a2c      	ldr	r2, [pc, #176]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105444:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105448:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 810544a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810544e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8105452:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8105456:	d118      	bne.n	810548a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8105458:	f7fc fb5c 	bl	8101b14 <HAL_GetTick>
 810545c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8105460:	e00d      	b.n	810547e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8105462:	f7fc fb57 	bl	8101b14 <HAL_GetTick>
 8105466:	4602      	mov	r2, r0
 8105468:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 810546c:	1ad2      	subs	r2, r2, r3
 810546e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8105472:	429a      	cmp	r2, r3
 8105474:	d903      	bls.n	810547e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8105476:	2303      	movs	r3, #3
 8105478:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 810547c:	e005      	b.n	810548a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810547e:	4b1d      	ldr	r3, [pc, #116]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8105482:	f003 0302 	and.w	r3, r3, #2
 8105486:	2b00      	cmp	r3, #0
 8105488:	d0eb      	beq.n	8105462 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 810548a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810548e:	2b00      	cmp	r3, #0
 8105490:	d12b      	bne.n	81054ea <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8105492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105496:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 810549a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 810549e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 81054a2:	d110      	bne.n	81054c6 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 81054a4:	4b13      	ldr	r3, [pc, #76]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81054a6:	691b      	ldr	r3, [r3, #16]
 81054a8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 81054ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81054b0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81054b4:	091b      	lsrs	r3, r3, #4
 81054b6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 81054ba:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 81054be:	4a0d      	ldr	r2, [pc, #52]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81054c0:	430b      	orrs	r3, r1
 81054c2:	6113      	str	r3, [r2, #16]
 81054c4:	e005      	b.n	81054d2 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 81054c6:	4b0b      	ldr	r3, [pc, #44]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81054c8:	691b      	ldr	r3, [r3, #16]
 81054ca:	4a0a      	ldr	r2, [pc, #40]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81054cc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 81054d0:	6113      	str	r3, [r2, #16]
 81054d2:	4b08      	ldr	r3, [pc, #32]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81054d4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 81054d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81054da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81054de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 81054e2:	4a04      	ldr	r2, [pc, #16]	@ (81054f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81054e4:	430b      	orrs	r3, r1
 81054e6:	6713      	str	r3, [r2, #112]	@ 0x70
 81054e8:	e00c      	b.n	8105504 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 81054ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81054ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 81054f2:	e007      	b.n	8105504 <HAL_RCCEx_PeriphCLKConfig+0x924>
 81054f4:	58024400 	.word	0x58024400
 81054f8:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 81054fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105500:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8105504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105508:	e9d3 2300 	ldrd	r2, r3, [r3]
 810550c:	f002 0301 	and.w	r3, r2, #1
 8105510:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8105514:	2300      	movs	r3, #0
 8105516:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 810551a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 810551e:	460b      	mov	r3, r1
 8105520:	4313      	orrs	r3, r2
 8105522:	f000 8089 	beq.w	8105638 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8105526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810552a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 810552c:	2b28      	cmp	r3, #40	@ 0x28
 810552e:	d86b      	bhi.n	8105608 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8105530:	a201      	add	r2, pc, #4	@ (adr r2, 8105538 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8105532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105536:	bf00      	nop
 8105538:	08105611 	.word	0x08105611
 810553c:	08105609 	.word	0x08105609
 8105540:	08105609 	.word	0x08105609
 8105544:	08105609 	.word	0x08105609
 8105548:	08105609 	.word	0x08105609
 810554c:	08105609 	.word	0x08105609
 8105550:	08105609 	.word	0x08105609
 8105554:	08105609 	.word	0x08105609
 8105558:	081055dd 	.word	0x081055dd
 810555c:	08105609 	.word	0x08105609
 8105560:	08105609 	.word	0x08105609
 8105564:	08105609 	.word	0x08105609
 8105568:	08105609 	.word	0x08105609
 810556c:	08105609 	.word	0x08105609
 8105570:	08105609 	.word	0x08105609
 8105574:	08105609 	.word	0x08105609
 8105578:	081055f3 	.word	0x081055f3
 810557c:	08105609 	.word	0x08105609
 8105580:	08105609 	.word	0x08105609
 8105584:	08105609 	.word	0x08105609
 8105588:	08105609 	.word	0x08105609
 810558c:	08105609 	.word	0x08105609
 8105590:	08105609 	.word	0x08105609
 8105594:	08105609 	.word	0x08105609
 8105598:	08105611 	.word	0x08105611
 810559c:	08105609 	.word	0x08105609
 81055a0:	08105609 	.word	0x08105609
 81055a4:	08105609 	.word	0x08105609
 81055a8:	08105609 	.word	0x08105609
 81055ac:	08105609 	.word	0x08105609
 81055b0:	08105609 	.word	0x08105609
 81055b4:	08105609 	.word	0x08105609
 81055b8:	08105611 	.word	0x08105611
 81055bc:	08105609 	.word	0x08105609
 81055c0:	08105609 	.word	0x08105609
 81055c4:	08105609 	.word	0x08105609
 81055c8:	08105609 	.word	0x08105609
 81055cc:	08105609 	.word	0x08105609
 81055d0:	08105609 	.word	0x08105609
 81055d4:	08105609 	.word	0x08105609
 81055d8:	08105611 	.word	0x08105611
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81055dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81055e0:	3308      	adds	r3, #8
 81055e2:	2101      	movs	r1, #1
 81055e4:	4618      	mov	r0, r3
 81055e6:	f001 fe95 	bl	8107314 <RCCEx_PLL2_Config>
 81055ea:	4603      	mov	r3, r0
 81055ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 81055f0:	e00f      	b.n	8105612 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81055f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81055f6:	3328      	adds	r3, #40	@ 0x28
 81055f8:	2101      	movs	r1, #1
 81055fa:	4618      	mov	r0, r3
 81055fc:	f001 ff3c 	bl	8107478 <RCCEx_PLL3_Config>
 8105600:	4603      	mov	r3, r0
 8105602:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8105606:	e004      	b.n	8105612 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105608:	2301      	movs	r3, #1
 810560a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810560e:	e000      	b.n	8105612 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8105610:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105612:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105616:	2b00      	cmp	r3, #0
 8105618:	d10a      	bne.n	8105630 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 810561a:	4bbf      	ldr	r3, [pc, #764]	@ (8105918 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810561c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810561e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8105622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105626:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8105628:	4abb      	ldr	r2, [pc, #748]	@ (8105918 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810562a:	430b      	orrs	r3, r1
 810562c:	6553      	str	r3, [r2, #84]	@ 0x54
 810562e:	e003      	b.n	8105638 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105630:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105634:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8105638:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810563c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105640:	f002 0302 	and.w	r3, r2, #2
 8105644:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8105648:	2300      	movs	r3, #0
 810564a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 810564e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8105652:	460b      	mov	r3, r1
 8105654:	4313      	orrs	r3, r2
 8105656:	d041      	beq.n	81056dc <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8105658:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810565c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 810565e:	2b05      	cmp	r3, #5
 8105660:	d824      	bhi.n	81056ac <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8105662:	a201      	add	r2, pc, #4	@ (adr r2, 8105668 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8105664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105668:	081056b5 	.word	0x081056b5
 810566c:	08105681 	.word	0x08105681
 8105670:	08105697 	.word	0x08105697
 8105674:	081056b5 	.word	0x081056b5
 8105678:	081056b5 	.word	0x081056b5
 810567c:	081056b5 	.word	0x081056b5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8105680:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105684:	3308      	adds	r3, #8
 8105686:	2101      	movs	r1, #1
 8105688:	4618      	mov	r0, r3
 810568a:	f001 fe43 	bl	8107314 <RCCEx_PLL2_Config>
 810568e:	4603      	mov	r3, r0
 8105690:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8105694:	e00f      	b.n	81056b6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8105696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810569a:	3328      	adds	r3, #40	@ 0x28
 810569c:	2101      	movs	r1, #1
 810569e:	4618      	mov	r0, r3
 81056a0:	f001 feea 	bl	8107478 <RCCEx_PLL3_Config>
 81056a4:	4603      	mov	r3, r0
 81056a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 81056aa:	e004      	b.n	81056b6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81056ac:	2301      	movs	r3, #1
 81056ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81056b2:	e000      	b.n	81056b6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 81056b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 81056b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81056ba:	2b00      	cmp	r3, #0
 81056bc:	d10a      	bne.n	81056d4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 81056be:	4b96      	ldr	r3, [pc, #600]	@ (8105918 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81056c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81056c2:	f023 0107 	bic.w	r1, r3, #7
 81056c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81056ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 81056cc:	4a92      	ldr	r2, [pc, #584]	@ (8105918 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81056ce:	430b      	orrs	r3, r1
 81056d0:	6553      	str	r3, [r2, #84]	@ 0x54
 81056d2:	e003      	b.n	81056dc <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81056d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81056d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81056dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81056e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81056e4:	f002 0304 	and.w	r3, r2, #4
 81056e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 81056ec:	2300      	movs	r3, #0
 81056ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 81056f2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 81056f6:	460b      	mov	r3, r1
 81056f8:	4313      	orrs	r3, r2
 81056fa:	d044      	beq.n	8105786 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 81056fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105700:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8105704:	2b05      	cmp	r3, #5
 8105706:	d825      	bhi.n	8105754 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8105708:	a201      	add	r2, pc, #4	@ (adr r2, 8105710 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 810570a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810570e:	bf00      	nop
 8105710:	0810575d 	.word	0x0810575d
 8105714:	08105729 	.word	0x08105729
 8105718:	0810573f 	.word	0x0810573f
 810571c:	0810575d 	.word	0x0810575d
 8105720:	0810575d 	.word	0x0810575d
 8105724:	0810575d 	.word	0x0810575d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8105728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810572c:	3308      	adds	r3, #8
 810572e:	2101      	movs	r1, #1
 8105730:	4618      	mov	r0, r3
 8105732:	f001 fdef 	bl	8107314 <RCCEx_PLL2_Config>
 8105736:	4603      	mov	r3, r0
 8105738:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 810573c:	e00f      	b.n	810575e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810573e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105742:	3328      	adds	r3, #40	@ 0x28
 8105744:	2101      	movs	r1, #1
 8105746:	4618      	mov	r0, r3
 8105748:	f001 fe96 	bl	8107478 <RCCEx_PLL3_Config>
 810574c:	4603      	mov	r3, r0
 810574e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8105752:	e004      	b.n	810575e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105754:	2301      	movs	r3, #1
 8105756:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810575a:	e000      	b.n	810575e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 810575c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810575e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105762:	2b00      	cmp	r3, #0
 8105764:	d10b      	bne.n	810577e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8105766:	4b6c      	ldr	r3, [pc, #432]	@ (8105918 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8105768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810576a:	f023 0107 	bic.w	r1, r3, #7
 810576e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105772:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8105776:	4a68      	ldr	r2, [pc, #416]	@ (8105918 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8105778:	430b      	orrs	r3, r1
 810577a:	6593      	str	r3, [r2, #88]	@ 0x58
 810577c:	e003      	b.n	8105786 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810577e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105782:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8105786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810578a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810578e:	f002 0320 	and.w	r3, r2, #32
 8105792:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8105796:	2300      	movs	r3, #0
 8105798:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 810579c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 81057a0:	460b      	mov	r3, r1
 81057a2:	4313      	orrs	r3, r2
 81057a4:	d055      	beq.n	8105852 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 81057a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81057aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 81057ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81057b2:	d033      	beq.n	810581c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 81057b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81057b8:	d82c      	bhi.n	8105814 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81057ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81057be:	d02f      	beq.n	8105820 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 81057c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81057c4:	d826      	bhi.n	8105814 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81057c6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81057ca:	d02b      	beq.n	8105824 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 81057cc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81057d0:	d820      	bhi.n	8105814 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81057d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81057d6:	d012      	beq.n	81057fe <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 81057d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81057dc:	d81a      	bhi.n	8105814 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81057de:	2b00      	cmp	r3, #0
 81057e0:	d022      	beq.n	8105828 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 81057e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81057e6:	d115      	bne.n	8105814 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81057e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81057ec:	3308      	adds	r3, #8
 81057ee:	2100      	movs	r1, #0
 81057f0:	4618      	mov	r0, r3
 81057f2:	f001 fd8f 	bl	8107314 <RCCEx_PLL2_Config>
 81057f6:	4603      	mov	r3, r0
 81057f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 81057fc:	e015      	b.n	810582a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81057fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105802:	3328      	adds	r3, #40	@ 0x28
 8105804:	2102      	movs	r1, #2
 8105806:	4618      	mov	r0, r3
 8105808:	f001 fe36 	bl	8107478 <RCCEx_PLL3_Config>
 810580c:	4603      	mov	r3, r0
 810580e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8105812:	e00a      	b.n	810582a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105814:	2301      	movs	r3, #1
 8105816:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810581a:	e006      	b.n	810582a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 810581c:	bf00      	nop
 810581e:	e004      	b.n	810582a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8105820:	bf00      	nop
 8105822:	e002      	b.n	810582a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8105824:	bf00      	nop
 8105826:	e000      	b.n	810582a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8105828:	bf00      	nop
    }

    if (ret == HAL_OK)
 810582a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810582e:	2b00      	cmp	r3, #0
 8105830:	d10b      	bne.n	810584a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8105832:	4b39      	ldr	r3, [pc, #228]	@ (8105918 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8105834:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105836:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 810583a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810583e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8105842:	4a35      	ldr	r2, [pc, #212]	@ (8105918 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8105844:	430b      	orrs	r3, r1
 8105846:	6553      	str	r3, [r2, #84]	@ 0x54
 8105848:	e003      	b.n	8105852 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810584a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810584e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8105852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105856:	e9d3 2300 	ldrd	r2, r3, [r3]
 810585a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 810585e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8105862:	2300      	movs	r3, #0
 8105864:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8105868:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 810586c:	460b      	mov	r3, r1
 810586e:	4313      	orrs	r3, r2
 8105870:	d058      	beq.n	8105924 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8105872:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105876:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 810587a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 810587e:	d033      	beq.n	81058e8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8105880:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8105884:	d82c      	bhi.n	81058e0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8105886:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 810588a:	d02f      	beq.n	81058ec <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 810588c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8105890:	d826      	bhi.n	81058e0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8105892:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8105896:	d02b      	beq.n	81058f0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8105898:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 810589c:	d820      	bhi.n	81058e0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 810589e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 81058a2:	d012      	beq.n	81058ca <HAL_RCCEx_PeriphCLKConfig+0xcea>
 81058a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 81058a8:	d81a      	bhi.n	81058e0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81058aa:	2b00      	cmp	r3, #0
 81058ac:	d022      	beq.n	81058f4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 81058ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 81058b2:	d115      	bne.n	81058e0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81058b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81058b8:	3308      	adds	r3, #8
 81058ba:	2100      	movs	r1, #0
 81058bc:	4618      	mov	r0, r3
 81058be:	f001 fd29 	bl	8107314 <RCCEx_PLL2_Config>
 81058c2:	4603      	mov	r3, r0
 81058c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 81058c8:	e015      	b.n	81058f6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81058ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81058ce:	3328      	adds	r3, #40	@ 0x28
 81058d0:	2102      	movs	r1, #2
 81058d2:	4618      	mov	r0, r3
 81058d4:	f001 fdd0 	bl	8107478 <RCCEx_PLL3_Config>
 81058d8:	4603      	mov	r3, r0
 81058da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 81058de:	e00a      	b.n	81058f6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81058e0:	2301      	movs	r3, #1
 81058e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81058e6:	e006      	b.n	81058f6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81058e8:	bf00      	nop
 81058ea:	e004      	b.n	81058f6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81058ec:	bf00      	nop
 81058ee:	e002      	b.n	81058f6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81058f0:	bf00      	nop
 81058f2:	e000      	b.n	81058f6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81058f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 81058f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81058fa:	2b00      	cmp	r3, #0
 81058fc:	d10e      	bne.n	810591c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 81058fe:	4b06      	ldr	r3, [pc, #24]	@ (8105918 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8105900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105902:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8105906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810590a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 810590e:	4a02      	ldr	r2, [pc, #8]	@ (8105918 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8105910:	430b      	orrs	r3, r1
 8105912:	6593      	str	r3, [r2, #88]	@ 0x58
 8105914:	e006      	b.n	8105924 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8105916:	bf00      	nop
 8105918:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 810591c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105920:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8105924:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105928:	e9d3 2300 	ldrd	r2, r3, [r3]
 810592c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8105930:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8105934:	2300      	movs	r3, #0
 8105936:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 810593a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 810593e:	460b      	mov	r3, r1
 8105940:	4313      	orrs	r3, r2
 8105942:	d055      	beq.n	81059f0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8105944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105948:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 810594c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8105950:	d033      	beq.n	81059ba <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8105952:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8105956:	d82c      	bhi.n	81059b2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8105958:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 810595c:	d02f      	beq.n	81059be <HAL_RCCEx_PeriphCLKConfig+0xdde>
 810595e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8105962:	d826      	bhi.n	81059b2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8105964:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8105968:	d02b      	beq.n	81059c2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 810596a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 810596e:	d820      	bhi.n	81059b2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8105970:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8105974:	d012      	beq.n	810599c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8105976:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 810597a:	d81a      	bhi.n	81059b2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 810597c:	2b00      	cmp	r3, #0
 810597e:	d022      	beq.n	81059c6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8105980:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8105984:	d115      	bne.n	81059b2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810598a:	3308      	adds	r3, #8
 810598c:	2100      	movs	r1, #0
 810598e:	4618      	mov	r0, r3
 8105990:	f001 fcc0 	bl	8107314 <RCCEx_PLL2_Config>
 8105994:	4603      	mov	r3, r0
 8105996:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 810599a:	e015      	b.n	81059c8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810599c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81059a0:	3328      	adds	r3, #40	@ 0x28
 81059a2:	2102      	movs	r1, #2
 81059a4:	4618      	mov	r0, r3
 81059a6:	f001 fd67 	bl	8107478 <RCCEx_PLL3_Config>
 81059aa:	4603      	mov	r3, r0
 81059ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 81059b0:	e00a      	b.n	81059c8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81059b2:	2301      	movs	r3, #1
 81059b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81059b8:	e006      	b.n	81059c8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81059ba:	bf00      	nop
 81059bc:	e004      	b.n	81059c8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81059be:	bf00      	nop
 81059c0:	e002      	b.n	81059c8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81059c2:	bf00      	nop
 81059c4:	e000      	b.n	81059c8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81059c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 81059c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81059cc:	2b00      	cmp	r3, #0
 81059ce:	d10b      	bne.n	81059e8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 81059d0:	4ba1      	ldr	r3, [pc, #644]	@ (8105c58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81059d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81059d4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 81059d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81059dc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 81059e0:	4a9d      	ldr	r2, [pc, #628]	@ (8105c58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81059e2:	430b      	orrs	r3, r1
 81059e4:	6593      	str	r3, [r2, #88]	@ 0x58
 81059e6:	e003      	b.n	81059f0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81059e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81059ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 81059f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81059f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81059f8:	f002 0308 	and.w	r3, r2, #8
 81059fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8105a00:	2300      	movs	r3, #0
 8105a02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8105a06:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8105a0a:	460b      	mov	r3, r1
 8105a0c:	4313      	orrs	r3, r2
 8105a0e:	d01e      	beq.n	8105a4e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8105a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105a14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8105a18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8105a1c:	d10c      	bne.n	8105a38 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8105a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105a22:	3328      	adds	r3, #40	@ 0x28
 8105a24:	2102      	movs	r1, #2
 8105a26:	4618      	mov	r0, r3
 8105a28:	f001 fd26 	bl	8107478 <RCCEx_PLL3_Config>
 8105a2c:	4603      	mov	r3, r0
 8105a2e:	2b00      	cmp	r3, #0
 8105a30:	d002      	beq.n	8105a38 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8105a32:	2301      	movs	r3, #1
 8105a34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8105a38:	4b87      	ldr	r3, [pc, #540]	@ (8105c58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105a3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105a3c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8105a40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105a44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8105a48:	4a83      	ldr	r2, [pc, #524]	@ (8105c58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105a4a:	430b      	orrs	r3, r1
 8105a4c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8105a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105a56:	f002 0310 	and.w	r3, r2, #16
 8105a5a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8105a5e:	2300      	movs	r3, #0
 8105a60:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8105a64:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8105a68:	460b      	mov	r3, r1
 8105a6a:	4313      	orrs	r3, r2
 8105a6c:	d01e      	beq.n	8105aac <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8105a6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105a72:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8105a76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8105a7a:	d10c      	bne.n	8105a96 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8105a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105a80:	3328      	adds	r3, #40	@ 0x28
 8105a82:	2102      	movs	r1, #2
 8105a84:	4618      	mov	r0, r3
 8105a86:	f001 fcf7 	bl	8107478 <RCCEx_PLL3_Config>
 8105a8a:	4603      	mov	r3, r0
 8105a8c:	2b00      	cmp	r3, #0
 8105a8e:	d002      	beq.n	8105a96 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8105a90:	2301      	movs	r3, #1
 8105a92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8105a96:	4b70      	ldr	r3, [pc, #448]	@ (8105c58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105a9a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8105a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105aa2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8105aa6:	4a6c      	ldr	r2, [pc, #432]	@ (8105c58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105aa8:	430b      	orrs	r3, r1
 8105aaa:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8105aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105ab4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8105ab8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8105abc:	2300      	movs	r3, #0
 8105abe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8105ac2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8105ac6:	460b      	mov	r3, r1
 8105ac8:	4313      	orrs	r3, r2
 8105aca:	d03e      	beq.n	8105b4a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8105acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105ad0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8105ad4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8105ad8:	d022      	beq.n	8105b20 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8105ada:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8105ade:	d81b      	bhi.n	8105b18 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8105ae0:	2b00      	cmp	r3, #0
 8105ae2:	d003      	beq.n	8105aec <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8105ae4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8105ae8:	d00b      	beq.n	8105b02 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8105aea:	e015      	b.n	8105b18 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105aec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105af0:	3308      	adds	r3, #8
 8105af2:	2100      	movs	r1, #0
 8105af4:	4618      	mov	r0, r3
 8105af6:	f001 fc0d 	bl	8107314 <RCCEx_PLL2_Config>
 8105afa:	4603      	mov	r3, r0
 8105afc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8105b00:	e00f      	b.n	8105b22 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105b06:	3328      	adds	r3, #40	@ 0x28
 8105b08:	2102      	movs	r1, #2
 8105b0a:	4618      	mov	r0, r3
 8105b0c:	f001 fcb4 	bl	8107478 <RCCEx_PLL3_Config>
 8105b10:	4603      	mov	r3, r0
 8105b12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8105b16:	e004      	b.n	8105b22 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105b18:	2301      	movs	r3, #1
 8105b1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105b1e:	e000      	b.n	8105b22 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8105b20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105b22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105b26:	2b00      	cmp	r3, #0
 8105b28:	d10b      	bne.n	8105b42 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8105b2a:	4b4b      	ldr	r3, [pc, #300]	@ (8105c58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105b2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105b2e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8105b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105b36:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8105b3a:	4a47      	ldr	r2, [pc, #284]	@ (8105c58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105b3c:	430b      	orrs	r3, r1
 8105b3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8105b40:	e003      	b.n	8105b4a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105b42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105b46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8105b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105b52:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8105b56:	67bb      	str	r3, [r7, #120]	@ 0x78
 8105b58:	2300      	movs	r3, #0
 8105b5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8105b5c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8105b60:	460b      	mov	r3, r1
 8105b62:	4313      	orrs	r3, r2
 8105b64:	d03b      	beq.n	8105bde <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8105b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8105b6e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8105b72:	d01f      	beq.n	8105bb4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8105b74:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8105b78:	d818      	bhi.n	8105bac <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8105b7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8105b7e:	d003      	beq.n	8105b88 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8105b80:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8105b84:	d007      	beq.n	8105b96 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8105b86:	e011      	b.n	8105bac <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105b88:	4b33      	ldr	r3, [pc, #204]	@ (8105c58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105b8c:	4a32      	ldr	r2, [pc, #200]	@ (8105c58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105b8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105b92:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8105b94:	e00f      	b.n	8105bb6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8105b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105b9a:	3328      	adds	r3, #40	@ 0x28
 8105b9c:	2101      	movs	r1, #1
 8105b9e:	4618      	mov	r0, r3
 8105ba0:	f001 fc6a 	bl	8107478 <RCCEx_PLL3_Config>
 8105ba4:	4603      	mov	r3, r0
 8105ba6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8105baa:	e004      	b.n	8105bb6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105bac:	2301      	movs	r3, #1
 8105bae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105bb2:	e000      	b.n	8105bb6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8105bb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105bb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105bba:	2b00      	cmp	r3, #0
 8105bbc:	d10b      	bne.n	8105bd6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8105bbe:	4b26      	ldr	r3, [pc, #152]	@ (8105c58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105bc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105bc2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8105bc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8105bce:	4a22      	ldr	r2, [pc, #136]	@ (8105c58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105bd0:	430b      	orrs	r3, r1
 8105bd2:	6553      	str	r3, [r2, #84]	@ 0x54
 8105bd4:	e003      	b.n	8105bde <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105bd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105bda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8105bde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105be6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8105bea:	673b      	str	r3, [r7, #112]	@ 0x70
 8105bec:	2300      	movs	r3, #0
 8105bee:	677b      	str	r3, [r7, #116]	@ 0x74
 8105bf0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8105bf4:	460b      	mov	r3, r1
 8105bf6:	4313      	orrs	r3, r2
 8105bf8:	d034      	beq.n	8105c64 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8105bfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105bfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105c00:	2b00      	cmp	r3, #0
 8105c02:	d003      	beq.n	8105c0c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8105c04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8105c08:	d007      	beq.n	8105c1a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8105c0a:	e011      	b.n	8105c30 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105c0c:	4b12      	ldr	r3, [pc, #72]	@ (8105c58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105c10:	4a11      	ldr	r2, [pc, #68]	@ (8105c58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105c12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105c16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8105c18:	e00e      	b.n	8105c38 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8105c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105c1e:	3308      	adds	r3, #8
 8105c20:	2102      	movs	r1, #2
 8105c22:	4618      	mov	r0, r3
 8105c24:	f001 fb76 	bl	8107314 <RCCEx_PLL2_Config>
 8105c28:	4603      	mov	r3, r0
 8105c2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8105c2e:	e003      	b.n	8105c38 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8105c30:	2301      	movs	r3, #1
 8105c32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105c36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105c38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105c3c:	2b00      	cmp	r3, #0
 8105c3e:	d10d      	bne.n	8105c5c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8105c40:	4b05      	ldr	r3, [pc, #20]	@ (8105c58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105c42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105c44:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8105c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105c4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105c4e:	4a02      	ldr	r2, [pc, #8]	@ (8105c58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105c50:	430b      	orrs	r3, r1
 8105c52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8105c54:	e006      	b.n	8105c64 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8105c56:	bf00      	nop
 8105c58:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105c5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105c60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8105c64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105c6c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8105c70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8105c72:	2300      	movs	r3, #0
 8105c74:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8105c76:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8105c7a:	460b      	mov	r3, r1
 8105c7c:	4313      	orrs	r3, r2
 8105c7e:	d00c      	beq.n	8105c9a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8105c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105c84:	3328      	adds	r3, #40	@ 0x28
 8105c86:	2102      	movs	r1, #2
 8105c88:	4618      	mov	r0, r3
 8105c8a:	f001 fbf5 	bl	8107478 <RCCEx_PLL3_Config>
 8105c8e:	4603      	mov	r3, r0
 8105c90:	2b00      	cmp	r3, #0
 8105c92:	d002      	beq.n	8105c9a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8105c94:	2301      	movs	r3, #1
 8105c96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8105c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105ca2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8105ca6:	663b      	str	r3, [r7, #96]	@ 0x60
 8105ca8:	2300      	movs	r3, #0
 8105caa:	667b      	str	r3, [r7, #100]	@ 0x64
 8105cac:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8105cb0:	460b      	mov	r3, r1
 8105cb2:	4313      	orrs	r3, r2
 8105cb4:	d038      	beq.n	8105d28 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8105cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8105cbe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8105cc2:	d018      	beq.n	8105cf6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8105cc4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8105cc8:	d811      	bhi.n	8105cee <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8105cca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8105cce:	d014      	beq.n	8105cfa <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8105cd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8105cd4:	d80b      	bhi.n	8105cee <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8105cd6:	2b00      	cmp	r3, #0
 8105cd8:	d011      	beq.n	8105cfe <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8105cda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8105cde:	d106      	bne.n	8105cee <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105ce0:	4bc3      	ldr	r3, [pc, #780]	@ (8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105ce4:	4ac2      	ldr	r2, [pc, #776]	@ (8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105ce6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105cea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8105cec:	e008      	b.n	8105d00 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105cee:	2301      	movs	r3, #1
 8105cf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105cf4:	e004      	b.n	8105d00 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8105cf6:	bf00      	nop
 8105cf8:	e002      	b.n	8105d00 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8105cfa:	bf00      	nop
 8105cfc:	e000      	b.n	8105d00 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8105cfe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105d00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105d04:	2b00      	cmp	r3, #0
 8105d06:	d10b      	bne.n	8105d20 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8105d08:	4bb9      	ldr	r3, [pc, #740]	@ (8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105d0c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8105d10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105d14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8105d18:	4ab5      	ldr	r2, [pc, #724]	@ (8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105d1a:	430b      	orrs	r3, r1
 8105d1c:	6553      	str	r3, [r2, #84]	@ 0x54
 8105d1e:	e003      	b.n	8105d28 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105d20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105d24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8105d28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105d30:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8105d34:	65bb      	str	r3, [r7, #88]	@ 0x58
 8105d36:	2300      	movs	r3, #0
 8105d38:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8105d3a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8105d3e:	460b      	mov	r3, r1
 8105d40:	4313      	orrs	r3, r2
 8105d42:	d009      	beq.n	8105d58 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8105d44:	4baa      	ldr	r3, [pc, #680]	@ (8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105d46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105d48:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8105d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105d50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8105d52:	4aa7      	ldr	r2, [pc, #668]	@ (8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105d54:	430b      	orrs	r3, r1
 8105d56:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8105d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105d60:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8105d64:	653b      	str	r3, [r7, #80]	@ 0x50
 8105d66:	2300      	movs	r3, #0
 8105d68:	657b      	str	r3, [r7, #84]	@ 0x54
 8105d6a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8105d6e:	460b      	mov	r3, r1
 8105d70:	4313      	orrs	r3, r2
 8105d72:	d00a      	beq.n	8105d8a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8105d74:	4b9e      	ldr	r3, [pc, #632]	@ (8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105d76:	691b      	ldr	r3, [r3, #16]
 8105d78:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8105d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105d80:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8105d84:	4a9a      	ldr	r2, [pc, #616]	@ (8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105d86:	430b      	orrs	r3, r1
 8105d88:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8105d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105d92:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8105d96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8105d98:	2300      	movs	r3, #0
 8105d9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8105d9c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8105da0:	460b      	mov	r3, r1
 8105da2:	4313      	orrs	r3, r2
 8105da4:	d009      	beq.n	8105dba <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8105da6:	4b92      	ldr	r3, [pc, #584]	@ (8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105da8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105daa:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8105dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105db2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8105db4:	4a8e      	ldr	r2, [pc, #568]	@ (8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105db6:	430b      	orrs	r3, r1
 8105db8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8105dba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105dc2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8105dc6:	643b      	str	r3, [r7, #64]	@ 0x40
 8105dc8:	2300      	movs	r3, #0
 8105dca:	647b      	str	r3, [r7, #68]	@ 0x44
 8105dcc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8105dd0:	460b      	mov	r3, r1
 8105dd2:	4313      	orrs	r3, r2
 8105dd4:	d00e      	beq.n	8105df4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8105dd6:	4b86      	ldr	r3, [pc, #536]	@ (8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105dd8:	691b      	ldr	r3, [r3, #16]
 8105dda:	4a85      	ldr	r2, [pc, #532]	@ (8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105ddc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8105de0:	6113      	str	r3, [r2, #16]
 8105de2:	4b83      	ldr	r3, [pc, #524]	@ (8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105de4:	6919      	ldr	r1, [r3, #16]
 8105de6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105dea:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8105dee:	4a80      	ldr	r2, [pc, #512]	@ (8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105df0:	430b      	orrs	r3, r1
 8105df2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8105df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105dfc:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8105e00:	63bb      	str	r3, [r7, #56]	@ 0x38
 8105e02:	2300      	movs	r3, #0
 8105e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8105e06:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8105e0a:	460b      	mov	r3, r1
 8105e0c:	4313      	orrs	r3, r2
 8105e0e:	d009      	beq.n	8105e24 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8105e10:	4b77      	ldr	r3, [pc, #476]	@ (8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105e12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105e14:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8105e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105e1e:	4a74      	ldr	r2, [pc, #464]	@ (8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105e20:	430b      	orrs	r3, r1
 8105e22:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8105e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105e2c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8105e30:	633b      	str	r3, [r7, #48]	@ 0x30
 8105e32:	2300      	movs	r3, #0
 8105e34:	637b      	str	r3, [r7, #52]	@ 0x34
 8105e36:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8105e3a:	460b      	mov	r3, r1
 8105e3c:	4313      	orrs	r3, r2
 8105e3e:	d00a      	beq.n	8105e56 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8105e40:	4b6b      	ldr	r3, [pc, #428]	@ (8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105e42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105e44:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8105e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105e4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8105e50:	4a67      	ldr	r2, [pc, #412]	@ (8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105e52:	430b      	orrs	r3, r1
 8105e54:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8105e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105e5e:	2100      	movs	r1, #0
 8105e60:	62b9      	str	r1, [r7, #40]	@ 0x28
 8105e62:	f003 0301 	and.w	r3, r3, #1
 8105e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8105e68:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8105e6c:	460b      	mov	r3, r1
 8105e6e:	4313      	orrs	r3, r2
 8105e70:	d011      	beq.n	8105e96 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105e76:	3308      	adds	r3, #8
 8105e78:	2100      	movs	r1, #0
 8105e7a:	4618      	mov	r0, r3
 8105e7c:	f001 fa4a 	bl	8107314 <RCCEx_PLL2_Config>
 8105e80:	4603      	mov	r3, r0
 8105e82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8105e86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105e8a:	2b00      	cmp	r3, #0
 8105e8c:	d003      	beq.n	8105e96 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105e8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105e92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8105e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105e9e:	2100      	movs	r1, #0
 8105ea0:	6239      	str	r1, [r7, #32]
 8105ea2:	f003 0302 	and.w	r3, r3, #2
 8105ea6:	627b      	str	r3, [r7, #36]	@ 0x24
 8105ea8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8105eac:	460b      	mov	r3, r1
 8105eae:	4313      	orrs	r3, r2
 8105eb0:	d011      	beq.n	8105ed6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8105eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105eb6:	3308      	adds	r3, #8
 8105eb8:	2101      	movs	r1, #1
 8105eba:	4618      	mov	r0, r3
 8105ebc:	f001 fa2a 	bl	8107314 <RCCEx_PLL2_Config>
 8105ec0:	4603      	mov	r3, r0
 8105ec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8105ec6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105eca:	2b00      	cmp	r3, #0
 8105ecc:	d003      	beq.n	8105ed6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105ece:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105ed2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8105ed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105ede:	2100      	movs	r1, #0
 8105ee0:	61b9      	str	r1, [r7, #24]
 8105ee2:	f003 0304 	and.w	r3, r3, #4
 8105ee6:	61fb      	str	r3, [r7, #28]
 8105ee8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8105eec:	460b      	mov	r3, r1
 8105eee:	4313      	orrs	r3, r2
 8105ef0:	d011      	beq.n	8105f16 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8105ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105ef6:	3308      	adds	r3, #8
 8105ef8:	2102      	movs	r1, #2
 8105efa:	4618      	mov	r0, r3
 8105efc:	f001 fa0a 	bl	8107314 <RCCEx_PLL2_Config>
 8105f00:	4603      	mov	r3, r0
 8105f02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8105f06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105f0a:	2b00      	cmp	r3, #0
 8105f0c:	d003      	beq.n	8105f16 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105f0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105f12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8105f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105f1e:	2100      	movs	r1, #0
 8105f20:	6139      	str	r1, [r7, #16]
 8105f22:	f003 0308 	and.w	r3, r3, #8
 8105f26:	617b      	str	r3, [r7, #20]
 8105f28:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8105f2c:	460b      	mov	r3, r1
 8105f2e:	4313      	orrs	r3, r2
 8105f30:	d011      	beq.n	8105f56 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8105f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105f36:	3328      	adds	r3, #40	@ 0x28
 8105f38:	2100      	movs	r1, #0
 8105f3a:	4618      	mov	r0, r3
 8105f3c:	f001 fa9c 	bl	8107478 <RCCEx_PLL3_Config>
 8105f40:	4603      	mov	r3, r0
 8105f42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8105f46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105f4a:	2b00      	cmp	r3, #0
 8105f4c:	d003      	beq.n	8105f56 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105f4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105f52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8105f56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105f5e:	2100      	movs	r1, #0
 8105f60:	60b9      	str	r1, [r7, #8]
 8105f62:	f003 0310 	and.w	r3, r3, #16
 8105f66:	60fb      	str	r3, [r7, #12]
 8105f68:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8105f6c:	460b      	mov	r3, r1
 8105f6e:	4313      	orrs	r3, r2
 8105f70:	d011      	beq.n	8105f96 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8105f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105f76:	3328      	adds	r3, #40	@ 0x28
 8105f78:	2101      	movs	r1, #1
 8105f7a:	4618      	mov	r0, r3
 8105f7c:	f001 fa7c 	bl	8107478 <RCCEx_PLL3_Config>
 8105f80:	4603      	mov	r3, r0
 8105f82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8105f86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105f8a:	2b00      	cmp	r3, #0
 8105f8c:	d003      	beq.n	8105f96 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105f8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105f92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8105f96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105f9e:	2100      	movs	r1, #0
 8105fa0:	6039      	str	r1, [r7, #0]
 8105fa2:	f003 0320 	and.w	r3, r3, #32
 8105fa6:	607b      	str	r3, [r7, #4]
 8105fa8:	e9d7 1200 	ldrd	r1, r2, [r7]
 8105fac:	460b      	mov	r3, r1
 8105fae:	4313      	orrs	r3, r2
 8105fb0:	d011      	beq.n	8105fd6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105fb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105fb6:	3328      	adds	r3, #40	@ 0x28
 8105fb8:	2102      	movs	r1, #2
 8105fba:	4618      	mov	r0, r3
 8105fbc:	f001 fa5c 	bl	8107478 <RCCEx_PLL3_Config>
 8105fc0:	4603      	mov	r3, r0
 8105fc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8105fc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105fca:	2b00      	cmp	r3, #0
 8105fcc:	d003      	beq.n	8105fd6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105fce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105fd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8105fd6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8105fda:	2b00      	cmp	r3, #0
 8105fdc:	d101      	bne.n	8105fe2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8105fde:	2300      	movs	r3, #0
 8105fe0:	e000      	b.n	8105fe4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8105fe2:	2301      	movs	r3, #1
}
 8105fe4:	4618      	mov	r0, r3
 8105fe6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8105fea:	46bd      	mov	sp, r7
 8105fec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8105ff0:	58024400 	.word	0x58024400

08105ff4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8105ff4:	b580      	push	{r7, lr}
 8105ff6:	b090      	sub	sp, #64	@ 0x40
 8105ff8:	af00      	add	r7, sp, #0
 8105ffa:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8105ffe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106002:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8106006:	430b      	orrs	r3, r1
 8106008:	f040 8094 	bne.w	8106134 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 810600c:	4b9e      	ldr	r3, [pc, #632]	@ (8106288 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810600e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106010:	f003 0307 	and.w	r3, r3, #7
 8106014:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8106016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106018:	2b04      	cmp	r3, #4
 810601a:	f200 8087 	bhi.w	810612c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 810601e:	a201      	add	r2, pc, #4	@ (adr r2, 8106024 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8106020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106024:	08106039 	.word	0x08106039
 8106028:	08106061 	.word	0x08106061
 810602c:	08106089 	.word	0x08106089
 8106030:	08106125 	.word	0x08106125
 8106034:	081060b1 	.word	0x081060b1
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8106038:	4b93      	ldr	r3, [pc, #588]	@ (8106288 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810603a:	681b      	ldr	r3, [r3, #0]
 810603c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8106040:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8106044:	d108      	bne.n	8106058 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106046:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 810604a:	4618      	mov	r0, r3
 810604c:	f001 f810 	bl	8107070 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106052:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106054:	f000 bd45 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106058:	2300      	movs	r3, #0
 810605a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810605c:	f000 bd41 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106060:	4b89      	ldr	r3, [pc, #548]	@ (8106288 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106062:	681b      	ldr	r3, [r3, #0]
 8106064:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8106068:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 810606c:	d108      	bne.n	8106080 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810606e:	f107 0318 	add.w	r3, r7, #24
 8106072:	4618      	mov	r0, r3
 8106074:	f000 fd54 	bl	8106b20 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8106078:	69bb      	ldr	r3, [r7, #24]
 810607a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810607c:	f000 bd31 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106080:	2300      	movs	r3, #0
 8106082:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106084:	f000 bd2d 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106088:	4b7f      	ldr	r3, [pc, #508]	@ (8106288 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810608a:	681b      	ldr	r3, [r3, #0]
 810608c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8106090:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106094:	d108      	bne.n	81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106096:	f107 030c 	add.w	r3, r7, #12
 810609a:	4618      	mov	r0, r3
 810609c:	f000 fe94 	bl	8106dc8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81060a0:	68fb      	ldr	r3, [r7, #12]
 81060a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81060a4:	f000 bd1d 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81060a8:	2300      	movs	r3, #0
 81060aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81060ac:	f000 bd19 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 81060b0:	4b75      	ldr	r3, [pc, #468]	@ (8106288 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81060b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81060b4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 81060b8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81060ba:	4b73      	ldr	r3, [pc, #460]	@ (8106288 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81060bc:	681b      	ldr	r3, [r3, #0]
 81060be:	f003 0304 	and.w	r3, r3, #4
 81060c2:	2b04      	cmp	r3, #4
 81060c4:	d10c      	bne.n	81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 81060c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81060c8:	2b00      	cmp	r3, #0
 81060ca:	d109      	bne.n	81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81060cc:	4b6e      	ldr	r3, [pc, #440]	@ (8106288 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81060ce:	681b      	ldr	r3, [r3, #0]
 81060d0:	08db      	lsrs	r3, r3, #3
 81060d2:	f003 0303 	and.w	r3, r3, #3
 81060d6:	4a6d      	ldr	r2, [pc, #436]	@ (810628c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 81060d8:	fa22 f303 	lsr.w	r3, r2, r3
 81060dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81060de:	e01f      	b.n	8106120 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81060e0:	4b69      	ldr	r3, [pc, #420]	@ (8106288 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81060e2:	681b      	ldr	r3, [r3, #0]
 81060e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81060e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81060ec:	d106      	bne.n	81060fc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 81060ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81060f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81060f4:	d102      	bne.n	81060fc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 81060f6:	4b66      	ldr	r3, [pc, #408]	@ (8106290 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 81060f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81060fa:	e011      	b.n	8106120 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81060fc:	4b62      	ldr	r3, [pc, #392]	@ (8106288 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81060fe:	681b      	ldr	r3, [r3, #0]
 8106100:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8106104:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8106108:	d106      	bne.n	8106118 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 810610a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810610c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106110:	d102      	bne.n	8106118 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8106112:	4b60      	ldr	r3, [pc, #384]	@ (8106294 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8106114:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106116:	e003      	b.n	8106120 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8106118:	2300      	movs	r3, #0
 810611a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 810611c:	f000 bce1 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8106120:	f000 bcdf 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8106124:	4b5c      	ldr	r3, [pc, #368]	@ (8106298 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8106126:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106128:	f000 bcdb 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 810612c:	2300      	movs	r3, #0
 810612e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106130:	f000 bcd7 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8106134:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106138:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 810613c:	430b      	orrs	r3, r1
 810613e:	f040 80ad 	bne.w	810629c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8106142:	4b51      	ldr	r3, [pc, #324]	@ (8106288 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106144:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106146:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 810614a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 810614c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810614e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8106152:	d056      	beq.n	8106202 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8106154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106156:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810615a:	f200 8090 	bhi.w	810627e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 810615e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106160:	2bc0      	cmp	r3, #192	@ 0xc0
 8106162:	f000 8088 	beq.w	8106276 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8106166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106168:	2bc0      	cmp	r3, #192	@ 0xc0
 810616a:	f200 8088 	bhi.w	810627e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 810616e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106170:	2b80      	cmp	r3, #128	@ 0x80
 8106172:	d032      	beq.n	81061da <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8106174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106176:	2b80      	cmp	r3, #128	@ 0x80
 8106178:	f200 8081 	bhi.w	810627e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 810617c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810617e:	2b00      	cmp	r3, #0
 8106180:	d003      	beq.n	810618a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8106182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106184:	2b40      	cmp	r3, #64	@ 0x40
 8106186:	d014      	beq.n	81061b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8106188:	e079      	b.n	810627e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810618a:	4b3f      	ldr	r3, [pc, #252]	@ (8106288 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810618c:	681b      	ldr	r3, [r3, #0]
 810618e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8106192:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8106196:	d108      	bne.n	81061aa <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106198:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 810619c:	4618      	mov	r0, r3
 810619e:	f000 ff67 	bl	8107070 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81061a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81061a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81061a6:	f000 bc9c 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81061aa:	2300      	movs	r3, #0
 81061ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81061ae:	f000 bc98 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81061b2:	4b35      	ldr	r3, [pc, #212]	@ (8106288 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81061b4:	681b      	ldr	r3, [r3, #0]
 81061b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81061ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81061be:	d108      	bne.n	81061d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81061c0:	f107 0318 	add.w	r3, r7, #24
 81061c4:	4618      	mov	r0, r3
 81061c6:	f000 fcab 	bl	8106b20 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81061ca:	69bb      	ldr	r3, [r7, #24]
 81061cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81061ce:	f000 bc88 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81061d2:	2300      	movs	r3, #0
 81061d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81061d6:	f000 bc84 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81061da:	4b2b      	ldr	r3, [pc, #172]	@ (8106288 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81061dc:	681b      	ldr	r3, [r3, #0]
 81061de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81061e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81061e6:	d108      	bne.n	81061fa <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81061e8:	f107 030c 	add.w	r3, r7, #12
 81061ec:	4618      	mov	r0, r3
 81061ee:	f000 fdeb 	bl	8106dc8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81061f2:	68fb      	ldr	r3, [r7, #12]
 81061f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81061f6:	f000 bc74 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81061fa:	2300      	movs	r3, #0
 81061fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81061fe:	f000 bc70 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8106202:	4b21      	ldr	r3, [pc, #132]	@ (8106288 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8106206:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 810620a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810620c:	4b1e      	ldr	r3, [pc, #120]	@ (8106288 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810620e:	681b      	ldr	r3, [r3, #0]
 8106210:	f003 0304 	and.w	r3, r3, #4
 8106214:	2b04      	cmp	r3, #4
 8106216:	d10c      	bne.n	8106232 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8106218:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810621a:	2b00      	cmp	r3, #0
 810621c:	d109      	bne.n	8106232 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810621e:	4b1a      	ldr	r3, [pc, #104]	@ (8106288 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106220:	681b      	ldr	r3, [r3, #0]
 8106222:	08db      	lsrs	r3, r3, #3
 8106224:	f003 0303 	and.w	r3, r3, #3
 8106228:	4a18      	ldr	r2, [pc, #96]	@ (810628c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 810622a:	fa22 f303 	lsr.w	r3, r2, r3
 810622e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106230:	e01f      	b.n	8106272 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8106232:	4b15      	ldr	r3, [pc, #84]	@ (8106288 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106234:	681b      	ldr	r3, [r3, #0]
 8106236:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810623a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810623e:	d106      	bne.n	810624e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8106240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106242:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8106246:	d102      	bne.n	810624e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8106248:	4b11      	ldr	r3, [pc, #68]	@ (8106290 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 810624a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810624c:	e011      	b.n	8106272 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810624e:	4b0e      	ldr	r3, [pc, #56]	@ (8106288 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106250:	681b      	ldr	r3, [r3, #0]
 8106252:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8106256:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810625a:	d106      	bne.n	810626a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 810625c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810625e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106262:	d102      	bne.n	810626a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8106264:	4b0b      	ldr	r3, [pc, #44]	@ (8106294 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8106266:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106268:	e003      	b.n	8106272 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 810626a:	2300      	movs	r3, #0
 810626c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 810626e:	f000 bc38 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8106272:	f000 bc36 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8106276:	4b08      	ldr	r3, [pc, #32]	@ (8106298 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8106278:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810627a:	f000 bc32 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 810627e:	2300      	movs	r3, #0
 8106280:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106282:	f000 bc2e 	b.w	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8106286:	bf00      	nop
 8106288:	58024400 	.word	0x58024400
 810628c:	03d09000 	.word	0x03d09000
 8106290:	003d0900 	.word	0x003d0900
 8106294:	017d7840 	.word	0x017d7840
 8106298:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 810629c:	e9d7 2300 	ldrd	r2, r3, [r7]
 81062a0:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 81062a4:	430b      	orrs	r3, r1
 81062a6:	f040 809c 	bne.w	81063e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 81062aa:	4b9e      	ldr	r3, [pc, #632]	@ (8106524 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81062ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81062ae:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 81062b2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 81062b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81062b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 81062ba:	d054      	beq.n	8106366 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 81062bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81062be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 81062c2:	f200 808b 	bhi.w	81063dc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 81062c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81062c8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81062cc:	f000 8083 	beq.w	81063d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 81062d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81062d2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81062d6:	f200 8081 	bhi.w	81063dc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 81062da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81062dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81062e0:	d02f      	beq.n	8106342 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 81062e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81062e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81062e8:	d878      	bhi.n	81063dc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 81062ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81062ec:	2b00      	cmp	r3, #0
 81062ee:	d004      	beq.n	81062fa <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 81062f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81062f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81062f6:	d012      	beq.n	810631e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 81062f8:	e070      	b.n	81063dc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81062fa:	4b8a      	ldr	r3, [pc, #552]	@ (8106524 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81062fc:	681b      	ldr	r3, [r3, #0]
 81062fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8106302:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8106306:	d107      	bne.n	8106318 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106308:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 810630c:	4618      	mov	r0, r3
 810630e:	f000 feaf 	bl	8107070 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106314:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106316:	e3e4      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106318:	2300      	movs	r3, #0
 810631a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810631c:	e3e1      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810631e:	4b81      	ldr	r3, [pc, #516]	@ (8106524 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106320:	681b      	ldr	r3, [r3, #0]
 8106322:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8106326:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 810632a:	d107      	bne.n	810633c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810632c:	f107 0318 	add.w	r3, r7, #24
 8106330:	4618      	mov	r0, r3
 8106332:	f000 fbf5 	bl	8106b20 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8106336:	69bb      	ldr	r3, [r7, #24]
 8106338:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810633a:	e3d2      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810633c:	2300      	movs	r3, #0
 810633e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106340:	e3cf      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106342:	4b78      	ldr	r3, [pc, #480]	@ (8106524 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106344:	681b      	ldr	r3, [r3, #0]
 8106346:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810634a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810634e:	d107      	bne.n	8106360 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106350:	f107 030c 	add.w	r3, r7, #12
 8106354:	4618      	mov	r0, r3
 8106356:	f000 fd37 	bl	8106dc8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810635a:	68fb      	ldr	r3, [r7, #12]
 810635c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810635e:	e3c0      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106360:	2300      	movs	r3, #0
 8106362:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106364:	e3bd      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8106366:	4b6f      	ldr	r3, [pc, #444]	@ (8106524 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810636a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 810636e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8106370:	4b6c      	ldr	r3, [pc, #432]	@ (8106524 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106372:	681b      	ldr	r3, [r3, #0]
 8106374:	f003 0304 	and.w	r3, r3, #4
 8106378:	2b04      	cmp	r3, #4
 810637a:	d10c      	bne.n	8106396 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 810637c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810637e:	2b00      	cmp	r3, #0
 8106380:	d109      	bne.n	8106396 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106382:	4b68      	ldr	r3, [pc, #416]	@ (8106524 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106384:	681b      	ldr	r3, [r3, #0]
 8106386:	08db      	lsrs	r3, r3, #3
 8106388:	f003 0303 	and.w	r3, r3, #3
 810638c:	4a66      	ldr	r2, [pc, #408]	@ (8106528 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 810638e:	fa22 f303 	lsr.w	r3, r2, r3
 8106392:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106394:	e01e      	b.n	81063d4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8106396:	4b63      	ldr	r3, [pc, #396]	@ (8106524 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106398:	681b      	ldr	r3, [r3, #0]
 810639a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810639e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81063a2:	d106      	bne.n	81063b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 81063a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81063a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81063aa:	d102      	bne.n	81063b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 81063ac:	4b5f      	ldr	r3, [pc, #380]	@ (810652c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 81063ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81063b0:	e010      	b.n	81063d4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81063b2:	4b5c      	ldr	r3, [pc, #368]	@ (8106524 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81063b4:	681b      	ldr	r3, [r3, #0]
 81063b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81063ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81063be:	d106      	bne.n	81063ce <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 81063c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81063c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81063c6:	d102      	bne.n	81063ce <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 81063c8:	4b59      	ldr	r3, [pc, #356]	@ (8106530 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 81063ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81063cc:	e002      	b.n	81063d4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 81063ce:	2300      	movs	r3, #0
 81063d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 81063d2:	e386      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81063d4:	e385      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 81063d6:	4b57      	ldr	r3, [pc, #348]	@ (8106534 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 81063d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81063da:	e382      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 81063dc:	2300      	movs	r3, #0
 81063de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81063e0:	e37f      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 81063e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 81063e6:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 81063ea:	430b      	orrs	r3, r1
 81063ec:	f040 80a7 	bne.w	810653e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 81063f0:	4b4c      	ldr	r3, [pc, #304]	@ (8106524 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81063f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81063f4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 81063f8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 81063fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81063fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8106400:	d055      	beq.n	81064ae <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8106402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106404:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8106408:	f200 8096 	bhi.w	8106538 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 810640c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810640e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8106412:	f000 8084 	beq.w	810651e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8106416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106418:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 810641c:	f200 808c 	bhi.w	8106538 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8106420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106422:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8106426:	d030      	beq.n	810648a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8106428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810642a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810642e:	f200 8083 	bhi.w	8106538 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8106432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106434:	2b00      	cmp	r3, #0
 8106436:	d004      	beq.n	8106442 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8106438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810643a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 810643e:	d012      	beq.n	8106466 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8106440:	e07a      	b.n	8106538 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8106442:	4b38      	ldr	r3, [pc, #224]	@ (8106524 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106444:	681b      	ldr	r3, [r3, #0]
 8106446:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 810644a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810644e:	d107      	bne.n	8106460 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106450:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8106454:	4618      	mov	r0, r3
 8106456:	f000 fe0b 	bl	8107070 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810645a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810645c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810645e:	e340      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106460:	2300      	movs	r3, #0
 8106462:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106464:	e33d      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106466:	4b2f      	ldr	r3, [pc, #188]	@ (8106524 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106468:	681b      	ldr	r3, [r3, #0]
 810646a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810646e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8106472:	d107      	bne.n	8106484 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106474:	f107 0318 	add.w	r3, r7, #24
 8106478:	4618      	mov	r0, r3
 810647a:	f000 fb51 	bl	8106b20 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810647e:	69bb      	ldr	r3, [r7, #24]
 8106480:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106482:	e32e      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106484:	2300      	movs	r3, #0
 8106486:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106488:	e32b      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810648a:	4b26      	ldr	r3, [pc, #152]	@ (8106524 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810648c:	681b      	ldr	r3, [r3, #0]
 810648e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8106492:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106496:	d107      	bne.n	81064a8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106498:	f107 030c 	add.w	r3, r7, #12
 810649c:	4618      	mov	r0, r3
 810649e:	f000 fc93 	bl	8106dc8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81064a2:	68fb      	ldr	r3, [r7, #12]
 81064a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81064a6:	e31c      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81064a8:	2300      	movs	r3, #0
 81064aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81064ac:	e319      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 81064ae:	4b1d      	ldr	r3, [pc, #116]	@ (8106524 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81064b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81064b2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 81064b6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81064b8:	4b1a      	ldr	r3, [pc, #104]	@ (8106524 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81064ba:	681b      	ldr	r3, [r3, #0]
 81064bc:	f003 0304 	and.w	r3, r3, #4
 81064c0:	2b04      	cmp	r3, #4
 81064c2:	d10c      	bne.n	81064de <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 81064c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81064c6:	2b00      	cmp	r3, #0
 81064c8:	d109      	bne.n	81064de <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81064ca:	4b16      	ldr	r3, [pc, #88]	@ (8106524 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81064cc:	681b      	ldr	r3, [r3, #0]
 81064ce:	08db      	lsrs	r3, r3, #3
 81064d0:	f003 0303 	and.w	r3, r3, #3
 81064d4:	4a14      	ldr	r2, [pc, #80]	@ (8106528 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 81064d6:	fa22 f303 	lsr.w	r3, r2, r3
 81064da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81064dc:	e01e      	b.n	810651c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81064de:	4b11      	ldr	r3, [pc, #68]	@ (8106524 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81064e0:	681b      	ldr	r3, [r3, #0]
 81064e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81064e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81064ea:	d106      	bne.n	81064fa <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 81064ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81064ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81064f2:	d102      	bne.n	81064fa <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 81064f4:	4b0d      	ldr	r3, [pc, #52]	@ (810652c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 81064f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81064f8:	e010      	b.n	810651c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81064fa:	4b0a      	ldr	r3, [pc, #40]	@ (8106524 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81064fc:	681b      	ldr	r3, [r3, #0]
 81064fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8106502:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8106506:	d106      	bne.n	8106516 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8106508:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810650a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810650e:	d102      	bne.n	8106516 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8106510:	4b07      	ldr	r3, [pc, #28]	@ (8106530 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8106512:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106514:	e002      	b.n	810651c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8106516:	2300      	movs	r3, #0
 8106518:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 810651a:	e2e2      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 810651c:	e2e1      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 810651e:	4b05      	ldr	r3, [pc, #20]	@ (8106534 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8106520:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106522:	e2de      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8106524:	58024400 	.word	0x58024400
 8106528:	03d09000 	.word	0x03d09000
 810652c:	003d0900 	.word	0x003d0900
 8106530:	017d7840 	.word	0x017d7840
 8106534:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8106538:	2300      	movs	r3, #0
 810653a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810653c:	e2d1      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 810653e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106542:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8106546:	430b      	orrs	r3, r1
 8106548:	f040 809c 	bne.w	8106684 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 810654c:	4b93      	ldr	r3, [pc, #588]	@ (810679c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810654e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106550:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8106554:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8106556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106558:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 810655c:	d054      	beq.n	8106608 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 810655e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106560:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8106564:	f200 808b 	bhi.w	810667e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8106568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810656a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 810656e:	f000 8083 	beq.w	8106678 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8106572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106574:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8106578:	f200 8081 	bhi.w	810667e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 810657c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810657e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8106582:	d02f      	beq.n	81065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8106584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106586:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 810658a:	d878      	bhi.n	810667e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 810658c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810658e:	2b00      	cmp	r3, #0
 8106590:	d004      	beq.n	810659c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8106592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106594:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8106598:	d012      	beq.n	81065c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 810659a:	e070      	b.n	810667e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810659c:	4b7f      	ldr	r3, [pc, #508]	@ (810679c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810659e:	681b      	ldr	r3, [r3, #0]
 81065a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 81065a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81065a8:	d107      	bne.n	81065ba <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81065aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81065ae:	4618      	mov	r0, r3
 81065b0:	f000 fd5e 	bl	8107070 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81065b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81065b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81065b8:	e293      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81065ba:	2300      	movs	r3, #0
 81065bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81065be:	e290      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81065c0:	4b76      	ldr	r3, [pc, #472]	@ (810679c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81065c2:	681b      	ldr	r3, [r3, #0]
 81065c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81065c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81065cc:	d107      	bne.n	81065de <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81065ce:	f107 0318 	add.w	r3, r7, #24
 81065d2:	4618      	mov	r0, r3
 81065d4:	f000 faa4 	bl	8106b20 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81065d8:	69bb      	ldr	r3, [r7, #24]
 81065da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81065dc:	e281      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81065de:	2300      	movs	r3, #0
 81065e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81065e2:	e27e      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81065e4:	4b6d      	ldr	r3, [pc, #436]	@ (810679c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81065e6:	681b      	ldr	r3, [r3, #0]
 81065e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81065ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81065f0:	d107      	bne.n	8106602 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81065f2:	f107 030c 	add.w	r3, r7, #12
 81065f6:	4618      	mov	r0, r3
 81065f8:	f000 fbe6 	bl	8106dc8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81065fc:	68fb      	ldr	r3, [r7, #12]
 81065fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106600:	e26f      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106602:	2300      	movs	r3, #0
 8106604:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106606:	e26c      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8106608:	4b64      	ldr	r3, [pc, #400]	@ (810679c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810660a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810660c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8106610:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8106612:	4b62      	ldr	r3, [pc, #392]	@ (810679c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8106614:	681b      	ldr	r3, [r3, #0]
 8106616:	f003 0304 	and.w	r3, r3, #4
 810661a:	2b04      	cmp	r3, #4
 810661c:	d10c      	bne.n	8106638 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 810661e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106620:	2b00      	cmp	r3, #0
 8106622:	d109      	bne.n	8106638 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106624:	4b5d      	ldr	r3, [pc, #372]	@ (810679c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8106626:	681b      	ldr	r3, [r3, #0]
 8106628:	08db      	lsrs	r3, r3, #3
 810662a:	f003 0303 	and.w	r3, r3, #3
 810662e:	4a5c      	ldr	r2, [pc, #368]	@ (81067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8106630:	fa22 f303 	lsr.w	r3, r2, r3
 8106634:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106636:	e01e      	b.n	8106676 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8106638:	4b58      	ldr	r3, [pc, #352]	@ (810679c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810663a:	681b      	ldr	r3, [r3, #0]
 810663c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8106640:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8106644:	d106      	bne.n	8106654 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8106646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106648:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810664c:	d102      	bne.n	8106654 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 810664e:	4b55      	ldr	r3, [pc, #340]	@ (81067a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8106650:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106652:	e010      	b.n	8106676 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8106654:	4b51      	ldr	r3, [pc, #324]	@ (810679c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8106656:	681b      	ldr	r3, [r3, #0]
 8106658:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 810665c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8106660:	d106      	bne.n	8106670 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8106662:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106664:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106668:	d102      	bne.n	8106670 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 810666a:	4b4f      	ldr	r3, [pc, #316]	@ (81067a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 810666c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810666e:	e002      	b.n	8106676 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8106670:	2300      	movs	r3, #0
 8106672:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8106674:	e235      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8106676:	e234      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8106678:	4b4c      	ldr	r3, [pc, #304]	@ (81067ac <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 810667a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810667c:	e231      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 810667e:	2300      	movs	r3, #0
 8106680:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106682:	e22e      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8106684:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106688:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 810668c:	430b      	orrs	r3, r1
 810668e:	f040 808f 	bne.w	81067b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8106692:	4b42      	ldr	r3, [pc, #264]	@ (810679c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8106694:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106696:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 810669a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 810669c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810669e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 81066a2:	d06b      	beq.n	810677c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 81066a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81066a6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 81066aa:	d874      	bhi.n	8106796 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81066ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81066ae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81066b2:	d056      	beq.n	8106762 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 81066b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81066b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81066ba:	d86c      	bhi.n	8106796 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81066bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81066be:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81066c2:	d03b      	beq.n	810673c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 81066c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81066c6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81066ca:	d864      	bhi.n	8106796 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81066cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81066ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81066d2:	d021      	beq.n	8106718 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 81066d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81066d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81066da:	d85c      	bhi.n	8106796 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81066dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81066de:	2b00      	cmp	r3, #0
 81066e0:	d004      	beq.n	81066ec <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 81066e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81066e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81066e8:	d004      	beq.n	81066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 81066ea:	e054      	b.n	8106796 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 81066ec:	f7fe fa62 	bl	8104bb4 <HAL_RCC_GetPCLK1Freq>
 81066f0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 81066f2:	e1f6      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81066f4:	4b29      	ldr	r3, [pc, #164]	@ (810679c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81066f6:	681b      	ldr	r3, [r3, #0]
 81066f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81066fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8106700:	d107      	bne.n	8106712 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106702:	f107 0318 	add.w	r3, r7, #24
 8106706:	4618      	mov	r0, r3
 8106708:	f000 fa0a 	bl	8106b20 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 810670c:	69fb      	ldr	r3, [r7, #28]
 810670e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106710:	e1e7      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106712:	2300      	movs	r3, #0
 8106714:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106716:	e1e4      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106718:	4b20      	ldr	r3, [pc, #128]	@ (810679c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810671a:	681b      	ldr	r3, [r3, #0]
 810671c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8106720:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106724:	d107      	bne.n	8106736 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106726:	f107 030c 	add.w	r3, r7, #12
 810672a:	4618      	mov	r0, r3
 810672c:	f000 fb4c 	bl	8106dc8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8106730:	693b      	ldr	r3, [r7, #16]
 8106732:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106734:	e1d5      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106736:	2300      	movs	r3, #0
 8106738:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810673a:	e1d2      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 810673c:	4b17      	ldr	r3, [pc, #92]	@ (810679c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810673e:	681b      	ldr	r3, [r3, #0]
 8106740:	f003 0304 	and.w	r3, r3, #4
 8106744:	2b04      	cmp	r3, #4
 8106746:	d109      	bne.n	810675c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106748:	4b14      	ldr	r3, [pc, #80]	@ (810679c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810674a:	681b      	ldr	r3, [r3, #0]
 810674c:	08db      	lsrs	r3, r3, #3
 810674e:	f003 0303 	and.w	r3, r3, #3
 8106752:	4a13      	ldr	r2, [pc, #76]	@ (81067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8106754:	fa22 f303 	lsr.w	r3, r2, r3
 8106758:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810675a:	e1c2      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810675c:	2300      	movs	r3, #0
 810675e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106760:	e1bf      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8106762:	4b0e      	ldr	r3, [pc, #56]	@ (810679c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8106764:	681b      	ldr	r3, [r3, #0]
 8106766:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810676a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810676e:	d102      	bne.n	8106776 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8106770:	4b0c      	ldr	r3, [pc, #48]	@ (81067a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8106772:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106774:	e1b5      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106776:	2300      	movs	r3, #0
 8106778:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810677a:	e1b2      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 810677c:	4b07      	ldr	r3, [pc, #28]	@ (810679c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810677e:	681b      	ldr	r3, [r3, #0]
 8106780:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8106784:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8106788:	d102      	bne.n	8106790 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 810678a:	4b07      	ldr	r3, [pc, #28]	@ (81067a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 810678c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810678e:	e1a8      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106790:	2300      	movs	r3, #0
 8106792:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106794:	e1a5      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8106796:	2300      	movs	r3, #0
 8106798:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810679a:	e1a2      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 810679c:	58024400 	.word	0x58024400
 81067a0:	03d09000 	.word	0x03d09000
 81067a4:	003d0900 	.word	0x003d0900
 81067a8:	017d7840 	.word	0x017d7840
 81067ac:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 81067b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 81067b4:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 81067b8:	430b      	orrs	r3, r1
 81067ba:	d173      	bne.n	81068a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 81067bc:	4b9c      	ldr	r3, [pc, #624]	@ (8106a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81067be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81067c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 81067c4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 81067c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81067c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81067cc:	d02f      	beq.n	810682e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 81067ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81067d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81067d4:	d863      	bhi.n	810689e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 81067d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81067d8:	2b00      	cmp	r3, #0
 81067da:	d004      	beq.n	81067e6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 81067dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81067de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81067e2:	d012      	beq.n	810680a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 81067e4:	e05b      	b.n	810689e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81067e6:	4b92      	ldr	r3, [pc, #584]	@ (8106a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81067e8:	681b      	ldr	r3, [r3, #0]
 81067ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81067ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81067f2:	d107      	bne.n	8106804 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81067f4:	f107 0318 	add.w	r3, r7, #24
 81067f8:	4618      	mov	r0, r3
 81067fa:	f000 f991 	bl	8106b20 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81067fe:	69bb      	ldr	r3, [r7, #24]
 8106800:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106802:	e16e      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106804:	2300      	movs	r3, #0
 8106806:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106808:	e16b      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810680a:	4b89      	ldr	r3, [pc, #548]	@ (8106a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810680c:	681b      	ldr	r3, [r3, #0]
 810680e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8106812:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106816:	d107      	bne.n	8106828 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106818:	f107 030c 	add.w	r3, r7, #12
 810681c:	4618      	mov	r0, r3
 810681e:	f000 fad3 	bl	8106dc8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8106822:	697b      	ldr	r3, [r7, #20]
 8106824:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106826:	e15c      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106828:	2300      	movs	r3, #0
 810682a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810682c:	e159      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 810682e:	4b80      	ldr	r3, [pc, #512]	@ (8106a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8106832:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8106836:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8106838:	4b7d      	ldr	r3, [pc, #500]	@ (8106a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810683a:	681b      	ldr	r3, [r3, #0]
 810683c:	f003 0304 	and.w	r3, r3, #4
 8106840:	2b04      	cmp	r3, #4
 8106842:	d10c      	bne.n	810685e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8106844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106846:	2b00      	cmp	r3, #0
 8106848:	d109      	bne.n	810685e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810684a:	4b79      	ldr	r3, [pc, #484]	@ (8106a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810684c:	681b      	ldr	r3, [r3, #0]
 810684e:	08db      	lsrs	r3, r3, #3
 8106850:	f003 0303 	and.w	r3, r3, #3
 8106854:	4a77      	ldr	r2, [pc, #476]	@ (8106a34 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8106856:	fa22 f303 	lsr.w	r3, r2, r3
 810685a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810685c:	e01e      	b.n	810689c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 810685e:	4b74      	ldr	r3, [pc, #464]	@ (8106a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106860:	681b      	ldr	r3, [r3, #0]
 8106862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8106866:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810686a:	d106      	bne.n	810687a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 810686c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810686e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8106872:	d102      	bne.n	810687a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8106874:	4b70      	ldr	r3, [pc, #448]	@ (8106a38 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8106876:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106878:	e010      	b.n	810689c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810687a:	4b6d      	ldr	r3, [pc, #436]	@ (8106a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810687c:	681b      	ldr	r3, [r3, #0]
 810687e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8106882:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8106886:	d106      	bne.n	8106896 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8106888:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810688a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810688e:	d102      	bne.n	8106896 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8106890:	4b6a      	ldr	r3, [pc, #424]	@ (8106a3c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8106892:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106894:	e002      	b.n	810689c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8106896:	2300      	movs	r3, #0
 8106898:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 810689a:	e122      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 810689c:	e121      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 810689e:	2300      	movs	r3, #0
 81068a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81068a2:	e11e      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 81068a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 81068a8:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 81068ac:	430b      	orrs	r3, r1
 81068ae:	d133      	bne.n	8106918 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 81068b0:	4b5f      	ldr	r3, [pc, #380]	@ (8106a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81068b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81068b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 81068b8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 81068ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81068bc:	2b00      	cmp	r3, #0
 81068be:	d004      	beq.n	81068ca <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 81068c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81068c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81068c6:	d012      	beq.n	81068ee <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 81068c8:	e023      	b.n	8106912 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81068ca:	4b59      	ldr	r3, [pc, #356]	@ (8106a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81068cc:	681b      	ldr	r3, [r3, #0]
 81068ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 81068d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81068d6:	d107      	bne.n	81068e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81068d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81068dc:	4618      	mov	r0, r3
 81068de:	f000 fbc7 	bl	8107070 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81068e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81068e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81068e6:	e0fc      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81068e8:	2300      	movs	r3, #0
 81068ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81068ec:	e0f9      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81068ee:	4b50      	ldr	r3, [pc, #320]	@ (8106a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81068f0:	681b      	ldr	r3, [r3, #0]
 81068f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81068f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81068fa:	d107      	bne.n	810690c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81068fc:	f107 0318 	add.w	r3, r7, #24
 8106900:	4618      	mov	r0, r3
 8106902:	f000 f90d 	bl	8106b20 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8106906:	6a3b      	ldr	r3, [r7, #32]
 8106908:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810690a:	e0ea      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810690c:	2300      	movs	r3, #0
 810690e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106910:	e0e7      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8106912:	2300      	movs	r3, #0
 8106914:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106916:	e0e4      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8106918:	e9d7 2300 	ldrd	r2, r3, [r7]
 810691c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8106920:	430b      	orrs	r3, r1
 8106922:	f040 808d 	bne.w	8106a40 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8106926:	4b42      	ldr	r3, [pc, #264]	@ (8106a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106928:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810692a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 810692e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8106930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106932:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8106936:	d06b      	beq.n	8106a10 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8106938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810693a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 810693e:	d874      	bhi.n	8106a2a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8106940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106942:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8106946:	d056      	beq.n	81069f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8106948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810694a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810694e:	d86c      	bhi.n	8106a2a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8106950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106952:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8106956:	d03b      	beq.n	81069d0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8106958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810695a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 810695e:	d864      	bhi.n	8106a2a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8106960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106962:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106966:	d021      	beq.n	81069ac <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8106968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810696a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810696e:	d85c      	bhi.n	8106a2a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8106970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106972:	2b00      	cmp	r3, #0
 8106974:	d004      	beq.n	8106980 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8106976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106978:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810697c:	d004      	beq.n	8106988 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 810697e:	e054      	b.n	8106a2a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8106980:	f000 f8b8 	bl	8106af4 <HAL_RCCEx_GetD3PCLK1Freq>
 8106984:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8106986:	e0ac      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106988:	4b29      	ldr	r3, [pc, #164]	@ (8106a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810698a:	681b      	ldr	r3, [r3, #0]
 810698c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8106990:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8106994:	d107      	bne.n	81069a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106996:	f107 0318 	add.w	r3, r7, #24
 810699a:	4618      	mov	r0, r3
 810699c:	f000 f8c0 	bl	8106b20 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 81069a0:	69fb      	ldr	r3, [r7, #28]
 81069a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81069a4:	e09d      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81069a6:	2300      	movs	r3, #0
 81069a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81069aa:	e09a      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81069ac:	4b20      	ldr	r3, [pc, #128]	@ (8106a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81069ae:	681b      	ldr	r3, [r3, #0]
 81069b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81069b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81069b8:	d107      	bne.n	81069ca <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81069ba:	f107 030c 	add.w	r3, r7, #12
 81069be:	4618      	mov	r0, r3
 81069c0:	f000 fa02 	bl	8106dc8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 81069c4:	693b      	ldr	r3, [r7, #16]
 81069c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81069c8:	e08b      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81069ca:	2300      	movs	r3, #0
 81069cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81069ce:	e088      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 81069d0:	4b17      	ldr	r3, [pc, #92]	@ (8106a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81069d2:	681b      	ldr	r3, [r3, #0]
 81069d4:	f003 0304 	and.w	r3, r3, #4
 81069d8:	2b04      	cmp	r3, #4
 81069da:	d109      	bne.n	81069f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81069dc:	4b14      	ldr	r3, [pc, #80]	@ (8106a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81069de:	681b      	ldr	r3, [r3, #0]
 81069e0:	08db      	lsrs	r3, r3, #3
 81069e2:	f003 0303 	and.w	r3, r3, #3
 81069e6:	4a13      	ldr	r2, [pc, #76]	@ (8106a34 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 81069e8:	fa22 f303 	lsr.w	r3, r2, r3
 81069ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81069ee:	e078      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81069f0:	2300      	movs	r3, #0
 81069f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81069f4:	e075      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 81069f6:	4b0e      	ldr	r3, [pc, #56]	@ (8106a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81069f8:	681b      	ldr	r3, [r3, #0]
 81069fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81069fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8106a02:	d102      	bne.n	8106a0a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8106a04:	4b0c      	ldr	r3, [pc, #48]	@ (8106a38 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8106a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106a08:	e06b      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106a0a:	2300      	movs	r3, #0
 8106a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106a0e:	e068      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8106a10:	4b07      	ldr	r3, [pc, #28]	@ (8106a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106a12:	681b      	ldr	r3, [r3, #0]
 8106a14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8106a18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8106a1c:	d102      	bne.n	8106a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8106a1e:	4b07      	ldr	r3, [pc, #28]	@ (8106a3c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8106a20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106a22:	e05e      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106a24:	2300      	movs	r3, #0
 8106a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106a28:	e05b      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8106a2a:	2300      	movs	r3, #0
 8106a2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106a2e:	e058      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8106a30:	58024400 	.word	0x58024400
 8106a34:	03d09000 	.word	0x03d09000
 8106a38:	003d0900 	.word	0x003d0900
 8106a3c:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8106a40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106a44:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8106a48:	430b      	orrs	r3, r1
 8106a4a:	d148      	bne.n	8106ade <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8106a4c:	4b27      	ldr	r3, [pc, #156]	@ (8106aec <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8106a4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106a50:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8106a54:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8106a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106a58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106a5c:	d02a      	beq.n	8106ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8106a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106a60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106a64:	d838      	bhi.n	8106ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8106a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106a68:	2b00      	cmp	r3, #0
 8106a6a:	d004      	beq.n	8106a76 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8106a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106a6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8106a72:	d00d      	beq.n	8106a90 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8106a74:	e030      	b.n	8106ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8106a76:	4b1d      	ldr	r3, [pc, #116]	@ (8106aec <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8106a78:	681b      	ldr	r3, [r3, #0]
 8106a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8106a7e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8106a82:	d102      	bne.n	8106a8a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8106a84:	4b1a      	ldr	r3, [pc, #104]	@ (8106af0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8106a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106a88:	e02b      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106a8a:	2300      	movs	r3, #0
 8106a8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106a8e:	e028      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8106a90:	4b16      	ldr	r3, [pc, #88]	@ (8106aec <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8106a92:	681b      	ldr	r3, [r3, #0]
 8106a94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8106a98:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8106a9c:	d107      	bne.n	8106aae <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106a9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8106aa2:	4618      	mov	r0, r3
 8106aa4:	f000 fae4 	bl	8107070 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106aac:	e019      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106aae:	2300      	movs	r3, #0
 8106ab0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106ab2:	e016      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106ab4:	4b0d      	ldr	r3, [pc, #52]	@ (8106aec <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8106ab6:	681b      	ldr	r3, [r3, #0]
 8106ab8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8106abc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8106ac0:	d107      	bne.n	8106ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106ac2:	f107 0318 	add.w	r3, r7, #24
 8106ac6:	4618      	mov	r0, r3
 8106ac8:	f000 f82a 	bl	8106b20 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8106acc:	69fb      	ldr	r3, [r7, #28]
 8106ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106ad0:	e007      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106ad2:	2300      	movs	r3, #0
 8106ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106ad6:	e004      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8106ad8:	2300      	movs	r3, #0
 8106ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106adc:	e001      	b.n	8106ae2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8106ade:	2300      	movs	r3, #0
 8106ae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8106ae2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8106ae4:	4618      	mov	r0, r3
 8106ae6:	3740      	adds	r7, #64	@ 0x40
 8106ae8:	46bd      	mov	sp, r7
 8106aea:	bd80      	pop	{r7, pc}
 8106aec:	58024400 	.word	0x58024400
 8106af0:	017d7840 	.word	0x017d7840

08106af4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8106af4:	b580      	push	{r7, lr}
 8106af6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8106af8:	f7fe f82a 	bl	8104b50 <HAL_RCC_GetHCLKFreq>
 8106afc:	4602      	mov	r2, r0
 8106afe:	4b06      	ldr	r3, [pc, #24]	@ (8106b18 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8106b00:	6a1b      	ldr	r3, [r3, #32]
 8106b02:	091b      	lsrs	r3, r3, #4
 8106b04:	f003 0307 	and.w	r3, r3, #7
 8106b08:	4904      	ldr	r1, [pc, #16]	@ (8106b1c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8106b0a:	5ccb      	ldrb	r3, [r1, r3]
 8106b0c:	f003 031f 	and.w	r3, r3, #31
 8106b10:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8106b14:	4618      	mov	r0, r3
 8106b16:	bd80      	pop	{r7, pc}
 8106b18:	58024400 	.word	0x58024400
 8106b1c:	08108c1c 	.word	0x08108c1c

08106b20 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8106b20:	b480      	push	{r7}
 8106b22:	b089      	sub	sp, #36	@ 0x24
 8106b24:	af00      	add	r7, sp, #0
 8106b26:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106b28:	4ba1      	ldr	r3, [pc, #644]	@ (8106db0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8106b2c:	f003 0303 	and.w	r3, r3, #3
 8106b30:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8106b32:	4b9f      	ldr	r3, [pc, #636]	@ (8106db0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8106b36:	0b1b      	lsrs	r3, r3, #12
 8106b38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8106b3c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8106b3e:	4b9c      	ldr	r3, [pc, #624]	@ (8106db0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106b42:	091b      	lsrs	r3, r3, #4
 8106b44:	f003 0301 	and.w	r3, r3, #1
 8106b48:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8106b4a:	4b99      	ldr	r3, [pc, #612]	@ (8106db0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106b4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8106b4e:	08db      	lsrs	r3, r3, #3
 8106b50:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8106b54:	693a      	ldr	r2, [r7, #16]
 8106b56:	fb02 f303 	mul.w	r3, r2, r3
 8106b5a:	ee07 3a90 	vmov	s15, r3
 8106b5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106b62:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8106b66:	697b      	ldr	r3, [r7, #20]
 8106b68:	2b00      	cmp	r3, #0
 8106b6a:	f000 8111 	beq.w	8106d90 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8106b6e:	69bb      	ldr	r3, [r7, #24]
 8106b70:	2b02      	cmp	r3, #2
 8106b72:	f000 8083 	beq.w	8106c7c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8106b76:	69bb      	ldr	r3, [r7, #24]
 8106b78:	2b02      	cmp	r3, #2
 8106b7a:	f200 80a1 	bhi.w	8106cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8106b7e:	69bb      	ldr	r3, [r7, #24]
 8106b80:	2b00      	cmp	r3, #0
 8106b82:	d003      	beq.n	8106b8c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8106b84:	69bb      	ldr	r3, [r7, #24]
 8106b86:	2b01      	cmp	r3, #1
 8106b88:	d056      	beq.n	8106c38 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8106b8a:	e099      	b.n	8106cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106b8c:	4b88      	ldr	r3, [pc, #544]	@ (8106db0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106b8e:	681b      	ldr	r3, [r3, #0]
 8106b90:	f003 0320 	and.w	r3, r3, #32
 8106b94:	2b00      	cmp	r3, #0
 8106b96:	d02d      	beq.n	8106bf4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106b98:	4b85      	ldr	r3, [pc, #532]	@ (8106db0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106b9a:	681b      	ldr	r3, [r3, #0]
 8106b9c:	08db      	lsrs	r3, r3, #3
 8106b9e:	f003 0303 	and.w	r3, r3, #3
 8106ba2:	4a84      	ldr	r2, [pc, #528]	@ (8106db4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8106ba4:	fa22 f303 	lsr.w	r3, r2, r3
 8106ba8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8106baa:	68bb      	ldr	r3, [r7, #8]
 8106bac:	ee07 3a90 	vmov	s15, r3
 8106bb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106bb4:	697b      	ldr	r3, [r7, #20]
 8106bb6:	ee07 3a90 	vmov	s15, r3
 8106bba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106bbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106bc2:	4b7b      	ldr	r3, [pc, #492]	@ (8106db0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106bc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106bc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106bca:	ee07 3a90 	vmov	s15, r3
 8106bce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106bd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8106bd6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8106db8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8106bda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106bde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106be2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106be6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106bea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106bee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8106bf2:	e087      	b.n	8106d04 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8106bf4:	697b      	ldr	r3, [r7, #20]
 8106bf6:	ee07 3a90 	vmov	s15, r3
 8106bfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106bfe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8106dbc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8106c02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106c06:	4b6a      	ldr	r3, [pc, #424]	@ (8106db0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106c08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106c0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106c0e:	ee07 3a90 	vmov	s15, r3
 8106c12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106c16:	ed97 6a03 	vldr	s12, [r7, #12]
 8106c1a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8106db8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8106c1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106c22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106c26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106c2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106c2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106c32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106c36:	e065      	b.n	8106d04 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8106c38:	697b      	ldr	r3, [r7, #20]
 8106c3a:	ee07 3a90 	vmov	s15, r3
 8106c3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106c42:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8106dc0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8106c46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106c4a:	4b59      	ldr	r3, [pc, #356]	@ (8106db0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106c4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106c4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106c52:	ee07 3a90 	vmov	s15, r3
 8106c56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106c5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8106c5e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8106db8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8106c62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106c66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106c6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106c6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106c72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106c76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106c7a:	e043      	b.n	8106d04 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8106c7c:	697b      	ldr	r3, [r7, #20]
 8106c7e:	ee07 3a90 	vmov	s15, r3
 8106c82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106c86:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8106dc4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8106c8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106c8e:	4b48      	ldr	r3, [pc, #288]	@ (8106db0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106c90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106c92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106c96:	ee07 3a90 	vmov	s15, r3
 8106c9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106c9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8106ca2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8106db8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8106ca6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106caa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106cae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106cb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106cb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106cba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106cbe:	e021      	b.n	8106d04 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8106cc0:	697b      	ldr	r3, [r7, #20]
 8106cc2:	ee07 3a90 	vmov	s15, r3
 8106cc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106cca:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8106dc0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8106cce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106cd2:	4b37      	ldr	r3, [pc, #220]	@ (8106db0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106cd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106cd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106cda:	ee07 3a90 	vmov	s15, r3
 8106cde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106ce2:	ed97 6a03 	vldr	s12, [r7, #12]
 8106ce6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8106db8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8106cea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106cee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106cf2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106cf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106cfe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106d02:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8106d04:	4b2a      	ldr	r3, [pc, #168]	@ (8106db0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106d06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106d08:	0a5b      	lsrs	r3, r3, #9
 8106d0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8106d0e:	ee07 3a90 	vmov	s15, r3
 8106d12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106d16:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8106d1a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106d1e:	edd7 6a07 	vldr	s13, [r7, #28]
 8106d22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106d26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106d2a:	ee17 2a90 	vmov	r2, s15
 8106d2e:	687b      	ldr	r3, [r7, #4]
 8106d30:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8106d32:	4b1f      	ldr	r3, [pc, #124]	@ (8106db0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106d34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106d36:	0c1b      	lsrs	r3, r3, #16
 8106d38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8106d3c:	ee07 3a90 	vmov	s15, r3
 8106d40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106d44:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8106d48:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106d4c:	edd7 6a07 	vldr	s13, [r7, #28]
 8106d50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106d54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106d58:	ee17 2a90 	vmov	r2, s15
 8106d5c:	687b      	ldr	r3, [r7, #4]
 8106d5e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8106d60:	4b13      	ldr	r3, [pc, #76]	@ (8106db0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106d64:	0e1b      	lsrs	r3, r3, #24
 8106d66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8106d6a:	ee07 3a90 	vmov	s15, r3
 8106d6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106d72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8106d76:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106d7a:	edd7 6a07 	vldr	s13, [r7, #28]
 8106d7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106d82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106d86:	ee17 2a90 	vmov	r2, s15
 8106d8a:	687b      	ldr	r3, [r7, #4]
 8106d8c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8106d8e:	e008      	b.n	8106da2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8106d90:	687b      	ldr	r3, [r7, #4]
 8106d92:	2200      	movs	r2, #0
 8106d94:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8106d96:	687b      	ldr	r3, [r7, #4]
 8106d98:	2200      	movs	r2, #0
 8106d9a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8106d9c:	687b      	ldr	r3, [r7, #4]
 8106d9e:	2200      	movs	r2, #0
 8106da0:	609a      	str	r2, [r3, #8]
}
 8106da2:	bf00      	nop
 8106da4:	3724      	adds	r7, #36	@ 0x24
 8106da6:	46bd      	mov	sp, r7
 8106da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106dac:	4770      	bx	lr
 8106dae:	bf00      	nop
 8106db0:	58024400 	.word	0x58024400
 8106db4:	03d09000 	.word	0x03d09000
 8106db8:	46000000 	.word	0x46000000
 8106dbc:	4c742400 	.word	0x4c742400
 8106dc0:	4a742400 	.word	0x4a742400
 8106dc4:	4bbebc20 	.word	0x4bbebc20

08106dc8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8106dc8:	b480      	push	{r7}
 8106dca:	b089      	sub	sp, #36	@ 0x24
 8106dcc:	af00      	add	r7, sp, #0
 8106dce:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106dd0:	4ba1      	ldr	r3, [pc, #644]	@ (8107058 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8106dd4:	f003 0303 	and.w	r3, r3, #3
 8106dd8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8106dda:	4b9f      	ldr	r3, [pc, #636]	@ (8107058 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8106dde:	0d1b      	lsrs	r3, r3, #20
 8106de0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8106de4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8106de6:	4b9c      	ldr	r3, [pc, #624]	@ (8107058 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106dea:	0a1b      	lsrs	r3, r3, #8
 8106dec:	f003 0301 	and.w	r3, r3, #1
 8106df0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8106df2:	4b99      	ldr	r3, [pc, #612]	@ (8107058 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8106df6:	08db      	lsrs	r3, r3, #3
 8106df8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8106dfc:	693a      	ldr	r2, [r7, #16]
 8106dfe:	fb02 f303 	mul.w	r3, r2, r3
 8106e02:	ee07 3a90 	vmov	s15, r3
 8106e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106e0a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8106e0e:	697b      	ldr	r3, [r7, #20]
 8106e10:	2b00      	cmp	r3, #0
 8106e12:	f000 8111 	beq.w	8107038 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8106e16:	69bb      	ldr	r3, [r7, #24]
 8106e18:	2b02      	cmp	r3, #2
 8106e1a:	f000 8083 	beq.w	8106f24 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8106e1e:	69bb      	ldr	r3, [r7, #24]
 8106e20:	2b02      	cmp	r3, #2
 8106e22:	f200 80a1 	bhi.w	8106f68 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8106e26:	69bb      	ldr	r3, [r7, #24]
 8106e28:	2b00      	cmp	r3, #0
 8106e2a:	d003      	beq.n	8106e34 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8106e2c:	69bb      	ldr	r3, [r7, #24]
 8106e2e:	2b01      	cmp	r3, #1
 8106e30:	d056      	beq.n	8106ee0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8106e32:	e099      	b.n	8106f68 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106e34:	4b88      	ldr	r3, [pc, #544]	@ (8107058 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106e36:	681b      	ldr	r3, [r3, #0]
 8106e38:	f003 0320 	and.w	r3, r3, #32
 8106e3c:	2b00      	cmp	r3, #0
 8106e3e:	d02d      	beq.n	8106e9c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106e40:	4b85      	ldr	r3, [pc, #532]	@ (8107058 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106e42:	681b      	ldr	r3, [r3, #0]
 8106e44:	08db      	lsrs	r3, r3, #3
 8106e46:	f003 0303 	and.w	r3, r3, #3
 8106e4a:	4a84      	ldr	r2, [pc, #528]	@ (810705c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8106e4c:	fa22 f303 	lsr.w	r3, r2, r3
 8106e50:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8106e52:	68bb      	ldr	r3, [r7, #8]
 8106e54:	ee07 3a90 	vmov	s15, r3
 8106e58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106e5c:	697b      	ldr	r3, [r7, #20]
 8106e5e:	ee07 3a90 	vmov	s15, r3
 8106e62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106e66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106e6a:	4b7b      	ldr	r3, [pc, #492]	@ (8107058 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8106e6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106e72:	ee07 3a90 	vmov	s15, r3
 8106e76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106e7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8106e7e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8107060 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8106e82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106e86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106e8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106e8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106e92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106e96:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8106e9a:	e087      	b.n	8106fac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8106e9c:	697b      	ldr	r3, [r7, #20]
 8106e9e:	ee07 3a90 	vmov	s15, r3
 8106ea2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106ea6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8107064 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8106eaa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106eae:	4b6a      	ldr	r3, [pc, #424]	@ (8107058 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8106eb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106eb6:	ee07 3a90 	vmov	s15, r3
 8106eba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106ebe:	ed97 6a03 	vldr	s12, [r7, #12]
 8106ec2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8107060 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8106ec6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106eca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106ece:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106ed2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106ed6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106eda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106ede:	e065      	b.n	8106fac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8106ee0:	697b      	ldr	r3, [r7, #20]
 8106ee2:	ee07 3a90 	vmov	s15, r3
 8106ee6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106eea:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8107068 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8106eee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106ef2:	4b59      	ldr	r3, [pc, #356]	@ (8107058 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8106ef6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106efa:	ee07 3a90 	vmov	s15, r3
 8106efe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106f02:	ed97 6a03 	vldr	s12, [r7, #12]
 8106f06:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8107060 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8106f0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106f0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106f12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106f16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106f1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106f1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106f22:	e043      	b.n	8106fac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8106f24:	697b      	ldr	r3, [r7, #20]
 8106f26:	ee07 3a90 	vmov	s15, r3
 8106f2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106f2e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 810706c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8106f32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106f36:	4b48      	ldr	r3, [pc, #288]	@ (8107058 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8106f3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106f3e:	ee07 3a90 	vmov	s15, r3
 8106f42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106f46:	ed97 6a03 	vldr	s12, [r7, #12]
 8106f4a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8107060 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8106f4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106f52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106f56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106f5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106f62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106f66:	e021      	b.n	8106fac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8106f68:	697b      	ldr	r3, [r7, #20]
 8106f6a:	ee07 3a90 	vmov	s15, r3
 8106f6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106f72:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8107068 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8106f76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106f7a:	4b37      	ldr	r3, [pc, #220]	@ (8107058 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8106f7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106f82:	ee07 3a90 	vmov	s15, r3
 8106f86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106f8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8106f8e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8107060 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8106f92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106f96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106f9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106f9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106fa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106fa6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106faa:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8106fac:	4b2a      	ldr	r3, [pc, #168]	@ (8107058 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8106fb0:	0a5b      	lsrs	r3, r3, #9
 8106fb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8106fb6:	ee07 3a90 	vmov	s15, r3
 8106fba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106fbe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8106fc2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106fc6:	edd7 6a07 	vldr	s13, [r7, #28]
 8106fca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106fce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106fd2:	ee17 2a90 	vmov	r2, s15
 8106fd6:	687b      	ldr	r3, [r7, #4]
 8106fd8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8106fda:	4b1f      	ldr	r3, [pc, #124]	@ (8107058 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8106fde:	0c1b      	lsrs	r3, r3, #16
 8106fe0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8106fe4:	ee07 3a90 	vmov	s15, r3
 8106fe8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106fec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8106ff0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106ff4:	edd7 6a07 	vldr	s13, [r7, #28]
 8106ff8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106ffc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107000:	ee17 2a90 	vmov	r2, s15
 8107004:	687b      	ldr	r3, [r7, #4]
 8107006:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8107008:	4b13      	ldr	r3, [pc, #76]	@ (8107058 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810700a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810700c:	0e1b      	lsrs	r3, r3, #24
 810700e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8107012:	ee07 3a90 	vmov	s15, r3
 8107016:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810701a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810701e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107022:	edd7 6a07 	vldr	s13, [r7, #28]
 8107026:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810702a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810702e:	ee17 2a90 	vmov	r2, s15
 8107032:	687b      	ldr	r3, [r7, #4]
 8107034:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8107036:	e008      	b.n	810704a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8107038:	687b      	ldr	r3, [r7, #4]
 810703a:	2200      	movs	r2, #0
 810703c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 810703e:	687b      	ldr	r3, [r7, #4]
 8107040:	2200      	movs	r2, #0
 8107042:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8107044:	687b      	ldr	r3, [r7, #4]
 8107046:	2200      	movs	r2, #0
 8107048:	609a      	str	r2, [r3, #8]
}
 810704a:	bf00      	nop
 810704c:	3724      	adds	r7, #36	@ 0x24
 810704e:	46bd      	mov	sp, r7
 8107050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107054:	4770      	bx	lr
 8107056:	bf00      	nop
 8107058:	58024400 	.word	0x58024400
 810705c:	03d09000 	.word	0x03d09000
 8107060:	46000000 	.word	0x46000000
 8107064:	4c742400 	.word	0x4c742400
 8107068:	4a742400 	.word	0x4a742400
 810706c:	4bbebc20 	.word	0x4bbebc20

08107070 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8107070:	b480      	push	{r7}
 8107072:	b089      	sub	sp, #36	@ 0x24
 8107074:	af00      	add	r7, sp, #0
 8107076:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8107078:	4ba0      	ldr	r3, [pc, #640]	@ (81072fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810707a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810707c:	f003 0303 	and.w	r3, r3, #3
 8107080:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8107082:	4b9e      	ldr	r3, [pc, #632]	@ (81072fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107086:	091b      	lsrs	r3, r3, #4
 8107088:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 810708c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 810708e:	4b9b      	ldr	r3, [pc, #620]	@ (81072fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107092:	f003 0301 	and.w	r3, r3, #1
 8107096:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8107098:	4b98      	ldr	r3, [pc, #608]	@ (81072fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810709a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810709c:	08db      	lsrs	r3, r3, #3
 810709e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81070a2:	693a      	ldr	r2, [r7, #16]
 81070a4:	fb02 f303 	mul.w	r3, r2, r3
 81070a8:	ee07 3a90 	vmov	s15, r3
 81070ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81070b0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 81070b4:	697b      	ldr	r3, [r7, #20]
 81070b6:	2b00      	cmp	r3, #0
 81070b8:	f000 8111 	beq.w	81072de <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 81070bc:	69bb      	ldr	r3, [r7, #24]
 81070be:	2b02      	cmp	r3, #2
 81070c0:	f000 8083 	beq.w	81071ca <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 81070c4:	69bb      	ldr	r3, [r7, #24]
 81070c6:	2b02      	cmp	r3, #2
 81070c8:	f200 80a1 	bhi.w	810720e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 81070cc:	69bb      	ldr	r3, [r7, #24]
 81070ce:	2b00      	cmp	r3, #0
 81070d0:	d003      	beq.n	81070da <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 81070d2:	69bb      	ldr	r3, [r7, #24]
 81070d4:	2b01      	cmp	r3, #1
 81070d6:	d056      	beq.n	8107186 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 81070d8:	e099      	b.n	810720e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81070da:	4b88      	ldr	r3, [pc, #544]	@ (81072fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81070dc:	681b      	ldr	r3, [r3, #0]
 81070de:	f003 0320 	and.w	r3, r3, #32
 81070e2:	2b00      	cmp	r3, #0
 81070e4:	d02d      	beq.n	8107142 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81070e6:	4b85      	ldr	r3, [pc, #532]	@ (81072fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81070e8:	681b      	ldr	r3, [r3, #0]
 81070ea:	08db      	lsrs	r3, r3, #3
 81070ec:	f003 0303 	and.w	r3, r3, #3
 81070f0:	4a83      	ldr	r2, [pc, #524]	@ (8107300 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 81070f2:	fa22 f303 	lsr.w	r3, r2, r3
 81070f6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81070f8:	68bb      	ldr	r3, [r7, #8]
 81070fa:	ee07 3a90 	vmov	s15, r3
 81070fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107102:	697b      	ldr	r3, [r7, #20]
 8107104:	ee07 3a90 	vmov	s15, r3
 8107108:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810710c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107110:	4b7a      	ldr	r3, [pc, #488]	@ (81072fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8107114:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107118:	ee07 3a90 	vmov	s15, r3
 810711c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107120:	ed97 6a03 	vldr	s12, [r7, #12]
 8107124:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8107304 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8107128:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810712c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107130:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107134:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107138:	ee67 7a27 	vmul.f32	s15, s14, s15
 810713c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8107140:	e087      	b.n	8107252 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8107142:	697b      	ldr	r3, [r7, #20]
 8107144:	ee07 3a90 	vmov	s15, r3
 8107148:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810714c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8107308 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8107150:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107154:	4b69      	ldr	r3, [pc, #420]	@ (81072fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8107158:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810715c:	ee07 3a90 	vmov	s15, r3
 8107160:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107164:	ed97 6a03 	vldr	s12, [r7, #12]
 8107168:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8107304 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 810716c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107170:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107174:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107178:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810717c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107180:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107184:	e065      	b.n	8107252 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8107186:	697b      	ldr	r3, [r7, #20]
 8107188:	ee07 3a90 	vmov	s15, r3
 810718c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107190:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 810730c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8107194:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107198:	4b58      	ldr	r3, [pc, #352]	@ (81072fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810719a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810719c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81071a0:	ee07 3a90 	vmov	s15, r3
 81071a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81071a8:	ed97 6a03 	vldr	s12, [r7, #12]
 81071ac:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8107304 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81071b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81071b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81071b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81071bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81071c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 81071c4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81071c8:	e043      	b.n	8107252 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81071ca:	697b      	ldr	r3, [r7, #20]
 81071cc:	ee07 3a90 	vmov	s15, r3
 81071d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81071d4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8107310 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 81071d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81071dc:	4b47      	ldr	r3, [pc, #284]	@ (81072fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81071de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81071e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81071e4:	ee07 3a90 	vmov	s15, r3
 81071e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81071ec:	ed97 6a03 	vldr	s12, [r7, #12]
 81071f0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8107304 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81071f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81071f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81071fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107200:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107204:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107208:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810720c:	e021      	b.n	8107252 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810720e:	697b      	ldr	r3, [r7, #20]
 8107210:	ee07 3a90 	vmov	s15, r3
 8107214:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107218:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8107308 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 810721c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107220:	4b36      	ldr	r3, [pc, #216]	@ (81072fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8107224:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107228:	ee07 3a90 	vmov	s15, r3
 810722c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107230:	ed97 6a03 	vldr	s12, [r7, #12]
 8107234:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8107304 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8107238:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810723c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107240:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107244:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107248:	ee67 7a27 	vmul.f32	s15, s14, s15
 810724c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107250:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8107252:	4b2a      	ldr	r3, [pc, #168]	@ (81072fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8107256:	0a5b      	lsrs	r3, r3, #9
 8107258:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810725c:	ee07 3a90 	vmov	s15, r3
 8107260:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107264:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8107268:	ee37 7a87 	vadd.f32	s14, s15, s14
 810726c:	edd7 6a07 	vldr	s13, [r7, #28]
 8107270:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8107274:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107278:	ee17 2a90 	vmov	r2, s15
 810727c:	687b      	ldr	r3, [r7, #4]
 810727e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8107280:	4b1e      	ldr	r3, [pc, #120]	@ (81072fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8107284:	0c1b      	lsrs	r3, r3, #16
 8107286:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810728a:	ee07 3a90 	vmov	s15, r3
 810728e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107292:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8107296:	ee37 7a87 	vadd.f32	s14, s15, s14
 810729a:	edd7 6a07 	vldr	s13, [r7, #28]
 810729e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81072a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81072a6:	ee17 2a90 	vmov	r2, s15
 81072aa:	687b      	ldr	r3, [r7, #4]
 81072ac:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 81072ae:	4b13      	ldr	r3, [pc, #76]	@ (81072fc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81072b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81072b2:	0e1b      	lsrs	r3, r3, #24
 81072b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81072b8:	ee07 3a90 	vmov	s15, r3
 81072bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81072c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81072c4:	ee37 7a87 	vadd.f32	s14, s15, s14
 81072c8:	edd7 6a07 	vldr	s13, [r7, #28]
 81072cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81072d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81072d4:	ee17 2a90 	vmov	r2, s15
 81072d8:	687b      	ldr	r3, [r7, #4]
 81072da:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 81072dc:	e008      	b.n	81072f0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 81072de:	687b      	ldr	r3, [r7, #4]
 81072e0:	2200      	movs	r2, #0
 81072e2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 81072e4:	687b      	ldr	r3, [r7, #4]
 81072e6:	2200      	movs	r2, #0
 81072e8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 81072ea:	687b      	ldr	r3, [r7, #4]
 81072ec:	2200      	movs	r2, #0
 81072ee:	609a      	str	r2, [r3, #8]
}
 81072f0:	bf00      	nop
 81072f2:	3724      	adds	r7, #36	@ 0x24
 81072f4:	46bd      	mov	sp, r7
 81072f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81072fa:	4770      	bx	lr
 81072fc:	58024400 	.word	0x58024400
 8107300:	03d09000 	.word	0x03d09000
 8107304:	46000000 	.word	0x46000000
 8107308:	4c742400 	.word	0x4c742400
 810730c:	4a742400 	.word	0x4a742400
 8107310:	4bbebc20 	.word	0x4bbebc20

08107314 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8107314:	b580      	push	{r7, lr}
 8107316:	b084      	sub	sp, #16
 8107318:	af00      	add	r7, sp, #0
 810731a:	6078      	str	r0, [r7, #4]
 810731c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810731e:	2300      	movs	r3, #0
 8107320:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8107322:	4b54      	ldr	r3, [pc, #336]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 8107324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107326:	f003 0303 	and.w	r3, r3, #3
 810732a:	2b03      	cmp	r3, #3
 810732c:	d101      	bne.n	8107332 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 810732e:	2301      	movs	r3, #1
 8107330:	e09b      	b.n	810746a <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8107332:	4b50      	ldr	r3, [pc, #320]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 8107334:	681b      	ldr	r3, [r3, #0]
 8107336:	4a4f      	ldr	r2, [pc, #316]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 8107338:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 810733c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810733e:	f7fa fbe9 	bl	8101b14 <HAL_GetTick>
 8107342:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8107344:	e008      	b.n	8107358 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8107346:	f7fa fbe5 	bl	8101b14 <HAL_GetTick>
 810734a:	4602      	mov	r2, r0
 810734c:	68bb      	ldr	r3, [r7, #8]
 810734e:	1ad3      	subs	r3, r2, r3
 8107350:	2b02      	cmp	r3, #2
 8107352:	d901      	bls.n	8107358 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8107354:	2303      	movs	r3, #3
 8107356:	e088      	b.n	810746a <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8107358:	4b46      	ldr	r3, [pc, #280]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 810735a:	681b      	ldr	r3, [r3, #0]
 810735c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8107360:	2b00      	cmp	r3, #0
 8107362:	d1f0      	bne.n	8107346 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8107364:	4b43      	ldr	r3, [pc, #268]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 8107366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107368:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 810736c:	687b      	ldr	r3, [r7, #4]
 810736e:	681b      	ldr	r3, [r3, #0]
 8107370:	031b      	lsls	r3, r3, #12
 8107372:	4940      	ldr	r1, [pc, #256]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 8107374:	4313      	orrs	r3, r2
 8107376:	628b      	str	r3, [r1, #40]	@ 0x28
 8107378:	687b      	ldr	r3, [r7, #4]
 810737a:	685b      	ldr	r3, [r3, #4]
 810737c:	3b01      	subs	r3, #1
 810737e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8107382:	687b      	ldr	r3, [r7, #4]
 8107384:	689b      	ldr	r3, [r3, #8]
 8107386:	3b01      	subs	r3, #1
 8107388:	025b      	lsls	r3, r3, #9
 810738a:	b29b      	uxth	r3, r3
 810738c:	431a      	orrs	r2, r3
 810738e:	687b      	ldr	r3, [r7, #4]
 8107390:	68db      	ldr	r3, [r3, #12]
 8107392:	3b01      	subs	r3, #1
 8107394:	041b      	lsls	r3, r3, #16
 8107396:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 810739a:	431a      	orrs	r2, r3
 810739c:	687b      	ldr	r3, [r7, #4]
 810739e:	691b      	ldr	r3, [r3, #16]
 81073a0:	3b01      	subs	r3, #1
 81073a2:	061b      	lsls	r3, r3, #24
 81073a4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 81073a8:	4932      	ldr	r1, [pc, #200]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 81073aa:	4313      	orrs	r3, r2
 81073ac:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 81073ae:	4b31      	ldr	r3, [pc, #196]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 81073b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81073b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 81073b6:	687b      	ldr	r3, [r7, #4]
 81073b8:	695b      	ldr	r3, [r3, #20]
 81073ba:	492e      	ldr	r1, [pc, #184]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 81073bc:	4313      	orrs	r3, r2
 81073be:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 81073c0:	4b2c      	ldr	r3, [pc, #176]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 81073c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81073c4:	f023 0220 	bic.w	r2, r3, #32
 81073c8:	687b      	ldr	r3, [r7, #4]
 81073ca:	699b      	ldr	r3, [r3, #24]
 81073cc:	4929      	ldr	r1, [pc, #164]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 81073ce:	4313      	orrs	r3, r2
 81073d0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 81073d2:	4b28      	ldr	r3, [pc, #160]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 81073d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81073d6:	4a27      	ldr	r2, [pc, #156]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 81073d8:	f023 0310 	bic.w	r3, r3, #16
 81073dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 81073de:	4b25      	ldr	r3, [pc, #148]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 81073e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81073e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81073e6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 81073ea:	687a      	ldr	r2, [r7, #4]
 81073ec:	69d2      	ldr	r2, [r2, #28]
 81073ee:	00d2      	lsls	r2, r2, #3
 81073f0:	4920      	ldr	r1, [pc, #128]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 81073f2:	4313      	orrs	r3, r2
 81073f4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 81073f6:	4b1f      	ldr	r3, [pc, #124]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 81073f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81073fa:	4a1e      	ldr	r2, [pc, #120]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 81073fc:	f043 0310 	orr.w	r3, r3, #16
 8107400:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8107402:	683b      	ldr	r3, [r7, #0]
 8107404:	2b00      	cmp	r3, #0
 8107406:	d106      	bne.n	8107416 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8107408:	4b1a      	ldr	r3, [pc, #104]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 810740a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810740c:	4a19      	ldr	r2, [pc, #100]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 810740e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8107412:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8107414:	e00f      	b.n	8107436 <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8107416:	683b      	ldr	r3, [r7, #0]
 8107418:	2b01      	cmp	r3, #1
 810741a:	d106      	bne.n	810742a <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 810741c:	4b15      	ldr	r3, [pc, #84]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 810741e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107420:	4a14      	ldr	r2, [pc, #80]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 8107422:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8107426:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8107428:	e005      	b.n	8107436 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 810742a:	4b12      	ldr	r3, [pc, #72]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 810742c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810742e:	4a11      	ldr	r2, [pc, #68]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 8107430:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8107434:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8107436:	4b0f      	ldr	r3, [pc, #60]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 8107438:	681b      	ldr	r3, [r3, #0]
 810743a:	4a0e      	ldr	r2, [pc, #56]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 810743c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8107440:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8107442:	f7fa fb67 	bl	8101b14 <HAL_GetTick>
 8107446:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8107448:	e008      	b.n	810745c <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 810744a:	f7fa fb63 	bl	8101b14 <HAL_GetTick>
 810744e:	4602      	mov	r2, r0
 8107450:	68bb      	ldr	r3, [r7, #8]
 8107452:	1ad3      	subs	r3, r2, r3
 8107454:	2b02      	cmp	r3, #2
 8107456:	d901      	bls.n	810745c <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8107458:	2303      	movs	r3, #3
 810745a:	e006      	b.n	810746a <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 810745c:	4b05      	ldr	r3, [pc, #20]	@ (8107474 <RCCEx_PLL2_Config+0x160>)
 810745e:	681b      	ldr	r3, [r3, #0]
 8107460:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8107464:	2b00      	cmp	r3, #0
 8107466:	d0f0      	beq.n	810744a <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8107468:	7bfb      	ldrb	r3, [r7, #15]
}
 810746a:	4618      	mov	r0, r3
 810746c:	3710      	adds	r7, #16
 810746e:	46bd      	mov	sp, r7
 8107470:	bd80      	pop	{r7, pc}
 8107472:	bf00      	nop
 8107474:	58024400 	.word	0x58024400

08107478 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8107478:	b580      	push	{r7, lr}
 810747a:	b084      	sub	sp, #16
 810747c:	af00      	add	r7, sp, #0
 810747e:	6078      	str	r0, [r7, #4]
 8107480:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8107482:	2300      	movs	r3, #0
 8107484:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8107486:	4b54      	ldr	r3, [pc, #336]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 8107488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810748a:	f003 0303 	and.w	r3, r3, #3
 810748e:	2b03      	cmp	r3, #3
 8107490:	d101      	bne.n	8107496 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8107492:	2301      	movs	r3, #1
 8107494:	e09b      	b.n	81075ce <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8107496:	4b50      	ldr	r3, [pc, #320]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 8107498:	681b      	ldr	r3, [r3, #0]
 810749a:	4a4f      	ldr	r2, [pc, #316]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 810749c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 81074a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81074a2:	f7fa fb37 	bl	8101b14 <HAL_GetTick>
 81074a6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81074a8:	e008      	b.n	81074bc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 81074aa:	f7fa fb33 	bl	8101b14 <HAL_GetTick>
 81074ae:	4602      	mov	r2, r0
 81074b0:	68bb      	ldr	r3, [r7, #8]
 81074b2:	1ad3      	subs	r3, r2, r3
 81074b4:	2b02      	cmp	r3, #2
 81074b6:	d901      	bls.n	81074bc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 81074b8:	2303      	movs	r3, #3
 81074ba:	e088      	b.n	81075ce <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81074bc:	4b46      	ldr	r3, [pc, #280]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 81074be:	681b      	ldr	r3, [r3, #0]
 81074c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81074c4:	2b00      	cmp	r3, #0
 81074c6:	d1f0      	bne.n	81074aa <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 81074c8:	4b43      	ldr	r3, [pc, #268]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 81074ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81074cc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 81074d0:	687b      	ldr	r3, [r7, #4]
 81074d2:	681b      	ldr	r3, [r3, #0]
 81074d4:	051b      	lsls	r3, r3, #20
 81074d6:	4940      	ldr	r1, [pc, #256]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 81074d8:	4313      	orrs	r3, r2
 81074da:	628b      	str	r3, [r1, #40]	@ 0x28
 81074dc:	687b      	ldr	r3, [r7, #4]
 81074de:	685b      	ldr	r3, [r3, #4]
 81074e0:	3b01      	subs	r3, #1
 81074e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81074e6:	687b      	ldr	r3, [r7, #4]
 81074e8:	689b      	ldr	r3, [r3, #8]
 81074ea:	3b01      	subs	r3, #1
 81074ec:	025b      	lsls	r3, r3, #9
 81074ee:	b29b      	uxth	r3, r3
 81074f0:	431a      	orrs	r2, r3
 81074f2:	687b      	ldr	r3, [r7, #4]
 81074f4:	68db      	ldr	r3, [r3, #12]
 81074f6:	3b01      	subs	r3, #1
 81074f8:	041b      	lsls	r3, r3, #16
 81074fa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 81074fe:	431a      	orrs	r2, r3
 8107500:	687b      	ldr	r3, [r7, #4]
 8107502:	691b      	ldr	r3, [r3, #16]
 8107504:	3b01      	subs	r3, #1
 8107506:	061b      	lsls	r3, r3, #24
 8107508:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 810750c:	4932      	ldr	r1, [pc, #200]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 810750e:	4313      	orrs	r3, r2
 8107510:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8107512:	4b31      	ldr	r3, [pc, #196]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 8107514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107516:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 810751a:	687b      	ldr	r3, [r7, #4]
 810751c:	695b      	ldr	r3, [r3, #20]
 810751e:	492e      	ldr	r1, [pc, #184]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 8107520:	4313      	orrs	r3, r2
 8107522:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8107524:	4b2c      	ldr	r3, [pc, #176]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 8107526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107528:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 810752c:	687b      	ldr	r3, [r7, #4]
 810752e:	699b      	ldr	r3, [r3, #24]
 8107530:	4929      	ldr	r1, [pc, #164]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 8107532:	4313      	orrs	r3, r2
 8107534:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8107536:	4b28      	ldr	r3, [pc, #160]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 8107538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810753a:	4a27      	ldr	r2, [pc, #156]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 810753c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8107540:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8107542:	4b25      	ldr	r3, [pc, #148]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 8107544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107546:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 810754a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 810754e:	687a      	ldr	r2, [r7, #4]
 8107550:	69d2      	ldr	r2, [r2, #28]
 8107552:	00d2      	lsls	r2, r2, #3
 8107554:	4920      	ldr	r1, [pc, #128]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 8107556:	4313      	orrs	r3, r2
 8107558:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 810755a:	4b1f      	ldr	r3, [pc, #124]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 810755c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810755e:	4a1e      	ldr	r2, [pc, #120]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 8107560:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8107564:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8107566:	683b      	ldr	r3, [r7, #0]
 8107568:	2b00      	cmp	r3, #0
 810756a:	d106      	bne.n	810757a <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 810756c:	4b1a      	ldr	r3, [pc, #104]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 810756e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107570:	4a19      	ldr	r2, [pc, #100]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 8107572:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8107576:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8107578:	e00f      	b.n	810759a <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 810757a:	683b      	ldr	r3, [r7, #0]
 810757c:	2b01      	cmp	r3, #1
 810757e:	d106      	bne.n	810758e <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8107580:	4b15      	ldr	r3, [pc, #84]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 8107582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107584:	4a14      	ldr	r2, [pc, #80]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 8107586:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 810758a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 810758c:	e005      	b.n	810759a <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 810758e:	4b12      	ldr	r3, [pc, #72]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 8107590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107592:	4a11      	ldr	r2, [pc, #68]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 8107594:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8107598:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 810759a:	4b0f      	ldr	r3, [pc, #60]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 810759c:	681b      	ldr	r3, [r3, #0]
 810759e:	4a0e      	ldr	r2, [pc, #56]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 81075a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 81075a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81075a6:	f7fa fab5 	bl	8101b14 <HAL_GetTick>
 81075aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81075ac:	e008      	b.n	81075c0 <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 81075ae:	f7fa fab1 	bl	8101b14 <HAL_GetTick>
 81075b2:	4602      	mov	r2, r0
 81075b4:	68bb      	ldr	r3, [r7, #8]
 81075b6:	1ad3      	subs	r3, r2, r3
 81075b8:	2b02      	cmp	r3, #2
 81075ba:	d901      	bls.n	81075c0 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 81075bc:	2303      	movs	r3, #3
 81075be:	e006      	b.n	81075ce <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81075c0:	4b05      	ldr	r3, [pc, #20]	@ (81075d8 <RCCEx_PLL3_Config+0x160>)
 81075c2:	681b      	ldr	r3, [r3, #0]
 81075c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81075c8:	2b00      	cmp	r3, #0
 81075ca:	d0f0      	beq.n	81075ae <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 81075cc:	7bfb      	ldrb	r3, [r7, #15]
}
 81075ce:	4618      	mov	r0, r3
 81075d0:	3710      	adds	r7, #16
 81075d2:	46bd      	mov	sp, r7
 81075d4:	bd80      	pop	{r7, pc}
 81075d6:	bf00      	nop
 81075d8:	58024400 	.word	0x58024400

081075dc <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 81075dc:	b580      	push	{r7, lr}
 81075de:	b08a      	sub	sp, #40	@ 0x28
 81075e0:	af00      	add	r7, sp, #0
 81075e2:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 81075e4:	687b      	ldr	r3, [r7, #4]
 81075e6:	2b00      	cmp	r3, #0
 81075e8:	d101      	bne.n	81075ee <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 81075ea:	2301      	movs	r3, #1
 81075ec:	e290      	b.n	8107b10 <HAL_SAI_Init+0x534>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 81075ee:	f7fa fac1 	bl	8101b74 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 81075f2:	687b      	ldr	r3, [r7, #4]
 81075f4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 81075f8:	2b01      	cmp	r3, #1
 81075fa:	d113      	bne.n	8107624 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 81075fc:	687b      	ldr	r3, [r7, #4]
 81075fe:	681b      	ldr	r3, [r3, #0]
 8107600:	4a96      	ldr	r2, [pc, #600]	@ (810785c <HAL_SAI_Init+0x280>)
 8107602:	4293      	cmp	r3, r2
 8107604:	d004      	beq.n	8107610 <HAL_SAI_Init+0x34>
 8107606:	687b      	ldr	r3, [r7, #4]
 8107608:	681b      	ldr	r3, [r3, #0]
 810760a:	4a95      	ldr	r2, [pc, #596]	@ (8107860 <HAL_SAI_Init+0x284>)
 810760c:	4293      	cmp	r3, r2
 810760e:	d107      	bne.n	8107620 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8107610:	687b      	ldr	r3, [r7, #4]
 8107612:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8107614:	2b01      	cmp	r3, #1
 8107616:	d103      	bne.n	8107620 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8107618:	687b      	ldr	r3, [r7, #4]
 810761a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 810761c:	2b00      	cmp	r3, #0
 810761e:	d001      	beq.n	8107624 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 8107620:	2301      	movs	r3, #1
 8107622:	e275      	b.n	8107b10 <HAL_SAI_Init+0x534>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8107624:	687b      	ldr	r3, [r7, #4]
 8107626:	681b      	ldr	r3, [r3, #0]
 8107628:	4a8c      	ldr	r2, [pc, #560]	@ (810785c <HAL_SAI_Init+0x280>)
 810762a:	4293      	cmp	r3, r2
 810762c:	d004      	beq.n	8107638 <HAL_SAI_Init+0x5c>
 810762e:	687b      	ldr	r3, [r7, #4]
 8107630:	681b      	ldr	r3, [r3, #0]
 8107632:	4a8c      	ldr	r2, [pc, #560]	@ (8107864 <HAL_SAI_Init+0x288>)
 8107634:	4293      	cmp	r3, r2
 8107636:	d102      	bne.n	810763e <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 8107638:	4b8b      	ldr	r3, [pc, #556]	@ (8107868 <HAL_SAI_Init+0x28c>)
 810763a:	61bb      	str	r3, [r7, #24]
 810763c:	e028      	b.n	8107690 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 810763e:	687b      	ldr	r3, [r7, #4]
 8107640:	681b      	ldr	r3, [r3, #0]
 8107642:	4a8a      	ldr	r2, [pc, #552]	@ (810786c <HAL_SAI_Init+0x290>)
 8107644:	4293      	cmp	r3, r2
 8107646:	d004      	beq.n	8107652 <HAL_SAI_Init+0x76>
 8107648:	687b      	ldr	r3, [r7, #4]
 810764a:	681b      	ldr	r3, [r3, #0]
 810764c:	4a88      	ldr	r2, [pc, #544]	@ (8107870 <HAL_SAI_Init+0x294>)
 810764e:	4293      	cmp	r3, r2
 8107650:	d102      	bne.n	8107658 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 8107652:	4b88      	ldr	r3, [pc, #544]	@ (8107874 <HAL_SAI_Init+0x298>)
 8107654:	61bb      	str	r3, [r7, #24]
 8107656:	e01b      	b.n	8107690 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8107658:	687b      	ldr	r3, [r7, #4]
 810765a:	681b      	ldr	r3, [r3, #0]
 810765c:	4a86      	ldr	r2, [pc, #536]	@ (8107878 <HAL_SAI_Init+0x29c>)
 810765e:	4293      	cmp	r3, r2
 8107660:	d004      	beq.n	810766c <HAL_SAI_Init+0x90>
 8107662:	687b      	ldr	r3, [r7, #4]
 8107664:	681b      	ldr	r3, [r3, #0]
 8107666:	4a85      	ldr	r2, [pc, #532]	@ (810787c <HAL_SAI_Init+0x2a0>)
 8107668:	4293      	cmp	r3, r2
 810766a:	d102      	bne.n	8107672 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 810766c:	4b84      	ldr	r3, [pc, #528]	@ (8107880 <HAL_SAI_Init+0x2a4>)
 810766e:	61bb      	str	r3, [r7, #24]
 8107670:	e00e      	b.n	8107690 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 8107672:	687b      	ldr	r3, [r7, #4]
 8107674:	681b      	ldr	r3, [r3, #0]
 8107676:	4a7a      	ldr	r2, [pc, #488]	@ (8107860 <HAL_SAI_Init+0x284>)
 8107678:	4293      	cmp	r3, r2
 810767a:	d004      	beq.n	8107686 <HAL_SAI_Init+0xaa>
 810767c:	687b      	ldr	r3, [r7, #4]
 810767e:	681b      	ldr	r3, [r3, #0]
 8107680:	4a80      	ldr	r2, [pc, #512]	@ (8107884 <HAL_SAI_Init+0x2a8>)
 8107682:	4293      	cmp	r3, r2
 8107684:	d102      	bne.n	810768c <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 8107686:	4b80      	ldr	r3, [pc, #512]	@ (8107888 <HAL_SAI_Init+0x2ac>)
 8107688:	61bb      	str	r3, [r7, #24]
 810768a:	e001      	b.n	8107690 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 810768c:	2301      	movs	r3, #1
 810768e:	e23f      	b.n	8107b10 <HAL_SAI_Init+0x534>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8107690:	687b      	ldr	r3, [r7, #4]
 8107692:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8107696:	b2db      	uxtb	r3, r3
 8107698:	2b00      	cmp	r3, #0
 810769a:	d106      	bne.n	81076aa <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 810769c:	687b      	ldr	r3, [r7, #4]
 810769e:	2200      	movs	r2, #0
 81076a0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 81076a4:	6878      	ldr	r0, [r7, #4]
 81076a6:	f7f9 feeb 	bl	8101480 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 81076aa:	6878      	ldr	r0, [r7, #4]
 81076ac:	f000 fa40 	bl	8107b30 <SAI_Disable>
 81076b0:	4603      	mov	r3, r0
 81076b2:	2b00      	cmp	r3, #0
 81076b4:	d001      	beq.n	81076ba <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 81076b6:	2301      	movs	r3, #1
 81076b8:	e22a      	b.n	8107b10 <HAL_SAI_Init+0x534>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 81076ba:	687b      	ldr	r3, [r7, #4]
 81076bc:	2202      	movs	r2, #2
 81076be:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 81076c2:	687b      	ldr	r3, [r7, #4]
 81076c4:	68db      	ldr	r3, [r3, #12]
 81076c6:	2b02      	cmp	r3, #2
 81076c8:	d00c      	beq.n	81076e4 <HAL_SAI_Init+0x108>
 81076ca:	2b02      	cmp	r3, #2
 81076cc:	d80d      	bhi.n	81076ea <HAL_SAI_Init+0x10e>
 81076ce:	2b00      	cmp	r3, #0
 81076d0:	d002      	beq.n	81076d8 <HAL_SAI_Init+0xfc>
 81076d2:	2b01      	cmp	r3, #1
 81076d4:	d003      	beq.n	81076de <HAL_SAI_Init+0x102>
 81076d6:	e008      	b.n	81076ea <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 81076d8:	2300      	movs	r3, #0
 81076da:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 81076dc:	e008      	b.n	81076f0 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 81076de:	2310      	movs	r3, #16
 81076e0:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 81076e2:	e005      	b.n	81076f0 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 81076e4:	2320      	movs	r3, #32
 81076e6:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 81076e8:	e002      	b.n	81076f0 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 81076ea:	2300      	movs	r3, #0
 81076ec:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 81076ee:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 81076f0:	687b      	ldr	r3, [r7, #4]
 81076f2:	689b      	ldr	r3, [r3, #8]
 81076f4:	2b05      	cmp	r3, #5
 81076f6:	d832      	bhi.n	810775e <HAL_SAI_Init+0x182>
 81076f8:	a201      	add	r2, pc, #4	@ (adr r2, 8107700 <HAL_SAI_Init+0x124>)
 81076fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81076fe:	bf00      	nop
 8107700:	08107719 	.word	0x08107719
 8107704:	0810771f 	.word	0x0810771f
 8107708:	08107727 	.word	0x08107727
 810770c:	0810772f 	.word	0x0810772f
 8107710:	0810773f 	.word	0x0810773f
 8107714:	0810774f 	.word	0x0810774f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8107718:	2300      	movs	r3, #0
 810771a:	61fb      	str	r3, [r7, #28]
      break;
 810771c:	e022      	b.n	8107764 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 810771e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8107722:	61fb      	str	r3, [r7, #28]
      break;
 8107724:	e01e      	b.n	8107764 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8107726:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 810772a:	61fb      	str	r3, [r7, #28]
      break;
 810772c:	e01a      	b.n	8107764 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 810772e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8107732:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8107734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8107736:	f043 0301 	orr.w	r3, r3, #1
 810773a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 810773c:	e012      	b.n	8107764 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 810773e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8107742:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 8107744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8107746:	f043 0302 	orr.w	r3, r3, #2
 810774a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 810774c:	e00a      	b.n	8107764 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 810774e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8107752:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8107754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8107756:	f043 0303 	orr.w	r3, r3, #3
 810775a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 810775c:	e002      	b.n	8107764 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 810775e:	2300      	movs	r3, #0
 8107760:	61fb      	str	r3, [r7, #28]
      break;
 8107762:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 8107764:	69bb      	ldr	r3, [r7, #24]
 8107766:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8107768:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 810776a:	687b      	ldr	r3, [r7, #4]
 810776c:	6a1b      	ldr	r3, [r3, #32]
 810776e:	2b00      	cmp	r3, #0
 8107770:	f000 80c5 	beq.w	81078fe <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 8107774:	2300      	movs	r3, #0
 8107776:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8107778:	687b      	ldr	r3, [r7, #4]
 810777a:	681b      	ldr	r3, [r3, #0]
 810777c:	4a37      	ldr	r2, [pc, #220]	@ (810785c <HAL_SAI_Init+0x280>)
 810777e:	4293      	cmp	r3, r2
 8107780:	d004      	beq.n	810778c <HAL_SAI_Init+0x1b0>
 8107782:	687b      	ldr	r3, [r7, #4]
 8107784:	681b      	ldr	r3, [r3, #0]
 8107786:	4a37      	ldr	r2, [pc, #220]	@ (8107864 <HAL_SAI_Init+0x288>)
 8107788:	4293      	cmp	r3, r2
 810778a:	d106      	bne.n	810779a <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 810778c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8107790:	f04f 0100 	mov.w	r1, #0
 8107794:	f7fe fc2e 	bl	8105ff4 <HAL_RCCEx_GetPeriphCLKFreq>
 8107798:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 810779a:	687b      	ldr	r3, [r7, #4]
 810779c:	681b      	ldr	r3, [r3, #0]
 810779e:	4a33      	ldr	r2, [pc, #204]	@ (810786c <HAL_SAI_Init+0x290>)
 81077a0:	4293      	cmp	r3, r2
 81077a2:	d004      	beq.n	81077ae <HAL_SAI_Init+0x1d2>
 81077a4:	687b      	ldr	r3, [r7, #4]
 81077a6:	681b      	ldr	r3, [r3, #0]
 81077a8:	4a31      	ldr	r2, [pc, #196]	@ (8107870 <HAL_SAI_Init+0x294>)
 81077aa:	4293      	cmp	r3, r2
 81077ac:	d106      	bne.n	81077bc <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 81077ae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 81077b2:	f04f 0100 	mov.w	r1, #0
 81077b6:	f7fe fc1d 	bl	8105ff4 <HAL_RCCEx_GetPeriphCLKFreq>
 81077ba:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 81077bc:	687b      	ldr	r3, [r7, #4]
 81077be:	681b      	ldr	r3, [r3, #0]
 81077c0:	4a2d      	ldr	r2, [pc, #180]	@ (8107878 <HAL_SAI_Init+0x29c>)
 81077c2:	4293      	cmp	r3, r2
 81077c4:	d004      	beq.n	81077d0 <HAL_SAI_Init+0x1f4>
 81077c6:	687b      	ldr	r3, [r7, #4]
 81077c8:	681b      	ldr	r3, [r3, #0]
 81077ca:	4a2c      	ldr	r2, [pc, #176]	@ (810787c <HAL_SAI_Init+0x2a0>)
 81077cc:	4293      	cmp	r3, r2
 81077ce:	d106      	bne.n	81077de <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 81077d0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 81077d4:	f04f 0100 	mov.w	r1, #0
 81077d8:	f7fe fc0c 	bl	8105ff4 <HAL_RCCEx_GetPeriphCLKFreq>
 81077dc:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 81077de:	687b      	ldr	r3, [r7, #4]
 81077e0:	681b      	ldr	r3, [r3, #0]
 81077e2:	4a1f      	ldr	r2, [pc, #124]	@ (8107860 <HAL_SAI_Init+0x284>)
 81077e4:	4293      	cmp	r3, r2
 81077e6:	d106      	bne.n	81077f6 <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 81077e8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 81077ec:	f04f 0100 	mov.w	r1, #0
 81077f0:	f7fe fc00 	bl	8105ff4 <HAL_RCCEx_GetPeriphCLKFreq>
 81077f4:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 81077f6:	687b      	ldr	r3, [r7, #4]
 81077f8:	681b      	ldr	r3, [r3, #0]
 81077fa:	4a22      	ldr	r2, [pc, #136]	@ (8107884 <HAL_SAI_Init+0x2a8>)
 81077fc:	4293      	cmp	r3, r2
 81077fe:	d106      	bne.n	810780e <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8107800:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8107804:	f04f 0100 	mov.w	r1, #0
 8107808:	f7fe fbf4 	bl	8105ff4 <HAL_RCCEx_GetPeriphCLKFreq>
 810780c:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 810780e:	687b      	ldr	r3, [r7, #4]
 8107810:	699b      	ldr	r3, [r3, #24]
 8107812:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8107816:	d139      	bne.n	810788c <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8107818:	687b      	ldr	r3, [r7, #4]
 810781a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810781c:	2b04      	cmp	r3, #4
 810781e:	d102      	bne.n	8107826 <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8107820:	2340      	movs	r3, #64	@ 0x40
 8107822:	60fb      	str	r3, [r7, #12]
 8107824:	e00a      	b.n	810783c <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8107826:	687b      	ldr	r3, [r7, #4]
 8107828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810782a:	2b08      	cmp	r3, #8
 810782c:	d103      	bne.n	8107836 <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 810782e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8107832:	60fb      	str	r3, [r7, #12]
 8107834:	e002      	b.n	810783c <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8107836:	687b      	ldr	r3, [r7, #4]
 8107838:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810783a:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 810783c:	697a      	ldr	r2, [r7, #20]
 810783e:	4613      	mov	r3, r2
 8107840:	009b      	lsls	r3, r3, #2
 8107842:	4413      	add	r3, r2
 8107844:	005b      	lsls	r3, r3, #1
 8107846:	4619      	mov	r1, r3
 8107848:	687b      	ldr	r3, [r7, #4]
 810784a:	6a1b      	ldr	r3, [r3, #32]
 810784c:	68fa      	ldr	r2, [r7, #12]
 810784e:	fb02 f303 	mul.w	r3, r2, r3
 8107852:	fbb1 f3f3 	udiv	r3, r1, r3
 8107856:	613b      	str	r3, [r7, #16]
 8107858:	e030      	b.n	81078bc <HAL_SAI_Init+0x2e0>
 810785a:	bf00      	nop
 810785c:	40015804 	.word	0x40015804
 8107860:	58005404 	.word	0x58005404
 8107864:	40015824 	.word	0x40015824
 8107868:	40015800 	.word	0x40015800
 810786c:	40015c04 	.word	0x40015c04
 8107870:	40015c24 	.word	0x40015c24
 8107874:	40015c00 	.word	0x40015c00
 8107878:	40016004 	.word	0x40016004
 810787c:	40016024 	.word	0x40016024
 8107880:	40016000 	.word	0x40016000
 8107884:	58005424 	.word	0x58005424
 8107888:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 810788c:	687b      	ldr	r3, [r7, #4]
 810788e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107890:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8107894:	d101      	bne.n	810789a <HAL_SAI_Init+0x2be>
 8107896:	2302      	movs	r3, #2
 8107898:	e000      	b.n	810789c <HAL_SAI_Init+0x2c0>
 810789a:	2301      	movs	r3, #1
 810789c:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 810789e:	697a      	ldr	r2, [r7, #20]
 81078a0:	4613      	mov	r3, r2
 81078a2:	009b      	lsls	r3, r3, #2
 81078a4:	4413      	add	r3, r2
 81078a6:	005b      	lsls	r3, r3, #1
 81078a8:	4619      	mov	r1, r3
 81078aa:	687b      	ldr	r3, [r7, #4]
 81078ac:	6a1b      	ldr	r3, [r3, #32]
 81078ae:	68ba      	ldr	r2, [r7, #8]
 81078b0:	fb02 f303 	mul.w	r3, r2, r3
 81078b4:	021b      	lsls	r3, r3, #8
 81078b6:	fbb1 f3f3 	udiv	r3, r1, r3
 81078ba:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 81078bc:	693b      	ldr	r3, [r7, #16]
 81078be:	4a96      	ldr	r2, [pc, #600]	@ (8107b18 <HAL_SAI_Init+0x53c>)
 81078c0:	fba2 2303 	umull	r2, r3, r2, r3
 81078c4:	08da      	lsrs	r2, r3, #3
 81078c6:	687b      	ldr	r3, [r7, #4]
 81078c8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 81078ca:	6939      	ldr	r1, [r7, #16]
 81078cc:	4b92      	ldr	r3, [pc, #584]	@ (8107b18 <HAL_SAI_Init+0x53c>)
 81078ce:	fba3 2301 	umull	r2, r3, r3, r1
 81078d2:	08da      	lsrs	r2, r3, #3
 81078d4:	4613      	mov	r3, r2
 81078d6:	009b      	lsls	r3, r3, #2
 81078d8:	4413      	add	r3, r2
 81078da:	005b      	lsls	r3, r3, #1
 81078dc:	1aca      	subs	r2, r1, r3
 81078de:	2a08      	cmp	r2, #8
 81078e0:	d904      	bls.n	81078ec <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 81078e2:	687b      	ldr	r3, [r7, #4]
 81078e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81078e6:	1c5a      	adds	r2, r3, #1
 81078e8:	687b      	ldr	r3, [r7, #4]
 81078ea:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 81078ec:	687b      	ldr	r3, [r7, #4]
 81078ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81078f0:	2b04      	cmp	r3, #4
 81078f2:	d104      	bne.n	81078fe <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 81078f4:	687b      	ldr	r3, [r7, #4]
 81078f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81078f8:	085a      	lsrs	r2, r3, #1
 81078fa:	687b      	ldr	r3, [r7, #4]
 81078fc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 81078fe:	687b      	ldr	r3, [r7, #4]
 8107900:	685b      	ldr	r3, [r3, #4]
 8107902:	2b00      	cmp	r3, #0
 8107904:	d003      	beq.n	810790e <HAL_SAI_Init+0x332>
 8107906:	687b      	ldr	r3, [r7, #4]
 8107908:	685b      	ldr	r3, [r3, #4]
 810790a:	2b02      	cmp	r3, #2
 810790c:	d109      	bne.n	8107922 <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 810790e:	687b      	ldr	r3, [r7, #4]
 8107910:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8107912:	2b01      	cmp	r3, #1
 8107914:	d101      	bne.n	810791a <HAL_SAI_Init+0x33e>
 8107916:	2300      	movs	r3, #0
 8107918:	e001      	b.n	810791e <HAL_SAI_Init+0x342>
 810791a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 810791e:	623b      	str	r3, [r7, #32]
 8107920:	e008      	b.n	8107934 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8107922:	687b      	ldr	r3, [r7, #4]
 8107924:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8107926:	2b01      	cmp	r3, #1
 8107928:	d102      	bne.n	8107930 <HAL_SAI_Init+0x354>
 810792a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 810792e:	e000      	b.n	8107932 <HAL_SAI_Init+0x356>
 8107930:	2300      	movs	r3, #0
 8107932:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8107934:	f7fa f91e 	bl	8101b74 <HAL_GetREVID>
 8107938:	4603      	mov	r3, r0
 810793a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 810793e:	d331      	bcc.n	81079a4 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8107940:	687b      	ldr	r3, [r7, #4]
 8107942:	681b      	ldr	r3, [r3, #0]
 8107944:	6819      	ldr	r1, [r3, #0]
 8107946:	687b      	ldr	r3, [r7, #4]
 8107948:	681a      	ldr	r2, [r3, #0]
 810794a:	4b74      	ldr	r3, [pc, #464]	@ (8107b1c <HAL_SAI_Init+0x540>)
 810794c:	400b      	ands	r3, r1
 810794e:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8107950:	687b      	ldr	r3, [r7, #4]
 8107952:	681b      	ldr	r3, [r3, #0]
 8107954:	6819      	ldr	r1, [r3, #0]
 8107956:	687b      	ldr	r3, [r7, #4]
 8107958:	685a      	ldr	r2, [r3, #4]
 810795a:	687b      	ldr	r3, [r7, #4]
 810795c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810795e:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8107960:	687b      	ldr	r3, [r7, #4]
 8107962:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8107964:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8107966:	687b      	ldr	r3, [r7, #4]
 8107968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810796a:	431a      	orrs	r2, r3
 810796c:	6a3b      	ldr	r3, [r7, #32]
 810796e:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8107970:	69fb      	ldr	r3, [r7, #28]
 8107972:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8107974:	687b      	ldr	r3, [r7, #4]
 8107976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8107978:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 810797a:	687b      	ldr	r3, [r7, #4]
 810797c:	695b      	ldr	r3, [r3, #20]
 810797e:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8107980:	687b      	ldr	r3, [r7, #4]
 8107982:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8107984:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8107986:	687b      	ldr	r3, [r7, #4]
 8107988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810798a:	051b      	lsls	r3, r3, #20
 810798c:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 810798e:	687b      	ldr	r3, [r7, #4]
 8107990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8107992:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8107994:	687b      	ldr	r3, [r7, #4]
 8107996:	691b      	ldr	r3, [r3, #16]
 8107998:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 810799a:	687b      	ldr	r3, [r7, #4]
 810799c:	681b      	ldr	r3, [r3, #0]
 810799e:	430a      	orrs	r2, r1
 81079a0:	601a      	str	r2, [r3, #0]
 81079a2:	e02d      	b.n	8107a00 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 81079a4:	687b      	ldr	r3, [r7, #4]
 81079a6:	681b      	ldr	r3, [r3, #0]
 81079a8:	6819      	ldr	r1, [r3, #0]
 81079aa:	687b      	ldr	r3, [r7, #4]
 81079ac:	681a      	ldr	r2, [r3, #0]
 81079ae:	4b5c      	ldr	r3, [pc, #368]	@ (8107b20 <HAL_SAI_Init+0x544>)
 81079b0:	400b      	ands	r3, r1
 81079b2:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 81079b4:	687b      	ldr	r3, [r7, #4]
 81079b6:	681b      	ldr	r3, [r3, #0]
 81079b8:	6819      	ldr	r1, [r3, #0]
 81079ba:	687b      	ldr	r3, [r7, #4]
 81079bc:	685a      	ldr	r2, [r3, #4]
 81079be:	687b      	ldr	r3, [r7, #4]
 81079c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81079c2:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 81079c4:	687b      	ldr	r3, [r7, #4]
 81079c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 81079c8:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 81079ca:	687b      	ldr	r3, [r7, #4]
 81079cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81079ce:	431a      	orrs	r2, r3
 81079d0:	6a3b      	ldr	r3, [r7, #32]
 81079d2:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 81079d4:	69fb      	ldr	r3, [r7, #28]
 81079d6:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 81079d8:	687b      	ldr	r3, [r7, #4]
 81079da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 81079dc:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 81079de:	687b      	ldr	r3, [r7, #4]
 81079e0:	695b      	ldr	r3, [r3, #20]
 81079e2:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 81079e4:	687b      	ldr	r3, [r7, #4]
 81079e6:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 81079e8:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 81079ea:	687b      	ldr	r3, [r7, #4]
 81079ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81079ee:	051b      	lsls	r3, r3, #20
 81079f0:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 81079f2:	687b      	ldr	r3, [r7, #4]
 81079f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 81079f6:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 81079f8:	687b      	ldr	r3, [r7, #4]
 81079fa:	681b      	ldr	r3, [r3, #0]
 81079fc:	430a      	orrs	r2, r1
 81079fe:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8107a00:	687b      	ldr	r3, [r7, #4]
 8107a02:	681b      	ldr	r3, [r3, #0]
 8107a04:	685b      	ldr	r3, [r3, #4]
 8107a06:	687a      	ldr	r2, [r7, #4]
 8107a08:	6812      	ldr	r2, [r2, #0]
 8107a0a:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8107a0e:	f023 030f 	bic.w	r3, r3, #15
 8107a12:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8107a14:	687b      	ldr	r3, [r7, #4]
 8107a16:	681b      	ldr	r3, [r3, #0]
 8107a18:	6859      	ldr	r1, [r3, #4]
 8107a1a:	687b      	ldr	r3, [r7, #4]
 8107a1c:	69da      	ldr	r2, [r3, #28]
 8107a1e:	687b      	ldr	r3, [r7, #4]
 8107a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8107a22:	431a      	orrs	r2, r3
 8107a24:	687b      	ldr	r3, [r7, #4]
 8107a26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8107a28:	431a      	orrs	r2, r3
 8107a2a:	687b      	ldr	r3, [r7, #4]
 8107a2c:	681b      	ldr	r3, [r3, #0]
 8107a2e:	430a      	orrs	r2, r1
 8107a30:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8107a32:	687b      	ldr	r3, [r7, #4]
 8107a34:	681b      	ldr	r3, [r3, #0]
 8107a36:	6899      	ldr	r1, [r3, #8]
 8107a38:	687b      	ldr	r3, [r7, #4]
 8107a3a:	681a      	ldr	r2, [r3, #0]
 8107a3c:	4b39      	ldr	r3, [pc, #228]	@ (8107b24 <HAL_SAI_Init+0x548>)
 8107a3e:	400b      	ands	r3, r1
 8107a40:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8107a42:	687b      	ldr	r3, [r7, #4]
 8107a44:	681b      	ldr	r3, [r3, #0]
 8107a46:	6899      	ldr	r1, [r3, #8]
 8107a48:	687b      	ldr	r3, [r7, #4]
 8107a4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8107a4c:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8107a4e:	687b      	ldr	r3, [r7, #4]
 8107a50:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8107a52:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8107a54:	687b      	ldr	r3, [r7, #4]
 8107a56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 8107a58:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8107a5a:	687b      	ldr	r3, [r7, #4]
 8107a5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 8107a5e:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8107a60:	687b      	ldr	r3, [r7, #4]
 8107a62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8107a64:	3b01      	subs	r3, #1
 8107a66:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8107a68:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8107a6a:	687b      	ldr	r3, [r7, #4]
 8107a6c:	681b      	ldr	r3, [r3, #0]
 8107a6e:	430a      	orrs	r2, r1
 8107a70:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8107a72:	687b      	ldr	r3, [r7, #4]
 8107a74:	681b      	ldr	r3, [r3, #0]
 8107a76:	68d9      	ldr	r1, [r3, #12]
 8107a78:	687b      	ldr	r3, [r7, #4]
 8107a7a:	681a      	ldr	r2, [r3, #0]
 8107a7c:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8107a80:	400b      	ands	r3, r1
 8107a82:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8107a84:	687b      	ldr	r3, [r7, #4]
 8107a86:	681b      	ldr	r3, [r3, #0]
 8107a88:	68d9      	ldr	r1, [r3, #12]
 8107a8a:	687b      	ldr	r3, [r7, #4]
 8107a8c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8107a8e:	687b      	ldr	r3, [r7, #4]
 8107a90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8107a92:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8107a94:	687b      	ldr	r3, [r7, #4]
 8107a96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8107a98:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8107a9a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8107a9c:	687b      	ldr	r3, [r7, #4]
 8107a9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8107aa0:	3b01      	subs	r3, #1
 8107aa2:	021b      	lsls	r3, r3, #8
 8107aa4:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8107aa6:	687b      	ldr	r3, [r7, #4]
 8107aa8:	681b      	ldr	r3, [r3, #0]
 8107aaa:	430a      	orrs	r2, r1
 8107aac:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8107aae:	687b      	ldr	r3, [r7, #4]
 8107ab0:	681b      	ldr	r3, [r3, #0]
 8107ab2:	4a1d      	ldr	r2, [pc, #116]	@ (8107b28 <HAL_SAI_Init+0x54c>)
 8107ab4:	4293      	cmp	r3, r2
 8107ab6:	d004      	beq.n	8107ac2 <HAL_SAI_Init+0x4e6>
 8107ab8:	687b      	ldr	r3, [r7, #4]
 8107aba:	681b      	ldr	r3, [r3, #0]
 8107abc:	4a1b      	ldr	r2, [pc, #108]	@ (8107b2c <HAL_SAI_Init+0x550>)
 8107abe:	4293      	cmp	r3, r2
 8107ac0:	d119      	bne.n	8107af6 <HAL_SAI_Init+0x51a>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8107ac2:	69bb      	ldr	r3, [r7, #24]
 8107ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107ac6:	f023 0201 	bic.w	r2, r3, #1
 8107aca:	69bb      	ldr	r3, [r7, #24]
 8107acc:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8107ace:	687b      	ldr	r3, [r7, #4]
 8107ad0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8107ad4:	2b01      	cmp	r3, #1
 8107ad6:	d10e      	bne.n	8107af6 <HAL_SAI_Init+0x51a>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8107ad8:	687b      	ldr	r3, [r7, #4]
 8107ada:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8107adc:	687b      	ldr	r3, [r7, #4]
 8107ade:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107ae0:	3b01      	subs	r3, #1
 8107ae2:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8107ae4:	431a      	orrs	r2, r3
 8107ae6:	69bb      	ldr	r3, [r7, #24]
 8107ae8:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8107aea:	69bb      	ldr	r3, [r7, #24]
 8107aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107aee:	f043 0201 	orr.w	r2, r3, #1
 8107af2:	69bb      	ldr	r3, [r7, #24]
 8107af4:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8107af6:	687b      	ldr	r3, [r7, #4]
 8107af8:	2200      	movs	r2, #0
 8107afa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8107afe:	687b      	ldr	r3, [r7, #4]
 8107b00:	2201      	movs	r2, #1
 8107b02:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8107b06:	687b      	ldr	r3, [r7, #4]
 8107b08:	2200      	movs	r2, #0
 8107b0a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8107b0e:	2300      	movs	r3, #0
}
 8107b10:	4618      	mov	r0, r3
 8107b12:	3728      	adds	r7, #40	@ 0x28
 8107b14:	46bd      	mov	sp, r7
 8107b16:	bd80      	pop	{r7, pc}
 8107b18:	cccccccd 	.word	0xcccccccd
 8107b1c:	f005c010 	.word	0xf005c010
 8107b20:	f805c010 	.word	0xf805c010
 8107b24:	fff88000 	.word	0xfff88000
 8107b28:	40015804 	.word	0x40015804
 8107b2c:	58005404 	.word	0x58005404

08107b30 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8107b30:	b480      	push	{r7}
 8107b32:	b085      	sub	sp, #20
 8107b34:	af00      	add	r7, sp, #0
 8107b36:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8107b38:	4b18      	ldr	r3, [pc, #96]	@ (8107b9c <SAI_Disable+0x6c>)
 8107b3a:	681b      	ldr	r3, [r3, #0]
 8107b3c:	4a18      	ldr	r2, [pc, #96]	@ (8107ba0 <SAI_Disable+0x70>)
 8107b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8107b42:	0b1b      	lsrs	r3, r3, #12
 8107b44:	009b      	lsls	r3, r3, #2
 8107b46:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8107b48:	2300      	movs	r3, #0
 8107b4a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8107b4c:	687b      	ldr	r3, [r7, #4]
 8107b4e:	681b      	ldr	r3, [r3, #0]
 8107b50:	681a      	ldr	r2, [r3, #0]
 8107b52:	687b      	ldr	r3, [r7, #4]
 8107b54:	681b      	ldr	r3, [r3, #0]
 8107b56:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8107b5a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8107b5c:	68fb      	ldr	r3, [r7, #12]
 8107b5e:	2b00      	cmp	r3, #0
 8107b60:	d10a      	bne.n	8107b78 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8107b62:	687b      	ldr	r3, [r7, #4]
 8107b64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8107b68:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8107b6c:	687b      	ldr	r3, [r7, #4]
 8107b6e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 8107b72:	2303      	movs	r3, #3
 8107b74:	72fb      	strb	r3, [r7, #11]
      break;
 8107b76:	e009      	b.n	8107b8c <SAI_Disable+0x5c>
    }
    count--;
 8107b78:	68fb      	ldr	r3, [r7, #12]
 8107b7a:	3b01      	subs	r3, #1
 8107b7c:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8107b7e:	687b      	ldr	r3, [r7, #4]
 8107b80:	681b      	ldr	r3, [r3, #0]
 8107b82:	681b      	ldr	r3, [r3, #0]
 8107b84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8107b88:	2b00      	cmp	r3, #0
 8107b8a:	d1e7      	bne.n	8107b5c <SAI_Disable+0x2c>

  return status;
 8107b8c:	7afb      	ldrb	r3, [r7, #11]
}
 8107b8e:	4618      	mov	r0, r3
 8107b90:	3714      	adds	r7, #20
 8107b92:	46bd      	mov	sp, r7
 8107b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107b98:	4770      	bx	lr
 8107b9a:	bf00      	nop
 8107b9c:	10000000 	.word	0x10000000
 8107ba0:	95cbec1b 	.word	0x95cbec1b

08107ba4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8107ba4:	b580      	push	{r7, lr}
 8107ba6:	b082      	sub	sp, #8
 8107ba8:	af00      	add	r7, sp, #0
 8107baa:	6078      	str	r0, [r7, #4]
 8107bac:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8107bae:	687b      	ldr	r3, [r7, #4]
 8107bb0:	2b00      	cmp	r3, #0
 8107bb2:	d101      	bne.n	8107bb8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8107bb4:	2301      	movs	r3, #1
 8107bb6:	e02b      	b.n	8107c10 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8107bb8:	687b      	ldr	r3, [r7, #4]
 8107bba:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8107bbe:	b2db      	uxtb	r3, r3
 8107bc0:	2b00      	cmp	r3, #0
 8107bc2:	d106      	bne.n	8107bd2 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8107bc4:	687b      	ldr	r3, [r7, #4]
 8107bc6:	2200      	movs	r2, #0
 8107bc8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8107bcc:	6878      	ldr	r0, [r7, #4]
 8107bce:	f7f8 ffd1 	bl	8100b74 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8107bd2:	687b      	ldr	r3, [r7, #4]
 8107bd4:	2202      	movs	r2, #2
 8107bd6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8107bda:	687b      	ldr	r3, [r7, #4]
 8107bdc:	681a      	ldr	r2, [r3, #0]
 8107bde:	687b      	ldr	r3, [r7, #4]
 8107be0:	3304      	adds	r3, #4
 8107be2:	4619      	mov	r1, r3
 8107be4:	4610      	mov	r0, r2
 8107be6:	f000 f819 	bl	8107c1c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8107bea:	687b      	ldr	r3, [r7, #4]
 8107bec:	6818      	ldr	r0, [r3, #0]
 8107bee:	687b      	ldr	r3, [r7, #4]
 8107bf0:	685b      	ldr	r3, [r3, #4]
 8107bf2:	461a      	mov	r2, r3
 8107bf4:	6839      	ldr	r1, [r7, #0]
 8107bf6:	f000 f86e 	bl	8107cd6 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 8107bfa:	4b07      	ldr	r3, [pc, #28]	@ (8107c18 <HAL_SDRAM_Init+0x74>)
 8107bfc:	681b      	ldr	r3, [r3, #0]
 8107bfe:	4a06      	ldr	r2, [pc, #24]	@ (8107c18 <HAL_SDRAM_Init+0x74>)
 8107c00:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8107c04:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8107c06:	687b      	ldr	r3, [r7, #4]
 8107c08:	2201      	movs	r2, #1
 8107c0a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8107c0e:	2300      	movs	r3, #0
}
 8107c10:	4618      	mov	r0, r3
 8107c12:	3708      	adds	r7, #8
 8107c14:	46bd      	mov	sp, r7
 8107c16:	bd80      	pop	{r7, pc}
 8107c18:	52004000 	.word	0x52004000

08107c1c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8107c1c:	b480      	push	{r7}
 8107c1e:	b083      	sub	sp, #12
 8107c20:	af00      	add	r7, sp, #0
 8107c22:	6078      	str	r0, [r7, #4]
 8107c24:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8107c26:	683b      	ldr	r3, [r7, #0]
 8107c28:	681b      	ldr	r3, [r3, #0]
 8107c2a:	2b00      	cmp	r3, #0
 8107c2c:	d123      	bne.n	8107c76 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8107c2e:	687b      	ldr	r3, [r7, #4]
 8107c30:	681b      	ldr	r3, [r3, #0]
 8107c32:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8107c36:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8107c3a:	683a      	ldr	r2, [r7, #0]
 8107c3c:	6851      	ldr	r1, [r2, #4]
 8107c3e:	683a      	ldr	r2, [r7, #0]
 8107c40:	6892      	ldr	r2, [r2, #8]
 8107c42:	4311      	orrs	r1, r2
 8107c44:	683a      	ldr	r2, [r7, #0]
 8107c46:	68d2      	ldr	r2, [r2, #12]
 8107c48:	4311      	orrs	r1, r2
 8107c4a:	683a      	ldr	r2, [r7, #0]
 8107c4c:	6912      	ldr	r2, [r2, #16]
 8107c4e:	4311      	orrs	r1, r2
 8107c50:	683a      	ldr	r2, [r7, #0]
 8107c52:	6952      	ldr	r2, [r2, #20]
 8107c54:	4311      	orrs	r1, r2
 8107c56:	683a      	ldr	r2, [r7, #0]
 8107c58:	6992      	ldr	r2, [r2, #24]
 8107c5a:	4311      	orrs	r1, r2
 8107c5c:	683a      	ldr	r2, [r7, #0]
 8107c5e:	69d2      	ldr	r2, [r2, #28]
 8107c60:	4311      	orrs	r1, r2
 8107c62:	683a      	ldr	r2, [r7, #0]
 8107c64:	6a12      	ldr	r2, [r2, #32]
 8107c66:	4311      	orrs	r1, r2
 8107c68:	683a      	ldr	r2, [r7, #0]
 8107c6a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8107c6c:	430a      	orrs	r2, r1
 8107c6e:	431a      	orrs	r2, r3
 8107c70:	687b      	ldr	r3, [r7, #4]
 8107c72:	601a      	str	r2, [r3, #0]
 8107c74:	e028      	b.n	8107cc8 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8107c76:	687b      	ldr	r3, [r7, #4]
 8107c78:	681b      	ldr	r3, [r3, #0]
 8107c7a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8107c7e:	683b      	ldr	r3, [r7, #0]
 8107c80:	69d9      	ldr	r1, [r3, #28]
 8107c82:	683b      	ldr	r3, [r7, #0]
 8107c84:	6a1b      	ldr	r3, [r3, #32]
 8107c86:	4319      	orrs	r1, r3
 8107c88:	683b      	ldr	r3, [r7, #0]
 8107c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8107c8c:	430b      	orrs	r3, r1
 8107c8e:	431a      	orrs	r2, r3
 8107c90:	687b      	ldr	r3, [r7, #4]
 8107c92:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8107c94:	687b      	ldr	r3, [r7, #4]
 8107c96:	685b      	ldr	r3, [r3, #4]
 8107c98:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8107c9c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8107ca0:	683a      	ldr	r2, [r7, #0]
 8107ca2:	6851      	ldr	r1, [r2, #4]
 8107ca4:	683a      	ldr	r2, [r7, #0]
 8107ca6:	6892      	ldr	r2, [r2, #8]
 8107ca8:	4311      	orrs	r1, r2
 8107caa:	683a      	ldr	r2, [r7, #0]
 8107cac:	68d2      	ldr	r2, [r2, #12]
 8107cae:	4311      	orrs	r1, r2
 8107cb0:	683a      	ldr	r2, [r7, #0]
 8107cb2:	6912      	ldr	r2, [r2, #16]
 8107cb4:	4311      	orrs	r1, r2
 8107cb6:	683a      	ldr	r2, [r7, #0]
 8107cb8:	6952      	ldr	r2, [r2, #20]
 8107cba:	4311      	orrs	r1, r2
 8107cbc:	683a      	ldr	r2, [r7, #0]
 8107cbe:	6992      	ldr	r2, [r2, #24]
 8107cc0:	430a      	orrs	r2, r1
 8107cc2:	431a      	orrs	r2, r3
 8107cc4:	687b      	ldr	r3, [r7, #4]
 8107cc6:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8107cc8:	2300      	movs	r3, #0
}
 8107cca:	4618      	mov	r0, r3
 8107ccc:	370c      	adds	r7, #12
 8107cce:	46bd      	mov	sp, r7
 8107cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107cd4:	4770      	bx	lr

08107cd6 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8107cd6:	b480      	push	{r7}
 8107cd8:	b085      	sub	sp, #20
 8107cda:	af00      	add	r7, sp, #0
 8107cdc:	60f8      	str	r0, [r7, #12]
 8107cde:	60b9      	str	r1, [r7, #8]
 8107ce0:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8107ce2:	687b      	ldr	r3, [r7, #4]
 8107ce4:	2b00      	cmp	r3, #0
 8107ce6:	d128      	bne.n	8107d3a <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8107ce8:	68fb      	ldr	r3, [r7, #12]
 8107cea:	689b      	ldr	r3, [r3, #8]
 8107cec:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8107cf0:	68bb      	ldr	r3, [r7, #8]
 8107cf2:	681b      	ldr	r3, [r3, #0]
 8107cf4:	1e59      	subs	r1, r3, #1
 8107cf6:	68bb      	ldr	r3, [r7, #8]
 8107cf8:	685b      	ldr	r3, [r3, #4]
 8107cfa:	3b01      	subs	r3, #1
 8107cfc:	011b      	lsls	r3, r3, #4
 8107cfe:	4319      	orrs	r1, r3
 8107d00:	68bb      	ldr	r3, [r7, #8]
 8107d02:	689b      	ldr	r3, [r3, #8]
 8107d04:	3b01      	subs	r3, #1
 8107d06:	021b      	lsls	r3, r3, #8
 8107d08:	4319      	orrs	r1, r3
 8107d0a:	68bb      	ldr	r3, [r7, #8]
 8107d0c:	68db      	ldr	r3, [r3, #12]
 8107d0e:	3b01      	subs	r3, #1
 8107d10:	031b      	lsls	r3, r3, #12
 8107d12:	4319      	orrs	r1, r3
 8107d14:	68bb      	ldr	r3, [r7, #8]
 8107d16:	691b      	ldr	r3, [r3, #16]
 8107d18:	3b01      	subs	r3, #1
 8107d1a:	041b      	lsls	r3, r3, #16
 8107d1c:	4319      	orrs	r1, r3
 8107d1e:	68bb      	ldr	r3, [r7, #8]
 8107d20:	695b      	ldr	r3, [r3, #20]
 8107d22:	3b01      	subs	r3, #1
 8107d24:	051b      	lsls	r3, r3, #20
 8107d26:	4319      	orrs	r1, r3
 8107d28:	68bb      	ldr	r3, [r7, #8]
 8107d2a:	699b      	ldr	r3, [r3, #24]
 8107d2c:	3b01      	subs	r3, #1
 8107d2e:	061b      	lsls	r3, r3, #24
 8107d30:	430b      	orrs	r3, r1
 8107d32:	431a      	orrs	r2, r3
 8107d34:	68fb      	ldr	r3, [r7, #12]
 8107d36:	609a      	str	r2, [r3, #8]
 8107d38:	e02f      	b.n	8107d9a <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8107d3a:	68fb      	ldr	r3, [r7, #12]
 8107d3c:	689b      	ldr	r3, [r3, #8]
 8107d3e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8107d42:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8107d46:	68ba      	ldr	r2, [r7, #8]
 8107d48:	68d2      	ldr	r2, [r2, #12]
 8107d4a:	3a01      	subs	r2, #1
 8107d4c:	0311      	lsls	r1, r2, #12
 8107d4e:	68ba      	ldr	r2, [r7, #8]
 8107d50:	6952      	ldr	r2, [r2, #20]
 8107d52:	3a01      	subs	r2, #1
 8107d54:	0512      	lsls	r2, r2, #20
 8107d56:	430a      	orrs	r2, r1
 8107d58:	431a      	orrs	r2, r3
 8107d5a:	68fb      	ldr	r3, [r7, #12]
 8107d5c:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8107d5e:	68fb      	ldr	r3, [r7, #12]
 8107d60:	68db      	ldr	r3, [r3, #12]
 8107d62:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8107d66:	68bb      	ldr	r3, [r7, #8]
 8107d68:	681b      	ldr	r3, [r3, #0]
 8107d6a:	1e59      	subs	r1, r3, #1
 8107d6c:	68bb      	ldr	r3, [r7, #8]
 8107d6e:	685b      	ldr	r3, [r3, #4]
 8107d70:	3b01      	subs	r3, #1
 8107d72:	011b      	lsls	r3, r3, #4
 8107d74:	4319      	orrs	r1, r3
 8107d76:	68bb      	ldr	r3, [r7, #8]
 8107d78:	689b      	ldr	r3, [r3, #8]
 8107d7a:	3b01      	subs	r3, #1
 8107d7c:	021b      	lsls	r3, r3, #8
 8107d7e:	4319      	orrs	r1, r3
 8107d80:	68bb      	ldr	r3, [r7, #8]
 8107d82:	691b      	ldr	r3, [r3, #16]
 8107d84:	3b01      	subs	r3, #1
 8107d86:	041b      	lsls	r3, r3, #16
 8107d88:	4319      	orrs	r1, r3
 8107d8a:	68bb      	ldr	r3, [r7, #8]
 8107d8c:	699b      	ldr	r3, [r3, #24]
 8107d8e:	3b01      	subs	r3, #1
 8107d90:	061b      	lsls	r3, r3, #24
 8107d92:	430b      	orrs	r3, r1
 8107d94:	431a      	orrs	r2, r3
 8107d96:	68fb      	ldr	r3, [r7, #12]
 8107d98:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 8107d9a:	2300      	movs	r3, #0
}
 8107d9c:	4618      	mov	r0, r3
 8107d9e:	3714      	adds	r7, #20
 8107da0:	46bd      	mov	sp, r7
 8107da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107da6:	4770      	bx	lr

08107da8 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8107da8:	b084      	sub	sp, #16
 8107daa:	b480      	push	{r7}
 8107dac:	b085      	sub	sp, #20
 8107dae:	af00      	add	r7, sp, #0
 8107db0:	6078      	str	r0, [r7, #4]
 8107db2:	f107 001c 	add.w	r0, r7, #28
 8107db6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8107dba:	2300      	movs	r3, #0
 8107dbc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8107dbe:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8107dc0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8107dc2:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8107dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 8107dc6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8107dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 8107dca:	431a      	orrs	r2, r3
             Init.ClockDiv
 8107dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 8107dce:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8107dd0:	68fa      	ldr	r2, [r7, #12]
 8107dd2:	4313      	orrs	r3, r2
 8107dd4:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8107dd6:	687b      	ldr	r3, [r7, #4]
 8107dd8:	685a      	ldr	r2, [r3, #4]
 8107dda:	4b07      	ldr	r3, [pc, #28]	@ (8107df8 <SDMMC_Init+0x50>)
 8107ddc:	4013      	ands	r3, r2
 8107dde:	68fa      	ldr	r2, [r7, #12]
 8107de0:	431a      	orrs	r2, r3
 8107de2:	687b      	ldr	r3, [r7, #4]
 8107de4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8107de6:	2300      	movs	r3, #0
}
 8107de8:	4618      	mov	r0, r3
 8107dea:	3714      	adds	r7, #20
 8107dec:	46bd      	mov	sp, r7
 8107dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107df2:	b004      	add	sp, #16
 8107df4:	4770      	bx	lr
 8107df6:	bf00      	nop
 8107df8:	ffc02c00 	.word	0xffc02c00

08107dfc <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 8107dfc:	b480      	push	{r7}
 8107dfe:	b083      	sub	sp, #12
 8107e00:	af00      	add	r7, sp, #0
 8107e02:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8107e04:	687b      	ldr	r3, [r7, #4]
 8107e06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8107e0a:	4618      	mov	r0, r3
 8107e0c:	370c      	adds	r7, #12
 8107e0e:	46bd      	mov	sp, r7
 8107e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107e14:	4770      	bx	lr

08107e16 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8107e16:	b480      	push	{r7}
 8107e18:	b083      	sub	sp, #12
 8107e1a:	af00      	add	r7, sp, #0
 8107e1c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8107e1e:	687b      	ldr	r3, [r7, #4]
 8107e20:	681b      	ldr	r3, [r3, #0]
 8107e22:	f043 0203 	orr.w	r2, r3, #3
 8107e26:	687b      	ldr	r3, [r7, #4]
 8107e28:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8107e2a:	2300      	movs	r3, #0
}
 8107e2c:	4618      	mov	r0, r3
 8107e2e:	370c      	adds	r7, #12
 8107e30:	46bd      	mov	sp, r7
 8107e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107e36:	4770      	bx	lr

08107e38 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 8107e38:	b480      	push	{r7}
 8107e3a:	b083      	sub	sp, #12
 8107e3c:	af00      	add	r7, sp, #0
 8107e3e:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8107e40:	687b      	ldr	r3, [r7, #4]
 8107e42:	681b      	ldr	r3, [r3, #0]
 8107e44:	f003 0303 	and.w	r3, r3, #3
}
 8107e48:	4618      	mov	r0, r3
 8107e4a:	370c      	adds	r7, #12
 8107e4c:	46bd      	mov	sp, r7
 8107e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107e52:	4770      	bx	lr

08107e54 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 8107e54:	b480      	push	{r7}
 8107e56:	b085      	sub	sp, #20
 8107e58:	af00      	add	r7, sp, #0
 8107e5a:	6078      	str	r0, [r7, #4]
 8107e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8107e5e:	2300      	movs	r3, #0
 8107e60:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8107e62:	683b      	ldr	r3, [r7, #0]
 8107e64:	681a      	ldr	r2, [r3, #0]
 8107e66:	687b      	ldr	r3, [r7, #4]
 8107e68:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8107e6a:	683b      	ldr	r3, [r7, #0]
 8107e6c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8107e6e:	683b      	ldr	r3, [r7, #0]
 8107e70:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8107e72:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8107e74:	683b      	ldr	r3, [r7, #0]
 8107e76:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8107e78:	431a      	orrs	r2, r3
                       Command->CPSM);
 8107e7a:	683b      	ldr	r3, [r7, #0]
 8107e7c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8107e7e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8107e80:	68fa      	ldr	r2, [r7, #12]
 8107e82:	4313      	orrs	r3, r2
 8107e84:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8107e86:	687b      	ldr	r3, [r7, #4]
 8107e88:	68da      	ldr	r2, [r3, #12]
 8107e8a:	4b06      	ldr	r3, [pc, #24]	@ (8107ea4 <SDMMC_SendCommand+0x50>)
 8107e8c:	4013      	ands	r3, r2
 8107e8e:	68fa      	ldr	r2, [r7, #12]
 8107e90:	431a      	orrs	r2, r3
 8107e92:	687b      	ldr	r3, [r7, #4]
 8107e94:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8107e96:	2300      	movs	r3, #0
}
 8107e98:	4618      	mov	r0, r3
 8107e9a:	3714      	adds	r7, #20
 8107e9c:	46bd      	mov	sp, r7
 8107e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107ea2:	4770      	bx	lr
 8107ea4:	fffee0c0 	.word	0xfffee0c0

08107ea8 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 8107ea8:	b480      	push	{r7}
 8107eaa:	b083      	sub	sp, #12
 8107eac:	af00      	add	r7, sp, #0
 8107eae:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8107eb0:	687b      	ldr	r3, [r7, #4]
 8107eb2:	691b      	ldr	r3, [r3, #16]
 8107eb4:	b2db      	uxtb	r3, r3
}
 8107eb6:	4618      	mov	r0, r3
 8107eb8:	370c      	adds	r7, #12
 8107eba:	46bd      	mov	sp, r7
 8107ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107ec0:	4770      	bx	lr

08107ec2 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8107ec2:	b480      	push	{r7}
 8107ec4:	b085      	sub	sp, #20
 8107ec6:	af00      	add	r7, sp, #0
 8107ec8:	6078      	str	r0, [r7, #4]
 8107eca:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8107ecc:	687b      	ldr	r3, [r7, #4]
 8107ece:	3314      	adds	r3, #20
 8107ed0:	461a      	mov	r2, r3
 8107ed2:	683b      	ldr	r3, [r7, #0]
 8107ed4:	4413      	add	r3, r2
 8107ed6:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8107ed8:	68fb      	ldr	r3, [r7, #12]
 8107eda:	681b      	ldr	r3, [r3, #0]
}
 8107edc:	4618      	mov	r0, r3
 8107ede:	3714      	adds	r7, #20
 8107ee0:	46bd      	mov	sp, r7
 8107ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107ee6:	4770      	bx	lr

08107ee8 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 8107ee8:	b480      	push	{r7}
 8107eea:	b085      	sub	sp, #20
 8107eec:	af00      	add	r7, sp, #0
 8107eee:	6078      	str	r0, [r7, #4]
 8107ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8107ef2:	2300      	movs	r3, #0
 8107ef4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8107ef6:	683b      	ldr	r3, [r7, #0]
 8107ef8:	681a      	ldr	r2, [r3, #0]
 8107efa:	687b      	ldr	r3, [r7, #4]
 8107efc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8107efe:	683b      	ldr	r3, [r7, #0]
 8107f00:	685a      	ldr	r2, [r3, #4]
 8107f02:	687b      	ldr	r3, [r7, #4]
 8107f04:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8107f06:	683b      	ldr	r3, [r7, #0]
 8107f08:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8107f0a:	683b      	ldr	r3, [r7, #0]
 8107f0c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8107f0e:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8107f10:	683b      	ldr	r3, [r7, #0]
 8107f12:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8107f14:	431a      	orrs	r2, r3
                       Data->DPSM);
 8107f16:	683b      	ldr	r3, [r7, #0]
 8107f18:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8107f1a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8107f1c:	68fa      	ldr	r2, [r7, #12]
 8107f1e:	4313      	orrs	r3, r2
 8107f20:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8107f22:	687b      	ldr	r3, [r7, #4]
 8107f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107f26:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8107f2a:	68fb      	ldr	r3, [r7, #12]
 8107f2c:	431a      	orrs	r2, r3
 8107f2e:	687b      	ldr	r3, [r7, #4]
 8107f30:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8107f32:	2300      	movs	r3, #0

}
 8107f34:	4618      	mov	r0, r3
 8107f36:	3714      	adds	r7, #20
 8107f38:	46bd      	mov	sp, r7
 8107f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107f3e:	4770      	bx	lr

08107f40 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8107f40:	b580      	push	{r7, lr}
 8107f42:	b088      	sub	sp, #32
 8107f44:	af00      	add	r7, sp, #0
 8107f46:	6078      	str	r0, [r7, #4]
 8107f48:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8107f4a:	683b      	ldr	r3, [r7, #0]
 8107f4c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8107f4e:	2310      	movs	r3, #16
 8107f50:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8107f52:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8107f56:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8107f58:	2300      	movs	r3, #0
 8107f5a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8107f5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8107f60:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8107f62:	f107 0308 	add.w	r3, r7, #8
 8107f66:	4619      	mov	r1, r3
 8107f68:	6878      	ldr	r0, [r7, #4]
 8107f6a:	f7ff ff73 	bl	8107e54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8107f6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8107f72:	2110      	movs	r1, #16
 8107f74:	6878      	ldr	r0, [r7, #4]
 8107f76:	f000 f935 	bl	81081e4 <SDMMC_GetCmdResp1>
 8107f7a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8107f7c:	69fb      	ldr	r3, [r7, #28]
}
 8107f7e:	4618      	mov	r0, r3
 8107f80:	3720      	adds	r7, #32
 8107f82:	46bd      	mov	sp, r7
 8107f84:	bd80      	pop	{r7, pc}

08107f86 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8107f86:	b580      	push	{r7, lr}
 8107f88:	b088      	sub	sp, #32
 8107f8a:	af00      	add	r7, sp, #0
 8107f8c:	6078      	str	r0, [r7, #4]
 8107f8e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8107f90:	683b      	ldr	r3, [r7, #0]
 8107f92:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8107f94:	2307      	movs	r3, #7
 8107f96:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8107f98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8107f9c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8107f9e:	2300      	movs	r3, #0
 8107fa0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8107fa2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8107fa6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8107fa8:	f107 0308 	add.w	r3, r7, #8
 8107fac:	4619      	mov	r1, r3
 8107fae:	6878      	ldr	r0, [r7, #4]
 8107fb0:	f7ff ff50 	bl	8107e54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8107fb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8107fb8:	2107      	movs	r1, #7
 8107fba:	6878      	ldr	r0, [r7, #4]
 8107fbc:	f000 f912 	bl	81081e4 <SDMMC_GetCmdResp1>
 8107fc0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8107fc2:	69fb      	ldr	r3, [r7, #28]
}
 8107fc4:	4618      	mov	r0, r3
 8107fc6:	3720      	adds	r7, #32
 8107fc8:	46bd      	mov	sp, r7
 8107fca:	bd80      	pop	{r7, pc}

08107fcc <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8107fcc:	b580      	push	{r7, lr}
 8107fce:	b088      	sub	sp, #32
 8107fd0:	af00      	add	r7, sp, #0
 8107fd2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8107fd4:	2300      	movs	r3, #0
 8107fd6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8107fd8:	2300      	movs	r3, #0
 8107fda:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8107fdc:	2300      	movs	r3, #0
 8107fde:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8107fe0:	2300      	movs	r3, #0
 8107fe2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8107fe4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8107fe8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8107fea:	f107 0308 	add.w	r3, r7, #8
 8107fee:	4619      	mov	r1, r3
 8107ff0:	6878      	ldr	r0, [r7, #4]
 8107ff2:	f7ff ff2f 	bl	8107e54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8107ff6:	6878      	ldr	r0, [r7, #4]
 8107ff8:	f000 fa70 	bl	81084dc <SDMMC_GetCmdError>
 8107ffc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8107ffe:	69fb      	ldr	r3, [r7, #28]
}
 8108000:	4618      	mov	r0, r3
 8108002:	3720      	adds	r7, #32
 8108004:	46bd      	mov	sp, r7
 8108006:	bd80      	pop	{r7, pc}

08108008 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8108008:	b580      	push	{r7, lr}
 810800a:	b088      	sub	sp, #32
 810800c:	af00      	add	r7, sp, #0
 810800e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8108010:	2300      	movs	r3, #0
 8108012:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8108014:	2302      	movs	r3, #2
 8108016:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8108018:	f44f 7340 	mov.w	r3, #768	@ 0x300
 810801c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810801e:	2300      	movs	r3, #0
 8108020:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8108022:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8108026:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8108028:	f107 0308 	add.w	r3, r7, #8
 810802c:	4619      	mov	r1, r3
 810802e:	6878      	ldr	r0, [r7, #4]
 8108030:	f7ff ff10 	bl	8107e54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8108034:	6878      	ldr	r0, [r7, #4]
 8108036:	f000 f9c7 	bl	81083c8 <SDMMC_GetCmdResp2>
 810803a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810803c:	69fb      	ldr	r3, [r7, #28]
}
 810803e:	4618      	mov	r0, r3
 8108040:	3720      	adds	r7, #32
 8108042:	46bd      	mov	sp, r7
 8108044:	bd80      	pop	{r7, pc}

08108046 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8108046:	b580      	push	{r7, lr}
 8108048:	b088      	sub	sp, #32
 810804a:	af00      	add	r7, sp, #0
 810804c:	6078      	str	r0, [r7, #4]
 810804e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8108050:	683b      	ldr	r3, [r7, #0]
 8108052:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8108054:	2309      	movs	r3, #9
 8108056:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8108058:	f44f 7340 	mov.w	r3, #768	@ 0x300
 810805c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810805e:	2300      	movs	r3, #0
 8108060:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8108062:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8108066:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8108068:	f107 0308 	add.w	r3, r7, #8
 810806c:	4619      	mov	r1, r3
 810806e:	6878      	ldr	r0, [r7, #4]
 8108070:	f7ff fef0 	bl	8107e54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8108074:	6878      	ldr	r0, [r7, #4]
 8108076:	f000 f9a7 	bl	81083c8 <SDMMC_GetCmdResp2>
 810807a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810807c:	69fb      	ldr	r3, [r7, #28]
}
 810807e:	4618      	mov	r0, r3
 8108080:	3720      	adds	r7, #32
 8108082:	46bd      	mov	sp, r7
 8108084:	bd80      	pop	{r7, pc}

08108086 <SDMMC_CmdSetRelAddMmc>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  RCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAddMmc(SDMMC_TypeDef *SDMMCx, uint16_t RCA)
{
 8108086:	b580      	push	{r7, lr}
 8108088:	b088      	sub	sp, #32
 810808a:	af00      	add	r7, sp, #0
 810808c:	6078      	str	r0, [r7, #4]
 810808e:	460b      	mov	r3, r1
 8108090:	807b      	strh	r3, [r7, #2]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = ((uint32_t)RCA << 16U);
 8108092:	887b      	ldrh	r3, [r7, #2]
 8108094:	041b      	lsls	r3, r3, #16
 8108096:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8108098:	2303      	movs	r3, #3
 810809a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810809c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 81080a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 81080a2:	2300      	movs	r3, #0
 81080a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 81080a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 81080aa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 81080ac:	f107 0308 	add.w	r3, r7, #8
 81080b0:	4619      	mov	r1, r3
 81080b2:	6878      	ldr	r0, [r7, #4]
 81080b4:	f7ff fece 	bl	8107e54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_REL_ADDR, SDMMC_CMDTIMEOUT);
 81080b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 81080bc:	2103      	movs	r1, #3
 81080be:	6878      	ldr	r0, [r7, #4]
 81080c0:	f000 f890 	bl	81081e4 <SDMMC_GetCmdResp1>
 81080c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 81080c6:	69fb      	ldr	r3, [r7, #28]
}
 81080c8:	4618      	mov	r0, r3
 81080ca:	3720      	adds	r7, #32
 81080cc:	46bd      	mov	sp, r7
 81080ce:	bd80      	pop	{r7, pc}

081080d0 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 81080d0:	b580      	push	{r7, lr}
 81080d2:	b088      	sub	sp, #32
 81080d4:	af00      	add	r7, sp, #0
 81080d6:	6078      	str	r0, [r7, #4]
 81080d8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 81080da:	683b      	ldr	r3, [r7, #0]
 81080dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 81080de:	230d      	movs	r3, #13
 81080e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 81080e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 81080e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 81080e8:	2300      	movs	r3, #0
 81080ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 81080ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 81080f0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 81080f2:	f107 0308 	add.w	r3, r7, #8
 81080f6:	4619      	mov	r1, r3
 81080f8:	6878      	ldr	r0, [r7, #4]
 81080fa:	f7ff feab 	bl	8107e54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 81080fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8108102:	210d      	movs	r1, #13
 8108104:	6878      	ldr	r0, [r7, #4]
 8108106:	f000 f86d 	bl	81081e4 <SDMMC_GetCmdResp1>
 810810a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810810c:	69fb      	ldr	r3, [r7, #28]
}
 810810e:	4618      	mov	r0, r3
 8108110:	3720      	adds	r7, #32
 8108112:	46bd      	mov	sp, r7
 8108114:	bd80      	pop	{r7, pc}

08108116 <SDMMC_CmdOpCondition>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @parame Argument: Argument used for the command
  * @retval HAL status
  */
uint32_t SDMMC_CmdOpCondition(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8108116:	b580      	push	{r7, lr}
 8108118:	b088      	sub	sp, #32
 810811a:	af00      	add	r7, sp, #0
 810811c:	6078      	str	r0, [r7, #4]
 810811e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8108120:	683b      	ldr	r3, [r7, #0]
 8108122:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_OP_COND;
 8108124:	2301      	movs	r3, #1
 8108126:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8108128:	f44f 7380 	mov.w	r3, #256	@ 0x100
 810812c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810812e:	2300      	movs	r3, #0
 8108130:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8108132:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8108136:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8108138:	f107 0308 	add.w	r3, r7, #8
 810813c:	4619      	mov	r1, r3
 810813e:	6878      	ldr	r0, [r7, #4]
 8108140:	f7ff fe88 	bl	8107e54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8108144:	6878      	ldr	r0, [r7, #4]
 8108146:	f000 f989 	bl	810845c <SDMMC_GetCmdResp3>
 810814a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810814c:	69fb      	ldr	r3, [r7, #28]
}
 810814e:	4618      	mov	r0, r3
 8108150:	3720      	adds	r7, #32
 8108152:	46bd      	mov	sp, r7
 8108154:	bd80      	pop	{r7, pc}

08108156 <SDMMC_CmdSwitch>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @parame Argument: Argument used for the command
  * @retval HAL status
  */
uint32_t SDMMC_CmdSwitch(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8108156:	b580      	push	{r7, lr}
 8108158:	b088      	sub	sp, #32
 810815a:	af00      	add	r7, sp, #0
 810815c:	6078      	str	r0, [r7, #4]
 810815e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD6 to activate SDR50 Mode and Power Limit 1.44W */
  /* CMD Response: R1 */
  sdmmc_cmdinit.Argument         = Argument; /* SDMMC_SDR25_SWITCH_PATTERN*/
 8108160:	683b      	ldr	r3, [r7, #0]
 8108162:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 8108164:	2306      	movs	r3, #6
 8108166:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8108168:	f44f 7380 	mov.w	r3, #256	@ 0x100
 810816c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810816e:	2300      	movs	r3, #0
 8108170:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8108172:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8108176:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8108178:	f107 0308 	add.w	r3, r7, #8
 810817c:	4619      	mov	r1, r3
 810817e:	6878      	ldr	r0, [r7, #4]
 8108180:	f7ff fe68 	bl	8107e54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_HS_SWITCH, SDMMC_CMDTIMEOUT);
 8108184:	f241 3288 	movw	r2, #5000	@ 0x1388
 8108188:	2106      	movs	r1, #6
 810818a:	6878      	ldr	r0, [r7, #4]
 810818c:	f000 f82a 	bl	81081e4 <SDMMC_GetCmdResp1>
 8108190:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8108192:	69fb      	ldr	r3, [r7, #28]
}
 8108194:	4618      	mov	r0, r3
 8108196:	3720      	adds	r7, #32
 8108198:	46bd      	mov	sp, r7
 810819a:	bd80      	pop	{r7, pc}

0810819c <SDMMC_CmdSendEXTCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendEXTCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 810819c:	b580      	push	{r7, lr}
 810819e:	b088      	sub	sp, #32
 81081a0:	af00      	add	r7, sp, #0
 81081a2:	6078      	str	r0, [r7, #4]
 81081a4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 81081a6:	683b      	ldr	r3, [r7, #0]
 81081a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 81081aa:	2308      	movs	r3, #8
 81081ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 81081ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 81081b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 81081b4:	2300      	movs	r3, #0
 81081b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 81081b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 81081bc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 81081be:	f107 0308 	add.w	r3, r7, #8
 81081c2:	4619      	mov	r1, r3
 81081c4:	6878      	ldr	r0, [r7, #4]
 81081c6:	f7ff fe45 	bl	8107e54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_HS_SEND_EXT_CSD, SDMMC_CMDTIMEOUT);
 81081ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 81081ce:	2108      	movs	r1, #8
 81081d0:	6878      	ldr	r0, [r7, #4]
 81081d2:	f000 f807 	bl	81081e4 <SDMMC_GetCmdResp1>
 81081d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 81081d8:	69fb      	ldr	r3, [r7, #28]
}
 81081da:	4618      	mov	r0, r3
 81081dc:	3720      	adds	r7, #32
 81081de:	46bd      	mov	sp, r7
 81081e0:	bd80      	pop	{r7, pc}
	...

081081e4 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 81081e4:	b580      	push	{r7, lr}
 81081e6:	b088      	sub	sp, #32
 81081e8:	af00      	add	r7, sp, #0
 81081ea:	60f8      	str	r0, [r7, #12]
 81081ec:	460b      	mov	r3, r1
 81081ee:	607a      	str	r2, [r7, #4]
 81081f0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 81081f2:	4b70      	ldr	r3, [pc, #448]	@ (81083b4 <SDMMC_GetCmdResp1+0x1d0>)
 81081f4:	681b      	ldr	r3, [r3, #0]
 81081f6:	4a70      	ldr	r2, [pc, #448]	@ (81083b8 <SDMMC_GetCmdResp1+0x1d4>)
 81081f8:	fba2 2303 	umull	r2, r3, r2, r3
 81081fc:	0a5a      	lsrs	r2, r3, #9
 81081fe:	687b      	ldr	r3, [r7, #4]
 8108200:	fb02 f303 	mul.w	r3, r2, r3
 8108204:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8108206:	69fb      	ldr	r3, [r7, #28]
 8108208:	1e5a      	subs	r2, r3, #1
 810820a:	61fa      	str	r2, [r7, #28]
 810820c:	2b00      	cmp	r3, #0
 810820e:	d102      	bne.n	8108216 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8108210:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8108214:	e0c9      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8108216:	68fb      	ldr	r3, [r7, #12]
 8108218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810821a:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 810821c:	69ba      	ldr	r2, [r7, #24]
 810821e:	4b67      	ldr	r3, [pc, #412]	@ (81083bc <SDMMC_GetCmdResp1+0x1d8>)
 8108220:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8108222:	2b00      	cmp	r3, #0
 8108224:	d0ef      	beq.n	8108206 <SDMMC_GetCmdResp1+0x22>
 8108226:	69bb      	ldr	r3, [r7, #24]
 8108228:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 810822c:	2b00      	cmp	r3, #0
 810822e:	d1ea      	bne.n	8108206 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8108230:	68fb      	ldr	r3, [r7, #12]
 8108232:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8108234:	f003 0304 	and.w	r3, r3, #4
 8108238:	2b00      	cmp	r3, #0
 810823a:	d004      	beq.n	8108246 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 810823c:	68fb      	ldr	r3, [r7, #12]
 810823e:	2204      	movs	r2, #4
 8108240:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8108242:	2304      	movs	r3, #4
 8108244:	e0b1      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8108246:	68fb      	ldr	r3, [r7, #12]
 8108248:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810824a:	f003 0301 	and.w	r3, r3, #1
 810824e:	2b00      	cmp	r3, #0
 8108250:	d004      	beq.n	810825c <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8108252:	68fb      	ldr	r3, [r7, #12]
 8108254:	2201      	movs	r2, #1
 8108256:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8108258:	2301      	movs	r3, #1
 810825a:	e0a6      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 810825c:	68fb      	ldr	r3, [r7, #12]
 810825e:	4a58      	ldr	r2, [pc, #352]	@ (81083c0 <SDMMC_GetCmdResp1+0x1dc>)
 8108260:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8108262:	68f8      	ldr	r0, [r7, #12]
 8108264:	f7ff fe20 	bl	8107ea8 <SDMMC_GetCommandResponse>
 8108268:	4603      	mov	r3, r0
 810826a:	461a      	mov	r2, r3
 810826c:	7afb      	ldrb	r3, [r7, #11]
 810826e:	4293      	cmp	r3, r2
 8108270:	d001      	beq.n	8108276 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8108272:	2301      	movs	r3, #1
 8108274:	e099      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8108276:	2100      	movs	r1, #0
 8108278:	68f8      	ldr	r0, [r7, #12]
 810827a:	f7ff fe22 	bl	8107ec2 <SDMMC_GetResponse>
 810827e:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8108280:	697a      	ldr	r2, [r7, #20]
 8108282:	4b50      	ldr	r3, [pc, #320]	@ (81083c4 <SDMMC_GetCmdResp1+0x1e0>)
 8108284:	4013      	ands	r3, r2
 8108286:	2b00      	cmp	r3, #0
 8108288:	d101      	bne.n	810828e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 810828a:	2300      	movs	r3, #0
 810828c:	e08d      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 810828e:	697b      	ldr	r3, [r7, #20]
 8108290:	2b00      	cmp	r3, #0
 8108292:	da02      	bge.n	810829a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8108294:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8108298:	e087      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 810829a:	697b      	ldr	r3, [r7, #20]
 810829c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 81082a0:	2b00      	cmp	r3, #0
 81082a2:	d001      	beq.n	81082a8 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 81082a4:	2340      	movs	r3, #64	@ 0x40
 81082a6:	e080      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 81082a8:	697b      	ldr	r3, [r7, #20]
 81082aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81082ae:	2b00      	cmp	r3, #0
 81082b0:	d001      	beq.n	81082b6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 81082b2:	2380      	movs	r3, #128	@ 0x80
 81082b4:	e079      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 81082b6:	697b      	ldr	r3, [r7, #20]
 81082b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 81082bc:	2b00      	cmp	r3, #0
 81082be:	d002      	beq.n	81082c6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 81082c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 81082c4:	e071      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 81082c6:	697b      	ldr	r3, [r7, #20]
 81082c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81082cc:	2b00      	cmp	r3, #0
 81082ce:	d002      	beq.n	81082d6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 81082d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 81082d4:	e069      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 81082d6:	697b      	ldr	r3, [r7, #20]
 81082d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 81082dc:	2b00      	cmp	r3, #0
 81082de:	d002      	beq.n	81082e6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 81082e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 81082e4:	e061      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 81082e6:	697b      	ldr	r3, [r7, #20]
 81082e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 81082ec:	2b00      	cmp	r3, #0
 81082ee:	d002      	beq.n	81082f6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 81082f0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 81082f4:	e059      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 81082f6:	697b      	ldr	r3, [r7, #20]
 81082f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 81082fc:	2b00      	cmp	r3, #0
 81082fe:	d002      	beq.n	8108306 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8108300:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8108304:	e051      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8108306:	697b      	ldr	r3, [r7, #20]
 8108308:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 810830c:	2b00      	cmp	r3, #0
 810830e:	d002      	beq.n	8108316 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8108310:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8108314:	e049      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8108316:	697b      	ldr	r3, [r7, #20]
 8108318:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 810831c:	2b00      	cmp	r3, #0
 810831e:	d002      	beq.n	8108326 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8108320:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8108324:	e041      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8108326:	697b      	ldr	r3, [r7, #20]
 8108328:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 810832c:	2b00      	cmp	r3, #0
 810832e:	d002      	beq.n	8108336 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8108330:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8108334:	e039      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8108336:	697b      	ldr	r3, [r7, #20]
 8108338:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 810833c:	2b00      	cmp	r3, #0
 810833e:	d002      	beq.n	8108346 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8108340:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8108344:	e031      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8108346:	697b      	ldr	r3, [r7, #20]
 8108348:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 810834c:	2b00      	cmp	r3, #0
 810834e:	d002      	beq.n	8108356 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8108350:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8108354:	e029      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8108356:	697b      	ldr	r3, [r7, #20]
 8108358:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 810835c:	2b00      	cmp	r3, #0
 810835e:	d002      	beq.n	8108366 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8108360:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8108364:	e021      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8108366:	697b      	ldr	r3, [r7, #20]
 8108368:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 810836c:	2b00      	cmp	r3, #0
 810836e:	d002      	beq.n	8108376 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8108370:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8108374:	e019      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8108376:	697b      	ldr	r3, [r7, #20]
 8108378:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 810837c:	2b00      	cmp	r3, #0
 810837e:	d002      	beq.n	8108386 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8108380:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8108384:	e011      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8108386:	697b      	ldr	r3, [r7, #20]
 8108388:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 810838c:	2b00      	cmp	r3, #0
 810838e:	d002      	beq.n	8108396 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8108390:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8108394:	e009      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8108396:	697b      	ldr	r3, [r7, #20]
 8108398:	f003 0308 	and.w	r3, r3, #8
 810839c:	2b00      	cmp	r3, #0
 810839e:	d002      	beq.n	81083a6 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 81083a0:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 81083a4:	e001      	b.n	81083aa <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 81083a6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 81083aa:	4618      	mov	r0, r3
 81083ac:	3720      	adds	r7, #32
 81083ae:	46bd      	mov	sp, r7
 81083b0:	bd80      	pop	{r7, pc}
 81083b2:	bf00      	nop
 81083b4:	10000000 	.word	0x10000000
 81083b8:	10624dd3 	.word	0x10624dd3
 81083bc:	00200045 	.word	0x00200045
 81083c0:	002000c5 	.word	0x002000c5
 81083c4:	fdffe008 	.word	0xfdffe008

081083c8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 81083c8:	b480      	push	{r7}
 81083ca:	b085      	sub	sp, #20
 81083cc:	af00      	add	r7, sp, #0
 81083ce:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 81083d0:	4b1f      	ldr	r3, [pc, #124]	@ (8108450 <SDMMC_GetCmdResp2+0x88>)
 81083d2:	681b      	ldr	r3, [r3, #0]
 81083d4:	4a1f      	ldr	r2, [pc, #124]	@ (8108454 <SDMMC_GetCmdResp2+0x8c>)
 81083d6:	fba2 2303 	umull	r2, r3, r2, r3
 81083da:	0a5b      	lsrs	r3, r3, #9
 81083dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 81083e0:	fb02 f303 	mul.w	r3, r2, r3
 81083e4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 81083e6:	68fb      	ldr	r3, [r7, #12]
 81083e8:	1e5a      	subs	r2, r3, #1
 81083ea:	60fa      	str	r2, [r7, #12]
 81083ec:	2b00      	cmp	r3, #0
 81083ee:	d102      	bne.n	81083f6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 81083f0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 81083f4:	e026      	b.n	8108444 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 81083f6:	687b      	ldr	r3, [r7, #4]
 81083f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81083fa:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 81083fc:	68bb      	ldr	r3, [r7, #8]
 81083fe:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8108402:	2b00      	cmp	r3, #0
 8108404:	d0ef      	beq.n	81083e6 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8108406:	68bb      	ldr	r3, [r7, #8]
 8108408:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 810840c:	2b00      	cmp	r3, #0
 810840e:	d1ea      	bne.n	81083e6 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8108410:	687b      	ldr	r3, [r7, #4]
 8108412:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8108414:	f003 0304 	and.w	r3, r3, #4
 8108418:	2b00      	cmp	r3, #0
 810841a:	d004      	beq.n	8108426 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 810841c:	687b      	ldr	r3, [r7, #4]
 810841e:	2204      	movs	r2, #4
 8108420:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8108422:	2304      	movs	r3, #4
 8108424:	e00e      	b.n	8108444 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8108426:	687b      	ldr	r3, [r7, #4]
 8108428:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810842a:	f003 0301 	and.w	r3, r3, #1
 810842e:	2b00      	cmp	r3, #0
 8108430:	d004      	beq.n	810843c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8108432:	687b      	ldr	r3, [r7, #4]
 8108434:	2201      	movs	r2, #1
 8108436:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8108438:	2301      	movs	r3, #1
 810843a:	e003      	b.n	8108444 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 810843c:	687b      	ldr	r3, [r7, #4]
 810843e:	4a06      	ldr	r2, [pc, #24]	@ (8108458 <SDMMC_GetCmdResp2+0x90>)
 8108440:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8108442:	2300      	movs	r3, #0
}
 8108444:	4618      	mov	r0, r3
 8108446:	3714      	adds	r7, #20
 8108448:	46bd      	mov	sp, r7
 810844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810844e:	4770      	bx	lr
 8108450:	10000000 	.word	0x10000000
 8108454:	10624dd3 	.word	0x10624dd3
 8108458:	002000c5 	.word	0x002000c5

0810845c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 810845c:	b480      	push	{r7}
 810845e:	b085      	sub	sp, #20
 8108460:	af00      	add	r7, sp, #0
 8108462:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8108464:	4b1a      	ldr	r3, [pc, #104]	@ (81084d0 <SDMMC_GetCmdResp3+0x74>)
 8108466:	681b      	ldr	r3, [r3, #0]
 8108468:	4a1a      	ldr	r2, [pc, #104]	@ (81084d4 <SDMMC_GetCmdResp3+0x78>)
 810846a:	fba2 2303 	umull	r2, r3, r2, r3
 810846e:	0a5b      	lsrs	r3, r3, #9
 8108470:	f241 3288 	movw	r2, #5000	@ 0x1388
 8108474:	fb02 f303 	mul.w	r3, r2, r3
 8108478:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 810847a:	68fb      	ldr	r3, [r7, #12]
 810847c:	1e5a      	subs	r2, r3, #1
 810847e:	60fa      	str	r2, [r7, #12]
 8108480:	2b00      	cmp	r3, #0
 8108482:	d102      	bne.n	810848a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8108484:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8108488:	e01b      	b.n	81084c2 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 810848a:	687b      	ldr	r3, [r7, #4]
 810848c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810848e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8108490:	68bb      	ldr	r3, [r7, #8]
 8108492:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8108496:	2b00      	cmp	r3, #0
 8108498:	d0ef      	beq.n	810847a <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 810849a:	68bb      	ldr	r3, [r7, #8]
 810849c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 81084a0:	2b00      	cmp	r3, #0
 81084a2:	d1ea      	bne.n	810847a <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 81084a4:	687b      	ldr	r3, [r7, #4]
 81084a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81084a8:	f003 0304 	and.w	r3, r3, #4
 81084ac:	2b00      	cmp	r3, #0
 81084ae:	d004      	beq.n	81084ba <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 81084b0:	687b      	ldr	r3, [r7, #4]
 81084b2:	2204      	movs	r2, #4
 81084b4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 81084b6:	2304      	movs	r3, #4
 81084b8:	e003      	b.n	81084c2 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 81084ba:	687b      	ldr	r3, [r7, #4]
 81084bc:	4a06      	ldr	r2, [pc, #24]	@ (81084d8 <SDMMC_GetCmdResp3+0x7c>)
 81084be:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 81084c0:	2300      	movs	r3, #0
}
 81084c2:	4618      	mov	r0, r3
 81084c4:	3714      	adds	r7, #20
 81084c6:	46bd      	mov	sp, r7
 81084c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81084cc:	4770      	bx	lr
 81084ce:	bf00      	nop
 81084d0:	10000000 	.word	0x10000000
 81084d4:	10624dd3 	.word	0x10624dd3
 81084d8:	002000c5 	.word	0x002000c5

081084dc <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 81084dc:	b480      	push	{r7}
 81084de:	b085      	sub	sp, #20
 81084e0:	af00      	add	r7, sp, #0
 81084e2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 81084e4:	4b11      	ldr	r3, [pc, #68]	@ (810852c <SDMMC_GetCmdError+0x50>)
 81084e6:	681b      	ldr	r3, [r3, #0]
 81084e8:	4a11      	ldr	r2, [pc, #68]	@ (8108530 <SDMMC_GetCmdError+0x54>)
 81084ea:	fba2 2303 	umull	r2, r3, r2, r3
 81084ee:	0a5b      	lsrs	r3, r3, #9
 81084f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 81084f4:	fb02 f303 	mul.w	r3, r2, r3
 81084f8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 81084fa:	68fb      	ldr	r3, [r7, #12]
 81084fc:	1e5a      	subs	r2, r3, #1
 81084fe:	60fa      	str	r2, [r7, #12]
 8108500:	2b00      	cmp	r3, #0
 8108502:	d102      	bne.n	810850a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8108504:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8108508:	e009      	b.n	810851e <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 810850a:	687b      	ldr	r3, [r7, #4]
 810850c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810850e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8108512:	2b00      	cmp	r3, #0
 8108514:	d0f1      	beq.n	81084fa <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8108516:	687b      	ldr	r3, [r7, #4]
 8108518:	4a06      	ldr	r2, [pc, #24]	@ (8108534 <SDMMC_GetCmdError+0x58>)
 810851a:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 810851c:	2300      	movs	r3, #0
}
 810851e:	4618      	mov	r0, r3
 8108520:	3714      	adds	r7, #20
 8108522:	46bd      	mov	sp, r7
 8108524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108528:	4770      	bx	lr
 810852a:	bf00      	nop
 810852c:	10000000 	.word	0x10000000
 8108530:	10624dd3 	.word	0x10624dd3
 8108534:	002000c5 	.word	0x002000c5

08108538 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8108538:	b084      	sub	sp, #16
 810853a:	b580      	push	{r7, lr}
 810853c:	b084      	sub	sp, #16
 810853e:	af00      	add	r7, sp, #0
 8108540:	6078      	str	r0, [r7, #4]
 8108542:	f107 001c 	add.w	r0, r7, #28
 8108546:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 810854a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 810854e:	2b01      	cmp	r3, #1
 8108550:	d123      	bne.n	810859a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8108552:	687b      	ldr	r3, [r7, #4]
 8108554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108556:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 810855a:	687b      	ldr	r3, [r7, #4]
 810855c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 810855e:	687b      	ldr	r3, [r7, #4]
 8108560:	68db      	ldr	r3, [r3, #12]
 8108562:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8108566:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 810856a:	687a      	ldr	r2, [r7, #4]
 810856c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 810856e:	687b      	ldr	r3, [r7, #4]
 8108570:	68db      	ldr	r3, [r3, #12]
 8108572:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8108576:	687b      	ldr	r3, [r7, #4]
 8108578:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 810857a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 810857e:	2b01      	cmp	r3, #1
 8108580:	d105      	bne.n	810858e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8108582:	687b      	ldr	r3, [r7, #4]
 8108584:	68db      	ldr	r3, [r3, #12]
 8108586:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 810858a:	687b      	ldr	r3, [r7, #4]
 810858c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 810858e:	6878      	ldr	r0, [r7, #4]
 8108590:	f000 faa6 	bl	8108ae0 <USB_CoreReset>
 8108594:	4603      	mov	r3, r0
 8108596:	73fb      	strb	r3, [r7, #15]
 8108598:	e01b      	b.n	81085d2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 810859a:	687b      	ldr	r3, [r7, #4]
 810859c:	68db      	ldr	r3, [r3, #12]
 810859e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 81085a2:	687b      	ldr	r3, [r7, #4]
 81085a4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 81085a6:	6878      	ldr	r0, [r7, #4]
 81085a8:	f000 fa9a 	bl	8108ae0 <USB_CoreReset>
 81085ac:	4603      	mov	r3, r0
 81085ae:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 81085b0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 81085b4:	2b00      	cmp	r3, #0
 81085b6:	d106      	bne.n	81085c6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 81085b8:	687b      	ldr	r3, [r7, #4]
 81085ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81085bc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 81085c0:	687b      	ldr	r3, [r7, #4]
 81085c2:	639a      	str	r2, [r3, #56]	@ 0x38
 81085c4:	e005      	b.n	81085d2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 81085c6:	687b      	ldr	r3, [r7, #4]
 81085c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81085ca:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 81085ce:	687b      	ldr	r3, [r7, #4]
 81085d0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 81085d2:	7fbb      	ldrb	r3, [r7, #30]
 81085d4:	2b01      	cmp	r3, #1
 81085d6:	d118      	bne.n	810860a <USB_CoreInit+0xd2>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 81085d8:	687b      	ldr	r3, [r7, #4]
 81085da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81085dc:	b29a      	uxth	r2, r3
 81085de:	687b      	ldr	r3, [r7, #4]
 81085e0:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 81085e2:	687b      	ldr	r3, [r7, #4]
 81085e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81085e6:	f043 737b 	orr.w	r3, r3, #65798144	@ 0x3ec0000
 81085ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81085ee:	687a      	ldr	r2, [r7, #4]
 81085f0:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 81085f2:	687b      	ldr	r3, [r7, #4]
 81085f4:	689b      	ldr	r3, [r3, #8]
 81085f6:	f043 0206 	orr.w	r2, r3, #6
 81085fa:	687b      	ldr	r3, [r7, #4]
 81085fc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 81085fe:	687b      	ldr	r3, [r7, #4]
 8108600:	689b      	ldr	r3, [r3, #8]
 8108602:	f043 0220 	orr.w	r2, r3, #32
 8108606:	687b      	ldr	r3, [r7, #4]
 8108608:	609a      	str	r2, [r3, #8]
  }

  return ret;
 810860a:	7bfb      	ldrb	r3, [r7, #15]
}
 810860c:	4618      	mov	r0, r3
 810860e:	3710      	adds	r7, #16
 8108610:	46bd      	mov	sp, r7
 8108612:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8108616:	b004      	add	sp, #16
 8108618:	4770      	bx	lr

0810861a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 810861a:	b480      	push	{r7}
 810861c:	b083      	sub	sp, #12
 810861e:	af00      	add	r7, sp, #0
 8108620:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8108622:	687b      	ldr	r3, [r7, #4]
 8108624:	689b      	ldr	r3, [r3, #8]
 8108626:	f023 0201 	bic.w	r2, r3, #1
 810862a:	687b      	ldr	r3, [r7, #4]
 810862c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 810862e:	2300      	movs	r3, #0
}
 8108630:	4618      	mov	r0, r3
 8108632:	370c      	adds	r7, #12
 8108634:	46bd      	mov	sp, r7
 8108636:	f85d 7b04 	ldr.w	r7, [sp], #4
 810863a:	4770      	bx	lr

0810863c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 810863c:	b580      	push	{r7, lr}
 810863e:	b084      	sub	sp, #16
 8108640:	af00      	add	r7, sp, #0
 8108642:	6078      	str	r0, [r7, #4]
 8108644:	460b      	mov	r3, r1
 8108646:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8108648:	2300      	movs	r3, #0
 810864a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 810864c:	687b      	ldr	r3, [r7, #4]
 810864e:	68db      	ldr	r3, [r3, #12]
 8108650:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8108654:	687b      	ldr	r3, [r7, #4]
 8108656:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8108658:	78fb      	ldrb	r3, [r7, #3]
 810865a:	2b01      	cmp	r3, #1
 810865c:	d115      	bne.n	810868a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 810865e:	687b      	ldr	r3, [r7, #4]
 8108660:	68db      	ldr	r3, [r3, #12]
 8108662:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8108666:	687b      	ldr	r3, [r7, #4]
 8108668:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 810866a:	200a      	movs	r0, #10
 810866c:	f7f9 fa5e 	bl	8101b2c <HAL_Delay>
      ms += 10U;
 8108670:	68fb      	ldr	r3, [r7, #12]
 8108672:	330a      	adds	r3, #10
 8108674:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8108676:	6878      	ldr	r0, [r7, #4]
 8108678:	f000 fa24 	bl	8108ac4 <USB_GetMode>
 810867c:	4603      	mov	r3, r0
 810867e:	2b01      	cmp	r3, #1
 8108680:	d01e      	beq.n	81086c0 <USB_SetCurrentMode+0x84>
 8108682:	68fb      	ldr	r3, [r7, #12]
 8108684:	2bc7      	cmp	r3, #199	@ 0xc7
 8108686:	d9f0      	bls.n	810866a <USB_SetCurrentMode+0x2e>
 8108688:	e01a      	b.n	81086c0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 810868a:	78fb      	ldrb	r3, [r7, #3]
 810868c:	2b00      	cmp	r3, #0
 810868e:	d115      	bne.n	81086bc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8108690:	687b      	ldr	r3, [r7, #4]
 8108692:	68db      	ldr	r3, [r3, #12]
 8108694:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8108698:	687b      	ldr	r3, [r7, #4]
 810869a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 810869c:	200a      	movs	r0, #10
 810869e:	f7f9 fa45 	bl	8101b2c <HAL_Delay>
      ms += 10U;
 81086a2:	68fb      	ldr	r3, [r7, #12]
 81086a4:	330a      	adds	r3, #10
 81086a6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 81086a8:	6878      	ldr	r0, [r7, #4]
 81086aa:	f000 fa0b 	bl	8108ac4 <USB_GetMode>
 81086ae:	4603      	mov	r3, r0
 81086b0:	2b00      	cmp	r3, #0
 81086b2:	d005      	beq.n	81086c0 <USB_SetCurrentMode+0x84>
 81086b4:	68fb      	ldr	r3, [r7, #12]
 81086b6:	2bc7      	cmp	r3, #199	@ 0xc7
 81086b8:	d9f0      	bls.n	810869c <USB_SetCurrentMode+0x60>
 81086ba:	e001      	b.n	81086c0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 81086bc:	2301      	movs	r3, #1
 81086be:	e005      	b.n	81086cc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 81086c0:	68fb      	ldr	r3, [r7, #12]
 81086c2:	2bc8      	cmp	r3, #200	@ 0xc8
 81086c4:	d101      	bne.n	81086ca <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 81086c6:	2301      	movs	r3, #1
 81086c8:	e000      	b.n	81086cc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 81086ca:	2300      	movs	r3, #0
}
 81086cc:	4618      	mov	r0, r3
 81086ce:	3710      	adds	r7, #16
 81086d0:	46bd      	mov	sp, r7
 81086d2:	bd80      	pop	{r7, pc}

081086d4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 81086d4:	b084      	sub	sp, #16
 81086d6:	b580      	push	{r7, lr}
 81086d8:	b086      	sub	sp, #24
 81086da:	af00      	add	r7, sp, #0
 81086dc:	6078      	str	r0, [r7, #4]
 81086de:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 81086e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 81086e6:	2300      	movs	r3, #0
 81086e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 81086ea:	687b      	ldr	r3, [r7, #4]
 81086ec:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 81086ee:	2300      	movs	r3, #0
 81086f0:	613b      	str	r3, [r7, #16]
 81086f2:	e009      	b.n	8108708 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 81086f4:	687a      	ldr	r2, [r7, #4]
 81086f6:	693b      	ldr	r3, [r7, #16]
 81086f8:	3340      	adds	r3, #64	@ 0x40
 81086fa:	009b      	lsls	r3, r3, #2
 81086fc:	4413      	add	r3, r2
 81086fe:	2200      	movs	r2, #0
 8108700:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8108702:	693b      	ldr	r3, [r7, #16]
 8108704:	3301      	adds	r3, #1
 8108706:	613b      	str	r3, [r7, #16]
 8108708:	693b      	ldr	r3, [r7, #16]
 810870a:	2b0e      	cmp	r3, #14
 810870c:	d9f2      	bls.n	81086f4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 810870e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8108712:	2b00      	cmp	r3, #0
 8108714:	d11c      	bne.n	8108750 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8108716:	68fb      	ldr	r3, [r7, #12]
 8108718:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 810871c:	685b      	ldr	r3, [r3, #4]
 810871e:	68fa      	ldr	r2, [r7, #12]
 8108720:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8108724:	f043 0302 	orr.w	r3, r3, #2
 8108728:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 810872a:	687b      	ldr	r3, [r7, #4]
 810872c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810872e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8108732:	687b      	ldr	r3, [r7, #4]
 8108734:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8108736:	687b      	ldr	r3, [r7, #4]
 8108738:	681b      	ldr	r3, [r3, #0]
 810873a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 810873e:	687b      	ldr	r3, [r7, #4]
 8108740:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8108742:	687b      	ldr	r3, [r7, #4]
 8108744:	681b      	ldr	r3, [r3, #0]
 8108746:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 810874a:	687b      	ldr	r3, [r7, #4]
 810874c:	601a      	str	r2, [r3, #0]
 810874e:	e005      	b.n	810875c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8108750:	687b      	ldr	r3, [r7, #4]
 8108752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108754:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8108758:	687b      	ldr	r3, [r7, #4]
 810875a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 810875c:	68fb      	ldr	r3, [r7, #12]
 810875e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8108762:	461a      	mov	r2, r3
 8108764:	2300      	movs	r3, #0
 8108766:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8108768:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 810876c:	2b01      	cmp	r3, #1
 810876e:	d10d      	bne.n	810878c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8108770:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8108774:	2b00      	cmp	r3, #0
 8108776:	d104      	bne.n	8108782 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8108778:	2100      	movs	r1, #0
 810877a:	6878      	ldr	r0, [r7, #4]
 810877c:	f000 f968 	bl	8108a50 <USB_SetDevSpeed>
 8108780:	e008      	b.n	8108794 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8108782:	2101      	movs	r1, #1
 8108784:	6878      	ldr	r0, [r7, #4]
 8108786:	f000 f963 	bl	8108a50 <USB_SetDevSpeed>
 810878a:	e003      	b.n	8108794 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 810878c:	2103      	movs	r1, #3
 810878e:	6878      	ldr	r0, [r7, #4]
 8108790:	f000 f95e 	bl	8108a50 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8108794:	2110      	movs	r1, #16
 8108796:	6878      	ldr	r0, [r7, #4]
 8108798:	f000 f8fa 	bl	8108990 <USB_FlushTxFifo>
 810879c:	4603      	mov	r3, r0
 810879e:	2b00      	cmp	r3, #0
 81087a0:	d001      	beq.n	81087a6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 81087a2:	2301      	movs	r3, #1
 81087a4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 81087a6:	6878      	ldr	r0, [r7, #4]
 81087a8:	f000 f924 	bl	81089f4 <USB_FlushRxFifo>
 81087ac:	4603      	mov	r3, r0
 81087ae:	2b00      	cmp	r3, #0
 81087b0:	d001      	beq.n	81087b6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 81087b2:	2301      	movs	r3, #1
 81087b4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 81087b6:	68fb      	ldr	r3, [r7, #12]
 81087b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 81087bc:	461a      	mov	r2, r3
 81087be:	2300      	movs	r3, #0
 81087c0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 81087c2:	68fb      	ldr	r3, [r7, #12]
 81087c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 81087c8:	461a      	mov	r2, r3
 81087ca:	2300      	movs	r3, #0
 81087cc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 81087ce:	68fb      	ldr	r3, [r7, #12]
 81087d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 81087d4:	461a      	mov	r2, r3
 81087d6:	2300      	movs	r3, #0
 81087d8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 81087da:	2300      	movs	r3, #0
 81087dc:	613b      	str	r3, [r7, #16]
 81087de:	e043      	b.n	8108868 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 81087e0:	693b      	ldr	r3, [r7, #16]
 81087e2:	015a      	lsls	r2, r3, #5
 81087e4:	68fb      	ldr	r3, [r7, #12]
 81087e6:	4413      	add	r3, r2
 81087e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 81087ec:	681b      	ldr	r3, [r3, #0]
 81087ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 81087f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 81087f6:	d118      	bne.n	810882a <USB_DevInit+0x156>
    {
      if (i == 0U)
 81087f8:	693b      	ldr	r3, [r7, #16]
 81087fa:	2b00      	cmp	r3, #0
 81087fc:	d10a      	bne.n	8108814 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 81087fe:	693b      	ldr	r3, [r7, #16]
 8108800:	015a      	lsls	r2, r3, #5
 8108802:	68fb      	ldr	r3, [r7, #12]
 8108804:	4413      	add	r3, r2
 8108806:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 810880a:	461a      	mov	r2, r3
 810880c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8108810:	6013      	str	r3, [r2, #0]
 8108812:	e013      	b.n	810883c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8108814:	693b      	ldr	r3, [r7, #16]
 8108816:	015a      	lsls	r2, r3, #5
 8108818:	68fb      	ldr	r3, [r7, #12]
 810881a:	4413      	add	r3, r2
 810881c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8108820:	461a      	mov	r2, r3
 8108822:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8108826:	6013      	str	r3, [r2, #0]
 8108828:	e008      	b.n	810883c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 810882a:	693b      	ldr	r3, [r7, #16]
 810882c:	015a      	lsls	r2, r3, #5
 810882e:	68fb      	ldr	r3, [r7, #12]
 8108830:	4413      	add	r3, r2
 8108832:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8108836:	461a      	mov	r2, r3
 8108838:	2300      	movs	r3, #0
 810883a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 810883c:	693b      	ldr	r3, [r7, #16]
 810883e:	015a      	lsls	r2, r3, #5
 8108840:	68fb      	ldr	r3, [r7, #12]
 8108842:	4413      	add	r3, r2
 8108844:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8108848:	461a      	mov	r2, r3
 810884a:	2300      	movs	r3, #0
 810884c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 810884e:	693b      	ldr	r3, [r7, #16]
 8108850:	015a      	lsls	r2, r3, #5
 8108852:	68fb      	ldr	r3, [r7, #12]
 8108854:	4413      	add	r3, r2
 8108856:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 810885a:	461a      	mov	r2, r3
 810885c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8108860:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8108862:	693b      	ldr	r3, [r7, #16]
 8108864:	3301      	adds	r3, #1
 8108866:	613b      	str	r3, [r7, #16]
 8108868:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 810886c:	461a      	mov	r2, r3
 810886e:	693b      	ldr	r3, [r7, #16]
 8108870:	4293      	cmp	r3, r2
 8108872:	d3b5      	bcc.n	81087e0 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8108874:	2300      	movs	r3, #0
 8108876:	613b      	str	r3, [r7, #16]
 8108878:	e043      	b.n	8108902 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 810887a:	693b      	ldr	r3, [r7, #16]
 810887c:	015a      	lsls	r2, r3, #5
 810887e:	68fb      	ldr	r3, [r7, #12]
 8108880:	4413      	add	r3, r2
 8108882:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8108886:	681b      	ldr	r3, [r3, #0]
 8108888:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 810888c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8108890:	d118      	bne.n	81088c4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8108892:	693b      	ldr	r3, [r7, #16]
 8108894:	2b00      	cmp	r3, #0
 8108896:	d10a      	bne.n	81088ae <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8108898:	693b      	ldr	r3, [r7, #16]
 810889a:	015a      	lsls	r2, r3, #5
 810889c:	68fb      	ldr	r3, [r7, #12]
 810889e:	4413      	add	r3, r2
 81088a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 81088a4:	461a      	mov	r2, r3
 81088a6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 81088aa:	6013      	str	r3, [r2, #0]
 81088ac:	e013      	b.n	81088d6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 81088ae:	693b      	ldr	r3, [r7, #16]
 81088b0:	015a      	lsls	r2, r3, #5
 81088b2:	68fb      	ldr	r3, [r7, #12]
 81088b4:	4413      	add	r3, r2
 81088b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 81088ba:	461a      	mov	r2, r3
 81088bc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 81088c0:	6013      	str	r3, [r2, #0]
 81088c2:	e008      	b.n	81088d6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 81088c4:	693b      	ldr	r3, [r7, #16]
 81088c6:	015a      	lsls	r2, r3, #5
 81088c8:	68fb      	ldr	r3, [r7, #12]
 81088ca:	4413      	add	r3, r2
 81088cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 81088d0:	461a      	mov	r2, r3
 81088d2:	2300      	movs	r3, #0
 81088d4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 81088d6:	693b      	ldr	r3, [r7, #16]
 81088d8:	015a      	lsls	r2, r3, #5
 81088da:	68fb      	ldr	r3, [r7, #12]
 81088dc:	4413      	add	r3, r2
 81088de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 81088e2:	461a      	mov	r2, r3
 81088e4:	2300      	movs	r3, #0
 81088e6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 81088e8:	693b      	ldr	r3, [r7, #16]
 81088ea:	015a      	lsls	r2, r3, #5
 81088ec:	68fb      	ldr	r3, [r7, #12]
 81088ee:	4413      	add	r3, r2
 81088f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 81088f4:	461a      	mov	r2, r3
 81088f6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 81088fa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 81088fc:	693b      	ldr	r3, [r7, #16]
 81088fe:	3301      	adds	r3, #1
 8108900:	613b      	str	r3, [r7, #16]
 8108902:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8108906:	461a      	mov	r2, r3
 8108908:	693b      	ldr	r3, [r7, #16]
 810890a:	4293      	cmp	r3, r2
 810890c:	d3b5      	bcc.n	810887a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 810890e:	68fb      	ldr	r3, [r7, #12]
 8108910:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8108914:	691b      	ldr	r3, [r3, #16]
 8108916:	68fa      	ldr	r2, [r7, #12]
 8108918:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 810891c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8108920:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8108922:	687b      	ldr	r3, [r7, #4]
 8108924:	2200      	movs	r2, #0
 8108926:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8108928:	687b      	ldr	r3, [r7, #4]
 810892a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 810892e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8108930:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8108934:	2b00      	cmp	r3, #0
 8108936:	d105      	bne.n	8108944 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8108938:	687b      	ldr	r3, [r7, #4]
 810893a:	699b      	ldr	r3, [r3, #24]
 810893c:	f043 0210 	orr.w	r2, r3, #16
 8108940:	687b      	ldr	r3, [r7, #4]
 8108942:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8108944:	687b      	ldr	r3, [r7, #4]
 8108946:	699a      	ldr	r2, [r3, #24]
 8108948:	4b10      	ldr	r3, [pc, #64]	@ (810898c <USB_DevInit+0x2b8>)
 810894a:	4313      	orrs	r3, r2
 810894c:	687a      	ldr	r2, [r7, #4]
 810894e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8108950:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8108954:	2b00      	cmp	r3, #0
 8108956:	d005      	beq.n	8108964 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8108958:	687b      	ldr	r3, [r7, #4]
 810895a:	699b      	ldr	r3, [r3, #24]
 810895c:	f043 0208 	orr.w	r2, r3, #8
 8108960:	687b      	ldr	r3, [r7, #4]
 8108962:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8108964:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8108968:	2b01      	cmp	r3, #1
 810896a:	d107      	bne.n	810897c <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 810896c:	687b      	ldr	r3, [r7, #4]
 810896e:	699b      	ldr	r3, [r3, #24]
 8108970:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8108974:	f043 0304 	orr.w	r3, r3, #4
 8108978:	687a      	ldr	r2, [r7, #4]
 810897a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 810897c:	7dfb      	ldrb	r3, [r7, #23]
}
 810897e:	4618      	mov	r0, r3
 8108980:	3718      	adds	r7, #24
 8108982:	46bd      	mov	sp, r7
 8108984:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8108988:	b004      	add	sp, #16
 810898a:	4770      	bx	lr
 810898c:	803c3800 	.word	0x803c3800

08108990 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8108990:	b480      	push	{r7}
 8108992:	b085      	sub	sp, #20
 8108994:	af00      	add	r7, sp, #0
 8108996:	6078      	str	r0, [r7, #4]
 8108998:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 810899a:	2300      	movs	r3, #0
 810899c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 810899e:	68fb      	ldr	r3, [r7, #12]
 81089a0:	3301      	adds	r3, #1
 81089a2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 81089a4:	68fb      	ldr	r3, [r7, #12]
 81089a6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 81089aa:	d901      	bls.n	81089b0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 81089ac:	2303      	movs	r3, #3
 81089ae:	e01b      	b.n	81089e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 81089b0:	687b      	ldr	r3, [r7, #4]
 81089b2:	691b      	ldr	r3, [r3, #16]
 81089b4:	2b00      	cmp	r3, #0
 81089b6:	daf2      	bge.n	810899e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 81089b8:	2300      	movs	r3, #0
 81089ba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 81089bc:	683b      	ldr	r3, [r7, #0]
 81089be:	019b      	lsls	r3, r3, #6
 81089c0:	f043 0220 	orr.w	r2, r3, #32
 81089c4:	687b      	ldr	r3, [r7, #4]
 81089c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 81089c8:	68fb      	ldr	r3, [r7, #12]
 81089ca:	3301      	adds	r3, #1
 81089cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 81089ce:	68fb      	ldr	r3, [r7, #12]
 81089d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 81089d4:	d901      	bls.n	81089da <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 81089d6:	2303      	movs	r3, #3
 81089d8:	e006      	b.n	81089e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 81089da:	687b      	ldr	r3, [r7, #4]
 81089dc:	691b      	ldr	r3, [r3, #16]
 81089de:	f003 0320 	and.w	r3, r3, #32
 81089e2:	2b20      	cmp	r3, #32
 81089e4:	d0f0      	beq.n	81089c8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 81089e6:	2300      	movs	r3, #0
}
 81089e8:	4618      	mov	r0, r3
 81089ea:	3714      	adds	r7, #20
 81089ec:	46bd      	mov	sp, r7
 81089ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81089f2:	4770      	bx	lr

081089f4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 81089f4:	b480      	push	{r7}
 81089f6:	b085      	sub	sp, #20
 81089f8:	af00      	add	r7, sp, #0
 81089fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 81089fc:	2300      	movs	r3, #0
 81089fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8108a00:	68fb      	ldr	r3, [r7, #12]
 8108a02:	3301      	adds	r3, #1
 8108a04:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8108a06:	68fb      	ldr	r3, [r7, #12]
 8108a08:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8108a0c:	d901      	bls.n	8108a12 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8108a0e:	2303      	movs	r3, #3
 8108a10:	e018      	b.n	8108a44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8108a12:	687b      	ldr	r3, [r7, #4]
 8108a14:	691b      	ldr	r3, [r3, #16]
 8108a16:	2b00      	cmp	r3, #0
 8108a18:	daf2      	bge.n	8108a00 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8108a1a:	2300      	movs	r3, #0
 8108a1c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8108a1e:	687b      	ldr	r3, [r7, #4]
 8108a20:	2210      	movs	r2, #16
 8108a22:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8108a24:	68fb      	ldr	r3, [r7, #12]
 8108a26:	3301      	adds	r3, #1
 8108a28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8108a2a:	68fb      	ldr	r3, [r7, #12]
 8108a2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8108a30:	d901      	bls.n	8108a36 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8108a32:	2303      	movs	r3, #3
 8108a34:	e006      	b.n	8108a44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8108a36:	687b      	ldr	r3, [r7, #4]
 8108a38:	691b      	ldr	r3, [r3, #16]
 8108a3a:	f003 0310 	and.w	r3, r3, #16
 8108a3e:	2b10      	cmp	r3, #16
 8108a40:	d0f0      	beq.n	8108a24 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8108a42:	2300      	movs	r3, #0
}
 8108a44:	4618      	mov	r0, r3
 8108a46:	3714      	adds	r7, #20
 8108a48:	46bd      	mov	sp, r7
 8108a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108a4e:	4770      	bx	lr

08108a50 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8108a50:	b480      	push	{r7}
 8108a52:	b085      	sub	sp, #20
 8108a54:	af00      	add	r7, sp, #0
 8108a56:	6078      	str	r0, [r7, #4]
 8108a58:	460b      	mov	r3, r1
 8108a5a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8108a5c:	687b      	ldr	r3, [r7, #4]
 8108a5e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8108a60:	68fb      	ldr	r3, [r7, #12]
 8108a62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8108a66:	681a      	ldr	r2, [r3, #0]
 8108a68:	78fb      	ldrb	r3, [r7, #3]
 8108a6a:	68f9      	ldr	r1, [r7, #12]
 8108a6c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8108a70:	4313      	orrs	r3, r2
 8108a72:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8108a74:	2300      	movs	r3, #0
}
 8108a76:	4618      	mov	r0, r3
 8108a78:	3714      	adds	r7, #20
 8108a7a:	46bd      	mov	sp, r7
 8108a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108a80:	4770      	bx	lr

08108a82 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8108a82:	b480      	push	{r7}
 8108a84:	b085      	sub	sp, #20
 8108a86:	af00      	add	r7, sp, #0
 8108a88:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8108a8a:	687b      	ldr	r3, [r7, #4]
 8108a8c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8108a8e:	68fb      	ldr	r3, [r7, #12]
 8108a90:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8108a94:	681b      	ldr	r3, [r3, #0]
 8108a96:	68fa      	ldr	r2, [r7, #12]
 8108a98:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8108a9c:	f023 0303 	bic.w	r3, r3, #3
 8108aa0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8108aa2:	68fb      	ldr	r3, [r7, #12]
 8108aa4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8108aa8:	685b      	ldr	r3, [r3, #4]
 8108aaa:	68fa      	ldr	r2, [r7, #12]
 8108aac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8108ab0:	f043 0302 	orr.w	r3, r3, #2
 8108ab4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8108ab6:	2300      	movs	r3, #0
}
 8108ab8:	4618      	mov	r0, r3
 8108aba:	3714      	adds	r7, #20
 8108abc:	46bd      	mov	sp, r7
 8108abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108ac2:	4770      	bx	lr

08108ac4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8108ac4:	b480      	push	{r7}
 8108ac6:	b083      	sub	sp, #12
 8108ac8:	af00      	add	r7, sp, #0
 8108aca:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8108acc:	687b      	ldr	r3, [r7, #4]
 8108ace:	695b      	ldr	r3, [r3, #20]
 8108ad0:	f003 0301 	and.w	r3, r3, #1
}
 8108ad4:	4618      	mov	r0, r3
 8108ad6:	370c      	adds	r7, #12
 8108ad8:	46bd      	mov	sp, r7
 8108ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108ade:	4770      	bx	lr

08108ae0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8108ae0:	b480      	push	{r7}
 8108ae2:	b085      	sub	sp, #20
 8108ae4:	af00      	add	r7, sp, #0
 8108ae6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8108ae8:	2300      	movs	r3, #0
 8108aea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8108aec:	68fb      	ldr	r3, [r7, #12]
 8108aee:	3301      	adds	r3, #1
 8108af0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8108af2:	68fb      	ldr	r3, [r7, #12]
 8108af4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8108af8:	d901      	bls.n	8108afe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8108afa:	2303      	movs	r3, #3
 8108afc:	e01b      	b.n	8108b36 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8108afe:	687b      	ldr	r3, [r7, #4]
 8108b00:	691b      	ldr	r3, [r3, #16]
 8108b02:	2b00      	cmp	r3, #0
 8108b04:	daf2      	bge.n	8108aec <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8108b06:	2300      	movs	r3, #0
 8108b08:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8108b0a:	687b      	ldr	r3, [r7, #4]
 8108b0c:	691b      	ldr	r3, [r3, #16]
 8108b0e:	f043 0201 	orr.w	r2, r3, #1
 8108b12:	687b      	ldr	r3, [r7, #4]
 8108b14:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8108b16:	68fb      	ldr	r3, [r7, #12]
 8108b18:	3301      	adds	r3, #1
 8108b1a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8108b1c:	68fb      	ldr	r3, [r7, #12]
 8108b1e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8108b22:	d901      	bls.n	8108b28 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8108b24:	2303      	movs	r3, #3
 8108b26:	e006      	b.n	8108b36 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8108b28:	687b      	ldr	r3, [r7, #4]
 8108b2a:	691b      	ldr	r3, [r3, #16]
 8108b2c:	f003 0301 	and.w	r3, r3, #1
 8108b30:	2b01      	cmp	r3, #1
 8108b32:	d0f0      	beq.n	8108b16 <USB_CoreReset+0x36>

  return HAL_OK;
 8108b34:	2300      	movs	r3, #0
}
 8108b36:	4618      	mov	r0, r3
 8108b38:	3714      	adds	r7, #20
 8108b3a:	46bd      	mov	sp, r7
 8108b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108b40:	4770      	bx	lr

08108b42 <memset>:
 8108b42:	4402      	add	r2, r0
 8108b44:	4603      	mov	r3, r0
 8108b46:	4293      	cmp	r3, r2
 8108b48:	d100      	bne.n	8108b4c <memset+0xa>
 8108b4a:	4770      	bx	lr
 8108b4c:	f803 1b01 	strb.w	r1, [r3], #1
 8108b50:	e7f9      	b.n	8108b46 <memset+0x4>
	...

08108b54 <__libc_init_array>:
 8108b54:	b570      	push	{r4, r5, r6, lr}
 8108b56:	4d0d      	ldr	r5, [pc, #52]	@ (8108b8c <__libc_init_array+0x38>)
 8108b58:	4c0d      	ldr	r4, [pc, #52]	@ (8108b90 <__libc_init_array+0x3c>)
 8108b5a:	1b64      	subs	r4, r4, r5
 8108b5c:	10a4      	asrs	r4, r4, #2
 8108b5e:	2600      	movs	r6, #0
 8108b60:	42a6      	cmp	r6, r4
 8108b62:	d109      	bne.n	8108b78 <__libc_init_array+0x24>
 8108b64:	4d0b      	ldr	r5, [pc, #44]	@ (8108b94 <__libc_init_array+0x40>)
 8108b66:	4c0c      	ldr	r4, [pc, #48]	@ (8108b98 <__libc_init_array+0x44>)
 8108b68:	f000 f826 	bl	8108bb8 <_init>
 8108b6c:	1b64      	subs	r4, r4, r5
 8108b6e:	10a4      	asrs	r4, r4, #2
 8108b70:	2600      	movs	r6, #0
 8108b72:	42a6      	cmp	r6, r4
 8108b74:	d105      	bne.n	8108b82 <__libc_init_array+0x2e>
 8108b76:	bd70      	pop	{r4, r5, r6, pc}
 8108b78:	f855 3b04 	ldr.w	r3, [r5], #4
 8108b7c:	4798      	blx	r3
 8108b7e:	3601      	adds	r6, #1
 8108b80:	e7ee      	b.n	8108b60 <__libc_init_array+0xc>
 8108b82:	f855 3b04 	ldr.w	r3, [r5], #4
 8108b86:	4798      	blx	r3
 8108b88:	3601      	adds	r6, #1
 8108b8a:	e7f2      	b.n	8108b72 <__libc_init_array+0x1e>
 8108b8c:	08108c2c 	.word	0x08108c2c
 8108b90:	08108c2c 	.word	0x08108c2c
 8108b94:	08108c2c 	.word	0x08108c2c
 8108b98:	08108c30 	.word	0x08108c30

08108b9c <memcpy>:
 8108b9c:	440a      	add	r2, r1
 8108b9e:	4291      	cmp	r1, r2
 8108ba0:	f100 33ff 	add.w	r3, r0, #4294967295
 8108ba4:	d100      	bne.n	8108ba8 <memcpy+0xc>
 8108ba6:	4770      	bx	lr
 8108ba8:	b510      	push	{r4, lr}
 8108baa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8108bae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8108bb2:	4291      	cmp	r1, r2
 8108bb4:	d1f9      	bne.n	8108baa <memcpy+0xe>
 8108bb6:	bd10      	pop	{r4, pc}

08108bb8 <_init>:
 8108bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8108bba:	bf00      	nop
 8108bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8108bbe:	bc08      	pop	{r3}
 8108bc0:	469e      	mov	lr, r3
 8108bc2:	4770      	bx	lr

08108bc4 <_fini>:
 8108bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8108bc6:	bf00      	nop
 8108bc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8108bca:	bc08      	pop	{r3}
 8108bcc:	469e      	mov	lr, r3
 8108bce:	4770      	bx	lr
