# do testing.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 01:01:52 on Nov 22,2016
# vlog -work work testing.vo 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 01:01:52 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 01:01:52 on Nov 22,2016
# vlog -work work fifoTesting.vwf.vt 
# -- Compiling module fifo_vlg_vec_tst
# 
# Top level modules:
# 	fifo_vlg_vec_tst
# End time: 01:01:52 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.fifo_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 01:01:53 on Nov 22,2016
# Loading work.fifo_vlg_vec_tst
# Loading work.fifo
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# ** Note: $finish    : fifoTesting.vwf.vt(67)
#    Time: 1 us  Iteration: 0  Instance: /fifo_vlg_vec_tst
# End time: 01:01:53 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
