
---------- Begin Simulation Statistics ----------
final_tick                               108327424500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 429671                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701820                       # Number of bytes of host memory used
host_op_rate                                   429686                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   232.74                       # Real time elapsed on the host
host_tick_rate                              465451492                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003473                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.108327                       # Number of seconds simulated
sim_ticks                                108327424500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.611510                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596402                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               598728                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               719                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599529                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                152                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             328                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              176                       # Number of indirect misses.
system.cpu.branchPred.lookups                  601247                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     513                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003473                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.166548                       # CPI: cycles per instruction
system.cpu.discardedOps                          2304                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49410500                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901963                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094739                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       101320364                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.461564                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        216654849                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50005687     50.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                     48      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.00% # Class of committed instruction
system.cpu.op_class_0::MemRead               36901764     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095966     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003473                       # Class of committed instruction
system.cpu.tickCycles                       115334485                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       743553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1487924                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 108327424500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                428                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       743446                       # Transaction distribution
system.membus.trans_dist::WritebackClean           39                       # Transaction distribution
system.membus.trans_dist::CleanEvict               67                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743944                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743944                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            347                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            81                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2231563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2232296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        49408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    190396288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               190445696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744372                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000040                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006348                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744342    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      30      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              744372                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7584645000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3231250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         6914299000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 108327424500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          44416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95235200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95279616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        44416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     95161088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        95161088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          744025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              744372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       743446                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             743446                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            410016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         879142105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             879552121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       410016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           410016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      878457957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            878457957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      878457957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           410016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        879142105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1758010078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1486970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000077299250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        87567                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        87567                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2938513                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1402538                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744372                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     743485                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1486970                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             92970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            92932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92928                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  20861492000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7443660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             48775217000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14012.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32762.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1384872                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1374442                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488744                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1486970                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  42237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  76813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  87909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  88110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  87929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  87727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  87567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  87567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  87567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  87567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  87567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  87567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  87567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  87567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  87567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  87567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  87567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       216365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    880.192342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   778.110664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.540304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2513      1.16%      1.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14922      6.90%      8.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6817      3.15%     11.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5472      2.53%     13.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4626      2.14%     15.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6069      2.80%     18.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8182      3.78%     22.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5604      2.59%     25.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       162160     74.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       216365                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        87567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.001016                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.954723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.929465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          87557     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         87567                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        87567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.980723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.947434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.071371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            45201     51.62%     51.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3995      4.56%     56.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            33962     38.78%     94.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3716      4.24%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              653      0.75%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               40      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         87567                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95278848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95164864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95279616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             95166080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       879.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       878.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    879.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    878.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  108327415500                       # Total gap between requests
system.mem_ctrls.avgGap                      72807.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95235200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95164864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 402926.592240730301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 879142104.961611032486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 878492814.162677645683                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488050                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1486970                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19398500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  48755818500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2648865105000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27951.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32764.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1781384.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            772362360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            410512740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5314701840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3880913400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8550871680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      46261866900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2640369600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        67831598520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        626.171986                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5996004000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3617120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  98714300500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            772512300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            410592435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5314844640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3880970820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8550871680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      46259429580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2642422080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        67831643535                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        626.172401                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6001791750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3617120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  98708512750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    108327424500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 108327424500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3576617                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3576617                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3576617                       # number of overall hits
system.cpu.icache.overall_hits::total         3576617                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          347                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            347                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          347                       # number of overall misses
system.cpu.icache.overall_misses::total           347                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     21895000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21895000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     21895000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21895000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3576964                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3576964                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3576964                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3576964                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000097                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000097                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000097                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000097                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63097.982709                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63097.982709                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63097.982709                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63097.982709                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           39                       # number of writebacks
system.cpu.icache.writebacks::total                39                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          347                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          347                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     21548000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21548000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     21548000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21548000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62097.982709                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62097.982709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62097.982709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62097.982709                       # average overall mshr miss latency
system.cpu.icache.replacements                     39                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3576617                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3576617                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          347                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           347                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     21895000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21895000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3576964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3576964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63097.982709                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63097.982709                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     21548000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21548000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62097.982709                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62097.982709                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 108327424500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           307.955807                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3576964                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               347                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10308.253602                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   307.955807                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.601476                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.601476                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          308                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7154275                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7154275                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 108327424500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 108327424500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 108327424500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     47319780                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47319780                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47319810                       # number of overall hits
system.cpu.dcache.overall_hits::total        47319810                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1487956                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1487956                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1487966                       # number of overall misses
system.cpu.dcache.overall_misses::total       1487966                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 102100899000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 102100899000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 102100899000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 102100899000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48807736                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48807736                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48807776                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48807776                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030486                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030486                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030486                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030486                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68618.224598                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68618.224598                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68617.763444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68617.763444                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       743446                       # number of writebacks
system.cpu.dcache.writebacks::total            743446                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       743937                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       743937                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       743937                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       743937                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       744019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       744019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       744024                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       744024                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  49677053000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  49677053000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  49677371500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  49677371500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66768.527417                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66768.527417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66768.506795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66768.506795                       # average overall mshr miss latency
system.cpu.dcache.replacements                 743513                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35711776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35711776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           83                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            83                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6046000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6046000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35711859                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35711859                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72843.373494                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72843.373494                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           75                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5424500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5424500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72326.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72326.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11608004                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11608004                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1487873                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1487873                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 102094853000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 102094853000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095877                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095877                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.113614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.113614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68617.988901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68617.988901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       743929                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       743929                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       743944                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       743944                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  49671628500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  49671628500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66767.967078                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66767.967078                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       318500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       318500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.125000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        63700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        63700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        68500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        68500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        68500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        68500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        67500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        67500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        67500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 108327424500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.721237                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48063882                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            744025                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.599821                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            155000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.721237                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999456                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999456                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          441                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          98359673                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         98359673                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 108327424500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 108327424500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
