all:
	../verilog_parser < ALU-2counters-MAPPED.v
	../verilog_parser < ALU-3counters-2-MAPPED-reordered.v
	../verilog_parser < ALU-3counters-2-MAPPED.v
	../verilog_parser < ALU-3counters-MAPPED.v
	../verilog_parser < ALU-counter-MAPPED-ORDERISSUE-spacesemi.v
	../verilog_parser < ALU-counter-MAPPED-ORDERISSUE.v
	../verilog_parser < ALU-counter-MAPPED-SAMEINSTANCENAME.v
	../verilog_parser < ALU-counter-MAPPED-reordered.v
	../verilog_parser < ALU-counter-MAPPED.v
	#../verilog_parser < COUNTER-MAPPED-FIXED.v
	#../verilog_parser < COUNTER-MAPPED-spacesemi.v
	../verilog_parser < DLX_syn-notimescale-noportcomments.v
	../verilog_parser < DLX_syn-notimescale.v
	../verilog_parser < DLX_syn.v
	../verilog_parser < HIERTEST.v
	../verilog_parser < counter-MAPPED-se.v
	../verilog_parser < counter-MAPPED.v
	../verilog_parser < counter-MAPPED10-reversemoduleorder.v
	../verilog_parser < counter-MAPPED11-moduleport-commas-spaces.v
	../verilog_parser < counter-MAPPED12-instanceport-token-splitting2.v
	../verilog_parser < counter-MAPPED13-instanceport-token-splitting3.v
	../verilog_parser < counter-MAPPED14-instanceport-token-splitting4.v
	../verilog_parser < counter-MAPPED15-instanceport-token-splitting5.v
	#../verilog_parser < counter-MAPPED16-backslashed-ports-wires-instances-wire-name-errors.v
	#../verilog_parser < counter-MAPPED17-backslashed-ports-wires-instances.v
	../verilog_parser < counter-MAPPED18-1-0-constants.v
	../verilog_parser < counter-MAPPED19-wrapper-module.v
	../verilog_parser < counter-MAPPED2.v
	../verilog_parser < counter-MAPPED20-wrapper-module-nospace-modulename.v
	../verilog_parser < counter-MAPPED3.v
	../verilog_parser < counter-MAPPED3rev.v
	../verilog_parser < counter-MAPPED4.v
	../verilog_parser < counter-MAPPED5.v
	../verilog_parser < counter-MAPPED6.v
	../verilog_parser < counter-MAPPED7.v
	../verilog_parser < counter-MAPPED8-instanceport-token-splitting.v
	../verilog_parser < counter-MAPPED9-incorrectlibrarypin.v
	../verilog_parser < endmodule-bug.v
	../verilog_parser < mycounter.v
	#../verilog_parser < mycounter2.v
	#../verilog_parser < mycounter3.v
	#../verilog_parser < mycounter4.v
