100-days-RTL-Design-Challenge
100 RTL Challenge 🚀🎛️ Designing and verifying RTL modules daily for 100 days! 🎯 📂 Includes: Verilog,testbenches, and synthesis results. ⚙️ Tools: Cadence,Xilinx Vivado. 💡 Goal: Master RTL design! 🏆
