// Seed: 4223172765
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wire id_3,
    output supply0 id_4,
    output tri1 id_5,
    input wand id_6,
    output supply1 id_7,
    input wor id_8,
    output supply0 id_9,
    input wire id_10,
    input wor id_11,
    output supply0 id_12,
    output supply1 id_13,
    input tri id_14,
    input supply1 id_15,
    output wor id_16
);
  tri id_18 = 1;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input supply1 id_2,
    input uwire id_3,
    input uwire id_4,
    output tri0 id_5
);
  wor id_7;
  module_0(
      id_3,
      id_1,
      id_4,
      id_2,
      id_5,
      id_0,
      id_1,
      id_0,
      id_2,
      id_5,
      id_3,
      id_2,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign id_7 = 1'd0;
endmodule
