library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity MUX is
    Port ( A : in  STD_LOGIC_VECTOR (2 downto 0);
           B : in  STD_LOGIC_VECTOR (2 downto 0);
           S : in  STD_LOGIC;
           O : out  STD_LOGIC_VECTOR (2 downto 0));
end MUX;

architecture Behavioral of MUX is

begin
O(0) <= ((A(0) and S) or (B(0) and (not S)));
O(1) <= ((A(1) and S) or (B(1) and (not S)));
O(2) <= ((A(2) and S) or (B(2) and (not S)));
end Behavioral;
