<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf xem6010.ucf

</twCmdLine><twDesign>main.ncd</twDesign><twDesignPath>main.ncd</twDesignPath><twPCF>main.pcf</twPCF><twPcfPath>main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3175 - hi_in&lt;0&gt; does not clock data to hi_out&lt;1&gt;</twWarn><twWarn anchorID="3">WARNING:Timing:3225 - Timing constraint COMP &quot;hi_out&lt;1&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;; ignored during timing analysis</twWarn><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_okHostClk&quot; = PERIOD &quot;okHostClk&quot; 20.83 ns HIGH 50%;" ScopeName="">TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop2 (SLICE_X31Y9.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.882</twSlack><twSrc BELType="FF">host/flop1</twSrc><twDest BELType="FF">host/flop2</twDest><twTotPathDel>1.477</twTotPathDel><twClkSkew dest = "0.337" src = "0.773">0.436</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/flop1</twSrc><twDest BELType='FF'>host/flop2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>host/rst1</twComp><twBEL>host/flop1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y9.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>host/rst1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y9.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>host/rst2</twComp><twBEL>host/flop2</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.933</twRouteDel><twTotDel>1.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop4 (SLICE_X29Y13.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.959</twSlack><twSrc BELType="FF">host/flop3</twSrc><twDest BELType="FF">host/flop4</twDest><twTotPathDel>1.836</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/flop3</twSrc><twDest BELType='FF'>host/flop4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X29Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y13.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>host/rst3</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y13.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop4</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.292</twRouteDel><twTotDel>1.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop3 (SLICE_X29Y13.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.154</twSlack><twSrc BELType="FF">host/flop2</twSrc><twDest BELType="FF">host/flop3</twDest><twTotPathDel>1.668</twTotPathDel><twClkSkew dest = "1.384" src = "0.357">-1.027</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/flop2</twSrc><twDest BELType='FF'>host/flop3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X31Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>host/rst2</twComp><twBEL>host/flop2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y13.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>host/rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y13.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop3</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.124</twRouteDel><twTotDel>1.668</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop3 (SLICE_X29Y13.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.181</twSlack><twSrc BELType="FF">host/flop2</twSrc><twDest BELType="FF">host/flop3</twDest><twTotPathDel>0.886</twTotPathDel><twClkSkew dest = "0.853" src = "0.148">-0.705</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/flop2</twSrc><twDest BELType='FF'>host/flop3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X31Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>host/rst2</twComp><twBEL>host/flop2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y13.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.629</twDelInfo><twComp>host/rst2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y13.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.629</twRouteDel><twTotDel>0.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop4 (SLICE_X29Y13.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.903</twSlack><twSrc BELType="FF">host/flop3</twSrc><twDest BELType="FF">host/flop4</twDest><twTotPathDel>0.903</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/flop3</twSrc><twDest BELType='FF'>host/flop4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X29Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y13.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.646</twDelInfo><twComp>host/rst3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y13.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop4</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.646</twRouteDel><twTotDel>0.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop2 (SLICE_X31Y9.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.914</twSlack><twSrc BELType="FF">host/flop1</twSrc><twDest BELType="FF">host/flop2</twDest><twTotPathDel>0.699</twTotPathDel><twClkSkew dest = "0.157" src = "0.372">0.215</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/flop1</twSrc><twDest BELType='FF'>host/flop2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>host/rst1</twComp><twBEL>host/flop1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y9.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.442</twDelInfo><twComp>host/rst1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y9.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>host/rst2</twComp><twBEL>host/flop2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.442</twRouteDel><twTotDel>0.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="20"><twPinLimitBanner>Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="21" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="4.830" period="20.830" constraintValue="10.415" deviceLimit="8.000" physResource="host/hi_dcm/CLKIN" logResource="host/hi_dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/hi_dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="22" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="4.830" period="20.830" constraintValue="10.415" deviceLimit="8.000" physResource="host/hi_dcm/CLKIN" logResource="host/hi_dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/hi_dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="23" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.830" period="20.830" constraintValue="20.830" deviceLimit="4.000" freqLimit="250.000" physResource="host/hi_dcm/CLKIN" logResource="host/hi_dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/hi_dcm_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="24" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot;  10  ns HIGH 50 %;" ScopeName="">TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="25"><twPinLimitBanner>Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="26" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="27" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="28" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" locationPin="DCM_X0Y6.CLKIN" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg"/></twPinLimitRpt></twConst><twConst anchorID="29" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_CustomClk&quot; = PERIOD &quot;CustomClk&quot;  9  ns HIGH 50 %;" ScopeName="">TS_CustomClk = PERIOD TIMEGRP &quot;CustomClk&quot; 9 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_CustomClk = PERIOD TIMEGRP &quot;CustomClk&quot; 9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="5.430" period="9.000" constraintValue="9.000" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" logResource="RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X1Y28.CLKB" clockNet="dataclk"/><twPinLimit anchorID="32" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="5.430" period="9.000" constraintValue="9.000" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" logResource="RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X2Y16.CLKB" clockNet="dataclk"/><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="5.430" period="9.000" constraintValue="9.000" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" logResource="RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X2Y40.CLKB" clockNet="dataclk"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_okHostClk&quot; = PERIOD &quot;okHostClk&quot; 20.83 ns HIGH 50%;" ScopeName="">TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;</twConstName><twItemCnt>44044</twItemCnt><twErrCntSetup>5</twErrCntSetup><twErrCntEndPt>5</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8152</twEndPtCnt><twPathErrCnt>21</twPathErrCnt><twMinPer>23.063</twMinPer></twConstHead><twPathRptBanner iPaths="101" iCriticalPaths="8" sType="EndPoint">Paths for end point host/delays[0].fdreout0 (OLOGIC_X13Y0.D1), 101 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.233</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_6</twSrc><twDest BELType="FF">host/delays[0].fdreout0</twDest><twTotPathDel>23.484</twTotPathDel><twClkSkew dest = "1.194" src = "0.638">-0.556</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_6</twSrc><twDest BELType='FF'>host/delays[0].fdreout0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;23&gt;</twComp><twBEL>host/core0/core0/ti_addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.C1</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twRising">9.033</twDelInfo><twComp>ok1&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo26/wirehold&lt;3&gt;</twComp><twBEL>wo26/ti_addr[7]_ep_addr[7]_equal_2_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>wo26/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo26/wirehold&lt;3&gt;</twComp><twBEL>wo26/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>wo26/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo26/wirehold&lt;3&gt;</twComp><twBEL>wo26/Mmux_ok2&lt;15:0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.057</twDelInfo><twComp>ok2x&lt;102&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y66.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>wo3f/wirehold&lt;0&gt;</twComp><twBEL>wireOR/ok2&lt;85&gt;_wg_lut&lt;7&gt;</twBEL><twBEL>wireOR/ok2&lt;85&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.963</twDelInfo><twComp>ok2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1611</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X13Y0.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.568</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X13Y0.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;0&gt;</twComp><twBEL>host/delays[0].fdreout0</twBEL></twPathDel><twLogDel>3.168</twLogDel><twRouteDel>20.316</twRouteDel><twTotDel>23.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.506</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_7</twSrc><twDest BELType="FF">host/delays[0].fdreout0</twDest><twTotPathDel>22.757</twTotPathDel><twClkSkew dest = "1.194" src = "0.638">-0.556</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_7</twSrc><twDest BELType='FF'>host/delays[0].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;23&gt;</twComp><twBEL>host/core0/core0/ti_addr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.A5</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">9.107</twDelInfo><twComp>ok1&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo26/wirehold&lt;3&gt;</twComp><twBEL>wo26/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>wo26/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo26/wirehold&lt;3&gt;</twComp><twBEL>wo26/Mmux_ok2&lt;15:0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.057</twDelInfo><twComp>ok2x&lt;102&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y66.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>wo3f/wirehold&lt;0&gt;</twComp><twBEL>wireOR/ok2&lt;85&gt;_wg_lut&lt;7&gt;</twBEL><twBEL>wireOR/ok2&lt;85&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.963</twDelInfo><twComp>ok2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1611</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X13Y0.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.568</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X13Y0.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;0&gt;</twComp><twBEL>host/delays[0].fdreout0</twBEL></twPathDel><twLogDel>2.909</twLogDel><twRouteDel>19.848</twRouteDel><twTotDel>22.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.008</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_5</twSrc><twDest BELType="FF">host/delays[0].fdreout0</twDest><twTotPathDel>22.259</twTotPathDel><twClkSkew dest = "1.194" src = "0.638">-0.556</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_5</twSrc><twDest BELType='FF'>host/delays[0].fdreout0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;23&gt;</twComp><twBEL>host/core0/core0/ti_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.C3</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">7.808</twDelInfo><twComp>ok1&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo26/wirehold&lt;3&gt;</twComp><twBEL>wo26/ti_addr[7]_ep_addr[7]_equal_2_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>wo26/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo26/wirehold&lt;3&gt;</twComp><twBEL>wo26/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>wo26/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo26/wirehold&lt;3&gt;</twComp><twBEL>wo26/Mmux_ok2&lt;15:0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.057</twDelInfo><twComp>ok2x&lt;102&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y66.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>wo3f/wirehold&lt;0&gt;</twComp><twBEL>wireOR/ok2&lt;85&gt;_wg_lut&lt;7&gt;</twBEL><twBEL>wireOR/ok2&lt;85&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.963</twDelInfo><twComp>ok2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1611</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X13Y0.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.568</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X13Y0.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;0&gt;</twComp><twBEL>host/delays[0].fdreout0</twBEL></twPathDel><twLogDel>3.168</twLogDel><twRouteDel>19.091</twRouteDel><twTotDel>22.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="57" iCriticalPaths="7" sType="EndPoint">Paths for end point host/delays[3].fdreout0 (OLOGIC_X20Y2.D1), 57 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.083</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_6</twSrc><twDest BELType="FF">host/delays[3].fdreout0</twDest><twTotPathDel>23.310</twTotPathDel><twClkSkew dest = "1.170" src = "0.638">-0.532</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_6</twSrc><twDest BELType='FF'>host/delays[3].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;23&gt;</twComp><twBEL>host/core0/core0/ti_addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.C1</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twRising">9.033</twDelInfo><twComp>ok1&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo26/wirehold&lt;3&gt;</twComp><twBEL>wo26/ti_addr[7]_ep_addr[7]_equal_2_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>wo26/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo26/wirehold&lt;3&gt;</twComp><twBEL>wo26/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y68.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.646</twDelInfo><twComp>wo26/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y68.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>ok2&lt;3&gt;</twComp><twBEL>wireOR/ok2&lt;88&gt;_wg_lut&lt;7&gt;</twBEL><twBEL>wireOR/ok2&lt;88&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.035</twDelInfo><twComp>ok2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;6&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1311</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.203</twDelInfo><twComp>host/okCH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout0</twBEL></twPathDel><twLogDel>2.851</twLogDel><twRouteDel>20.459</twRouteDel><twTotDel>23.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.356</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_7</twSrc><twDest BELType="FF">host/delays[3].fdreout0</twDest><twTotPathDel>22.583</twTotPathDel><twClkSkew dest = "1.170" src = "0.638">-0.532</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_7</twSrc><twDest BELType='FF'>host/delays[3].fdreout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;23&gt;</twComp><twBEL>host/core0/core0/ti_addr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.A5</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">9.107</twDelInfo><twComp>ok1&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo26/wirehold&lt;3&gt;</twComp><twBEL>wo26/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y68.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.646</twDelInfo><twComp>wo26/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y68.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>ok2&lt;3&gt;</twComp><twBEL>wireOR/ok2&lt;88&gt;_wg_lut&lt;7&gt;</twBEL><twBEL>wireOR/ok2&lt;88&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.035</twDelInfo><twComp>ok2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;6&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1311</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.203</twDelInfo><twComp>host/okCH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout0</twBEL></twPathDel><twLogDel>2.592</twLogDel><twRouteDel>19.991</twRouteDel><twTotDel>22.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.858</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_5</twSrc><twDest BELType="FF">host/delays[3].fdreout0</twDest><twTotPathDel>22.085</twTotPathDel><twClkSkew dest = "1.170" src = "0.638">-0.532</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_5</twSrc><twDest BELType='FF'>host/delays[3].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;23&gt;</twComp><twBEL>host/core0/core0/ti_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.C3</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">7.808</twDelInfo><twComp>ok1&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo26/wirehold&lt;3&gt;</twComp><twBEL>wo26/ti_addr[7]_ep_addr[7]_equal_2_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>wo26/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo26/wirehold&lt;3&gt;</twComp><twBEL>wo26/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y68.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.646</twDelInfo><twComp>wo26/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y68.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>ok2&lt;3&gt;</twComp><twBEL>wireOR/ok2&lt;88&gt;_wg_lut&lt;7&gt;</twBEL><twBEL>wireOR/ok2&lt;88&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.035</twDelInfo><twComp>ok2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;6&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1311</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.203</twDelInfo><twComp>host/okCH&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout0</twBEL></twPathDel><twLogDel>2.851</twLogDel><twRouteDel>19.234</twRouteDel><twTotDel>22.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="57" iCriticalPaths="2" sType="EndPoint">Paths for end point host/delays[2].fdreout0 (OLOGIC_X14Y3.D1), 57 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.189</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_6</twSrc><twDest BELType="FF">host/delays[2].fdreout0</twDest><twTotPathDel>22.418</twTotPathDel><twClkSkew dest = "1.172" src = "0.638">-0.534</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_6</twSrc><twDest BELType='FF'>host/delays[2].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;23&gt;</twComp><twBEL>host/core0/core0/ti_addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.C1</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twRising">9.033</twDelInfo><twComp>ok1&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo26/wirehold&lt;3&gt;</twComp><twBEL>wo26/ti_addr[7]_ep_addr[7]_equal_2_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>wo26/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo26/wirehold&lt;3&gt;</twComp><twBEL>wo26/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y70.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.433</twDelInfo><twComp>wo26/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y70.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>ok2&lt;2&gt;</twComp><twBEL>wireOR/ok2&lt;87&gt;_wg_lut&lt;7&gt;</twBEL><twBEL>wireOR/ok2&lt;87&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.327</twDelInfo><twComp>ok2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1411</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.154</twDelInfo><twComp>host/okCH&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout0</twBEL></twPathDel><twLogDel>2.929</twLogDel><twRouteDel>19.489</twRouteDel><twTotDel>22.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.462</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_7</twSrc><twDest BELType="FF">host/delays[2].fdreout0</twDest><twTotPathDel>21.691</twTotPathDel><twClkSkew dest = "1.172" src = "0.638">-0.534</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_7</twSrc><twDest BELType='FF'>host/delays[2].fdreout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;23&gt;</twComp><twBEL>host/core0/core0/ti_addr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.A5</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">9.107</twDelInfo><twComp>ok1&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo26/wirehold&lt;3&gt;</twComp><twBEL>wo26/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y70.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.433</twDelInfo><twComp>wo26/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y70.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>ok2&lt;2&gt;</twComp><twBEL>wireOR/ok2&lt;87&gt;_wg_lut&lt;7&gt;</twBEL><twBEL>wireOR/ok2&lt;87&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.327</twDelInfo><twComp>ok2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1411</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.154</twDelInfo><twComp>host/okCH&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout0</twBEL></twPathDel><twLogDel>2.670</twLogDel><twRouteDel>19.021</twRouteDel><twTotDel>21.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.036</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_5</twSrc><twDest BELType="FF">host/delays[2].fdreout0</twDest><twTotPathDel>21.193</twTotPathDel><twClkSkew dest = "1.172" src = "0.638">-0.534</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_5</twSrc><twDest BELType='FF'>host/delays[2].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ok1&lt;23&gt;</twComp><twBEL>host/core0/core0/ti_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.C3</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">7.808</twDelInfo><twComp>ok1&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo26/wirehold&lt;3&gt;</twComp><twBEL>wo26/ti_addr[7]_ep_addr[7]_equal_2_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y85.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>wo26/ti_addr[7]_ep_addr[7]_equal_2_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo26/wirehold&lt;3&gt;</twComp><twBEL>wo26/ti_addr[7]_ep_addr[7]_equal_2_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y70.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.433</twDelInfo><twComp>wo26/ti_addr[7]_ep_addr[7]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y70.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>ok2&lt;2&gt;</twComp><twBEL>wireOR/ok2&lt;87&gt;_wg_lut&lt;7&gt;</twBEL><twBEL>wireOR/ok2&lt;87&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.327</twDelInfo><twComp>ok2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/okCH&lt;3&gt;</twComp><twBEL>host/core0/core0/Mmux_hi_dataout1411</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.154</twDelInfo><twComp>host/okCH&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout0</twBEL></twPathDel><twLogDel>2.929</twLogDel><twRouteDel>18.264</twRouteDel><twTotDel>21.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y2.ADDRA13), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">host/core0/core0/a0/pc0/address_loop[9].pc_flop</twSrc><twDest BELType="RAM">host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twTotPathDel>0.271</twTotPathDel><twClkSkew dest = "0.069" src = "0.066">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/pc0/address_loop[9].pc_flop</twSrc><twDest BELType='RAM'>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X16Y5.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>host/core0/core0/a0/pc0/KCPSM6_PC2</twComp><twBEL>host/core0/core0/a0/pc0/address_loop[9].pc_flop</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>host/core0/core0/a0/pico_addr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y2.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twComp><twBEL>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAM_bank_3_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst (RAMB16_X2Y34.DIA11), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.279</twSlack><twSrc BELType="FF">pi85/ep_dataout_11</twSrc><twDest BELType="RAM">RAM_bank_3_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst</twDest><twTotPathDel>0.281</twTotPathDel><twClkSkew dest = "0.071" src = "0.069">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pi85/ep_dataout_11</twSrc><twDest BELType='RAM'>RAM_bank_3_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X40Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>pipe_in_data_3_LSW&lt;11&gt;</twComp><twBEL>pi85/ep_dataout_11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y34.DIA11</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>pipe_in_data_3_LSW&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y34.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>RAM_bank_3_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst</twComp><twBEL>RAM_bank_3_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.134</twRouteDel><twTotDel>0.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y2.ADDRA12), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.298</twSlack><twSrc BELType="FF">host/core0/core0/a0/pc0/address_loop[8].pc_flop</twSrc><twDest BELType="RAM">host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twTotPathDel>0.301</twTotPathDel><twClkSkew dest = "0.069" src = "0.066">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/pc0/address_loop[8].pc_flop</twSrc><twDest BELType='RAM'>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X16Y5.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>host/core0/core0/a0/pc0/KCPSM6_PC2</twComp><twBEL>host/core0/core0/a0/pc0/address_loop[8].pc_flop</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>host/core0/core0/a0/pico_addr&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y2.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twComp><twBEL>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Tdcmper_PSCLK" slack="14.840" period="20.830" constraintValue="20.830" deviceLimit="5.990" freqLimit="166.945" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK" locationPin="DCM_X0Y6.PSCLK" clockNet="ok1&lt;24&gt;"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.260" period="20.830" constraintValue="20.830" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA" logResource="RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA" locationPin="RAMB16_X1Y28.CLKA" clockNet="ok1&lt;24&gt;"/><twPinLimit anchorID="62" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.260" period="20.830" constraintValue="20.830" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA" logResource="RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA" locationPin="RAMB16_X2Y16.CLKA" clockNet="ok1&lt;24&gt;"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_okSysClk / 0.78125 HIGH 50%;</twConstName><twItemCnt>13345</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1302</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.998</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (SLICE_X7Y85.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.901</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twDest><twTotPathDel>4.790</twTotPathDel><twClkSkew dest = "2.011" src = "2.457">0.446</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">3.296</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y85.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>3.858</twRouteDel><twTotDel>4.790</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.610</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twDest><twTotPathDel>4.979</twTotPathDel><twClkSkew dest = "0.696" src = "0.764">0.068</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">3.296</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y85.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twBEL></twPathDel><twLogDel>1.027</twLogDel><twRouteDel>3.952</twRouteDel><twTotDel>4.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (SLICE_X12Y68.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.804</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twDest><twTotPathDel>3.916</twTotPathDel><twClkSkew dest = "2.040" src = "2.457">0.417</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">2.456</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;15&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>3.018</twRouteDel><twTotDel>3.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.513</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twDest><twTotPathDel>4.105</twTotPathDel><twClkSkew dest = "0.725" src = "0.764">0.039</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">2.456</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;15&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twBEL></twPathDel><twLogDel>0.993</twLogDel><twRouteDel>3.112</twRouteDel><twTotDel>4.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1 (SLICE_X4Y58.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.810</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_2</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twDest><twTotPathDel>3.909</twTotPathDel><twClkSkew dest = "2.039" src = "2.457">0.418</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_2</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X3Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;6&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y55.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst_0</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;6&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>2.670</twRouteDel><twTotDel>3.909</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.002</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twDest><twTotPathDel>3.636</twTotPathDel><twClkSkew dest = "0.290" src = "0.309">0.019</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;6&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y55.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst_0</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;6&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twBEL></twPathDel><twLogDel>1.334</twLogDel><twRouteDel>2.302</twRouteDel><twTotDel>3.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_okSysClk / 0.78125 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X4Y72.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.395</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twDest><twTotPathDel>0.395</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y72.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.074</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y72.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result&lt;4&gt;1</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.074</twRouteDel><twTotDel>0.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>81.3</twPctLog><twPctRoute>18.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (SLICE_X4Y72.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y72.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y72.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result&lt;5&gt;1</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>93.8</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase (SLICE_X0Y52.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/Mmux_state[2]_AddressPhase_MUX_76_o11</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="82"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_okSysClk / 0.78125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="83" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tcp" slack="11.401" period="12.800" constraintValue="12.800" deviceLimit="1.399" freqLimit="714.796" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X2Y63.CLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="86" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="87"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_okSysClk /
        6.25 PHASE 0.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="88" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="89" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_okSysClk /         6.25 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="90"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_okSysClk /
        6.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="91" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk /         1.5625 HIGH 50%;</twConstName><twItemCnt>4332</twItemCnt><twErrCntSetup>9</twErrCntSetup><twErrCntEndPt>9</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2055</twEndPtCnt><twPathErrCnt>9</twPathErrCnt><twMinPer>4108.160</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4 (SLICE_X3Y91.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.818</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4</twDest><twTotPathDel>1.744</twTotPathDel><twClkSkew dest = "4.499" src = "15.194">10.695</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X3Y92.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;9&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y91.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>1.112</twRouteDel><twTotDel>1.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (SLICE_X3Y97.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.750</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10</twDest><twTotPathDel>1.679</twTotPathDel><twClkSkew dest = "4.491" src = "15.183">10.692</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X2Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;10&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y97.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y97.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;10&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>1.040</twRouteDel><twTotDel>1.679</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (SLICE_X2Y93.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-12.360</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8</twDest><twTotPathDel>1.290</twTotPathDel><twClkSkew dest = "4.503" src = "15.194">10.691</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X3Y92.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;9&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y93.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y93.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;9&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8</twBEL></twPathDel><twLogDel>0.603</twLogDel><twRouteDel>0.687</twRouteDel><twTotDel>1.290</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk /
        1.5625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y36.DIA26), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.277</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_11</twSrc><twDest BELType="RAM">SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.277</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_11</twSrc><twDest BELType='RAM'>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_14</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y36.DIA26</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y36.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.132</twRouteDel><twTotDel>0.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y36.DIA27), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.277</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_12</twSrc><twDest BELType="RAM">SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.277</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_12</twSrc><twDest BELType='RAM'>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_14</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_12</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y36.DIA27</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_12</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y36.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.132</twRouteDel><twTotDel>0.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y36.DIA24), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.300</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_9</twSrc><twDest BELType="RAM">SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.303</twTotPathDel><twClkSkew dest = "0.068" src = "0.065">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_9</twSrc><twDest BELType='RAM'>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_10</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y36.DIA24</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.158</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_9</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y36.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.158</twRouteDel><twTotDel>0.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="105"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk /
        1.5625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="106" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y36.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="107" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y38.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="108" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y40.CLKB" clockNet="SDRAM_FIFO_inst/c3_clk0"/></twPinLimitRpt></twConst><twConst anchorID="109" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot;  10  ns HIGH 50 %;" ScopeName="">TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_okSysClk / 0.84 HIGH         50%;</twConstName><twItemCnt>8635517773054</twItemCnt><twErrCntSetup>4979</twErrCntSetup><twErrCntEndPt>4988</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">9</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>23978</twEndPtCnt><twPathErrCnt>8635495890372</twPathErrCnt><twMinPer>32.880</twMinPer></twConstHead><twPathRptBanner iPaths="18985276030" iCriticalPaths="18985237644" sType="EndPoint">Paths for end point _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8 (SLICE_X50Y102.AX), 18985276030 paths
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.976</twSlack><twSrc BELType="FF">_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twSrc><twDest BELType="FF">_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8</twDest><twTotPathDel>32.780</twTotPathDel><twClkSkew dest = "0.584" src = "0.649">0.065</twClkSkew><twDelConst>11.904</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twSrc><twDest BELType='FF'>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X54Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X54Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;6&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in14&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_110641</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.793</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_11064</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in6&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section17_1&lt;27&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_1331126</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y91.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13311</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op11&lt;14&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_14910</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y18.B16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/inputmux_section_1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y18.P30</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y19.C13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_P30_to_Mmult_prod_submult_01</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y19.P1</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_18</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y72.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;20&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_lut&lt;18&gt;</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section18_1&lt;7&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section3_1&lt;7&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod&lt;22&gt;_rt</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0942_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0942&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y83.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_lut&lt;15&gt;_INV_0</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;19&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y83.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod_den_cast[39]_unary_minus_801_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;2&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_lut&lt;16&gt;</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/add_temp&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in1&lt;10&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_accum_mux_out91</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/accum_mux_out&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y86.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;1&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;5&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y88.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;9&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.AX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.193</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0955&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10&lt;11&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8</twBEL></twPathDel><twLogDel>12.348</twLogDel><twRouteDel>20.432</twRouteDel><twTotDel>32.780</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.951</twSlack><twSrc BELType="FF">_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twSrc><twDest BELType="FF">_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8</twDest><twTotPathDel>32.755</twTotPathDel><twClkSkew dest = "0.584" src = "0.649">0.065</twClkSkew><twDelConst>11.904</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twSrc><twDest BELType='FF'>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X54Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X54Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;6&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in14&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_110641</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.793</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_11064</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in6&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section17_1&lt;27&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_1331126</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y90.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13311</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op17&lt;11&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13310</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y18.B15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.908</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/inputmux_section_1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y18.P30</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y19.C13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_P30_to_Mmult_prod_submult_01</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y19.P1</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_18</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y72.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;20&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_lut&lt;18&gt;</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section18_1&lt;7&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section3_1&lt;7&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod&lt;22&gt;_rt</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0942_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0942&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y83.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_lut&lt;15&gt;_INV_0</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;19&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y83.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod_den_cast[39]_unary_minus_801_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;2&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_lut&lt;16&gt;</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/add_temp&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in1&lt;10&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_accum_mux_out91</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/accum_mux_out&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y86.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;1&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;5&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y88.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;9&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.AX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.193</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0955&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10&lt;11&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8</twBEL></twPathDel><twLogDel>12.348</twLogDel><twRouteDel>20.407</twRouteDel><twTotDel>32.755</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.892</twSlack><twSrc BELType="FF">_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twSrc><twDest BELType="FF">_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8</twDest><twTotPathDel>32.696</twTotPathDel><twClkSkew dest = "0.584" src = "0.649">0.065</twClkSkew><twDelConst>11.904</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twSrc><twDest BELType='FF'>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X54Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X54Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;6&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in14&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_110641</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.793</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_11064</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in6&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section17_1&lt;27&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_1331126</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y91.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13311</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op11&lt;14&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_14910</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y18.B16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/inputmux_section_1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y18.P30</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y19.C13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_P30_to_Mmult_prod_submult_01</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y19.P5</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_22</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section18_1&lt;7&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_lut&lt;22&gt;</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section3_1&lt;7&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod&lt;22&gt;_rt</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0942_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0942&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y83.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_lut&lt;15&gt;_INV_0</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;19&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y83.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod_den_cast[39]_unary_minus_801_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;2&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_lut&lt;16&gt;</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/add_temp&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in1&lt;10&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_accum_mux_out91</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/accum_mux_out&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y86.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;1&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;5&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y88.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;9&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.AX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.193</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0955&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10&lt;11&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8</twBEL></twPathDel><twLogDel>12.019</twLogDel><twRouteDel>20.677</twRouteDel><twTotDel>32.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21667407603" iCriticalPaths="21667368091" sType="EndPoint">Paths for end point _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9 (SLICE_X57Y94.BX), 21667407603 paths
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.907</twSlack><twSrc BELType="FF">_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twSrc><twDest BELType="FF">_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9</twDest><twTotPathDel>32.721</twTotPathDel><twClkSkew dest = "0.594" src = "0.649">0.055</twClkSkew><twDelConst>11.904</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twSrc><twDest BELType='FF'>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X54Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X54Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;6&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in14&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_110641</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.793</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_11064</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in6&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section17_1&lt;27&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_1331126</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y91.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13311</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op11&lt;14&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_14910</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y18.B16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/inputmux_section_1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y18.P30</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y19.C13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_P30_to_Mmult_prod_submult_01</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y19.P1</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_18</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y72.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;20&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_lut&lt;18&gt;</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section18_1&lt;7&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section3_1&lt;7&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod&lt;22&gt;_rt</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0942_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0942&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y83.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_lut&lt;15&gt;_INV_0</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;19&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y83.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod_den_cast[39]_unary_minus_801_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;2&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_lut&lt;16&gt;</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/add_temp&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in1&lt;10&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_accum_mux_out91</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/accum_mux_out&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y86.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;1&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;5&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y88.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;9&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y94.BX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0955&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6&lt;11&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9</twBEL></twPathDel><twLogDel>12.348</twLogDel><twRouteDel>20.373</twRouteDel><twTotDel>32.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.882</twSlack><twSrc BELType="FF">_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twSrc><twDest BELType="FF">_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9</twDest><twTotPathDel>32.696</twTotPathDel><twClkSkew dest = "0.594" src = "0.649">0.055</twClkSkew><twDelConst>11.904</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twSrc><twDest BELType='FF'>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X54Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X54Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;6&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in14&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_110641</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.793</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_11064</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in6&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section17_1&lt;27&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_1331126</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y90.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13311</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op17&lt;11&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13310</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y18.B15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.908</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/inputmux_section_1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y18.P30</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y19.C13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_P30_to_Mmult_prod_submult_01</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y19.P1</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_18</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y72.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;20&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_lut&lt;18&gt;</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section18_1&lt;7&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section3_1&lt;7&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod&lt;22&gt;_rt</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0942_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0942&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y83.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_lut&lt;15&gt;_INV_0</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;19&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y83.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod_den_cast[39]_unary_minus_801_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;2&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_lut&lt;16&gt;</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/add_temp&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in1&lt;10&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_accum_mux_out91</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/accum_mux_out&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y86.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;1&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;5&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y88.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;9&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y94.BX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0955&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6&lt;11&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9</twBEL></twPathDel><twLogDel>12.348</twLogDel><twRouteDel>20.348</twRouteDel><twTotDel>32.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.823</twSlack><twSrc BELType="FF">_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twSrc><twDest BELType="FF">_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9</twDest><twTotPathDel>32.637</twTotPathDel><twClkSkew dest = "0.594" src = "0.649">0.055</twClkSkew><twDelConst>11.904</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twSrc><twDest BELType='FF'>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X54Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X54Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;6&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in14&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_110641</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.793</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_11064</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in6&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section17_1&lt;27&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_1331126</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y91.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13311</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op11&lt;14&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_14910</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y18.B16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/inputmux_section_1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y18.P30</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y19.C13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_P30_to_Mmult_prod_submult_01</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y19.P5</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_22</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section18_1&lt;7&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_lut&lt;22&gt;</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section3_1&lt;7&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod&lt;22&gt;_rt</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0942_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0942&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y83.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_lut&lt;15&gt;_INV_0</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;19&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y83.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod_den_cast[39]_unary_minus_801_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;2&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_lut&lt;16&gt;</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/add_temp&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in1&lt;10&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_accum_mux_out91</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/accum_mux_out&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y86.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;1&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;5&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y88.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;9&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y94.BX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.134</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0955&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y94.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6&lt;11&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9</twBEL></twPathDel><twLogDel>12.019</twLogDel><twRouteDel>20.618</twRouteDel><twTotDel>32.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="51406120075" iCriticalPaths="51406073054" sType="EndPoint">Paths for end point _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15 (SLICE_X49Y95.BX), 51406120075 paths
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.891</twSlack><twSrc BELType="FF">_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twSrc><twDest BELType="FF">_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15</twDest><twTotPathDel>32.705</twTotPathDel><twClkSkew dest = "0.594" src = "0.649">0.055</twClkSkew><twDelConst>11.904</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twSrc><twDest BELType='FF'>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X54Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X54Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;6&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in14&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_110641</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.793</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_11064</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in6&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section17_1&lt;27&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_1331126</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y91.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13311</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op11&lt;14&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_14910</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y18.B16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/inputmux_section_1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y18.P30</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y19.C13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_P30_to_Mmult_prod_submult_01</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y19.P1</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_18</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y72.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;20&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_lut&lt;18&gt;</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section18_1&lt;7&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section3_1&lt;7&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod&lt;22&gt;_rt</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0942_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0942&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y83.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_lut&lt;15&gt;_INV_0</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;19&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y83.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod_den_cast[39]_unary_minus_801_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;2&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_lut&lt;16&gt;</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/add_temp&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in1&lt;10&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_accum_mux_out91</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/accum_mux_out&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y86.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;1&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;5&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;9&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;11&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y90.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op1&lt;13&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_xor&lt;33&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0955&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15</twBEL></twPathDel><twLogDel>12.518</twLogDel><twRouteDel>20.187</twRouteDel><twTotDel>32.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.866</twSlack><twSrc BELType="FF">_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twSrc><twDest BELType="FF">_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15</twDest><twTotPathDel>32.680</twTotPathDel><twClkSkew dest = "0.594" src = "0.649">0.055</twClkSkew><twDelConst>11.904</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twSrc><twDest BELType='FF'>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X54Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X54Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;6&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in14&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_110641</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.793</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_11064</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in6&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section17_1&lt;27&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_1331126</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y90.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13311</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op17&lt;11&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13310</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y18.B15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.908</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/inputmux_section_1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y18.P30</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y19.C13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_P30_to_Mmult_prod_submult_01</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y19.P1</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_18</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y72.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;20&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_lut&lt;18&gt;</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section18_1&lt;7&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section3_1&lt;7&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod&lt;22&gt;_rt</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0942_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0942&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y83.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_lut&lt;15&gt;_INV_0</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;19&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y83.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod_den_cast[39]_unary_minus_801_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;2&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_lut&lt;16&gt;</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/add_temp&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in1&lt;10&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_accum_mux_out91</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/accum_mux_out&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y86.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;1&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;5&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;9&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;11&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y90.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op1&lt;13&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_xor&lt;33&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0955&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15</twBEL></twPathDel><twLogDel>12.518</twLogDel><twRouteDel>20.162</twRouteDel><twTotDel>32.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-20.807</twSlack><twSrc BELType="FF">_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twSrc><twDest BELType="FF">_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15</twDest><twTotPathDel>32.621</twTotPathDel><twClkSkew dest = "0.594" src = "0.649">0.055</twClkSkew><twDelConst>11.904</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twSrc><twDest BELType='FF'>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X54Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X54Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;6&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>155</twFanCnt><twDelInfo twEdge="twRising">1.881</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in14&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_110641</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.793</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_11064</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in6&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section17_1&lt;27&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_1331126</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y91.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13311</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op11&lt;14&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_14910</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y18.B16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/inputmux_section_1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y18.P30</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">4.384</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y19.C13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_P30_to_Mmult_prod_submult_01</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y19.P5</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">3.141</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_22</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section18_1&lt;7&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_lut&lt;22&gt;</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section3_1&lt;7&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod&lt;22&gt;_rt</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0942_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0942&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y83.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_lut&lt;15&gt;_INV_0</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y84.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;19&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y83.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod_den_cast[39]_unary_minus_801_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count&lt;2&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_lut&lt;16&gt;</twBEL><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/add_temp&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in1&lt;10&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_accum_mux_out91</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/accum_mux_out&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y86.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;1&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;5&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;9&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register&lt;11&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y90.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op1&lt;13&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_xor&lt;33&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0955&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6&lt;15&gt;</twComp><twBEL>_i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15</twBEL></twPathDel><twLogDel>12.189</twLogDel><twRouteDel>20.432</twRouteDel><twTotDel>32.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_okSysClk / 0.84 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7 (SLICE_X2Y88.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-3.867</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7</twDest><twTotPathDel>0.872</twTotPathDel><twClkSkew dest = "15.184" src = "4.494">-10.690</twClkSkew><twDelConst>6.381</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.430</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2304.000">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y88.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.457</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.010</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.457</twRouteDel><twTotDel>0.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2297.619">dataclk</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (SLICE_X2Y89.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-3.841</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twDest><twTotPathDel>0.900</twTotPathDel><twClkSkew dest = "15.186" src = "4.494">-10.692</twClkSkew><twDelConst>6.381</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.430</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2304.000">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y89.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.485</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y89.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.010</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.485</twRouteDel><twTotDel>0.900</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2297.619">dataclk</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4 (SLICE_X2Y88.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-3.783</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4</twDest><twTotPathDel>0.956</twTotPathDel><twClkSkew dest = "15.184" src = "4.494">-10.690</twClkSkew><twDelConst>6.381</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.430</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2304.000">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y89.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.488</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y88.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.458</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.010</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>0.458</twRouteDel><twTotDel>0.956</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2297.619">dataclk</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="134"><twPinLimitBanner>Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_okSysClk / 0.84 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="135" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" logResource="RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X1Y28.CLKB" clockNet="dataclk"/><twPinLimit anchorID="136" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" logResource="RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X2Y16.CLKB" clockNet="dataclk"/><twPinLimit anchorID="137" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" logResource="RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X2Y40.CLKB" clockNet="dataclk"/></twPinLimitRpt></twConst><twConst anchorID="138" twConstType="OFFSETOUTDELAY" ><twConstHead uID="10"><twConstName UCFConstName="NET &quot;hi_out&lt;1&gt;&quot; OFFSET = OUT 11.93 ns AFTER &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_out&lt;1&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="139" twConstType="OFFSETOUTDELAY" ><twConstHead uID="11"><twConstName UCFConstName="NET &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.488</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_out&lt;0&gt; (Y19.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstOffOut anchorID="141" twDataPathType="twDataPathMaxDelay"><twSlack>3.442</twSlack><twSrc BELType="FF">host/core0/core0/hi_busy</twSrc><twDest BELType="PAD">hi_out&lt;0&gt;</twDest><twClkDel>1.611</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/okCH&lt;0&gt;</twClkDest><twDataDel>6.602</twDataDel><twDataSrc>host/okCH&lt;0&gt;</twDataSrc><twDataDest>hi_out&lt;0&gt;</twDataDest><twOff>11.930</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_out&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/hi_busy</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.751</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.123</twRouteDel><twTotDel>1.611</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/hi_busy</twSrc><twDest BELType='PAD'>hi_out&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>host/core0/core0/hi_busy</twBEL></twPathDel><twPathDel><twSite>Y19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.450</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>Y19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_out&lt;0&gt;</twComp><twBEL>host/obuf0</twBEL><twBEL>hi_out&lt;0&gt;</twBEL></twPathDel><twLogDel>3.152</twLogDel><twRouteDel>3.450</twRouteDel><twTotDel>6.602</twTotDel><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_out&lt;0&gt; (Y19.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstOffOut anchorID="143" twDataPathType="twDataPathMinDelay"><twSlack>4.141</twSlack><twSrc BELType="FF">host/core0/core0/hi_busy</twSrc><twDest BELType="PAD">hi_out&lt;0&gt;</twDest><twClkDel>1.100</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/okCH&lt;0&gt;</twClkDest><twDataDel>3.316</twDataDel><twDataSrc>host/okCH&lt;0&gt;</twDataSrc><twDataDest>hi_out&lt;0&gt;</twDataDest><twOff>11.930</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_out&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/hi_busy</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>2.800</twRouteDel><twTotDel>1.100</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/hi_busy</twSrc><twDest BELType='PAD'>hi_out&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>host/core0/core0/hi_busy</twBEL></twPathDel><twPathDel><twSite>Y19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.722</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>Y19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_out&lt;0&gt;</twComp><twBEL>host/obuf0</twBEL><twBEL>hi_out&lt;0&gt;</twBEL></twPathDel><twLogDel>1.594</twLogDel><twRouteDel>1.722</twRouteDel><twTotDel>3.316</twTotDel><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="144" twConstType="OFFSETINDELAY" ><twConstHead uID="12"><twConstName UCFConstName="NET &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.963</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_5 (SLICE_X1Y67.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twConstOffIn anchorID="146" twDataPathType="twDataPathMaxDelay"><twSlack>3.367</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_5</twDest><twClkDel>1.341</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/cycle&lt;5&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.523</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/a0/valid</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">5.263</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>host/core0/core0/a0/d0/cycle&lt;5&gt;</twComp><twBEL>host/core0/core0/a0/d0/cycle_5</twBEL></twPathDel><twLogDel>2.243</twLogDel><twRouteDel>8.786</twRouteDel><twTotDel>11.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.094</twRouteDel><twTotDel>1.341</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_2 (SLICE_X1Y67.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstOffIn anchorID="148" twDataPathType="twDataPathMaxDelay"><twSlack>3.382</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_2</twDest><twClkDel>1.341</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/cycle&lt;5&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.523</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/a0/valid</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">5.263</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.334</twDelInfo><twComp>host/core0/core0/a0/d0/cycle&lt;5&gt;</twComp><twBEL>host/core0/core0/a0/d0/cycle_2</twBEL></twPathDel><twLogDel>2.228</twLogDel><twRouteDel>8.786</twRouteDel><twTotDel>11.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.094</twRouteDel><twTotDel>1.341</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_3 (SLICE_X1Y67.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstOffIn anchorID="150" twDataPathType="twDataPathMaxDelay"><twSlack>3.392</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_3</twDest><twClkDel>1.341</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/cycle&lt;5&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.523</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/a0/valid</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">5.263</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.324</twDelInfo><twComp>host/core0/core0/a0/d0/cycle&lt;5&gt;</twComp><twBEL>host/core0/core0/a0/d0/cycle_3</twBEL></twPathDel><twLogDel>2.218</twLogDel><twRouteDel>8.786</twRouteDel><twTotDel>11.004</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.094</twRouteDel><twTotDel>1.341</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X19Y10.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstOffIn anchorID="152" twDataPathType="twDataPathMinDelay"><twSlack>8.603</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd2</twDest><twClkDel>1.163</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd2</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.A6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd2</twComp><twBEL>host/core0/core0/state_FSM_FFd2_rstpot</twBEL><twBEL>host/core0/core0/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.563</twRouteDel><twTotDel>2.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.990</twRouteDel><twTotDel>1.163</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/des_running (SLICE_X11Y11.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstOffIn anchorID="154" twDataPathType="twDataPathMinDelay"><twSlack>8.963</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/des_running</twDest><twClkDel>1.164</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/des_running</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y12.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y12.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/edna_10</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y11.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>host/core0/core0/a0/edna_12</twComp><twBEL>host/core0/core0/a0/des_running</twBEL></twPathDel><twLogDel>1.115</twLogDel><twRouteDel>1.787</twRouteDel><twTotDel>2.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/des_running</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.991</twRouteDel><twTotDel>1.164</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/edna_12 (SLICE_X11Y11.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstOffIn anchorID="156" twDataPathType="twDataPathMinDelay"><twSlack>8.964</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/edna_12</twDest><twClkDel>1.164</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.10</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y12.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y12.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/edna_10</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y11.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>host/core0/core0/a0/edna_12</twComp><twBEL>host/core0/core0/a0/edna_12</twBEL></twPathDel><twLogDel>1.116</twLogDel><twRouteDel>1.787</twRouteDel><twTotDel>2.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.991</twRouteDel><twTotDel>1.164</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="157" twConstType="OFFSETINDELAY" ><twConstHead uID="13"><twConstName UCFConstName="NET &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.899</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_5 (SLICE_X1Y67.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstOffIn anchorID="159" twDataPathType="twDataPathMaxDelay"><twSlack>3.431</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_5</twDest><twClkDel>1.341</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/cycle&lt;5&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.459</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/a0/valid</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">5.263</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>host/core0/core0/a0/d0/cycle&lt;5&gt;</twComp><twBEL>host/core0/core0/a0/d0/cycle_5</twBEL></twPathDel><twLogDel>2.243</twLogDel><twRouteDel>8.722</twRouteDel><twTotDel>10.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.094</twRouteDel><twTotDel>1.341</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_2 (SLICE_X1Y67.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstOffIn anchorID="161" twDataPathType="twDataPathMaxDelay"><twSlack>3.446</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_2</twDest><twClkDel>1.341</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/cycle&lt;5&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.459</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/a0/valid</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">5.263</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.334</twDelInfo><twComp>host/core0/core0/a0/d0/cycle&lt;5&gt;</twComp><twBEL>host/core0/core0/a0/d0/cycle_2</twBEL></twPathDel><twLogDel>2.228</twLogDel><twRouteDel>8.722</twRouteDel><twTotDel>10.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.094</twRouteDel><twTotDel>1.341</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_3 (SLICE_X1Y67.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstOffIn anchorID="163" twDataPathType="twDataPathMaxDelay"><twSlack>3.456</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_3</twDest><twClkDel>1.341</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/cycle&lt;5&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.459</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/a0/valid</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">5.263</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.324</twDelInfo><twComp>host/core0/core0/a0/d0/cycle&lt;5&gt;</twComp><twBEL>host/core0/core0/a0/d0/cycle_3</twBEL></twPathDel><twLogDel>2.218</twLogDel><twRouteDel>8.722</twRouteDel><twTotDel>10.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.094</twRouteDel><twTotDel>1.341</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_wireupdate (SLICE_X17Y14.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstOffIn anchorID="165" twDataPathType="twDataPathMinDelay"><twSlack>8.905</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_wireupdate</twDest><twClkDel>1.169</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;28&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_wireupdate</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.871</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>ok1&lt;28&gt;</twComp><twBEL>host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11</twBEL><twBEL>host/core0/core0/ti_wireupdate</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.871</twRouteDel><twTotDel>2.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_wireupdate</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.169</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X19Y10.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstOffIn anchorID="167" twDataPathType="twDataPathMinDelay"><twSlack>8.914</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd2</twDest><twClkDel>1.163</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd2</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.874</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd2</twComp><twBEL>host/core0/core0/state_FSM_FFd2_rstpot</twBEL><twBEL>host/core0/core0/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.874</twRouteDel><twTotDel>2.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.990</twRouteDel><twTotDel>1.163</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/Mshreg_async_dd (SLICE_X10Y12.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstOffIn anchorID="169" twDataPathType="twDataPathMinDelay"><twSlack>8.979</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/Mshreg_async_dd</twDest><twClkDel>1.166</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/async_dd</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/Mshreg_async_dd</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/valid</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y12.DI</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y12.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>host/core0/core0/a0/async_dd</twComp><twBEL>host/core0/core0/a0/Mshreg_async_dd</twBEL></twPathDel><twLogDel>0.999</twLogDel><twRouteDel>1.921</twRouteDel><twTotDel>2.920</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/Mshreg_async_dd</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.993</twRouteDel><twTotDel>1.166</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="170" twConstType="OFFSETINDELAY" ><twConstHead uID="14"><twConstName UCFConstName="NET &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.397</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_5 (SLICE_X1Y67.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstOffIn anchorID="172" twDataPathType="twDataPathMaxDelay"><twSlack>2.933</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_5</twDest><twClkDel>1.341</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/cycle&lt;5&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.957</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/a0/valid</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">5.263</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>host/core0/core0/a0/d0/cycle&lt;5&gt;</twComp><twBEL>host/core0/core0/a0/d0/cycle_5</twBEL></twPathDel><twLogDel>2.243</twLogDel><twRouteDel>9.220</twRouteDel><twTotDel>11.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.094</twRouteDel><twTotDel>1.341</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_2 (SLICE_X1Y67.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstOffIn anchorID="174" twDataPathType="twDataPathMaxDelay"><twSlack>2.948</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_2</twDest><twClkDel>1.341</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/cycle&lt;5&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.957</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/a0/valid</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">5.263</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.334</twDelInfo><twComp>host/core0/core0/a0/d0/cycle&lt;5&gt;</twComp><twBEL>host/core0/core0/a0/d0/cycle_2</twBEL></twPathDel><twLogDel>2.228</twLogDel><twRouteDel>9.220</twRouteDel><twTotDel>11.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.094</twRouteDel><twTotDel>1.341</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_3 (SLICE_X1Y67.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstOffIn anchorID="176" twDataPathType="twDataPathMaxDelay"><twSlack>2.958</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_3</twDest><twClkDel>1.341</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/cycle&lt;5&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.957</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/a0/valid</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">5.263</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.324</twDelInfo><twComp>host/core0/core0/a0/d0/cycle&lt;5&gt;</twComp><twBEL>host/core0/core0/a0/d0/cycle_3</twBEL></twPathDel><twLogDel>2.218</twLogDel><twRouteDel>9.220</twRouteDel><twTotDel>11.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.094</twRouteDel><twTotDel>1.341</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_wireupdate (SLICE_X17Y14.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstOffIn anchorID="178" twDataPathType="twDataPathMinDelay"><twSlack>8.974</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_wireupdate</twDest><twClkDel>1.169</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;28&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_wireupdate</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y14.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.927</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y14.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>host/core0/core0/_n0201_inv</twComp><twBEL>host/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>host/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y14.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.131</twDelInfo><twComp>ok1&lt;28&gt;</twComp><twBEL>host/core0/core0/ti_wireupdate</twBEL></twPathDel><twLogDel>0.815</twLogDel><twRouteDel>2.103</twRouteDel><twTotDel>2.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_wireupdate</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.169</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/des_running (SLICE_X11Y11.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstOffIn anchorID="180" twDataPathType="twDataPathMinDelay"><twSlack>8.996</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/des_running</twDest><twClkDel>1.164</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/des_running</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y12.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y12.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/edna_10</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y11.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>host/core0/core0/a0/edna_12</twComp><twBEL>host/core0/core0/a0/des_running</twBEL></twPathDel><twLogDel>1.115</twLogDel><twRouteDel>1.820</twRouteDel><twTotDel>2.935</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/des_running</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.991</twRouteDel><twTotDel>1.164</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/edna_12 (SLICE_X11Y11.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstOffIn anchorID="182" twDataPathType="twDataPathMinDelay"><twSlack>8.997</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/edna_12</twDest><twClkDel>1.164</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y12.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y12.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/edna_10</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y11.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>host/core0/core0/a0/edna_12</twComp><twBEL>host/core0/core0/a0/edna_12</twBEL></twPathDel><twLogDel>1.116</twLogDel><twRouteDel>1.820</twRouteDel><twTotDel>2.936</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.991</twRouteDel><twTotDel>1.164</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="183" twConstType="OFFSETINDELAY" ><twConstHead uID="15"><twConstName UCFConstName="NET &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.001</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_5 (SLICE_X1Y67.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twConstOffIn anchorID="185" twDataPathType="twDataPathMaxDelay"><twSlack>3.329</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_5</twDest><twClkDel>1.341</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/cycle&lt;5&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.561</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/a0/valid</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">5.263</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>host/core0/core0/a0/d0/cycle&lt;5&gt;</twComp><twBEL>host/core0/core0/a0/d0/cycle_5</twBEL></twPathDel><twLogDel>2.243</twLogDel><twRouteDel>8.824</twRouteDel><twTotDel>11.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.094</twRouteDel><twTotDel>1.341</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_2 (SLICE_X1Y67.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twConstOffIn anchorID="187" twDataPathType="twDataPathMaxDelay"><twSlack>3.344</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_2</twDest><twClkDel>1.341</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/cycle&lt;5&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.561</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/a0/valid</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">5.263</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.334</twDelInfo><twComp>host/core0/core0/a0/d0/cycle&lt;5&gt;</twComp><twBEL>host/core0/core0/a0/d0/cycle_2</twBEL></twPathDel><twLogDel>2.228</twLogDel><twRouteDel>8.824</twRouteDel><twTotDel>11.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.094</twRouteDel><twTotDel>1.341</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/cycle_3 (SLICE_X1Y67.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twConstOffIn anchorID="189" twDataPathType="twDataPathMaxDelay"><twSlack>3.354</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/cycle_3</twDest><twClkDel>1.341</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/cycle&lt;5&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.561</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/a0/valid</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">5.263</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.324</twDelInfo><twComp>host/core0/core0/a0/d0/cycle&lt;5&gt;</twComp><twBEL>host/core0/core0/a0/d0/cycle_3</twBEL></twPathDel><twLogDel>2.218</twLogDel><twRouteDel>8.824</twRouteDel><twTotDel>11.042</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/cycle_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.094</twRouteDel><twTotDel>1.341</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_wireupdate (SLICE_X17Y14.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="190"><twConstOffIn anchorID="191" twDataPathType="twDataPathMinDelay"><twSlack>8.838</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_wireupdate</twDest><twClkDel>1.169</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;28&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_wireupdate</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.804</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>ok1&lt;28&gt;</twComp><twBEL>host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11</twBEL><twBEL>host/core0/core0/ti_wireupdate</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.804</twRouteDel><twTotDel>2.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_wireupdate</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.169</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_wireupdate (SLICE_X17Y14.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="192"><twConstOffIn anchorID="193" twDataPathType="twDataPathMinDelay"><twSlack>8.972</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_wireupdate</twDest><twClkDel>1.169</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;28&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_wireupdate</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y14.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.925</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y14.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>host/core0/core0/_n0201_inv</twComp><twBEL>host/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>host/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y14.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.131</twDelInfo><twComp>ok1&lt;28&gt;</twComp><twBEL>host/core0/core0/ti_wireupdate</twBEL></twPathDel><twLogDel>0.815</twLogDel><twRouteDel>2.101</twRouteDel><twTotDel>2.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_wireupdate</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.169</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/des_running (SLICE_X11Y11.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstOffIn anchorID="195" twDataPathType="twDataPathMinDelay"><twSlack>8.985</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/des_running</twDest><twClkDel>1.164</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_12</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/des_running</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y12.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y12.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/a0/edna_10</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y11.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>host/core0/core0/a0/edna_12</twComp><twBEL>host/core0/core0/a0/des_running</twBEL></twPathDel><twLogDel>1.115</twLogDel><twRouteDel>1.809</twRouteDel><twTotDel>2.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/des_running</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.991</twRouteDel><twTotDel>1.164</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="196" twConstType="OFFSETINDELAY" ><twConstHead uID="16"><twConstName UCFConstName="NET &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.652</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X22Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstOffIn anchorID="198" twDataPathType="twDataPathMaxDelay"><twSlack>8.478</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>1.350</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd16</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.160</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.203</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>2.364</twLogDel><twRouteDel>4.363</twRouteDel><twTotDel>6.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.103</twRouteDel><twTotDel>1.350</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y12.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstOffIn anchorID="200" twDataPathType="twDataPathMaxDelay"><twSlack>8.678</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>1.349</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.160</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.137</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y12.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.413</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>2.229</twLogDel><twRouteDel>4.297</twRouteDel><twTotDel>6.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.427</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.102</twRouteDel><twTotDel>1.349</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X20Y12.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="201"><twConstOffIn anchorID="202" twDataPathType="twDataPathMaxDelay"><twSlack>9.013</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>1.348</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.160</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.755</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y12.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.381</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>2.275</twLogDel><twRouteDel>3.915</twRouteDel><twTotDel>6.190</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.101</twRouteDel><twTotDel>1.348</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X23Y12.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="203"><twConstOffIn anchorID="204" twDataPathType="twDataPathMinDelay"><twSlack>7.844</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>1.167</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd9</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.485</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y12.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.131</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.788</twLogDel><twRouteDel>1.798</twRouteDel><twTotDel>2.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.994</twRouteDel><twTotDel>1.167</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X20Y12.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twConstOffIn anchorID="206" twDataPathType="twDataPathMinDelay"><twSlack>8.053</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>1.168</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.485</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y12.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>0.967</twLogDel><twRouteDel>1.829</twRouteDel><twTotDel>2.796</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.995</twRouteDel><twTotDel>1.168</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y12.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstOffIn anchorID="208" twDataPathType="twDataPathMinDelay"><twSlack>8.100</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>1.169</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.485</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y12.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.128</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>2.053</twRouteDel><twTotDel>2.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.169</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="209" twConstType="OFFSETINDELAY" ><twConstHead uID="17"><twConstName UCFConstName="NET &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.797</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X21Y10.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="210"><twConstOffIn anchorID="211" twDataPathType="twDataPathMaxDelay"><twSlack>8.333</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd17</twDest><twClkDel>1.343</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd7</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.475</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.320</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In4</twBEL><twBEL>host/core0/core0/state_FSM_FFd17</twBEL></twPathDel><twLogDel>2.417</twLogDel><twRouteDel>4.448</twRouteDel><twTotDel>6.865</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.096</twRouteDel><twTotDel>1.343</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X22Y15.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="212"><twConstOffIn anchorID="213" twDataPathType="twDataPathMaxDelay"><twSlack>8.836</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>1.350</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd16</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>3</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.475</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.759</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In1_rt</twBEL><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>2.135</twLogDel><twRouteDel>4.234</twRouteDel><twTotDel>6.369</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.103</twRouteDel><twTotDel>1.350</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X20Y12.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="214"><twConstOffIn anchorID="215" twDataPathType="twDataPathMaxDelay"><twSlack>9.239</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>1.348</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.372</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.662</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y12.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>4.034</twRouteDel><twTotDel>5.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.101</twRouteDel><twTotDel>1.348</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y12.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="216"><twConstOffIn anchorID="217" twDataPathType="twDataPathMinDelay"><twSlack>7.867</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>1.169</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.633</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.633</twRouteDel><twTotDel>2.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.169</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X23Y12.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstOffIn anchorID="219" twDataPathType="twDataPathMinDelay"><twSlack>7.946</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>1.167</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd9</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.710</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.710</twRouteDel><twTotDel>2.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.994</twRouteDel><twTotDel>1.167</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X20Y12.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstOffIn anchorID="221" twDataPathType="twDataPathMinDelay"><twSlack>8.156</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>1.168</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.633</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14-In1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y12.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>0.967</twLogDel><twRouteDel>1.932</twRouteDel><twTotDel>2.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.995</twRouteDel><twTotDel>1.168</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="222" twConstType="OFFSETINDELAY" ><twConstHead uID="18"><twConstName UCFConstName="NET &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.256</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X21Y10.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="223"><twConstOffIn anchorID="224" twDataPathType="twDataPathMaxDelay"><twSlack>6.874</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd17</twDest><twClkDel>1.343</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd7</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.934</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.320</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In4</twBEL><twBEL>host/core0/core0/state_FSM_FFd17</twBEL></twPathDel><twLogDel>2.417</twLogDel><twRouteDel>5.907</twRouteDel><twTotDel>8.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.096</twRouteDel><twTotDel>1.343</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X22Y15.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="225"><twConstOffIn anchorID="226" twDataPathType="twDataPathMaxDelay"><twSlack>7.377</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>1.350</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd16</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>3</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.934</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.759</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In1_rt</twBEL><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>2.135</twLogDel><twRouteDel>5.693</twRouteDel><twTotDel>7.828</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.103</twRouteDel><twTotDel>1.350</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X20Y12.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="227"><twConstOffIn anchorID="228" twDataPathType="twDataPathMaxDelay"><twSlack>7.838</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>1.348</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.773</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.662</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y12.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>5.435</twRouteDel><twTotDel>7.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.101</twRouteDel><twTotDel>1.348</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y12.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="229"><twConstOffIn anchorID="230" twDataPathType="twDataPathMinDelay"><twSlack>8.823</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>1.169</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd6</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.589</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.589</twRouteDel><twTotDel>3.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.169</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X23Y12.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="231"><twConstOffIn anchorID="232" twDataPathType="twDataPathMinDelay"><twSlack>8.902</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>1.167</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd9</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.666</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.666</twRouteDel><twTotDel>3.644</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.994</twRouteDel><twTotDel>1.167</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X20Y12.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twConstOffIn anchorID="234" twDataPathType="twDataPathMinDelay"><twSlack>9.112</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>1.168</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp1250.IMUX.4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y12.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.589</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/state_FSM_FFd6</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14-In1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y12.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>0.967</twLogDel><twRouteDel>2.888</twRouteDel><twTotDel>3.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.CLK</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.995</twRouteDel><twTotDel>1.168</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="235" twConstType="OFFSETINDELAY" ><twConstHead uID="19"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>16</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.721</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[5].fdrein0 (ILOGIC_X20Y0.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="236"><twConstOffIn anchorID="237" twDataPathType="twDataPathMaxDelay"><twSlack>4.109</twSlack><twSrc BELType="PAD">hi_inout&lt;5&gt;</twSrc><twDest BELType="FF">host/delays[5].fdrein0</twDest><twClkDel>1.885</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;5&gt;</twClkDest><twOff>9.830</twOff><twOffSrc>hi_inout&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_inout&lt;5&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>V15.PAD</twSrcSite><twPathDel><twSite>V15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_inout&lt;5&gt;</twComp><twBEL>hi_inout&lt;5&gt;</twBEL><twBEL>host/delays[5].iobf0/IBUF</twBEL><twBEL>ProtoComp1246.IMUX.5</twBEL></twPathDel><twPathDel><twSite>IODELAY_X20Y0.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>host/iobf0_hi_datain&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X20Y0.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">5.082</twDelInfo><twComp>host/delays[5].iodelay_inst</twComp><twBEL>host/delays[5].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y0.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>host/iodly0_datain&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X20Y0.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>host/hi_datain&lt;5&gt;</twComp><twBEL>ProtoComp1324.D2OFFBYP_SRC.5</twBEL><twBEL>host/delays[5].fdrein0</twBEL></twPathDel><twLogDel>7.171</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>7.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>97.8</twPctLog><twPctRoute>2.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.638</twRouteDel><twTotDel>1.885</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[15].fdrein0 (ILOGIC_X25Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="238"><twConstOffIn anchorID="239" twDataPathType="twDataPathMaxDelay"><twSlack>4.109</twSlack><twSrc BELType="PAD">hi_inout&lt;15&gt;</twSrc><twDest BELType="FF">host/delays[15].fdrein0</twDest><twClkDel>1.885</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;15&gt;</twClkDest><twOff>9.830</twOff><twOffSrc>hi_inout&lt;15&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_inout&lt;15&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>AA20.PAD</twSrcSite><twPathDel><twSite>AA20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_inout&lt;15&gt;</twComp><twBEL>hi_inout&lt;15&gt;</twBEL><twBEL>host/delays[15].iobf0/IBUF</twBEL><twBEL>ProtoComp1246.IMUX.16</twBEL></twPathDel><twPathDel><twSite>IODELAY_X25Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>host/iobf0_hi_datain&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X25Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">5.082</twDelInfo><twComp>host/delays[15].iodelay_inst</twComp><twBEL>host/delays[15].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>host/iodly0_datain&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>host/hi_datain&lt;15&gt;</twComp><twBEL>ProtoComp1324.D2OFFBYP_SRC.15</twBEL><twBEL>host/delays[15].fdrein0</twBEL></twPathDel><twLogDel>7.171</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>7.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>97.8</twPctLog><twPctRoute>2.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.638</twRouteDel><twTotDel>1.885</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[6].fdrein0 (ILOGIC_X1Y0.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="240"><twConstOffIn anchorID="241" twDataPathType="twDataPathMaxDelay"><twSlack>4.131</twSlack><twSrc BELType="PAD">hi_inout&lt;6&gt;</twSrc><twDest BELType="FF">host/delays[6].fdrein0</twDest><twClkDel>1.907</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;6&gt;</twClkDest><twOff>9.830</twOff><twOffSrc>hi_inout&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_inout&lt;6&gt;</twSrc><twDest BELType='FF'>host/delays[6].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>AB2.PAD</twSrcSite><twPathDel><twSite>AB2.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_inout&lt;6&gt;</twComp><twBEL>hi_inout&lt;6&gt;</twBEL><twBEL>host/delays[6].iobf0/IBUF</twBEL><twBEL>ProtoComp1246.IMUX.6</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y0.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>host/iobf0_hi_datain&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y0.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">5.082</twDelInfo><twComp>host/delays[6].iodelay_inst</twComp><twBEL>host/delays[6].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y0.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>host/iodly0_datain&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y0.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>host/hi_datain&lt;6&gt;</twComp><twBEL>ProtoComp1324.D2OFFBYP_SRC.6</twBEL><twBEL>host/delays[6].fdrein0</twBEL></twPathDel><twLogDel>7.171</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>7.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>97.8</twPctLog><twPctRoute>2.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[6].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.660</twRouteDel><twTotDel>1.907</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[8].fdrein0 (ILOGIC_X8Y3.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="242"><twConstOffIn anchorID="243" twDataPathType="twDataPathMinDelay"><twSlack>0.471</twSlack><twSrc BELType="PAD">hi_inout&lt;8&gt;</twSrc><twDest BELType="FF">host/delays[8].fdrein0</twDest><twClkDel>1.429</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;8&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>hi_inout&lt;8&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_inout&lt;8&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y7.PAD</twSrcSite><twPathDel><twSite>Y7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_inout&lt;8&gt;</twComp><twBEL>hi_inout&lt;8&gt;</twBEL><twBEL>host/delays[8].iobf0/IBUF</twBEL><twBEL>ProtoComp1246.IMUX.8</twBEL></twPathDel><twPathDel><twSite>IODELAY_X8Y3.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>host/iobf0_hi_datain&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X8Y3.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/delays[8].iodelay_inst</twComp><twBEL>host/delays[8].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X8Y3.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>host/iodly0_datain&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X8Y3.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>host/hi_datain&lt;8&gt;</twComp><twBEL>ProtoComp1324.D2OFFBYP_SRC.8</twBEL><twBEL>host/delays[8].fdrein0</twBEL></twPathDel><twLogDel>2.077</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>2.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>95.5</twPctLog><twPctRoute>4.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X8Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>3.256</twRouteDel><twTotDel>1.429</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[2].fdrein0 (ILOGIC_X14Y3.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="244"><twConstOffIn anchorID="245" twDataPathType="twDataPathMinDelay"><twSlack>0.491</twSlack><twSrc BELType="PAD">hi_inout&lt;2&gt;</twSrc><twDest BELType="FF">host/delays[2].fdrein0</twDest><twClkDel>1.409</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;2&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>hi_inout&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_inout&lt;2&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y13.PAD</twSrcSite><twPathDel><twSite>Y13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_inout&lt;2&gt;</twComp><twBEL>hi_inout&lt;2&gt;</twBEL><twBEL>host/delays[2].iobf0/IBUF</twBEL><twBEL>ProtoComp1246.IMUX.2</twBEL></twPathDel><twPathDel><twSite>IODELAY_X14Y3.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>host/iobf0_hi_datain&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X14Y3.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/delays[2].iodelay_inst</twComp><twBEL>host/delays[2].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X14Y3.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>host/iodly0_datain&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X14Y3.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>host/hi_datain&lt;2&gt;</twComp><twBEL>ProtoComp1324.D2OFFBYP_SRC.2</twBEL><twBEL>host/delays[2].fdrein0</twBEL></twPathDel><twLogDel>2.077</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>2.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>95.5</twPctLog><twPctRoute>4.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X14Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>3.236</twRouteDel><twTotDel>1.409</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[3].fdrein0 (ILOGIC_X20Y2.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="246"><twConstOffIn anchorID="247" twDataPathType="twDataPathMinDelay"><twSlack>0.491</twSlack><twSrc BELType="PAD">hi_inout&lt;3&gt;</twSrc><twDest BELType="FF">host/delays[3].fdrein0</twDest><twClkDel>1.407</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;3&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>hi_inout&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_inout&lt;3&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>AB18.PAD</twSrcSite><twPathDel><twSite>AB18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_inout&lt;3&gt;</twComp><twBEL>hi_inout&lt;3&gt;</twBEL><twBEL>host/delays[3].iobf0/IBUF</twBEL><twBEL>ProtoComp1246.IMUX.3</twBEL></twPathDel><twPathDel><twSite>IODELAY_X20Y2.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>host/iobf0_hi_datain&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X20Y2.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/delays[3].iodelay_inst</twComp><twBEL>host/delays[3].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y2.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>host/iodly0_datain&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X20Y2.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>host/hi_datain&lt;3&gt;</twComp><twBEL>ProtoComp1324.D2OFFBYP_SRC.3</twBEL><twBEL>host/delays[3].fdrein0</twBEL></twPathDel><twLogDel>2.077</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>2.173</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>95.6</twPctLog><twPctRoute>4.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>3.234</twRouteDel><twTotDel>1.407</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="248" twConstType="OFFSETOUTDELAY" ><twConstHead uID="20"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.778</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;8&gt; (Y7.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="249"><twConstOffOut anchorID="250" twDataPathType="twDataPathMaxDelay"><twSlack>4.852</twSlack><twSrc BELType="FF">host/delays[8].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;8&gt;</twDest><twClkDel>2.263</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;8&gt;</twClkDest><twDataDel>4.240</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;8&gt;</twDataSrc><twDataDest>hi_inout&lt;8&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X8Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>2.263</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[8].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;8&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X8Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X8Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;8&gt;</twComp><twBEL>host/delays[8].fdreout0</twBEL></twPathDel><twPathDel><twSite>Y7.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>Y7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;8&gt;</twComp><twBEL>host/delays[8].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;8&gt;</twBEL></twPathDel><twLogDel>3.802</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>4.240</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="251"><twConstOffOut anchorID="252" twDataPathType="twDataPathMaxDelay"><twSlack>5.233</twSlack><twSrc BELType="FF">host/delays[8].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;8&gt;</twDest><twClkDel>2.263</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;8&gt;</twClkDest><twDataDel>3.859</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;8&gt;</twDataSrc><twDataDest>hi_inout&lt;8&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X8Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>2.263</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[8].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;8&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X8Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X8Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;8&gt;</twComp><twBEL>host/delays[8].fdreout1</twBEL></twPathDel><twPathDel><twSite>Y7.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout1_hi_drive&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>Y7.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;8&gt;</twComp><twBEL>host/delays[8].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;8&gt;</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.859</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;2&gt; (Y13.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="253"><twConstOffOut anchorID="254" twDataPathType="twDataPathMaxDelay"><twSlack>4.872</twSlack><twSrc BELType="FF">host/delays[2].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;2&gt;</twDest><twClkDel>2.243</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;2&gt;</twClkDest><twDataDel>4.240</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;2&gt;</twDataSrc><twDataDest>hi_inout&lt;2&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">2.383</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.755</twRouteDel><twTotDel>2.243</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[2].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X14Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X14Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout0</twBEL></twPathDel><twPathDel><twSite>Y13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>Y13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;2&gt;</twComp><twBEL>host/delays[2].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;2&gt;</twBEL></twPathDel><twLogDel>3.802</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>4.240</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="255"><twConstOffOut anchorID="256" twDataPathType="twDataPathMaxDelay"><twSlack>5.253</twSlack><twSrc BELType="FF">host/delays[2].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;2&gt;</twDest><twClkDel>2.243</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;2&gt;</twClkDest><twDataDel>3.859</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;2&gt;</twDataSrc><twDataDest>hi_inout&lt;2&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">2.383</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.755</twRouteDel><twTotDel>2.243</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[2].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X14Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X14Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout1</twBEL></twPathDel><twPathDel><twSite>Y13.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout1_hi_drive&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>Y13.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;2&gt;</twComp><twBEL>host/delays[2].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;2&gt;</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.859</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;3&gt; (AB18.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="257"><twConstOffOut anchorID="258" twDataPathType="twDataPathMaxDelay"><twSlack>4.874</twSlack><twSrc BELType="FF">host/delays[3].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;3&gt;</twDest><twClkDel>2.241</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;3&gt;</twClkDest><twDataDel>4.240</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;3&gt;</twDataSrc><twDataDest>hi_inout&lt;3&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.753</twRouteDel><twTotDel>2.241</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[3].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout0</twBEL></twPathDel><twPathDel><twSite>AB18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>AB18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;3&gt;</twComp><twBEL>host/delays[3].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;3&gt;</twBEL></twPathDel><twLogDel>3.802</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>4.240</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="259"><twConstOffOut anchorID="260" twDataPathType="twDataPathMaxDelay"><twSlack>5.255</twSlack><twSrc BELType="FF">host/delays[3].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;3&gt;</twDest><twClkDel>2.241</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;3&gt;</twClkDest><twDataDel>3.859</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;3&gt;</twDataSrc><twDataDest>hi_inout&lt;3&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.753</twRouteDel><twTotDel>2.241</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[3].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y2.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout1</twBEL></twPathDel><twPathDel><twSite>AB18.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout1_hi_drive&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>AB18.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;3&gt;</twComp><twBEL>host/delays[3].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;3&gt;</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.859</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;15&gt; (AA20.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="261"><twConstOffOut anchorID="262" twDataPathType="twDataPathMinDelay"><twSlack>3.051</twSlack><twSrc BELType="FF">host/delays[15].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;15&gt;</twDest><twClkDel>1.326</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;15&gt;</twClkDest><twDataDel>2.000</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;15&gt;</twDataSrc><twDataDest>hi_inout&lt;15&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>3.026</twRouteDel><twTotDel>1.326</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[15].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;15&gt;</twComp><twBEL>host/delays[15].fdreout0</twBEL></twPathDel><twPathDel><twSite>AA20.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;15&gt;</twComp><twBEL>host/delays[15].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;15&gt;</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>2.000</twTotDel><twPctLog>86.6</twPctLog><twPctRoute>13.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="263"><twConstOffOut anchorID="264" twDataPathType="twDataPathMinDelay"><twSlack>2.943</twSlack><twSrc BELType="FF">host/delays[15].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;15&gt;</twDest><twClkDel>1.326</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;15&gt;</twClkDest><twDataDel>1.892</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;15&gt;</twDataSrc><twDataDest>hi_inout&lt;15&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>3.026</twRouteDel><twTotDel>1.326</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[15].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;15&gt;</twComp><twBEL>host/delays[15].fdreout1</twBEL></twPathDel><twPathDel><twSite>AA20.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout1_hi_drive&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;15&gt;</twComp><twBEL>host/delays[15].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;15&gt;</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.892</twTotDel><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;5&gt; (V15.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="265"><twConstOffOut anchorID="266" twDataPathType="twDataPathMinDelay"><twSlack>3.052</twSlack><twSrc BELType="FF">host/delays[5].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;5&gt;</twDest><twClkDel>1.327</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;5&gt;</twClkDest><twDataDel>2.000</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;5&gt;</twDataSrc><twDataDest>hi_inout&lt;5&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.327</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[5].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;5&gt;</twComp><twBEL>host/delays[5].fdreout0</twBEL></twPathDel><twPathDel><twSite>V15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>V15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;5&gt;</twComp><twBEL>host/delays[5].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;5&gt;</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>2.000</twTotDel><twPctLog>86.6</twPctLog><twPctRoute>13.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="267"><twConstOffOut anchorID="268" twDataPathType="twDataPathMinDelay"><twSlack>2.944</twSlack><twSrc BELType="FF">host/delays[5].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;5&gt;</twDest><twClkDel>1.327</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;5&gt;</twClkDest><twDataDel>1.892</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;5&gt;</twDataSrc><twDataDest>hi_inout&lt;5&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.327</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[5].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y0.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;5&gt;</twComp><twBEL>host/delays[5].fdreout1</twBEL></twPathDel><twPathDel><twSite>V15.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout1_hi_drive&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>V15.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;5&gt;</twComp><twBEL>host/delays[5].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;5&gt;</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.892</twTotDel><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;6&gt; (AB2.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="269"><twConstOffOut anchorID="270" twDataPathType="twDataPathMinDelay"><twSlack>3.074</twSlack><twSrc BELType="FF">host/delays[6].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;6&gt;</twDest><twClkDel>1.349</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;6&gt;</twClkDest><twDataDel>2.000</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;6&gt;</twDataSrc><twDataDest>hi_inout&lt;6&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[6].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>3.049</twRouteDel><twTotDel>1.349</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[6].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;6&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X1Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;6&gt;</twComp><twBEL>host/delays[6].fdreout0</twBEL></twPathDel><twPathDel><twSite>AB2.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>AB2.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;6&gt;</twComp><twBEL>host/delays[6].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;6&gt;</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>2.000</twTotDel><twPctLog>86.6</twPctLog><twPctRoute>13.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="271"><twConstOffOut anchorID="272" twDataPathType="twDataPathMinDelay"><twSlack>2.966</twSlack><twSrc BELType="FF">host/delays[6].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;6&gt;</twDest><twClkDel>1.349</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;6&gt;</twClkDest><twDataDel>1.892</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;6&gt;</twDataSrc><twDataDest>hi_inout&lt;6&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;6&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[6].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp1250.IMUX.3</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>587</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>3.049</twRouteDel><twTotDel>1.349</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[6].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;6&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X1Y0.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;6&gt;</twComp><twBEL>host/delays[6].fdreout1</twBEL></twPathDel><twPathDel><twSite>AB2.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout1_hi_drive&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>AB2.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;6&gt;</twComp><twBEL>host/delays[6].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;6&gt;</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.892</twTotDel><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="273"><twConstRollup name="TS_okHostClk" fullName="TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;" type="origin" depth="0" requirement="20.830" prefType="period" actual="16.000" actualRollup="23.063" errors="0" errorRollup="5" items="3" itemsRollup="44044"/><twConstRollup name="TS_host_dcm_clk0" fullName="TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;" type="child" depth="1" requirement="20.830" prefType="period" actual="23.063" actualRollup="N/A" errors="5" errorRollup="0" items="44044" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="274"><twConstRollup name="TS_okSysClk" fullName="TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="6419.000" errors="0" errorRollup="4997" items="0" itemsRollup="8635517790731"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_okSysClk / 0.78125 HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="10.998" actualRollup="N/A" errors="0" errorRollup="0" items="13345" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_okSysClk /         6.25 HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk /         1.5625 HIGH 50%;" type="child" depth="1" requirement="6.400" prefType="period" actual="4108.160" actualRollup="N/A" errors="9" errorRollup="0" items="4332" itemsRollup="0"/><twConstRollup name="TS_variable_freq_clk_generator_inst_clkout_i" fullName="TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_okSysClk / 0.84 HIGH         50%;" type="child" depth="1" requirement="11.905" prefType="period" actual="32.880" actualRollup="N/A" errors="4988" errorRollup="0" items="8635517773054" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="275">3</twUnmetConstCnt><twDataSheet anchorID="276" twNameLen="15"><twSUH2ClkList anchorID="277" twDestWidth="12" twPhaseWidth="7"><twDest>hi_in&lt;0&gt;</twDest><twSUH2Clk ><twSrc>hi_in&lt;1&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.256</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.123</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;2&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.797</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.167</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;3&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.652</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.144</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;4&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.001</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.338</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;5&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.397</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.474</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;6&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.899</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.405</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;7&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.963</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.103</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;0&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;1&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;2&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.662</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.491</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;3&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.662</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.491</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;4&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.664</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.493</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;5&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.550</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;6&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;7&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;8&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.642</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.471</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;9&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;10&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;11&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;12&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;13&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.662</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.491</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;14&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.664</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.493</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;15&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.550</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="278" twDestWidth="12" twPhaseWidth="7"><twSrc>hi_in&lt;0&gt;</twSrc><twClk2Out  twOutPad = "hi_inout&lt;0&gt;" twMinTime = "2.967" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;1&gt;" twMinTime = "2.967" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;2&gt;" twMinTime = "2.996" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.758" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;3&gt;" twMinTime = "2.994" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;4&gt;" twMinTime = "2.994" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;5&gt;" twMinTime = "2.944" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.706" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;6&gt;" twMinTime = "2.966" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.728" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;7&gt;" twMinTime = "2.966" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.728" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;8&gt;" twMinTime = "3.016" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.778" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;9&gt;" twMinTime = "2.966" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.728" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;10&gt;" twMinTime = "2.966" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.728" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;11&gt;" twMinTime = "2.966" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.728" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;12&gt;" twMinTime = "2.966" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.728" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;13&gt;" twMinTime = "2.993" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.755" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;14&gt;" twMinTime = "2.993" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.755" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;15&gt;" twMinTime = "2.943" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.705" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_out&lt;0&gt;" twMinTime = "4.141" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.488" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="279" twDestWidth="7"><twDest>clk1_in</twDest><twClk2SU><twSrc>clk1_in</twSrc><twRiseRise>32.880</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="280" twDestWidth="8"><twDest>hi_in&lt;0&gt;</twDest><twClk2SU><twSrc>hi_in&lt;0&gt;</twSrc><twRiseRise>23.063</twRiseRise><twFallRise>9.019</twFallRise><twRiseFall>7.439</twRiseFall><twFallFall>1.957</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="281" twDestWidth="8" twWorstWindow="8.860" twWorstSetup="9.963" twWorstHold="-1.103" twWorstSetupSlack="3.367" twWorstHoldSlack="8.603" ><twConstName>COMP &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.367" twHoldSlack = "8.603" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.963</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.103</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="282" twDestWidth="8" twWorstWindow="8.494" twWorstSetup="9.899" twWorstHold="-1.405" twWorstSetupSlack="3.431" twWorstHoldSlack="8.905" ><twConstName>COMP &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.431" twHoldSlack = "8.905" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.899</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.405</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="283" twDestWidth="8" twWorstWindow="8.923" twWorstSetup="10.397" twWorstHold="-1.474" twWorstSetupSlack="2.933" twWorstHoldSlack="8.974" ><twConstName>COMP &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.933" twHoldSlack = "8.974" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.397</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.474</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="284" twDestWidth="8" twWorstWindow="8.663" twWorstSetup="10.001" twWorstHold="-1.338" twWorstSetupSlack="3.329" twWorstHoldSlack="8.838" ><twConstName>COMP &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.329" twHoldSlack = "8.838" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.001</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.338</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="285" twDestWidth="8" twWorstWindow="4.508" twWorstSetup="5.652" twWorstHold="-1.144" twWorstSetupSlack="8.478" twWorstHoldSlack="7.844" ><twConstName>COMP &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "8.478" twHoldSlack = "7.844" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.652</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.144</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="286" twDestWidth="8" twWorstWindow="4.630" twWorstSetup="5.797" twWorstHold="-1.167" twWorstSetupSlack="8.333" twWorstHoldSlack="7.867" ><twConstName>COMP &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "8.333" twHoldSlack = "7.867" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.797</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.167</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="287" twDestWidth="8" twWorstWindow="5.133" twWorstSetup="7.256" twWorstHold="-2.123" twWorstSetupSlack="6.874" twWorstHoldSlack="8.823" ><twConstName>COMP &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "6.874" twHoldSlack = "8.823" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.256</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.123</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="288" twDestWidth="12" twWorstWindow="5.250" twWorstSetup="5.721" twWorstHold="-0.471" twWorstSetupSlack="4.109" twWorstHoldSlack="0.471" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_inout&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.132" twHoldSlack = "0.527" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.132" twHoldSlack = "0.527" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.168" twHoldSlack = "0.491" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.662</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.491</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.168" twHoldSlack = "0.491" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.662</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.491</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.166" twHoldSlack = "0.493" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.664</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.493</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.109" twHoldSlack = "0.550" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.550</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.131" twHoldSlack = "0.528" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.131" twHoldSlack = "0.528" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;8&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.188" twHoldSlack = "0.471" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.642</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.471</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;9&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.131" twHoldSlack = "0.528" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;10&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.131" twHoldSlack = "0.528" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;11&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.131" twHoldSlack = "0.528" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;12&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.131" twHoldSlack = "0.528" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;13&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.168" twHoldSlack = "0.491" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.662</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.491</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;14&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.166" twHoldSlack = "0.493" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.664</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.493</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;15&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.109" twHoldSlack = "0.550" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.550</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="289" twDestWidth="9" twMinSlack="3.442" twMaxSlack="3.442" twRelSkew="0.000" ><twConstName>COMP &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "hi_out&lt;0&gt;" twSlack = "8.488" twMaxDelayCrnr="f" twMinDelay = "4.141" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="290" twDestWidth="12" twMinSlack="4.852" twMaxSlack="4.925" twRelSkew="0.073" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "hi_inout&lt;0&gt;" twSlack = "6.729" twMaxDelayCrnr="f" twMinDelay = "2.967" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;1&gt;" twSlack = "6.729" twMaxDelayCrnr="f" twMinDelay = "2.967" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;2&gt;" twSlack = "6.758" twMaxDelayCrnr="f" twMinDelay = "2.996" twMinDelayCrnr="t" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;3&gt;" twSlack = "6.756" twMaxDelayCrnr="f" twMinDelay = "2.994" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;4&gt;" twSlack = "6.756" twMaxDelayCrnr="f" twMinDelay = "2.994" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;5&gt;" twSlack = "6.706" twMaxDelayCrnr="f" twMinDelay = "2.944" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;6&gt;" twSlack = "6.728" twMaxDelayCrnr="f" twMinDelay = "2.966" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;7&gt;" twSlack = "6.728" twMaxDelayCrnr="f" twMinDelay = "2.966" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;8&gt;" twSlack = "6.778" twMaxDelayCrnr="f" twMinDelay = "3.016" twMinDelayCrnr="t" twRelSkew = "0.073" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;9&gt;" twSlack = "6.728" twMaxDelayCrnr="f" twMinDelay = "2.966" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;10&gt;" twSlack = "6.728" twMaxDelayCrnr="f" twMinDelay = "2.966" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;11&gt;" twSlack = "6.728" twMaxDelayCrnr="f" twMinDelay = "2.966" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;12&gt;" twSlack = "6.728" twMaxDelayCrnr="f" twMinDelay = "2.966" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;13&gt;" twSlack = "6.755" twMaxDelayCrnr="f" twMinDelay = "2.993" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;14&gt;" twSlack = "6.755" twMaxDelayCrnr="f" twMinDelay = "2.993" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;15&gt;" twSlack = "6.705" twMaxDelayCrnr="f" twMinDelay = "2.943" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="291"><twErrCnt>5002</twErrCnt><twScore>30656785</twScore><twSetupScore>30624610</twSetupScore><twHoldScore>32175</twHoldScore><twConstCov><twPathCnt>8635517835837</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>79375</twConnCnt></twConstCov><twStats anchorID="292"><twMinPer>4108.160</twMinPer><twFootnote number="1" /><twMaxFreq>0.243</twMaxFreq><twMinInBeforeClk>10.397</twMinInBeforeClk><twMinOutAfterClk>8.488</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Oct 11 19:25:40 2019 </twTimestamp></twFoot><twClientInfo anchorID="293"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 631 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
