module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    wire sel;
    wire [15:0] j;
    wire [15:0] k;
    add16 instance1 (.a(a[15:0]), .b(b[15:0]), .cin(0), .sum(sum[15:0]), .cout(sel));
    add16 instance2 (.a(a[31:16]), .b(b[31:16]), .cin(0), .sum(j));
    add16 instance3 (.a(a[31:16]), .b(b[31:16]), .cin(1), .sum(k));
    
    always @(*)
        case(sel)
            1'b0: sum[31:16] = j;
            1'b1: sum[31:16] = k;
        endcase 
endmodule