#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026260fb14d0 .scope module, "testbench_bucket_sort" "testbench_bucket_sort" 2 3;
 .timescale -9 -12;
v00000262610db840_0 .var/i "addr", 31 0;
v00000262610dab20_0 .var "clk", 0 0;
v00000262610da580_0 .var/i "i", 31 0;
v00000262610da440_0 .var/i "instr_count", 31 0;
v00000262610dabc0_0 .var/i "j", 31 0;
v00000262610db7a0_0 .var "reset", 0 0;
S_0000026260fafc10 .scope module, "uut" "iitk_mini_mips" 2 11, 3 1 0, S_0000026260fb14d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0000026260f92340 .functor AND 1, v0000026260fa8c90_0, L_00000262610da9e0, C4<1>, C4<1>;
v00000262610d9e70_0 .net *"_ivl_10", 31 0, L_00000262610da080;  1 drivers
v00000262610d96f0_0 .net *"_ivl_20", 31 0, L_00000262610da120;  1 drivers
L_00000262610dc1b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000262610d8f70_0 .net *"_ivl_27", 0 0, L_00000262610dc1b0;  1 drivers
v00000262610d9b50_0 .net *"_ivl_36", 0 0, L_00000262610db160;  1 drivers
v00000262610d86b0_0 .net *"_ivl_37", 15 0, L_00000262610db200;  1 drivers
v00000262610d9830_0 .net *"_ivl_40", 15 0, L_00000262610da300;  1 drivers
v00000262610d9d30_0 .net *"_ivl_44", 4 0, L_00000262610da3a0;  1 drivers
v00000262610d9470_0 .net *"_ivl_46", 4 0, L_00000262610da620;  1 drivers
v00000262610d9f10_0 .net *"_ivl_50", 3 0, L_00000262610da800;  1 drivers
v00000262610d8cf0_0 .net *"_ivl_52", 25 0, L_00000262610da940;  1 drivers
L_00000262610dc288 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262610d8070_0 .net/2u *"_ivl_53", 1 0, L_00000262610dc288;  1 drivers
v00000262610d9650_0 .net *"_ivl_55", 31 0, L_0000026261135f50;  1 drivers
v00000262610d9010_0 .net *"_ivl_57", 0 0, L_0000026260f92340;  1 drivers
v00000262610d90b0_0 .net *"_ivl_59", 31 0, L_00000262611357d0;  1 drivers
v00000262610d8c50_0 .net *"_ivl_61", 29 0, L_00000262611345b0;  1 drivers
L_00000262610dc2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262610d8430_0 .net *"_ivl_63", 1 0, L_00000262610dc2d0;  1 drivers
v00000262610d8890_0 .net *"_ivl_65", 31 0, L_0000026261134bf0;  1 drivers
L_00000262610dc318 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000262610d8a70_0 .net/2u *"_ivl_67", 31 0, L_00000262610dc318;  1 drivers
v00000262610d9290_0 .net *"_ivl_69", 31 0, L_0000026261134650;  1 drivers
v00000262610d8d90_0 .net *"_ivl_71", 31 0, L_0000026261134470;  1 drivers
v00000262610d9a10_0 .net "alu_control", 3 0, v0000026260fa6fd0_0;  1 drivers
v00000262610d9150_0 .net "alu_op", 0 0, L_00000262610db980;  1 drivers
v00000262610d8610_0 .net "alu_result", 31 0, v0000026260fa7cf0_0;  1 drivers
v00000262610d98d0_0 .net "alu_src", 0 0, v0000026260fa79d0_0;  1 drivers
v00000262610d8b10_0 .net "branch", 0 0, v0000026260fa8c90_0;  1 drivers
v00000262610d91f0_0 .net "clk", 0 0, v00000262610dab20_0;  1 drivers
v00000262610d84d0_0 .net "fp_compare_result", 0 0, v0000026260fa7ed0_0;  1 drivers
v00000262610d9330_0 .net "fp_operation", 0 0, v0000026260fa7d90_0;  1 drivers
v00000262610d8750_0 .net "fp_read_data1", 31 0, L_0000026260f927a0;  1 drivers
v00000262610d87f0_0 .net "fp_read_data2", 31 0, L_0000026260f91a10;  1 drivers
v00000262610d8930_0 .net "fp_reg_read", 0 0, v0000026260fa7f70_0;  1 drivers
v00000262610d93d0_0 .net "fp_reg_write", 0 0, v0000026260fa71b0_0;  1 drivers
v00000262610d89d0_0 .net "instruction", 31 0, L_0000026260f92110;  1 drivers
v00000262610d9bf0_0 .net "jump", 0 0, v0000026260fa8330_0;  1 drivers
v00000262610d9c90_0 .net "mem_data", 31 0, L_00000262610dac60;  1 drivers
v00000262610d8bb0_0 .net "mem_read", 0 0, v0000026260fa8290_0;  1 drivers
v00000262610d8250_0 .net "mem_to_reg", 0 0, v0000026260fa72f0_0;  1 drivers
v00000262610d81b0_0 .net "mem_write", 0 0, v0000026260fa7a70_0;  1 drivers
v00000262610d9510_0 .net "move_cpu_to_fp", 0 0, v0000026260fa8a10_0;  1 drivers
v00000262610d9dd0_0 .net "move_fp_to_cpu", 0 0, v0000026260fa7250_0;  1 drivers
v00000262610d9790_0 .net "pc_in", 31 0, L_0000026261134790;  1 drivers
v00000262610d8110_0 .net "pc_out", 31 0, v00000262610d7960_0;  1 drivers
v00000262610d95b0_0 .net "read_data1", 31 0, L_0000026260f92730;  1 drivers
v00000262610d9970_0 .net "read_data2", 31 0, L_0000026260f91c40;  1 drivers
v00000262610d82f0_0 .net "reg_dst", 0 0, v0000026260fa6e90_0;  1 drivers
v00000262610d8390_0 .net "reg_write", 0 0, v0000026260fa7610_0;  1 drivers
v00000262610d8570_0 .net "reset", 0 0, v00000262610db7a0_0;  1 drivers
v00000262610db520_0 .net "sign_ext_imm", 31 0, L_00000262610db2a0;  1 drivers
v00000262610db700_0 .net "write_reg", 4 0, L_00000262610da760;  1 drivers
v00000262610daa80_0 .net "zero", 0 0, L_00000262610da9e0;  1 drivers
L_00000262610dad00 .part L_0000026260f92110, 26, 6;
L_00000262610db3e0 .part L_0000026260f92110, 0, 6;
L_00000262610db980 .part v0000026260fa8470_0, 0, 1;
L_00000262610dbe80 .part L_0000026260f92110, 21, 5;
L_00000262610dada0 .part L_0000026260f92110, 16, 5;
L_00000262610da080 .functor MUXZ 32, v0000026260fa7cf0_0, L_00000262610dac60, v0000026260fa72f0_0, C4<>;
L_00000262610dbb60 .functor MUXZ 32, L_00000262610da080, L_0000026260f927a0, v0000026260fa7250_0, C4<>;
L_00000262610dbde0 .part L_0000026260f92110, 11, 5;
L_00000262610dbd40 .part L_0000026260f92110, 16, 5;
L_00000262610da260 .part L_0000026260f92110, 6, 5;
L_00000262610da120 .functor MUXZ 32, v0000026260fa7cf0_0, L_00000262610dac60, v0000026260fa8290_0, C4<>;
L_00000262610db8e0 .functor MUXZ 32, L_00000262610da120, L_0000026260f92730, v0000026260fa8a10_0, C4<>;
L_00000262610daee0 .concat [ 1 1 0 0], L_00000262610db980, L_00000262610dc1b0;
L_00000262610da1c0 .part L_0000026260f92110, 0, 6;
L_00000262610dae40 .functor MUXZ 32, L_0000026260f91c40, L_00000262610db2a0, v0000026260fa79d0_0, C4<>;
L_00000262610db480 .functor MUXZ 32, L_0000026260f91c40, L_0000026260f927a0, v0000026260fa7f70_0, C4<>;
L_00000262610db160 .part L_0000026260f92110, 15, 1;
LS_00000262610db200_0_0 .concat [ 1 1 1 1], L_00000262610db160, L_00000262610db160, L_00000262610db160, L_00000262610db160;
LS_00000262610db200_0_4 .concat [ 1 1 1 1], L_00000262610db160, L_00000262610db160, L_00000262610db160, L_00000262610db160;
LS_00000262610db200_0_8 .concat [ 1 1 1 1], L_00000262610db160, L_00000262610db160, L_00000262610db160, L_00000262610db160;
LS_00000262610db200_0_12 .concat [ 1 1 1 1], L_00000262610db160, L_00000262610db160, L_00000262610db160, L_00000262610db160;
L_00000262610db200 .concat [ 4 4 4 4], LS_00000262610db200_0_0, LS_00000262610db200_0_4, LS_00000262610db200_0_8, LS_00000262610db200_0_12;
L_00000262610da300 .part L_0000026260f92110, 0, 16;
L_00000262610db2a0 .concat [ 16 16 0 0], L_00000262610da300, L_00000262610db200;
L_00000262610da3a0 .part L_0000026260f92110, 11, 5;
L_00000262610da620 .part L_0000026260f92110, 16, 5;
L_00000262610da760 .functor MUXZ 5, L_00000262610da620, L_00000262610da3a0, v0000026260fa6e90_0, C4<>;
L_00000262610da800 .part v00000262610d7960_0, 28, 4;
L_00000262610da940 .part L_0000026260f92110, 0, 26;
L_0000026261135f50 .concat [ 2 26 4 0], L_00000262610dc288, L_00000262610da940, L_00000262610da800;
L_00000262611345b0 .part L_00000262610db2a0, 0, 30;
L_00000262611357d0 .concat [ 2 30 0 0], L_00000262610dc2d0, L_00000262611345b0;
L_0000026261134bf0 .arith/sum 32, v00000262610d7960_0, L_00000262611357d0;
L_0000026261134650 .arith/sum 32, v00000262610d7960_0, L_00000262610dc318;
L_0000026261134470 .functor MUXZ 32, L_0000026261134650, L_0000026261134bf0, L_0000026260f92340, C4<>;
L_0000026261134790 .functor MUXZ 32, L_0000026261134470, L_0000026261135f50, v0000026260fa8330_0, C4<>;
S_0000026260fb69b0 .scope module, "alu_ctrl_inst" "alu_control" 3 84, 4 1 0, S_0000026260fafc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "fp_operation";
    .port_info 3 /OUTPUT 4 "alu_control";
v0000026260fa6fd0_0 .var "alu_control", 3 0;
v0000026260fa83d0_0 .net "alu_op", 1 0, L_00000262610daee0;  1 drivers
v0000026260fa8650_0 .net "fp_operation", 0 0, v0000026260fa7d90_0;  alias, 1 drivers
v0000026260fa76b0_0 .net "funct", 5 0, L_00000262610da1c0;  1 drivers
E_0000026260f9d3b0 .event anyedge, v0000026260fa8650_0, v0000026260fa76b0_0, v0000026260fa83d0_0;
S_0000026260fb6b40 .scope module, "alu_inst" "alu" 3 92, 5 1 0, S_0000026260fafc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input1";
    .port_info 1 /INPUT 32 "input2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "fp_compare_result";
L_00000262610dc1f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026260fa8510_0 .net/2u *"_ivl_0", 31 0, L_00000262610dc1f8;  1 drivers
v0000026260fa77f0_0 .net "alu_control", 3 0, v0000026260fa6fd0_0;  alias, 1 drivers
v0000026260fa8ab0_0 .var "exp1", 7 0;
v0000026260fa7bb0_0 .var "exp2", 7 0;
v0000026260fa7070_0 .var "exp_result", 7 0;
v0000026260fa7ed0_0 .var "fp_compare_result", 0 0;
v0000026260fa7930_0 .net "input1", 31 0, L_0000026260f92730;  alias, 1 drivers
v0000026260fa8830_0 .net "input2", 31 0, L_00000262610dae40;  1 drivers
v0000026260fa7750_0 .var "mant1", 23 0;
v0000026260fa74d0_0 .var "mant2", 23 0;
v0000026260fa81f0_0 .var "mant_product", 47 0;
v0000026260fa7cf0_0 .var "result", 31 0;
v0000026260fa7c50_0 .var "sign1", 0 0;
v0000026260fa8970_0 .var "sign2", 0 0;
v0000026260fa7570_0 .var "sign_result", 0 0;
v0000026260fa7890_0 .net "zero", 0 0, L_00000262610da9e0;  alias, 1 drivers
E_0000026260f9d7b0/0 .event anyedge, v0000026260fa6fd0_0, v0000026260fa7930_0, v0000026260fa8830_0, v0000026260fa7c50_0;
E_0000026260f9d7b0/1 .event anyedge, v0000026260fa8970_0, v0000026260fa8ab0_0, v0000026260fa7bb0_0, v0000026260fa7750_0;
E_0000026260f9d7b0/2 .event anyedge, v0000026260fa74d0_0, v0000026260fa81f0_0, v0000026260fa7070_0, v0000026260fa7570_0;
E_0000026260f9d7b0 .event/or E_0000026260f9d7b0/0, E_0000026260f9d7b0/1, E_0000026260f9d7b0/2;
L_00000262610da9e0 .cmp/eq 32, v0000026260fa7cf0_0, L_00000262610dc1f8;
S_0000026260f62aa0 .scope module, "cu_inst" "control_unit" 3 32, 6 1 0, S_0000026260fafc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "reg_dst";
    .port_info 3 /OUTPUT 1 "alu_src";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 2 "alu_op";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 1 "fp_reg_write";
    .port_info 12 /OUTPUT 1 "fp_reg_read";
    .port_info 13 /OUTPUT 1 "fp_operation";
    .port_info 14 /OUTPUT 1 "move_fp_to_cpu";
    .port_info 15 /OUTPUT 1 "move_cpu_to_fp";
P_0000026260f62c30 .param/l "ADDI" 0 6 34, C4<001000>;
P_0000026260f62c68 .param/l "ANDI" 0 6 35, C4<001100>;
P_0000026260f62ca0 .param/l "BEQ" 0 6 29, C4<000100>;
P_0000026260f62cd8 .param/l "BNE" 0 6 30, C4<000101>;
P_0000026260f62d10 .param/l "CP1" 0 6 42, C4<010001>;
P_0000026260f62d48 .param/l "J" 0 6 31, C4<000010>;
P_0000026260f62d80 .param/l "LW" 0 6 25, C4<100011>;
P_0000026260f62db8 .param/l "LWC1" 0 6 40, C4<110001>;
P_0000026260f62df0 .param/l "ORI" 0 6 36, C4<001101>;
P_0000026260f62e28 .param/l "R_TYPE" 0 6 22, C4<000000>;
P_0000026260f62e60 .param/l "SW" 0 6 26, C4<101011>;
P_0000026260f62e98 .param/l "SWC1" 0 6 41, C4<111001>;
P_0000026260f62ed0 .param/l "XORI" 0 6 37, C4<001110>;
v0000026260fa8470_0 .var "alu_op", 1 0;
v0000026260fa79d0_0 .var "alu_src", 0 0;
v0000026260fa8c90_0 .var "branch", 0 0;
v0000026260fa7d90_0 .var "fp_operation", 0 0;
v0000026260fa7f70_0 .var "fp_reg_read", 0 0;
v0000026260fa71b0_0 .var "fp_reg_write", 0 0;
v0000026260fa80b0_0 .net "funct", 5 0, L_00000262610db3e0;  1 drivers
v0000026260fa8330_0 .var "jump", 0 0;
v0000026260fa8290_0 .var "mem_read", 0 0;
v0000026260fa72f0_0 .var "mem_to_reg", 0 0;
v0000026260fa7a70_0 .var "mem_write", 0 0;
v0000026260fa8a10_0 .var "move_cpu_to_fp", 0 0;
v0000026260fa7250_0 .var "move_fp_to_cpu", 0 0;
v0000026260fa8b50_0 .net "opcode", 5 0, L_00000262610dad00;  1 drivers
v0000026260fa6e90_0 .var "reg_dst", 0 0;
v0000026260fa7610_0 .var "reg_write", 0 0;
E_0000026260f9d3f0 .event anyedge, v0000026260fa8b50_0, v0000026260fa80b0_0;
S_0000026260f29800 .scope module, "dm_inst" "data_memory" 3 102, 7 1 0, S_0000026260fafc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0000026260f902f0_0 .net *"_ivl_0", 31 0, L_00000262610db5c0;  1 drivers
v0000026260f90750_0 .net *"_ivl_3", 9 0, L_00000262610dba20;  1 drivers
v00000262610d7dc0_0 .net *"_ivl_4", 12 0, L_00000262610dbac0;  1 drivers
L_00000262610dc240 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000262610d6ba0_0 .net *"_ivl_7", 2 0, L_00000262610dc240;  1 drivers
o0000026261090c88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000262610d7a00_0 name=_ivl_8
v00000262610d7aa0_0 .net "address", 31 0, v0000026260fa7cf0_0;  alias, 1 drivers
v00000262610d6b00_0 .net "clk", 0 0, v00000262610dab20_0;  alias, 1 drivers
v00000262610d7460_0 .var/i "i", 31 0;
v00000262610d7f00_0 .net "mem_read", 0 0, v0000026260fa8290_0;  alias, 1 drivers
v00000262610d7d20_0 .net "mem_write", 0 0, v0000026260fa7a70_0;  alias, 1 drivers
v00000262610d6c40 .array "memory", 2047 0, 31 0;
v00000262610d6060_0 .net "read_data", 31 0, L_00000262610dac60;  alias, 1 drivers
v00000262610d7640_0 .net "write_data", 31 0, L_00000262610db480;  1 drivers
E_0000026260f9ea30 .event posedge, v00000262610d6b00_0;
L_00000262610db5c0 .array/port v00000262610d6c40, L_00000262610dbac0;
L_00000262610dba20 .part v0000026260fa7cf0_0, 2, 10;
L_00000262610dbac0 .concat [ 10 3 0 0], L_00000262610dba20, L_00000262610dc240;
L_00000262610dac60 .functor MUXZ 32, o0000026261090c88, L_00000262610db5c0, v0000026260fa8290_0, C4<>;
S_0000026260f29990 .scope module, "fp_rf_inst" "fp_register_file" 3 69, 8 1 0, S_0000026260fafc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "fp_reg_write";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0000026260f927a0 .functor BUFZ 32, L_00000262610db020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026260f91a10 .functor BUFZ 32, L_00000262610da4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000262610d7e60_0 .net *"_ivl_0", 31 0, L_00000262610db020;  1 drivers
v00000262610d6f60_0 .net *"_ivl_10", 6 0, L_00000262610db340;  1 drivers
L_00000262610dc168 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262610d7280_0 .net *"_ivl_13", 1 0, L_00000262610dc168;  1 drivers
v00000262610d6ce0_0 .net *"_ivl_2", 6 0, L_00000262610db660;  1 drivers
L_00000262610dc120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262610d6ec0_0 .net *"_ivl_5", 1 0, L_00000262610dc120;  1 drivers
v00000262610d6600_0 .net *"_ivl_8", 31 0, L_00000262610da4e0;  1 drivers
v00000262610d7820_0 .net "clk", 0 0, v00000262610dab20_0;  alias, 1 drivers
v00000262610d6d80_0 .net "fp_reg_write", 0 0, v0000026260fa71b0_0;  alias, 1 drivers
v00000262610d7000 .array "fp_registers", 31 0, 31 0;
v00000262610d7500_0 .var/i "i", 31 0;
v00000262610d66a0_0 .net "read_data1", 31 0, L_0000026260f927a0;  alias, 1 drivers
v00000262610d6740_0 .net "read_data2", 31 0, L_0000026260f91a10;  alias, 1 drivers
v00000262610d6920_0 .net "read_reg1", 4 0, L_00000262610dbde0;  1 drivers
v00000262610d6e20_0 .net "read_reg2", 4 0, L_00000262610dbd40;  1 drivers
v00000262610d70a0_0 .net "write_data", 31 0, L_00000262610db8e0;  1 drivers
v00000262610d7b40_0 .net "write_reg", 4 0, L_00000262610da260;  1 drivers
L_00000262610db020 .array/port v00000262610d7000, L_00000262610db660;
L_00000262610db660 .concat [ 5 2 0 0], L_00000262610dbde0, L_00000262610dc120;
L_00000262610da4e0 .array/port v00000262610d7000, L_00000262610db340;
L_00000262610db340 .concat [ 5 2 0 0], L_00000262610dbd40, L_00000262610dc168;
S_0000026260f2a7e0 .scope module, "im_inst" "instruction_memory" 3 26, 9 1 0, S_0000026260fafc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0000026260f92110 .functor BUFZ 32, L_00000262610da6c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000262610d7140_0 .net *"_ivl_0", 31 0, L_00000262610da6c0;  1 drivers
v00000262610d61a0_0 .net *"_ivl_3", 9 0, L_00000262610dbf20;  1 drivers
v00000262610d71e0_0 .net *"_ivl_4", 11 0, L_00000262610dbc00;  1 drivers
L_00000262610dc048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262610d67e0_0 .net *"_ivl_7", 1 0, L_00000262610dc048;  1 drivers
v00000262610d6100_0 .net "address", 31 0, v00000262610d7960_0;  alias, 1 drivers
v00000262610d7be0_0 .net "instruction", 31 0, L_0000026260f92110;  alias, 1 drivers
v00000262610d69c0 .array "memory", 1023 0, 31 0;
L_00000262610da6c0 .array/port v00000262610d69c0, L_00000262610dbc00;
L_00000262610dbf20 .part v00000262610d7960_0, 2, 10;
L_00000262610dbc00 .concat [ 10 2 0 0], L_00000262610dbf20, L_00000262610dc048;
S_0000026260f2a970 .scope module, "pc_inst" "pc_register" 3 18, 10 1 0, S_0000026260fafc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v00000262610d6240_0 .net "clk", 0 0, v00000262610dab20_0;  alias, 1 drivers
v00000262610d7320_0 .net "pc_in", 31 0, L_0000026261134790;  alias, 1 drivers
v00000262610d7960_0 .var "pc_out", 31 0;
v00000262610d6a60_0 .net "reset", 0 0, v00000262610db7a0_0;  alias, 1 drivers
E_0000026260f9e930 .event posedge, v00000262610d6a60_0, v00000262610d6b00_0;
S_0000026260f1bed0 .scope module, "rf_inst" "register_file" 3 54, 11 1 0, S_0000026260fafc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0000026260f92730 .functor BUFZ 32, L_00000262610dbca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026260f91c40 .functor BUFZ 32, L_00000262610db0c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000262610d62e0_0 .net *"_ivl_0", 31 0, L_00000262610dbca0;  1 drivers
v00000262610d6380_0 .net *"_ivl_10", 6 0, L_00000262610daf80;  1 drivers
L_00000262610dc0d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262610d6560_0 .net *"_ivl_13", 1 0, L_00000262610dc0d8;  1 drivers
v00000262610d6420_0 .net *"_ivl_2", 6 0, L_00000262610da8a0;  1 drivers
L_00000262610dc090 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262610d78c0_0 .net *"_ivl_5", 1 0, L_00000262610dc090;  1 drivers
v00000262610d73c0_0 .net *"_ivl_8", 31 0, L_00000262610db0c0;  1 drivers
v00000262610d7c80_0 .net "clk", 0 0, v00000262610dab20_0;  alias, 1 drivers
v00000262610d64c0_0 .net "read_data1", 31 0, L_0000026260f92730;  alias, 1 drivers
v00000262610d6880_0 .net "read_data2", 31 0, L_0000026260f91c40;  alias, 1 drivers
v00000262610d75a0_0 .net "read_reg1", 4 0, L_00000262610dbe80;  1 drivers
v00000262610d76e0_0 .net "read_reg2", 4 0, L_00000262610dada0;  1 drivers
v00000262610d7780_0 .net "reg_write", 0 0, v0000026260fa7610_0;  alias, 1 drivers
v00000262610d8ed0 .array "registers", 31 0, 31 0;
v00000262610d8e30_0 .net "write_data", 31 0, L_00000262610dbb60;  1 drivers
v00000262610d9ab0_0 .net "write_reg", 4 0, L_00000262610da760;  alias, 1 drivers
L_00000262610dbca0 .array/port v00000262610d8ed0, L_00000262610da8a0;
L_00000262610da8a0 .concat [ 5 2 0 0], L_00000262610dbe80, L_00000262610dc090;
L_00000262610db0c0 .array/port v00000262610d8ed0, L_00000262610daf80;
L_00000262610daf80 .concat [ 5 2 0 0], L_00000262610dada0, L_00000262610dc0d8;
    .scope S_0000026260f2a970;
T_0 ;
    %wait E_0000026260f9e930;
    %load/vec4 v00000262610d6a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000262610d7960_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000262610d7320_0;
    %assign/vec4 v00000262610d7960_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026260f2a7e0;
T_1 ;
    %vpi_call 9 9 "$display", "Loading instructions for bucket sort..." {0 0 0};
    %pushi/vec4 1007681536, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 907018240, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 1007747072, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 909181440, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 1007812608, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 911343872, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 2387214436, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 3238526976, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 1174405254, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 1175060482, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 1174405389, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 1140981760, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 153633, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 151744, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 152768, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 21516320, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 22106144, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 743552, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 24270880, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 2372665344, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 2909536256, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 562888703, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 811136, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 25845792, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 3851157504, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 554172420, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 355008493, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 542848, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 551040, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 548992, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 543040, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 19548192, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 20006944, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 19021856, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 1058849, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 23080993, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 372769, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 2361851904, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 537591809, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 23549994, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 291504152, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 749696, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 47083552, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 3317760000, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 560857087, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 94371847, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 880768, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 47083552, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 3317694464, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 1174471104, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 1158479878, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 567148548, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 3854565376, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 565051391, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 134217740, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 564854785, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 760000, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 47618080, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 3865116672, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 134217740, 0, 32;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 688455690, 0, 32;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 354484204, 0, 32;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 201326630, 0, 32;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 537001994, 0, 32;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 3305111552, 0, 32;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 1174675506, 0, 32;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 1157693444, 0, 32;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 1174430464, 0, 32;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 537001986, 0, 32;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 1006899201, 0, 32;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 537001988, 0, 32;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 554172420, 0, 32;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 690552932, 0, 32;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 354484209, 0, 32;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d69c0, 4, 0;
    %vpi_call 9 173 "$display", "Instructions loaded successfully." {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000026260f62aa0;
T_2 ;
    %wait E_0000026260f9d3f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026260fa6e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026260fa79d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026260fa72f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026260fa7610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026260fa8290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026260fa7a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026260fa8c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026260fa8470_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026260fa8330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026260fa71b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026260fa7f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026260fa7d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026260fa7250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026260fa8a10_0, 0, 1;
    %load/vec4 v0000026260fa8b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.13;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa6e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa7610_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026260fa8470_0, 0, 2;
    %jmp T_2.13;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa79d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa72f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa7610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa8290_0, 0, 1;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa79d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa7a70_0, 0, 1;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa8c90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026260fa8470_0, 0, 2;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa8c90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026260fa8470_0, 0, 2;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa8330_0, 0, 1;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa79d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa7610_0, 0, 1;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa79d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa7610_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026260fa8470_0, 0, 2;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa79d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa7610_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026260fa8470_0, 0, 2;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa79d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa8290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa71b0_0, 0, 1;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa79d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa7a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa7f70_0, 0, 1;
    %jmp T_2.13;
T_2.11 ;
    %load/vec4 v0000026260fa80b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa7d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa71b0_0, 0, 1;
    %jmp T_2.17;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa7610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa7250_0, 0, 1;
    %jmp T_2.17;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa71b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa8a10_0, 0, 1;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000026260f1bed0;
T_3 ;
    %wait E_0000026260f9ea30;
    %load/vec4 v00000262610d7780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000262610d8e30_0;
    %load/vec4 v00000262610d9ab0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262610d8ed0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026260f29990;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262610d7500_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000262610d7500_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000262610d7500_0;
    %store/vec4a v00000262610d7000, 4, 0;
    %load/vec4 v00000262610d7500_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262610d7500_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0000026260f29990;
T_5 ;
    %wait E_0000026260f9ea30;
    %load/vec4 v00000262610d6d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000262610d70a0_0;
    %load/vec4 v00000262610d7b40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262610d7000, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026260fb69b0;
T_6 ;
    %wait E_0000026260f9d3b0;
    %load/vec4 v0000026260fa8650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000026260fa76b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000026260fa83d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.14;
T_6.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.14;
T_6.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.14;
T_6.11 ;
    %load/vec4 v0000026260fa76b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.25;
T_6.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.25;
T_6.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.25;
T_6.17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.25;
T_6.18 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.25;
T_6.19 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.25;
T_6.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.25;
T_6.21 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.25;
T_6.22 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.25;
T_6.23 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.25;
T_6.25 ;
    %pop/vec4 1;
    %jmp T_6.14;
T_6.12 ;
    %load/vec4 v0000026260fa76b0_0;
    %parti/s 3, 3, 3;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.30;
T_6.26 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.30;
T_6.27 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.30;
T_6.28 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000026260fa6fd0_0, 0, 4;
    %jmp T_6.30;
T_6.30 ;
    %pop/vec4 1;
    %jmp T_6.14;
T_6.14 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026260fb6b40;
T_7 ;
    %wait E_0000026260f9d7b0;
    %load/vec4 v0000026260fa77f0_0;
    %parti/s 2, 2, 3;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0000026260fa7930_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000026260fa7c50_0, 0, 1;
    %load/vec4 v0000026260fa8830_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000026260fa8970_0, 0, 1;
    %load/vec4 v0000026260fa7930_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000026260fa8ab0_0, 0, 8;
    %load/vec4 v0000026260fa8830_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000026260fa7bb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000026260fa7930_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026260fa7750_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000026260fa8830_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026260fa74d0_0, 0, 24;
T_7.0 ;
    %load/vec4 v0000026260fa77f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026260fa7cf0_0, 0, 32;
    %jmp T_7.16;
T_7.2 ;
    %load/vec4 v0000026260fa7930_0;
    %load/vec4 v0000026260fa8830_0;
    %and;
    %store/vec4 v0000026260fa7cf0_0, 0, 32;
    %jmp T_7.16;
T_7.3 ;
    %load/vec4 v0000026260fa7930_0;
    %load/vec4 v0000026260fa8830_0;
    %or;
    %store/vec4 v0000026260fa7cf0_0, 0, 32;
    %jmp T_7.16;
T_7.4 ;
    %load/vec4 v0000026260fa7930_0;
    %load/vec4 v0000026260fa8830_0;
    %add;
    %store/vec4 v0000026260fa7cf0_0, 0, 32;
    %jmp T_7.16;
T_7.5 ;
    %load/vec4 v0000026260fa7930_0;
    %load/vec4 v0000026260fa8830_0;
    %sub;
    %store/vec4 v0000026260fa7cf0_0, 0, 32;
    %jmp T_7.16;
T_7.6 ;
    %load/vec4 v0000026260fa7930_0;
    %load/vec4 v0000026260fa8830_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.18, 8;
T_7.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.18, 8;
 ; End of false expr.
    %blend;
T_7.18;
    %store/vec4 v0000026260fa7cf0_0, 0, 32;
    %jmp T_7.16;
T_7.7 ;
    %load/vec4 v0000026260fa7930_0;
    %load/vec4 v0000026260fa8830_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000026260fa7cf0_0, 0, 32;
    %jmp T_7.16;
T_7.8 ;
    %load/vec4 v0000026260fa7930_0;
    %load/vec4 v0000026260fa8830_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000026260fa7cf0_0, 0, 32;
    %jmp T_7.16;
T_7.9 ;
    %load/vec4 v0000026260fa7930_0;
    %load/vec4 v0000026260fa8830_0;
    %xor;
    %store/vec4 v0000026260fa7cf0_0, 0, 32;
    %jmp T_7.16;
T_7.10 ;
    %load/vec4 v0000026260fa7930_0;
    %load/vec4 v0000026260fa8830_0;
    %or;
    %inv;
    %store/vec4 v0000026260fa7cf0_0, 0, 32;
    %jmp T_7.16;
T_7.11 ;
    %load/vec4 v0000026260fa7c50_0;
    %load/vec4 v0000026260fa8970_0;
    %xor;
    %store/vec4 v0000026260fa7570_0, 0, 1;
    %load/vec4 v0000026260fa8ab0_0;
    %load/vec4 v0000026260fa7bb0_0;
    %add;
    %subi 127, 0, 8;
    %store/vec4 v0000026260fa7070_0, 0, 8;
    %load/vec4 v0000026260fa7750_0;
    %pad/u 48;
    %load/vec4 v0000026260fa74d0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000026260fa81f0_0, 0, 48;
    %load/vec4 v0000026260fa81f0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %load/vec4 v0000026260fa81f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026260fa81f0_0, 0, 48;
    %load/vec4 v0000026260fa7070_0;
    %addi 1, 0, 8;
    %store/vec4 v0000026260fa7070_0, 0, 8;
T_7.19 ;
    %load/vec4 v0000026260fa7570_0;
    %load/vec4 v0000026260fa7070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026260fa81f0_0;
    %parti/s 23, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026260fa7cf0_0, 0, 32;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v0000026260fa7930_0;
    %store/vec4 v0000026260fa7cf0_0, 0, 32;
    %jmp T_7.16;
T_7.13 ;
    %load/vec4 v0000026260fa7930_0;
    %load/vec4 v0000026260fa8830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000026260fa7ed0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026260fa7cf0_0, 0, 32;
    %jmp T_7.16;
T_7.14 ;
    %load/vec4 v0000026260fa7c50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.23, 9;
    %load/vec4 v0000026260fa8970_0;
    %nor/r;
    %and;
T_7.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026260fa7ed0_0, 0, 1;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v0000026260fa7c50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.26, 9;
    %load/vec4 v0000026260fa8970_0;
    %and;
T_7.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026260fa7ed0_0, 0, 1;
    %jmp T_7.25;
T_7.24 ;
    %load/vec4 v0000026260fa7c50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.29, 9;
    %load/vec4 v0000026260fa8970_0;
    %nor/r;
    %and;
T_7.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %load/vec4 v0000026260fa8ab0_0;
    %load/vec4 v0000026260fa7bb0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/1 T_7.30, 5;
    %load/vec4 v0000026260fa8ab0_0;
    %load/vec4 v0000026260fa7bb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.31, 4;
    %load/vec4 v0000026260fa7750_0;
    %load/vec4 v0000026260fa74d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_7.31;
    %or;
T_7.30;
    %store/vec4 v0000026260fa7ed0_0, 0, 1;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v0000026260fa7bb0_0;
    %load/vec4 v0000026260fa8ab0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/1 T_7.32, 5;
    %load/vec4 v0000026260fa8ab0_0;
    %load/vec4 v0000026260fa7bb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.33, 4;
    %load/vec4 v0000026260fa74d0_0;
    %load/vec4 v0000026260fa7750_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_7.33;
    %or;
T_7.32;
    %store/vec4 v0000026260fa7ed0_0, 0, 1;
T_7.28 ;
T_7.25 ;
T_7.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026260fa7cf0_0, 0, 32;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000026260f29800;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262610d7460_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000262610d7460_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000262610d7460_0;
    %store/vec4a v00000262610d6c40, 4, 0;
    %load/vec4 v00000262610d7460_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262610d7460_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1039921342, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d6c40, 4, 0;
    %pushi/vec4 1049360335, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d6c40, 4, 0;
    %pushi/vec4 1043333120, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d6c40, 4, 0;
    %pushi/vec4 1052022669, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d6c40, 4, 0;
    %pushi/vec4 1041361797, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d6c40, 4, 0;
    %pushi/vec4 1057727971, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d6c40, 4, 0;
    %pushi/vec4 1046155048, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d6c40, 4, 0;
    %pushi/vec4 1064891843, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d6c40, 4, 0;
    %pushi/vec4 1092616192, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000262610d6c40, 4, 0;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v00000262610d7460_0, 0, 32;
T_8.2 ;
    %load/vec4 v00000262610d7460_0;
    %cmpi/s 110, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000262610d7460_0;
    %store/vec4a v00000262610d6c40, 4, 0;
    %load/vec4 v00000262610d7460_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262610d7460_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v00000262610d7460_0, 0, 32;
T_8.4 ;
    %load/vec4 v00000262610d7460_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_8.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000262610d7460_0;
    %store/vec4a v00000262610d6c40, 4, 0;
    %load/vec4 v00000262610d7460_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262610d7460_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
    %end;
    .thread T_8;
    .scope S_0000026260f29800;
T_9 ;
    %wait E_0000026260f9ea30;
    %load/vec4 v00000262610d7d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000262610d7640_0;
    %load/vec4 v00000262610d7aa0_0;
    %parti/s 10, 2, 3;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262610d6c40, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026260fb14d0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262610dab20_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v00000262610dab20_0;
    %inv;
    %store/vec4 v00000262610dab20_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0000026260fb14d0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262610da440_0, 0, 32;
    %vpi_call 2 28 "$dumpfile", "bucket_sort.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026260fb14d0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262610db7a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262610db7a0_0, 0, 1;
    %vpi_call 2 37 "$display", "\012--- Initial Array ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262610da580_0, 0, 32;
T_11.0 ;
    %load/vec4 v00000262610da580_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_call 2 39 "$display", "Array[%0d]: %h", v00000262610da580_0, &A<v00000262610d6c40, v00000262610da580_0 > {0 0 0};
    %load/vec4 v00000262610da580_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262610da580_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %delay 500000, 0;
    %vpi_call 2 44 "$display", "\012--- Register Values After Setup ---" {0 0 0};
    %vpi_call 2 45 "$display", "$s0 (arr base): %h", &A<v00000262610d8ed0, 16> {0 0 0};
    %vpi_call 2 46 "$display", "$s1 (temp base): %h", &A<v00000262610d8ed0, 17> {0 0 0};
    %vpi_call 2 47 "$display", "$s2 (indices base): %h", &A<v00000262610d8ed0, 18> {0 0 0};
    %delay 20000000, 0;
    %vpi_call 2 53 "$display", "\012--- Bucket Indices ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262610da580_0, 0, 32;
T_11.2 ;
    %load/vec4 v00000262610da580_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 100, 0, 32;
    %load/vec4 v00000262610da580_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000262610d6c40, 4;
    %vpi_call 2 55 "$display", "Bucket[%0d] Count: %d", v00000262610da580_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v00000262610da580_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262610da580_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call 2 59 "$display", "\012--- Sorted Array (In Buckets) ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262610da580_0, 0, 32;
T_11.4 ;
    %load/vec4 v00000262610da580_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_11.5, 5;
    %vpi_call 2 61 "$display", "\012Bucket %0d:", v00000262610da580_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262610dabc0_0, 0, 32;
T_11.6 ;
    %load/vec4 v00000262610dabc0_0;
    %pushi/vec4 100, 0, 32;
    %load/vec4 v00000262610da580_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000262610d6c40, 4;
    %cmp/u;
    %jmp/0xz T_11.7, 5;
    %pushi/vec4 200, 0, 32;
    %load/vec4 v00000262610da580_0;
    %muli 10, 0, 32;
    %add;
    %load/vec4 v00000262610dabc0_0;
    %add;
    %store/vec4 v00000262610db840_0, 0, 32;
    %ix/getv/s 4, v00000262610db840_0;
    %load/vec4a v00000262610d6c40, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.8, 4;
    %vpi_call 2 65 "$display", "  Value: %h", &A<v00000262610d6c40, v00000262610db840_0 > {0 0 0};
T_11.8 ;
    %load/vec4 v00000262610dabc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262610dabc0_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %load/vec4 v00000262610da580_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262610da580_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000026260fb14d0;
T_12 ;
    %wait E_0000026260f9ea30;
    %load/vec4 v00000262610db7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000262610da440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262610da440_0, 0, 32;
    %load/vec4 v00000262610da440_0;
    %pushi/vec4 1000, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_call 2 79 "$display", "Executed %0d instructions...", v00000262610da440_0 {0 0 0};
T_12.2 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench_bucket_sort.v";
    "iitk_mini_mips.v";
    "alu_control.v";
    "alu.v";
    "control_unit.v";
    "data_memory.v";
    "fp_register_file.v";
    "instruction_memory.v";
    "pc_register.v";
    "register_file.v";
