v++ -c -k  aes192Cfb128Dec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb128Dec.cpp -o aes192Cfb128Dec.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  aes192Cfb128Enc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb128Enc.cpp -o aes192Cfb128Enc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Enc
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/log/aes192Cfb128Enc
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Dec
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/log/aes192Cfb128Dec
Running Dispatch Server on port:45579
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Enc.xo.compile_summary, at Mon Jan 23 23:32:05 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 23 23:32:05 2023
Running Dispatch Server on port:40429
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Dec.xo.compile_summary, at Mon Jan 23 23:32:05 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 23 23:32:05 2023
Running Rule Check Server on port:46335
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Enc/v++_compile_aes192Cfb128Enc_guidance.html', at Mon Jan 23 23:32:08 2023
Running Rule Check Server on port:45235
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Dec/v++_compile_aes192Cfb128Dec_guidance.html', at Mon Jan 23 23:32:08 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb128Enc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb128Dec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192Cfb128Enc Log file: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/aes192Cfb128Enc/aes192Cfb128Enc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_cfb128_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 23, Depth = 26, loop 'encryption_cfb128_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_15_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 388.95 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Enc/system_estimate_aes192Cfb128Enc.xtxt
INFO: [v++ 60-586] Created aes192Cfb128Enc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Enc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 54s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192Cfb128Dec Log file: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/aes192Cfb128Dec/aes192Cfb128Dec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'decryption_cfb128_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26, loop 'decryption_cfb128_loop'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 388.95 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Dec/system_estimate_aes192Cfb128Dec.xtxt
INFO: [v++ 60-586] Created aes192Cfb128Dec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Dec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 34s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes192Cfb128Dec.xo aes192Cfb128Enc.xo -o aes192Cfb128.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/logs/link
Running Dispatch Server on port:36191
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.xclbin.link_summary, at Mon Jan 23 23:36:44 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 23 23:36:44 2023
Running Rule Check Server on port:44079
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/reports/link/v++_link_aes192Cfb128_guidance.html', at Mon Jan 23 23:36:47 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [23:36:57] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Dec.xo --xo /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Enc.xo --config /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan 23 23:37:02 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Dec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Enc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [23:37:03] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/iprepo/xilinx_com_hls_aes192Cfb128Enc_1_0,aes192Cfb128Enc -ip /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/iprepo/xilinx_com_hls_aes192Cfb128Dec_1_0,aes192Cfb128Dec -o /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [23:37:11] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 4083 ; free virtual = 200254
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [23:37:11] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes192Cfb128Dec:1:aes192Cfb128Dec_1 -nk aes192Cfb128Enc:1:aes192Cfb128Enc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes192Cfb128Dec, num: 1  {aes192Cfb128Dec_1}
INFO: [CFGEN 83-0]   kernel: aes192Cfb128Enc, num: 1  {aes192Cfb128Enc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Dec_1.cipherTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Dec_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Dec_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Dec_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Enc_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Enc_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Enc_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Enc_1.cipherTextBuffer to HBM[0]
INFO: [SYSTEM_LINK 82-37] [23:37:20] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 2128 ; free virtual = 195303
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [23:37:20] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [23:37:26] cf2bd finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 4375 ; free virtual = 197527
INFO: [v++ 60-1441] [23:37:26] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 4400 ; free virtual = 197548
INFO: [v++ 60-1443] [23:37:26] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
INFO: [v++ 60-1441] [23:37:29] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 3759 ; free virtual = 196912
INFO: [v++ 60-1443] [23:37:29] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
INFO: [v++ 60-1441] [23:37:30] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 3544 ; free virtual = 196690
INFO: [v++ 60-1443] [23:37:30] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_U50/aes192Cfb128/.ipcache --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int --log_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/reports/link --config /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link --no-info --iprepo /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192Cfb128Enc_1_0 --iprepo /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192Cfb128Dec_1_0 --messageDb /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[23:38:13] Run vpl: Step create_project: Started
Creating Vivado project.
[23:38:22] Run vpl: Step create_project: Completed
[23:38:22] Run vpl: Step create_bd: Started
[23:39:39] Run vpl: Step create_bd: RUNNING...
[23:39:49] Run vpl: Step create_bd: Completed
[23:39:49] Run vpl: Step update_bd: Started
[23:39:50] Run vpl: Step update_bd: Completed
[23:39:50] Run vpl: Step generate_target: Started
[23:41:05] Run vpl: Step generate_target: RUNNING...
[23:42:21] Run vpl: Step generate_target: RUNNING...
[23:42:24] Run vpl: Step generate_target: Completed
[23:42:24] Run vpl: Step config_hw_runs: Started
[23:42:32] Run vpl: Step config_hw_runs: Completed
[23:42:32] Run vpl: Step synth: Started
[23:43:33] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:44:03] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:44:34] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:45:05] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:45:35] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:46:05] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:46:36] Block-level synthesis in progress, 2 of 16 jobs complete, 6 jobs running.
[23:47:06] Block-level synthesis in progress, 2 of 16 jobs complete, 8 jobs running.
[23:47:37] Block-level synthesis in progress, 4 of 16 jobs complete, 6 jobs running.
[23:48:07] Block-level synthesis in progress, 4 of 16 jobs complete, 8 jobs running.
[23:48:37] Block-level synthesis in progress, 7 of 16 jobs complete, 5 jobs running.
[23:49:07] Block-level synthesis in progress, 9 of 16 jobs complete, 6 jobs running.
[23:49:38] Block-level synthesis in progress, 9 of 16 jobs complete, 6 jobs running.
[23:50:08] Block-level synthesis in progress, 9 of 16 jobs complete, 6 jobs running.
[23:50:38] Block-level synthesis in progress, 9 of 16 jobs complete, 6 jobs running.
[23:51:09] Block-level synthesis in progress, 9 of 16 jobs complete, 6 jobs running.
[23:51:40] Block-level synthesis in progress, 10 of 16 jobs complete, 5 jobs running.
[23:52:10] Block-level synthesis in progress, 10 of 16 jobs complete, 5 jobs running.
[23:52:41] Block-level synthesis in progress, 10 of 16 jobs complete, 5 jobs running.
[23:53:11] Block-level synthesis in progress, 12 of 16 jobs complete, 3 jobs running.
[23:53:41] Block-level synthesis in progress, 13 of 16 jobs complete, 2 jobs running.
[23:54:12] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:54:43] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:55:13] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:55:43] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:56:14] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:56:44] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:57:15] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:57:45] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:58:16] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:58:47] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:59:17] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:59:48] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:00:18] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:00:49] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:01:19] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:01:50] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:02:20] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:02:51] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:03:21] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:03:52] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:04:22] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:04:52] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:05:23] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:05:53] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:06:24] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:06:54] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:07:24] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:07:55] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:08:25] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:08:55] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:09:26] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:09:56] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:10:26] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:10:57] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:11:27] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:11:58] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:12:28] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:12:59] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:13:29] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:13:59] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:14:30] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:15:00] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:15:31] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:16:01] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:16:32] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:17:02] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:17:33] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:18:03] Block-level synthesis in progress, 16 of 16 jobs complete, 0 jobs running.
[00:18:33] Top-level synthesis in progress.
[00:19:04] Top-level synthesis in progress.
[00:19:34] Top-level synthesis in progress.
[00:20:05] Top-level synthesis in progress.
[00:20:35] Top-level synthesis in progress.
[00:20:53] Run vpl: Step synth: Completed
[00:20:53] Run vpl: Step impl: Started
[00:36:08] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 58m 32s 

[00:36:08] Starting logic optimization..
[00:37:39] Phase 1 Retarget
[00:38:10] Phase 2 Constant propagation
[00:38:10] Phase 3 Sweep
[00:38:40] Phase 4 BUFG optimization
[00:39:10] Phase 5 Shift Register Optimization
[00:39:10] Phase 6 Post Processing Netlist
[00:41:12] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 03s 

[00:41:12] Starting logic placement..
[00:42:43] Phase 1 Placer Initialization
[00:42:43] Phase 1.1 Placer Initialization Netlist Sorting
[00:47:49] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[00:49:20] Phase 1.3 Build Placer Netlist Model
[00:52:23] Phase 1.4 Constrain Clocks/Macros
[00:52:53] Phase 2 Global Placement
[00:52:53] Phase 2.1 Floorplanning
[00:53:54] Phase 2.1.1 Partition Driven Placement
[00:53:54] Phase 2.1.1.1 PBP: Partition Driven Placement
[00:54:55] Phase 2.1.1.2 PBP: Clock Region Placement
[00:59:01] Phase 2.1.1.3 PBP: Compute Congestion
[00:59:01] Phase 2.1.1.4 PBP: UpdateTiming
[00:59:32] Phase 2.1.1.5 PBP: Add part constraints
[00:59:32] Phase 2.2 Update Timing before SLR Path Opt
[01:00:03] Phase 2.3 Global Placement Core
[01:09:46] Phase 2.3.1 Physical Synthesis In Placer
[01:15:22] Phase 3 Detail Placement
[01:15:22] Phase 3.1 Commit Multi Column Macros
[01:15:22] Phase 3.2 Commit Most Macros & LUTRAMs
[01:17:55] Phase 3.3 Small Shape DP
[01:17:55] Phase 3.3.1 Small Shape Clustering
[01:19:27] Phase 3.3.2 Flow Legalize Slice Clusters
[01:19:58] Phase 3.3.3 Slice Area Swap
[01:22:00] Phase 3.4 Place Remaining
[01:22:00] Phase 3.5 Re-assign LUT pins
[01:22:31] Phase 3.6 Pipeline Register Optimization
[01:23:01] Phase 3.7 Fast Optimization
[01:24:03] Phase 4 Post Placement Optimization and Clean-Up
[01:24:03] Phase 4.1 Post Commit Optimization
[01:25:35] Phase 4.1.1 Post Placement Optimization
[01:25:35] Phase 4.1.1.1 BUFG Insertion
[01:25:35] Phase 1 Physical Synthesis Initialization
[01:26:06] Phase 4.1.1.2 BUFG Replication
[01:27:07] Phase 4.1.1.3 Replication
[01:28:09] Phase 4.2 Post Placement Cleanup
[01:28:39] Phase 4.3 Placer Reporting
[01:28:39] Phase 4.3.1 Print Estimated Congestion
[01:29:10] Phase 4.4 Final Placement Cleanup
[01:34:46] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 53m 34s 

[01:34:46] Starting logic routing..
[01:36:17] Phase 1 Build RT Design
[01:38:20] Phase 2 Router Initialization
[01:38:20] Phase 2.1 Fix Topology Constraints
[01:43:24] Phase 2.2 Pre Route Cleanup
[01:43:55] Phase 2.3 Global Clock Net Routing
[01:44:26] Phase 2.4 Update Timing
[01:47:30] Phase 2.5 Update Timing for Bus Skew
[01:47:30] Phase 2.5.1 Update Timing
[01:48:32] Phase 3 Initial Routing
[01:48:32] Phase 3.1 Global Routing
[01:50:34] Phase 4 Rip-up And Reroute
[01:50:34] Phase 4.1 Global Iteration 0
[02:03:18] Phase 4.2 Global Iteration 1
[02:05:51] Phase 4.3 Global Iteration 2
[02:08:55] Phase 4.4 Global Iteration 3
[02:11:28] Phase 5 Delay and Skew Optimization
[02:11:28] Phase 5.1 Delay CleanUp
[02:11:28] Phase 5.1.1 Update Timing
[02:12:30] Phase 5.2 Clock Skew Optimization
[02:13:00] Phase 6 Post Hold Fix
[02:13:00] Phase 6.1 Hold Fix Iter
[02:13:00] Phase 6.1.1 Update Timing
[02:14:32] Phase 7 Leaf Clock Prog Delay Opt
[02:16:04] Phase 8 Route finalize
[02:16:04] Phase 9 Verifying routed nets
[02:16:04] Phase 10 Depositing Routes
[02:16:35] Phase 11 Post Router Timing
[02:16:35] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 41m 48s 

[02:16:35] Starting bitstream generation..
[02:34:25] Creating bitmap...
[02:47:40] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[02:47:40] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 31m 05s 
[02:49:50] Run vpl: Step impl: Completed
[02:49:51] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [02:49:52] Run run_link: Step vpl: Completed
Time (s): cpu = 00:03:12 ; elapsed = 03:12:22 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 71517 ; free virtual = 171246
INFO: [v++ 60-1443] [02:49:52] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128.rtd -o /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [02:49:59] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 73893 ; free virtual = 173666
INFO: [v++ 60-1443] [02:49:59] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128.rtd --append-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 33608708 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4043 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 12804 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 18665 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (33673971 bytes) to the output file: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [02:49:59] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 73857 ; free virtual = 173665
INFO: [v++ 60-1443] [02:49:59] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.xclbin.info --input /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
INFO: [v++ 60-1441] [02:50:00] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 73852 ; free virtual = 173662
INFO: [v++ 60-1443] [02:50:00] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
INFO: [v++ 60-1441] [02:50:00] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 73852 ; free virtual = 173662
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/reports/link/system_estimate_aes192Cfb128.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.ltx
INFO: [v++ 60-586] Created aes192Cfb128.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/reports/link/v++_link_aes192Cfb128_guidance.html
	Timing Report: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 3h 13m 27s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes192Cfb128Dec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb128Dec.cpp -o aes192Cfb128Dec.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  aes192Cfb128Enc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb128Enc.cpp -o aes192Cfb128Enc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Dec
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/log/aes192Cfb128Dec
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Enc
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/log/aes192Cfb128Enc
Running Dispatch Server on port:46253
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Dec.xo.compile_summary, at Wed Jan 25 19:08:47 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan 25 19:08:47 2023
Running Dispatch Server on port:41775
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Enc.xo.compile_summary, at Wed Jan 25 19:08:48 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan 25 19:08:48 2023
Running Rule Check Server on port:33295
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Dec/v++_compile_aes192Cfb128Dec_guidance.html', at Wed Jan 25 19:08:50 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
Running Rule Check Server on port:34007
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Enc/v++_compile_aes192Cfb128Enc_guidance.html', at Wed Jan 25 19:08:51 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb128Dec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb128Enc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192Cfb128Enc Log file: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/aes192Cfb128Enc/aes192Cfb128Enc/vitis_hls.log :
ERROR: [v++ 207-2371] conflicting types for 'aes128Cfb128Enc': /home/jiong/bsc-project/kernels/security/src/aes192Cfb128Enc.cpp:4:6
ERROR: [v++ 60-300] Failed to build kernel(ip) aes192Cfb128Enc, see log for details: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/aes192Cfb128Enc/aes192Cfb128Enc/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/aes192Cfb128Enc/aes192Cfb128Enc/vitis_hls.log', caught Tcl error: ERROR: [HLS 207-2371] conflicting types for 'aes128Cfb128Enc': /home/jiong/bsc-project/kernels/security/src/aes192Cfb128Enc.cpp:4:6
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes192Cfb128Dec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb128Dec.cpp -o aes192Cfb128Dec.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  aes192Cfb128Enc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb128Enc.cpp -o aes192Cfb128Enc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Dec
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/log/aes192Cfb128Dec
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Enc
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/log/aes192Cfb128Enc
Running Dispatch Server on port:37599
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Dec.xo.compile_summary, at Wed Jan 25 19:11:48 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan 25 19:11:48 2023
Running Dispatch Server on port:46789
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Enc.xo.compile_summary, at Wed Jan 25 19:11:49 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan 25 19:11:49 2023
Running Rule Check Server on port:33221
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Dec/v++_compile_aes192Cfb128Dec_guidance.html', at Wed Jan 25 19:11:50 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
Running Rule Check Server on port:46569
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Enc/v++_compile_aes192Cfb128Enc_guidance.html', at Wed Jan 25 19:11:53 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb128Dec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb128Enc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192Cfb128Enc Log file: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/aes192Cfb128Enc/aes192Cfb128Enc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_cfb128_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 23, Depth = 26, loop 'encryption_cfb128_loop'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 388.95 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Enc/system_estimate_aes192Cfb128Enc.xtxt
INFO: [v++ 60-586] Created aes192Cfb128Enc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Enc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 58s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192Cfb128Dec Log file: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/aes192Cfb128Dec/aes192Cfb128Dec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'decryption_cfb128_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26, loop 'decryption_cfb128_loop'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 388.95 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Dec/system_estimate_aes192Cfb128Dec.xtxt
INFO: [v++ 60-586] Created aes192Cfb128Dec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Dec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 27s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes192Cfb128Dec.xo aes192Cfb128Enc.xo -o aes192Cfb128.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/logs/link
Running Dispatch Server on port:33255
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.xclbin.link_summary, at Wed Jan 25 19:16:21 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan 25 19:16:21 2023
Running Rule Check Server on port:38511
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/reports/link/v++_link_aes192Cfb128_guidance.html', at Wed Jan 25 19:16:24 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [19:16:34] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Dec.xo --xo /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Enc.xo --config /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Jan 25 19:16:39 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Dec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Enc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [19:16:39] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/iprepo/xilinx_com_hls_aes192Cfb128Enc_1_0,aes192Cfb128Enc -ip /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/iprepo/xilinx_com_hls_aes192Cfb128Dec_1_0,aes192Cfb128Dec -o /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [19:16:55] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 121535 ; free virtual = 216302
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [19:16:55] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes192Cfb128Dec:1:aes192Cfb128Dec_1 -nk aes192Cfb128Enc:1:aes192Cfb128Enc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes192Cfb128Dec, num: 1  {aes192Cfb128Dec_1}
INFO: [CFGEN 83-0]   kernel: aes192Cfb128Enc, num: 1  {aes192Cfb128Enc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Dec_1.cipherTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Dec_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Dec_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Dec_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Enc_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Enc_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Enc_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Enc_1.cipherTextBuffer to HBM[0]
INFO: [SYSTEM_LINK 82-37] [19:17:06] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 120764 ; free virtual = 215542
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [19:17:06] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [19:17:11] cf2bd finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 120382 ; free virtual = 215164
INFO: [v++ 60-1441] [19:17:11] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 120424 ; free virtual = 215203
INFO: [v++ 60-1443] [19:17:11] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
INFO: [v++ 60-1441] [19:17:19] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 120354 ; free virtual = 215684
INFO: [v++ 60-1443] [19:17:19] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
INFO: [v++ 60-1441] [19:17:21] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 119884 ; free virtual = 215285
INFO: [v++ 60-1443] [19:17:21] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_U50/aes192Cfb128/.ipcache --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int --log_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/reports/link --config /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link --no-info --iprepo /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192Cfb128Enc_1_0 --iprepo /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192Cfb128Dec_1_0 --messageDb /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[19:17:59] Run vpl: Step create_project: Started
Creating Vivado project.
[19:18:02] Run vpl: Step create_project: Completed
[19:18:02] Run vpl: Step create_bd: Started
[19:19:18] Run vpl: Step create_bd: RUNNING...
[19:20:34] Run vpl: Step create_bd: RUNNING...
[19:20:34] Run vpl: Step create_bd: Completed
[19:20:34] Run vpl: Step update_bd: Started
[19:20:35] Run vpl: Step update_bd: Completed
[19:20:35] Run vpl: Step generate_target: Started
[19:21:51] Run vpl: Step generate_target: RUNNING...
[19:22:35] Run vpl: Step generate_target: Completed
[19:22:35] Run vpl: Step config_hw_runs: Started
[19:22:42] Run vpl: Step config_hw_runs: Completed
[19:22:42] Run vpl: Step synth: Started
[19:23:43] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:24:14] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:24:44] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:25:15] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:25:45] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:26:16] Block-level synthesis in progress, 1 of 16 jobs complete, 7 jobs running.
[19:26:46] Block-level synthesis in progress, 1 of 16 jobs complete, 8 jobs running.
[19:27:16] Block-level synthesis in progress, 1 of 16 jobs complete, 8 jobs running.
[19:27:47] Block-level synthesis in progress, 1 of 16 jobs complete, 8 jobs running.
[19:28:17] Block-level synthesis in progress, 1 of 16 jobs complete, 8 jobs running.
[19:28:47] Block-level synthesis in progress, 2 of 16 jobs complete, 7 jobs running.
[19:29:18] Block-level synthesis in progress, 3 of 16 jobs complete, 7 jobs running.
[19:29:48] Block-level synthesis in progress, 4 of 16 jobs complete, 7 jobs running.
[19:30:19] Block-level synthesis in progress, 5 of 16 jobs complete, 7 jobs running.
[19:30:49] Block-level synthesis in progress, 7 of 16 jobs complete, 6 jobs running.
[19:31:20] Block-level synthesis in progress, 7 of 16 jobs complete, 6 jobs running.
[19:31:50] Block-level synthesis in progress, 8 of 16 jobs complete, 5 jobs running.
[19:32:21] Block-level synthesis in progress, 8 of 16 jobs complete, 5 jobs running.
[19:32:51] Block-level synthesis in progress, 9 of 16 jobs complete, 4 jobs running.
[19:33:22] Block-level synthesis in progress, 11 of 16 jobs complete, 3 jobs running.
[19:33:52] Block-level synthesis in progress, 11 of 16 jobs complete, 4 jobs running.
[19:34:22] Block-level synthesis in progress, 13 of 16 jobs complete, 2 jobs running.
[19:34:53] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:35:23] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:35:53] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:36:24] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:36:54] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:37:25] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:37:55] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:38:25] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:38:56] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:39:26] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:39:57] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:40:27] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:40:57] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:41:28] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:41:58] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:42:29] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:42:59] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:43:30] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:44:00] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:44:31] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:45:01] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:45:31] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:46:02] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:46:32] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:47:02] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:47:33] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:48:03] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:48:34] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:49:04] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:49:34] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:50:05] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:50:35] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:51:05] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:51:36] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:52:06] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:52:37] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:53:07] Block-level synthesis in progress, 16 of 16 jobs complete, 0 jobs running.
[19:53:38] Top-level synthesis in progress.
[19:54:08] Top-level synthesis in progress.
[19:54:39] Top-level synthesis in progress.
[19:55:09] Top-level synthesis in progress.
[19:55:19] Run vpl: Step synth: Completed
[19:55:19] Run vpl: Step impl: Started
[20:08:32] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 51m 06s 

[20:08:32] Starting logic optimization..
[20:10:34] Phase 1 Retarget
[20:11:04] Phase 2 Constant propagation
[20:11:35] Phase 3 Sweep
[20:13:06] Phase 4 BUFG optimization
[20:13:37] Phase 5 Shift Register Optimization
[20:13:37] Phase 6 Post Processing Netlist
[20:17:39] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 09m 07s 

[20:17:39] Starting logic placement..
[20:19:10] Phase 1 Placer Initialization
[20:19:10] Phase 1.1 Placer Initialization Netlist Sorting
[20:22:43] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[20:24:14] Phase 1.3 Build Placer Netlist Model
[20:27:17] Phase 1.4 Constrain Clocks/Macros
[20:27:48] Phase 2 Global Placement
[20:27:48] Phase 2.1 Floorplanning
[20:28:49] Phase 2.1.1 Partition Driven Placement
[20:28:49] Phase 2.1.1.1 PBP: Partition Driven Placement
[20:29:50] Phase 2.1.1.2 PBP: Clock Region Placement
[20:32:54] Phase 2.1.1.3 PBP: Compute Congestion
[20:32:54] Phase 2.1.1.4 PBP: UpdateTiming
[20:33:24] Phase 2.1.1.5 PBP: Add part constraints
[20:33:24] Phase 2.2 Update Timing before SLR Path Opt
[20:33:24] Phase 2.3 Global Placement Core
[20:46:37] Phase 2.3.1 Physical Synthesis In Placer
[20:50:42] Phase 3 Detail Placement
[20:50:42] Phase 3.1 Commit Multi Column Macros
[20:50:42] Phase 3.2 Commit Most Macros & LUTRAMs
[20:52:14] Phase 3.3 Small Shape DP
[20:52:14] Phase 3.3.1 Small Shape Clustering
[20:53:15] Phase 3.3.2 Flow Legalize Slice Clusters
[20:53:45] Phase 3.3.3 Slice Area Swap
[20:55:48] Phase 3.4 Place Remaining
[20:56:18] Phase 3.5 Re-assign LUT pins
[20:56:49] Phase 3.6 Pipeline Register Optimization
[20:56:49] Phase 3.7 Fast Optimization
[20:57:50] Phase 4 Post Placement Optimization and Clean-Up
[20:57:50] Phase 4.1 Post Commit Optimization
[20:59:53] Phase 4.1.1 Post Placement Optimization
[20:59:53] Phase 4.1.1.1 BUFG Insertion
[20:59:53] Phase 1 Physical Synthesis Initialization
[21:00:54] Phase 4.1.1.2 BUFG Replication
[21:01:55] Phase 4.1.1.3 Replication
[21:03:27] Phase 4.2 Post Placement Cleanup
[21:03:57] Phase 4.3 Placer Reporting
[21:03:57] Phase 4.3.1 Print Estimated Congestion
[21:04:28] Phase 4.4 Final Placement Cleanup
[21:09:03] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 51m 23s 

[21:09:03] Starting logic routing..
[21:10:35] Phase 1 Build RT Design
[21:12:06] Phase 2 Router Initialization
[21:12:36] Phase 2.1 Fix Topology Constraints
[21:17:44] Phase 2.2 Pre Route Cleanup
[21:17:44] Phase 2.3 Global Clock Net Routing
[21:18:14] Phase 2.4 Update Timing
[21:21:17] Phase 2.5 Update Timing for Bus Skew
[21:21:17] Phase 2.5.1 Update Timing
[21:22:18] Phase 3 Initial Routing
[21:22:18] Phase 3.1 Global Routing
[21:23:50] Phase 4 Rip-up And Reroute
[21:23:50] Phase 4.1 Global Iteration 0
[21:31:27] Phase 4.2 Global Iteration 1
[21:32:59] Phase 4.3 Global Iteration 2
[21:34:00] Phase 5 Delay and Skew Optimization
[21:34:00] Phase 5.1 Delay CleanUp
[21:34:00] Phase 5.1.1 Update Timing
[21:35:32] Phase 5.2 Clock Skew Optimization
[21:35:32] Phase 6 Post Hold Fix
[21:35:32] Phase 6.1 Hold Fix Iter
[21:35:32] Phase 6.1.1 Update Timing
[21:37:03] Phase 7 Leaf Clock Prog Delay Opt
[21:38:05] Phase 8 Route finalize
[21:38:35] Phase 9 Verifying routed nets
[21:38:35] Phase 10 Depositing Routes
[21:39:36] Phase 11 Post Router Timing
[21:40:06] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 31m 03s 

[21:40:06] Starting bitstream generation..
[22:00:58] Creating bitmap...
[22:13:11] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[22:13:11] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 33m 05s 
[22:15:34] Run vpl: Step impl: Completed
[22:15:35] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [22:15:36] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:41 ; elapsed = 02:58:15 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 88386 ; free virtual = 203373
INFO: [v++ 60-1443] [22:15:36] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128.rtd -o /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [22:15:42] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 89428 ; free virtual = 205806
INFO: [v++ 60-1443] [22:15:42] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128.rtd --append-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 32581068 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4043 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 8962 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 18672 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (32642491 bytes) to the output file: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [22:15:42] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 89314 ; free virtual = 205805
INFO: [v++ 60-1443] [22:15:42] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.xclbin.info --input /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
INFO: [v++ 60-1441] [22:15:43] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 89121 ; free virtual = 205803
INFO: [v++ 60-1443] [22:15:43] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
INFO: [v++ 60-1441] [22:15:43] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 89120 ; free virtual = 205802
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/reports/link/system_estimate_aes192Cfb128.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.ltx
INFO: [v++ 60-586] Created aes192Cfb128.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/reports/link/v++_link_aes192Cfb128_guidance.html
	Timing Report: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 59m 32s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes192Cfb128Enc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb128Enc.cpp -o aes192Cfb128Enc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Enc
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/log/aes192Cfb128Enc
Running Dispatch Server on port:33101
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Enc.xo.compile_summary, at Thu Jan 26 00:40:41 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Jan 26 00:40:41 2023
Running Rule Check Server on port:35159
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Enc/v++_compile_aes192Cfb128Enc_guidance.html', at Thu Jan 26 00:40:45 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb128Enc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192Cfb128Enc Log file: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/aes192Cfb128Enc/aes192Cfb128Enc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_cfb128_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 23, Depth = 26, loop 'encryption_cfb128_loop'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 388.95 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/report/aes192Cfb128Enc/system_estimate_aes192Cfb128Enc.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created aes192Cfb128Enc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Enc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 12s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes192Cfb128Dec.xo aes192Cfb128Enc.xo -o aes192Cfb128.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/logs/link
Running Dispatch Server on port:41837
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.xclbin.link_summary, at Thu Jan 26 00:44:57 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Jan 26 00:44:57 2023
Running Rule Check Server on port:34967
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/reports/link/v++_link_aes192Cfb128_guidance.html', at Thu Jan 26 00:45:01 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [00:45:08] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Dec.xo --xo /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Enc.xo --config /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Jan 26 00:45:12 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Dec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128Enc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [00:45:13] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/iprepo/xilinx_com_hls_aes192Cfb128Enc_1_0,aes192Cfb128Enc -ip /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/iprepo/xilinx_com_hls_aes192Cfb128Dec_1_0,aes192Cfb128Dec -o /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [00:45:21] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 39935 ; free virtual = 197175
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [00:45:21] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes192Cfb128Dec:1:aes192Cfb128Dec_1 -nk aes192Cfb128Enc:1:aes192Cfb128Enc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes192Cfb128Dec, num: 1  {aes192Cfb128Dec_1}
INFO: [CFGEN 83-0]   kernel: aes192Cfb128Enc, num: 1  {aes192Cfb128Enc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Dec_1.cipherTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Dec_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Dec_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Dec_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Enc_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Enc_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Enc_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb128Enc_1.cipherTextBuffer to HBM[0]
INFO: [SYSTEM_LINK 82-37] [00:45:31] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 38878 ; free virtual = 196128
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [00:45:31] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [00:45:38] cf2bd finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 39468 ; free virtual = 196778
INFO: [v++ 60-1441] [00:45:38] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 39510 ; free virtual = 196817
INFO: [v++ 60-1443] [00:45:38] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
INFO: [v++ 60-1441] [00:45:46] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 38291 ; free virtual = 196483
INFO: [v++ 60-1443] [00:45:46] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
INFO: [v++ 60-1441] [00:45:50] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 38101 ; free virtual = 196563
INFO: [v++ 60-1443] [00:45:50] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_U50/aes192Cfb128/.ipcache --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int --log_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/reports/link --config /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link --no-info --iprepo /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192Cfb128Enc_1_0 --iprepo /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192Cfb128Dec_1_0 --messageDb /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[00:46:41] Run vpl: Step create_project: Started
Creating Vivado project.
[00:46:51] Run vpl: Step create_project: Completed
[00:46:51] Run vpl: Step create_bd: Started
[00:48:08] Run vpl: Step create_bd: RUNNING...
[00:49:24] Run vpl: Step create_bd: RUNNING...
[00:50:23] Run vpl: Step create_bd: Completed
[00:50:23] Run vpl: Step update_bd: Started
[00:50:26] Run vpl: Step update_bd: Completed
[00:50:26] Run vpl: Step generate_target: Started
[00:51:42] Run vpl: Step generate_target: RUNNING...
[00:52:57] Run vpl: Step generate_target: RUNNING...
[00:54:12] Run vpl: Step generate_target: RUNNING...
[00:54:40] Run vpl: Step generate_target: Completed
[00:54:40] Run vpl: Step config_hw_runs: Started
[00:54:50] Run vpl: Step config_hw_runs: Completed
[00:54:50] Run vpl: Step synth: Started
[00:55:52] Block-level synthesis in progress, 0 of 7 jobs complete, 1 job running.
[00:56:22] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[00:56:53] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[00:57:24] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[00:57:55] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[00:58:25] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[00:58:57] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[00:59:27] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[00:59:58] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[01:00:28] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[01:00:59] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[01:01:29] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[01:02:00] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[01:02:30] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[01:03:01] Block-level synthesis in progress, 0 of 7 jobs complete, 4 jobs running.
[01:03:31] Block-level synthesis in progress, 1 of 7 jobs complete, 3 jobs running.
[01:04:02] Block-level synthesis in progress, 2 of 7 jobs complete, 2 jobs running.
[01:04:32] Block-level synthesis in progress, 3 of 7 jobs complete, 1 job running.
[01:05:02] Block-level synthesis in progress, 4 of 7 jobs complete, 0 jobs running.
[01:05:32] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:06:03] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:06:33] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:07:03] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:07:34] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:08:04] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:08:34] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:09:05] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:09:35] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:10:05] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:10:36] Block-level synthesis in progress, 4 of 7 jobs complete, 1 job running.
[01:11:06] Block-level synthesis in progress, 5 of 7 jobs complete, 0 jobs running.
[01:11:36] Block-level synthesis in progress, 5 of 7 jobs complete, 1 job running.
[01:12:07] Block-level synthesis in progress, 5 of 7 jobs complete, 1 job running.
[01:12:37] Block-level synthesis in progress, 5 of 7 jobs complete, 1 job running.
[01:13:07] Block-level synthesis in progress, 5 of 7 jobs complete, 1 job running.
[01:13:37] Block-level synthesis in progress, 5 of 7 jobs complete, 1 job running.
[01:14:08] Block-level synthesis in progress, 5 of 7 jobs complete, 1 job running.
[01:14:39] Block-level synthesis in progress, 5 of 7 jobs complete, 1 job running.
[01:15:09] Block-level synthesis in progress, 5 of 7 jobs complete, 1 job running.
[01:15:39] Block-level synthesis in progress, 5 of 7 jobs complete, 1 job running.
[01:15:46] Run vpl: Step synth: Completed
[01:15:46] Run vpl: Step impl: Started
[01:31:26] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 45m 31s 

[01:31:26] Starting logic optimization..
[01:33:28] Phase 1 Retarget
[01:33:58] Phase 2 Constant propagation
[01:34:29] Phase 3 Sweep
[01:36:00] Phase 4 BUFG optimization
[01:36:30] Phase 5 Shift Register Optimization
[01:36:30] Phase 6 Post Processing Netlist
[01:40:32] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 09m 06s 

[01:40:32] Starting logic placement..
[01:41:33] Phase 1 Placer Initialization
[01:41:33] Phase 1.1 Placer Initialization Netlist Sorting
[01:46:06] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[01:47:37] Phase 1.3 Build Placer Netlist Model
[01:50:09] Phase 1.4 Constrain Clocks/Macros
[01:51:10] Phase 2 Global Placement
[01:51:10] Phase 2.1 Floorplanning
[01:52:11] Phase 2.1.1 Partition Driven Placement
[01:52:11] Phase 2.1.1.1 PBP: Partition Driven Placement
[01:53:12] Phase 2.1.1.2 PBP: Clock Region Placement
[01:56:45] Phase 2.1.1.3 PBP: Compute Congestion
[01:56:45] Phase 2.1.1.4 PBP: UpdateTiming
[01:57:16] Phase 2.1.1.5 PBP: Add part constraints
[01:57:16] Phase 2.2 Update Timing before SLR Path Opt
[01:57:16] Phase 2.3 Global Placement Core
[02:12:01] Phase 2.3.1 Physical Synthesis In Placer
[02:16:06] Phase 3 Detail Placement
[02:16:06] Phase 3.1 Commit Multi Column Macros
[02:16:06] Phase 3.2 Commit Most Macros & LUTRAMs
[02:17:38] Phase 3.3 Small Shape DP
[02:17:38] Phase 3.3.1 Small Shape Clustering
[02:18:39] Phase 3.3.2 Flow Legalize Slice Clusters
[02:19:09] Phase 3.3.3 Slice Area Swap
[02:21:41] Phase 3.4 Place Remaining
[02:21:41] Phase 3.5 Re-assign LUT pins
[02:22:12] Phase 3.6 Pipeline Register Optimization
[02:22:12] Phase 3.7 Fast Optimization
[02:23:13] Phase 4 Post Placement Optimization and Clean-Up
[02:23:13] Phase 4.1 Post Commit Optimization
[02:24:45] Phase 4.1.1 Post Placement Optimization
[02:25:16] Phase 4.1.1.1 BUFG Insertion
[02:25:16] Phase 1 Physical Synthesis Initialization
[02:26:17] Phase 4.1.1.2 BUFG Replication
[02:27:18] Phase 4.1.1.3 Replication
[02:28:49] Phase 4.2 Post Placement Cleanup
[02:28:49] Phase 4.3 Placer Reporting
[02:28:49] Phase 4.3.1 Print Estimated Congestion
[02:29:20] Phase 4.4 Final Placement Cleanup
[02:34:25] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 53m 52s 

[02:34:25] Starting logic routing..
[02:36:28] Phase 1 Build RT Design
[02:38:30] Phase 2 Router Initialization
[02:38:30] Phase 2.1 Fix Topology Constraints
[02:43:04] Phase 2.2 Pre Route Cleanup
[02:43:04] Phase 2.3 Global Clock Net Routing
[02:44:05] Phase 2.4 Update Timing
[02:47:08] Phase 2.5 Update Timing for Bus Skew
[02:47:08] Phase 2.5.1 Update Timing
[02:48:40] Phase 3 Initial Routing
[02:48:40] Phase 3.1 Global Routing
[02:50:11] Phase 4 Rip-up And Reroute
[02:50:11] Phase 4.1 Global Iteration 0
[02:59:21] Phase 4.2 Global Iteration 1
[03:01:23] Phase 4.3 Global Iteration 2
[03:02:24] Phase 5 Delay and Skew Optimization
[03:02:24] Phase 5.1 Delay CleanUp
[03:02:24] Phase 5.1.1 Update Timing
[03:03:25] Phase 5.2 Clock Skew Optimization
[03:03:56] Phase 6 Post Hold Fix
[03:03:56] Phase 6.1 Hold Fix Iter
[03:03:56] Phase 6.1.1 Update Timing
[03:05:27] Phase 7 Leaf Clock Prog Delay Opt
[03:06:27] Phase 8 Route finalize
[03:06:27] Phase 9 Verifying routed nets
[03:06:58] Phase 10 Depositing Routes
[03:07:59] Phase 11 Post Router Timing
[03:07:59] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 33m 34s 

[03:07:59] Starting bitstream generation..
[03:28:21] Creating bitmap...
[03:40:06] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[03:40:06] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 32m 07s 
[03:42:13] Run vpl: Step impl: Completed
[03:42:14] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [03:42:15] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:24 ; elapsed = 02:56:25 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 92998 ; free virtual = 139816
INFO: [v++ 60-1443] [03:42:15] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128.rtd -o /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [03:42:24] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 95410 ; free virtual = 142228
INFO: [v++ 60-1443] [03:42:24] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128.rtd --append-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 32576580 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4043 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 8962 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/aes192Cfb128.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 18672 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (32638003 bytes) to the output file: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [03:42:25] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 95379 ; free virtual = 142228
INFO: [v++ 60-1443] [03:42:25] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.xclbin.info --input /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
INFO: [v++ 60-1441] [03:42:27] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 95376 ; free virtual = 142225
INFO: [v++ 60-1443] [03:42:27] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/link/run_link
INFO: [v++ 60-1441] [03:42:27] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 95376 ; free virtual = 142225
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/reports/link/system_estimate_aes192Cfb128.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.ltx
INFO: [v++ 60-586] Created aes192Cfb128.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/reports/link/v++_link_aes192Cfb128_guidance.html
	Timing Report: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/build/security_U50/aes192Cfb128/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb128/aes192Cfb128.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 57m 40s
INFO: [v++ 60-1653] Closing dispatch client.
