

================================================================
== Vitis HLS Report for 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1'
================================================================
* Date:           Sun Jul 21 20:36:48 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                     |
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
    |  1555203|  1555203|  15.552 ms|  15.552 ms|  1555201|  1555201|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_1021_1  |  1555201|  1555201|         3|          1|          1|  1555200|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     60|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|      58|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      58|    114|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1021_fu_90_p2        |         +|   0|  0|  28|          21|           1|
    |icmp_ln1021_fu_84_p2       |      icmp|   0|  0|  28|          21|          21|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  60|          44|          25|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_load  |   9|          2|   21|         42|
    |gmem0_blk_n_R                 |   9|          2|    1|          2|
    |indvar_fu_50                  |   9|          2|   21|         42|
    |ldata_blk_n                   |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  54|         12|   46|         92|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem0_addr_read_reg_123           |  32|   0|   32|          0|
    |indvar_fu_50                      |  21|   0|   21|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  58|   0|   58|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                     gmem1|       pointer|
|ldata_din             |  out|   32|     ap_fifo|                                     ldata|       pointer|
|ldata_num_data_valid  |   in|    3|     ap_fifo|                                     ldata|       pointer|
|ldata_fifo_cap        |   in|    3|     ap_fifo|                                     ldata|       pointer|
|ldata_full_n          |   in|    1|     ap_fifo|                                     ldata|       pointer|
|ldata_write           |  out|    1|     ap_fifo|                                     ldata|       pointer|
|sext_ln1021           |   in|   62|     ap_none|                               sext_ln1021|        scalar|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

