# Tiny Tapeout project information
project:
  title:        "Generador digital trifásico"      # Project title
  author:       "Jesús García Guzmán, Jorge Rafael Frantos Morales, Brian Isaías Landa León, Alan Eduardo Peralta Fuentes, Juan José Guzmán Lagunes, Adolfo de Jesús García Méndez, Paola Gabriela Rodríguez Sánchez, José de Jesús Sánchez Hernández"
  discord:      "postdeus"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "El proyecto consiste en un microgenerador digital trifásico que tiene una señal de reloj de entrada y produce tres señales de salida con desfases de 120° entre sí, con el objetivo de demostrar su viabilidad y funcionalidad en aplicaciones de ingeniería eléctrica y electrónica."      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_g3f"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "tt_um_g3f.v"
    - "g3f.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "P2"
  uio[1]: "P1"
  uio[2]: "P0"
  uio[3]: "Qc"
  uio[4]: "Qb"
  uio[5]: "Qa"
  uio[6]: ""
  uio[7]: "SE"

# Do not change!
yaml_version: 6
