#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5601b81187b0 .scope module, "tb" "tb" 2 3;
 .timescale -9 -10;
v0x5601b813b870_0 .net "P2", 0 0, L_0x5601b80e2870;  1 drivers
v0x5601b813b930_0 .net "Pulse", 0 0, L_0x5601b80e2990;  1 drivers
o0x7f9e21292c48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5601b813ba40_0 .net "RS232_Rx", 0 0, o0x7f9e21292c48;  0 drivers
o0x7f9e21292c78 .functor BUFZ 1, C4<z>; HiZ drive
v0x5601b813bae0_0 .net "RS232_Tx", 0 0, o0x7f9e21292c78;  0 drivers
v0x5601b813bbb0_0 .net "Sync", 0 0, L_0x5601b80e2400;  1 drivers
v0x5601b813bcf0_0 .var "clk", 0 0;
v0x5601b813bde0_0 .var "clk_pll", 0 0;
v0x5601b813bed0_0 .var "resetn", 0 0;
S_0x5601b8118930 .scope module, "test" "pulse_gen" 2 10, 3 2 0, S_0x5601b81187b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_pll"
    .port_info 2 /INPUT 1 "RS232_Rx"
    .port_info 3 /INPUT 1 "resetn"
    .port_info 4 /OUTPUT 1 "RS232_Tx"
    .port_info 5 /OUTPUT 1 "Pulse"
    .port_info 6 /OUTPUT 1 "Sync"
    .port_info 7 /OUTPUT 1 "P2"
P_0x5601b8118ab0 .param/l "att_off_val" 0 3 73, C4<0000000>;
P_0x5601b8118af0 .param/l "att_on_val" 0 3 72, C4<1111111>;
P_0x5601b8118b30 .param/l "stblock" 0 3 79, +C4<00000000000000000000000000110010>;
P_0x5601b8118b70 .param/l "stblockoff" 0 3 80, +C4<00000000000000000000000001100100>;
P_0x5601b8118bb0 .param/l "stcpmg" 0 3 78, +C4<00000000000000000000000000000100>;
P_0x5601b8118bf0 .param/l "stdelay" 0 3 77, +C4<00000000000000000000000011001000>;
P_0x5601b8118c30 .param/l "stnutdel" 0 3 82, +C4<00000000000000000000000001100100>;
P_0x5601b8118c70 .param/l "stnutwid" 0 3 81, +C4<00000000000000000000000001100100>;
P_0x5601b8118cb0 .param/l "stp1width" 0 3 75, +C4<00000000000000000000000000011110>;
P_0x5601b8118cf0 .param/l "stp2width" 0 3 76, +C4<00000000000000000000000000111100>;
P_0x5601b8118d30 .param/l "stperiod" 0 3 74, +C4<00000000000000000000000000000001>;
v0x5601b813a950_0 .net "P2", 0 0, L_0x5601b80e2870;  alias, 1 drivers
v0x5601b813aa10_0 .net "Pulse", 0 0, L_0x5601b80e2990;  alias, 1 drivers
v0x5601b813aae0_0 .net "RS232_Rx", 0 0, o0x7f9e21292c48;  alias, 0 drivers
v0x5601b813abb0_0 .net "RS232_Tx", 0 0, o0x7f9e21292c78;  alias, 0 drivers
v0x5601b813ac50_0 .net "Sync", 0 0, L_0x5601b80e2400;  alias, 1 drivers
v0x5601b813acf0_0 .var "block", 0 0;
v0x5601b813adc0_0 .net "clk", 0 0, v0x5601b813bcf0_0;  1 drivers
v0x5601b813ae90_0 .net "clk_pll", 0 0, v0x5601b813bde0_0;  1 drivers
v0x5601b813af60_0 .var "cpmg", 7 0;
v0x5601b813b030_0 .var "delay", 15 0;
v0x5601b813b100_0 .var "nut_del", 15 0;
v0x5601b813b1d0_0 .var "nut_wid", 7 0;
v0x5601b813b2a0_0 .var "p1width", 15 0;
v0x5601b813b370_0 .var "p2width", 15 0;
v0x5601b813b440_0 .var "period", 31 0;
v0x5601b813b510_0 .var "pulse_block", 7 0;
v0x5601b813b5e0_0 .var "pulse_block_off", 15 0;
v0x5601b813b6b0_0 .net "resetn", 0 0, v0x5601b813bed0_0;  1 drivers
v0x5601b813b780_0 .var "rx_done", 0 0;
S_0x5601b8118e50 .scope module, "pulses" "pulses" 3 47, 4 1 0, S_0x5601b8118930;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_pll"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 32 "per"
    .port_info 4 /INPUT 16 "p1wid"
    .port_info 5 /INPUT 16 "del"
    .port_info 6 /INPUT 16 "p2wid"
    .port_info 7 /INPUT 8 "nut_w"
    .port_info 8 /INPUT 16 "nut_d"
    .port_info 9 /INPUT 8 "cp"
    .port_info 10 /INPUT 8 "p_bl"
    .port_info 11 /INPUT 16 "p_bl_off"
    .port_info 12 /INPUT 1 "bl"
    .port_info 13 /INPUT 1 "rxd"
    .port_info 14 /OUTPUT 1 "sync_on"
    .port_info 15 /OUTPUT 1 "pulse_on"
    .port_info 16 /OUTPUT 1 "inhib"
P_0x5601b8118fd0 .param/l "stblock" 0 4 65, +C4<00000000000000000000000001100100>;
P_0x5601b8119010 .param/l "stcpmg" 0 4 66, +C4<00000000000000000000000000000011>;
P_0x5601b8119050 .param/l "stdelay" 0 4 64, +C4<00000000000000000000000011001000>;
P_0x5601b8119090 .param/l "stp1width" 0 4 62, +C4<00000000000000000000000000011110>;
P_0x5601b81190d0 .param/l "stp2width" 0 4 63, +C4<00000000000000000000000000011110>;
P_0x5601b8119110 .param/l "stperiod" 0 4 61, +C4<00000000000000000000000000000001>;
L_0x5601b80e2400 .functor BUFZ 1, v0x5601b813a3f0_0, C4<0>, C4<0>, C4<0>;
L_0x5601b80e2990 .functor BUFZ 1, v0x5601b8139cf0_0, C4<0>, C4<0>, C4<0>;
L_0x5601b80e2870 .functor BUFZ 1, v0x5601b8138cd0_0, C4<0>, C4<0>, C4<0>;
v0x5601b8116550_0 .net "bl", 0 0, v0x5601b813acf0_0;  1 drivers
v0x5601b8137fb0_0 .var "block", 0 0;
v0x5601b8138070_0 .var "block_off", 15 0;
v0x5601b8138160_0 .var "block_on", 15 0;
v0x5601b8138240_0 .var "cblock_delay", 31 0;
v0x5601b8138370_0 .var "cblock_on", 31 0;
v0x5601b8138450_0 .var "ccount", 7 0;
v0x5601b8138530_0 .var "cdelay", 31 0;
v0x5601b8138610_0 .net "clk", 0 0, v0x5601b813bcf0_0;  alias, 1 drivers
v0x5601b81386d0_0 .net "clk_pll", 0 0, v0x5601b813bde0_0;  alias, 1 drivers
v0x5601b8138790_0 .var "counter", 31 0;
v0x5601b8138870_0 .net "cp", 7 0, v0x5601b813af60_0;  1 drivers
v0x5601b8138950_0 .var "cpmg", 7 0;
v0x5601b8138a30_0 .var "cpulse", 31 0;
v0x5601b8138b10_0 .net "del", 15 0, v0x5601b813b030_0;  1 drivers
v0x5601b8138bf0_0 .var "delay", 15 0;
v0x5601b8138cd0_0 .var "inh", 0 0;
v0x5601b8138d90_0 .net "inhib", 0 0, L_0x5601b80e2870;  alias, 1 drivers
v0x5601b8138e50_0 .net "nut_d", 15 0, v0x5601b813b100_0;  1 drivers
v0x5601b8138f30_0 .var "nut_pulse", 0 0;
v0x5601b8138ff0_0 .net "nut_w", 7 0, v0x5601b813b1d0_0;  1 drivers
v0x5601b81390d0_0 .var "nutation_pulse", 0 0;
v0x5601b8139190_0 .var "nutation_pulse_delay", 15 0;
v0x5601b8139270_0 .var "nutation_pulse_start", 23 0;
v0x5601b8139350_0 .var "nutation_pulse_stop", 23 0;
v0x5601b8139430_0 .var "nutation_pulse_width", 7 0;
v0x5601b8139510_0 .net "p1wid", 15 0, v0x5601b813b2a0_0;  1 drivers
v0x5601b81395f0_0 .var "p1width", 15 0;
v0x5601b81396d0_0 .var "p2start", 15 0;
v0x5601b81397b0_0 .net "p2wid", 15 0, v0x5601b813b370_0;  1 drivers
v0x5601b8139890_0 .var "p2width", 15 0;
v0x5601b8139970_0 .net "p_bl", 7 0, v0x5601b813b510_0;  1 drivers
v0x5601b8139a50_0 .net "p_bl_off", 15 0, v0x5601b813b5e0_0;  1 drivers
v0x5601b8139b30_0 .net "per", 31 0, v0x5601b813b440_0;  1 drivers
v0x5601b8139c10_0 .var "period", 31 0;
v0x5601b8139cf0_0 .var "pulse", 0 0;
v0x5601b8139db0_0 .var "pulse_block", 7 0;
v0x5601b8139e90_0 .var "pulse_block_off", 15 0;
v0x5601b8139f70_0 .net "pulse_on", 0 0, L_0x5601b80e2990;  alias, 1 drivers
v0x5601b813a030_0 .var "pulses", 0 0;
v0x5601b813a0f0_0 .var "rec", 0 0;
v0x5601b813a1b0_0 .net "reset", 0 0, v0x5601b813bed0_0;  alias, 1 drivers
v0x5601b813a270_0 .var "rx_done", 0 0;
v0x5601b813a330_0 .net "rxd", 0 0, v0x5601b813b780_0;  1 drivers
v0x5601b813a3f0_0 .var "sync", 0 0;
v0x5601b813a4b0_0 .var "sync_down", 15 0;
v0x5601b813a590_0 .net "sync_on", 0 0, L_0x5601b80e2400;  alias, 1 drivers
v0x5601b813a650_0 .var "xfer_bits", 1 0;
E_0x5601b80e0560 .event posedge, v0x5601b81386d0_0;
E_0x5601b80e0850 .event posedge, v0x5601b8138610_0;
    .scope S_0x5601b8118e50;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5601b8138790_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x5601b8118e50;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601b813a0f0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5601b8118e50;
T_2 ;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x5601b8139c10_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x5601b8118e50;
T_3 ;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x5601b81395f0_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_0x5601b8118e50;
T_4 ;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x5601b8138bf0_0, 0, 16;
    %end;
    .thread T_4;
    .scope S_0x5601b8118e50;
T_5 ;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x5601b8139890_0, 0, 16;
    %end;
    .thread T_5;
    .scope S_0x5601b8118e50;
T_6 ;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x5601b8139db0_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x5601b8118e50;
T_7 ;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x5601b8139e90_0, 0, 16;
    %end;
    .thread T_7;
    .scope S_0x5601b8118e50;
T_8 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5601b8138950_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x5601b8118e50;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601b8137fb0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x5601b8118e50;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601b813a270_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x5601b8118e50;
T_11 ;
    %pushi/vec4 230, 0, 16;
    %store/vec4 v0x5601b81396d0_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x5601b8118e50;
T_12 ;
    %pushi/vec4 260, 0, 16;
    %store/vec4 v0x5601b813a4b0_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x5601b8118e50;
T_13 ;
    %pushi/vec4 410, 0, 16;
    %store/vec4 v0x5601b8138070_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_0x5601b8118e50;
T_14 ;
    %pushi/vec4 460, 0, 16;
    %store/vec4 v0x5601b8138160_0, 0, 16;
    %end;
    .thread T_14;
    .scope S_0x5601b8118e50;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601b81390d0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5601b8118e50;
T_16 ;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x5601b8139430_0, 0, 8;
    %end;
    .thread T_16;
    .scope S_0x5601b8118e50;
T_17 ;
    %pushi/vec4 300, 0, 16;
    %store/vec4 v0x5601b8139190_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_0x5601b8118e50;
T_18 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601b8138450_0, 0, 8;
    %end;
    .thread T_18;
    .scope S_0x5601b8118e50;
T_19 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5601b813a650_0, 0, 2;
    %end;
    .thread T_19;
    .scope S_0x5601b8118e50;
T_20 ;
    %wait E_0x5601b80e0850;
    %load/vec4 v0x5601b813a650_0;
    %load/vec4 v0x5601b813a330_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 2;
    %assign/vec4 v0x5601b813a650_0, 0;
    %assign/vec4 v0x5601b813a270_0, 0;
    %load/vec4 v0x5601b813a270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x5601b8139b30_0;
    %assign/vec4 v0x5601b8139c10_0, 0;
    %load/vec4 v0x5601b8139510_0;
    %assign/vec4 v0x5601b81395f0_0, 0;
    %load/vec4 v0x5601b81397b0_0;
    %assign/vec4 v0x5601b8139890_0, 0;
    %load/vec4 v0x5601b8138b10_0;
    %assign/vec4 v0x5601b8138bf0_0, 0;
    %load/vec4 v0x5601b8138e50_0;
    %assign/vec4 v0x5601b8139190_0, 0;
    %load/vec4 v0x5601b8138ff0_0;
    %assign/vec4 v0x5601b8139430_0, 0;
    %load/vec4 v0x5601b8139970_0;
    %assign/vec4 v0x5601b8139db0_0, 0;
    %load/vec4 v0x5601b8139a50_0;
    %assign/vec4 v0x5601b8139e90_0, 0;
    %load/vec4 v0x5601b8138870_0;
    %assign/vec4 v0x5601b8138950_0, 0;
    %load/vec4 v0x5601b8116550_0;
    %assign/vec4 v0x5601b8137fb0_0, 0;
T_20.0 ;
    %load/vec4 v0x5601b81395f0_0;
    %load/vec4 v0x5601b8138bf0_0;
    %add;
    %assign/vec4 v0x5601b81396d0_0, 0;
    %load/vec4 v0x5601b81395f0_0;
    %load/vec4 v0x5601b8138bf0_0;
    %add;
    %load/vec4 v0x5601b8139890_0;
    %add;
    %assign/vec4 v0x5601b813a4b0_0, 0;
    %load/vec4 v0x5601b81395f0_0;
    %load/vec4 v0x5601b8138bf0_0;
    %add;
    %load/vec4 v0x5601b8139890_0;
    %add;
    %load/vec4 v0x5601b8138bf0_0;
    %add;
    %load/vec4 v0x5601b8139db0_0;
    %pad/u 16;
    %sub;
    %assign/vec4 v0x5601b8138070_0, 0;
    %load/vec4 v0x5601b81395f0_0;
    %load/vec4 v0x5601b8138bf0_0;
    %add;
    %load/vec4 v0x5601b8139890_0;
    %add;
    %load/vec4 v0x5601b8138bf0_0;
    %add;
    %assign/vec4 v0x5601b8138160_0, 0;
    %load/vec4 v0x5601b813a1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5601b8138790_0, 0;
T_20.2 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5601b8118e50;
T_21 ;
    %wait E_0x5601b80e0560;
    %load/vec4 v0x5601b813a1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x5601b8139b30_0;
    %load/vec4 v0x5601b8139190_0;
    %pad/u 32;
    %sub;
    %load/vec4 v0x5601b8139430_0;
    %pad/u 32;
    %sub;
    %pad/u 24;
    %assign/vec4 v0x5601b8139270_0, 0;
    %load/vec4 v0x5601b8139b30_0;
    %load/vec4 v0x5601b8139190_0;
    %pad/u 32;
    %sub;
    %pad/u 24;
    %assign/vec4 v0x5601b8139350_0, 0;
    %load/vec4 v0x5601b8138790_0;
    %load/vec4 v0x5601b8139270_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_21.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.3, 8;
T_21.2 ; End of true expr.
    %load/vec4 v0x5601b8138790_0;
    %load/vec4 v0x5601b8139350_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_21.4, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.5, 9;
T_21.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.5, 9;
 ; End of false expr.
    %blend;
T_21.5;
    %jmp/0 T_21.3, 8;
 ; End of false expr.
    %blend;
T_21.3;
    %pad/s 1;
    %assign/vec4 v0x5601b8138f30_0, 0;
    %load/vec4 v0x5601b8138950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %load/vec4 v0x5601b8138790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %load/vec4 v0x5601b81395f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %load/vec4 v0x5601b8138530_0;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %load/vec4 v0x5601b8138a30_0;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %load/vec4 v0x5601b8138240_0;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %load/vec4 v0x5601b8138370_0;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %jmp T_21.16;
T_21.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5601b813a3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5601b813a030_0, 0;
    %load/vec4 v0x5601b8137fb0_0;
    %assign/vec4 v0x5601b8138cd0_0, 0;
    %load/vec4 v0x5601b81395f0_0;
    %pad/u 32;
    %load/vec4 v0x5601b8138bf0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5601b8138530_0, 0;
    %load/vec4 v0x5601b81395f0_0;
    %pad/u 32;
    %load/vec4 v0x5601b8138bf0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x5601b8139890_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5601b8138a30_0, 0;
    %load/vec4 v0x5601b81395f0_0;
    %pad/u 32;
    %load/vec4 v0x5601b8138bf0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x5601b8139890_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x5601b8139db0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5601b8138240_0, 0;
    %load/vec4 v0x5601b81395f0_0;
    %pad/u 32;
    %load/vec4 v0x5601b8138bf0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x5601b8139890_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x5601b8139db0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x5601b8139e90_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5601b8138370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5601b8138450_0, 0;
    %jmp T_21.16;
T_21.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5601b813a030_0, 0;
    %jmp T_21.16;
T_21.12 ;
    %load/vec4 v0x5601b8138450_0;
    %load/vec4 v0x5601b8138950_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_21.17, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.18, 8;
T_21.17 ; End of true expr.
    %load/vec4 v0x5601b813a030_0;
    %pad/u 2;
    %jmp/0 T_21.18, 8;
 ; End of false expr.
    %blend;
T_21.18;
    %pad/u 1;
    %assign/vec4 v0x5601b813a030_0, 0;
    %jmp T_21.16;
T_21.13 ;
    %load/vec4 v0x5601b8138450_0;
    %load/vec4 v0x5601b8138950_0;
    %cmp/u;
    %jmp/0xz  T_21.19, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5601b813a030_0, 0;
    %load/vec4 v0x5601b8138a30_0;
    %load/vec4 v0x5601b8138bf0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x5601b8138bf0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5601b8138530_0, 0;
    %load/vec4 v0x5601b8138a30_0;
    %load/vec4 v0x5601b8138bf0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x5601b8138bf0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x5601b8139890_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5601b8138a30_0, 0;
T_21.19 ;
    %load/vec4 v0x5601b8138450_0;
    %pad/u 32;
    %load/vec4 v0x5601b8138950_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_21.21, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_21.22, 8;
T_21.21 ; End of true expr.
    %load/vec4 v0x5601b813a3f0_0;
    %jmp/0 T_21.22, 8;
 ; End of false expr.
    %blend;
T_21.22;
    %assign/vec4 v0x5601b813a3f0_0, 0;
    %jmp T_21.16;
T_21.14 ;
    %load/vec4 v0x5601b8138450_0;
    %load/vec4 v0x5601b8138950_0;
    %cmp/u;
    %jmp/0xz  T_21.23, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5601b8138cd0_0, 0;
T_21.23 ;
    %jmp T_21.16;
T_21.15 ;
    %load/vec4 v0x5601b8138450_0;
    %load/vec4 v0x5601b8138950_0;
    %cmp/u;
    %jmp/0xz  T_21.25, 5;
    %load/vec4 v0x5601b8137fb0_0;
    %assign/vec4 v0x5601b8138cd0_0, 0;
    %load/vec4 v0x5601b8138a30_0;
    %load/vec4 v0x5601b8139db0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5601b8138240_0, 0;
    %load/vec4 v0x5601b8138a30_0;
    %load/vec4 v0x5601b8139db0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x5601b8139e90_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5601b8138370_0, 0;
    %load/vec4 v0x5601b8138450_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5601b8138450_0, 0;
T_21.25 ;
    %jmp T_21.16;
T_21.16 ;
    %pop/vec4 1;
    %jmp T_21.9;
T_21.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5601b8139cf0_0, 0;
    %jmp T_21.9;
T_21.7 ;
    %load/vec4 v0x5601b8138790_0;
    %load/vec4 v0x5601b81395f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_21.27, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.28, 8;
T_21.27 ; End of true expr.
    %load/vec4 v0x5601b8138790_0;
    %load/vec4 v0x5601b81396d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_21.29, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.30, 9;
T_21.29 ; End of true expr.
    %load/vec4 v0x5601b8138790_0;
    %load/vec4 v0x5601b813a4b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 10, 5;
    %jmp/0 T_21.31, 10;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.32, 10;
T_21.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.32, 10;
 ; End of false expr.
    %blend;
T_21.32;
    %jmp/0 T_21.30, 9;
 ; End of false expr.
    %blend;
T_21.30;
    %jmp/0 T_21.28, 8;
 ; End of false expr.
    %blend;
T_21.28;
    %pad/s 1;
    %assign/vec4 v0x5601b813a030_0, 0;
    %load/vec4 v0x5601b8138790_0;
    %load/vec4 v0x5601b8138070_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_21.33, 8;
    %load/vec4 v0x5601b8137fb0_0;
    %jmp/1 T_21.34, 8;
T_21.33 ; End of true expr.
    %load/vec4 v0x5601b8138790_0;
    %load/vec4 v0x5601b8138160_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_21.35, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_21.36, 9;
T_21.35 ; End of true expr.
    %load/vec4 v0x5601b8137fb0_0;
    %jmp/0 T_21.36, 9;
 ; End of false expr.
    %blend;
T_21.36;
    %jmp/0 T_21.34, 8;
 ; End of false expr.
    %blend;
T_21.34;
    %assign/vec4 v0x5601b8138cd0_0, 0;
    %load/vec4 v0x5601b8138790_0;
    %load/vec4 v0x5601b813a4b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_21.37, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.38, 8;
T_21.37 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.38, 8;
 ; End of false expr.
    %blend;
T_21.38;
    %pad/s 1;
    %assign/vec4 v0x5601b813a3f0_0, 0;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5601b8138790_0;
    %load/vec4 v0x5601b8139c10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_21.39, 8;
    %load/vec4 v0x5601b8138790_0;
    %addi 1, 0, 32;
    %jmp/1 T_21.40, 8;
T_21.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_21.40, 8;
 ; End of false expr.
    %blend;
T_21.40;
    %assign/vec4 v0x5601b8138790_0, 0;
    %load/vec4 v0x5601b813a030_0;
    %load/vec4 v0x5601b8138f30_0;
    %or;
    %assign/vec4 v0x5601b8139cf0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5601b8118930;
T_22 ;
    %wait E_0x5601b80e0850;
    %load/vec4 v0x5601b813b6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x5601b813b440_0, 0, 32;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x5601b813b2a0_0, 0, 16;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x5601b813b030_0, 0, 16;
    %pushi/vec4 60, 0, 16;
    %store/vec4 v0x5601b813b370_0, 0, 16;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x5601b813b510_0, 0, 8;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x5601b813b5e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601b813acf0_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5601b813af60_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x5601b813b1d0_0, 0, 8;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x5601b813b100_0, 0, 16;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5601b81187b0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601b813bed0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x5601b81187b0;
T_24 ;
    %vpi_call 2 36 "$dumpfile", "Sim/pulse_gen_sim_tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5601b8118930 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601b813bcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601b813bde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601b813bed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601b813bed0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x5601b81187b0;
T_25 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601b813bed0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x5601b81187b0;
T_26 ;
    %delay 30000000, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x5601b81187b0;
T_27 ;
    %delay 25, 0;
    %load/vec4 v0x5601b813bde0_0;
    %inv;
    %assign/vec4 v0x5601b813bde0_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5601b81187b0;
T_28 ;
    %delay 100, 0;
    %load/vec4 v0x5601b813bcf0_0;
    %inv;
    %assign/vec4 v0x5601b813bcf0_0, 0;
    %jmp T_28;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Sim/pulse_gen_sim_tb.v";
    "Sim/pulse_gen_sim.v";
    "pulses.v";
