

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Aug  4 15:17:46 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp3_ap_r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4109|  4109|  4109|  4109|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  4107|  4107|        53|          1|          1|  4056|    yes   |
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|   1013|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     47|    3785|   7314|    -|
|Memory           |        0|      -|     320|     30|    -|
|Multiplexer      |        -|      -|       -|    948|    -|
|Register         |        0|      -|    5261|    784|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     48|    9366|  10089|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     21|       8|     18|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32nkbM_U1   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U2   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U3   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U4   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U5   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U6   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U7   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U8   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U9   |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U10  |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32nmb6_U20  |cnn_fcmp_32ns_32nmb6  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32nlbW_U11  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U12  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U13  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U14  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U15  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U16  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U17  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U18  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U19  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_urem_5ns_3ns_ncg_U21  |cnn_urem_5ns_3ns_ncg  |        0|      0|   99|   55|    0|
    |cnn_urem_5ns_3ns_ncg_U22  |cnn_urem_5ns_3ns_ncg  |        0|      0|   99|   55|    0|
    |cnn_urem_5ns_3ns_ncg_U23  |cnn_urem_5ns_3ns_ncg  |        0|      0|   99|   55|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     47| 3785| 7314|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_6nocq_U24  |cnn_mac_muladd_6nocq  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_bias_U         |conv_1_conv_1_bias    |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_0_1_U  |conv_1_conv_1_weibkb  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_0_2_U  |conv_1_conv_1_weicud  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_1_0_U  |conv_1_conv_1_weidEe  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_1_1_U  |conv_1_conv_1_weieOg  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_1_2_U  |conv_1_conv_1_weifYi  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_2_0_U  |conv_1_conv_1_weig8j  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_2_1_U  |conv_1_conv_1_weihbi  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_2_2_U  |conv_1_conv_1_weiibs  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_0_0_U  |conv_1_conv_1_weijbC  |        0|  32|   3|    0|     6|   32|     1|          192|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                      |        0| 320|  30|    0|    60|  320|    10|         1920|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln23_1_fu_1601_p2      |     *    |      0|  0|  26|           6|           5|
    |mul_ln23_2_fu_1625_p2      |     *    |      0|  0|  26|           6|           5|
    |mul_ln23_3_fu_1651_p2      |     *    |      0|  0|  26|           6|           5|
    |mul_ln23_4_fu_1677_p2      |     *    |      0|  0|  26|           6|           5|
    |mul_ln23_5_fu_1750_p2      |     *    |      0|  0|  26|           6|           5|
    |mul_ln23_6_fu_1920_p2      |     *    |      0|  0|  26|           6|           5|
    |mul_ln23_7_fu_2043_p2      |     *    |      0|  0|  26|           6|           5|
    |mul_ln23_8_fu_2166_p2      |     *    |      0|  0|  26|           6|           5|
    |mul_ln23_fu_1582_p2        |     *    |      0|  0|  26|           6|           5|
    |mul_ln30_1_fu_1826_p2      |     *    |      0|  0|  26|           6|           5|
    |add_ln11_fu_1564_p2        |     +    |      0|  0|  15|           1|           8|
    |add_ln23_10_fu_1947_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_11_fu_1960_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_12_fu_1973_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_13_fu_1986_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_14_fu_2002_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_15_fu_2018_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_16_fu_2034_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln23_17_fu_2070_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_18_fu_2083_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_19_fu_2096_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_1_fu_1667_p2      |     +    |      0|  0|  15|           2|           5|
    |add_ln23_20_fu_2109_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_21_fu_2125_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_22_fu_2141_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_23_fu_2157_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln23_24_fu_2193_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_25_fu_2206_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_26_fu_2219_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_27_fu_2232_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_28_fu_2248_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_29_fu_2264_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_3_fu_1734_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln23_4_fu_1740_p2      |     +    |      0|  0|  15|           2|           5|
    |add_ln23_5_fu_1797_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln23_6_fu_1803_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln23_7_fu_1866_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln23_8_fu_1872_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln23_9_fu_1524_p2      |     +    |      0|  0|  15|           1|           5|
    |add_ln23_fu_1728_p2        |     +    |      0|  0|  15|           8|           8|
    |add_ln30_2_fu_2317_p2      |     +    |      0|  0|  12|          13|          13|
    |add_ln30_fu_1816_p2        |     +    |      0|  0|  15|           5|           5|
    |add_ln8_fu_1472_p2         |     +    |      0|  0|  12|           1|          12|
    |c_fu_1641_p2               |     +    |      0|  0|  15|           1|           5|
    |f_fu_1558_p2               |     +    |      0|  0|  12|           1|           3|
    |r_fu_1454_p2               |     +    |      0|  0|  15|           1|           5|
    |sub_ln30_fu_2304_p2        |     -    |      0|  0|  12|          13|          13|
    |and_ln29_fu_2363_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln30_fu_1518_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1358          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2332          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2337          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2341          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2345          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2350          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_281           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_285           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_291           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_296           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_299           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_303           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_310           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_313           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_317           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_1478_p2       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln14_fu_1512_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln29_7_fu_2351_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_2345_p2       |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_1466_p2        |   icmp   |      0|  0|  13|          12|           7|
    |or_ln29_fu_2357_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln30_fu_1530_p2         |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0                |  select  |      0|  0|  32|           1|          32|
    |grp_fu_1500_p0             |  select  |      0|  0|   5|           1|           5|
    |select_ln11_fu_1570_p3     |  select  |      0|  0|   8|           1|           1|
    |select_ln30_10_fu_1544_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_11_fu_1910_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln30_12_fu_1936_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_13_fu_2059_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_14_fu_2182_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_2_fu_1697_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_3_fu_1766_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_4_fu_1809_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln30_5_fu_1878_p3   |  select  |      0|  0|   3|           1|           1|
    |select_ln30_6_fu_1885_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln30_7_fu_1892_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln30_8_fu_1899_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln30_9_fu_1536_p3   |  select  |      0|  0|   3|           1|           1|
    |select_ln30_fu_1484_p3     |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln30_fu_1506_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|1013|         389|         454|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter52                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_1001_p4              |   9|          2|    5|         10|
    |ap_phi_mux_r_0_phi_fu_978_p4               |   9|          2|    5|         10|
    |ap_phi_reg_pp0_iter10_phi_ln23_1_reg_1044  |  47|         10|   32|        320|
    |ap_phi_reg_pp0_iter10_phi_ln23_2_reg_1068  |  47|         10|   32|        320|
    |ap_phi_reg_pp0_iter10_phi_ln23_3_reg_1092  |  47|         10|   32|        320|
    |ap_phi_reg_pp0_iter10_phi_ln23_4_reg_1116  |  47|         10|   32|        320|
    |ap_phi_reg_pp0_iter10_phi_ln23_5_reg_1140  |  47|         10|   32|        320|
    |ap_phi_reg_pp0_iter10_phi_ln23_6_reg_1164  |  47|         10|   32|        320|
    |ap_phi_reg_pp0_iter10_phi_ln23_7_reg_1188  |  47|         10|   32|        320|
    |ap_phi_reg_pp0_iter10_phi_ln23_8_reg_1212  |  47|         10|   32|        320|
    |ap_phi_reg_pp0_iter10_phi_ln23_reg_1020    |  47|         10|   32|        320|
    |c_0_reg_997                                |   9|          2|    5|         10|
    |f_0_reg_1009                               |   9|          2|    3|          6|
    |indvar_flatten114_reg_963                  |   9|          2|   12|         24|
    |indvar_flatten_reg_986                     |   9|          2|    8|         16|
    |input_0_0_address0                         |  47|         10|    7|         70|
    |input_0_1_address0                         |  47|         10|    7|         70|
    |input_0_2_address0                         |  47|         10|    7|         70|
    |input_1_0_address0                         |  47|         10|    7|         70|
    |input_1_1_address0                         |  47|         10|    7|         70|
    |input_1_2_address0                         |  47|         10|    7|         70|
    |input_2_0_address0                         |  47|         10|    7|         70|
    |input_2_1_address0                         |  47|         10|    7|         70|
    |input_2_2_address0                         |  47|         10|    7|         70|
    |r_0_reg_974                                |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 948|        202|  397|       3604|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln23_9_reg_2433                        |   5|   0|    5|          0|
    |and_ln30_reg_2425                          |   1|   0|    1|          0|
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_phi_ln23_1_reg_1044  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_phi_ln23_2_reg_1068  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_phi_ln23_3_reg_1092  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_phi_ln23_4_reg_1116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_phi_ln23_5_reg_1140  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_phi_ln23_6_reg_1164  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_phi_ln23_7_reg_1188  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_phi_ln23_8_reg_1212  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_phi_ln23_reg_1020    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_1_reg_1044   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_2_reg_1068   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_3_reg_1092   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_4_reg_1116   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_5_reg_1140   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_6_reg_1164   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_7_reg_1188   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_8_reg_1212   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln23_reg_1020     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln23_1_reg_1044   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln23_2_reg_1068   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln23_3_reg_1092   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln23_4_reg_1116   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln23_5_reg_1140   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln23_6_reg_1164   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln23_7_reg_1188   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln23_8_reg_1212   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln23_reg_1020     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln23_1_reg_1044   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln23_2_reg_1068   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln23_3_reg_1092   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln23_4_reg_1116   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln23_5_reg_1140   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln23_6_reg_1164   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln23_7_reg_1188   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln23_8_reg_1212   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln23_reg_1020     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln23_1_reg_1044   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln23_2_reg_1068   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln23_3_reg_1092   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln23_4_reg_1116   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln23_5_reg_1140   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln23_6_reg_1164   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln23_7_reg_1188   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln23_8_reg_1212   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln23_reg_1020     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln23_1_reg_1044   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln23_2_reg_1068   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln23_3_reg_1092   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln23_4_reg_1116   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln23_5_reg_1140   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln23_6_reg_1164   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln23_7_reg_1188   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln23_8_reg_1212   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln23_reg_1020     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_phi_ln23_1_reg_1044   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_phi_ln23_2_reg_1068   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_phi_ln23_3_reg_1092   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_phi_ln23_4_reg_1116   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_phi_ln23_5_reg_1140   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_phi_ln23_6_reg_1164   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_phi_ln23_7_reg_1188   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_phi_ln23_8_reg_1212   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_phi_ln23_reg_1020     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_phi_ln23_1_reg_1044   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_phi_ln23_2_reg_1068   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_phi_ln23_3_reg_1092   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_phi_ln23_4_reg_1116   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_phi_ln23_5_reg_1140   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_phi_ln23_6_reg_1164   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_phi_ln23_7_reg_1188   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_phi_ln23_8_reg_1212   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_phi_ln23_reg_1020     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_phi_ln23_1_reg_1044   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_phi_ln23_2_reg_1068   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_phi_ln23_3_reg_1092   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_phi_ln23_4_reg_1116   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_phi_ln23_5_reg_1140   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_phi_ln23_6_reg_1164   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_phi_ln23_7_reg_1188   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_phi_ln23_8_reg_1212   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_phi_ln23_reg_1020     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_phi_ln23_1_reg_1044   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_phi_ln23_2_reg_1068   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_phi_ln23_3_reg_1092   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_phi_ln23_4_reg_1116   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_phi_ln23_5_reg_1140   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_phi_ln23_6_reg_1164   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_phi_ln23_7_reg_1188   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_phi_ln23_8_reg_1212   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_phi_ln23_reg_1020     |  32|   0|   32|          0|
    |c_0_reg_997                                |   5|   0|    5|          0|
    |conv_1_bias_load_reg_2992                  |  32|   0|   32|          0|
    |conv_out_addr_reg_2887                     |  12|   0|   12|          0|
    |f_0_reg_1009                               |   3|   0|    3|          0|
    |icmp_ln11_reg_2401                         |   1|   0|    1|          0|
    |icmp_ln8_reg_2392                          |   1|   0|    1|          0|
    |indvar_flatten114_reg_963                  |  12|   0|   12|          0|
    |indvar_flatten_reg_986                     |   8|   0|    8|          0|
    |phi_ln23_1_reg_1044                        |  32|   0|   32|          0|
    |phi_ln23_2_reg_1068                        |  32|   0|   32|          0|
    |phi_ln23_3_reg_1092                        |  32|   0|   32|          0|
    |phi_ln23_4_reg_1116                        |  32|   0|   32|          0|
    |phi_ln23_5_reg_1140                        |  32|   0|   32|          0|
    |phi_ln23_6_reg_1164                        |  32|   0|   32|          0|
    |phi_ln23_7_reg_1188                        |  32|   0|   32|          0|
    |phi_ln23_8_reg_1212                        |  32|   0|   32|          0|
    |r_0_reg_974                                |   5|   0|    5|          0|
    |r_reg_2387                                 |   5|   0|    5|          0|
    |select_ln30_10_reg_2445                    |   5|   0|    5|          0|
    |select_ln30_11_reg_2465                    |   3|   0|    3|          0|
    |select_ln30_1_reg_2418                     |   5|   0|    5|          0|
    |select_ln30_9_reg_2439                     |   3|   0|    3|          0|
    |select_ln30_reg_2412                       |   5|   0|    5|          0|
    |tmp_0_1_reg_2997                           |  32|   0|   32|          0|
    |tmp_0_2_reg_3002                           |  32|   0|   32|          0|
    |tmp_1_1_reg_3012                           |  32|   0|   32|          0|
    |tmp_1_2_reg_3017                           |  32|   0|   32|          0|
    |tmp_1_reg_3007                             |  32|   0|   32|          0|
    |tmp_2_1_reg_3027                           |  32|   0|   32|          0|
    |tmp_2_2_reg_3032                           |  32|   0|   32|          0|
    |tmp_2_reg_3022                             |  32|   0|   32|          0|
    |tmp_8_reg_2947                             |  32|   0|   32|          0|
    |trunc_ln30_reg_2461                        |   3|   0|    3|          0|
    |w_sum_4_0_1_reg_3042                       |  32|   0|   32|          0|
    |w_sum_4_0_2_reg_3047                       |  32|   0|   32|          0|
    |w_sum_4_1_1_reg_3057                       |  32|   0|   32|          0|
    |w_sum_4_1_2_reg_3062                       |  32|   0|   32|          0|
    |w_sum_4_1_reg_3052                         |  32|   0|   32|          0|
    |w_sum_4_2_1_reg_3072                       |  32|   0|   32|          0|
    |w_sum_4_2_2_reg_3077                       |  32|   0|   32|          0|
    |w_sum_4_2_reg_3067                         |  32|   0|   32|          0|
    |w_sum_4_reg_3037                           |  32|   0|   32|          0|
    |w_sum_reg_3082                             |  32|   0|   32|          0|
    |zext_ln23_reg_2874                         |   3|   0|   64|         61|
    |add_ln23_9_reg_2433                        |  64|  32|    5|          0|
    |and_ln30_reg_2425                          |  64|  32|    1|          0|
    |c_0_reg_997                                |  64|  32|    5|          0|
    |conv_1_bias_load_reg_2992                  |  64|  64|   32|          0|
    |conv_out_addr_reg_2887                     |  64|  64|   12|          0|
    |icmp_ln11_reg_2401                         |  64|  32|    1|          0|
    |icmp_ln8_reg_2392                          |  64|  64|    1|          0|
    |r_0_reg_974                                |  64|  32|    5|          0|
    |r_reg_2387                                 |  64|  32|    5|          0|
    |select_ln30_10_reg_2445                    |  64|  32|    5|          0|
    |select_ln30_1_reg_2418                     |  64|  32|    5|          0|
    |select_ln30_9_reg_2439                     |  64|  32|    3|          0|
    |select_ln30_reg_2412                       |  64|  32|    5|          0|
    |tmp_0_1_reg_2997                           |  64|  32|   32|          0|
    |tmp_0_2_reg_3002                           |  64|  32|   32|          0|
    |tmp_1_1_reg_3012                           |  64|  32|   32|          0|
    |tmp_1_2_reg_3017                           |  64|  32|   32|          0|
    |tmp_1_reg_3007                             |  64|  32|   32|          0|
    |tmp_2_1_reg_3027                           |  64|  32|   32|          0|
    |tmp_2_2_reg_3032                           |  64|  48|   32|          0|
    |tmp_2_reg_3022                             |  64|  32|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |5261| 784| 4319|         61|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_0_address0  | out |    7|  ap_memory |   input_0_0  |     array    |
|input_0_0_ce0       | out |    1|  ap_memory |   input_0_0  |     array    |
|input_0_0_q0        |  in |   32|  ap_memory |   input_0_0  |     array    |
|input_0_1_address0  | out |    7|  ap_memory |   input_0_1  |     array    |
|input_0_1_ce0       | out |    1|  ap_memory |   input_0_1  |     array    |
|input_0_1_q0        |  in |   32|  ap_memory |   input_0_1  |     array    |
|input_0_2_address0  | out |    7|  ap_memory |   input_0_2  |     array    |
|input_0_2_ce0       | out |    1|  ap_memory |   input_0_2  |     array    |
|input_0_2_q0        |  in |   32|  ap_memory |   input_0_2  |     array    |
|input_1_0_address0  | out |    7|  ap_memory |   input_1_0  |     array    |
|input_1_0_ce0       | out |    1|  ap_memory |   input_1_0  |     array    |
|input_1_0_q0        |  in |   32|  ap_memory |   input_1_0  |     array    |
|input_1_1_address0  | out |    7|  ap_memory |   input_1_1  |     array    |
|input_1_1_ce0       | out |    1|  ap_memory |   input_1_1  |     array    |
|input_1_1_q0        |  in |   32|  ap_memory |   input_1_1  |     array    |
|input_1_2_address0  | out |    7|  ap_memory |   input_1_2  |     array    |
|input_1_2_ce0       | out |    1|  ap_memory |   input_1_2  |     array    |
|input_1_2_q0        |  in |   32|  ap_memory |   input_1_2  |     array    |
|input_2_0_address0  | out |    7|  ap_memory |   input_2_0  |     array    |
|input_2_0_ce0       | out |    1|  ap_memory |   input_2_0  |     array    |
|input_2_0_q0        |  in |   32|  ap_memory |   input_2_0  |     array    |
|input_2_1_address0  | out |    7|  ap_memory |   input_2_1  |     array    |
|input_2_1_ce0       | out |    1|  ap_memory |   input_2_1  |     array    |
|input_2_1_q0        |  in |   32|  ap_memory |   input_2_1  |     array    |
|input_2_2_address0  | out |    7|  ap_memory |   input_2_2  |     array    |
|input_2_2_ce0       | out |    1|  ap_memory |   input_2_2  |     array    |
|input_2_2_q0        |  in |   32|  ap_memory |   input_2_2  |     array    |
|conv_out_address0   | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce0        | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0        | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0         | out |   32|  ap_memory |   conv_out   |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

