
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013253                       # Number of seconds simulated
sim_ticks                                 13252681000                       # Number of ticks simulated
final_tick                                13252681000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  97878                       # Simulator instruction rate (inst/s)
host_op_rate                                   196577                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              100076146                       # Simulator tick rate (ticks/s)
host_mem_usage                                 450264                       # Number of bytes of host memory used
host_seconds                                   132.43                       # Real time elapsed on the host
sim_insts                                    12961650                       # Number of instructions simulated
sim_ops                                      26031891                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13252681000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         104704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       40372992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40477696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       104704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        104704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1574464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1574464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          630828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              632464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24601                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24601                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7900590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        3046401856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3054302446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7900590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7900590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      118803433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            118803433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      118803433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7900590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       3046401856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3173105879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    611434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005878346250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          396                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          396                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1241528                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6199                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      632465                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25725                       # Number of write requests accepted
system.mem_ctrls.readBursts                    632465                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25725                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               39233600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1244160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  419392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40477760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1646400                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  19440                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19145                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             81305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             89795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            123396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            98552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           109387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              170                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   13252679000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                632465                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25725                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  195736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  154867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   83198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    845.681234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   714.851229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.502674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2121      4.52%      4.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2768      5.90%     10.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1658      3.54%     13.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1461      3.12%     17.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1566      3.34%     20.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1525      3.25%     23.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1627      3.47%     27.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1572      3.35%     30.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32589     69.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46887                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1548.012626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    222.494297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1742.890537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           219     55.30%     55.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.51%     55.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.25%     56.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.25%     56.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.25%     56.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.51%     57.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.25%     57.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.51%     57.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            3      0.76%     58.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           11      2.78%     61.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           44     11.11%     72.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           12      3.03%     75.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           70     17.68%     93.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           20      5.05%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            7      1.77%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           396                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.547980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.524175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.905802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              288     72.73%     72.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.76%     73.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              101     25.51%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      1.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           396                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       101824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     39131776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       419392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 7683275.557602268644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2952744127.773089885712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 31645823.211167611182                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1637                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       630828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25725                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     64302750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  18811695250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 329035396000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39280.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29820.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12790491.58                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   7381779250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             18875998000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3065125000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12041.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30791.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2960.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3054.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   566927                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5751                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.40                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      20135.04                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 80510640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 42773445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               820278900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               26653320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1035053760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1389101400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             26146560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4378814670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       153370080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         36013740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7988739465                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            602.801763                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          10137446250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     11977000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     437840000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    136195500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    399167500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2665258500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   9602242500                       # Time in different power states
system.mem_ctrls_1.actEnergy                254355360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                135162720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3556712460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                7553340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1031980560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3525510420                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             20564640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2380502400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        29318880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         43799700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10985460480                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            828.923633                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5468063250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6732000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     436540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    170995000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     76346500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    7341345750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5220721750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13252681000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  613103                       # Number of BP lookups
system.cpu.branchPred.condPredicted            613103                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11729                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               307254                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   90582                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                304                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          307254                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             303469                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3785                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1530                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13252681000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     7336537                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      503156                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1937                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           156                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  13252681000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13252681000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1205890                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           559                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     13252681000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         26505363                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1254544                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13330817                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      613103                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             394051                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      25149557                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   24372                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  359                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3279                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          695                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          130                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1205443                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3351                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           26420750                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.011232                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.525227                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22330180     84.52%     84.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   138983      0.53%     85.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   322444      1.22%     86.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   224976      0.85%     87.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   148659      0.56%     87.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   285795      1.08%     88.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   148628      0.56%     89.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   225354      0.85%     90.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2595731      9.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             26420750                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.023131                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.502948                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   956432                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              21939366                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2113898                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1398868                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  12186                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               26586041                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  12186                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1485617                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                15333302                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8150                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2863863                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6717632                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26530541                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6077                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2988518                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3925700                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 178647                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            29265758                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              55636202                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19225452                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          27142050                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              28681691                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   584067                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                186                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            143                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8156534                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5051583                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              511601                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            212599                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            53513                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   26435707                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 339                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  28429345                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4099                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          404154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       587848                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            275                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      26420750                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.076023                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.990424                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18450909     69.83%     69.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1314632      4.98%     74.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1870040      7.08%     81.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1016142      3.85%     85.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1469712      5.56%     91.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              758910      2.87%     94.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              653179      2.47%     96.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              364073      1.38%     98.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              523153      1.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        26420750                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   28576      3.64%      3.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 18621      2.37%      6.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      6.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      6.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      6.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      6.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      6.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      6.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      6.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      6.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      6.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     19      0.00%      6.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      6.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     57      0.01%      6.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                107396     13.70%     19.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     19.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     19.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     19.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     19.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     19.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            155510     19.83%     39.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     39.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     39.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     39.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     39.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     39.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            29350      3.74%     43.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1418      0.18%     43.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   581      0.07%     43.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            442466     56.43%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               86      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             19245      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8950812     31.48%     31.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40090      0.14%     31.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1606      0.01%     31.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4283028     15.07%     46.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     46.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  738      0.00%     46.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81839      0.29%     47.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1996      0.01%     47.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2961446     10.42%     57.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1050      0.00%     57.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310006      8.13%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30025      0.11%     65.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080004      7.32%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               863894      3.04%     76.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              353721      1.24%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         6298849     22.16%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150932      0.53%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               28429345                       # Type of FU issued
system.cpu.iq.rate                           1.072588                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      784085                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027580                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           39268379                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6915270                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6368058                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            44799245                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           19925074                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     19893194                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6415594                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                22778591                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           429329                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        58465                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          150                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        17027                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10014                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       2142561                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  12186                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                11706060                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1410244                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            26436046                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2246                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5051583                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               511601                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                199                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 249807                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                982253                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            150                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2158                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13579                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                15737                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              28404670                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               7156486                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24675                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      7659633                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   552834                       # Number of branches executed
system.cpu.iew.exec_stores                     503147                       # Number of stores executed
system.cpu.iew.exec_rate                     1.071657                       # Inst execution rate
system.cpu.iew.wb_sent                       26268272                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      26261252                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  16270479                       # num instructions producing a value
system.cpu.iew.wb_consumers                  26355485                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.990790                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.617347                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          404284                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             12068                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     26356072                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.987700                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.386712                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21315402     80.87%     80.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       589688      2.24%     83.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1061772      4.03%     87.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       276633      1.05%     88.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       274244      1.04%     89.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       340697      1.29%     90.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        78774      0.30%     90.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       135241      0.51%     91.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2283621      8.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     26356072                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12961650                       # Number of instructions committed
system.cpu.commit.committedOps               26031891                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487692                       # Number of memory references committed
system.cpu.commit.loads                       4993118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     535147                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   19885362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10456289                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12441      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8746725     33.60%     33.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.15%     33.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     33.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     16.44%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80745      0.31%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     50.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.37%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      8.87%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      7.99%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821880      3.16%     82.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.32%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.02%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          26031891                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2283621                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     50508626                       # The number of ROB reads
system.cpu.rob.rob_writes                    52938134                       # The number of ROB writes
system.cpu.timesIdled                             885                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           84613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12961650                       # Number of Instructions Simulated
system.cpu.committedOps                      26031891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.044907                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.044907                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.489020                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.489020                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 23046072                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5494233                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  27117364                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 19741835                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2308536                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3703622                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 8759290                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13252681000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.954933                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4565958                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            630700                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.239508                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.954933                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11060682                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11060682                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13252681000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3449767                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3449767                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       486879                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         486879                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      3936646                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3936646                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3936646                       # number of overall hits
system.cpu.dcache.overall_hits::total         3936646                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1270582                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1270582                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         7699                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7699                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      1278281                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1278281                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1278281                       # number of overall misses
system.cpu.dcache.overall_misses::total       1278281                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  68209762500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  68209762500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    285558237                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    285558237                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  68495320737                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  68495320737                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  68495320737                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  68495320737                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4720349                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4720349                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5214927                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5214927                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5214927                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5214927                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.269171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.269171                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015567                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015567                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.245120                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.245120                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.245120                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.245120                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53683.872824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53683.872824                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37090.302247                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37090.302247                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53583.930870                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53583.930870                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53583.930870                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53583.930870                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     12141043                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          437                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            316718                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.333922                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    62.428571                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        24601                       # number of writebacks
system.cpu.dcache.writebacks::total             24601                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       644611                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       644611                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2842                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2842                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       647453                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       647453                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       647453                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       647453                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       625971                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       625971                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4857                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4857                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       630828                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       630828                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       630828                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       630828                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  38469516500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38469516500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    208576613                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    208576613                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38678093113                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38678093113                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38678093113                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38678093113                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.132611                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.132611                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.120966                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.120966                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.120966                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.120966                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61455.748749                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61455.748749                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42943.506897                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42943.506897                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61313.215509                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61313.215509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61313.215509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61313.215509                       # average overall mshr miss latency
system.cpu.dcache.replacements                 630700                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13252681000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.485794                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              410459                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1125                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            364.852444                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.485794                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          235                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2412523                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2412523                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13252681000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1203100                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1203100                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1203100                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1203100                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1203100                       # number of overall hits
system.cpu.icache.overall_hits::total         1203100                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2343                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2343                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2343                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2343                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2343                       # number of overall misses
system.cpu.icache.overall_misses::total          2343                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    152635500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    152635500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    152635500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    152635500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    152635500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    152635500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1205443                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1205443                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1205443                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1205443                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1205443                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1205443                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001944                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001944                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001944                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001944                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001944                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001944                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65145.326504                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65145.326504                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65145.326504                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65145.326504                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65145.326504                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65145.326504                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1318                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.909091                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1125                       # number of writebacks
system.cpu.icache.writebacks::total              1125                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          705                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          705                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          705                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          705                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          705                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          705                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1638                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1638                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1638                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1638                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1638                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1638                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    116913000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    116913000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    116913000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    116913000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    116913000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    116913000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001359                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001359                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001359                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001359                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001359                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001359                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71375.457875                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71375.457875                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71375.457875                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71375.457875                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71375.457875                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71375.457875                       # average overall mshr miss latency
system.cpu.icache.replacements                   1125                       # number of replacements
system.membus.snoop_filter.tot_requests       1264291                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       631826                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  13252681000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             627607                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24601                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1125                       # Transaction distribution
system.membus.trans_dist::CleanEvict           606099                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4858                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4858                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1638                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        625970                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1892356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1892356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1896755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       176704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       176704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     41947456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     41947456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                42124160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            632466                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000024                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004870                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  632451    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              632466                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1486555500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              11.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8701993                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         3284586246                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             24.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
