<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/arm/isa.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>arch/arm/isa.cc</h1>  </div>
</div>
<div class="contents">
<a href="arm_2isa_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2010-2012 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00015"></a>00015 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00016"></a>00016 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00017"></a>00017 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00018"></a>00018 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00019"></a>00019 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00020"></a>00020 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00021"></a>00021 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00022"></a>00022 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00023"></a>00023 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00024"></a>00024 <span class="comment"> *</span>
<a name="l00025"></a>00025 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00026"></a>00026 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00027"></a>00027 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00028"></a>00028 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00029"></a>00029 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00030"></a>00030 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00031"></a>00031 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00032"></a>00032 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00033"></a>00033 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00034"></a>00034 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00035"></a>00035 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00036"></a>00036 <span class="comment"> *</span>
<a name="l00037"></a>00037 <span class="comment"> * Authors: Gabe Black</span>
<a name="l00038"></a>00038 <span class="comment"> *          Ali Saidi</span>
<a name="l00039"></a>00039 <span class="comment"> */</span>
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 <span class="preprocessor">#include &quot;<a class="code" href="arm_2isa_8hh.html">arch/arm/isa.hh</a>&quot;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2system_8hh.html">arch/arm/system.hh</a>&quot;</span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &quot;<a class="code" href="checker_2cpu_8hh.html">cpu/checker/cpu.hh</a>&quot;</span>
<a name="l00044"></a>00044 <span class="preprocessor">#include &quot;debug/Arm.hh&quot;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;debug/MiscRegs.hh&quot;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;params/ArmISA.hh&quot;</span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &quot;<a class="code" href="sim_2faults_8hh.html">sim/faults.hh</a>&quot;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &quot;<a class="code" href="stat__control_8hh.html">sim/stat_control.hh</a>&quot;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span>
<a name="l00050"></a>00050 
<a name="l00051"></a><a class="code" href="classArmISA_1_1ISA.html#a696504da50402bd6ca90d15f68e4ea05">00051</a> <span class="keyword">namespace </span>ArmISA
<a name="l00052"></a>00052 {
<a name="l00053"></a>00053 
<a name="l00054"></a>00054 <a class="code" href="classArmISA_1_1ISA.html#a696504da50402bd6ca90d15f68e4ea05">ISA::ISA</a>(<a class="code" href="classArmISA_1_1ISA.html#af7ac4951de0ff1086a3f2bd48e42de5f">Params</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)
<a name="l00055"></a>00055     : <a class="code" href="classSimObject.html" title="Abstract superclass for simulation objects.">SimObject</a>(p)
<a name="l00056"></a>00056 {
<a name="l00057"></a>00057     SCTLR sctlr;
<a name="l00058"></a>00058     sctlr = 0;
<a name="l00059"></a>00059     miscRegs[MISCREG_SCTLR_RST] = sctlr;
<a name="l00060"></a>00060     clear();
<a name="l00061"></a><a class="code" href="classArmISA_1_1ISA.html#a7b8d400e5813cf8d2b06914a635e044e">00061</a> }
<a name="l00062"></a>00062 
<a name="l00063"></a>00063 <span class="keyword">const</span> ArmISAParams *
<a name="l00064"></a>00064 <a class="code" href="classArmISA_1_1ISA.html#a7b8d400e5813cf8d2b06914a635e044e">ISA::params</a>()<span class="keyword"> const</span>
<a name="l00065"></a>00065 <span class="keyword"></span>{
<a name="l00066"></a>00066     <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code" href="classArmISA_1_1ISA.html#af7ac4951de0ff1086a3f2bd48e42de5f">Params</a> *<span class="keyword">&gt;</span>(<a class="code" href="classSimObject.html#a99880551669bb51d749676f678b1dcc8" title="Cached copy of the object parameters.">_params</a>);
<a name="l00067"></a><a class="code" href="classArmISA_1_1ISA.html#a4b762a304f8265af5fb8d74532bd3e41">00067</a> }
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 <span class="keywordtype">void</span>
<a name="l00070"></a>00070 <a class="code" href="classArmISA_1_1ISA.html#a4b762a304f8265af5fb8d74532bd3e41">ISA::clear</a>()
<a name="l00071"></a>00071 {
<a name="l00072"></a>00072     <span class="keyword">const</span> <a class="code" href="classArmISA_1_1ISA.html#af7ac4951de0ff1086a3f2bd48e42de5f">Params</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>(<a class="code" href="classArmISA_1_1ISA.html#a7b8d400e5813cf8d2b06914a635e044e">params</a>());
<a name="l00073"></a>00073 
<a name="l00074"></a>00074     SCTLR sctlr_rst = <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_SCTLR_RST];
<a name="l00075"></a>00075     memset(<a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>, 0, <span class="keyword">sizeof</span>(<a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>));
<a name="l00076"></a>00076     CPSR cpsr = 0;
<a name="l00077"></a>00077     cpsr.mode = MODE_USER;
<a name="l00078"></a>00078     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_CPSR] = cpsr;
<a name="l00079"></a>00079     <a class="code" href="classArmISA_1_1ISA.html#ae9bde810329001eee4820b6a26bb17b8">updateRegMap</a>(cpsr);
<a name="l00080"></a>00080 
<a name="l00081"></a>00081     SCTLR sctlr = 0;
<a name="l00082"></a>00082     sctlr.te = (bool)sctlr_rst.te;
<a name="l00083"></a>00083     sctlr.nmfi = (<span class="keywordtype">bool</span>)sctlr_rst.nmfi;
<a name="l00084"></a>00084     sctlr.v = (bool)sctlr_rst.v;
<a name="l00085"></a>00085     sctlr.u    = 1;
<a name="l00086"></a>00086     sctlr.xp = 1;
<a name="l00087"></a>00087     sctlr.rao2 = 1;
<a name="l00088"></a>00088     sctlr.rao3 = 1;
<a name="l00089"></a>00089     sctlr.rao4 = 1;
<a name="l00090"></a>00090     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1">MISCREG_SCTLR</a>] = sctlr;
<a name="l00091"></a>00091     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cace4697875a688fbf366db1453175e3c1">MISCREG_SCTLR_RST</a>] = sctlr_rst;
<a name="l00092"></a>00092 
<a name="l00093"></a>00093     <span class="comment">/* Start with an event in the mailbox */</span>
<a name="l00094"></a>00094     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4">MISCREG_SEV_MAILBOX</a>] = 1;
<a name="l00095"></a>00095 
<a name="l00096"></a>00096     <span class="comment">// Separate Instruction and Data TLBs.</span>
<a name="l00097"></a>00097     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cace40afc520e485c32007d226062894b5">MISCREG_TLBTR</a>] = 1;
<a name="l00098"></a>00098 
<a name="l00099"></a>00099     MVFR0 mvfr0 = 0;
<a name="l00100"></a>00100     mvfr0.advSimdRegisters = 2;
<a name="l00101"></a>00101     mvfr0.singlePrecision = 2;
<a name="l00102"></a>00102     mvfr0.doublePrecision = 2;
<a name="l00103"></a>00103     mvfr0.vfpExceptionTrapping = 0;
<a name="l00104"></a>00104     mvfr0.divide = 1;
<a name="l00105"></a>00105     mvfr0.squareRoot = 1;
<a name="l00106"></a>00106     mvfr0.shortVectors = 1;
<a name="l00107"></a>00107     mvfr0.roundingModes = 1;
<a name="l00108"></a>00108     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8b23d147e2f3f690f1b9468c67554e13">MISCREG_MVFR0</a>] = mvfr0;
<a name="l00109"></a>00109 
<a name="l00110"></a>00110     MVFR1 mvfr1 = 0;
<a name="l00111"></a>00111     mvfr1.flushToZero = 1;
<a name="l00112"></a>00112     mvfr1.defaultNaN = 1;
<a name="l00113"></a>00113     mvfr1.advSimdLoadStore = 1;
<a name="l00114"></a>00114     mvfr1.advSimdInteger = 1;
<a name="l00115"></a>00115     mvfr1.advSimdSinglePrecision = 1;
<a name="l00116"></a>00116     mvfr1.advSimdHalfPrecision = 1;
<a name="l00117"></a>00117     mvfr1.vfpHalfPrecision = 1;
<a name="l00118"></a>00118     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca95c008bfb7e9778da090ead9cce7aeee">MISCREG_MVFR1</a>] = mvfr1;
<a name="l00119"></a>00119 
<a name="l00120"></a>00120     <span class="comment">// Reset values of PRRR and NMRR are implementation dependent</span>
<a name="l00121"></a>00121 
<a name="l00122"></a>00122     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca558657ebddea41bb1fc2cf61e725f6a9">MISCREG_PRRR</a>] =
<a name="l00123"></a>00123         (1 &lt;&lt; 19) | <span class="comment">// 19</span>
<a name="l00124"></a>00124         (0 &lt;&lt; 18) | <span class="comment">// 18</span>
<a name="l00125"></a>00125         (0 &lt;&lt; 17) | <span class="comment">// 17</span>
<a name="l00126"></a>00126         (1 &lt;&lt; 16) | <span class="comment">// 16</span>
<a name="l00127"></a>00127         (2 &lt;&lt; 14) | <span class="comment">// 15:14</span>
<a name="l00128"></a>00128         (0 &lt;&lt; 12) | <span class="comment">// 13:12</span>
<a name="l00129"></a>00129         (2 &lt;&lt; 10) | <span class="comment">// 11:10</span>
<a name="l00130"></a>00130         (2 &lt;&lt; 8)  | <span class="comment">// 9:8</span>
<a name="l00131"></a>00131         (2 &lt;&lt; 6)  | <span class="comment">// 7:6</span>
<a name="l00132"></a>00132         (2 &lt;&lt; 4)  | <span class="comment">// 5:4</span>
<a name="l00133"></a>00133         (1 &lt;&lt; 2)  | <span class="comment">// 3:2</span>
<a name="l00134"></a>00134         0;          <span class="comment">// 1:0</span>
<a name="l00135"></a>00135     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_NMRR] =
<a name="l00136"></a>00136         (1 &lt;&lt; 30) | <span class="comment">// 31:30</span>
<a name="l00137"></a>00137         (0 &lt;&lt; 26) | <span class="comment">// 27:26</span>
<a name="l00138"></a>00138         (0 &lt;&lt; 24) | <span class="comment">// 25:24</span>
<a name="l00139"></a>00139         (3 &lt;&lt; 22) | <span class="comment">// 23:22</span>
<a name="l00140"></a>00140         (2 &lt;&lt; 20) | <span class="comment">// 21:20</span>
<a name="l00141"></a>00141         (0 &lt;&lt; 18) | <span class="comment">// 19:18</span>
<a name="l00142"></a>00142         (0 &lt;&lt; 16) | <span class="comment">// 17:16</span>
<a name="l00143"></a>00143         (1 &lt;&lt; 14) | <span class="comment">// 15:14</span>
<a name="l00144"></a>00144         (0 &lt;&lt; 12) | <span class="comment">// 13:12</span>
<a name="l00145"></a>00145         (2 &lt;&lt; 10) | <span class="comment">// 11:10</span>
<a name="l00146"></a>00146         (0 &lt;&lt; 8)  | <span class="comment">// 9:8</span>
<a name="l00147"></a>00147         (3 &lt;&lt; 6)  | <span class="comment">// 7:6</span>
<a name="l00148"></a>00148         (2 &lt;&lt; 4)  | <span class="comment">// 5:4</span>
<a name="l00149"></a>00149         (0 &lt;&lt; 2)  | <span class="comment">// 3:2</span>
<a name="l00150"></a>00150         0;          <span class="comment">// 1:0</span>
<a name="l00151"></a>00151 
<a name="l00152"></a>00152     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_CPACR] = 0;
<a name="l00153"></a>00153 
<a name="l00154"></a>00154     <span class="comment">// Initialize configurable default values</span>
<a name="l00155"></a>00155     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_MIDR] = p-&gt;midr;
<a name="l00156"></a>00156 
<a name="l00157"></a>00157     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_ID_PFR0] = p-&gt;id_pfr0;
<a name="l00158"></a>00158     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_ID_PFR1] = p-&gt;id_pfr1;
<a name="l00159"></a>00159 
<a name="l00160"></a>00160     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_ID_MMFR0] = p-&gt;id_mmfr0;
<a name="l00161"></a>00161     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_ID_MMFR1] = p-&gt;id_mmfr1;
<a name="l00162"></a>00162     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_ID_MMFR2] = p-&gt;id_mmfr2;
<a name="l00163"></a>00163     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_ID_MMFR3] = p-&gt;id_mmfr3;
<a name="l00164"></a>00164 
<a name="l00165"></a>00165     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_ID_ISAR0] = p-&gt;id_isar0;
<a name="l00166"></a>00166     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_ID_ISAR1] = p-&gt;id_isar1;
<a name="l00167"></a>00167     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_ID_ISAR2] = p-&gt;id_isar2;
<a name="l00168"></a>00168     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_ID_ISAR3] = p-&gt;id_isar3;
<a name="l00169"></a>00169     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_ID_ISAR4] = p-&gt;id_isar4;
<a name="l00170"></a>00170     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_ID_ISAR5] = p-&gt;id_isar5;
<a name="l00171"></a>00171 
<a name="l00172"></a>00172 
<a name="l00173"></a>00173     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_FPSID] = p-&gt;fpsid;
<a name="l00174"></a>00174 
<a name="l00175"></a>00175 
<a name="l00176"></a>00176     <span class="comment">//XXX We need to initialize the rest of the state.</span>
<a name="l00177"></a><a class="code" href="classArmISA_1_1ISA.html#ac6cdb3a367d460c7493f50a1c540a5af">00177</a> }
<a name="l00178"></a>00178 
<a name="l00179"></a>00179 <a class="code" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a>
<a name="l00180"></a>00180 <a class="code" href="classArmISA_1_1ISA.html#ac6cdb3a367d460c7493f50a1c540a5af">ISA::readMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg)
<a name="l00181"></a>00181 {
<a name="l00182"></a>00182     assert(misc_reg &lt; <a class="code" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">NumMiscRegs</a>);
<a name="l00183"></a>00183 
<a name="l00184"></a>00184     <span class="keywordtype">int</span> flat_idx;
<a name="l00185"></a>00185     <span class="keywordflow">if</span> (misc_reg == <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca629c5a91c7c38b30701184fd3e8c19b8">MISCREG_SPSR</a>)
<a name="l00186"></a>00186         flat_idx = <a class="code" href="classArmISA_1_1ISA.html#a30a2a88fa2ace7bccf61f28df07b8308">flattenMiscIndex</a>(misc_reg);
<a name="l00187"></a>00187     <span class="keywordflow">else</span>
<a name="l00188"></a>00188         flat_idx = misc_reg;
<a name="l00189"></a>00189     <a class="code" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a> = <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[flat_idx];
<a name="l00190"></a>00190 
<a name="l00191"></a>00191     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs, <span class="stringliteral">&quot;Reading From misc reg %d (%d) : %#x\n&quot;</span>,
<a name="l00192"></a>00192             misc_reg, flat_idx, val);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> val;
<a name="l00194"></a>00194 }
<a name="l00195"></a><a class="code" href="classArmISA_1_1ISA.html#a1a89f346ae6d1ebe6475c53151ee0187">00195</a> 
<a name="l00196"></a>00196 
<a name="l00197"></a>00197 <a class="code" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a>
<a name="l00198"></a>00198 <a class="code" href="classArmISA_1_1ISA.html#a1a89f346ae6d1ebe6475c53151ee0187">ISA::readMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc)
<a name="l00199"></a>00199 {
<a name="l00200"></a>00200     <a class="code" href="classArmSystem.html">ArmSystem</a> *arm_sys;
<a name="l00201"></a>00201 
<a name="l00202"></a>00202     <span class="keywordflow">if</span> (misc_reg == <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>) {
<a name="l00203"></a>00203         CPSR cpsr = <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[misc_reg];
<a name="l00204"></a>00204         <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>();
<a name="l00205"></a>00205         cpsr.j = pc.jazelle() ? 1 : 0;
<a name="l00206"></a>00206         cpsr.t = pc.thumb() ? 1 : 0;
<a name="l00207"></a>00207         <span class="keywordflow">return</span> cpsr;
<a name="l00208"></a>00208     }
<a name="l00209"></a>00209     <span class="keywordflow">if</span> (misc_reg &gt;= <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0acf75d1e5a934e9b06d88e0b94a7a9e">MISCREG_CP15_UNIMP_START</a>)
<a name="l00210"></a>00210         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unimplemented CP15 register %s read.\n&quot;</span>,
<a name="l00211"></a>00211               <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg]);
<a name="l00212"></a>00212 
<a name="l00213"></a>00213     <span class="keywordflow">switch</span> (misc_reg) {
<a name="l00214"></a>00214       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadd221dda6f7809c358100c45f0724020">MISCREG_MPIDR</a>:
<a name="l00215"></a>00215         arm_sys = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmSystem.html">ArmSystem</a>*<span class="keyword">&gt;</span>(tc-&gt;<a class="code" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">getSystemPtr</a>());
<a name="l00216"></a>00216         assert(arm_sys);
<a name="l00217"></a>00217 
<a name="l00218"></a>00218         <span class="keywordflow">if</span> (arm_sys-&gt;<a class="code" href="classArmSystem.html#a7a0ac17393e51e546cca5bfc7a804958" title="true if this a multiprocessor system">multiProc</a>) {
<a name="l00219"></a>00219             <span class="keywordflow">return</span> 0x80000000 | <span class="comment">// multiprocessor extensions available</span>
<a name="l00220"></a>00220                    tc-&gt;<a class="code" href="classThreadContext.html#adf2147958b6bc8d2f13f03a6864f21cd">cpuId</a>();
<a name="l00221"></a>00221         } <span class="keywordflow">else</span> {
<a name="l00222"></a>00222             <span class="keywordflow">return</span> 0x80000000 |  <span class="comment">// multiprocessor extensions available</span>
<a name="l00223"></a>00223                    0x40000000 |  <span class="comment">// in up system</span>
<a name="l00224"></a>00224                    tc-&gt;<a class="code" href="classThreadContext.html#adf2147958b6bc8d2f13f03a6864f21cd">cpuId</a>();
<a name="l00225"></a>00225         }
<a name="l00226"></a>00226         <span class="keywordflow">break</span>;
<a name="l00227"></a>00227       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2feec33736b14518adcfe04c6528c522">MISCREG_CLIDR</a>:
<a name="l00228"></a>00228         <a class="code" href="base_2misc_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;The clidr register always reports 0 caches.\n&quot;</span>);
<a name="l00229"></a>00229         <a class="code" href="base_2misc_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;clidr LoUIS field of 0b001 to match current &quot;</span>
<a name="l00230"></a>00230                   <span class="stringliteral">&quot;ARM implementations.\n&quot;</span>);
<a name="l00231"></a>00231         <span class="keywordflow">return</span> 0x00200000;
<a name="l00232"></a>00232       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae77eb577ec63504b8bcdab694febc75f">MISCREG_CCSIDR</a>:
<a name="l00233"></a>00233         <a class="code" href="base_2misc_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;The ccsidr register isn&#39;t implemented and &quot;</span>
<a name="l00234"></a>00234                 <span class="stringliteral">&quot;always reads as 0.\n&quot;</span>);
<a name="l00235"></a>00235         <span class="keywordflow">break</span>;
<a name="l00236"></a>00236       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caad24ccdd262d2fda58c5818c16ce9d52">MISCREG_CTR</a>:
<a name="l00237"></a>00237         {
<a name="l00238"></a>00238             <span class="comment">//all caches have the same line size in gem5</span>
<a name="l00239"></a>00239             <span class="comment">//4 byte words in ARM</span>
<a name="l00240"></a>00240             <span class="keywordtype">unsigned</span> lineSizeWords =
<a name="l00241"></a>00241                 tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a63b0e8619b9cf0060404b62a41c75a51" title="Purely virtual method that returns a reference to the instruction port.">getInstPort</a>().peerBlockSize() / 4;
<a name="l00242"></a>00242             <span class="keywordtype">unsigned</span> log2LineSizeWords = 0;
<a name="l00243"></a>00243 
<a name="l00244"></a>00244             <span class="keywordflow">while</span> (lineSizeWords &gt;&gt;= 1) {
<a name="l00245"></a>00245                 ++log2LineSizeWords;
<a name="l00246"></a>00246             }
<a name="l00247"></a>00247 
<a name="l00248"></a>00248             CTR ctr = 0;
<a name="l00249"></a>00249             <span class="comment">//log2 of minimun i-cache line size (words)</span>
<a name="l00250"></a>00250             ctr.iCacheLineSize = log2LineSizeWords;
<a name="l00251"></a>00251             <span class="comment">//b11 - gem5 uses pipt</span>
<a name="l00252"></a>00252             ctr.l1IndexPolicy = 0x3;
<a name="l00253"></a>00253             <span class="comment">//log2 of minimum d-cache line size (words)</span>
<a name="l00254"></a>00254             ctr.dCacheLineSize = log2LineSizeWords;
<a name="l00255"></a>00255             <span class="comment">//log2 of max reservation size (words)</span>
<a name="l00256"></a>00256             ctr.erg = log2LineSizeWords;
<a name="l00257"></a>00257             <span class="comment">//log2 of max writeback size (words)</span>
<a name="l00258"></a>00258             ctr.cwg = log2LineSizeWords;
<a name="l00259"></a>00259             <span class="comment">//b100 - gem5 format is ARMv7</span>
<a name="l00260"></a>00260             ctr.format = 0x4;
<a name="l00261"></a>00261 
<a name="l00262"></a>00262             <span class="keywordflow">return</span> ctr;
<a name="l00263"></a>00263         }
<a name="l00264"></a>00264       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6827da006da460886fdcd488c3a119a0">MISCREG_ACTLR</a>:
<a name="l00265"></a>00265         <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Not doing anything for miscreg ACTLR\n&quot;</span>);
<a name="l00266"></a>00266         <span class="keywordflow">break</span>;
<a name="l00267"></a>00267       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6c0878622bb5a09bfd8c9c2e2aee6ae7">MISCREG_PMCR</a>:
<a name="l00268"></a>00268       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caea053362393cd899b0be0b89d3303b88">MISCREG_PMCCNTR</a>:
<a name="l00269"></a>00269       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4f5156e0329d8e4f9679e5ffbcf0dd24">MISCREG_PMSELR</a>:
<a name="l00270"></a>00270         <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Not doing anything for read to miscreg %s\n&quot;</span>,
<a name="l00271"></a>00271                 <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg]);
<a name="l00272"></a>00272         <span class="keywordflow">break</span>;
<a name="l00273"></a>00273       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca433dee61bef8154a3532959bc919a16b">MISCREG_CPSR_Q</a>:
<a name="l00274"></a>00274         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;shouldn&#39;t be reading this register seperately\n&quot;</span>);
<a name="l00275"></a>00275       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeed16351097472c356b961608e012a0e">MISCREG_FPSCR_QC</a>:
<a name="l00276"></a>00276         <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#ac6cdb3a367d460c7493f50a1c540a5af">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>) &amp; ~<a class="code" href="namespaceArmISA.html#a7e1718dd34f5135e284d42af8e3aa26d">FpscrQcMask</a>;
<a name="l00277"></a>00277       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca06562c3508fb0a2743cb7dd85b217a84">MISCREG_FPSCR_EXC</a>:
<a name="l00278"></a>00278         <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#ac6cdb3a367d460c7493f50a1c540a5af">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>) &amp; ~<a class="code" href="namespaceArmISA.html#a22037edf537f6b1d2d9156efa0726172">FpscrExcMask</a>;
<a name="l00279"></a>00279       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c0eb4a6ce76f0de03e15a2152f190ac">MISCREG_L2CTLR</a>:
<a name="l00280"></a>00280         {
<a name="l00281"></a>00281             <span class="comment">// mostly unimplemented, just set NumCPUs field from sim and return</span>
<a name="l00282"></a>00282             L2CTLR l2ctlr = 0;
<a name="l00283"></a>00283             <span class="comment">// b00:1CPU to b11:4CPUs</span>
<a name="l00284"></a>00284             l2ctlr.numCPUs = tc-&gt;<a class="code" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">getSystemPtr</a>()-&gt;<a class="code" href="classSystem.html#ab123a0793826eea0796f70ec2b2e07f7">numContexts</a>() - 1;
<a name="l00285"></a>00285             <span class="keywordflow">return</span> l2ctlr;
<a name="l00286"></a>00286         }
<a name="l00287"></a>00287       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cafd6a9968c82040c289a1e8df818da64f">MISCREG_DBGDIDR</a>:
<a name="l00288"></a>00288         <span class="comment">/* For now just implement the version number.</span>
<a name="l00289"></a>00289 <span class="comment">         * Return 0 as we don&#39;t support debug architecture yet.</span>
<a name="l00290"></a>00290 <span class="comment">         */</span>
<a name="l00291"></a>00291         <span class="keywordflow">return</span> 0;
<a name="l00292"></a>00292       <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabd1ac4b6d98865384e1db58c0125b9f3">MISCREG_DBGDSCR_INT</a>:
<a name="l00293"></a>00293         <span class="keywordflow">return</span> 0;
<a name="l00294"></a>00294     }
<a name="l00295"></a>00295     <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ISA.html#ac6cdb3a367d460c7493f50a1c540a5af">readMiscRegNoEffect</a>(misc_reg);
<a name="l00296"></a><a class="code" href="classArmISA_1_1ISA.html#a90cbf55664f2b0de9bea7be53a56cf2e">00296</a> }
<a name="l00297"></a>00297 
<a name="l00298"></a>00298 <span class="keywordtype">void</span>
<a name="l00299"></a>00299 <a class="code" href="classArmISA_1_1ISA.html#a90cbf55664f2b0de9bea7be53a56cf2e">ISA::setMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00300"></a>00300 {
<a name="l00301"></a>00301     assert(misc_reg &lt; <a class="code" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">NumMiscRegs</a>);
<a name="l00302"></a>00302 
<a name="l00303"></a>00303     <span class="keywordtype">int</span> flat_idx;
<a name="l00304"></a>00304     <span class="keywordflow">if</span> (misc_reg == <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca629c5a91c7c38b30701184fd3e8c19b8">MISCREG_SPSR</a>)
<a name="l00305"></a>00305         flat_idx = <a class="code" href="classArmISA_1_1ISA.html#a30a2a88fa2ace7bccf61f28df07b8308">flattenMiscIndex</a>(misc_reg);
<a name="l00306"></a>00306     <span class="keywordflow">else</span>
<a name="l00307"></a>00307         flat_idx = misc_reg;
<a name="l00308"></a>00308     <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[flat_idx] = val;
<a name="l00309"></a>00309 
<a name="l00310"></a>00310     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs, <span class="stringliteral">&quot;Writing to misc reg %d (%d) : %#x\n&quot;</span>, misc_reg,
<a name="l00311"></a>00311             flat_idx, val);
<a name="l00312"></a><a class="code" href="classArmISA_1_1ISA.html#adb4a00afe934b881dbb38647a608e14f">00312</a> }
<a name="l00313"></a>00313 
<a name="l00314"></a>00314 <span class="keywordtype">void</span>
<a name="l00315"></a>00315 <a class="code" href="classArmISA_1_1ISA.html#adb4a00afe934b881dbb38647a608e14f">ISA::setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc)
<a name="l00316"></a>00316 {
<a name="l00317"></a>00317 
<a name="l00318"></a>00318     <a class="code" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a> newVal = val;
<a name="l00319"></a>00319     <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>;
<a name="l00320"></a>00320     <a class="code" href="classSystem.html">System</a> *sys;
<a name="l00321"></a>00321     <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *oc;
<a name="l00322"></a>00322 
<a name="l00323"></a>00323     <span class="keywordflow">if</span> (misc_reg == <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>) {
<a name="l00324"></a>00324         <a class="code" href="classArmISA_1_1ISA.html#ae9bde810329001eee4820b6a26bb17b8">updateRegMap</a>(val);
<a name="l00325"></a>00325 
<a name="l00326"></a>00326 
<a name="l00327"></a>00327         CPSR old_cpsr = <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_CPSR];
<a name="l00328"></a>00328         <span class="keywordtype">int</span> old_mode = old_cpsr.mode;
<a name="l00329"></a>00329         CPSR cpsr = val;
<a name="l00330"></a>00330         <span class="keywordflow">if</span> (old_mode != cpsr.mode) {
<a name="l00331"></a>00331             tc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;invalidateMiscReg();
<a name="l00332"></a>00332             tc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;invalidateMiscReg();
<a name="l00333"></a>00333         }
<a name="l00334"></a>00334 
<a name="l00335"></a>00335         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Arm, <span class="stringliteral">&quot;Updating CPSR from %#x to %#x f:%d i:%d a:%d mode:%#x\n&quot;</span>,
<a name="l00336"></a>00336                 <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[misc_reg], cpsr, cpsr.f, cpsr.i, cpsr.a, cpsr.mode);
<a name="l00337"></a>00337         <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>();
<a name="l00338"></a>00338         pc.nextThumb(cpsr.t);
<a name="l00339"></a>00339         pc.nextJazelle(cpsr.j);
<a name="l00340"></a>00340 
<a name="l00341"></a>00341         <span class="comment">// Follow slightly different semantics if a CheckerCPU object</span>
<a name="l00342"></a>00342         <span class="comment">// is connected</span>
<a name="l00343"></a>00343         <a class="code" href="classCheckerCPU.html" title="CheckerCPU class.">CheckerCPU</a> *checker = tc-&gt;<a class="code" href="classThreadContext.html#a594e114a4cc2ff653bc8a30fe49b986b">getCheckerCpuPtr</a>();
<a name="l00344"></a>00344         <span class="keywordflow">if</span> (checker) {
<a name="l00345"></a>00345             tc-&gt;<a class="code" href="classThreadContext.html#aa14e914ae572dfff033c3efb3d06d896">pcStateNoRecord</a>(pc);
<a name="l00346"></a>00346         } <span class="keywordflow">else</span> {
<a name="l00347"></a>00347             tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(pc);
<a name="l00348"></a>00348         }
<a name="l00349"></a>00349     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (misc_reg &gt;= <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0acf75d1e5a934e9b06d88e0b94a7a9e">MISCREG_CP15_UNIMP_START</a> &amp;&amp;
<a name="l00350"></a>00350         misc_reg &lt; <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1246cb5f7c6309ee207bb29adb6492b1">MISCREG_CP15_END</a>) {
<a name="l00351"></a>00351         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unimplemented CP15 register %s wrote with %#x.\n&quot;</span>,
<a name="l00352"></a>00352               <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg], val);
<a name="l00353"></a>00353     } <span class="keywordflow">else</span> {
<a name="l00354"></a>00354         <span class="keywordflow">switch</span> (misc_reg) {
<a name="l00355"></a>00355           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca56f5859b27c49381dd9e0d7f3310565d">MISCREG_CPACR</a>:
<a name="l00356"></a>00356             {
<a name="l00357"></a>00357 
<a name="l00358"></a>00358                 <span class="keyword">const</span> <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ones = (uint32_t)(-1);
<a name="l00359"></a>00359                 CPACR cpacrMask = 0;
<a name="l00360"></a>00360                 <span class="comment">// Only cp10, cp11, and ase are implemented, nothing else should</span>
<a name="l00361"></a>00361                 <span class="comment">// be writable</span>
<a name="l00362"></a>00362                 cpacrMask.cp10 = ones;
<a name="l00363"></a>00363                 cpacrMask.cp11 = ones;
<a name="l00364"></a>00364                 cpacrMask.asedis = ones;
<a name="l00365"></a>00365                 newVal &amp;= cpacrMask;
<a name="l00366"></a>00366                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs, <span class="stringliteral">&quot;Writing misc reg %s: %#x\n&quot;</span>,
<a name="l00367"></a>00367                         <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg], newVal);
<a name="l00368"></a>00368             }
<a name="l00369"></a>00369             <span class="keywordflow">break</span>;
<a name="l00370"></a>00370           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3c709b276a04ec5ca9ee382b797dfcc5">MISCREG_CSSELR</a>:
<a name="l00371"></a>00371             <a class="code" href="base_2misc_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;The csselr register isn&#39;t implemented.\n&quot;</span>);
<a name="l00372"></a>00372             <span class="keywordflow">return</span>;
<a name="l00373"></a>00373           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>:
<a name="l00374"></a>00374             {
<a name="l00375"></a>00375                 <span class="keyword">const</span> <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ones = (uint32_t)(-1);
<a name="l00376"></a>00376                 FPSCR fpscrMask = 0;
<a name="l00377"></a>00377                 fpscrMask.ioc = ones;
<a name="l00378"></a>00378                 fpscrMask.dzc = ones;
<a name="l00379"></a>00379                 fpscrMask.ofc = ones;
<a name="l00380"></a>00380                 fpscrMask.ufc = ones;
<a name="l00381"></a>00381                 fpscrMask.ixc = ones;
<a name="l00382"></a>00382                 fpscrMask.idc = ones;
<a name="l00383"></a>00383                 fpscrMask.len = ones;
<a name="l00384"></a>00384                 fpscrMask.stride = ones;
<a name="l00385"></a>00385                 fpscrMask.rMode = ones;
<a name="l00386"></a>00386                 fpscrMask.fz = ones;
<a name="l00387"></a>00387                 fpscrMask.dn = ones;
<a name="l00388"></a>00388                 fpscrMask.ahp = ones;
<a name="l00389"></a>00389                 fpscrMask.qc = ones;
<a name="l00390"></a>00390                 fpscrMask.v = ones;
<a name="l00391"></a>00391                 fpscrMask.c = ones;
<a name="l00392"></a>00392                 fpscrMask.z = ones;
<a name="l00393"></a>00393                 fpscrMask.n = ones;
<a name="l00394"></a>00394                 newVal = (newVal &amp; (uint32_t)fpscrMask) |
<a name="l00395"></a>00395                          (<a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_FPSCR] &amp; ~(uint32_t)fpscrMask);
<a name="l00396"></a>00396                 tc-&gt;<a class="code" href="classThreadContext.html#a8e70eee48e3846e8eb7ed55b085f9c7d">getDecoderPtr</a>()-&gt;setContext(newVal);
<a name="l00397"></a>00397             }
<a name="l00398"></a>00398             <span class="keywordflow">break</span>;
<a name="l00399"></a>00399           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca433dee61bef8154a3532959bc919a16b">MISCREG_CPSR_Q</a>:
<a name="l00400"></a>00400             {
<a name="l00401"></a>00401                 assert(!(newVal &amp; ~<a class="code" href="namespaceArmISA.html#afc6f213ea883270c5134042145dc46ab">CpsrMaskQ</a>));
<a name="l00402"></a>00402                 newVal = <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_CPSR] | newVal;
<a name="l00403"></a>00403                 misc_reg = MISCREG_CPSR;
<a name="l00404"></a>00404             }
<a name="l00405"></a>00405             <span class="keywordflow">break</span>;
<a name="l00406"></a>00406           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeed16351097472c356b961608e012a0e">MISCREG_FPSCR_QC</a>:
<a name="l00407"></a>00407             {
<a name="l00408"></a>00408                 newVal = <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_FPSCR] | (newVal &amp; <a class="code" href="namespaceArmISA.html#a7e1718dd34f5135e284d42af8e3aa26d">FpscrQcMask</a>);
<a name="l00409"></a>00409                 misc_reg = MISCREG_FPSCR;
<a name="l00410"></a>00410             }
<a name="l00411"></a>00411             <span class="keywordflow">break</span>;
<a name="l00412"></a>00412           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca06562c3508fb0a2743cb7dd85b217a84">MISCREG_FPSCR_EXC</a>:
<a name="l00413"></a>00413             {
<a name="l00414"></a>00414                 newVal = <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_FPSCR] | (newVal &amp; <a class="code" href="namespaceArmISA.html#a22037edf537f6b1d2d9156efa0726172">FpscrExcMask</a>);
<a name="l00415"></a>00415                 misc_reg = MISCREG_FPSCR;
<a name="l00416"></a>00416             }
<a name="l00417"></a>00417             <span class="keywordflow">break</span>;
<a name="l00418"></a>00418           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca48af8eafc532123e001df274b82f2de9">MISCREG_FPEXC</a>:
<a name="l00419"></a>00419             {
<a name="l00420"></a>00420                 <span class="comment">// vfpv3 architecture, section B.6.1 of DDI04068</span>
<a name="l00421"></a>00421                 <span class="comment">// bit 29 - valid only if fpexc[31] is 0</span>
<a name="l00422"></a>00422                 <span class="keyword">const</span> <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> fpexcMask = 0x60000000;
<a name="l00423"></a>00423                 newVal = (newVal &amp; fpexcMask) |
<a name="l00424"></a>00424                          (<a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca48af8eafc532123e001df274b82f2de9">MISCREG_FPEXC</a>] &amp; ~fpexcMask);
<a name="l00425"></a>00425             }
<a name="l00426"></a>00426             <span class="keywordflow">break</span>;
<a name="l00427"></a>00427           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1">MISCREG_SCTLR</a>:
<a name="l00428"></a>00428             {
<a name="l00429"></a>00429                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs, <span class="stringliteral">&quot;Writing SCTLR: %#x\n&quot;</span>, newVal);
<a name="l00430"></a>00430                 SCTLR sctlr = <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_SCTLR];
<a name="l00431"></a>00431                 SCTLR new_sctlr = newVal;
<a name="l00432"></a>00432                 new_sctlr.nmfi =  (bool)sctlr.nmfi;
<a name="l00433"></a>00433                 <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1">MISCREG_SCTLR</a>] = (<a class="code" href="namespaceArmISA.html#ae6de70120f06c08f390947f9e5cf7f7a">MiscReg</a>)new_sctlr;
<a name="l00434"></a>00434                 tc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;invalidateMiscReg();
<a name="l00435"></a>00435                 tc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;invalidateMiscReg();
<a name="l00436"></a>00436 
<a name="l00437"></a>00437                 <span class="comment">// Check if all CPUs are booted with caches enabled</span>
<a name="l00438"></a>00438                 <span class="comment">// so we can stop enforcing coherency of some kernel</span>
<a name="l00439"></a>00439                 <span class="comment">// structures manually.</span>
<a name="l00440"></a>00440                 sys = tc-&gt;<a class="code" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">getSystemPtr</a>();
<a name="l00441"></a>00441                 <span class="keywordflow">for</span> (x = 0; x &lt; sys-&gt;<a class="code" href="classSystem.html#ab123a0793826eea0796f70ec2b2e07f7">numContexts</a>(); x++) {
<a name="l00442"></a>00442                     oc = sys-&gt;<a class="code" href="classSystem.html#a289079f61fbd11f0c41b5e62ea6844ff">getThreadContext</a>(x);
<a name="l00443"></a>00443                     SCTLR other_sctlr = oc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1">MISCREG_SCTLR</a>);
<a name="l00444"></a>00444                     <span class="keywordflow">if</span> (!other_sctlr.c &amp;&amp; oc-&gt;<a class="code" href="classThreadContext.html#a7d99d72e903622b08fbf253c6e58b1ec">status</a>() != ThreadContext::Halted)
<a name="l00445"></a>00445                         <span class="keywordflow">return</span>;
<a name="l00446"></a>00446                 }
<a name="l00447"></a>00447 
<a name="l00448"></a>00448                 <span class="keywordflow">for</span> (x = 0; x &lt; sys-&gt;<a class="code" href="classSystem.html#ab123a0793826eea0796f70ec2b2e07f7">numContexts</a>(); x++) {
<a name="l00449"></a>00449                     oc = sys-&gt;<a class="code" href="classSystem.html#a289079f61fbd11f0c41b5e62ea6844ff">getThreadContext</a>(x);
<a name="l00450"></a>00450                     oc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;allCpusCaching();
<a name="l00451"></a>00451                     oc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;allCpusCaching();
<a name="l00452"></a>00452 
<a name="l00453"></a>00453                     <span class="comment">// If CheckerCPU is connected, need to notify it.</span>
<a name="l00454"></a>00454                     <a class="code" href="classCheckerCPU.html" title="CheckerCPU class.">CheckerCPU</a> *checker = oc-&gt;<a class="code" href="classThreadContext.html#a594e114a4cc2ff653bc8a30fe49b986b">getCheckerCpuPtr</a>();
<a name="l00455"></a>00455                     <span class="keywordflow">if</span> (checker) {
<a name="l00456"></a>00456                         checker-&gt;<a class="code" href="classCheckerCPU.html#a29eaa07d1ac8f4cbe8c7e24be85765fa">getDTBPtr</a>()-&gt;allCpusCaching();
<a name="l00457"></a>00457                         checker-&gt;<a class="code" href="classCheckerCPU.html#a9a1bb6b2d38e725012d11831c25780c3">getITBPtr</a>()-&gt;allCpusCaching();
<a name="l00458"></a>00458                     }
<a name="l00459"></a>00459                 }
<a name="l00460"></a>00460                 <span class="keywordflow">return</span>;
<a name="l00461"></a>00461             }
<a name="l00462"></a>00462 
<a name="l00463"></a>00463           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadc608e04cb976f686af795b444bc6832">MISCREG_MIDR</a>:
<a name="l00464"></a>00464           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae3ff6125f3635480b95f7cc4eea900ff">MISCREG_ID_PFR0</a>:
<a name="l00465"></a>00465           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacdd627b13d30f6f82676f789b0e0c44c">MISCREG_ID_PFR1</a>:
<a name="l00466"></a>00466           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca344b758a27d1db96e5bce041a14a4ed7">MISCREG_ID_MMFR0</a>:
<a name="l00467"></a>00467           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab9036bd4d98170cbdbc70125a8ba9397">MISCREG_ID_MMFR1</a>:
<a name="l00468"></a>00468           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca17ae208709284d34c21f53edb7d46aea">MISCREG_ID_MMFR2</a>:
<a name="l00469"></a>00469           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac3c9dfa10bb5aa634e1df2f7d7d9adb0">MISCREG_ID_MMFR3</a>:
<a name="l00470"></a>00470           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca68fe3af92534b9a943a114580b3c9d39">MISCREG_ID_ISAR0</a>:
<a name="l00471"></a>00471           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf4cef18dbef50885e187adddd1327d9e">MISCREG_ID_ISAR1</a>:
<a name="l00472"></a>00472           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca30812347ebd4dd4acb50048b317e9ed7">MISCREG_ID_ISAR2</a>:
<a name="l00473"></a>00473           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa4e546048874cb8aeb47584175559326">MISCREG_ID_ISAR3</a>:
<a name="l00474"></a>00474           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab58b694aa4d1972b88a238c813f87173">MISCREG_ID_ISAR4</a>:
<a name="l00475"></a>00475           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca097734a5fdc6fce17ce5caa5606af525">MISCREG_ID_ISAR5</a>:
<a name="l00476"></a>00476 
<a name="l00477"></a>00477           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadd221dda6f7809c358100c45f0724020">MISCREG_MPIDR</a>:
<a name="l00478"></a>00478           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca782403f98b3f18d1c87433562a046a27">MISCREG_FPSID</a>:
<a name="l00479"></a>00479           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cace40afc520e485c32007d226062894b5">MISCREG_TLBTR</a>:
<a name="l00480"></a>00480           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8b23d147e2f3f690f1b9468c67554e13">MISCREG_MVFR0</a>:
<a name="l00481"></a>00481           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca95c008bfb7e9778da090ead9cce7aeee">MISCREG_MVFR1</a>:
<a name="l00482"></a>00482             <span class="comment">// ID registers are constants.</span>
<a name="l00483"></a>00483             <span class="keywordflow">return</span>;
<a name="l00484"></a>00484 
<a name="l00485"></a>00485           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad33f7d3ef73f518dba36b6cc5c881627">MISCREG_TLBIALLIS</a>:
<a name="l00486"></a>00486           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0272e4641b1c33ec30a95b8d5b5b7274">MISCREG_TLBIALL</a>:
<a name="l00487"></a>00487             sys = tc-&gt;<a class="code" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">getSystemPtr</a>();
<a name="l00488"></a>00488             <span class="keywordflow">for</span> (x = 0; x &lt; sys-&gt;<a class="code" href="classSystem.html#ab123a0793826eea0796f70ec2b2e07f7">numContexts</a>(); x++) {
<a name="l00489"></a>00489                 oc = sys-&gt;<a class="code" href="classSystem.html#a289079f61fbd11f0c41b5e62ea6844ff">getThreadContext</a>(x);
<a name="l00490"></a>00490                 assert(oc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>() &amp;&amp; oc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>());
<a name="l00491"></a>00491                 oc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;flushAll();
<a name="l00492"></a>00492                 oc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;flushAll();
<a name="l00493"></a>00493 
<a name="l00494"></a>00494                 <span class="comment">// If CheckerCPU is connected, need to notify it of a flush</span>
<a name="l00495"></a>00495                 <a class="code" href="classCheckerCPU.html" title="CheckerCPU class.">CheckerCPU</a> *checker = oc-&gt;<a class="code" href="classThreadContext.html#a594e114a4cc2ff653bc8a30fe49b986b">getCheckerCpuPtr</a>();
<a name="l00496"></a>00496                 <span class="keywordflow">if</span> (checker) {
<a name="l00497"></a>00497                     checker-&gt;<a class="code" href="classCheckerCPU.html#a9a1bb6b2d38e725012d11831c25780c3">getITBPtr</a>()-&gt;flushAll();
<a name="l00498"></a>00498                     checker-&gt;<a class="code" href="classCheckerCPU.html#a29eaa07d1ac8f4cbe8c7e24be85765fa">getDTBPtr</a>()-&gt;flushAll();
<a name="l00499"></a>00499                 }
<a name="l00500"></a>00500             }
<a name="l00501"></a>00501             <span class="keywordflow">return</span>;
<a name="l00502"></a>00502           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad570b36e9185493a099894f58018fac0">MISCREG_ITLBIALL</a>:
<a name="l00503"></a>00503             tc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;flushAll();
<a name="l00504"></a>00504             <span class="keywordflow">return</span>;
<a name="l00505"></a>00505           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca055d59fa0781ac72026b011dea0490cf">MISCREG_DTLBIALL</a>:
<a name="l00506"></a>00506             tc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;flushAll();
<a name="l00507"></a>00507             <span class="keywordflow">return</span>;
<a name="l00508"></a>00508           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4d06fd3e9f671633ce1d5b151c5d3455">MISCREG_TLBIMVAIS</a>:
<a name="l00509"></a>00509           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0d3898aa2aaf2fffd4953283d284b88">MISCREG_TLBIMVA</a>:
<a name="l00510"></a>00510             sys = tc-&gt;<a class="code" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">getSystemPtr</a>();
<a name="l00511"></a>00511             <span class="keywordflow">for</span> (x = 0; x &lt; sys-&gt;<a class="code" href="classSystem.html#ab123a0793826eea0796f70ec2b2e07f7">numContexts</a>(); x++) {
<a name="l00512"></a>00512                 oc = sys-&gt;<a class="code" href="classSystem.html#a289079f61fbd11f0c41b5e62ea6844ff">getThreadContext</a>(x);
<a name="l00513"></a>00513                 assert(oc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>() &amp;&amp; oc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>());
<a name="l00514"></a>00514                 oc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;flushMvaAsid(<a class="code" href="bitfield_8hh.html#acaa3c424fec3407f14a01fe1ec22c2d4" title="Mask off the given bits in place like bits() but without shifting.">mbits</a>(newVal, 31, 12),
<a name="l00515"></a>00515                         <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(newVal, 7,0));
<a name="l00516"></a>00516                 oc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;flushMvaAsid(<a class="code" href="bitfield_8hh.html#acaa3c424fec3407f14a01fe1ec22c2d4" title="Mask off the given bits in place like bits() but without shifting.">mbits</a>(newVal, 31, 12),
<a name="l00517"></a>00517                         <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(newVal, 7,0));
<a name="l00518"></a>00518 
<a name="l00519"></a>00519                 <a class="code" href="classCheckerCPU.html" title="CheckerCPU class.">CheckerCPU</a> *checker = oc-&gt;<a class="code" href="classThreadContext.html#a594e114a4cc2ff653bc8a30fe49b986b">getCheckerCpuPtr</a>();
<a name="l00520"></a>00520                 <span class="keywordflow">if</span> (checker) {
<a name="l00521"></a>00521                     checker-&gt;<a class="code" href="classCheckerCPU.html#a9a1bb6b2d38e725012d11831c25780c3">getITBPtr</a>()-&gt;flushMvaAsid(<a class="code" href="bitfield_8hh.html#acaa3c424fec3407f14a01fe1ec22c2d4" title="Mask off the given bits in place like bits() but without shifting.">mbits</a>(newVal, 31, 12),
<a name="l00522"></a>00522                             <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(newVal, 7,0));
<a name="l00523"></a>00523                     checker-&gt;<a class="code" href="classCheckerCPU.html#a29eaa07d1ac8f4cbe8c7e24be85765fa">getDTBPtr</a>()-&gt;flushMvaAsid(<a class="code" href="bitfield_8hh.html#acaa3c424fec3407f14a01fe1ec22c2d4" title="Mask off the given bits in place like bits() but without shifting.">mbits</a>(newVal, 31, 12),
<a name="l00524"></a>00524                             <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(newVal, 7,0));
<a name="l00525"></a>00525                 }
<a name="l00526"></a>00526             }
<a name="l00527"></a>00527             <span class="keywordflow">return</span>;
<a name="l00528"></a>00528           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf6b27f38425b6c7e5b13119c1a5b1754">MISCREG_TLBIASIDIS</a>:
<a name="l00529"></a>00529           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caacb8cbb1c501ab158fedd21b52fa2220">MISCREG_TLBIASID</a>:
<a name="l00530"></a>00530             sys = tc-&gt;<a class="code" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">getSystemPtr</a>();
<a name="l00531"></a>00531             <span class="keywordflow">for</span> (x = 0; x &lt; sys-&gt;<a class="code" href="classSystem.html#ab123a0793826eea0796f70ec2b2e07f7">numContexts</a>(); x++) {
<a name="l00532"></a>00532                 oc = sys-&gt;<a class="code" href="classSystem.html#a289079f61fbd11f0c41b5e62ea6844ff">getThreadContext</a>(x);
<a name="l00533"></a>00533                 assert(oc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>() &amp;&amp; oc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>());
<a name="l00534"></a>00534                 oc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;flushAsid(<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(newVal, 7,0));
<a name="l00535"></a>00535                 oc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;flushAsid(<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(newVal, 7,0));
<a name="l00536"></a>00536                 <a class="code" href="classCheckerCPU.html" title="CheckerCPU class.">CheckerCPU</a> *checker = oc-&gt;<a class="code" href="classThreadContext.html#a594e114a4cc2ff653bc8a30fe49b986b">getCheckerCpuPtr</a>();
<a name="l00537"></a>00537                 <span class="keywordflow">if</span> (checker) {
<a name="l00538"></a>00538                     checker-&gt;<a class="code" href="classCheckerCPU.html#a9a1bb6b2d38e725012d11831c25780c3">getITBPtr</a>()-&gt;flushAsid(<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(newVal, 7,0));
<a name="l00539"></a>00539                     checker-&gt;<a class="code" href="classCheckerCPU.html#a29eaa07d1ac8f4cbe8c7e24be85765fa">getDTBPtr</a>()-&gt;flushAsid(<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(newVal, 7,0));
<a name="l00540"></a>00540                 }
<a name="l00541"></a>00541             }
<a name="l00542"></a>00542             <span class="keywordflow">return</span>;
<a name="l00543"></a>00543           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca11b8f3d7eb754bba1890b23ac9267a73">MISCREG_TLBIMVAAIS</a>:
<a name="l00544"></a>00544           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c70c1eac0935c3d1c30e66f5061b063">MISCREG_TLBIMVAA</a>:
<a name="l00545"></a>00545             sys = tc-&gt;<a class="code" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">getSystemPtr</a>();
<a name="l00546"></a>00546             <span class="keywordflow">for</span> (x = 0; x &lt; sys-&gt;<a class="code" href="classSystem.html#ab123a0793826eea0796f70ec2b2e07f7">numContexts</a>(); x++) {
<a name="l00547"></a>00547                 oc = sys-&gt;<a class="code" href="classSystem.html#a289079f61fbd11f0c41b5e62ea6844ff">getThreadContext</a>(x);
<a name="l00548"></a>00548                 assert(oc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>() &amp;&amp; oc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>());
<a name="l00549"></a>00549                 oc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;flushMva(<a class="code" href="bitfield_8hh.html#acaa3c424fec3407f14a01fe1ec22c2d4" title="Mask off the given bits in place like bits() but without shifting.">mbits</a>(newVal, 31,12));
<a name="l00550"></a>00550                 oc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;flushMva(<a class="code" href="bitfield_8hh.html#acaa3c424fec3407f14a01fe1ec22c2d4" title="Mask off the given bits in place like bits() but without shifting.">mbits</a>(newVal, 31,12));
<a name="l00551"></a>00551 
<a name="l00552"></a>00552                 <a class="code" href="classCheckerCPU.html" title="CheckerCPU class.">CheckerCPU</a> *checker = oc-&gt;<a class="code" href="classThreadContext.html#a594e114a4cc2ff653bc8a30fe49b986b">getCheckerCpuPtr</a>();
<a name="l00553"></a>00553                 <span class="keywordflow">if</span> (checker) {
<a name="l00554"></a>00554                     checker-&gt;<a class="code" href="classCheckerCPU.html#a9a1bb6b2d38e725012d11831c25780c3">getITBPtr</a>()-&gt;flushMva(<a class="code" href="bitfield_8hh.html#acaa3c424fec3407f14a01fe1ec22c2d4" title="Mask off the given bits in place like bits() but without shifting.">mbits</a>(newVal, 31,12));
<a name="l00555"></a>00555                     checker-&gt;<a class="code" href="classCheckerCPU.html#a29eaa07d1ac8f4cbe8c7e24be85765fa">getDTBPtr</a>()-&gt;flushMva(<a class="code" href="bitfield_8hh.html#acaa3c424fec3407f14a01fe1ec22c2d4" title="Mask off the given bits in place like bits() but without shifting.">mbits</a>(newVal, 31,12));
<a name="l00556"></a>00556                 }
<a name="l00557"></a>00557             }
<a name="l00558"></a>00558             <span class="keywordflow">return</span>;
<a name="l00559"></a>00559           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3f3bdac3de8737bd96516a00f0a24e2b">MISCREG_ITLBIMVA</a>:
<a name="l00560"></a>00560             tc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;flushMvaAsid(<a class="code" href="bitfield_8hh.html#acaa3c424fec3407f14a01fe1ec22c2d4" title="Mask off the given bits in place like bits() but without shifting.">mbits</a>(newVal, 31, 12),
<a name="l00561"></a>00561                     <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(newVal, 7,0));
<a name="l00562"></a>00562             <span class="keywordflow">return</span>;
<a name="l00563"></a>00563           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2bc0f84891bd9bced655f99817c7d73a">MISCREG_DTLBIMVA</a>:
<a name="l00564"></a>00564             tc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;flushMvaAsid(<a class="code" href="bitfield_8hh.html#acaa3c424fec3407f14a01fe1ec22c2d4" title="Mask off the given bits in place like bits() but without shifting.">mbits</a>(newVal, 31, 12),
<a name="l00565"></a>00565                     <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(newVal, 7,0));
<a name="l00566"></a>00566             <span class="keywordflow">return</span>;
<a name="l00567"></a>00567           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8e66b41d02fe712ea99dc3560cc01537">MISCREG_ITLBIASID</a>:
<a name="l00568"></a>00568             tc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;flushAsid(<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(newVal, 7,0));
<a name="l00569"></a>00569             <span class="keywordflow">return</span>;
<a name="l00570"></a>00570           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabe867f0cb674ef1a887da582894ea161">MISCREG_DTLBIASID</a>:
<a name="l00571"></a>00571             tc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;flushAsid(<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123" title="Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; a...">bits</a>(newVal, 7,0));
<a name="l00572"></a>00572             <span class="keywordflow">return</span>;
<a name="l00573"></a>00573           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6827da006da460886fdcd488c3a119a0">MISCREG_ACTLR</a>:
<a name="l00574"></a>00574             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Not doing anything for write of miscreg ACTLR\n&quot;</span>);
<a name="l00575"></a>00575             <span class="keywordflow">break</span>;
<a name="l00576"></a>00576           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6c0878622bb5a09bfd8c9c2e2aee6ae7">MISCREG_PMCR</a>:
<a name="l00577"></a>00577             {
<a name="l00578"></a>00578               <span class="comment">// Performance counters not implemented.  Instead, interpret</span>
<a name="l00579"></a>00579               <span class="comment">//   a reset command to this register to reset the simulator</span>
<a name="l00580"></a>00580               <span class="comment">//   statistics.</span>
<a name="l00581"></a>00581               <span class="comment">// PMCR_E | PMCR_P | PMCR_C</span>
<a name="l00582"></a>00582               <span class="keyword">const</span> <span class="keywordtype">int</span> ResetAndEnableCounters = 0x7;
<a name="l00583"></a>00583               <span class="keywordflow">if</span> (newVal == ResetAndEnableCounters) {
<a name="l00584"></a>00584                   <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;Resetting all simobject stats\n&quot;</span>);
<a name="l00585"></a>00585                   <a class="code" href="namespaceStats.html#a86077cf00080e4a9b57c43d5af924d07" title="Schedule statistics dumping.">Stats::schedStatEvent</a>(<span class="keyword">false</span>, <span class="keyword">true</span>);
<a name="l00586"></a>00586                   <span class="keywordflow">break</span>;
<a name="l00587"></a>00587               }
<a name="l00588"></a>00588             }
<a name="l00589"></a>00589           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caea053362393cd899b0be0b89d3303b88">MISCREG_PMCCNTR</a>:
<a name="l00590"></a>00590           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4f5156e0329d8e4f9679e5ffbcf0dd24">MISCREG_PMSELR</a>:
<a name="l00591"></a>00591             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Not doing anything for write to miscreg %s\n&quot;</span>,
<a name="l00592"></a>00592                     <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg]);
<a name="l00593"></a>00593             <span class="keywordflow">break</span>;
<a name="l00594"></a>00594           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c5407b833d6396718fd95e9b4e11053">MISCREG_V2PCWPR</a>:
<a name="l00595"></a>00595           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae86b218170a1733c7204d4b246333ea1">MISCREG_V2PCWPW</a>:
<a name="l00596"></a>00596           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3d4b74c287b1d4920616a0e5567efba9">MISCREG_V2PCWUR</a>:
<a name="l00597"></a>00597           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6906f65525ec2daa9622d5fcb39b6ef8">MISCREG_V2PCWUW</a>:
<a name="l00598"></a>00598           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0d3912f97710d5463e6cd95ce34a02bf">MISCREG_V2POWPR</a>:
<a name="l00599"></a>00599           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca978499cb4f02b37e40e946c55888527d">MISCREG_V2POWPW</a>:
<a name="l00600"></a>00600           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca689047fa672c4fe8d9b750960f6f60c8">MISCREG_V2POWUR</a>:
<a name="l00601"></a>00601           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca69a9b6b963c78af05ed162ae99de13a1">MISCREG_V2POWUW</a>:
<a name="l00602"></a>00602             {
<a name="l00603"></a>00603               <a class="code" href="classRequest.html">RequestPtr</a> req = <span class="keyword">new</span> <a class="code" href="classRequest.html">Request</a>;
<a name="l00604"></a>00604               <span class="keywordtype">unsigned</span> flags;
<a name="l00605"></a>00605               <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>;
<a name="l00606"></a>00606               <a class="code" href="classRefCountingPtr.html">Fault</a> fault;
<a name="l00607"></a>00607               <span class="keywordflow">switch</span>(misc_reg) {
<a name="l00608"></a>00608                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c5407b833d6396718fd95e9b4e11053">MISCREG_V2PCWPR</a>:
<a name="l00609"></a>00609                       flags = TLB::MustBeOne;
<a name="l00610"></a>00610                       mode = BaseTLB::Read;
<a name="l00611"></a>00611                       <span class="keywordflow">break</span>;
<a name="l00612"></a>00612                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cae86b218170a1733c7204d4b246333ea1">MISCREG_V2PCWPW</a>:
<a name="l00613"></a>00613                       flags = TLB::MustBeOne;
<a name="l00614"></a>00614                       mode = BaseTLB::Write;
<a name="l00615"></a>00615                       <span class="keywordflow">break</span>;
<a name="l00616"></a>00616                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca3d4b74c287b1d4920616a0e5567efba9">MISCREG_V2PCWUR</a>:
<a name="l00617"></a>00617                       flags = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a> | TLB::UserMode;
<a name="l00618"></a>00618                       mode = BaseTLB::Read;
<a name="l00619"></a>00619                       <span class="keywordflow">break</span>;
<a name="l00620"></a>00620                   <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6906f65525ec2daa9622d5fcb39b6ef8">MISCREG_V2PCWUW</a>:
<a name="l00621"></a>00621                       flags = <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">TLB::MustBeOne</a> | TLB::UserMode;
<a name="l00622"></a>00622                       mode = BaseTLB::Write;
<a name="l00623"></a>00623                       <span class="keywordflow">break</span>;
<a name="l00624"></a>00624                   <span class="keywordflow">default</span>:
<a name="l00625"></a>00625                       <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Security Extensions not implemented!&quot;</span>);
<a name="l00626"></a>00626               }
<a name="l00627"></a>00627               <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Translating via MISCREG in atomic mode! Fix Me!\n&quot;</span>);
<a name="l00628"></a>00628               req-&gt;<a class="code" href="classRequest.html#a09207c906138b83b0b442928e998e63d" title="Set up a virtual (e.g., CPU) request in a previously allocated Request object.">setVirt</a>(0, val, 1, flags, tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>().pc(),
<a name="l00629"></a>00629                       <a class="code" href="classRequest.html#a3cf36924a7f39b5912cd76533023143e" title="This request id is used for functional requests that don&amp;#39;t come from a particular device...">Request::funcMasterId</a>);
<a name="l00630"></a>00630               fault = tc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;translateAtomic(req, tc, mode);
<a name="l00631"></a>00631               <span class="keywordflow">if</span> (fault == <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00632"></a>00632                   <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_PAR] =
<a name="l00633"></a>00633                       (req-&gt;<a class="code" href="classRequest.html#acba97b6757af00dbc0c5bcfef4f7d249">getPaddr</a>() &amp; 0xfffff000) |
<a name="l00634"></a>00634                       (tc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;getAttr() );
<a name="l00635"></a>00635                   <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MiscRegs,
<a name="l00636"></a>00636                           <span class="stringliteral">&quot;MISCREG: Translated addr 0x%08x: PAR: 0x%08x\n&quot;</span>,
<a name="l00637"></a>00637                           val, <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2963346f87bf29113a2fabb125b43f7a">MISCREG_PAR</a>]);
<a name="l00638"></a>00638               }
<a name="l00639"></a>00639               <span class="keywordflow">else</span> {
<a name="l00640"></a>00640                   <span class="comment">// Set fault bit and FSR</span>
<a name="l00641"></a>00641                   FSR fsr = <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_DFSR];
<a name="l00642"></a>00642                   <a class="code" href="classArmISA_1_1ISA.html#ab52542b950526134ba96b9dc22a95030">miscRegs</a>[MISCREG_PAR] =
<a name="l00643"></a>00643                       (fsr.ext &lt;&lt; 6) |
<a name="l00644"></a>00644                       (fsr.fsHigh &lt;&lt; 5) |
<a name="l00645"></a>00645                       (fsr.fsLow &lt;&lt; 1) |
<a name="l00646"></a>00646                       0x1; <span class="comment">// F bit</span>
<a name="l00647"></a>00647               }
<a name="l00648"></a>00648               <span class="keywordflow">return</span>;
<a name="l00649"></a>00649             }
<a name="l00650"></a>00650           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c">MISCREG_CONTEXTIDR</a>:
<a name="l00651"></a>00651           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca558657ebddea41bb1fc2cf61e725f6a9">MISCREG_PRRR</a>:
<a name="l00652"></a>00652           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac979e506d9ce19425eb582d6acd8cee0">MISCREG_NMRR</a>:
<a name="l00653"></a>00653           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca75883e1c671c8d333ef80bbb64c09233">MISCREG_DACR</a>:
<a name="l00654"></a>00654             tc-&gt;<a class="code" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">getITBPtr</a>()-&gt;invalidateMiscReg();
<a name="l00655"></a>00655             tc-&gt;<a class="code" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">getDTBPtr</a>()-&gt;invalidateMiscReg();
<a name="l00656"></a>00656             <span class="keywordflow">break</span>;
<a name="l00657"></a>00657           <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4c0eb4a6ce76f0de03e15a2152f190ac">MISCREG_L2CTLR</a>:
<a name="l00658"></a>00658             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;miscreg L2CTLR (%s) written with %#x. ignored...\n&quot;</span>,
<a name="l00659"></a>00659                  <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[misc_reg], <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>(val));
<a name="l00660"></a>00660         }
<a name="l00661"></a>00661     }
<a name="l00662"></a>00662     <a class="code" href="classArmISA_1_1ISA.html#a90cbf55664f2b0de9bea7be53a56cf2e">setMiscRegNoEffect</a>(misc_reg, newVal);
<a name="l00663"></a>00663 }
<a name="l00664"></a>00664 
<a name="l00665"></a>00665 }
<a name="l00666"></a>00666 
<a name="l00667"></a>00667 <a class="code" href="classArmISA_1_1ISA.html">ArmISA::ISA</a> *
<a name="l00668"></a>00668 ArmISAParams::create()
<a name="l00669"></a>00669 {
<a name="l00670"></a>00670     <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1ISA.html#a696504da50402bd6ca90d15f68e4ea05">ArmISA::ISA</a>(<span class="keyword">this</span>);
<a name="l00671"></a>00671 }
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:15:48 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
