// Seed: 1855275129
module module_0 (
    input wire id_0,
    output wand id_1,
    input supply0 id_2
);
  logic id_4;
  localparam id_5 = -1;
  uwire id_6;
  assign id_6 = -1 && 1;
  logic id_7;
  assign module_1.id_16 = 0;
endmodule
module module_1 #(
    parameter id_17 = 32'd6,
    parameter id_20 = 32'd84
) (
    input tri id_0,
    output tri1 id_1,
    input tri1 id_2,
    output wire id_3,
    output logic id_4,
    output tri0 id_5,
    output logic id_6,
    input wor id_7,
    output tri id_8,
    input tri id_9,
    output uwire id_10,
    input tri1 id_11,
    input wor id_12,
    input tri id_13,
    output logic id_14,
    output wor id_15,
    inout wor id_16,
    input supply0 _id_17,
    input wand id_18,
    output wor id_19,
    input tri1 _id_20,
    input tri1 id_21,
    input wand id_22
);
  always begin : LABEL_0
    $clog2(25);
    ;
    id_6 <= id_0;
    id_4 = 1;
    id_14 <= id_2;
    SystemTFIdentifier(id_22, -1'b0 + -1, 1'h0, -1);
  end
  module_0 modCall_1 (
      id_22,
      id_15,
      id_7
  );
  wire [id_20 : id_17  &  -1] id_24;
  nor primCall (id_14, id_2, id_0, id_16, id_11, id_12, id_9, id_22, id_21, id_18, id_13);
endmodule
