{
    "id": "1579763775",
    "title": "Debugging VHDL designs using temporal process instances",
    "venue": "industrial and engineering applications of artificial intelligence and expert systems",
    "year": 2003,
    "authors": [
        {
            "name": "Daniel Kob",
            "id": "2330339625",
            "org": "Technische Universitat Graz, Institute for Software Technology (IST), Graz, Austria#TAB#"
        },
        {
            "name": "Bernhard Peischl",
            "id": "72475612",
            "org": "Technische Universitat Graz, Institute for Software Technology (IST), Graz, Austria#TAB#"
        },
        {
            "name": "Franz Wotawa",
            "id": "279117051",
            "org": "Technische Universitat Graz, Institute for Software Technology (IST), Graz, Austria#TAB#"
        }
    ],
    "fields_of_study": [
        "VHDL",
        "Theoretical computer science",
        "Computer science",
        "Design process",
        "Logical data model",
        "Debugging"
    ],
    "references": [
        "194442520",
        "1500807015",
        "1594330419",
        "1597829571",
        "1607817027",
        "1986146602",
        "2025271293",
        "2070764664",
        "2073241739",
        "2080412071",
        "2092911568",
        "2108309071",
        "2141109493",
        "2144386448",
        "2293624369"
    ]
}