5c7199679aac ("dt-bindings: display/msm: add SoC-specific compats to qcom, mdp5.yaml")
385c8ac763b3 ("dt-bindings: display/msm: convert MDP5 schema to YAML format")
f7d46c5efee2 ("dt-bindings: display/msm: split qcom, mdss bindings")
2ab45a0973a8 ("dt-bindings: msm/mdp5: Document optional TBU and TBU_RT clocks")
a40a92af4611 ("drm/amdgpu: add gc v11_0_3 ip headers")
a40a92af4611 ("drm/amdgpu: add gc v11_0_3 ip headers")
a40a92af4611 ("drm/amdgpu: add gc v11_0_3 ip headers")
a40a92af4611 ("drm/amdgpu: add gc v11_0_3 ip headers")
a40a92af4611 ("drm/amdgpu: add gc v11_0_3 ip headers")
a40a92af4611 ("drm/amdgpu: add gc v11_0_3 ip headers")
a40a92af4611 ("drm/amdgpu: add gc v11_0_3 ip headers")
a40a92af4611 ("drm/amdgpu: add gc v11_0_3 ip headers")
a40a92af4611 ("drm/amdgpu: add gc v11_0_3 ip headers")
a40a92af4611 ("drm/amdgpu: add gc v11_0_3 ip headers")
a40a92af4611 ("drm/amdgpu: add gc v11_0_3 ip headers")
a40a92af4611 ("drm/amdgpu: add gc v11_0_3 ip headers")
a40a92af4611 ("drm/amdgpu: add gc v11_0_3 ip headers")
a40a92af4611 ("drm/amdgpu: add gc v11_0_3 ip headers")
a40a92af4611 ("drm/amdgpu: add gc v11_0_3 ip headers")
a40a92af4611 ("drm/amdgpu: add gc v11_0_3 ip headers")
