library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity NOR_Gate is
    Port ( x : in  STD_LOGIC;
           y : in  STD_LOGIC;
           z : out  STD_LOGIC);
end NOR_Gate;

architecture Behavioral of NOR_Gate is

begin

z <= x nor y;

end Behavioral;
