#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Dec  5 13:42:43 2025
# Process ID         : 1288783
# Current directory  : /home/toconnel/projects/platform_boot/utils-3eg
# Command line       : vivado
# Log file           : /home/toconnel/projects/platform_boot/utils-3eg/vivado.log
# Journal file       : /home/toconnel/projects/platform_boot/utils-3eg/vivado.jou
# Running On         : thelio3
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13900KS
# CPU Frequency      : 4593.292 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 67178 MB
# Swap memory        : 8589 MB
# Total Virtual      : 75768 MB
# Available Virtual  : 62979 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/toconnel/local/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/toconnel/local/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/toconnel/local/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/toconnel/projects/utils-3eg/bert/tmoip.xpr
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/toconnel/local/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/toconnel/local/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/toconnel/local/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/toconnel/projects/ip/bert_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/toconnel/projects/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/toconnel/local/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_channel_in_0_4
system_channel_in_0_5
system_channel_in_0_0
system_channel_in_0_1

INFO: [Project 1-5698] Found the below utility IPs instantiated in block design /home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/system.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994.
Utility IP Component Instances:
 system_xlconcat_0_0
system_xlconcat_0_1
system_xlconstant_0_0
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 10327.691 ; gain = 377.031 ; free physical = 23999 ; free virtual = 61385
open_bd_design {/home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/system.bd}
Reading block design file </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_lpd
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - zynq_ultra_ps_e_0
Adding component instance block -- user.org:user:gpio:1.0 - gpio_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_berts
Adding component instance block -- user.org:user:channel_in:1.0 - channel_in_0
Adding component instance block -- user.org:user:pcmif:1.0 - pcmif_0
Adding component instance block -- user.org:user:bit_sync:1.0 - bit_sync_0
Adding component instance block -- user.org:user:channel_out:1.0 - channel_out_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- user.org:user:channel_in:1.0 - channel_in_0
Adding component instance block -- user.org:user:pcmif:1.0 - pcmif_0
Adding component instance block -- user.org:user:bit_sync:1.0 - bit_sync_0
Adding component instance block -- user.org:user:channel_out:1.0 - channel_out_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axim_interconnect_01
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:inline_hdl:ilconstant:1.0 - ilconstant_0
Adding component instance block -- user.org:user:channel_in:1.0 - channel_in_0
Adding component instance block -- user.org:user:pcmif:1.0 - pcmif_0
Adding component instance block -- user.org:user:bit_sync:1.0 - bit_sync_0
Adding component instance block -- user.org:user:channel_out:1.0 - channel_out_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- user.org:user:channel_in:1.0 - channel_in_0
Adding component instance block -- user.org:user:pcmif:1.0 - pcmif_0
Adding component instance block -- user.org:user:bit_sync:1.0 - bit_sync_0
Adding component instance block -- user.org:user:channel_out:1.0 - channel_out_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /berts/berts_2_3/bert2/ila_0: AMD recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axim_interconnect_23
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <system> from block design file </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/system.bd>
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_channel_in_0_4 system_channel_in_0_0 system_channel_in_0_5 system_channel_in_0_1}] -log ip_upgrade.log
Upgrading '/home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_channel_in_0_0 (channel_in_v1.0 1.0) from revision 118 to revision 120
WARNING: [IP_Flow 19-4698] Upgrade has added port 'seq_1_scope'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'seq_mismatch_scope'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'seq_scope'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_channel_in_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded system_channel_in_0_1 (channel_in_v1.0 1.0) from revision 118 to revision 120
WARNING: [IP_Flow 19-4698] Upgrade has added port 'seq_1_scope'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'seq_mismatch_scope'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'seq_scope'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_channel_in_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded system_channel_in_0_4 (channel_in_v1.0 1.0) from revision 118 to revision 120
WARNING: [IP_Flow 19-4698] Upgrade has added port 'seq_1_scope'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'seq_mismatch_scope'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'seq_scope'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_channel_in_0_4'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded system_channel_in_0_5 (channel_in_v1.0 1.0) from revision 118 to revision 120
WARNING: [IP_Flow 19-4698] Upgrade has added port 'seq_1_scope'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'seq_mismatch_scope'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'seq_scope'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_channel_in_0_5'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_channel_in_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/toconnel/projects/utils-3eg/bert/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_channel_in_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/toconnel/projects/utils-3eg/bert/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_channel_in_0_4' has identified issues that may require user intervention. Please review the upgrade log '/home/toconnel/projects/utils-3eg/bert/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_channel_in_0_5' has identified issues that may require user intervention. Please review the upgrade log '/home/toconnel/projects/utils-3eg/bert/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_c894065e.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/toconnel/projects/utils-3eg/bert/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {system_channel_in_0_4 system_channel_in_0_0 system_channel_in_0_5 system_channel_in_0_1}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
set_property location {1 169 -171} [get_bd_cells berts/berts_0_1/bert0]
startgroup
create_bd_pin -dir O -from 47 -to 0 berts/berts_0_1/bert0/seq_scope
connect_bd_net [get_bd_pins berts/berts_0_1/bert0/seq_scope] [get_bd_pins berts/berts_0_1/bert0/channel_in_0/seq_scope]
endgroup
startgroup
create_bd_pin -dir O -from 47 -to 0 berts/berts_0_1/bert0/seq_1_scope
connect_bd_net [get_bd_pins berts/berts_0_1/bert0/seq_1_scope] [get_bd_pins berts/berts_0_1/bert0/channel_in_0/seq_1_scope]
endgroup
startgroup
create_bd_pin -dir O berts/berts_0_1/bert0/seq_mismatch_scope
connect_bd_net [get_bd_pins berts/berts_0_1/bert0/seq_mismatch_scope] [get_bd_pins berts/berts_0_1/bert0/channel_in_0/seq_mismatch_scope]
endgroup
startgroup
create_bd_pin -dir O berts/berts_0_1/bert1/seq_mismatch_scope
connect_bd_net [get_bd_pins berts/berts_0_1/bert1/seq_mismatch_scope] [get_bd_pins berts/berts_0_1/bert1/channel_in_0/seq_mismatch_scope]
endgroup
delete_bd_objs [get_bd_nets berts/berts_2_3/bert2/channel_in_0_axim_wready_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_read_resp_err_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_axim_awvalid_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_axim_wvalid_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_axim_rvalid_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_axim_rlast_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_axim_wlast_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_frontend_overflow_cnt_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_axim_rready_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_axim_awaddr_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_axim_wdata_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_axim_rdata_adjusted_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_write_resp_err_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_axim_araddr_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_axim_awready_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_axim_arvalid_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_axim_arready_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_axim_arlen_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_axim_awlen_scope] [get_bd_nets berts/berts_2_3/bert2/channel_in_0_axim_state_scope] [get_bd_cells berts/berts_2_3/bert2/ila_0]
save_bd_design
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_c894065e.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_351dc05f.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_a8a7f341.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_5db9a3e.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_5db9a3d.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_a9a41245.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_5864f343.ui> 
startgroup
create_bd_pin -dir O berts/berts_2_3/bert2/seq_mismatch_scope
connect_bd_net [get_bd_pins berts/berts_2_3/bert2/seq_mismatch_scope] [get_bd_pins berts/berts_2_3/bert2/channel_in_0/seq_mismatch_scope]
endgroup
startgroup
create_bd_pin -dir O berts/berts_2_3/bert3/seq_mismatch_scope
connect_bd_net [get_bd_pins berts/berts_2_3/bert3/seq_mismatch_scope] [get_bd_pins berts/berts_2_3/bert3/channel_in_0/seq_mismatch_scope]
endgroup
startgroup
create_bd_pin -dir O -from 47 -to 0 berts/berts_0_1/seq_scope
connect_bd_net [get_bd_pins berts/berts_0_1/seq_scope] [get_bd_pins berts/berts_0_1/bert0/seq_scope]
endgroup
startgroup
create_bd_pin -dir O -from 47 -to 0 berts/berts_0_1/seq_1_scope
connect_bd_net [get_bd_pins berts/berts_0_1/seq_1_scope] [get_bd_pins berts/berts_0_1/bert0/seq_1_scope]
endgroup
startgroup
create_bd_pin -dir O berts/berts_0_1/seq0_mismatch_scope
connect_bd_net [get_bd_pins berts/berts_0_1/seq0_mismatch_scope] [get_bd_pins berts/berts_0_1/bert0/seq_mismatch_scope]
endgroup
startgroup
create_bd_pin -dir O berts/berts_0_1/seq1_mismatch_scope
connect_bd_net [get_bd_pins berts/berts_0_1/seq1_mismatch_scope] [get_bd_pins berts/berts_0_1/bert1/seq_mismatch_scope]
endgroup
startgroup
create_bd_pin -dir O berts/berts_2_3/seq2_mismatch_scope
connect_bd_net [get_bd_pins berts/berts_2_3/seq2_mismatch_scope] [get_bd_pins berts/berts_2_3/bert2/seq_mismatch_scope]
endgroup
startgroup
create_bd_pin -dir O berts/berts_2_3/seq3_mismatch_scope
connect_bd_net [get_bd_pins berts/berts_2_3/seq3_mismatch_scope] [get_bd_pins berts/berts_2_3/bert3/seq_mismatch_scope]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 berts/ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /berts/ila_0: AMD recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.ALL_PROBE_SAME_MU_CNT {6} \
  CONFIG.C_MONITOR_TYPE {Native} \
] [get_bd_cells berts/ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.ALL_PROBE_SAME_MU_CNT {1} \
  CONFIG.C_NUM_OF_PROBES {6} \
] [get_bd_cells berts/ila_0]
connect_bd_net [get_bd_pins berts/axiclk] [get_bd_pins berts/ila_0/clk]
connect_bd_net [get_bd_pins berts/ila_0/probe0] [get_bd_pins berts/berts_0_1/seq_scope]
connect_bd_net [get_bd_pins berts/berts_0_1/seq_1_scope] [get_bd_pins berts/ila_0/probe1]
connect_bd_net [get_bd_pins berts/berts_0_1/seq0_mismatch_scope] [get_bd_pins berts/ila_0/probe2]
connect_bd_net [get_bd_pins berts/berts_0_1/seq1_mismatch_scope] [get_bd_pins berts/ila_0/probe3]
connect_bd_net [get_bd_pins berts/berts_2_3/seq2_mismatch_scope] [get_bd_pins berts/ila_0/probe4]
connect_bd_net [get_bd_pins berts/berts_2_3/seq3_mismatch_scope] [get_bd_pins berts/ila_0/probe5]
save_bd_design
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_c894065e.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_351dc05f.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_a8a7f341.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_5db9a3e.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_5db9a3d.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_a9a41245.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_5864f344.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_5864f343.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [BD 5-943] Reserving offset range <0x8008_0000 [ 64K ]> from slave interface '/system/smartconnect_lpd/S00_AXI' to master interface '/berts/berts_0_1/bert0/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8001_0000 [ 64K ]> from slave interface '/system/smartconnect_lpd/S00_AXI' to master interface '/berts/berts_0_1/bert0/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8000_0000 [ 64K ]> from slave interface '/system/smartconnect_lpd/S00_AXI' to master interface '/berts/berts_0_1/bert0/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x802E_0000 [ 64K ]> from slave interface '/system/smartconnect_lpd/S00_AXI' to master interface '/berts/berts_0_1/bert0/smartconnect_0/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x800E_0000 [ 64K ]> from slave interface '/system/smartconnect_lpd/S00_AXI' to master interface '/berts/berts_0_1/bert1/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8003_0000 [ 64K ]> from slave interface '/system/smartconnect_lpd/S00_AXI' to master interface '/berts/berts_0_1/bert1/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8002_0000 [ 64K ]> from slave interface '/system/smartconnect_lpd/S00_AXI' to master interface '/berts/berts_0_1/bert1/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8030_0000 [ 64K ]> from slave interface '/system/smartconnect_lpd/S00_AXI' to master interface '/berts/berts_0_1/bert1/smartconnect_0/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x800F_0000 [ 64K ]> from slave interface '/system/smartconnect_lpd/S00_AXI' to master interface '/berts/berts_2_3/bert2/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8005_0000 [ 64K ]> from slave interface '/system/smartconnect_lpd/S00_AXI' to master interface '/berts/berts_2_3/bert2/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8004_0000 [ 64K ]> from slave interface '/system/smartconnect_lpd/S00_AXI' to master interface '/berts/berts_2_3/bert2/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8031_0000 [ 64K ]> from slave interface '/system/smartconnect_lpd/S00_AXI' to master interface '/berts/berts_2_3/bert2/smartconnect_0/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x800B_0000 [ 64K ]> from slave interface '/system/smartconnect_lpd/S00_AXI' to master interface '/berts/berts_2_3/bert3/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x800A_0000 [ 64K ]> from slave interface '/system/smartconnect_lpd/S00_AXI' to master interface '/berts/berts_2_3/bert3/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8009_0000 [ 64K ]> from slave interface '/system/smartconnect_lpd/S00_AXI' to master interface '/berts/berts_2_3/bert3/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8032_0000 [ 64K ]> from slave interface '/system/smartconnect_lpd/S00_AXI' to master interface '/berts/berts_2_3/bert3/smartconnect_0/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x800D_0000 [ 64K ]> from slave interface '/system/smartconnect_lpd/S00_AXI' to master interface '/system/smartconnect_lpd/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_smartconnect_2_0: SmartConnect system_smartconnect_2_0 is in Low-Area Mode.
INFO: [BD 5-943] Reserving offset range <0x8008_0000 [ 64K ]> from slave interface '/berts/smartconnect_berts/S00_AXI' to master interface '/berts/berts_0_1/bert0/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8001_0000 [ 64K ]> from slave interface '/berts/smartconnect_berts/S00_AXI' to master interface '/berts/berts_0_1/bert0/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8000_0000 [ 64K ]> from slave interface '/berts/smartconnect_berts/S00_AXI' to master interface '/berts/berts_0_1/bert0/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x802E_0000 [ 64K ]> from slave interface '/berts/smartconnect_berts/S00_AXI' to master interface '/berts/berts_0_1/bert0/smartconnect_0/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x800E_0000 [ 64K ]> from slave interface '/berts/smartconnect_berts/S00_AXI' to master interface '/berts/berts_0_1/bert1/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8003_0000 [ 64K ]> from slave interface '/berts/smartconnect_berts/S00_AXI' to master interface '/berts/berts_0_1/bert1/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8002_0000 [ 64K ]> from slave interface '/berts/smartconnect_berts/S00_AXI' to master interface '/berts/berts_0_1/bert1/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8030_0000 [ 64K ]> from slave interface '/berts/smartconnect_berts/S00_AXI' to master interface '/berts/berts_0_1/bert1/smartconnect_0/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x800F_0000 [ 64K ]> from slave interface '/berts/smartconnect_berts/S00_AXI' to master interface '/berts/berts_2_3/bert2/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8005_0000 [ 64K ]> from slave interface '/berts/smartconnect_berts/S00_AXI' to master interface '/berts/berts_2_3/bert2/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8004_0000 [ 64K ]> from slave interface '/berts/smartconnect_berts/S00_AXI' to master interface '/berts/berts_2_3/bert2/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8031_0000 [ 64K ]> from slave interface '/berts/smartconnect_berts/S00_AXI' to master interface '/berts/berts_2_3/bert2/smartconnect_0/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x800B_0000 [ 64K ]> from slave interface '/berts/smartconnect_berts/S00_AXI' to master interface '/berts/berts_2_3/bert3/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x800A_0000 [ 64K ]> from slave interface '/berts/smartconnect_berts/S00_AXI' to master interface '/berts/berts_2_3/bert3/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8009_0000 [ 64K ]> from slave interface '/berts/smartconnect_berts/S00_AXI' to master interface '/berts/berts_2_3/bert3/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8032_0000 [ 64K ]> from slave interface '/berts/smartconnect_berts/S00_AXI' to master interface '/berts/berts_2_3/bert3/smartconnect_0/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_smartconnect_0_3: SmartConnect system_smartconnect_0_3 is in Low-Area Mode.
INFO: [BD 5-943] Reserving offset range <0x8008_0000 [ 64K ]> from slave interface '/berts/berts_0_1/bert0/smartconnect_0/S00_AXI' to master interface '/berts/berts_0_1/bert0/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8001_0000 [ 64K ]> from slave interface '/berts/berts_0_1/bert0/smartconnect_0/S00_AXI' to master interface '/berts/berts_0_1/bert0/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8000_0000 [ 64K ]> from slave interface '/berts/berts_0_1/bert0/smartconnect_0/S00_AXI' to master interface '/berts/berts_0_1/bert0/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x802E_0000 [ 64K ]> from slave interface '/berts/berts_0_1/bert0/smartconnect_0/S00_AXI' to master interface '/berts/berts_0_1/bert0/smartconnect_0/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_smartconnect_0_4: SmartConnect system_smartconnect_0_4 is in Low-Area Mode.
INFO: [BD 5-943] Reserving offset range <0x800E_0000 [ 64K ]> from slave interface '/berts/berts_0_1/bert1/smartconnect_0/S00_AXI' to master interface '/berts/berts_0_1/bert1/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8003_0000 [ 64K ]> from slave interface '/berts/berts_0_1/bert1/smartconnect_0/S00_AXI' to master interface '/berts/berts_0_1/bert1/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8002_0000 [ 64K ]> from slave interface '/berts/berts_0_1/bert1/smartconnect_0/S00_AXI' to master interface '/berts/berts_0_1/bert1/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8030_0000 [ 64K ]> from slave interface '/berts/berts_0_1/bert1/smartconnect_0/S00_AXI' to master interface '/berts/berts_0_1/bert1/smartconnect_0/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_smartconnect_0_5: SmartConnect system_smartconnect_0_5 is in Low-Area Mode.
INFO: [BD 5-943] Reserving offset range <0x800F_0000 [ 64K ]> from slave interface '/berts/berts_2_3/bert2/smartconnect_0/S00_AXI' to master interface '/berts/berts_2_3/bert2/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8005_0000 [ 64K ]> from slave interface '/berts/berts_2_3/bert2/smartconnect_0/S00_AXI' to master interface '/berts/berts_2_3/bert2/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8004_0000 [ 64K ]> from slave interface '/berts/berts_2_3/bert2/smartconnect_0/S00_AXI' to master interface '/berts/berts_2_3/bert2/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8031_0000 [ 64K ]> from slave interface '/berts/berts_2_3/bert2/smartconnect_0/S00_AXI' to master interface '/berts/berts_2_3/bert2/smartconnect_0/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_smartconnect_0_9: SmartConnect system_smartconnect_0_9 is in Low-Area Mode.
INFO: [BD 5-943] Reserving offset range <0x800B_0000 [ 64K ]> from slave interface '/berts/berts_2_3/bert3/smartconnect_0/S00_AXI' to master interface '/berts/berts_2_3/bert3/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x800A_0000 [ 64K ]> from slave interface '/berts/berts_2_3/bert3/smartconnect_0/S00_AXI' to master interface '/berts/berts_2_3/bert3/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8009_0000 [ 64K ]> from slave interface '/berts/berts_2_3/bert3/smartconnect_0/S00_AXI' to master interface '/berts/berts_2_3/bert3/smartconnect_0/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8032_0000 [ 64K ]> from slave interface '/berts/berts_2_3/bert3/smartconnect_0/S00_AXI' to master interface '/berts/berts_2_3/bert3/smartconnect_0/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_smartconnect_0_8: SmartConnect system_smartconnect_0_8 is in Low-Area Mode.
CRITICAL WARNING: [BD 41-1761] Reset pin '/berts/berts_0_1/bert1/pcmif_0/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/berts/berts_0_1/bert1/pcmif_0/ch_clkin
/berts/berts_0_1/bert1/pcmif_0/axiclk

CRITICAL WARNING: [BD 41-1761] Reset pin '/berts/berts_0_1/bert0/pcmif_0/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/berts/berts_0_1/bert0/pcmif_0/ch_clkin
/berts/berts_0_1/bert0/pcmif_0/axiclk

CRITICAL WARNING: [BD 41-1761] Reset pin '/berts/berts_2_3/bert3/pcmif_0/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/berts/berts_2_3/bert3/pcmif_0/ch_clkin
/berts/berts_2_3/bert3/pcmif_0/axiclk

CRITICAL WARNING: [BD 41-1761] Reset pin '/berts/berts_2_3/bert2/pcmif_0/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/berts/berts_2_3/bert2/pcmif_0/ch_clkin
/berts/berts_2_3/bert2/pcmif_0/axiclk

INFO: [xilinx.com:ip:clk_wiz:6.0-1] /system/clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /system/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system/zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /berts/berts_0_1/axim_interconnect_01/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system/zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /berts/berts_0_1/axim_interconnect_01/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /system/zynq_ultra_ps_e_0/S_AXI_HP0_FPD(0) and /berts/berts_0_1/axim_interconnect_01/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /system/zynq_ultra_ps_e_0/S_AXI_HP0_FPD(0) and /berts/berts_0_1/axim_interconnect_01/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /system/zynq_ultra_ps_e_0/S_AXI_HP0_FPD(0) and /berts/berts_0_1/axim_interconnect_01/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /system/zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /berts/berts_2_3/axim_interconnect_23/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /system/zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /berts/berts_2_3/axim_interconnect_23/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /system/zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /berts/berts_2_3/axim_interconnect_23/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /system/zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /berts/berts_2_3/axim_interconnect_23/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /system/zynq_ultra_ps_e_0/S_AXI_HP1_FPD(0) and /berts/berts_2_3/axim_interconnect_23/xbar/M00_AXI(16)
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_c894065e.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_351dc05f.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_a8a7f341.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_5db9a3e.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_5db9a3d.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_a9a41245.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_5864f344.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_5864f343.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system/zynq_ultra_ps_e_0/saxigp2_awid'(6) to pin: '/system/axim0_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system/zynq_ultra_ps_e_0/saxigp2_arid'(6) to pin: '/system/axim0_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/system/axim1_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/system/axim1_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/bert1/channel_in_0/axim_rid'(1) to pin: '/berts/berts_0_1/bert1/axim_in_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/bert1/channel_in_0/axim_bid'(1) to pin: '/berts/berts_0_1/bert1/axim_in_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/bert1/channel_out_0/axim_rid'(1) to pin: '/berts/berts_0_1/bert1/axim_out_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/bert1/channel_out_0/axim_bid'(1) to pin: '/berts/berts_0_1/bert1/axim_out_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/bert0/channel_in_0/axim_rid'(1) to pin: '/berts/berts_0_1/bert0/axim_in_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/bert0/channel_in_0/axim_bid'(1) to pin: '/berts/berts_0_1/bert0/axim_in_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/bert0/channel_out_0/axim_rid'(1) to pin: '/berts/berts_0_1/bert0/axim_out_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/bert0/channel_out_0/axim_bid'(1) to pin: '/berts/berts_0_1/bert0/axim_out_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/s_axi_awid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/s00_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/s_axi_arid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/s00_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/s_axi_awid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/s01_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/s_axi_arid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/s01_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/s_axi_awid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/s_axi_arid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/s_axi_awid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/s03_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/s_axi_arid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/s03_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/m_axi_rid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/m_axi_bid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/bert3/channel_in_0/axim_rid'(1) to pin: '/berts/berts_2_3/bert3/axim_in_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/bert3/channel_in_0/axim_bid'(1) to pin: '/berts/berts_2_3/bert3/axim_in_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/bert3/channel_out_0/axim_rid'(1) to pin: '/berts/berts_2_3/bert3/axim_out_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/bert3/channel_out_0/axim_bid'(1) to pin: '/berts/berts_2_3/bert3/axim_out_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/bert2/channel_in_0/axim_rid'(1) to pin: '/berts/berts_2_3/bert2/axim_in_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/bert2/channel_in_0/axim_bid'(1) to pin: '/berts/berts_2_3/bert2/axim_in_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/bert2/channel_out_0/axim_rid'(1) to pin: '/berts/berts_2_3/bert2/axim_out_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/bert2/channel_out_0/axim_bid'(1) to pin: '/berts/berts_2_3/bert2/axim_out_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/s_axi_awid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/s00_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/s_axi_arid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/s00_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/s_axi_awid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/s01_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/s_axi_arid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/s01_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/s_axi_awid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/s_axi_arid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/s_axi_awid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/s03_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/s_axi_arid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/s03_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/m_axi_rid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/m_axi_bid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
VHDL Output written to : /home/toconnel/projects/utils-3eg/bert/tmoip.gen/sources_1/bd/system/synth/system.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system/zynq_ultra_ps_e_0/saxigp2_awid'(6) to pin: '/system/axim0_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system/zynq_ultra_ps_e_0/saxigp2_arid'(6) to pin: '/system/axim0_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/system/axim1_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/system/axim1_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/bert1/channel_in_0/axim_rid'(1) to pin: '/berts/berts_0_1/bert1/axim_in_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/bert1/channel_in_0/axim_bid'(1) to pin: '/berts/berts_0_1/bert1/axim_in_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/bert1/channel_out_0/axim_rid'(1) to pin: '/berts/berts_0_1/bert1/axim_out_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/bert1/channel_out_0/axim_bid'(1) to pin: '/berts/berts_0_1/bert1/axim_out_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/bert0/channel_in_0/axim_rid'(1) to pin: '/berts/berts_0_1/bert0/axim_in_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/bert0/channel_in_0/axim_bid'(1) to pin: '/berts/berts_0_1/bert0/axim_in_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/bert0/channel_out_0/axim_rid'(1) to pin: '/berts/berts_0_1/bert0/axim_out_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/bert0/channel_out_0/axim_bid'(1) to pin: '/berts/berts_0_1/bert0/axim_out_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/s_axi_awid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/s00_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/s_axi_arid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/s00_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/s_axi_awid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/s01_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/s_axi_arid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/s01_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/s_axi_awid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/s_axi_arid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/s_axi_awid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/s03_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/s_axi_arid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/s03_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/m_axi_rid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_0_1/axim_interconnect_01/xbar/m_axi_bid'(3) to pin: '/berts/berts_0_1/axim_interconnect_01/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/bert3/channel_in_0/axim_rid'(1) to pin: '/berts/berts_2_3/bert3/axim_in_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/bert3/channel_in_0/axim_bid'(1) to pin: '/berts/berts_2_3/bert3/axim_in_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/bert3/channel_out_0/axim_rid'(1) to pin: '/berts/berts_2_3/bert3/axim_out_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/bert3/channel_out_0/axim_bid'(1) to pin: '/berts/berts_2_3/bert3/axim_out_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/bert2/channel_in_0/axim_rid'(1) to pin: '/berts/berts_2_3/bert2/axim_in_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/bert2/channel_in_0/axim_bid'(1) to pin: '/berts/berts_2_3/bert2/axim_in_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/bert2/channel_out_0/axim_rid'(1) to pin: '/berts/berts_2_3/bert2/axim_out_rid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/bert2/channel_out_0/axim_bid'(1) to pin: '/berts/berts_2_3/bert2/axim_out_bid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/s_axi_awid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/s00_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/s_axi_arid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/s00_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/s_axi_awid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/s01_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/s_axi_arid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/s01_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/s_axi_awid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/s02_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/s_axi_arid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/s02_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/s_axi_awid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/s03_couplers/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/s_axi_arid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/s03_couplers/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/m_axi_rid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/berts/berts_2_3/axim_interconnect_23/xbar/m_axi_bid'(3) to pin: '/berts/berts_2_3/axim_interconnect_23/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
VHDL Output written to : /home/toconnel/projects/utils-3eg/bert/tmoip.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : /home/toconnel/projects/utils-3eg/bert/tmoip.gen/sources_1/bd/system/hdl/system_wrapper.vhd
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_c894065e.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_351dc05f.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_a8a7f341.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_5db9a3e.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_5db9a3d.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_a9a41245.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_5864f344.ui> 
Wrote  : </home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/ui/bd_5864f343.ui> 
INFO: [BD 41-1982] Skipping generation for the cell system/xlconcat_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell system/xlconcat_1, which is locked by user.
Exporting to file /home/toconnel/projects/utils-3eg/bert/tmoip.gen/sources_1/bd/system/ip/system_smartconnect_2_0/bd_0/hw_handoff/system_smartconnect_2_0.hwh
Generated Hardware Definition File /home/toconnel/projects/utils-3eg/bert/tmoip.gen/sources_1/bd/system/ip/system_smartconnect_2_0/bd_0/synth/system_smartconnect_2_0.hwdef
INFO: [BD 41-1982] Skipping generation for the cell xlconstant_0, which is locked by user.
Exporting to file /home/toconnel/projects/utils-3eg/bert/tmoip.gen/sources_1/bd/system/ip/system_smartconnect_0_3/bd_0/hw_handoff/system_smartconnect_0_3.hwh
Generated Hardware Definition File /home/toconnel/projects/utils-3eg/bert/tmoip.gen/sources_1/bd/system/ip/system_smartconnect_0_3/bd_0/synth/system_smartconnect_0_3.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block berts/berts_0_1/bert1/channel_in_0 .
Exporting to file /home/toconnel/projects/utils-3eg/bert/tmoip.gen/sources_1/bd/system/ip/system_smartconnect_0_5/bd_0/hw_handoff/system_smartconnect_0_5.hwh
Generated Hardware Definition File /home/toconnel/projects/utils-3eg/bert/tmoip.gen/sources_1/bd/system/ip/system_smartconnect_0_5/bd_0/synth/system_smartconnect_0_5.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block berts/berts_0_1/bert0/channel_in_0 .
Exporting to file /home/toconnel/projects/utils-3eg/bert/tmoip.gen/sources_1/bd/system/ip/system_smartconnect_0_4/bd_0/hw_handoff/system_smartconnect_0_4.hwh
Generated Hardware Definition File /home/toconnel/projects/utils-3eg/bert/tmoip.gen/sources_1/bd/system/ip/system_smartconnect_0_4/bd_0/synth/system_smartconnect_0_4.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block berts/berts_2_3/bert3/channel_in_0 .
Exporting to file /home/toconnel/projects/utils-3eg/bert/tmoip.gen/sources_1/bd/system/ip/system_smartconnect_0_8/bd_0/hw_handoff/system_smartconnect_0_8.hwh
Generated Hardware Definition File /home/toconnel/projects/utils-3eg/bert/tmoip.gen/sources_1/bd/system/ip/system_smartconnect_0_8/bd_0/synth/system_smartconnect_0_8.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block berts/berts_2_3/bert2/channel_in_0 .
Exporting to file /home/toconnel/projects/utils-3eg/bert/tmoip.gen/sources_1/bd/system/ip/system_smartconnect_0_9/bd_0/hw_handoff/system_smartconnect_0_9.hwh
Generated Hardware Definition File /home/toconnel/projects/utils-3eg/bert/tmoip.gen/sources_1/bd/system/ip/system_smartconnect_0_9/bd_0/synth/system_smartconnect_0_9.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block berts/ila_0 .
Exporting to file /home/toconnel/projects/utils-3eg/bert/tmoip.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/toconnel/projects/utils-3eg/bert/tmoip.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin axi_lite_berts could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /system
WARNING: [BD 41-2265] Clock pin for protocol instance pin axim0 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /system
WARNING: [BD 41-2265] Clock pin for protocol instance pin axim1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /system
[Fri Dec  5 13:47:08 2025] Launched synth_1...
Run output will be captured here: /home/toconnel/projects/utils-3eg/bert/tmoip.runs/synth_1/runme.log
[Fri Dec  5 13:47:08 2025] Launched impl_1...
Run output will be captured here: /home/toconnel/projects/utils-3eg/bert/tmoip.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 11206.473 ; gain = 571.910 ; free physical = 23524 ; free virtual = 60554
report_ip_status -name ip_status 
open_hw_manager
connect_hw_server -url scope:3121 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:scope:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 13 2025-15:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/AAo1B0ma0]
set_property PARAM.FREQUENCY 40000000 [get_hw_targets */xilinx_tcf/Xilinx/AAo1B0ma0]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target scope:3121/xilinx_tcf/Xilinx/AAo1B0ma0
set_property PROGRAM.FILE {/home/toconnel/projects/utils-3eg/bert/tmoip.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
set_property PROBES.FILE {/home/toconnel/projects/utils-3eg/bert/tmoip.runs/impl_1/top.ltx} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {/home/toconnel/projects/utils-3eg/bert/tmoip.runs/impl_1/top.ltx} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-2302] Device xczu3 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_axim_araddr_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_axim_arlen_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_axim_arready_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_axim_arvalid_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_axim_awaddr_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_axim_awlen_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_axim_awready_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_axim_awvalid_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_axim_rdata_adjusted_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_axim_rlast_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_axim_rready_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_axim_rvalid_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_axim_state_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_axim_wdata_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_axim_wlast_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_axim_wready_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_axim_wvalid_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_frontend_overflow_cnt_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_read_resp_err_scope was not found in the design.
WARNING: Simulation object sys/berts/berts_0_1/bert0/channel_in_0_write_resp_err_scope was not found in the design.
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {sys/berts/berts_0_1_seq0_mismatch_scope} {sys/berts/berts_0_1_seq1_mismatch_scope} {sys/berts/berts_0_1_seq_1_scope} {sys/berts/berts_0_1_seq_scope} {sys/berts/berts_2_3_seq2_mismatch_scope} {sys/berts/berts_2_3_seq3_mismatch_scope} }
set_property CONTROL.TRIGGER_CONDITION OR [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes sys/berts/berts_0_1_seq1_mismatch_scope -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes sys/berts/berts_0_1_seq0_mismatch_scope -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes sys/berts/berts_2_3_seq2_mismatch_scope -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes sys/berts/berts_2_3_seq3_mismatch_scope -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Dec-05 14:01:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Dec-05 14:03:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/toconnel/projects/utils-3eg/bert/tmoip.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Dec-05 14:03:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Dec-05 14:03:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/toconnel/projects/utils-3eg/bert/tmoip.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Dec-05 14:03:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Dec-05 14:03:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/toconnel/projects/utils-3eg/bert/tmoip.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Dec-05 14:03:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Dec-05 14:03:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/toconnel/projects/utils-3eg/bert/tmoip.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes sys/berts/berts_0_1_seq1_mismatch_scope -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes sys/berts/berts_0_1_seq0_mismatch_scope -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes sys/berts/berts_2_3_seq2_mismatch_scope -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes sys/berts/berts_2_3_seq3_mismatch_scope -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq48'bXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX [get_hw_probes sys/berts/berts_0_1_seq_scope -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq48'bXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXF [get_hw_probes sys/berts/berts_0_1_seq_scope -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Dec-05 14:06:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Dec-05 14:06:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/toconnel/projects/utils-3eg/bert/tmoip.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes sys/berts/berts_0_1_seq0_mismatch_scope -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes sys/berts/berts_0_1_seq1_mismatch_scope -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes sys/berts/berts_2_3_seq2_mismatch_scope -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes sys/berts/berts_2_3_seq3_mismatch_scope -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Dec-05 14:09:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Dec-05 14:09:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/toconnel/projects/utils-3eg/bert/tmoip.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes sys/berts/berts_0_1_seq1_mismatch_scope -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes sys/berts/berts_2_3_seq2_mismatch_scope -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes sys/berts/berts_2_3_seq3_mismatch_scope -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Dec-05 14:09:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"sys/berts/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Dec-05 14:09:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/toconnel/projects/utils-3eg/bert/tmoip.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {/home/toconnel/projects/utils-3eg/bert/tmoip.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
disconnect_hw_server scope:3121
open_bd_design {/home/toconnel/projects/utils-3eg/bert/tmoip.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name channel_in_v1_0_project -directory /home/toconnel/projects/utils-3eg/bert/tmoip.tmp/channel_in_v1_0_project /home/toconnel/projects/ip/channel_in_1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/toconnel/local/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/toconnel/local/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/toconnel/local/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/toconnel/local/Xilinx/2025.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/toconnel/projects/ip/bert_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/toconnel/projects/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 121 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_axim_ID_WIDTH (C axim ID WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_axim_ADDR_WIDTH (C axim ADDR WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_axim_DATA_WIDTH (C axim DATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_axim_AWUSER_WIDTH (C axim AWUSER WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_axim_ARUSER_WIDTH (C axim ARUSER WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_axim_WUSER_WIDTH (C axim WUSER WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_axim_RUSER_WIDTH (C axim RUSER WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_axim_BUSER_WIDTH (C axim BUSER WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_axi_lite_DATA_WIDTH (C axi lite DATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_axi_lite_ADDR_WIDTH (C axi lite ADDR WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11770] Clock interface 'axiclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/toconnel/projects/ip
CRITICAL WARNING: [Coretcl 2-2367] Cannot update IP catalog while a BD design is open. Please close BD design 'system' and try again.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  5 14:10:43 2025...
