library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity RAM is
	generic (ADDR_BUS_SIZE : positive :=4
				DATA_BUS_SIZE : positive :=32);
	port(clk	: in std_logic;
		  readEN	: in std_logic;
		  writeEN	: in std_logic;
		  address	: in std_logic_vector(ADDR_BUS_SIZE-1 downto 0);
		  writeData	: in std_logic_vector(DATA_BUS_SIZE-1 downto 0);
		  readData	: out std_logic_vector(DATA_BUS_SIZE-1 downto 0)
	);
end RAM;

architecture Behavioral of RAM is
	constant NUM_WORDS : positive := (2 ** ADDR_BUS_SIZE);
	subtype TData is std_logic_vector(DATA_BUS_SIZE-1 downto 0);
	type TMemory is array(0 to NUM_WORDS-1) of TData;
	signal s_memory : TMemory;
begin

 process(clk)
 begin
	if(rising_edge(clk)) then
		if(writeEN ='1') then
			s_memory(to_integer(unsigned(address))) <= writeData;
		end if;
	end if;
 end process;
 readData <= s_memory(to_integer(unsigned(address))) when
					readEN = '1' else (others => '-');
end Behavioral;