#ifndef __NRC_RF_H__
#define __NRC_RF_H__

#include "system.h"
#include "drv_phy_common.h"

#define DOC_CODE_NUM    32
typedef enum {
    CAL_TX_LO,
    CAL_TX_IQ,
    CAL_RX_IMG,
    CAL_DONE
} cal_mode_t;
typedef struct {
    uint32_t 	rf_pll_freq;
#if defined(NRC5291)
	uint32_t 	sbr_pll_freq;
#endif
    uint32_t 	doc_code[DOC_CODE_NUM];
    bw_t     	rf_rx_filter_bw , rf_tx_filter_bw;
    uint8_t  	rf_pll_init_trim_code;
	bool		valid;
} drv_rf_info_t;

#define INIT_POINT_TX_LO_PARAM0 0
#define INIT_POINT_TX_LO_PARAM1 0

#define INIT_POINT_TX_IQ_PARAM0 0
#define INIT_POINT_TX_IQ_PARAM1 512

#define INIT_POINT_RX_PARAM0 0
#define INIT_POINT_RX_PARAM1 64

#define BINARY_SEARCH_RANGE_TX_LO   64      // Init Point(0,0) +- 64 Range
#define BINARY_SEARCH_RANGE_RX      64      // Init Point(0,64) +- 63 Range
#define BINARY_SEARCH_RANGE_TX_IQ   512     // Init Point(0,512) +- 512 Range

#define LOCAL_SEARCH_RANGE 3
/*----------------------------------------------------------------*/
/*----------------- Indirect  System Reg define ------------------*/
/*----------------------------------------------------------------*/
#if 0
#define SYSTEM_SSP_CH3_SSPCR0 	0x4000C000
#define SYSTEM_SSP_CH3_SSPCR1 	0x4000C004
#define SYSTEM_SSP_CH3_SSPDR 	0x4000C008
#define SYSTEM_SSP_CH3_SSPCPSR	0x4000C010
#else
#define PMS_SPI_CFG_CONFIG		0x4004E000
#define PMS_SPI_CFG_TXDATA		0x4004E004
#define PMS_SPI_CFG_WRDATA		0x4004E008
#define PMS_SPI_CFG_RDDATA		0x4004E00C
#define PMS_SPI_CFG_STATUS		0x4004E010
#endif
#define PRF_GPIO_DATA 			0x40005040
#define PRF_GPIO_DIR 			0x40005044
#define PRF_GPIO_ALT0 			0x40005048
#define PRF_GPIO_ALT1 			0x4000504C
#define PRF_GPIO_ALT2 			0x40005050
#define PRF_GPIO_PULLUP		0x40005058
/*----------------------------------------------------------------*/

#define PD_SEL_MASK			0x00000001
#define TXRX_MASK			0x00080000

#define SIZE_OF_TX_PWR_TBL      64
#define SIZE_OF_FREQ_DELTA_TBL  64
#define TX_POWER_MIN            0		/* minimum value of tx power input range */
#define TX_POWER_MAX            63		/* maximum value of tx power input range */

#define RegLPF_GAIN (*((volatile uint32_t *)(0x4008A018)))

typedef struct {
    uint32_t 	rf_pll_freq;
#if defined(NRC5291)
	uint32_t 	sbr_pll_freq;
#endif
    uint32_t 	doc_code[DOC_CODE_NUM];
    bw_t     	rf_rx_filter_bw , rf_tx_filter_bw;
    uint8_t  	rf_pll_init_trim_code;
	bool		valid;
} drv_rf_info_t;
extern drv_rf_info_t* drv_rf_info;

void drv_rf_init();
void drv_rf_show();
void drv_rf_sbrmode(bool flag);
bool drv_rf_set_frequency(uint32_t channel_freq);
void drv_rf_set_bw(uint32_t bw);
void drv_rf_cfo_ppm(double cfo_ppm);
void drv_rf_loopback_rx_mode(bool enable);
void drv_rf_txcal_phy_setting(cal_mode_t mode , bool dac_swap);
void rf_delay_us(uint32_t us);

void nrf_spi_config();
void nrf_reg_init(void);
void nrf_pms_spi_config();
void nrf_pms_spi_write(uint32_t addr, uint32_t wdata);
uint32_t nrf_pms_spi_read(uint32_t addr);
void nrf_pms_spi_loopback();
void nrf_spi_write(uint32_t addr, uint32_t wdata);
uint32_t nrf_spi_read(uint32_t addr);
void nrf_spi_write_backup(uint32_t addr, uint32_t wdata);
void nrf_spi_write_restore();
void nrf_calc_pll_reg(uint32_t freq_khz, uint32_t *reg);
uint32_t nrf_calc_cbank_reg(int32_t freq_khz);

uint32_t adc_data_read();
void nrf_loopback_tx_mode();
void nrf_cal_param_update(uint8_t mode, uint16_t param0, uint16_t param1);
bool nrf_lpf_cal();
bool nrf_dcoc_cal();
void nrf_dcoc_config(uint8_t mode);
void nrf_self_tx_cal(uint8_t mode);

void drv_rf_sbrmode(bool flag);
void drv_rf_set_sbr_frequency(uint32_t freq);
void drv_rf_set_cal_param(cal_mode_t mode , uint32_t param0 , uint32_t param1);
void drv_rf_trx_cal(cal_mode_t mode , bool dac_swap , int32_t *output_param0 , int32_t *output_param1, bool debug);
uint64_t drv_rf_cal_measure_point(cal_mode_t mode , int32_t param0 , int32_t param1 , uint32_t loop);


#define RF_REG_CAL_AFEMODE 0x17

enum {
    ///========================================================
    ///
    ///     RF Register definitions
    ///
    ///========================================================
    RF_REG_BASE_START = 0x4004f000,
    RF_REG_SIZE = 4,

	RF_REG_SYSTEM_CTRL_OFFSET = 0x0,
	RF_REG_SYSTEM_CTRL = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_SYSTEM_CTRL_OFFSET, // 0x4004 F000
	RF_REG_SYSTEM_CTRL_DEFAULT_VALUE = 0x000001e1,
	RF_REG_SYSTEM_CTRL_MASK = 0xffffff,

	RF_REG_RXEN_GAIN_OFFSET = 0x1,
	RF_REG_RXEN_GAIN = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_RXEN_GAIN_OFFSET, // 0x4004 F004
	RF_REG_RXEN_GAIN_DEFAULT_VALUE = 0x00703fff,
	RF_REG_RXEN_GAIN_MASK = 0xffffff,

	RF_REG_RX_CAL_OFFSET = 0x2,
	RF_REG_RX_CAL = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_RX_CAL_OFFSET, // 0x4004 F008
	RF_REG_RX_CAL_DEFAULT_VALUE = 0x00441070,
	RF_REG_RX_CAL_MASK = 0xffffff,

	RF_REG_BW_PD_OFFSET = 0x3,
	RF_REG_BW_PD = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_BW_PD_OFFSET, // 0x4004 F00C
	RF_REG_BW_PD_DEFAULT_VALUE = 0x000911ef,
	RF_REG_BW_PD_MASK = 0xffffff,

	RF_REG_RX_LOGIC_OFFSET = 0x4,
	RF_REG_RX_LOGIC = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_RX_LOGIC_OFFSET, // 0x4004 F010
	RF_REG_RX_LOGIC_DEFAULT_VALUE = 0x00000000,
	RF_REG_RX_LOGIC_MASK = 0xffffff,

	RF_REG_GMC_TUNE_CTRL_OFFSET = 0x5,
	RF_REG_GMC_TUNE_CTRL = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_GMC_TUNE_CTRL_OFFSET, // 0x4004 F014
	RF_REG_GMC_TUNE_CTRL_DEFAULT_VALUE = 0x00020294,
	RF_REG_GMC_TUNE_CTRL_MASK = 0xffffff,

	RF_REG_TX_EN_GN_OFFSET = 0x6,
	RF_REG_TX_EN_GN = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_TX_EN_GN_OFFSET, // 0x4004 F018
	RF_REG_TX_EN_GN_DEFAULT_VALUE = 0x001feff9,
	RF_REG_TX_EN_GN_MASK = 0xffffff,

	RF_REG_TX_CAP_MSB_OFFSET = 0x7,
	RF_REG_TX_CAP_MSB = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_TX_CAP_MSB_OFFSET, // 0x4004 F01C
	RF_REG_TX_CAP_MSB_DEFAULT_VALUE = 0x0048f2a3,
	RF_REG_TX_CAP_MSB_MASK = 0xffffff,

	RF_REG_TX_CAP_LSB_OFFSET = 0x8,
	RF_REG_TX_CAP_LSB = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_TX_CAP_LSB_OFFSET, // 0x4004 F020
	RF_REG_TX_CAP_LSM_DEFAULT_VALUE = 0x000032c4,
	RF_REG_TX_CAP_LSB_MASK = 0xffffff,

	RF_REG_PLL_EN_OFFSET = 0x9,
	RF_REG_PLL_EN = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_EN_OFFSET, // 0x4004 F024
	RF_REG_PLL_EN_DEFAULT_VALUE = 0x000077fb,
	RF_REG_PLL_EN_MASK = 0xffffff,

	RF_REG_PLL_TRIM_OFFSET = 0xa,
	RF_REG_PLL_TRIM = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_TRIM_OFFSET, // 0x4004 F028
	RF_REG_PLL_TRIM_DEFAULT_VALUE = 0x0007f3e1,
	RF_REG_PLL_TRIM_MASK = 0xffffff,

	RF_REG_PLL_INIT_OFFSET = 0xb,
	RF_REG_PLL_INIT = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_INIT_OFFSET, // 0x4004 F02C
	RF_REG_PLL_INIT_DEFAULT_VALUE = 0x00203ebb,
	RF_REG_PLL_INIT_MASK = 0xffffff,

	RF_REG_PLL_FRAC_OFFSET = 0xc,
	RF_REG_PLL_FRAC = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_FRAC_OFFSET, // 0x4004 F030
	RF_REG_PLL_FRAC_DEFAULT_VALUE = 0x007fffff,
	RF_REG_PLL_FRAC_MASK = 0xffffff,

	RF_REG_PLL_VCO_TUNE1_OFFSET = 0xd,
	RF_REG_PLL_VCO_TUNE1 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_VCO_TUNE1_OFFSET, // 0x4004 F034
	RF_REG_PLL_VCO_TUNE1_DEFAULT_VALUE = 0x00002008,
	RF_REG_PLL_VCO_TUNE1_MASK = 0xffffff,

	RF_REG_PLL_VCO_TUNE2_OFFSET = 0xe,
	RF_REG_PLL_VCO_TUNE2 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_VCO_TUNE2_OFFSET, // 0x4004 F038
	RF_REG_PLL_VCO_TUNE2_DEFAULT_VALUE = 0x00ffffff,
	RF_REG_PLL_VCO_TUNE2_MASK = 0xffffff,

	RF_REG_PLL_VCO_TUNE3_OFFSET = 0xf,
	RF_REG_PLL_VCO_TUNE3 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_VCO_TUNE3_OFFSET, // 0x4004 F03C
	RF_REG_PLL_VCO_TUNE3_DEFAULT_VALUE = 0x00000000,
	RF_REG_PLL_VCO_TUNE3_MASK = 0xffffff,

	RF_REG_AUX_PLL_OFFSET = 0x10,
	RF_REG_AUX_PLL = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_AUX_PLL_OFFSET, // 0x4004 F040
	RF_REG_AUX_PLL_DEFAULT_VALUE = 0x00000088,
	RF_REG_AUX_PLL_MASK = 0xffffff,

	RF_REG_XO_BG_CTRL_OFFSET = 0x11,
	RF_REG_XO_BG_CTRL = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_XO_BG_CTRL_OFFSET, // 0x4004 F044
	RF_REG_XO_BG_CTRL_DEFAULT_VALUE = 0x0000000c,
	RF_REG_XO_BG_CTRL_MASK = 0xffffff,

	RF_REG_AUX_ADC_OFFSET = 0x12,
	RF_REG_AUX_ADC = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_AUX_ADC_OFFSET, // 0x4004 F048
	RF_REG_AUX_ADC_DEFAULT_VALUE = 0x00800050,
	RF_REG_AUX_ADC_MASK = 0xffffff,

	RF_REG_AUX_ADC_RDY_OFFSET = 0x13,
	RF_REG_AUX_ADC_RDY = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_AUX_ADC_RDY_OFFSET, // 0x4004 F04C
	RF_REG_AUX_ADC_RDY_DEFAULT_VALUE = 0x00000000,
	RF_REG_AUX_ADC_RDY_MASK = 0xffffff,

	RF_REG_DAC_FILT_OFFSET = 0x14,
	RF_REG_DAC_FILT = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DAC_FILT_OFFSET, // 0x4004 F050
	RF_REG_DAC_FILT_DEFAULT_VALUE = 0x00043245,
	RF_REG_DAC_FILT_MASK = 0xffffff,

	RF_REG_PLL_VCO_TUNE4_OFFSET = 0x15,
	RF_REG_PLL_VCO_TUNE4 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_VCO_TUNE4_OFFSET, // 0x4004 F054
	RF_REG_PLL_VCO_TUNE4_DEFAULT_VALUE = 0x00000008,
	RF_REG_PLL_VCO_TUNE4_MASK = 0xffffff,

	RF_REG_PLL_VCO_TUNE5_OFFSET = 0x16,
	RF_REG_PLL_VCO_TUNE5 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_VCO_TUNE5_OFFSET, // 0x4004 F058
	RF_REG_PLL_VCO_TUNE5_DEFAULT_VALUE = 0x0000021f,
	RF_REG_PLL_VCO_TUNE5_MASK = 0xffffff,

	RF_REG_PLL_LF_TUNE1_OFFSET = 0x17,
	RF_REG_PLL_LF_TUNE1 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_LF_TUNE1_OFFSET, // 0x4004 F05C
	RF_REG_PLL_LF_TUNE1_DEFAULT_VALUE = 0x0013e010,
	RF_REG_PLL_LF_TUNE1_MASK = 0xffffff,

	RF_REG_PLL_LF_TUNE2_OFFSET = 0x18,
	RF_REG_PLL_LF_TUNE2 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_LF_TUNE2_OFFSET, // 0x4004 F060
	RF_REG_PLL_LF_TUNE2_DEFAULT_VALUE = 0x00f825fc,
	RF_REG_PLL_LF_TUNE2_MASK = 0xffffff,

	RF_REG_PLL_LF_TUNE3_OFFSET = 0x19,
	RF_REG_PLL_LF_TUNE3 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_LF_TUNE3_OFFSET, // 0x4004 F064
	RF_REG_PLL_LF_TUNE3_DEFAULT_VALUE = 0x006edc23,
	RF_REG_PLL_LF_TUNE3_MASK = 0xffffff,

	RF_REG_PLL_LF_TUNE4_OFFSET = 0x1a,
	RF_REG_PLL_LF_TUNE4 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_LF_TUNE4_OFFSET, // 0x4004 F068
	RF_REG_PLL_LF_TUNE4_DEFAULT_VALUE = 0x00c84741,
	RF_REG_PLL_LF_TUNE4_MASK = 0xffffff,

	RF_REG_PLL_LDO_TRIM_OFFSET = 0x1b,
	RF_REG_PLL_LDO_TRIM = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_LDO_TRIM_OFFSET, // 0x4004 F06C
	RF_REG_PLL_LDO_TRIM_DEFAULT_VALUE = 0x00007000,
	RF_REG_PLL_LDO_TRIM_MASK = 0xffffff,

	RF_REG_PLL_SDM_OFFSET = 0x1c,
	RF_REG_PLL_SDM = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_SDM_OFFSET, // 0x4004 F070
	RF_REG_PLL_SDM_DEFAULT_VALUE = 0x00000000,
	RF_REG_PLL_SDM_MASK = 0xffffff,

	RF_REG_DOC_OFFSET0_OFFSET = 0x1d,
	RF_REG_DOC_OFFSET0 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET0_OFFSET, // 0x4004 F074
	RF_REG_DOC_OFFSET0_DEFAULT_VALUE = 0x00020100,
	RF_REG_DOC_OFFSET0_MASK = 0xffffff,

	RF_REG_DOC_OFFSET1_OFFSET = 0x1e,
	RF_REG_DOC_OFFSET1 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET1_OFFSET, // 0x4004 F078
	RF_REG_DOC_OFFSET1_DEFAULT_VALUE = 0x00050403,
	RF_REG_DOC_OFFSET1_MASK = 0xffffff,

	RF_REG_DOC_OFFSET2_OFFSET = 0x1f,
	RF_REG_DOC_OFFSET2 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET2_OFFSET, // 0x4004 F07C
	RF_REG_DOC_OFFSET2_DEFAULT_VALUE = 0x00150d06,
	RF_REG_DOC_OFFSET2_MASK = 0xffffff,

	RF_REG_DOC_OFFSET3_OFFSET = 0x20,
	RF_REG_DOC_OFFSET3 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET3_OFFSET, // 0x4004 F080
	RF_REG_DOC_OFFSET3_DEFAULT_VALUE = 0x00181716,
	RF_REG_DOC_OFFSET3_MASK = 0xffffff,

	RF_REG_DOC_OFFSET4_OFFSET = 0x21,
	RF_REG_DOC_OFFSET4 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET4_OFFSET, // 0x4004 F084
	RF_REG_DOC_OFFSET4_DEFAULT_VALUE = 0x00242322,
	RF_REG_DOC_OFFSET4_MASK = 0xffffff,

	RF_REG_DOC_OFFSET5_OFFSET = 0x22,
	RF_REG_DOC_OFFSET5 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET5_OFFSET, // 0x4004 F088
	RF_REG_DOC_OFFSET5_DEFAULT_VALUE = 0x002f2e2d,
	RF_REG_DOC_OFFSET5_MASK = 0xffffff,

	RF_REG_DOC_OFFSET6_OFFSET = 0x23,
	RF_REG_DOC_OFFSET6 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET6_OFFSET, // 0x4004 F08C
	RF_REG_DOC_OFFSET6_DEFAULT_VALUE = 0x00433938,
	RF_REG_DOC_OFFSET6_MASK = 0xffffff,

	RF_REG_DOC_OFFSET7_OFFSET = 0x24,
	RF_REG_DOC_OFFSET7 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET7_OFFSET, // 0x4004 F090
	RF_REG_DOC_OFFSET7_DEFAULT_VALUE = 0x004e4544,
	RF_REG_DOC_OFFSET7_MASK = 0xffffff,

	RF_REG_DOC_OFFSET8_OFFSET = 0x25,
	RF_REG_DOC_OFFSET8 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET8_OFFSET, // 0x4004 F094
	RF_REG_DOC_OFFSET8_DEFAULT_VALUE = 0x0058504F,
	RF_REG_DOC_OFFSET8_MASK = 0xffffff,

	RF_REG_DOC_OFFSET9_OFFSET = 0x26,
	RF_REG_DOC_OFFSET9 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET9_OFFSET, // 0x4004 F098
	RF_REG_DOC_OFFSET9_DEFAULT_VALUE = 0x00C75A59,
	RF_REG_DOC_OFFSET9_MASK = 0xffffff,

	RF_REG_DOC_OFFSET10_OFFSET = 0x27,
	RF_REG_DOC_OFFSET10 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET10_OFFSET, // 0x4004 F09C
	RF_REG_DOC_OFFSET10_DEFAULT_VALUE = 0x00D1C9C8,
	RF_REG_DOC_OFFSET10_MASK = 0xffffff,

	RF_REG_DOC_OFFSET11_OFFSET = 0x28,
	RF_REG_DOC_OFFSET11 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET11_OFFSET, // 0x4004 F0A0
	RF_REG_DOC_OFFSET11_DEFAULT_VALUE = 0x00D3D3D3,
	RF_REG_DOC_OFFSET11_MASK = 0xffffff,

	RF_REG_DOC_OFFSET12_OFFSET = 0x29,
	RF_REG_DOC_OFFSET12 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET12_OFFSET, // 0x4004 F0A4
	RF_REG_DOC_OFFSET12_DEFAULT_VALUE = 0x00D3D3D3,
	RF_REG_DOC_OFFSET12_MASK = 0xffffff,

	RF_REG_DOC_OFFSET13_OFFSET = 0x2a,
	RF_REG_DOC_OFFSET13 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET13_OFFSET, // 0x4004 F0A8
	RF_REG_DOC_OFFSET13_DEFAULT_VALUE = 0x00D3D3D3,
	RF_REG_DOC_OFFSET13_MASK = 0xffffff,

	RF_REG_DOC_OFFSET14_OFFSET = 0x2b,
	RF_REG_DOC_OFFSET14 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET14_OFFSET, // 0x4004 F0AC
	RF_REG_DOC_OFFSET14_DEFAULT_VALUE = 0x00D3D3D3,
	RF_REG_DOC_OFFSET14_MASK = 0xffffff,

	RF_REG_DOC_OFFSET15_OFFSET = 0x2c,
	RF_REG_DOC_OFFSET15 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET15_OFFSET, // 0x4004 F0B0
	RF_REG_DOC_OFFSET15_DEFAULT_VALUE = 0x00D3D3D3,
	RF_REG_DOC_OFFSET15_MASK = 0xffffff,

	RF_REG_DOC_OFFSET16_OFFSET = 0x2d,
	RF_REG_DOC_OFFSET16 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET16_OFFSET, // 0x4004 F0B4
	RF_REG_DOC_OFFSET16_DEFAULT_VALUE = 0x00D3D3D3,
	RF_REG_DOC_OFFSET16_MASK = 0xffffff,

	RF_REG_DOC_OFFSET17_OFFSET = 0x2e,
	RF_REG_DOC_OFFSET17 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET17_OFFSET, // 0x4004 F0B8
	RF_REG_DOC_OFFSET17_DEFAULT_VALUE = 0x00D3D3D3,
	RF_REG_DOC_OFFSET17_MASK = 0xffffff,

	RF_REG_DOC_OFFSET18_OFFSET = 0x2f,
	RF_REG_DOC_OFFSET18 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET18_OFFSET, // 0x4004 F0BC
	RF_REG_DOC_OFFSET18_DEFAULT_VALUE = 0x00D3D3D3,
	RF_REG_DOC_OFFSET18_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_00_OFFSET = 0x30,
	RF_REG_DOC_DAC_CODE_00 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_00_OFFSET, // 0x4004 F0C0
	RF_REG_DOC_DAC_CODE_00_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_00_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_01_OFFSET = 0x31,
	RF_REG_DOC_DAC_CODE_01 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_01_OFFSET, // 0x4004 F0C4
	RF_REG_DOC_DAC_CODE_01_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_01_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_02_OFFSET = 0x32,
	RF_REG_DOC_DAC_CODE_02 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_02_OFFSET, // 0x4004 F0C8
	RF_REG_DOC_DAC_CODE_02_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_02_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_03_OFFSET = 0x33,
	RF_REG_DOC_DAC_CODE_03 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_03_OFFSET, // 0x4004 F0CC
	RF_REG_DOC_DAC_CODE_03_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_03_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_04_OFFSET = 0x34,
	RF_REG_DOC_DAC_CODE_04 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_04_OFFSET, // 0x4004 F0D0
	RF_REG_DOC_DAC_CODE_04_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_04_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_05_OFFSET = 0x35,
	RF_REG_DOC_DAC_CODE_05 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_05_OFFSET, // 0x4004 F0D4
	RF_REG_DOC_DAC_CODE_05_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_05_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_06_OFFSET = 0x36,
	RF_REG_DOC_DAC_CODE_06 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_06_OFFSET, // 0x4004 F0D8
	RF_REG_DOC_DAC_CODE_06_DEFAULT_VALUE = 0x00,
	RF_REG_DOC_DAC_CODE_06_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_07_OFFSET = 0x37,
	RF_REG_DOC_DAC_CODE_07 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_07_OFFSET, // 0x4004 F0DC
	RF_REG_DOC_DAC_CODE_07_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_07_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_08_OFFSET = 0x38,
	RF_REG_DOC_DAC_CODE_08 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_08_OFFSET, // 0x4004 F0E0
	RF_REG_DOC_DAC_CODE_08_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_08_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_09_OFFSET = 0x39,
	RF_REG_DOC_DAC_CODE_09 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_09_OFFSET, // 0x4004 F0E4
	RF_REG_DOC_DAC_CODE_09_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_09_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_10_OFFSET = 0x3a,
	RF_REG_DOC_DAC_CODE_10 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_10_OFFSET, // 0x4004 F0E8
	RF_REG_DOC_DAC_CODE_10_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_10_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_11_OFFSET = 0x3b,
	RF_REG_DOC_DAC_CODE_11 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_11_OFFSET, // 0x4004 F0EC
	RF_REG_DOC_DAC_CODE_11_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_11_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_12_OFFSET = 0x3c,
	RF_REG_DOC_DAC_CODE_12 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_12_OFFSET, // 0x4004 F0F0
	RF_REG_DOC_DAC_CODE_12_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_12_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_13_OFFSET = 0x3d,
	RF_REG_DOC_DAC_CODE_13 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_13_OFFSET, // 0x4004 F0F4
	RF_REG_DOC_DAC_CODE_13_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_13_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_14_OFFSET = 0x3e,
	RF_REG_DOC_DAC_CODE_14 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_14_OFFSET, // 0x4004 F0F8
	RF_REG_DOC_DAC_CODE_14_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_14_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_15_OFFSET = 0x3f,
	RF_REG_DOC_DAC_CODE_15 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_15_OFFSET, // 0x4004 F0FC
	RF_REG_DOC_DAC_CODE_15_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_15_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_16_OFFSET = 0x40,
	RF_REG_DOC_DAC_CODE_16 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_16_OFFSET, // 0x4004 F100
	RF_REG_DOC_DAC_CODE_16_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_16_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_17_OFFSET = 0x41,
	RF_REG_DOC_DAC_CODE_17 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_17_OFFSET, // 0x4004 F104
	RF_REG_DOC_DAC_CODE_17_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_17_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_18_OFFSET = 0x42,
	RF_REG_DOC_DAC_CODE_18 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_18_OFFSET, // 0x4004 F108
	RF_REG_DOC_DAC_CODE_18_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_18_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_19_OFFSET = 0x43,
	RF_REG_DOC_DAC_CODE_19 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_19_OFFSET, // 0x4004 F10C
	RF_REG_DOC_DAC_CODE_19_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_19_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_20_OFFSET = 0x44,
	RF_REG_DOC_DAC_CODE_20 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_20_OFFSET, // 0x4004 F110
	RF_REG_DOC_DAC_CODE_20_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_20_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_21_OFFSET = 0x45,
	RF_REG_DOC_DAC_CODE_21 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_21_OFFSET, // 0x4004 F114
	RF_REG_DOC_DAC_CODE_21_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_21_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_22_OFFSET = 0x46,
	RF_REG_DOC_DAC_CODE_22 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_22_OFFSET, // 0x4004 F118
	RF_REG_DOC_DAC_CODE_22_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_22_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_23_OFFSET = 0x47,
	RF_REG_DOC_DAC_CODE_23 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_23_OFFSET, // 0x4004 F11C
	RF_REG_DOC_DAC_CODE_23_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_23_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_24_OFFSET = 0x48,
	RF_REG_DOC_DAC_CODE_24 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_24_OFFSET, // 0x4004 F120
	RF_REG_DOC_DAC_CODE_24_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_24_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_25_OFFSET = 0x49,
	RF_REG_DOC_DAC_CODE_25 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_25_OFFSET, // 0x4004 F124
	RF_REG_DOC_DAC_CODE_25_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_25_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_26_OFFSET = 0x4a,
	RF_REG_DOC_DAC_CODE_26 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_26_OFFSET, // 0x4004 F128
	RF_REG_DOC_DAC_CODE_26_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_26_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_27_OFFSET = 0x4b,
	RF_REG_DOC_DAC_CODE_27 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_27_OFFSET, // 0x4004 F12C
	RF_REG_DOC_DAC_CODE_27_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_27_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_28_OFFSET = 0x4c,
	RF_REG_DOC_DAC_CODE_28 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_28_OFFSET, // 0x4004 F130
	RF_REG_DOC_DAC_CODE_28_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_28_MASK = 0xffffff,

	RF_REG_LDO_CONTROL_OFFSET = 0x4d,
	RF_REG_LDO_CONTROL = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_LDO_CONTROL_OFFSET, // 0x4004 F134
	RF_REG_LDO_CONTROL_DEFAULT_VALUE = 0x00100881,
	RF_REG_LDO_CONTROL_MASK = 0xffffff,

	RF_REG_SPARE_OFFSET = 0x4e,
	RF_REG_SPARE = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_SPARE_OFFSET, // 0x4004 F138
	RF_REG_SPARE_DEFAULT_VALUE = 0x00000000,
	RF_REG_SPARE_MASK = 0xffffff,

	RF_REG_IIR_FILTER_TUNE_OFFSET = 0x4f,
	RF_REG_IIR_FILTER_TUNE = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_IIR_FILTER_TUNE_OFFSET, // 0x4004 F13C
	RF_REG_IIR_FILTER_TUNE_DEFAULT_VALUE = 0x000001A0,
	RF_REG_IIR_FILTER_TUNE_MASK = 0x1fff,

	RF_REG_DOC_SPI_0_OFFSET = 0x50,
	RF_REG_DOC_SPI_0 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_SPI_0_OFFSET, // 0x4004 F140
	RF_REG_DOC_SPI_0_DEFAULT_VALUE = 0x00010404,
	RF_REG_DOC_SPI_0_MASK = 0xfffff,

	RF_REG_DOC_SPI_1_OFFSET = 0x51,
	RF_REG_DOC_SPI_1 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_SPI_1_OFFSET, // 0x4004 F144
	RF_REG_DOC_SPI_1_DEFAULT_VALUE = 0x00000A85,
	RF_REG_DOC_SPI_1_MASK = 0xfff,

	RF_REG_DOC_SPI_2_OFFSET = 0x52,
	RF_REG_DOC_SPI_2 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_SPI_2_OFFSET, // 0x4004 F148
	RF_REG_DOC_SPI_2_DEFAULT_VALUE = 0x00000021,
	RF_REG_DOC_SPI_2_MASK = 0x1fff,

	RF_REG_MIXED_DOC_DAC_TEST_OFFSET = 0x53,
	RF_REG_MIXED_DOC_DAC_TEST = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_MIXED_DOC_DAC_TEST_OFFSET, // 0x4004 F14C
	RF_REG_MIXED_DOC_DAC_TEST_DEFAULT_VALUE = 0x00002040,
	RF_REG_MIXED_DOC_DAC_TEST_MASK = 0x1ffff,

	RF_REG_POLE_2ND_FST_REG_OFFSET = 0x54,
	RF_REG_POLE_2ND_FST_REG = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_POLE_2ND_FST_REG_OFFSET, // 0x4004 F150
	RF_REG_POLE_2ND_FST_REG_DEFAULT_VALUE = 0x00009876,
	RF_REG_POLE_2ND_FST_REG_MASK = 0xfffff,

	RF_REG_POLE_2ND_NOR_REG_OFFSET = 0x55,
	RF_REG_POLE_2ND_NOR_REG = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_POLE_2ND_NOR_REG_OFFSET, // 0x4004 F154
	RF_REG_POLE_2ND_NOR_REG_DEFAULT_VALUE = 0x00009876,
	RF_REG_POLE_2ND_NOR_REG_MASK = 0xffffff,

	RF_REG_SPI_TEST_GAIN_OFFSET = 0x56,
	RF_REG_SPI_TEST_GAIN = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_SPI_TEST_GAIN_OFFSET, // 0x4004 F158
	RF_REG_SPI_TEST_GAIN_DEFAULT_VALUE = 0x00000001,
	RF_REG_SPI_TEST_GAIN_MASK = 0x1fffff,

	RF_REG_SPI_TEST_DOC_GAIN_OFFSET = 0x57,
	RF_REG_SPI_TEST_DOC_GAIN = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_SPI_TEST_DOC_GAIN_OFFSET, // 0x4004 F15C
	RF_REG_SPI_TEST_DOC_GAIN_DEFAULT_VALUE = 0x00000000,
	RF_REG_SPI_TEST_DOC_GAIN_MASK = 0x1fff,

	RF_REG_IIR_DELAY_OFFSET = 0x58,
	RF_REG_IIR_DELAY = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_IIR_DELAY_OFFSET, // 0x4004 F160
	RF_REG_IIR_DELAY_DEFAULT_VALUE = 0x00464646,
	RF_REG_IIR_DELAY_MASK = 0xffffff,

	RF_REG_DOC_POLE_TIME_1AND2_OFFSET = 0x59,
	RF_REG_DOC_POLE_TIME_1AND2 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_POLE_TIME_1AND2_OFFSET, // 0x4004 F164
	RF_REG_DOC_POLE_TIME_1AND2_DEFAULT_VALUE = 0x000a61f2,
	RF_REG_DOC_POLE_TIME_1AND2_MASK = 0xffffff,

	RF_REG_DOC_POLE_TIME_3_OFFSET = 0x5a,
	RF_REG_DOC_POLE_TIME_3 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_POLE_TIME_3_OFFSET, // 0x4004 F168
	RF_REG_DOC_POLE_TIME_3_DEFAULT_VALUE = 0x000000a6,
	RF_REG_DOC_POLE_TIME_3_MASK = 0xfff,

	RF_REG_DOC_DAC_CODE_WR_OFFSET = 0x5b,
	RF_REG_DOC_DAC_CODE_WR = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_WR_OFFSET, // 0x4004 F16C
	RF_REG_DOC_DAC_CODE_WR_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_WR_MASK = 0xfffff,

};


#endif// __NRC_RF_H__
