module Counter_with_de (
  input clk,
  input rst,
  output reg [6:0] count = 99
);
  reg rst_prev;
  reg rst_p;
  reg rst_sync;
  reg [3:0] debounce_counter = 4'b0000;
  always @(posedge clk) begin
    rst_sync <= rst ^rst_p;
    rst_p <= rst; 
    if (rst_sync & debounce_counter==4'b0000) begin
      count <= 99;
      debounce_counter = 4'b1111;
    end
    else if (count == 0) begin
      count <= 99;
    end
    else begin
      count <= count - 1;
      if (debounce_counter != 4'b0000)
        debounce_counter <= debounce_counter - 1;
    end
  end
endmodule