read -sv run_verilog_mid/adder_32b_9_81_474bba986a7124f2b5384754f92f9936.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_81_474bba986a7124f2b5384754f92f9936_yosys.v
