// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.2
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _doHistStretch_HH_
#define _doHistStretch_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "doHistStretch_fmul_32ns_32ns_32_4_max_dsp.h"
#include "doHistStretch_fdiv_32ns_32ns_32_16.h"
#include "doHistStretch_sitofp_32s_32_6.h"
#include "doHistStretch_CRTL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CRTL_BUS_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CRTL_BUS_DATA_WIDTH = 32>
struct doHistStretch : public sc_module {
    // Port declarations 38
    sc_in< sc_logic > s_axi_CRTL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CRTL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH/8> > s_axi_CRTL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CRTL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CRTL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CRTL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<8> > inStream_TDATA;
    sc_in< sc_logic > inStream_TVALID;
    sc_out< sc_logic > inStream_TREADY;
    sc_in< sc_lv<1> > inStream_TKEEP;
    sc_in< sc_lv<1> > inStream_TSTRB;
    sc_in< sc_lv<2> > inStream_TUSER;
    sc_in< sc_lv<1> > inStream_TLAST;
    sc_in< sc_lv<5> > inStream_TID;
    sc_in< sc_lv<6> > inStream_TDEST;
    sc_out< sc_lv<8> > outStream_TDATA;
    sc_out< sc_logic > outStream_TVALID;
    sc_in< sc_logic > outStream_TREADY;
    sc_out< sc_lv<1> > outStream_TKEEP;
    sc_out< sc_lv<1> > outStream_TSTRB;
    sc_out< sc_lv<2> > outStream_TUSER;
    sc_out< sc_lv<1> > outStream_TLAST;
    sc_out< sc_lv<5> > outStream_TID;
    sc_out< sc_lv<6> > outStream_TDEST;
    sc_out< sc_logic > interrupt;


    // Module declarations
    doHistStretch(sc_module_name name);
    SC_HAS_PROCESS(doHistStretch);

    ~doHistStretch();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    doHistStretch_CRTL_BUS_s_axi<C_S_AXI_CRTL_BUS_ADDR_WIDTH,C_S_AXI_CRTL_BUS_DATA_WIDTH>* doHistStretch_CRTL_BUS_s_axi_U;
    doHistStretch_fmul_32ns_32ns_32_4_max_dsp<0,4,32,32,32>* doHistStretch_fmul_32ns_32ns_32_4_max_dsp_U0;
    doHistStretch_fdiv_32ns_32ns_32_16<1,16,32,32,32>* doHistStretch_fdiv_32ns_32ns_32_16_U1;
    doHistStretch_sitofp_32s_32_6<2,6,32,32>* doHistStretch_sitofp_32s_32_6_U2;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<8> > xMin;
    sc_signal< sc_lv<8> > xMax;
    sc_signal< sc_logic > doHistStretch_CRTL_BUS_s_axi_U_ap_dummy_ce;
    sc_signal< sc_lv<17> > idxPixel_reg_153;
    sc_signal< sc_lv<9> > tmp_cast_fu_177_p1;
    sc_signal< sc_lv<9> > tmp_cast_reg_360;
    sc_signal< sc_lv<32> > xMax_minus_xMin7_fu_191_p1;
    sc_signal< sc_lv<32> > grp_fu_174_p1;
    sc_signal< sc_lv<32> > xMax_minus_xMin_reg_370;
    sc_signal< sc_lv<1> > exitcond_fu_196_p2;
    sc_signal< sc_lv<1> > exitcond_reg_375;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< bool > ap_sig_bdd_102;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it12;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it13;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it14;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it15;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it16;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it17;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it18;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it19;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it20;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it21;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it22;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it23;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it24;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it25;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it25;
    sc_signal< sc_logic > ap_sig_ioackin_outStream_TREADY;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it26;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_375_pp0_it24;
    sc_signal< sc_lv<17> > idxPixel_1_fu_202_p2;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_384;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_keep_V_reg_384_pp0_it25;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_389;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_strb_V_reg_389_pp0_it25;
    sc_signal< sc_lv<2> > tmp_user_V_reg_394;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it1;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it2;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it3;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it4;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it5;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it6;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it7;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it8;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it9;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it10;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it11;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it12;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it13;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it14;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it15;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it16;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it17;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it18;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it19;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it20;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it21;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it22;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it23;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it24;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_user_V_reg_394_pp0_it25;
    sc_signal< sc_lv<1> > tmp_last_V_reg_399;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_last_V_reg_399_pp0_it25;
    sc_signal< sc_lv<5> > tmp_id_V_reg_404;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it1;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it2;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it3;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it4;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it5;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it6;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it7;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it8;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it9;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it10;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it11;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it12;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it13;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it14;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it15;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it16;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it17;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it18;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it19;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it20;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it21;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it22;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it23;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it24;
    sc_signal< sc_lv<5> > ap_reg_ppstg_tmp_id_V_reg_404_pp0_it25;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_409;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it1;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it2;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it3;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it4;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it5;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it6;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it7;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it8;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it9;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it10;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it11;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it12;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it13;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it14;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it15;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it16;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it17;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it18;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it19;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it20;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it21;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it22;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it23;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it24;
    sc_signal< sc_lv<6> > ap_reg_ppstg_tmp_dest_V_reg_409_pp0_it25;
    sc_signal< sc_lv<32> > tmp_s_fu_245_p1;
    sc_signal< sc_lv<32> > tmp_6_reg_419;
    sc_signal< sc_lv<32> > grp_fu_170_p2;
    sc_signal< sc_lv<32> > tmp_7_reg_424;
    sc_signal< sc_lv<8> > loc_V_reg_429;
    sc_signal< sc_lv<23> > loc_V_1_fu_264_p1;
    sc_signal< sc_lv<23> > loc_V_1_reg_435;
    sc_signal< sc_logic > ap_reg_ioackin_outStream_TREADY;
    sc_signal< sc_lv<32> > grp_fu_165_p0;
    sc_signal< sc_lv<32> > grp_fu_165_p1;
    sc_signal< sc_lv<32> > grp_fu_170_p0;
    sc_signal< sc_lv<32> > grp_fu_170_p1;
    sc_signal< sc_lv<32> > grp_fu_174_p0;
    sc_signal< sc_lv<9> > tmp_1_cast_fu_181_p1;
    sc_signal< sc_lv<9> > tmp_2_fu_185_p2;
    sc_signal< sc_lv<9> > tmp_4_cast_fu_236_p1;
    sc_signal< sc_lv<9> > tmp_5_fu_240_p2;
    sc_signal< sc_lv<32> > grp_fu_165_p2;
    sc_signal< sc_lv<32> > p_Val2_s_fu_250_p1;
    sc_signal< sc_lv<24> > p_Result_s_fu_268_p3;
    sc_signal< sc_lv<9> > tmp_i_i_i_cast1_fu_279_p1;
    sc_signal< sc_lv<9> > sh_assign_fu_282_p2;
    sc_signal< sc_lv<8> > tmp_1_i_i_fu_296_p2;
    sc_signal< sc_lv<1> > isNeg_fu_288_p3;
    sc_signal< sc_lv<9> > sh_assign_1_fu_305_p1;
    sc_signal< sc_lv<9> > sh_assign_1_fu_305_p3;
    sc_signal< sc_lv<32> > tmp_2_i_i_fu_321_p0;
    sc_signal< sc_lv<24> > tmp_3_i_i_fu_325_p1;
    sc_signal< sc_lv<24> > tmp_3_i_i_fu_325_p2;
    sc_signal< sc_lv<54> > tmp_i_i_fu_275_p1;
    sc_signal< sc_lv<54> > tmp_2_i_i_fu_321_p1;
    sc_signal< sc_lv<54> > tmp_3_i_i_cast_fu_331_p1;
    sc_signal< sc_lv<54> > tmp_5_i_i_fu_335_p2;
    sc_signal< sc_lv<54> > p_Val2_3_fu_341_p3;
    sc_signal< sc_logic > doHistStretch_ap_rst;
    sc_signal< sc_logic > grp_fu_165_ce;
    sc_signal< sc_logic > grp_fu_170_ce;
    sc_signal< sc_logic > grp_fu_174_ce;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_st1_fsm_0;
    static const sc_lv<3> ap_ST_st2_fsm_1;
    static const sc_lv<3> ap_ST_st3_fsm_2;
    static const sc_lv<3> ap_ST_st4_fsm_3;
    static const sc_lv<3> ap_ST_st5_fsm_4;
    static const sc_lv<3> ap_ST_st6_fsm_5;
    static const sc_lv<3> ap_ST_pp0_stg0_fsm_6;
    static const sc_lv<3> ap_ST_st34_fsm_7;
    static const int C_DATA_WIDTH;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<32> ap_const_lv32_437F0000;
    static const sc_lv<17> ap_const_lv17_12C00;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<9> ap_const_lv9_181;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<8> ap_const_lv8_7F;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_102();
    void thread_ap_sig_ioackin_outStream_TREADY();
    void thread_doHistStretch_CRTL_BUS_s_axi_U_ap_dummy_ce();
    void thread_doHistStretch_ap_rst();
    void thread_exitcond_fu_196_p2();
    void thread_grp_fu_165_ce();
    void thread_grp_fu_165_p0();
    void thread_grp_fu_165_p1();
    void thread_grp_fu_170_ce();
    void thread_grp_fu_170_p0();
    void thread_grp_fu_170_p1();
    void thread_grp_fu_174_ce();
    void thread_grp_fu_174_p0();
    void thread_idxPixel_1_fu_202_p2();
    void thread_inStream_TREADY();
    void thread_isNeg_fu_288_p3();
    void thread_loc_V_1_fu_264_p1();
    void thread_outStream_TDATA();
    void thread_outStream_TDEST();
    void thread_outStream_TID();
    void thread_outStream_TKEEP();
    void thread_outStream_TLAST();
    void thread_outStream_TSTRB();
    void thread_outStream_TUSER();
    void thread_outStream_TVALID();
    void thread_p_Result_s_fu_268_p3();
    void thread_p_Val2_3_fu_341_p3();
    void thread_p_Val2_s_fu_250_p1();
    void thread_sh_assign_1_fu_305_p1();
    void thread_sh_assign_1_fu_305_p3();
    void thread_sh_assign_fu_282_p2();
    void thread_tmp_1_cast_fu_181_p1();
    void thread_tmp_1_i_i_fu_296_p2();
    void thread_tmp_2_fu_185_p2();
    void thread_tmp_2_i_i_fu_321_p0();
    void thread_tmp_2_i_i_fu_321_p1();
    void thread_tmp_3_i_i_cast_fu_331_p1();
    void thread_tmp_3_i_i_fu_325_p1();
    void thread_tmp_3_i_i_fu_325_p2();
    void thread_tmp_4_cast_fu_236_p1();
    void thread_tmp_5_fu_240_p2();
    void thread_tmp_5_i_i_fu_335_p2();
    void thread_tmp_cast_fu_177_p1();
    void thread_tmp_i_i_fu_275_p1();
    void thread_tmp_i_i_i_cast1_fu_279_p1();
    void thread_tmp_s_fu_245_p1();
    void thread_xMax_minus_xMin7_fu_191_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
