Microchip MPLAB XC8 Compiler V2.31

Linker command line:

-W-3 --edf=C:\Program Files\Microchip\xc8\v2.31\pic\dat\en_msgs.txt -cn \
  -h+dist/default/production\ProyectoI2C.X.production.sym \
  --cmf=dist/default/production\ProyectoI2C.X.production.cmf -z -Q16F887 \
  -oC:\Users\emili\AppData\Local\Temp\s4o0.2 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/ProyectoI2C.X.production.map -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ASTACK=0110h-016Fh -pstack=STACK \
  -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 \
  -ACONST=00h-0FFhx32 -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh \
  -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh \
  -ABANK3=0190h-01EFh -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02008h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k C:\Users\emili\AppData\Local\Temp\s4o0.o \
  dist/default/production\ProyectoI2C.X.production.o 

Object code version is 3.11

Machine type is 16F887



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\emili\AppData\Local\Temp\s4o0.o
                end_init                              C        C        3        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        2        0       4
dist/default/production\ProyectoI2C.X.production.o
                cinit                                 F        F       1B        8       0
                intentry                              4        4        8        8       0
                config                             2007     2007        2        0       4
                text5                               13A      13A       27        8       0
                text4                               161      161       20        8       0
                text3                                2A       2A       9D        8       0
                text2                                C7       C7       73        8       0
                text1                               181      181       15        8       0
                maintext                            196      196       10        8       0
                cstackBANK0                          49       49       1E       20       1
                cstackCOMMON                         70       70        8       70       1
                clrtext                             1A6      1A6        8        8       0
                dataBANK0                            67       67        2       20       1
                bssBANK0                             20       20       29       20       1
                bssCOMMON                            78       78        2       70       1
                idataBANK0                          1AE      1AE        2        8       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              C        C        3         0
                cinit                                 F        F       1B         0
                intentry                              4        4        8         0
                reset_vec                             0        0        3         0
                text5                               13A      13A       27         0
                text4                               161      161       20         0
                text3                                2A       2A       9D         0
                text2                                C7       C7       73         0
                text1                               181      181       15         0
                maintext                            196      196       10         0
                clrtext                             1A6      1A6        8         0
                idataBANK0                          1AE      1AE        2         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        8         1
                bssCOMMON                            78       78        2         1

        CLASS   BANK0          
                cstackBANK0                          49       49       1E         1
                dataBANK0                            67       67        2         1
                bssBANK0                             20       20       29         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        2         4

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  0001AC  0001B0         8       0  CODE        2
                bssBANK0                       000020  000049  000069        20       1  BANK0       1
                cstackCOMMON                   000070  00000A  00007A        70       1  COMMON      1


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0069-006F              7           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0003              1           2
                         01B0-1FFF            800
        COMMON           007A-007D              4           1
        CONST            0003-0003              1           2
                         01B0-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0003              1           2
                         01B0-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              0069-006F              7           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-0003              1           2
                         01B0-1FFF           1E50
        STRING           0003-0003              1           2
                         01B0-1FFF            100

                                  Symbol Table

?___aldiv                          cstackBANK0  0049
USART_Initialize@baudrate          cstackBANK0  0057
USART_Initialize@x                 cstackCOMMON 0074
_ANSEL                             (abs)        0188
_ANSELH                            (abs)        0189
_BAUDCTLbits                       (abs)        0187
_INTCONbits                        (abs)        000B
_IOCB                              (abs)        0096
_OSCCONbits                        (abs)        008F
_PIE1bits                          (abs)        008C
_PIR1bits                          (abs)        000C
_PORTA                             (abs)        0005
_PORTB                             (abs)        0006
_PORTD                             (abs)        0008
_PORTE                             (abs)        0009
_PORTS_MANAGER_Initialize          text4        0161
_RCREG                             (abs)        001A
_RCSTAbits                         (abs)        0018
_SPBRG                             (abs)        0099
_SYSTEM_Initialize                 text1        0181
_TRISA                             (abs)        0085
_TRISB                             (abs)        0086
_TRISD                             (abs)        0088
_TRISE                             (abs)        0089
_TXREG                             (abs)        0019
_TXSTAbits                         (abs)        0098
_USART_Initialize                  text2        00C7
__Habs1                            abs1         0000
__Hbank0                           bank0        0000
__Hbank1                           bank1        0000
__Hbank2                           bank2        0000
__Hbank3                           bank3        0000
__HbssBANK0                        bssBANK0     0000
__HbssCOMMON                       bssCOMMON    0000
__Hcinit                           cinit        002A
__Hclrtext                         clrtext      0000
__Hcode                            code         0000
__Hcommon                          common       0000
__Hconfig                          config       2009
__HcstackBANK0                     cstackBANK0  0000
__HcstackCOMMON                    cstackCOMMON 0000
__HdataBANK0                       dataBANK0    0000
__Heeprom_data                     eeprom_data  0000
__Hend_init                        end_init     000F
__Hfunctab                         functab      0000
__HidataBANK0                      idataBANK0   0000
__Hinit                            init         000C
__Hintentry                        intentry     000C
__Hmaintext                        maintext     0000
__Hpowerup                         powerup      0000
__Hram                             ram          0000
__Hreset_vec                       reset_vec    0003
__Hsfr0                            sfr0         0000
__Hsfr1                            sfr1         0000
__Hsfr2                            sfr2         0000
__Hsfr3                            sfr3         0000
__Hspace_0                         (abs)        01B0
__Hspace_1                         (abs)        007A
__Hspace_2                         (abs)        0000
__Hspace_3                         (abs)        0000
__Hspace_4                         (abs)        4010
__Hstack                           stack        0000
__Hstrings                         strings      0000
__Htext                            text         0000
__Labs1                            abs1         0000
__Lbank0                           bank0        0000
__Lbank1                           bank1        0000
__Lbank2                           bank2        0000
__Lbank3                           bank3        0000
__LbssBANK0                        bssBANK0     0000
__LbssCOMMON                       bssCOMMON    0000
__Lcinit                           cinit        000F
__Lclrtext                         clrtext      0000
__Lcode                            code         0000
__Lcommon                          common       0000
__Lconfig                          config       0000
__LcstackBANK0                     cstackBANK0  0000
__LcstackCOMMON                    cstackCOMMON 0000
__LdataBANK0                       dataBANK0    0000
__Leeprom_data                     eeprom_data  0000
__Lend_init                        end_init     000C
__Lfunctab                         functab      0000
__LidataBANK0                      idataBANK0   0000
__Linit                            init         000C
__Lintentry                        intentry     0004
__Lmaintext                        maintext     0000
__Lpowerup                         powerup      0000
__Lram                             ram          0000
__Lreset_vec                       reset_vec    0000
__Lsfr0                            sfr0         0000
__Lsfr1                            sfr1         0000
__Lsfr2                            sfr2         0000
__Lsfr3                            sfr3         0000
__Lspace_0                         (abs)        0000
__Lspace_1                         (abs)        0000
__Lspace_2                         (abs)        0000
__Lspace_3                         (abs)        0000
__Lspace_4                         (abs)        0000
__Lstack                           stack        0000
__Lstrings                         strings      0000
__Ltext                            text         0000
__S0                               (abs)        01B0
__S1                               (abs)        007A
__S2                               (abs)        0000
__S3                               (abs)        0000
___aldiv                           text3        002A
___aldiv@counter                   cstackBANK0  0051
___aldiv@dividend                  cstackBANK0  004D
___aldiv@divisor                   cstackBANK0  0049
___aldiv@quotient                  cstackBANK0  0053
___aldiv@sign                      cstackBANK0  0052
___int_sp                          stack        0000
___latbits                         (abs)        0002
___sp                              stack        0000
___stackhi                         (abs)        0000
___stacklo                         (abs)        0000
__end_of_PORTS_MANAGER_Initialize  text4        0181
__end_of_SYSTEM_Initialize         text1        0196
__end_of_USART_Initialize          text2        013A
__end_of___aldiv                   text3        00C7
__end_of__initialization           cinit        0026
__end_of_main                      maintext     01A6
__end_of_myISR                     text5        0161
__initialization                   cinit        000F
__pbssBANK0                        bssBANK0     0020
__pbssCOMMON                       bssCOMMON    0078
__pcstackBANK0                     cstackBANK0  0049
__pcstackCOMMON                    cstackCOMMON 0070
__pdataBANK0                       dataBANK0    0067
__pidataBANK0                      idataBANK0   01AE
__pintentry                        intentry     0004
__pmaintext                        maintext     0196
__ptext1                           text1        0181
__ptext2                           text2        00C7
__ptext3                           text3        002A
__ptext4                           text4        0161
__ptext5                           text5        013A
__size_of_PORTS_MANAGER_Initialize (abs)        0000
__size_of_SYSTEM_Initialize        (abs)        0000
__size_of_USART_Initialize         (abs)        0000
__size_of___aldiv                  (abs)        0000
__size_of_main                     (abs)        0000
__size_of_myISR                    (abs)        0000
_cont                              bssCOMMON    0078
_main                              maintext     0196
_myISR                             text5        013A
_read_value                        bssBANK0     0048
btemp                              (abs)        007E
clear_ram0                         clrtext      01A6
end_of_initialization              cinit        0026
interrupt_function                 intentry     0004
intlevel0                          functab      0000
intlevel1                          functab      0000
intlevel2                          functab      0000
intlevel3                          functab      0000
intlevel4                          functab      0000
intlevel5                          functab      0000
reset_vec                          reset_vec    0000
saved_w                            (abs)        007E
start                              init         000C
start_initialization               cinit        000F
wtemp0                             (abs)        007E


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 51 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels required when called:    4
 This function calls:
		_SYSTEM_Initialize
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _SYSTEM_Initialize *****************
 Defined at:
		line 11 in file "lcs.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    3
 This function calls:
		_PORTS_MANAGER_Initialize
		_USART_Initialize
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _USART_Initialize *****************
 Defined at:
		line 16 in file "usart.c"
 Parameters:    Size  Location     Type
  baudrate        4   14[BANK0 ] const long 
 Auto vars:     Size  Location     Type
  x               4    4[COMMON] long 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       4       0       0       0
      Locals:         4       0       0       0       0
      Temps:          0      12       0       0       0
      Totals:         4      16       0       0       0
Total ram usage:       20 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		___aldiv
 This function is called by:
		_SYSTEM_Initialize
 This function uses a non-reentrant model


 *************** function ___aldiv *****************
 Defined at:
		line 5 in file "C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\aldiv.c"
 Parameters:    Size  Location     Type
  divisor         4    0[BANK0 ] long 
  dividend        4    4[BANK0 ] long 
 Auto vars:     Size  Location     Type
  quotient        4   10[BANK0 ] long 
  sign            1    9[BANK0 ] unsigned char 
  counter         1    8[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  4    0[BANK0 ] long 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       8       0       0       0
      Locals:         0       6       0       0       0
      Temps:          1       0       0       0       0
      Totals:         1      14       0       0       0
Total ram usage:       15 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_USART_Initialize
 This function uses a non-reentrant model


 *************** function _PORTS_MANAGER_Initialize *****************
 Defined at:
		line 10 in file "ports_manager.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		status,2
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_SYSTEM_Initialize
 This function uses a non-reentrant model


 *************** function _myISR *****************
 Defined at:
		line 28 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          3       0       0       0       0
      Totals:         3       0       0       0       0
Total ram usage:        3 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		Interrupt level 1
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
usart.c
		_USART_Initialize		CODE           	00C7	0000	115

usart.c estimated size: 115

ports_manager.c
		_PORTS_MANAGER_Initialize		CODE           	0161	0000	32

ports_manager.c estimated size: 32

shared
		__initialization		CODE           	000F	0000	23

shared estimated size: 23

C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\aldiv.c
		___aldiv       		CODE           	002A	0000	157

C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\aldiv.c estimated size: 157

lcs.c
		_SYSTEM_Initialize		CODE           	0181	0000	21

lcs.c estimated size: 21

main.c
		_myISR         		CODE           	013A	0000	39
		_main          		CODE           	0196	0000	16

main.c estimated size: 55

