{
  "module_name": "goya_coresight.h",
  "hash_id": "5a4548836692968079437a0c30b59ff0725fcf0c3c46dc2684b610544e67fec2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/goya_coresight.h",
  "human_readable_source": " \n\n#ifndef GOYA_CORESIGHT_H\n#define GOYA_CORESIGHT_H\n\nenum goya_debug_stm_regs_index {\n\tGOYA_STM_FIRST = 0,\n\tGOYA_STM_CPU = GOYA_STM_FIRST,\n\tGOYA_STM_DMA_CH_0_CS,\n\tGOYA_STM_DMA_CH_1_CS,\n\tGOYA_STM_DMA_CH_2_CS,\n\tGOYA_STM_DMA_CH_3_CS,\n\tGOYA_STM_DMA_CH_4_CS,\n\tGOYA_STM_DMA_MACRO_CS,\n\tGOYA_STM_MME1_SBA,\n\tGOYA_STM_MME3_SBB,\n\tGOYA_STM_MME4_WACS2,\n\tGOYA_STM_MME4_WACS,\n\tGOYA_STM_MMU_CS,\n\tGOYA_STM_PCIE,\n\tGOYA_STM_PSOC,\n\tGOYA_STM_TPC0_EML,\n\tGOYA_STM_TPC1_EML,\n\tGOYA_STM_TPC2_EML,\n\tGOYA_STM_TPC3_EML,\n\tGOYA_STM_TPC4_EML,\n\tGOYA_STM_TPC5_EML,\n\tGOYA_STM_TPC6_EML,\n\tGOYA_STM_TPC7_EML,\n\tGOYA_STM_LAST = GOYA_STM_TPC7_EML\n};\n\nenum goya_debug_etf_regs_index {\n\tGOYA_ETF_FIRST = 0,\n\tGOYA_ETF_CPU_0 = GOYA_ETF_FIRST,\n\tGOYA_ETF_CPU_1,\n\tGOYA_ETF_CPU_TRACE,\n\tGOYA_ETF_DMA_CH_0_CS,\n\tGOYA_ETF_DMA_CH_1_CS,\n\tGOYA_ETF_DMA_CH_2_CS,\n\tGOYA_ETF_DMA_CH_3_CS,\n\tGOYA_ETF_DMA_CH_4_CS,\n\tGOYA_ETF_DMA_MACRO_CS,\n\tGOYA_ETF_MME1_SBA,\n\tGOYA_ETF_MME3_SBB,\n\tGOYA_ETF_MME4_WACS2,\n\tGOYA_ETF_MME4_WACS,\n\tGOYA_ETF_MMU_CS,\n\tGOYA_ETF_PCIE,\n\tGOYA_ETF_PSOC,\n\tGOYA_ETF_TPC0_EML,\n\tGOYA_ETF_TPC1_EML,\n\tGOYA_ETF_TPC2_EML,\n\tGOYA_ETF_TPC3_EML,\n\tGOYA_ETF_TPC4_EML,\n\tGOYA_ETF_TPC5_EML,\n\tGOYA_ETF_TPC6_EML,\n\tGOYA_ETF_TPC7_EML,\n\tGOYA_ETF_LAST = GOYA_ETF_TPC7_EML\n};\n\nenum goya_debug_funnel_regs_index {\n\tGOYA_FUNNEL_FIRST = 0,\n\tGOYA_FUNNEL_CPU = GOYA_FUNNEL_FIRST,\n\tGOYA_FUNNEL_DMA_CH_6_1,\n\tGOYA_FUNNEL_DMA_MACRO_3_1,\n\tGOYA_FUNNEL_MME0_RTR,\n\tGOYA_FUNNEL_MME1_RTR,\n\tGOYA_FUNNEL_MME2_RTR,\n\tGOYA_FUNNEL_MME3_RTR,\n\tGOYA_FUNNEL_MME4_RTR,\n\tGOYA_FUNNEL_MME5_RTR,\n\tGOYA_FUNNEL_PCIE,\n\tGOYA_FUNNEL_PSOC,\n\tGOYA_FUNNEL_TPC0_EML,\n\tGOYA_FUNNEL_TPC1_EML,\n\tGOYA_FUNNEL_TPC1_RTR,\n\tGOYA_FUNNEL_TPC2_EML,\n\tGOYA_FUNNEL_TPC2_RTR,\n\tGOYA_FUNNEL_TPC3_EML,\n\tGOYA_FUNNEL_TPC3_RTR,\n\tGOYA_FUNNEL_TPC4_EML,\n\tGOYA_FUNNEL_TPC4_RTR,\n\tGOYA_FUNNEL_TPC5_EML,\n\tGOYA_FUNNEL_TPC5_RTR,\n\tGOYA_FUNNEL_TPC6_EML,\n\tGOYA_FUNNEL_TPC6_RTR,\n\tGOYA_FUNNEL_TPC7_EML,\n\tGOYA_FUNNEL_LAST = GOYA_FUNNEL_TPC7_EML\n};\n\nenum goya_debug_bmon_regs_index {\n\tGOYA_BMON_FIRST = 0,\n\tGOYA_BMON_CPU_RD = GOYA_BMON_FIRST,\n\tGOYA_BMON_CPU_WR,\n\tGOYA_BMON_DMA_CH_0_0,\n\tGOYA_BMON_DMA_CH_0_1,\n\tGOYA_BMON_DMA_CH_1_0,\n\tGOYA_BMON_DMA_CH_1_1,\n\tGOYA_BMON_DMA_CH_2_0,\n\tGOYA_BMON_DMA_CH_2_1,\n\tGOYA_BMON_DMA_CH_3_0,\n\tGOYA_BMON_DMA_CH_3_1,\n\tGOYA_BMON_DMA_CH_4_0,\n\tGOYA_BMON_DMA_CH_4_1,\n\tGOYA_BMON_DMA_MACRO_0,\n\tGOYA_BMON_DMA_MACRO_1,\n\tGOYA_BMON_DMA_MACRO_2,\n\tGOYA_BMON_DMA_MACRO_3,\n\tGOYA_BMON_DMA_MACRO_4,\n\tGOYA_BMON_DMA_MACRO_5,\n\tGOYA_BMON_DMA_MACRO_6,\n\tGOYA_BMON_DMA_MACRO_7,\n\tGOYA_BMON_MME1_SBA_0,\n\tGOYA_BMON_MME1_SBA_1,\n\tGOYA_BMON_MME3_SBB_0,\n\tGOYA_BMON_MME3_SBB_1,\n\tGOYA_BMON_MME4_WACS2_0,\n\tGOYA_BMON_MME4_WACS2_1,\n\tGOYA_BMON_MME4_WACS2_2,\n\tGOYA_BMON_MME4_WACS_0,\n\tGOYA_BMON_MME4_WACS_1,\n\tGOYA_BMON_MME4_WACS_2,\n\tGOYA_BMON_MME4_WACS_3,\n\tGOYA_BMON_MME4_WACS_4,\n\tGOYA_BMON_MME4_WACS_5,\n\tGOYA_BMON_MME4_WACS_6,\n\tGOYA_BMON_MMU_0,\n\tGOYA_BMON_MMU_1,\n\tGOYA_BMON_PCIE_MSTR_RD,\n\tGOYA_BMON_PCIE_MSTR_WR,\n\tGOYA_BMON_PCIE_SLV_RD,\n\tGOYA_BMON_PCIE_SLV_WR,\n\tGOYA_BMON_TPC0_EML_0,\n\tGOYA_BMON_TPC0_EML_1,\n\tGOYA_BMON_TPC0_EML_2,\n\tGOYA_BMON_TPC0_EML_3,\n\tGOYA_BMON_TPC1_EML_0,\n\tGOYA_BMON_TPC1_EML_1,\n\tGOYA_BMON_TPC1_EML_2,\n\tGOYA_BMON_TPC1_EML_3,\n\tGOYA_BMON_TPC2_EML_0,\n\tGOYA_BMON_TPC2_EML_1,\n\tGOYA_BMON_TPC2_EML_2,\n\tGOYA_BMON_TPC2_EML_3,\n\tGOYA_BMON_TPC3_EML_0,\n\tGOYA_BMON_TPC3_EML_1,\n\tGOYA_BMON_TPC3_EML_2,\n\tGOYA_BMON_TPC3_EML_3,\n\tGOYA_BMON_TPC4_EML_0,\n\tGOYA_BMON_TPC4_EML_1,\n\tGOYA_BMON_TPC4_EML_2,\n\tGOYA_BMON_TPC4_EML_3,\n\tGOYA_BMON_TPC5_EML_0,\n\tGOYA_BMON_TPC5_EML_1,\n\tGOYA_BMON_TPC5_EML_2,\n\tGOYA_BMON_TPC5_EML_3,\n\tGOYA_BMON_TPC6_EML_0,\n\tGOYA_BMON_TPC6_EML_1,\n\tGOYA_BMON_TPC6_EML_2,\n\tGOYA_BMON_TPC6_EML_3,\n\tGOYA_BMON_TPC7_EML_0,\n\tGOYA_BMON_TPC7_EML_1,\n\tGOYA_BMON_TPC7_EML_2,\n\tGOYA_BMON_TPC7_EML_3,\n\tGOYA_BMON_LAST = GOYA_BMON_TPC7_EML_3\n};\n\nenum goya_debug_spmu_regs_index {\n\tGOYA_SPMU_FIRST = 0,\n\tGOYA_SPMU_DMA_CH_0_CS = GOYA_SPMU_FIRST,\n\tGOYA_SPMU_DMA_CH_1_CS,\n\tGOYA_SPMU_DMA_CH_2_CS,\n\tGOYA_SPMU_DMA_CH_3_CS,\n\tGOYA_SPMU_DMA_CH_4_CS,\n\tGOYA_SPMU_DMA_MACRO_CS,\n\tGOYA_SPMU_MME1_SBA,\n\tGOYA_SPMU_MME3_SBB,\n\tGOYA_SPMU_MME4_WACS2,\n\tGOYA_SPMU_MME4_WACS,\n\tGOYA_SPMU_MMU_CS,\n\tGOYA_SPMU_PCIE,\n\tGOYA_SPMU_TPC0_EML,\n\tGOYA_SPMU_TPC1_EML,\n\tGOYA_SPMU_TPC2_EML,\n\tGOYA_SPMU_TPC3_EML,\n\tGOYA_SPMU_TPC4_EML,\n\tGOYA_SPMU_TPC5_EML,\n\tGOYA_SPMU_TPC6_EML,\n\tGOYA_SPMU_TPC7_EML,\n\tGOYA_SPMU_LAST = GOYA_SPMU_TPC7_EML\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}