
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//kmod_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402038 <.init>:
  402038:	stp	x29, x30, [sp, #-16]!
  40203c:	mov	x29, sp
  402040:	bl	402750 <ferror@plt+0x60>
  402044:	ldp	x29, x30, [sp], #16
  402048:	ret

Disassembly of section .plt:

0000000000402050 <memcpy@plt-0x20>:
  402050:	stp	x16, x30, [sp, #-16]!
  402054:	adrp	x16, 42a000 <ferror@plt+0x27910>
  402058:	ldr	x17, [x16, #4088]
  40205c:	add	x16, x16, #0xff8
  402060:	br	x17
  402064:	nop
  402068:	nop
  40206c:	nop

0000000000402070 <memcpy@plt>:
  402070:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402074:	ldr	x17, [x16]
  402078:	add	x16, x16, #0x0
  40207c:	br	x17

0000000000402080 <memmove@plt>:
  402080:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402084:	ldr	x17, [x16, #8]
  402088:	add	x16, x16, #0x8
  40208c:	br	x17

0000000000402090 <gzclose@plt>:
  402090:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402094:	ldr	x17, [x16, #16]
  402098:	add	x16, x16, #0x10
  40209c:	br	x17

00000000004020a0 <strtok@plt>:
  4020a0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4020a4:	ldr	x17, [x16, #24]
  4020a8:	add	x16, x16, #0x18
  4020ac:	br	x17

00000000004020b0 <strlen@plt>:
  4020b0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4020b4:	ldr	x17, [x16, #32]
  4020b8:	add	x16, x16, #0x20
  4020bc:	br	x17

00000000004020c0 <fputs@plt>:
  4020c0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4020c4:	ldr	x17, [x16, #40]
  4020c8:	add	x16, x16, #0x28
  4020cc:	br	x17

00000000004020d0 <syslog@plt>:
  4020d0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4020d4:	ldr	x17, [x16, #48]
  4020d8:	add	x16, x16, #0x30
  4020dc:	br	x17

00000000004020e0 <exit@plt>:
  4020e0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4020e4:	ldr	x17, [x16, #56]
  4020e8:	add	x16, x16, #0x38
  4020ec:	br	x17

00000000004020f0 <lzma_code@plt>:
  4020f0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4020f4:	ldr	x17, [x16, #64]
  4020f8:	add	x16, x16, #0x40
  4020fc:	br	x17

0000000000402100 <strnlen@plt>:
  402100:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402104:	ldr	x17, [x16, #72]
  402108:	add	x16, x16, #0x48
  40210c:	br	x17

0000000000402110 <secure_getenv@plt>:
  402110:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402114:	ldr	x17, [x16, #80]
  402118:	add	x16, x16, #0x50
  40211c:	br	x17

0000000000402120 <setenv@plt>:
  402120:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402124:	ldr	x17, [x16, #88]
  402128:	add	x16, x16, #0x58
  40212c:	br	x17

0000000000402130 <fgets_unlocked@plt>:
  402130:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402134:	ldr	x17, [x16, #96]
  402138:	add	x16, x16, #0x60
  40213c:	br	x17

0000000000402140 <ftell@plt>:
  402140:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402144:	ldr	x17, [x16, #104]
  402148:	add	x16, x16, #0x68
  40214c:	br	x17

0000000000402150 <sprintf@plt>:
  402150:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402154:	ldr	x17, [x16, #112]
  402158:	add	x16, x16, #0x70
  40215c:	br	x17

0000000000402160 <putc@plt>:
  402160:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402164:	ldr	x17, [x16, #120]
  402168:	add	x16, x16, #0x78
  40216c:	br	x17

0000000000402170 <opendir@plt>:
  402170:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402174:	ldr	x17, [x16, #128]
  402178:	add	x16, x16, #0x80
  40217c:	br	x17

0000000000402180 <closelog@plt>:
  402180:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402184:	ldr	x17, [x16, #136]
  402188:	add	x16, x16, #0x88
  40218c:	br	x17

0000000000402190 <unlinkat@plt>:
  402190:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402194:	ldr	x17, [x16, #144]
  402198:	add	x16, x16, #0x90
  40219c:	br	x17

00000000004021a0 <fputc@plt>:
  4021a0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4021a4:	ldr	x17, [x16, #152]
  4021a8:	add	x16, x16, #0x98
  4021ac:	br	x17

00000000004021b0 <qsort@plt>:
  4021b0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4021b4:	ldr	x17, [x16, #160]
  4021b8:	add	x16, x16, #0xa0
  4021bc:	br	x17

00000000004021c0 <asprintf@plt>:
  4021c0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4021c4:	ldr	x17, [x16, #168]
  4021c8:	add	x16, x16, #0xa8
  4021cc:	br	x17

00000000004021d0 <gzdopen@plt>:
  4021d0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4021d4:	ldr	x17, [x16, #176]
  4021d8:	add	x16, x16, #0xb0
  4021dc:	br	x17

00000000004021e0 <lseek@plt>:
  4021e0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4021e4:	ldr	x17, [x16, #184]
  4021e8:	add	x16, x16, #0xb8
  4021ec:	br	x17

00000000004021f0 <snprintf@plt>:
  4021f0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4021f4:	ldr	x17, [x16, #192]
  4021f8:	add	x16, x16, #0xc0
  4021fc:	br	x17

0000000000402200 <fclose@plt>:
  402200:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402204:	ldr	x17, [x16, #200]
  402208:	add	x16, x16, #0xc8
  40220c:	br	x17

0000000000402210 <getpid@plt>:
  402210:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402214:	ldr	x17, [x16, #208]
  402218:	add	x16, x16, #0xd0
  40221c:	br	x17

0000000000402220 <strtok_r@plt>:
  402220:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402224:	ldr	x17, [x16, #216]
  402228:	add	x16, x16, #0xd8
  40222c:	br	x17

0000000000402230 <fopen@plt>:
  402230:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402234:	ldr	x17, [x16, #224]
  402238:	add	x16, x16, #0xe0
  40223c:	br	x17

0000000000402240 <malloc@plt>:
  402240:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402244:	ldr	x17, [x16, #232]
  402248:	add	x16, x16, #0xe8
  40224c:	br	x17

0000000000402250 <open@plt>:
  402250:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402254:	ldr	x17, [x16, #240]
  402258:	add	x16, x16, #0xf0
  40225c:	br	x17

0000000000402260 <strncmp@plt>:
  402260:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402264:	ldr	x17, [x16, #248]
  402268:	add	x16, x16, #0xf8
  40226c:	br	x17

0000000000402270 <__libc_start_main@plt>:
  402270:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402274:	ldr	x17, [x16, #256]
  402278:	add	x16, x16, #0x100
  40227c:	br	x17

0000000000402280 <memset@plt>:
  402280:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402284:	ldr	x17, [x16, #264]
  402288:	add	x16, x16, #0x108
  40228c:	br	x17

0000000000402290 <fdopen@plt>:
  402290:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402294:	ldr	x17, [x16, #272]
  402298:	add	x16, x16, #0x110
  40229c:	br	x17

00000000004022a0 <gettimeofday@plt>:
  4022a0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4022a4:	ldr	x17, [x16, #280]
  4022a8:	add	x16, x16, #0x118
  4022ac:	br	x17

00000000004022b0 <calloc@plt>:
  4022b0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4022b4:	ldr	x17, [x16, #288]
  4022b8:	add	x16, x16, #0x120
  4022bc:	br	x17

00000000004022c0 <bcmp@plt>:
  4022c0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4022c4:	ldr	x17, [x16, #296]
  4022c8:	add	x16, x16, #0x128
  4022cc:	br	x17

00000000004022d0 <bsearch@plt>:
  4022d0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4022d4:	ldr	x17, [x16, #304]
  4022d8:	add	x16, x16, #0x130
  4022dc:	br	x17

00000000004022e0 <readdir@plt>:
  4022e0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4022e4:	ldr	x17, [x16, #312]
  4022e8:	add	x16, x16, #0x138
  4022ec:	br	x17

00000000004022f0 <realloc@plt>:
  4022f0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4022f4:	ldr	x17, [x16, #320]
  4022f8:	add	x16, x16, #0x140
  4022fc:	br	x17

0000000000402300 <system@plt>:
  402300:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402304:	ldr	x17, [x16, #328]
  402308:	add	x16, x16, #0x148
  40230c:	br	x17

0000000000402310 <strdup@plt>:
  402310:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402314:	ldr	x17, [x16, #336]
  402318:	add	x16, x16, #0x150
  40231c:	br	x17

0000000000402320 <closedir@plt>:
  402320:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402324:	ldr	x17, [x16, #344]
  402328:	add	x16, x16, #0x158
  40232c:	br	x17

0000000000402330 <getc_unlocked@plt>:
  402330:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402334:	ldr	x17, [x16, #352]
  402338:	add	x16, x16, #0x160
  40233c:	br	x17

0000000000402340 <strerror@plt>:
  402340:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402344:	ldr	x17, [x16, #360]
  402348:	add	x16, x16, #0x168
  40234c:	br	x17

0000000000402350 <close@plt>:
  402350:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402354:	ldr	x17, [x16, #368]
  402358:	add	x16, x16, #0x170
  40235c:	br	x17

0000000000402360 <gzread@plt>:
  402360:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402364:	ldr	x17, [x16, #376]
  402368:	add	x16, x16, #0x178
  40236c:	br	x17

0000000000402370 <strrchr@plt>:
  402370:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402374:	ldr	x17, [x16, #384]
  402378:	add	x16, x16, #0x180
  40237c:	br	x17

0000000000402380 <__gmon_start__@plt>:
  402380:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402384:	ldr	x17, [x16, #392]
  402388:	add	x16, x16, #0x188
  40238c:	br	x17

0000000000402390 <fdopendir@plt>:
  402390:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402394:	ldr	x17, [x16, #400]
  402398:	add	x16, x16, #0x190
  40239c:	br	x17

00000000004023a0 <write@plt>:
  4023a0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4023a4:	ldr	x17, [x16, #408]
  4023a8:	add	x16, x16, #0x198
  4023ac:	br	x17

00000000004023b0 <fseek@plt>:
  4023b0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4023b4:	ldr	x17, [x16, #416]
  4023b8:	add	x16, x16, #0x1a0
  4023bc:	br	x17

00000000004023c0 <abort@plt>:
  4023c0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4023c4:	ldr	x17, [x16, #424]
  4023c8:	add	x16, x16, #0x1a8
  4023cc:	br	x17

00000000004023d0 <openlog@plt>:
  4023d0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4023d4:	ldr	x17, [x16, #432]
  4023d8:	add	x16, x16, #0x1b0
  4023dc:	br	x17

00000000004023e0 <puts@plt>:
  4023e0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4023e4:	ldr	x17, [x16, #440]
  4023e8:	add	x16, x16, #0x1b8
  4023ec:	br	x17

00000000004023f0 <lzma_stream_decoder@plt>:
  4023f0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4023f4:	ldr	x17, [x16, #448]
  4023f8:	add	x16, x16, #0x1c0
  4023fc:	br	x17

0000000000402400 <strsep@plt>:
  402400:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402404:	ldr	x17, [x16, #456]
  402408:	add	x16, x16, #0x1c8
  40240c:	br	x17

0000000000402410 <getopt_long@plt>:
  402410:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402414:	ldr	x17, [x16, #464]
  402418:	add	x16, x16, #0x1d0
  40241c:	br	x17

0000000000402420 <lzma_end@plt>:
  402420:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402424:	ldr	x17, [x16, #472]
  402428:	add	x16, x16, #0x1d8
  40242c:	br	x17

0000000000402430 <strcmp@plt>:
  402430:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402434:	ldr	x17, [x16, #480]
  402438:	add	x16, x16, #0x1e0
  40243c:	br	x17

0000000000402440 <basename@plt>:
  402440:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402444:	ldr	x17, [x16, #488]
  402448:	add	x16, x16, #0x1e8
  40244c:	br	x17

0000000000402450 <__ctype_b_loc@plt>:
  402450:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402454:	ldr	x17, [x16, #496]
  402458:	add	x16, x16, #0x1f0
  40245c:	br	x17

0000000000402460 <mmap@plt>:
  402460:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402464:	ldr	x17, [x16, #504]
  402468:	add	x16, x16, #0x1f8
  40246c:	br	x17

0000000000402470 <strtol@plt>:
  402470:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402474:	ldr	x17, [x16, #512]
  402478:	add	x16, x16, #0x200
  40247c:	br	x17

0000000000402480 <fread@plt>:
  402480:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402484:	ldr	x17, [x16, #520]
  402488:	add	x16, x16, #0x208
  40248c:	br	x17

0000000000402490 <gzerror@plt>:
  402490:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402494:	ldr	x17, [x16, #528]
  402498:	add	x16, x16, #0x210
  40249c:	br	x17

00000000004024a0 <free@plt>:
  4024a0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4024a4:	ldr	x17, [x16, #536]
  4024a8:	add	x16, x16, #0x218
  4024ac:	br	x17

00000000004024b0 <renameat@plt>:
  4024b0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4024b4:	ldr	x17, [x16, #544]
  4024b8:	add	x16, x16, #0x220
  4024bc:	br	x17

00000000004024c0 <vasprintf@plt>:
  4024c0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4024c4:	ldr	x17, [x16, #552]
  4024c8:	add	x16, x16, #0x228
  4024cc:	br	x17

00000000004024d0 <strchr@plt>:
  4024d0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4024d4:	ldr	x17, [x16, #560]
  4024d8:	add	x16, x16, #0x230
  4024dc:	br	x17

00000000004024e0 <strtoull@plt>:
  4024e0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4024e4:	ldr	x17, [x16, #568]
  4024e8:	add	x16, x16, #0x238
  4024ec:	br	x17

00000000004024f0 <init_module@plt>:
  4024f0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4024f4:	ldr	x17, [x16, #576]
  4024f8:	add	x16, x16, #0x240
  4024fc:	br	x17

0000000000402500 <fwrite@plt>:
  402500:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402504:	ldr	x17, [x16, #584]
  402508:	add	x16, x16, #0x248
  40250c:	br	x17

0000000000402510 <fnmatch@plt>:
  402510:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402514:	ldr	x17, [x16, #592]
  402518:	add	x16, x16, #0x250
  40251c:	br	x17

0000000000402520 <munmap@plt>:
  402520:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402524:	ldr	x17, [x16, #600]
  402528:	add	x16, x16, #0x258
  40252c:	br	x17

0000000000402530 <fflush@plt>:
  402530:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402534:	ldr	x17, [x16, #608]
  402538:	add	x16, x16, #0x260
  40253c:	br	x17

0000000000402540 <strcpy@plt>:
  402540:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402544:	ldr	x17, [x16, #616]
  402548:	add	x16, x16, #0x268
  40254c:	br	x17

0000000000402550 <dirfd@plt>:
  402550:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402554:	ldr	x17, [x16, #624]
  402558:	add	x16, x16, #0x270
  40255c:	br	x17

0000000000402560 <unsetenv@plt>:
  402560:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402564:	ldr	x17, [x16, #632]
  402568:	add	x16, x16, #0x278
  40256c:	br	x17

0000000000402570 <get_current_dir_name@plt>:
  402570:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402574:	ldr	x17, [x16, #640]
  402578:	add	x16, x16, #0x280
  40257c:	br	x17

0000000000402580 <read@plt>:
  402580:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402584:	ldr	x17, [x16, #648]
  402588:	add	x16, x16, #0x288
  40258c:	br	x17

0000000000402590 <__fxstat@plt>:
  402590:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402594:	ldr	x17, [x16, #656]
  402598:	add	x16, x16, #0x290
  40259c:	br	x17

00000000004025a0 <strstr@plt>:
  4025a0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4025a4:	ldr	x17, [x16, #664]
  4025a8:	add	x16, x16, #0x298
  4025ac:	br	x17

00000000004025b0 <__isoc99_sscanf@plt>:
  4025b0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4025b4:	ldr	x17, [x16, #672]
  4025b8:	add	x16, x16, #0x2a0
  4025bc:	br	x17

00000000004025c0 <regexec@plt>:
  4025c0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4025c4:	ldr	x17, [x16, #680]
  4025c8:	add	x16, x16, #0x2a8
  4025cc:	br	x17

00000000004025d0 <regfree@plt>:
  4025d0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4025d4:	ldr	x17, [x16, #688]
  4025d8:	add	x16, x16, #0x2b0
  4025dc:	br	x17

00000000004025e0 <regcomp@plt>:
  4025e0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4025e4:	ldr	x17, [x16, #696]
  4025e8:	add	x16, x16, #0x2b8
  4025ec:	br	x17

00000000004025f0 <strcspn@plt>:
  4025f0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4025f4:	ldr	x17, [x16, #704]
  4025f8:	add	x16, x16, #0x2c0
  4025fc:	br	x17

0000000000402600 <vfprintf@plt>:
  402600:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402604:	ldr	x17, [x16, #712]
  402608:	add	x16, x16, #0x2c8
  40260c:	br	x17

0000000000402610 <openat@plt>:
  402610:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402614:	ldr	x17, [x16, #720]
  402618:	add	x16, x16, #0x2d0
  40261c:	br	x17

0000000000402620 <printf@plt>:
  402620:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402624:	ldr	x17, [x16, #728]
  402628:	add	x16, x16, #0x2d8
  40262c:	br	x17

0000000000402630 <__assert_fail@plt>:
  402630:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402634:	ldr	x17, [x16, #736]
  402638:	add	x16, x16, #0x2e0
  40263c:	br	x17

0000000000402640 <__errno_location@plt>:
  402640:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402644:	ldr	x17, [x16, #744]
  402648:	add	x16, x16, #0x2e8
  40264c:	br	x17

0000000000402650 <uname@plt>:
  402650:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402654:	ldr	x17, [x16, #752]
  402658:	add	x16, x16, #0x2f0
  40265c:	br	x17

0000000000402660 <getenv@plt>:
  402660:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402664:	ldr	x17, [x16, #760]
  402668:	add	x16, x16, #0x2f8
  40266c:	br	x17

0000000000402670 <putchar@plt>:
  402670:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402674:	ldr	x17, [x16, #768]
  402678:	add	x16, x16, #0x300
  40267c:	br	x17

0000000000402680 <__xstat@plt>:
  402680:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402684:	ldr	x17, [x16, #776]
  402688:	add	x16, x16, #0x308
  40268c:	br	x17

0000000000402690 <syscall@plt>:
  402690:	adrp	x16, 42b000 <ferror@plt+0x28910>
  402694:	ldr	x17, [x16, #784]
  402698:	add	x16, x16, #0x310
  40269c:	br	x17

00000000004026a0 <mkdir@plt>:
  4026a0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4026a4:	ldr	x17, [x16, #792]
  4026a8:	add	x16, x16, #0x318
  4026ac:	br	x17

00000000004026b0 <fprintf@plt>:
  4026b0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4026b4:	ldr	x17, [x16, #800]
  4026b8:	add	x16, x16, #0x320
  4026bc:	br	x17

00000000004026c0 <fgets@plt>:
  4026c0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4026c4:	ldr	x17, [x16, #808]
  4026c8:	add	x16, x16, #0x328
  4026cc:	br	x17

00000000004026d0 <delete_module@plt>:
  4026d0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4026d4:	ldr	x17, [x16, #816]
  4026d8:	add	x16, x16, #0x330
  4026dc:	br	x17

00000000004026e0 <__fxstatat@plt>:
  4026e0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4026e4:	ldr	x17, [x16, #824]
  4026e8:	add	x16, x16, #0x338
  4026ec:	br	x17

00000000004026f0 <ferror@plt>:
  4026f0:	adrp	x16, 42b000 <ferror@plt+0x28910>
  4026f4:	ldr	x17, [x16, #832]
  4026f8:	add	x16, x16, #0x340
  4026fc:	br	x17

Disassembly of section .text:

0000000000402700 <.text>:
  402700:	mov	x29, #0x0                   	// #0
  402704:	mov	x30, #0x0                   	// #0
  402708:	mov	x5, x0
  40270c:	ldr	x1, [sp]
  402710:	add	x2, sp, #0x8
  402714:	mov	x6, sp
  402718:	movz	x0, #0x0, lsl #48
  40271c:	movk	x0, #0x0, lsl #32
  402720:	movk	x0, #0x40, lsl #16
  402724:	movk	x0, #0x280c
  402728:	movz	x3, #0x0, lsl #48
  40272c:	movk	x3, #0x0, lsl #32
  402730:	movk	x3, #0x41, lsl #16
  402734:	movk	x3, #0x4b70
  402738:	movz	x4, #0x0, lsl #48
  40273c:	movk	x4, #0x0, lsl #32
  402740:	movk	x4, #0x41, lsl #16
  402744:	movk	x4, #0x4bf0
  402748:	bl	402270 <__libc_start_main@plt>
  40274c:	bl	4023c0 <abort@plt>
  402750:	adrp	x0, 42a000 <ferror@plt+0x27910>
  402754:	ldr	x0, [x0, #4064]
  402758:	cbz	x0, 402760 <ferror@plt+0x70>
  40275c:	b	402380 <__gmon_start__@plt>
  402760:	ret
  402764:	nop
  402768:	adrp	x0, 42b000 <ferror@plt+0x28910>
  40276c:	add	x0, x0, #0x378
  402770:	adrp	x1, 42b000 <ferror@plt+0x28910>
  402774:	add	x1, x1, #0x378
  402778:	cmp	x1, x0
  40277c:	b.eq	402794 <ferror@plt+0xa4>  // b.none
  402780:	adrp	x1, 414000 <ferror@plt+0x11910>
  402784:	ldr	x1, [x1, #3144]
  402788:	cbz	x1, 402794 <ferror@plt+0xa4>
  40278c:	mov	x16, x1
  402790:	br	x16
  402794:	ret
  402798:	adrp	x0, 42b000 <ferror@plt+0x28910>
  40279c:	add	x0, x0, #0x378
  4027a0:	adrp	x1, 42b000 <ferror@plt+0x28910>
  4027a4:	add	x1, x1, #0x378
  4027a8:	sub	x1, x1, x0
  4027ac:	lsr	x2, x1, #63
  4027b0:	add	x1, x2, x1, asr #3
  4027b4:	cmp	xzr, x1, asr #1
  4027b8:	asr	x1, x1, #1
  4027bc:	b.eq	4027d4 <ferror@plt+0xe4>  // b.none
  4027c0:	adrp	x2, 414000 <ferror@plt+0x11910>
  4027c4:	ldr	x2, [x2, #3152]
  4027c8:	cbz	x2, 4027d4 <ferror@plt+0xe4>
  4027cc:	mov	x16, x2
  4027d0:	br	x16
  4027d4:	ret
  4027d8:	stp	x29, x30, [sp, #-32]!
  4027dc:	mov	x29, sp
  4027e0:	str	x19, [sp, #16]
  4027e4:	adrp	x19, 42b000 <ferror@plt+0x28910>
  4027e8:	ldrb	w0, [x19, #928]
  4027ec:	cbnz	w0, 4027fc <ferror@plt+0x10c>
  4027f0:	bl	402768 <ferror@plt+0x78>
  4027f4:	mov	w0, #0x1                   	// #1
  4027f8:	strb	w0, [x19, #928]
  4027fc:	ldr	x19, [sp, #16]
  402800:	ldp	x29, x30, [sp], #32
  402804:	ret
  402808:	b	402798 <ferror@plt+0xa8>
  40280c:	stp	x29, x30, [sp, #-64]!
  402810:	stp	x24, x23, [sp, #16]
  402814:	stp	x22, x21, [sp, #32]
  402818:	stp	x20, x19, [sp, #48]
  40281c:	adrp	x8, 42b000 <ferror@plt+0x28910>
  402820:	ldr	x8, [x8, #920]
  402824:	mov	x19, x1
  402828:	adrp	x1, 414000 <ferror@plt+0x11910>
  40282c:	mov	w20, w0
  402830:	add	x1, x1, #0xc58
  402834:	mov	x0, x8
  402838:	mov	x29, sp
  40283c:	bl	402430 <strcmp@plt>
  402840:	cbz	w0, 402884 <ferror@plt+0x194>
  402844:	ldr	x0, [x19]
  402848:	bl	402440 <basename@plt>
  40284c:	adrp	x23, 414000 <ferror@plt+0x11910>
  402850:	mov	x21, x0
  402854:	mov	x22, xzr
  402858:	add	x23, x23, #0xe80
  40285c:	ldr	x24, [x23, x22]
  402860:	mov	x1, x21
  402864:	ldr	x0, [x24]
  402868:	bl	402430 <strcmp@plt>
  40286c:	cbz	w0, 4028c4 <ferror@plt+0x1d4>
  402870:	add	x22, x22, #0x8
  402874:	cmp	x22, #0x30
  402878:	b.ne	40285c <ferror@plt+0x16c>  // b.any
  40287c:	mov	w0, #0xfffffffe            	// #-2
  402880:	b	4029c4 <ferror@plt+0x2d4>
  402884:	adrp	x2, 414000 <ferror@plt+0x11910>
  402888:	adrp	x3, 414000 <ferror@plt+0x11910>
  40288c:	add	x2, x2, #0xe03
  402890:	add	x3, x3, #0xe08
  402894:	mov	w0, w20
  402898:	mov	x1, x19
  40289c:	mov	x4, xzr
  4028a0:	bl	402410 <getopt_long@plt>
  4028a4:	mov	w2, w0
  4028a8:	cmp	w0, #0x55
  4028ac:	b.gt	4028e4 <ferror@plt+0x1f4>
  4028b0:	cmn	w2, #0x1
  4028b4:	b.eq	402904 <ferror@plt+0x214>  // b.none
  4028b8:	cmp	w2, #0x3f
  4028bc:	b.eq	4029c0 <ferror@plt+0x2d0>  // b.none
  4028c0:	b	4029ac <ferror@plt+0x2bc>
  4028c4:	ldr	x2, [x24, #8]
  4028c8:	mov	w0, w20
  4028cc:	mov	x1, x19
  4028d0:	ldp	x20, x19, [sp, #48]
  4028d4:	ldp	x22, x21, [sp, #32]
  4028d8:	ldp	x24, x23, [sp, #16]
  4028dc:	ldp	x29, x30, [sp], #64
  4028e0:	br	x2
  4028e4:	cmp	w2, #0x56
  4028e8:	b.eq	40296c <ferror@plt+0x27c>  // b.none
  4028ec:	cmp	w2, #0x68
  4028f0:	b.ne	4029ac <ferror@plt+0x2bc>  // b.any
  4028f4:	mov	w0, w20
  4028f8:	mov	x1, x19
  4028fc:	bl	4029f0 <ferror@plt+0x300>
  402900:	b	402984 <ferror@plt+0x294>
  402904:	adrp	x8, 42b000 <ferror@plt+0x28910>
  402908:	ldrsw	x8, [x8, #904]
  40290c:	cmp	w8, w20
  402910:	b.ge	4029d8 <ferror@plt+0x2e8>  // b.tcont
  402914:	ldr	x21, [x19, x8, lsl #3]
  402918:	adrp	x23, 414000 <ferror@plt+0x11910>
  40291c:	mov	x22, xzr
  402920:	add	x23, x23, #0xe68
  402924:	ldr	x24, [x23, x22]
  402928:	mov	x1, x21
  40292c:	ldr	x0, [x24]
  402930:	bl	402430 <strcmp@plt>
  402934:	cbz	w0, 40298c <ferror@plt+0x29c>
  402938:	add	x22, x22, #0x8
  40293c:	cmp	x22, #0x18
  402940:	b.ne	402924 <ferror@plt+0x234>  // b.any
  402944:	adrp	x8, 42b000 <ferror@plt+0x28910>
  402948:	ldr	x0, [x8, #888]
  40294c:	adrp	x1, 414000 <ferror@plt+0x11910>
  402950:	add	x1, x1, #0xccc
  402954:	mov	x2, x21
  402958:	bl	4026b0 <fprintf@plt>
  40295c:	mov	w0, w20
  402960:	mov	x1, x19
  402964:	bl	4029f0 <ferror@plt+0x300>
  402968:	b	4029c0 <ferror@plt+0x2d0>
  40296c:	adrp	x0, 414000 <ferror@plt+0x11910>
  402970:	add	x0, x0, #0xc5d
  402974:	bl	4023e0 <puts@plt>
  402978:	adrp	x0, 414000 <ferror@plt+0x11910>
  40297c:	add	x0, x0, #0xc6d
  402980:	bl	4023e0 <puts@plt>
  402984:	mov	w0, wzr
  402988:	b	4029c4 <ferror@plt+0x2d4>
  40298c:	ldr	x8, [x24, #8]
  402990:	sub	w20, w20, #0x1
  402994:	add	x19, x19, #0x8
  402998:	mov	w0, w20
  40299c:	mov	x1, x19
  4029a0:	blr	x8
  4029a4:	tbz	w0, #31, 4029c4 <ferror@plt+0x2d4>
  4029a8:	b	402944 <ferror@plt+0x254>
  4029ac:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4029b0:	ldr	x0, [x8, #888]
  4029b4:	adrp	x1, 414000 <ferror@plt+0x11910>
  4029b8:	add	x1, x1, #0xc8e
  4029bc:	bl	4026b0 <fprintf@plt>
  4029c0:	mov	w0, #0x1                   	// #1
  4029c4:	ldp	x20, x19, [sp, #48]
  4029c8:	ldp	x22, x21, [sp, #32]
  4029cc:	ldp	x24, x23, [sp, #16]
  4029d0:	ldp	x29, x30, [sp], #64
  4029d4:	ret
  4029d8:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4029dc:	ldr	x1, [x8, #888]
  4029e0:	adrp	x0, 414000 <ferror@plt+0x11910>
  4029e4:	add	x0, x0, #0xcbb
  4029e8:	bl	4020c0 <fputs@plt>
  4029ec:	b	40295c <ferror@plt+0x26c>
  4029f0:	stp	x29, x30, [sp, #-48]!
  4029f4:	stp	x20, x19, [sp, #32]
  4029f8:	ldr	x0, [x1]
  4029fc:	str	x21, [sp, #16]
  402a00:	mov	x29, sp
  402a04:	bl	402440 <basename@plt>
  402a08:	mov	x1, x0
  402a0c:	adrp	x0, 414000 <ferror@plt+0x11910>
  402a10:	add	x0, x0, #0xce7
  402a14:	bl	402620 <printf@plt>
  402a18:	adrp	x21, 414000 <ferror@plt+0x11910>
  402a1c:	adrp	x19, 414000 <ferror@plt+0x11910>
  402a20:	mov	x20, xzr
  402a24:	add	x21, x21, #0xe68
  402a28:	add	x19, x19, #0xda4
  402a2c:	ldr	x8, [x21, x20]
  402a30:	ldr	x2, [x8, #16]
  402a34:	cbz	x2, 402a44 <ferror@plt+0x354>
  402a38:	ldr	x1, [x8]
  402a3c:	mov	x0, x19
  402a40:	bl	402620 <printf@plt>
  402a44:	add	x20, x20, #0x8
  402a48:	cmp	x20, #0x18
  402a4c:	b.ne	402a2c <ferror@plt+0x33c>  // b.any
  402a50:	adrp	x0, 414000 <ferror@plt+0x11910>
  402a54:	add	x0, x0, #0xdb0
  402a58:	bl	4023e0 <puts@plt>
  402a5c:	adrp	x21, 414000 <ferror@plt+0x11910>
  402a60:	adrp	x19, 414000 <ferror@plt+0x11910>
  402a64:	mov	x20, xzr
  402a68:	add	x21, x21, #0xe80
  402a6c:	add	x19, x19, #0xda4
  402a70:	ldr	x8, [x21, x20]
  402a74:	ldr	x2, [x8, #16]
  402a78:	cbz	x2, 402a88 <ferror@plt+0x398>
  402a7c:	ldr	x1, [x8]
  402a80:	mov	x0, x19
  402a84:	bl	402620 <printf@plt>
  402a88:	add	x20, x20, #0x8
  402a8c:	cmp	x20, #0x30
  402a90:	b.ne	402a70 <ferror@plt+0x380>  // b.any
  402a94:	ldp	x20, x19, [sp, #32]
  402a98:	ldr	x21, [sp, #16]
  402a9c:	mov	w0, wzr
  402aa0:	ldp	x29, x30, [sp], #48
  402aa4:	ret
  402aa8:	sub	sp, sp, #0x70
  402aac:	stp	x29, x30, [sp, #16]
  402ab0:	add	x29, sp, #0x10
  402ab4:	cmp	w0, #0x1
  402ab8:	str	x27, [sp, #32]
  402abc:	stp	x26, x25, [sp, #48]
  402ac0:	stp	x24, x23, [sp, #64]
  402ac4:	stp	x22, x21, [sp, #80]
  402ac8:	stp	x20, x19, [sp, #96]
  402acc:	str	xzr, [x29, #24]
  402ad0:	b.ne	402c14 <ferror@plt+0x524>  // b.any
  402ad4:	add	x1, x29, #0x18
  402ad8:	mov	x0, xzr
  402adc:	bl	40b20c <ferror@plt+0x8b1c>
  402ae0:	cbz	x0, 402c30 <ferror@plt+0x540>
  402ae4:	add	x1, sp, #0x8
  402ae8:	mov	x19, x0
  402aec:	bl	4107a4 <ferror@plt+0xe0b4>
  402af0:	tbnz	w0, #31, 402c48 <ferror@plt+0x558>
  402af4:	adrp	x0, 414000 <ferror@plt+0x11910>
  402af8:	add	x0, x0, #0xf51
  402afc:	bl	4023e0 <puts@plt>
  402b00:	ldr	x20, [sp, #8]
  402b04:	cbz	x20, 402be0 <ferror@plt+0x4f0>
  402b08:	adrp	x21, 414000 <ferror@plt+0x11910>
  402b0c:	add	x21, x21, #0xf77
  402b10:	adrp	x27, 42b000 <ferror@plt+0x28910>
  402b14:	mov	x0, x20
  402b18:	bl	40f9d4 <ferror@plt+0xd2e4>
  402b1c:	mov	x22, x0
  402b20:	bl	40f9f0 <ferror@plt+0xd300>
  402b24:	mov	x23, x0
  402b28:	mov	x0, x22
  402b2c:	bl	410eec <ferror@plt+0xe7fc>
  402b30:	mov	w24, w0
  402b34:	mov	x0, x22
  402b38:	bl	410c00 <ferror@plt+0xe510>
  402b3c:	mov	x2, x0
  402b40:	mov	x0, x21
  402b44:	mov	x1, x23
  402b48:	mov	w3, w24
  402b4c:	bl	402620 <printf@plt>
  402b50:	mov	x0, x22
  402b54:	bl	410fe0 <ferror@plt+0xe8f0>
  402b58:	mov	x23, x0
  402b5c:	cbz	x0, 402bac <ferror@plt+0x4bc>
  402b60:	mov	w25, #0x20                  	// #32
  402b64:	mov	x24, x23
  402b68:	mov	x0, x24
  402b6c:	bl	40f9d4 <ferror@plt+0xd2e4>
  402b70:	mov	x26, x0
  402b74:	mov	w0, w25
  402b78:	bl	402670 <putchar@plt>
  402b7c:	mov	x0, x26
  402b80:	bl	40f9f0 <ferror@plt+0xd300>
  402b84:	ldr	x1, [x27, #912]
  402b88:	bl	4020c0 <fputs@plt>
  402b8c:	mov	x0, x26
  402b90:	bl	40f620 <ferror@plt+0xcf30>
  402b94:	mov	x0, x23
  402b98:	mov	x1, x24
  402b9c:	bl	40c3c0 <ferror@plt+0x9cd0>
  402ba0:	mov	x24, x0
  402ba4:	mov	w25, #0x2c                  	// #44
  402ba8:	cbnz	x0, 402b68 <ferror@plt+0x478>
  402bac:	mov	w0, #0xa                   	// #10
  402bb0:	bl	402670 <putchar@plt>
  402bb4:	mov	x0, x23
  402bb8:	bl	40f320 <ferror@plt+0xcc30>
  402bbc:	mov	x0, x22
  402bc0:	bl	40f620 <ferror@plt+0xcf30>
  402bc4:	ldr	x0, [sp, #8]
  402bc8:	mov	x1, x20
  402bcc:	bl	40c3c0 <ferror@plt+0x9cd0>
  402bd0:	mov	x20, x0
  402bd4:	cbnz	x0, 402b14 <ferror@plt+0x424>
  402bd8:	ldr	x0, [sp, #8]
  402bdc:	b	402be4 <ferror@plt+0x4f4>
  402be0:	mov	x0, xzr
  402be4:	bl	40f320 <ferror@plt+0xcc30>
  402be8:	mov	x0, x19
  402bec:	bl	40b4f0 <ferror@plt+0x8e00>
  402bf0:	mov	w0, wzr
  402bf4:	ldp	x20, x19, [sp, #96]
  402bf8:	ldp	x22, x21, [sp, #80]
  402bfc:	ldp	x24, x23, [sp, #64]
  402c00:	ldp	x26, x25, [sp, #48]
  402c04:	ldr	x27, [sp, #32]
  402c08:	ldp	x29, x30, [sp, #16]
  402c0c:	add	sp, sp, #0x70
  402c10:	ret
  402c14:	adrp	x8, 42b000 <ferror@plt+0x28910>
  402c18:	ldr	x0, [x8, #888]
  402c1c:	ldr	x2, [x1]
  402c20:	adrp	x1, 414000 <ferror@plt+0x11910>
  402c24:	add	x1, x1, #0xf01
  402c28:	bl	4026b0 <fprintf@plt>
  402c2c:	b	402c74 <ferror@plt+0x584>
  402c30:	adrp	x8, 42b000 <ferror@plt+0x28910>
  402c34:	ldr	x1, [x8, #888]
  402c38:	adrp	x0, 414000 <ferror@plt+0x11910>
  402c3c:	add	x0, x0, #0xf0c
  402c40:	bl	4020c0 <fputs@plt>
  402c44:	b	402c74 <ferror@plt+0x584>
  402c48:	adrp	x8, 42b000 <ferror@plt+0x28910>
  402c4c:	ldr	x20, [x8, #888]
  402c50:	neg	w0, w0
  402c54:	bl	402340 <strerror@plt>
  402c58:	adrp	x1, 414000 <ferror@plt+0x11910>
  402c5c:	mov	x2, x0
  402c60:	add	x1, x1, #0xf27
  402c64:	mov	x0, x20
  402c68:	bl	4026b0 <fprintf@plt>
  402c6c:	mov	x0, x19
  402c70:	bl	40b4f0 <ferror@plt+0x8e00>
  402c74:	mov	w0, #0x1                   	// #1
  402c78:	b	402bf4 <ferror@plt+0x504>
  402c7c:	sub	sp, sp, #0x100
  402c80:	stp	x24, x23, [sp, #208]
  402c84:	stp	x22, x21, [sp, #224]
  402c88:	adrp	x22, 415000 <ferror@plt+0x12910>
  402c8c:	adrp	x23, 415000 <ferror@plt+0x12910>
  402c90:	stp	x29, x30, [sp, #160]
  402c94:	stp	x26, x25, [sp, #192]
  402c98:	stp	x20, x19, [sp, #240]
  402c9c:	add	x29, sp, #0xa0
  402ca0:	mov	x19, x1
  402ca4:	mov	w20, w0
  402ca8:	mov	w21, wzr
  402cac:	add	x22, x22, #0x238
  402cb0:	add	x23, x23, #0x240
  402cb4:	adrp	x25, 42b000 <ferror@plt+0x28910>
  402cb8:	mov	w26, #0x1                   	// #1
  402cbc:	adrp	x24, 42b000 <ferror@plt+0x28910>
  402cc0:	stp	x28, x27, [sp, #176]
  402cc4:	stur	xzr, [x29, #-8]
  402cc8:	add	x4, sp, #0x10
  402ccc:	mov	w0, w20
  402cd0:	mov	x1, x19
  402cd4:	mov	x2, x22
  402cd8:	mov	x3, x23
  402cdc:	str	wzr, [sp, #16]
  402ce0:	bl	402410 <getopt_long@plt>
  402ce4:	mov	w2, w0
  402ce8:	cmp	w0, #0x67
  402cec:	b.le	402d10 <ferror@plt+0x620>
  402cf0:	cmp	w2, #0x73
  402cf4:	b.eq	402d28 <ferror@plt+0x638>  // b.none
  402cf8:	cmp	w2, #0x76
  402cfc:	b.ne	402d64 <ferror@plt+0x674>  // b.any
  402d00:	ldr	w8, [x24, #840]
  402d04:	add	w8, w8, #0x1
  402d08:	str	w8, [x24, #840]
  402d0c:	b	402cc8 <ferror@plt+0x5d8>
  402d10:	cmp	w2, #0x65
  402d14:	b.le	402d30 <ferror@plt+0x640>
  402d18:	cmp	w2, #0x66
  402d1c:	b.ne	402f70 <ferror@plt+0x880>  // b.any
  402d20:	orr	w21, w21, #0x200
  402d24:	b	402cc8 <ferror@plt+0x5d8>
  402d28:	strb	w26, [x25, #932]
  402d2c:	b	402cc8 <ferror@plt+0x5d8>
  402d30:	cmn	w2, #0x1
  402d34:	b.eq	402d88 <ferror@plt+0x698>  // b.none
  402d38:	cmp	w2, #0x3f
  402d3c:	b.eq	402f80 <ferror@plt+0x890>  // b.none
  402d40:	cmp	w2, #0x56
  402d44:	b.ne	402f70 <ferror@plt+0x880>  // b.any
  402d48:	adrp	x0, 414000 <ferror@plt+0x11910>
  402d4c:	add	x0, x0, #0xc5d
  402d50:	bl	4023e0 <puts@plt>
  402d54:	adrp	x0, 414000 <ferror@plt+0x11910>
  402d58:	add	x0, x0, #0xc6d
  402d5c:	bl	4023e0 <puts@plt>
  402d60:	b	402d80 <ferror@plt+0x690>
  402d64:	cmp	w2, #0x68
  402d68:	b.ne	402f70 <ferror@plt+0x880>  // b.any
  402d6c:	adrp	x8, 42b000 <ferror@plt+0x28910>
  402d70:	ldr	x1, [x8, #920]
  402d74:	adrp	x0, 415000 <ferror@plt+0x12910>
  402d78:	add	x0, x0, #0x3b
  402d7c:	bl	402620 <printf@plt>
  402d80:	mov	w0, wzr
  402d84:	b	402fe8 <ferror@plt+0x8f8>
  402d88:	ldrb	w0, [x25, #932]
  402d8c:	bl	4097b8 <ferror@plt+0x70c8>
  402d90:	adrp	x23, 42b000 <ferror@plt+0x28910>
  402d94:	ldr	w8, [x23, #904]
  402d98:	cmp	w8, w20
  402d9c:	b.ge	402f88 <ferror@plt+0x898>  // b.tcont
  402da0:	sub	x1, x29, #0x8
  402da4:	mov	x0, xzr
  402da8:	bl	40b20c <ferror@plt+0x8b1c>
  402dac:	cbz	x0, 402f94 <ferror@plt+0x8a4>
  402db0:	ldr	w1, [x24, #840]
  402db4:	mov	x22, x0
  402db8:	bl	409958 <ferror@plt+0x7268>
  402dbc:	ldrsw	x28, [x23, #904]
  402dc0:	cmp	w28, w20
  402dc4:	b.ge	402fac <ferror@plt+0x8bc>  // b.tcont
  402dc8:	adrp	x24, 418000 <ferror@plt+0x15910>
  402dcc:	mov	w23, wzr
  402dd0:	adrp	x27, 42b000 <ferror@plt+0x28910>
  402dd4:	add	x24, x24, #0x40f
  402dd8:	ldr	x26, [x19, x28, lsl #3]
  402ddc:	add	x1, sp, #0x10
  402de0:	mov	x0, x26
  402de4:	bl	414bf8 <ferror@plt+0x12508>
  402de8:	sub	x2, x29, #0x10
  402dec:	cbz	w0, 402e04 <ferror@plt+0x714>
  402df0:	mov	x0, x22
  402df4:	mov	x1, x26
  402df8:	bl	40f3a0 <ferror@plt+0xccb0>
  402dfc:	tbz	w0, #31, 402e14 <ferror@plt+0x724>
  402e00:	b	402fb4 <ferror@plt+0x8c4>
  402e04:	mov	x0, x22
  402e08:	mov	x1, x26
  402e0c:	bl	40f180 <ferror@plt+0xca90>
  402e10:	tbnz	w0, #31, 402fb4 <ferror@plt+0x8c4>
  402e14:	tbnz	w21, #9, 402e60 <ferror@plt+0x770>
  402e18:	ldur	x25, [x29, #-16]
  402e1c:	mov	x0, x25
  402e20:	bl	4109d4 <ferror@plt+0xe2e4>
  402e24:	cbz	w0, 402e94 <ferror@plt+0x7a4>
  402e28:	tbnz	w0, #31, 402eb0 <ferror@plt+0x7c0>
  402e2c:	mov	x0, x25
  402e30:	bl	410fe0 <ferror@plt+0xe8f0>
  402e34:	cbnz	x0, 402ee8 <ferror@plt+0x7f8>
  402e38:	mov	x0, x25
  402e3c:	bl	410eec <ferror@plt+0xe7fc>
  402e40:	cbz	w0, 402e60 <ferror@plt+0x770>
  402e44:	mov	x0, x25
  402e48:	bl	40f9f0 <ferror@plt+0xd300>
  402e4c:	adrp	x1, 415000 <ferror@plt+0x12910>
  402e50:	mov	x2, x0
  402e54:	mov	w0, #0x3                   	// #3
  402e58:	add	x1, x1, #0x206
  402e5c:	b	402ec8 <ferror@plt+0x7d8>
  402e60:	ldur	x0, [x29, #-16]
  402e64:	mov	w1, w21
  402e68:	bl	40fa60 <ferror@plt+0xd370>
  402e6c:	tbz	w0, #31, 402ed0 <ferror@plt+0x7e0>
  402e70:	neg	w0, w0
  402e74:	bl	402340 <strerror@plt>
  402e78:	adrp	x1, 415000 <ferror@plt+0x12910>
  402e7c:	mov	x3, x0
  402e80:	mov	w0, #0x3                   	// #3
  402e84:	add	x1, x1, #0x6
  402e88:	mov	x2, x26
  402e8c:	bl	4097f4 <ferror@plt+0x7104>
  402e90:	b	402ecc <ferror@plt+0x7dc>
  402e94:	mov	x0, x25
  402e98:	bl	40f9f0 <ferror@plt+0xd300>
  402e9c:	adrp	x1, 415000 <ferror@plt+0x12910>
  402ea0:	mov	x2, x0
  402ea4:	mov	w0, #0x3                   	// #3
  402ea8:	add	x1, x1, #0x1b4
  402eac:	b	402ec8 <ferror@plt+0x7d8>
  402eb0:	mov	x0, x25
  402eb4:	bl	40f9f0 <ferror@plt+0xd300>
  402eb8:	adrp	x1, 415000 <ferror@plt+0x12910>
  402ebc:	mov	x2, x0
  402ec0:	mov	w0, #0x3                   	// #3
  402ec4:	add	x1, x1, #0x1cb
  402ec8:	bl	4097f4 <ferror@plt+0x7104>
  402ecc:	add	w23, w23, #0x1
  402ed0:	ldur	x0, [x29, #-16]
  402ed4:	bl	40f620 <ferror@plt+0xcf30>
  402ed8:	add	x28, x28, #0x1
  402edc:	cmp	w28, w20
  402ee0:	b.ne	402dd8 <ferror@plt+0x6e8>  // b.any
  402ee4:	b	402fd4 <ferror@plt+0x8e4>
  402ee8:	mov	x26, x0
  402eec:	mov	x0, x25
  402ef0:	bl	40f9f0 <ferror@plt+0xd300>
  402ef4:	adrp	x1, 415000 <ferror@plt+0x12910>
  402ef8:	mov	x2, x0
  402efc:	mov	w0, #0x3                   	// #3
  402f00:	add	x1, x1, #0x1ee
  402f04:	bl	4097f4 <ferror@plt+0x7104>
  402f08:	mov	x25, x26
  402f0c:	str	x26, [sp, #8]
  402f10:	mov	x0, x25
  402f14:	bl	40f9d4 <ferror@plt+0xd2e4>
  402f18:	adrp	x8, 42b000 <ferror@plt+0x28910>
  402f1c:	ldr	x26, [x8, #888]
  402f20:	mov	x27, x0
  402f24:	bl	40f9f0 <ferror@plt+0xd300>
  402f28:	mov	x2, x0
  402f2c:	mov	x0, x26
  402f30:	mov	x1, x24
  402f34:	bl	4026b0 <fprintf@plt>
  402f38:	mov	x0, x27
  402f3c:	bl	40f620 <ferror@plt+0xcf30>
  402f40:	ldr	x0, [sp, #8]
  402f44:	mov	x1, x25
  402f48:	bl	40c3c0 <ferror@plt+0x9cd0>
  402f4c:	mov	x25, x0
  402f50:	cbnz	x0, 402f10 <ferror@plt+0x820>
  402f54:	adrp	x27, 42b000 <ferror@plt+0x28910>
  402f58:	ldr	x1, [x27, #888]
  402f5c:	mov	w0, #0xa                   	// #10
  402f60:	bl	4021a0 <fputc@plt>
  402f64:	ldr	x0, [sp, #8]
  402f68:	bl	40f320 <ferror@plt+0xcc30>
  402f6c:	b	402ecc <ferror@plt+0x7dc>
  402f70:	adrp	x1, 414000 <ferror@plt+0x11910>
  402f74:	add	x1, x1, #0xc95
  402f78:	mov	w0, #0x3                   	// #3
  402f7c:	bl	4097f4 <ferror@plt+0x7104>
  402f80:	mov	w0, #0x1                   	// #1
  402f84:	b	402fe8 <ferror@plt+0x8f8>
  402f88:	adrp	x1, 414000 <ferror@plt+0x11910>
  402f8c:	add	x1, x1, #0xfd3
  402f90:	b	402f9c <ferror@plt+0x8ac>
  402f94:	adrp	x1, 414000 <ferror@plt+0x11910>
  402f98:	add	x1, x1, #0xf13
  402f9c:	mov	w0, #0x3                   	// #3
  402fa0:	bl	4097f4 <ferror@plt+0x7104>
  402fa4:	mov	w23, #0x1                   	// #1
  402fa8:	b	402fdc <ferror@plt+0x8ec>
  402fac:	mov	w23, wzr
  402fb0:	b	402fd4 <ferror@plt+0x8e4>
  402fb4:	neg	w0, w0
  402fb8:	bl	402340 <strerror@plt>
  402fbc:	adrp	x1, 414000 <ferror@plt+0x11910>
  402fc0:	mov	x3, x0
  402fc4:	add	x1, x1, #0xfe9
  402fc8:	mov	w0, #0x3                   	// #3
  402fcc:	mov	x2, x26
  402fd0:	bl	4097f4 <ferror@plt+0x7104>
  402fd4:	mov	x0, x22
  402fd8:	bl	40b4f0 <ferror@plt+0x8e00>
  402fdc:	bl	4097e0 <ferror@plt+0x70f0>
  402fe0:	cmp	w23, #0x0
  402fe4:	cset	w0, ne  // ne = any
  402fe8:	ldp	x20, x19, [sp, #240]
  402fec:	ldp	x22, x21, [sp, #224]
  402ff0:	ldp	x24, x23, [sp, #208]
  402ff4:	ldp	x26, x25, [sp, #192]
  402ff8:	ldp	x28, x27, [sp, #176]
  402ffc:	ldp	x29, x30, [sp, #160]
  403000:	add	sp, sp, #0x100
  403004:	ret
  403008:	sub	sp, sp, #0x60
  40300c:	stp	x20, x19, [sp, #80]
  403010:	adrp	x19, 415000 <ferror@plt+0x12910>
  403014:	adrp	x20, 415000 <ferror@plt+0x12910>
  403018:	stp	x24, x23, [sp, #48]
  40301c:	stp	x22, x21, [sp, #64]
  403020:	mov	x23, x1
  403024:	mov	w22, w0
  403028:	mov	w21, wzr
  40302c:	add	x19, x19, #0x490
  403030:	add	x20, x20, #0x498
  403034:	stp	x29, x30, [sp, #16]
  403038:	stp	x26, x25, [sp, #32]
  40303c:	add	x29, sp, #0x10
  403040:	str	xzr, [sp]
  403044:	add	x4, sp, #0x8
  403048:	mov	w0, w22
  40304c:	mov	x1, x23
  403050:	mov	x2, x19
  403054:	mov	x3, x20
  403058:	str	wzr, [sp, #8]
  40305c:	bl	402410 <getopt_long@plt>
  403060:	mov	w2, w0
  403064:	cmp	w0, #0x67
  403068:	b.le	403080 <ferror@plt+0x990>
  40306c:	cmp	w2, #0x70
  403070:	b.eq	403044 <ferror@plt+0x954>  // b.none
  403074:	cmp	w2, #0x73
  403078:	b.eq	403044 <ferror@plt+0x954>  // b.none
  40307c:	b	4030cc <ferror@plt+0x9dc>
  403080:	cmp	w2, #0x65
  403084:	b.le	403098 <ferror@plt+0x9a8>
  403088:	cmp	w2, #0x66
  40308c:	b.ne	403194 <ferror@plt+0xaa4>  // b.any
  403090:	orr	w21, w21, #0x3
  403094:	b	403044 <ferror@plt+0x954>
  403098:	cmn	w2, #0x1
  40309c:	b.eq	4030f0 <ferror@plt+0xa00>  // b.none
  4030a0:	cmp	w2, #0x3f
  4030a4:	b.eq	4031c4 <ferror@plt+0xad4>  // b.none
  4030a8:	cmp	w2, #0x56
  4030ac:	b.ne	403194 <ferror@plt+0xaa4>  // b.any
  4030b0:	adrp	x0, 414000 <ferror@plt+0x11910>
  4030b4:	add	x0, x0, #0xc5d
  4030b8:	bl	4023e0 <puts@plt>
  4030bc:	adrp	x0, 414000 <ferror@plt+0x11910>
  4030c0:	add	x0, x0, #0xc6d
  4030c4:	bl	4023e0 <puts@plt>
  4030c8:	b	4030e8 <ferror@plt+0x9f8>
  4030cc:	cmp	w2, #0x68
  4030d0:	b.ne	403194 <ferror@plt+0xaa4>  // b.any
  4030d4:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4030d8:	ldr	x1, [x8, #920]
  4030dc:	adrp	x0, 415000 <ferror@plt+0x12910>
  4030e0:	add	x0, x0, #0x3a0
  4030e4:	bl	402620 <printf@plt>
  4030e8:	mov	w0, wzr
  4030ec:	b	4031c8 <ferror@plt+0xad8>
  4030f0:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4030f4:	ldrsw	x24, [x8, #904]
  4030f8:	cmp	w24, w22
  4030fc:	b.ge	4031a8 <ferror@plt+0xab8>  // b.tcont
  403100:	ldr	x20, [x23, x24, lsl #3]
  403104:	adrp	x1, 415000 <ferror@plt+0x12910>
  403108:	add	x1, x1, #0x330
  40310c:	mov	x0, x20
  403110:	bl	402430 <strcmp@plt>
  403114:	cbz	w0, 4031b4 <ferror@plt+0xac4>
  403118:	add	w8, w24, #0x1
  40311c:	cmp	w8, w22
  403120:	b.ge	4031e4 <ferror@plt+0xaf4>  // b.tcont
  403124:	add	x8, x23, x24, lsl #3
  403128:	mvn	w9, w24
  40312c:	mov	x19, xzr
  403130:	mov	x26, xzr
  403134:	add	x23, x8, #0x8
  403138:	add	w24, w9, w22
  40313c:	mov	w25, #0x20                  	// #32
  403140:	ldr	x0, [x23]
  403144:	bl	4020b0 <strlen@plt>
  403148:	add	x8, x26, x0
  40314c:	mov	x22, x0
  403150:	add	x1, x8, #0x2
  403154:	mov	x0, x19
  403158:	bl	4022f0 <realloc@plt>
  40315c:	cbz	x0, 403258 <ferror@plt+0xb68>
  403160:	mov	x19, x0
  403164:	cbz	x26, 403170 <ferror@plt+0xa80>
  403168:	strb	w25, [x19, x26]
  40316c:	add	x26, x26, #0x1
  403170:	ldr	x1, [x23], #8
  403174:	add	x0, x0, x26
  403178:	mov	x2, x22
  40317c:	bl	402070 <memcpy@plt>
  403180:	add	x26, x26, x22
  403184:	subs	w24, w24, #0x1
  403188:	strb	wzr, [x19, x26]
  40318c:	b.ne	403140 <ferror@plt+0xa50>  // b.any
  403190:	b	4031e8 <ferror@plt+0xaf8>
  403194:	adrp	x1, 414000 <ferror@plt+0x11910>
  403198:	add	x1, x1, #0xc95
  40319c:	mov	w0, #0x3                   	// #3
  4031a0:	bl	4097f4 <ferror@plt+0x7104>
  4031a4:	b	4031c4 <ferror@plt+0xad4>
  4031a8:	adrp	x1, 415000 <ferror@plt+0x12910>
  4031ac:	add	x1, x1, #0x31d
  4031b0:	b	4031bc <ferror@plt+0xacc>
  4031b4:	adrp	x1, 415000 <ferror@plt+0x12910>
  4031b8:	add	x1, x1, #0x332
  4031bc:	mov	w0, #0x3                   	// #3
  4031c0:	bl	4097f4 <ferror@plt+0x7104>
  4031c4:	mov	w0, #0x1                   	// #1
  4031c8:	ldp	x20, x19, [sp, #80]
  4031cc:	ldp	x22, x21, [sp, #64]
  4031d0:	ldp	x24, x23, [sp, #48]
  4031d4:	ldp	x26, x25, [sp, #32]
  4031d8:	ldp	x29, x30, [sp, #16]
  4031dc:	add	sp, sp, #0x60
  4031e0:	ret
  4031e4:	mov	x19, xzr
  4031e8:	mov	x1, sp
  4031ec:	mov	x0, xzr
  4031f0:	bl	40b20c <ferror@plt+0x8b1c>
  4031f4:	cbz	x0, 40324c <ferror@plt+0xb5c>
  4031f8:	add	x2, sp, #0x8
  4031fc:	mov	x1, x20
  403200:	mov	x22, x0
  403204:	bl	40f180 <ferror@plt+0xca90>
  403208:	tbnz	w0, #31, 403274 <ferror@plt+0xb84>
  40320c:	ldr	x0, [sp, #8]
  403210:	mov	w1, w21
  403214:	mov	x2, x19
  403218:	bl	40faf0 <ferror@plt+0xd400>
  40321c:	mov	w23, w0
  403220:	tbz	w0, #31, 4032ec <ferror@plt+0xbfc>
  403224:	neg	w0, w23
  403228:	cmp	w0, #0x7
  40322c:	b.gt	40329c <ferror@plt+0xbac>
  403230:	cmp	w0, #0x2
  403234:	b.eq	4032b8 <ferror@plt+0xbc8>  // b.none
  403238:	cmp	w0, #0x3
  40323c:	b.ne	4032d0 <ferror@plt+0xbe0>  // b.any
  403240:	adrp	x3, 415000 <ferror@plt+0x12910>
  403244:	add	x3, x3, #0x440
  403248:	b	4032d8 <ferror@plt+0xbe8>
  40324c:	adrp	x1, 414000 <ferror@plt+0x11910>
  403250:	add	x1, x1, #0xf13
  403254:	b	403260 <ferror@plt+0xb70>
  403258:	adrp	x1, 417000 <ferror@plt+0x14910>
  40325c:	add	x1, x1, #0x624
  403260:	mov	w0, #0x3                   	// #3
  403264:	bl	4097f4 <ferror@plt+0x7104>
  403268:	mov	x0, x19
  40326c:	bl	4024a0 <free@plt>
  403270:	b	4031c4 <ferror@plt+0xad4>
  403274:	mov	w23, w0
  403278:	neg	w0, w0
  40327c:	bl	402340 <strerror@plt>
  403280:	adrp	x1, 415000 <ferror@plt+0x12910>
  403284:	mov	x3, x0
  403288:	add	x1, x1, #0x362
  40328c:	mov	w0, #0x3                   	// #3
  403290:	mov	x2, x20
  403294:	bl	4097f4 <ferror@plt+0x7104>
  403298:	b	4032f4 <ferror@plt+0xc04>
  40329c:	cmp	w0, #0x8
  4032a0:	b.eq	4032c4 <ferror@plt+0xbd4>  // b.none
  4032a4:	cmp	w0, #0x16
  4032a8:	b.ne	4032d0 <ferror@plt+0xbe0>  // b.any
  4032ac:	adrp	x3, 415000 <ferror@plt+0x12910>
  4032b0:	add	x3, x3, #0x460
  4032b4:	b	4032d8 <ferror@plt+0xbe8>
  4032b8:	adrp	x3, 415000 <ferror@plt+0x12910>
  4032bc:	add	x3, x3, #0x427
  4032c0:	b	4032d8 <ferror@plt+0xbe8>
  4032c4:	adrp	x3, 415000 <ferror@plt+0x12910>
  4032c8:	add	x3, x3, #0x411
  4032cc:	b	4032d8 <ferror@plt+0xbe8>
  4032d0:	bl	402340 <strerror@plt>
  4032d4:	mov	x3, x0
  4032d8:	adrp	x1, 415000 <ferror@plt+0x12910>
  4032dc:	add	x1, x1, #0x380
  4032e0:	mov	w0, #0x3                   	// #3
  4032e4:	mov	x2, x20
  4032e8:	bl	4097f4 <ferror@plt+0x7104>
  4032ec:	ldr	x0, [sp, #8]
  4032f0:	bl	40f620 <ferror@plt+0xcf30>
  4032f4:	mov	x0, x22
  4032f8:	bl	40b4f0 <ferror@plt+0x8e00>
  4032fc:	mov	x0, x19
  403300:	bl	4024a0 <free@plt>
  403304:	lsr	w0, w23, #31
  403308:	b	4031c8 <ferror@plt+0xad8>
  40330c:	stp	x29, x30, [sp, #-96]!
  403310:	stp	x28, x27, [sp, #16]
  403314:	stp	x26, x25, [sp, #32]
  403318:	stp	x24, x23, [sp, #48]
  40331c:	stp	x22, x21, [sp, #64]
  403320:	stp	x20, x19, [sp, #80]
  403324:	mov	x29, sp
  403328:	sub	sp, sp, #0x1, lsl #12
  40332c:	sub	sp, sp, #0x1a0
  403330:	adrp	x22, 415000 <ferror@plt+0x12910>
  403334:	adrp	x23, 415000 <ferror@plt+0x12910>
  403338:	adrp	x21, 415000 <ferror@plt+0x12910>
  40333c:	mov	x19, x1
  403340:	mov	w20, w0
  403344:	mov	x25, xzr
  403348:	mov	x24, xzr
  40334c:	add	x22, x22, #0x968
  403350:	add	x23, x23, #0x978
  403354:	mov	w26, #0x1                   	// #1
  403358:	adrp	x27, 42b000 <ferror@plt+0x28910>
  40335c:	adrp	x28, 42b000 <ferror@plt+0x28910>
  403360:	add	x21, x21, #0x4f8
  403364:	str	xzr, [sp, #392]
  403368:	add	x4, sp, #0x190
  40336c:	mov	w0, w20
  403370:	mov	x1, x19
  403374:	mov	x2, x22
  403378:	mov	x3, x23
  40337c:	str	wzr, [sp, #400]
  403380:	bl	402410 <getopt_long@plt>
  403384:	mov	w2, w0
  403388:	cmp	w0, #0x45
  40338c:	b.le	4033bc <ferror@plt+0xccc>
  403390:	sub	w8, w2, #0x61
  403394:	cmp	w8, #0xf
  403398:	b.hi	4033d0 <ferror@plt+0xce0>  // b.pmore
  40339c:	adr	x9, 4033ac <ferror@plt+0xcbc>
  4033a0:	ldrb	w10, [x21, x8]
  4033a4:	add	x9, x9, x10, lsl #2
  4033a8:	br	x9
  4033ac:	adrp	x8, 415000 <ferror@plt+0x12910>
  4033b0:	add	x8, x8, #0x51f
  4033b4:	str	x8, [x28, #936]
  4033b8:	b	403368 <ferror@plt+0xc78>
  4033bc:	cmp	w2, #0x30
  4033c0:	b.ne	403434 <ferror@plt+0xd44>  // b.any
  4033c4:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4033c8:	strb	w26, [x8, #944]
  4033cc:	b	403368 <ferror@plt+0xc78>
  4033d0:	cmp	w2, #0x46
  4033d4:	b.ne	4034ac <ferror@plt+0xdbc>  // b.any
  4033d8:	ldr	x8, [x27, #896]
  4033dc:	str	x8, [x28, #936]
  4033e0:	b	403368 <ferror@plt+0xc78>
  4033e4:	ldr	x24, [x27, #896]
  4033e8:	b	403368 <ferror@plt+0xc78>
  4033ec:	adrp	x8, 415000 <ferror@plt+0x12910>
  4033f0:	add	x8, x8, #0x526
  4033f4:	str	x8, [x28, #936]
  4033f8:	b	403368 <ferror@plt+0xc78>
  4033fc:	ldr	x25, [x27, #896]
  403400:	b	403368 <ferror@plt+0xc78>
  403404:	adrp	x8, 415000 <ferror@plt+0x12910>
  403408:	add	x8, x8, #0x532
  40340c:	str	x8, [x28, #936]
  403410:	b	403368 <ferror@plt+0xc78>
  403414:	adrp	x8, 415000 <ferror@plt+0x12910>
  403418:	add	x8, x8, #0x53f
  40341c:	str	x8, [x28, #936]
  403420:	b	403368 <ferror@plt+0xc78>
  403424:	adrp	x8, 415000 <ferror@plt+0x12910>
  403428:	add	x8, x8, #0x53a
  40342c:	str	x8, [x28, #936]
  403430:	b	403368 <ferror@plt+0xc78>
  403434:	cmn	w2, #0x1
  403438:	b.eq	403448 <ferror@plt+0xd58>  // b.none
  40343c:	cmp	w2, #0x3f
  403440:	b.eq	4036b8 <ferror@plt+0xfc8>  // b.none
  403444:	b	4034d0 <ferror@plt+0xde0>
  403448:	adrp	x26, 42b000 <ferror@plt+0x28910>
  40344c:	ldr	w8, [x26, #904]
  403450:	cmp	w8, w20
  403454:	b.ge	4034e4 <ferror@plt+0xdf4>  // b.tcont
  403458:	orr	x8, x25, x24
  40345c:	cbz	x8, 40350c <ferror@plt+0xe1c>
  403460:	adrp	x8, 417000 <ferror@plt+0x14910>
  403464:	add	x8, x8, #0x30f
  403468:	cmp	x24, #0x0
  40346c:	csel	x22, x8, x24, eq  // eq = none
  403470:	cbnz	x25, 403488 <ferror@plt+0xd98>
  403474:	mov	x0, sp
  403478:	mov	x21, sp
  40347c:	bl	402650 <uname@plt>
  403480:	tbnz	w0, #31, 4036fc <ferror@plt+0x100c>
  403484:	add	x25, x21, #0x82
  403488:	adrp	x2, 415000 <ferror@plt+0x12910>
  40348c:	add	x2, x2, #0x579
  403490:	add	x0, sp, #0x190
  403494:	mov	w1, #0x1000                	// #4096
  403498:	mov	x3, x22
  40349c:	mov	x4, x25
  4034a0:	add	x23, sp, #0x190
  4034a4:	bl	4021f0 <snprintf@plt>
  4034a8:	b	403510 <ferror@plt+0xe20>
  4034ac:	cmp	w2, #0x56
  4034b0:	b.ne	4034d0 <ferror@plt+0xde0>  // b.any
  4034b4:	adrp	x0, 414000 <ferror@plt+0x11910>
  4034b8:	add	x0, x0, #0xc5d
  4034bc:	bl	4023e0 <puts@plt>
  4034c0:	adrp	x0, 414000 <ferror@plt+0x11910>
  4034c4:	add	x0, x0, #0xc6d
  4034c8:	bl	4023e0 <puts@plt>
  4034cc:	b	403504 <ferror@plt+0xe14>
  4034d0:	adrp	x1, 414000 <ferror@plt+0x11910>
  4034d4:	add	x1, x1, #0xc95
  4034d8:	mov	w0, #0x3                   	// #3
  4034dc:	bl	4097f4 <ferror@plt+0x7104>
  4034e0:	b	4036b8 <ferror@plt+0xfc8>
  4034e4:	adrp	x1, 415000 <ferror@plt+0x12910>
  4034e8:	add	x1, x1, #0x548
  4034ec:	b	4036b0 <ferror@plt+0xfc0>
  4034f0:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4034f4:	ldr	x1, [x8, #920]
  4034f8:	adrp	x0, 415000 <ferror@plt+0x12910>
  4034fc:	add	x0, x0, #0x5aa
  403500:	bl	402620 <printf@plt>
  403504:	mov	w19, wzr
  403508:	b	4036bc <ferror@plt+0xfcc>
  40350c:	mov	x23, xzr
  403510:	add	x1, sp, #0x188
  403514:	mov	x0, x23
  403518:	bl	40b20c <ferror@plt+0x8b1c>
  40351c:	cbz	x0, 4036a8 <ferror@plt+0xfb8>
  403520:	ldrsw	x25, [x26, #904]
  403524:	mov	x21, x0
  403528:	cmp	w25, w20
  40352c:	b.ge	4036e4 <ferror@plt+0xff4>  // b.tcont
  403530:	adrp	x23, 415000 <ferror@plt+0x12910>
  403534:	mov	w24, wzr
  403538:	add	x23, x23, #0x8fe
  40353c:	ldr	x27, [x19, x25, lsl #3]
  403540:	mov	x1, sp
  403544:	mov	x0, x27
  403548:	bl	414bf8 <ferror@plt+0x12508>
  40354c:	cbnz	w0, 4035a8 <ferror@plt+0xeb8>
  403550:	ldr	w8, [sp, #16]
  403554:	and	w8, w8, #0xf000
  403558:	cmp	w8, #0x8, lsl #12
  40355c:	b.ne	4035a8 <ferror@plt+0xeb8>  // b.any
  403560:	mov	x0, x27
  403564:	bl	4020b0 <strlen@plt>
  403568:	mov	x1, x0
  40356c:	mov	x0, x27
  403570:	bl	40abd4 <ferror@plt+0x84e4>
  403574:	tbz	w0, #0, 4035a8 <ferror@plt+0xeb8>
  403578:	mov	x2, sp
  40357c:	mov	x0, x21
  403580:	mov	x1, x27
  403584:	bl	40f180 <ferror@plt+0xca90>
  403588:	tbnz	w0, #31, 403694 <ferror@plt+0xfa4>
  40358c:	ldr	x0, [sp]
  403590:	bl	403708 <ferror@plt+0x1018>
  403594:	ldr	x8, [sp]
  403598:	mov	w26, w0
  40359c:	mov	x0, x8
  4035a0:	bl	40f620 <ferror@plt+0xcf30>
  4035a4:	b	40367c <ferror@plt+0xf8c>
  4035a8:	sub	x2, x29, #0x10
  4035ac:	mov	x0, x21
  4035b0:	mov	x1, x27
  4035b4:	stur	xzr, [x29, #-16]
  4035b8:	bl	40f698 <ferror@plt+0xcfa8>
  4035bc:	tbnz	w0, #31, 403638 <ferror@plt+0xf48>
  4035c0:	ldur	x2, [x29, #-16]
  4035c4:	cbz	x2, 403650 <ferror@plt+0xf60>
  4035c8:	mov	x3, sp
  4035cc:	mov	w1, #0x2                   	// #2
  4035d0:	mov	x0, x21
  4035d4:	bl	40f808 <ferror@plt+0xd118>
  4035d8:	ldur	x8, [x29, #-16]
  4035dc:	mov	w26, w0
  4035e0:	mov	x0, x8
  4035e4:	bl	40f320 <ferror@plt+0xcc30>
  4035e8:	tbnz	w26, #31, 40366c <ferror@plt+0xf7c>
  4035ec:	ldr	x28, [sp]
  4035f0:	cbz	x28, 403650 <ferror@plt+0xf60>
  4035f4:	mov	x0, x28
  4035f8:	bl	40f9d4 <ferror@plt+0xd2e4>
  4035fc:	mov	x27, x0
  403600:	bl	403708 <ferror@plt+0x1018>
  403604:	mov	w22, w0
  403608:	mov	x0, x27
  40360c:	bl	40f620 <ferror@plt+0xcf30>
  403610:	ldr	x0, [sp]
  403614:	cmp	w22, #0x0
  403618:	mov	x1, x28
  40361c:	csel	w26, w22, w26, lt  // lt = tstop
  403620:	bl	40c3c0 <ferror@plt+0x9cd0>
  403624:	mov	x28, x0
  403628:	cbnz	x0, 4035f4 <ferror@plt+0xf04>
  40362c:	ldr	x0, [sp]
  403630:	bl	40f320 <ferror@plt+0xcc30>
  403634:	b	40367c <ferror@plt+0xf8c>
  403638:	mov	w26, w0
  40363c:	mov	w0, #0x3                   	// #3
  403640:	mov	x1, x23
  403644:	mov	x2, x27
  403648:	bl	4097f4 <ferror@plt+0x7104>
  40364c:	b	40367c <ferror@plt+0xf8c>
  403650:	adrp	x1, 415000 <ferror@plt+0x12910>
  403654:	mov	w0, #0x3                   	// #3
  403658:	add	x1, x1, #0x91a
  40365c:	mov	x2, x27
  403660:	bl	4097f4 <ferror@plt+0x7104>
  403664:	mov	w26, #0xfffffffe            	// #-2
  403668:	b	40367c <ferror@plt+0xf8c>
  40366c:	adrp	x1, 415000 <ferror@plt+0x12910>
  403670:	mov	w0, #0x3                   	// #3
  403674:	add	x1, x1, #0x930
  403678:	bl	4097f4 <ferror@plt+0x7104>
  40367c:	cmp	w26, #0x0
  403680:	add	x25, x25, #0x1
  403684:	csel	w24, w26, w24, lt  // lt = tstop
  403688:	cmp	w25, w20
  40368c:	b.ne	40353c <ferror@plt+0xe4c>  // b.any
  403690:	b	4036ec <ferror@plt+0xffc>
  403694:	adrp	x1, 415000 <ferror@plt+0x12910>
  403698:	mov	w26, w0
  40369c:	mov	w0, #0x3                   	// #3
  4036a0:	add	x1, x1, #0x81b
  4036a4:	b	403644 <ferror@plt+0xf54>
  4036a8:	adrp	x1, 414000 <ferror@plt+0x11910>
  4036ac:	add	x1, x1, #0xf13
  4036b0:	mov	w0, #0x3                   	// #3
  4036b4:	bl	4097f4 <ferror@plt+0x7104>
  4036b8:	mov	w19, #0x1                   	// #1
  4036bc:	mov	w0, w19
  4036c0:	add	sp, sp, #0x1, lsl #12
  4036c4:	add	sp, sp, #0x1a0
  4036c8:	ldp	x20, x19, [sp, #80]
  4036cc:	ldp	x22, x21, [sp, #64]
  4036d0:	ldp	x24, x23, [sp, #48]
  4036d4:	ldp	x26, x25, [sp, #32]
  4036d8:	ldp	x28, x27, [sp, #16]
  4036dc:	ldp	x29, x30, [sp], #96
  4036e0:	ret
  4036e4:	mov	w19, wzr
  4036e8:	b	4036f0 <ferror@plt+0x1000>
  4036ec:	lsr	w19, w24, #31
  4036f0:	mov	x0, x21
  4036f4:	bl	40b4f0 <ferror@plt+0x8e00>
  4036f8:	b	4036bc <ferror@plt+0xfcc>
  4036fc:	adrp	x1, 415000 <ferror@plt+0x12910>
  403700:	add	x1, x1, #0x565
  403704:	b	4036b0 <ferror@plt+0xfc0>
  403708:	sub	sp, sp, #0x80
  40370c:	stp	x24, x23, [sp, #80]
  403710:	adrp	x23, 42b000 <ferror@plt+0x28910>
  403714:	stp	x20, x19, [sp, #112]
  403718:	mov	x20, x0
  40371c:	ldr	x0, [x23, #936]
  403720:	stp	x29, x30, [sp, #32]
  403724:	stp	x28, x27, [sp, #48]
  403728:	stp	x26, x25, [sp, #64]
  40372c:	stp	x22, x21, [sp, #96]
  403730:	add	x29, sp, #0x20
  403734:	stp	xzr, xzr, [sp, #8]
  403738:	cbz	x0, 403780 <ferror@plt+0x1090>
  40373c:	adrp	x1, 415000 <ferror@plt+0x12910>
  403740:	add	x1, x1, #0x53f
  403744:	bl	402430 <strcmp@plt>
  403748:	cbnz	w0, 4037b4 <ferror@plt+0x10c4>
  40374c:	mov	x0, x20
  403750:	bl	40f9fc <ferror@plt+0xd30c>
  403754:	adrp	x8, 42b000 <ferror@plt+0x28910>
  403758:	ldrb	w8, [x8, #944]
  40375c:	mov	x1, x0
  403760:	adrp	x0, 415000 <ferror@plt+0x12910>
  403764:	add	x0, x0, #0x87b
  403768:	cmp	w8, #0x0
  40376c:	mov	w8, #0xa                   	// #10
  403770:	csel	w2, wzr, w8, ne  // ne = any
  403774:	bl	402620 <printf@plt>
  403778:	mov	w19, wzr
  40377c:	b	403b60 <ferror@plt+0x1470>
  403780:	mov	x0, x20
  403784:	bl	40f9fc <ferror@plt+0xd30c>
  403788:	adrp	x8, 42b000 <ferror@plt+0x28910>
  40378c:	ldrb	w8, [x8, #944]
  403790:	mov	x2, x0
  403794:	adrp	x0, 415000 <ferror@plt+0x12910>
  403798:	adrp	x1, 415000 <ferror@plt+0x12910>
  40379c:	cmp	w8, #0x0
  4037a0:	mov	w8, #0xa                   	// #10
  4037a4:	csel	w3, wzr, w8, ne  // ne = any
  4037a8:	add	x0, x0, #0x836
  4037ac:	add	x1, x1, #0x840
  4037b0:	bl	402620 <printf@plt>
  4037b4:	add	x1, sp, #0x10
  4037b8:	mov	x0, x20
  4037bc:	bl	4111d8 <ferror@plt+0xeae8>
  4037c0:	mov	w19, w0
  4037c4:	tbnz	w0, #31, 4039b8 <ferror@plt+0x12c8>
  4037c8:	ldr	x21, [x23, #936]
  4037cc:	cbz	x21, 4037e4 <ferror@plt+0x10f4>
  4037d0:	adrp	x1, 415000 <ferror@plt+0x12910>
  4037d4:	add	x1, x1, #0x53a
  4037d8:	mov	x0, x21
  4037dc:	bl	402430 <strcmp@plt>
  4037e0:	cbz	w0, 4039e8 <ferror@plt+0x12f8>
  4037e4:	ldr	x20, [sp, #16]
  4037e8:	cbz	x20, 403904 <ferror@plt+0x1214>
  4037ec:	adrp	x21, 415000 <ferror@plt+0x12910>
  4037f0:	adrp	x22, 415000 <ferror@plt+0x12910>
  4037f4:	adrp	x26, 415000 <ferror@plt+0x12910>
  4037f8:	add	x21, x21, #0x53a
  4037fc:	add	x22, x22, #0x86f
  403800:	adrp	x24, 42b000 <ferror@plt+0x28910>
  403804:	mov	w25, #0xa                   	// #10
  403808:	add	x26, x26, #0x87b
  40380c:	mov	x0, x20
  403810:	bl	4116c0 <ferror@plt+0xefd0>
  403814:	mov	x28, x0
  403818:	mov	x0, x20
  40381c:	bl	4116d0 <ferror@plt+0xefe0>
  403820:	ldr	x8, [x23, #936]
  403824:	mov	x27, x0
  403828:	cbz	x8, 403858 <ferror@plt+0x1168>
  40382c:	mov	x0, x8
  403830:	mov	x1, x28
  403834:	bl	402430 <strcmp@plt>
  403838:	cbnz	w0, 4038ec <ferror@plt+0x11fc>
  40383c:	ldrb	w8, [x24, #944]
  403840:	mov	x0, x26
  403844:	mov	x1, x27
  403848:	cmp	w8, #0x0
  40384c:	csel	w2, wzr, w25, ne  // ne = any
  403850:	bl	402620 <printf@plt>
  403854:	b	4038ec <ferror@plt+0x11fc>
  403858:	mov	x0, x28
  40385c:	mov	x1, x21
  403860:	bl	402430 <strcmp@plt>
  403864:	cbz	w0, 4038a0 <ferror@plt+0x11b0>
  403868:	mov	x0, x28
  40386c:	mov	x1, x22
  403870:	bl	402430 <strcmp@plt>
  403874:	cbz	w0, 4038a0 <ferror@plt+0x11b0>
  403878:	ldrb	w8, [x24, #944]
  40387c:	cmp	w8, #0x1
  403880:	b.ne	4038bc <ferror@plt+0x11cc>  // b.any
  403884:	adrp	x0, 415000 <ferror@plt+0x12910>
  403888:	add	x0, x0, #0x878
  40388c:	mov	x1, x28
  403890:	mov	x2, x27
  403894:	mov	w3, wzr
  403898:	bl	402620 <printf@plt>
  40389c:	b	4038ec <ferror@plt+0x11fc>
  4038a0:	add	x2, sp, #0x8
  4038a4:	mov	x0, x28
  4038a8:	mov	x1, x27
  4038ac:	bl	403b84 <ferror@plt+0x1494>
  4038b0:	mov	w19, w0
  4038b4:	tbz	w0, #31, 4038ec <ferror@plt+0x11fc>
  4038b8:	b	403b3c <ferror@plt+0x144c>
  4038bc:	mov	x0, x28
  4038c0:	bl	4020b0 <strlen@plt>
  4038c4:	mov	w8, #0xf                   	// #15
  4038c8:	sub	w2, w8, w0
  4038cc:	adrp	x0, 415000 <ferror@plt+0x12910>
  4038d0:	adrp	x3, 417000 <ferror@plt+0x14910>
  4038d4:	mov	w5, #0xa                   	// #10
  4038d8:	add	x0, x0, #0x880
  4038dc:	mov	x1, x28
  4038e0:	add	x3, x3, #0x30f
  4038e4:	mov	x4, x27
  4038e8:	bl	402620 <printf@plt>
  4038ec:	ldr	x0, [sp, #16]
  4038f0:	mov	x1, x20
  4038f4:	bl	40c3c0 <ferror@plt+0x9cd0>
  4038f8:	mov	x20, x0
  4038fc:	cbnz	x0, 40380c <ferror@plt+0x111c>
  403900:	ldr	x21, [x23, #936]
  403904:	cbnz	x21, 403b3c <ferror@plt+0x144c>
  403908:	ldr	x20, [sp, #8]
  40390c:	cbz	x20, 403b58 <ferror@plt+0x1468>
  403910:	adrp	x21, 415000 <ferror@plt+0x12910>
  403914:	adrp	x22, 415000 <ferror@plt+0x12910>
  403918:	adrp	x23, 415000 <ferror@plt+0x12910>
  40391c:	adrp	x24, 42b000 <ferror@plt+0x28910>
  403920:	mov	w25, #0xa                   	// #10
  403924:	add	x21, x21, #0x88c
  403928:	add	x22, x22, #0x89d
  40392c:	add	x23, x23, #0x8a3
  403930:	ldr	x26, [x20]
  403934:	str	x26, [sp, #8]
  403938:	ldr	x5, [x20, #16]
  40393c:	cbz	x5, 403974 <ferror@plt+0x1284>
  403940:	ldr	x7, [x20, #24]
  403944:	ldr	x3, [x20, #8]
  403948:	ldp	w2, w4, [x20, #32]
  40394c:	cbz	x7, 40398c <ferror@plt+0x129c>
  403950:	ldrb	w8, [x24, #944]
  403954:	ldr	w6, [x20, #40]
  403958:	mov	x0, x23
  40395c:	mov	x1, x22
  403960:	cmp	w8, #0x0
  403964:	csel	w8, wzr, w25, ne  // ne = any
  403968:	str	w8, [sp]
  40396c:	bl	402620 <printf@plt>
  403970:	b	4039a4 <ferror@plt+0x12b4>
  403974:	ldr	w2, [x20, #32]
  403978:	ldr	x3, [x20, #8]
  40397c:	ldrb	w8, [x24, #944]
  403980:	ldr	w4, [x20, #40]
  403984:	ldr	x5, [x20, #24]
  403988:	b	403990 <ferror@plt+0x12a0>
  40398c:	ldrb	w8, [x24, #944]
  403990:	cmp	w8, #0x0
  403994:	csel	w6, wzr, w25, ne  // ne = any
  403998:	mov	x0, x21
  40399c:	mov	x1, x22
  4039a0:	bl	402620 <printf@plt>
  4039a4:	mov	x0, x20
  4039a8:	bl	4024a0 <free@plt>
  4039ac:	mov	x20, x26
  4039b0:	cbnz	x26, 403930 <ferror@plt+0x1240>
  4039b4:	b	403b3c <ferror@plt+0x144c>
  4039b8:	mov	x0, x20
  4039bc:	bl	40f9f0 <ferror@plt+0xd300>
  4039c0:	mov	x20, x0
  4039c4:	neg	w0, w19
  4039c8:	bl	402340 <strerror@plt>
  4039cc:	adrp	x1, 415000 <ferror@plt+0x12910>
  4039d0:	mov	x3, x0
  4039d4:	add	x1, x1, #0x84a
  4039d8:	mov	w0, #0x3                   	// #3
  4039dc:	mov	x2, x20
  4039e0:	bl	4097f4 <ferror@plt+0x7104>
  4039e4:	b	403b60 <ferror@plt+0x1470>
  4039e8:	ldr	x20, [sp, #16]
  4039ec:	mov	w19, wzr
  4039f0:	stur	xzr, [x29, #-8]
  4039f4:	cbz	x20, 403b3c <ferror@plt+0x144c>
  4039f8:	adrp	x21, 415000 <ferror@plt+0x12910>
  4039fc:	adrp	x22, 415000 <ferror@plt+0x12910>
  403a00:	add	x21, x21, #0x53a
  403a04:	add	x22, x22, #0x86f
  403a08:	mov	x23, x20
  403a0c:	mov	x0, x23
  403a10:	bl	4116c0 <ferror@plt+0xefd0>
  403a14:	mov	x24, x0
  403a18:	mov	x0, x23
  403a1c:	bl	4116d0 <ferror@plt+0xefe0>
  403a20:	mov	x25, x0
  403a24:	mov	x0, x24
  403a28:	mov	x1, x21
  403a2c:	bl	402430 <strcmp@plt>
  403a30:	cbz	w0, 403a44 <ferror@plt+0x1354>
  403a34:	mov	x0, x24
  403a38:	mov	x1, x22
  403a3c:	bl	402430 <strcmp@plt>
  403a40:	cbnz	w0, 403a5c <ferror@plt+0x136c>
  403a44:	sub	x2, x29, #0x8
  403a48:	mov	x0, x24
  403a4c:	mov	x1, x25
  403a50:	bl	403b84 <ferror@plt+0x1494>
  403a54:	mov	w19, w0
  403a58:	tbnz	w0, #31, 403b20 <ferror@plt+0x1430>
  403a5c:	mov	x0, x20
  403a60:	mov	x1, x23
  403a64:	bl	40c3c0 <ferror@plt+0x9cd0>
  403a68:	mov	x23, x0
  403a6c:	cbnz	x0, 403a0c <ferror@plt+0x131c>
  403a70:	ldur	x20, [x29, #-8]
  403a74:	cbz	x20, 403b3c <ferror@plt+0x144c>
  403a78:	adrp	x21, 415000 <ferror@plt+0x12910>
  403a7c:	adrp	x22, 415000 <ferror@plt+0x12910>
  403a80:	adrp	x23, 415000 <ferror@plt+0x12910>
  403a84:	adrp	x24, 42b000 <ferror@plt+0x28910>
  403a88:	mov	w25, #0xa                   	// #10
  403a8c:	add	x21, x21, #0x8bb
  403a90:	add	x22, x22, #0x891
  403a94:	add	x23, x23, #0x8a8
  403a98:	ldr	x26, [x20]
  403a9c:	stur	x26, [x29, #-8]
  403aa0:	ldr	x4, [x20, #16]
  403aa4:	cbz	x4, 403ad4 <ferror@plt+0x13e4>
  403aa8:	ldr	x6, [x20, #24]
  403aac:	ldr	x2, [x20, #8]
  403ab0:	ldp	w1, w3, [x20, #32]
  403ab4:	cbz	x6, 403af8 <ferror@plt+0x1408>
  403ab8:	ldrb	w8, [x24, #944]
  403abc:	ldr	w5, [x20, #40]
  403ac0:	mov	x0, x23
  403ac4:	cmp	w8, #0x0
  403ac8:	csel	w7, wzr, w25, ne  // ne = any
  403acc:	bl	402620 <printf@plt>
  403ad0:	b	403b0c <ferror@plt+0x141c>
  403ad4:	ldrb	w8, [x24, #944]
  403ad8:	ldr	w1, [x20, #32]
  403adc:	ldr	x2, [x20, #8]
  403ae0:	ldr	w3, [x20, #40]
  403ae4:	ldr	x4, [x20, #24]
  403ae8:	cmp	w8, #0x0
  403aec:	csel	w5, wzr, w25, ne  // ne = any
  403af0:	mov	x0, x21
  403af4:	b	403b08 <ferror@plt+0x1418>
  403af8:	ldrb	w8, [x24, #944]
  403afc:	mov	x0, x22
  403b00:	cmp	w8, #0x0
  403b04:	csel	w5, wzr, w25, ne  // ne = any
  403b08:	bl	402620 <printf@plt>
  403b0c:	mov	x0, x20
  403b10:	bl	4024a0 <free@plt>
  403b14:	mov	x20, x26
  403b18:	cbnz	x26, 403a98 <ferror@plt+0x13a8>
  403b1c:	b	403b3c <ferror@plt+0x144c>
  403b20:	ldur	x0, [x29, #-8]
  403b24:	cbz	x0, 403b3c <ferror@plt+0x144c>
  403b28:	ldr	x20, [x0]
  403b2c:	stur	x20, [x29, #-8]
  403b30:	bl	4024a0 <free@plt>
  403b34:	mov	x0, x20
  403b38:	cbnz	x20, 403b28 <ferror@plt+0x1438>
  403b3c:	ldr	x0, [sp, #8]
  403b40:	cbz	x0, 403b58 <ferror@plt+0x1468>
  403b44:	ldr	x20, [x0]
  403b48:	str	x20, [sp, #8]
  403b4c:	bl	4024a0 <free@plt>
  403b50:	mov	x0, x20
  403b54:	cbnz	x20, 403b44 <ferror@plt+0x1454>
  403b58:	ldr	x0, [sp, #16]
  403b5c:	bl	411688 <ferror@plt+0xef98>
  403b60:	mov	w0, w19
  403b64:	ldp	x20, x19, [sp, #112]
  403b68:	ldp	x22, x21, [sp, #96]
  403b6c:	ldp	x24, x23, [sp, #80]
  403b70:	ldp	x26, x25, [sp, #64]
  403b74:	ldp	x28, x27, [sp, #48]
  403b78:	ldp	x29, x30, [sp, #32]
  403b7c:	add	sp, sp, #0x80
  403b80:	ret
  403b84:	sub	sp, sp, #0x70
  403b88:	stp	x20, x19, [sp, #96]
  403b8c:	mov	x19, x1
  403b90:	mov	x20, x0
  403b94:	mov	w1, #0x3a                  	// #58
  403b98:	mov	x0, x19
  403b9c:	stp	x29, x30, [sp, #16]
  403ba0:	stp	x28, x27, [sp, #32]
  403ba4:	stp	x26, x25, [sp, #48]
  403ba8:	stp	x24, x23, [sp, #64]
  403bac:	stp	x22, x21, [sp, #80]
  403bb0:	add	x29, sp, #0x10
  403bb4:	mov	x21, x2
  403bb8:	bl	4024d0 <strchr@plt>
  403bbc:	cbz	x0, 403c7c <ferror@plt+0x158c>
  403bc0:	adrp	x1, 415000 <ferror@plt+0x12910>
  403bc4:	mov	x22, x0
  403bc8:	sub	x24, x0, x19
  403bcc:	add	x1, x1, #0x53a
  403bd0:	mov	x0, x20
  403bd4:	bl	402430 <strcmp@plt>
  403bd8:	mov	w20, w0
  403bdc:	add	x0, x22, #0x1
  403be0:	bl	4020b0 <strlen@plt>
  403be4:	ldr	x25, [x21]
  403be8:	cmp	w20, #0x0
  403bec:	csinc	x26, xzr, x22, eq  // eq = none
  403bf0:	csel	w27, w0, wzr, eq  // eq = none
  403bf4:	csel	w8, wzr, w0, eq  // eq = none
  403bf8:	csinc	x28, xzr, x22, ne  // ne = any
  403bfc:	stur	w8, [x29, #-4]
  403c00:	cbz	x25, 403c34 <ferror@plt+0x1544>
  403c04:	sxtw	x23, w24
  403c08:	mov	x22, x25
  403c0c:	ldr	w8, [x22, #32]
  403c10:	cmp	w8, w24
  403c14:	b.ne	403c2c <ferror@plt+0x153c>  // b.any
  403c18:	ldr	x0, [x22, #8]
  403c1c:	mov	x1, x19
  403c20:	mov	x2, x23
  403c24:	bl	4022c0 <bcmp@plt>
  403c28:	cbz	w0, 403c58 <ferror@plt+0x1568>
  403c2c:	ldr	x22, [x22]
  403c30:	cbnz	x22, 403c0c <ferror@plt+0x151c>
  403c34:	mov	w0, #0x30                  	// #48
  403c38:	bl	402240 <malloc@plt>
  403c3c:	cbz	x0, 403ca4 <ferror@plt+0x15b4>
  403c40:	mov	x22, x0
  403c44:	stp	x25, x19, [x0]
  403c48:	str	x0, [x21]
  403c4c:	stp	wzr, wzr, [x0, #36]
  403c50:	str	w24, [x0, #32]
  403c54:	stp	xzr, xzr, [x0, #16]
  403c58:	cbz	x28, 403c64 <ferror@plt+0x1574>
  403c5c:	str	x28, [x22, #16]
  403c60:	str	w27, [x22, #36]
  403c64:	cbz	w20, 403c98 <ferror@plt+0x15a8>
  403c68:	ldur	w8, [x29, #-4]
  403c6c:	mov	w0, wzr
  403c70:	str	x26, [x22, #24]
  403c74:	str	w8, [x22, #40]
  403c78:	b	403cb8 <ferror@plt+0x15c8>
  403c7c:	adrp	x1, 415000 <ferror@plt+0x12910>
  403c80:	add	x1, x1, #0x8ca
  403c84:	mov	w0, #0x3                   	// #3
  403c88:	mov	x2, x20
  403c8c:	mov	x3, x19
  403c90:	bl	4097f4 <ferror@plt+0x7104>
  403c94:	b	403c9c <ferror@plt+0x15ac>
  403c98:	cbz	x22, 403ca4 <ferror@plt+0x15b4>
  403c9c:	mov	w0, wzr
  403ca0:	b	403cb8 <ferror@plt+0x15c8>
  403ca4:	adrp	x1, 415000 <ferror@plt+0x12910>
  403ca8:	add	x1, x1, #0x8ee
  403cac:	mov	w0, #0x3                   	// #3
  403cb0:	bl	4097f4 <ferror@plt+0x7104>
  403cb4:	mov	w0, #0xfffffff4            	// #-12
  403cb8:	ldp	x20, x19, [sp, #96]
  403cbc:	ldp	x22, x21, [sp, #80]
  403cc0:	ldp	x24, x23, [sp, #64]
  403cc4:	ldp	x26, x25, [sp, #48]
  403cc8:	ldp	x28, x27, [sp, #32]
  403ccc:	ldp	x29, x30, [sp, #16]
  403cd0:	add	sp, sp, #0x70
  403cd4:	ret
  403cd8:	stp	x29, x30, [sp, #-96]!
  403cdc:	stp	x28, x27, [sp, #16]
  403ce0:	stp	x26, x25, [sp, #32]
  403ce4:	stp	x24, x23, [sp, #48]
  403ce8:	stp	x22, x21, [sp, #64]
  403cec:	stp	x20, x19, [sp, #80]
  403cf0:	mov	x29, sp
  403cf4:	sub	sp, sp, #0x1, lsl #12
  403cf8:	sub	sp, sp, #0x1e0
  403cfc:	mov	w22, w0
  403d00:	adrp	x0, 415000 <ferror@plt+0x12910>
  403d04:	add	x0, x0, #0xb9c
  403d08:	mov	x25, x1
  403d0c:	bl	402660 <getenv@plt>
  403d10:	cbz	x0, 403e98 <ferror@plt+0x17a8>
  403d14:	mov	x23, x0
  403d18:	mov	x19, xzr
  403d1c:	mov	x8, x0
  403d20:	ldrb	w9, [x8]
  403d24:	cmp	w9, #0x20
  403d28:	b.eq	403d34 <ferror@plt+0x1644>  // b.none
  403d2c:	cbnz	w9, 403d38 <ferror@plt+0x1648>
  403d30:	b	403d40 <ferror@plt+0x1650>
  403d34:	add	x19, x19, #0x1
  403d38:	add	x8, x8, #0x1
  403d3c:	b	403d20 <ferror@plt+0x1630>
  403d40:	sub	x24, x8, x23
  403d44:	add	x8, x19, w22, sxtw
  403d48:	add	x8, x8, x24
  403d4c:	lsl	x8, x8, #3
  403d50:	add	x0, x8, #0x18
  403d54:	bl	402240 <malloc@plt>
  403d58:	cbz	x0, 403ea0 <ferror@plt+0x17b0>
  403d5c:	sxtw	x8, w22
  403d60:	ldr	x9, [x25]
  403d64:	add	x8, x0, x8, lsl #3
  403d68:	add	x19, x8, x19, lsl #3
  403d6c:	add	x21, x19, #0x18
  403d70:	mov	x20, x0
  403d74:	str	x9, [x0]
  403d78:	add	x2, x24, #0x1
  403d7c:	mov	x0, x21
  403d80:	mov	x1, x23
  403d84:	bl	402070 <memcpy@plt>
  403d88:	ldrb	w12, [x19, #24]
  403d8c:	cbz	w12, 403eb8 <ferror@plt+0x17c8>
  403d90:	mov	x10, xzr
  403d94:	add	x9, x21, x24
  403d98:	mov	w19, #0x1                   	// #1
  403d9c:	mov	x8, x21
  403da0:	cbz	x10, 403e10 <ferror@plt+0x1720>
  403da4:	ldrb	w11, [x10]
  403da8:	cmp	w11, w12, uxtb
  403dac:	b.ne	403e74 <ferror@plt+0x1784>  // b.any
  403db0:	cmp	x10, x8
  403db4:	b.eq	403e50 <ferror@plt+0x1760>  // b.none
  403db8:	sub	x12, x21, #0x1
  403dbc:	cmp	x10, x12
  403dc0:	b.cs	403ddc <ferror@plt+0x16ec>  // b.hs, b.nlast
  403dc4:	add	x10, x10, #0x1
  403dc8:	ldrb	w11, [x10]
  403dcc:	sturb	w11, [x10, #-1]
  403dd0:	add	x10, x10, #0x1
  403dd4:	cmp	x21, x10
  403dd8:	b.ne	403dc8 <ferror@plt+0x16d8>  // b.any
  403ddc:	sub	x11, x9, #0x2
  403de0:	cmp	x12, x11
  403de4:	b.cs	403e00 <ferror@plt+0x1710>  // b.hs, b.nlast
  403de8:	add	x10, x21, #0x1
  403dec:	ldrb	w12, [x10]
  403df0:	sturb	w12, [x10, #-2]
  403df4:	add	x10, x10, #0x1
  403df8:	cmp	x9, x10
  403dfc:	b.ne	403dec <ferror@plt+0x16fc>  // b.any
  403e00:	mov	x10, xzr
  403e04:	sub	x21, x21, #0x2
  403e08:	strb	wzr, [x11]
  403e0c:	b	403e78 <ferror@plt+0x1788>
  403e10:	and	w10, w12, #0xff
  403e14:	cmp	w10, #0x27
  403e18:	b.eq	403e44 <ferror@plt+0x1754>  // b.none
  403e1c:	cmp	w10, #0x22
  403e20:	b.eq	403e44 <ferror@plt+0x1754>  // b.none
  403e24:	cmp	w10, #0x20
  403e28:	b.ne	403e70 <ferror@plt+0x1780>  // b.any
  403e2c:	str	x8, [x20, w19, sxtw #3]
  403e30:	mov	x8, x21
  403e34:	mov	x10, xzr
  403e38:	add	w19, w19, #0x1
  403e3c:	strb	wzr, [x8], #1
  403e40:	b	403e74 <ferror@plt+0x1784>
  403e44:	mov	x11, x9
  403e48:	mov	x10, x21
  403e4c:	b	403e78 <ferror@plt+0x1788>
  403e50:	add	x10, x10, #0x1
  403e54:	mov	x8, x21
  403e58:	str	x10, [x20, w19, sxtw #3]
  403e5c:	add	w19, w19, #0x1
  403e60:	strb	wzr, [x8], #1
  403e64:	mov	x11, x9
  403e68:	mov	x10, xzr
  403e6c:	b	403e78 <ferror@plt+0x1788>
  403e70:	mov	x10, xzr
  403e74:	mov	x11, x9
  403e78:	ldrb	w12, [x21, #1]!
  403e7c:	mov	x9, x11
  403e80:	cbnz	w12, 403da0 <ferror@plt+0x16b0>
  403e84:	cmp	x8, x21
  403e88:	b.cs	403ebc <ferror@plt+0x17cc>  // b.hs, b.nlast
  403e8c:	str	x8, [x20, w19, sxtw #3]
  403e90:	add	w19, w19, #0x1
  403e94:	b	403ebc <ferror@plt+0x17cc>
  403e98:	mov	x20, x25
  403e9c:	cbnz	x25, 403edc <ferror@plt+0x17ec>
  403ea0:	adrp	x1, 415000 <ferror@plt+0x12910>
  403ea4:	add	x1, x1, #0xb46
  403ea8:	mov	w0, #0x3                   	// #3
  403eac:	bl	4097f4 <ferror@plt+0x7104>
  403eb0:	mov	w0, #0x1                   	// #1
  403eb4:	b	404378 <ferror@plt+0x1c88>
  403eb8:	mov	w19, #0x1                   	// #1
  403ebc:	sub	w8, w22, #0x1
  403ec0:	add	x0, x20, w19, sxtw #3
  403ec4:	add	x1, x25, #0x8
  403ec8:	sbfiz	x2, x8, #3, #32
  403ecc:	bl	402070 <memcpy@plt>
  403ed0:	add	w8, w19, w22
  403ed4:	str	xzr, [x20, w8, sxtw #3]
  403ed8:	sub	w22, w8, #0x1
  403edc:	str	x25, [sp, #16]
  403ee0:	adrp	x24, 416000 <ferror@plt+0x13910>
  403ee4:	adrp	x25, 416000 <ferror@plt+0x13910>
  403ee8:	adrp	x27, 415000 <ferror@plt+0x12910>
  403eec:	mov	w19, wzr
  403ef0:	mov	w26, wzr
  403ef4:	mov	x21, xzr
  403ef8:	add	x24, x24, #0x7b0
  403efc:	add	x25, x25, #0x7c8
  403f00:	mov	w28, #0x1                   	// #1
  403f04:	add	x27, x27, #0xb00
  403f08:	adrp	x23, 42b000 <ferror@plt+0x28910>
  403f0c:	stp	xzr, xzr, [sp, #32]
  403f10:	str	wzr, [sp, #28]
  403f14:	stp	wzr, wzr, [sp, #52]
  403f18:	str	wzr, [sp, #64]
  403f1c:	add	x4, sp, #0x1d0
  403f20:	mov	w0, w22
  403f24:	mov	x1, x20
  403f28:	mov	x2, x24
  403f2c:	mov	x3, x25
  403f30:	str	wzr, [sp, #464]
  403f34:	bl	402410 <getopt_long@plt>
  403f38:	mov	w2, w0
  403f3c:	cmp	w0, #0x43
  403f40:	b.le	403f70 <ferror@plt+0x1880>
  403f44:	sub	w8, w2, #0x52
  403f48:	cmp	w8, #0x24
  403f4c:	b.hi	404034 <ferror@plt+0x1944>  // b.pmore
  403f50:	adr	x9, 403f64 <ferror@plt+0x1874>
  403f54:	ldrb	w10, [x27, x8]
  403f58:	add	x9, x9, x10, lsl #2
  403f5c:	mov	w8, #0x1                   	// #1
  403f60:	br	x9
  403f64:	adrp	x8, 42b000 <ferror@plt+0x28910>
  403f68:	strb	w28, [x8, #956]
  403f6c:	b	404110 <ferror@plt+0x1a20>
  403f70:	add	w8, w2, #0x1
  403f74:	cmp	w8, #0x7
  403f78:	b.hi	403fa0 <ferror@plt+0x18b0>  // b.pmore
  403f7c:	adrp	x11, 415000 <ferror@plt+0x12910>
  403f80:	add	x11, x11, #0xaf8
  403f84:	adr	x9, 403f94 <ferror@plt+0x18a4>
  403f88:	ldrb	w10, [x11, x8]
  403f8c:	add	x9, x9, x10, lsl #2
  403f90:	br	x9
  403f94:	adrp	x8, 42b000 <ferror@plt+0x28910>
  403f98:	strb	w28, [x8, #980]
  403f9c:	b	404110 <ferror@plt+0x1a20>
  403fa0:	cmp	w2, #0x43
  403fa4:	b.ne	40411c <ferror@plt+0x1a2c>  // b.any
  403fa8:	add	w8, w19, #0x2
  403fac:	sbfiz	x1, x8, #3, #32
  403fb0:	mov	x0, x21
  403fb4:	bl	4022f0 <realloc@plt>
  403fb8:	cbz	x0, 40432c <ferror@plt+0x1c3c>
  403fbc:	adrp	x23, 42b000 <ferror@plt+0x28910>
  403fc0:	ldr	x8, [x23, #896]
  403fc4:	sxtw	x9, w19
  403fc8:	mov	x21, x0
  403fcc:	str	x8, [x0, w19, sxtw #3]
  403fd0:	add	x19, x9, #0x1
  403fd4:	str	xzr, [x0, x19, lsl #3]
  403fd8:	adrp	x0, 415000 <ferror@plt+0x12910>
  403fdc:	add	x0, x0, #0xb73
  403fe0:	bl	40482c <ferror@plt+0x213c>
  403fe4:	ldr	x0, [x23, #896]
  403fe8:	bl	40482c <ferror@plt+0x213c>
  403fec:	mov	w8, w26
  403ff0:	adrp	x23, 42b000 <ferror@plt+0x28910>
  403ff4:	b	404114 <ferror@plt+0x1a24>
  403ff8:	adrp	x8, 42b000 <ferror@plt+0x28910>
  403ffc:	strb	w28, [x8, #976]
  404000:	b	404110 <ferror@plt+0x1a20>
  404004:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404008:	strb	w28, [x8, #960]
  40400c:	b	404110 <ferror@plt+0x1a20>
  404010:	mov	w8, #0x1                   	// #1
  404014:	str	w8, [sp, #64]
  404018:	b	404110 <ferror@plt+0x1a20>
  40401c:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404020:	strb	w28, [x8, #952]
  404024:	b	404110 <ferror@plt+0x1a20>
  404028:	mov	w8, #0x1                   	// #1
  40402c:	str	w8, [sp, #56]
  404030:	b	404110 <ferror@plt+0x1a20>
  404034:	cmp	w2, #0x44
  404038:	b.ne	404124 <ferror@plt+0x1a34>  // b.any
  40403c:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404040:	strb	w28, [x8, #984]
  404044:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404048:	strb	w28, [x8, #988]
  40404c:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404050:	strb	w28, [x8, #992]
  404054:	b	404110 <ferror@plt+0x1a20>
  404058:	adrp	x8, 42b000 <ferror@plt+0x28910>
  40405c:	ldr	x8, [x8, #896]
  404060:	str	x8, [sp, #40]
  404064:	b	404110 <ferror@plt+0x1a20>
  404068:	mov	w10, #0x1                   	// #1
  40406c:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404070:	mov	w9, #0x1                   	// #1
  404074:	str	w9, [sp, #28]
  404078:	strb	w10, [x8, #948]
  40407c:	b	404110 <ferror@plt+0x1a20>
  404080:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404084:	strb	w28, [x8, #968]
  404088:	b	404110 <ferror@plt+0x1a20>
  40408c:	mov	w8, #0x1                   	// #1
  404090:	str	w8, [sp, #52]
  404094:	b	404110 <ferror@plt+0x1a20>
  404098:	adrp	x8, 42b000 <ferror@plt+0x28910>
  40409c:	ldr	x8, [x8, #896]
  4040a0:	str	x8, [sp, #32]
  4040a4:	b	404110 <ferror@plt+0x1a20>
  4040a8:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4040ac:	strb	w28, [x8, #972]
  4040b0:	b	404110 <ferror@plt+0x1a20>
  4040b4:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4040b8:	strb	w28, [x8, #964]
  4040bc:	b	404110 <ferror@plt+0x1a20>
  4040c0:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4040c4:	strb	w28, [x8, #988]
  4040c8:	b	404110 <ferror@plt+0x1a20>
  4040cc:	adrp	x0, 415000 <ferror@plt+0x12910>
  4040d0:	add	x0, x0, #0xb79
  4040d4:	bl	40482c <ferror@plt+0x213c>
  4040d8:	str	wzr, [x23, #844]
  4040dc:	b	404110 <ferror@plt+0x1a20>
  4040e0:	adrp	x0, 415000 <ferror@plt+0x12910>
  4040e4:	add	x0, x0, #0xb76
  4040e8:	bl	40482c <ferror@plt+0x213c>
  4040ec:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4040f0:	strb	w28, [x8, #996]
  4040f4:	b	404110 <ferror@plt+0x1a20>
  4040f8:	adrp	x0, 415000 <ferror@plt+0x12910>
  4040fc:	add	x0, x0, #0xb7c
  404100:	bl	40482c <ferror@plt+0x213c>
  404104:	ldr	w8, [x23, #844]
  404108:	add	w8, w8, #0x1
  40410c:	str	w8, [x23, #844]
  404110:	mov	w8, w26
  404114:	mov	w26, w8
  404118:	b	403f1c <ferror@plt+0x182c>
  40411c:	cmp	w2, #0x3f
  404120:	b.eq	404350 <ferror@plt+0x1c60>  // b.none
  404124:	adrp	x1, 414000 <ferror@plt+0x11910>
  404128:	add	x1, x1, #0xc95
  40412c:	mov	w0, #0x3                   	// #3
  404130:	bl	4097f4 <ferror@plt+0x7104>
  404134:	b	404350 <ferror@plt+0x1c60>
  404138:	adrp	x8, 42b000 <ferror@plt+0x28910>
  40413c:	ldrsw	x23, [x8, #904]
  404140:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404144:	ldrb	w0, [x8, #996]
  404148:	sub	w25, w22, w23
  40414c:	bl	4097b8 <ferror@plt+0x70c8>
  404150:	ldr	w24, [sp, #52]
  404154:	orr	w8, w25, w24
  404158:	cbz	w8, 404204 <ferror@plt+0x1b14>
  40415c:	ldp	x9, x4, [sp, #32]
  404160:	str	x21, [sp, #8]
  404164:	orr	x8, x9, x4
  404168:	cbz	x8, 404210 <ferror@plt+0x1b20>
  40416c:	adrp	x8, 417000 <ferror@plt+0x14910>
  404170:	add	x8, x8, #0x30f
  404174:	cmp	x9, #0x0
  404178:	csel	x21, x8, x9, eq  // eq = none
  40417c:	cbnz	x4, 404194 <ferror@plt+0x1aa4>
  404180:	add	x0, sp, #0x48
  404184:	add	x19, sp, #0x48
  404188:	bl	402650 <uname@plt>
  40418c:	tbnz	w0, #31, 4044a8 <ferror@plt+0x1db8>
  404190:	add	x4, x19, #0x82
  404194:	adrp	x2, 415000 <ferror@plt+0x12910>
  404198:	add	x2, x2, #0x579
  40419c:	add	x0, sp, #0x1d0
  4041a0:	mov	w1, #0x1000                	// #4096
  4041a4:	mov	x3, x21
  4041a8:	add	x22, sp, #0x1d0
  4041ac:	bl	4021f0 <snprintf@plt>
  4041b0:	ldr	x21, [sp, #8]
  4041b4:	b	404214 <ferror@plt+0x1b24>
  4041b8:	adrp	x0, 414000 <ferror@plt+0x11910>
  4041bc:	add	x0, x0, #0xc5d
  4041c0:	bl	4023e0 <puts@plt>
  4041c4:	adrp	x0, 414000 <ferror@plt+0x11910>
  4041c8:	add	x0, x0, #0xc6d
  4041cc:	bl	4023e0 <puts@plt>
  4041d0:	b	4041fc <ferror@plt+0x1b0c>
  4041d4:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4041d8:	ldr	x1, [x8, #920]
  4041dc:	adrp	x0, 415000 <ferror@plt+0x12910>
  4041e0:	add	x0, x0, #0xcf0
  4041e4:	mov	x2, x1
  4041e8:	mov	x3, x1
  4041ec:	mov	x4, x1
  4041f0:	mov	x5, x1
  4041f4:	mov	x6, x1
  4041f8:	bl	402620 <printf@plt>
  4041fc:	mov	w28, wzr
  404200:	b	404354 <ferror@plt+0x1c64>
  404204:	adrp	x1, 415000 <ferror@plt+0x12910>
  404208:	add	x1, x1, #0xb7f
  40420c:	b	404348 <ferror@plt+0x1c58>
  404210:	mov	x22, xzr
  404214:	mov	x0, x22
  404218:	mov	x1, x21
  40421c:	bl	40b20c <ferror@plt+0x8b1c>
  404220:	cbz	x0, 404340 <ferror@plt+0x1c50>
  404224:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404228:	ldr	w1, [x8, #844]
  40422c:	mov	x22, x0
  404230:	bl	409958 <ferror@plt+0x7268>
  404234:	mov	x0, x22
  404238:	bl	40bfd0 <ferror@plt+0x98e0>
  40423c:	cbz	w24, 40439c <ferror@plt+0x1cac>
  404240:	adrp	x26, 416000 <ferror@plt+0x13910>
  404244:	adrp	x23, 415000 <ferror@plt+0x12910>
  404248:	mov	x19, xzr
  40424c:	add	x26, x26, #0xb48
  404250:	add	x23, x23, #0xc93
  404254:	add	x8, x26, x19, lsl #4
  404258:	ldr	x8, [x8, #8]
  40425c:	mov	x0, x22
  404260:	blr	x8
  404264:	cbz	x0, 4042d4 <ferror@plt+0x1be4>
  404268:	mov	x24, x0
  40426c:	bl	40d5e4 <ferror@plt+0xaef4>
  404270:	tbz	w0, #0, 4042cc <ferror@plt+0x1bdc>
  404274:	lsl	x8, x19, #4
  404278:	ldr	x25, [x26, x8]
  40427c:	mov	x0, x24
  404280:	bl	40d560 <ferror@plt+0xae70>
  404284:	mov	x2, x0
  404288:	mov	x0, x23
  40428c:	mov	x1, x25
  404290:	bl	402620 <printf@plt>
  404294:	mov	x0, x24
  404298:	bl	40d580 <ferror@plt+0xae90>
  40429c:	cbz	x0, 4042b8 <ferror@plt+0x1bc8>
  4042a0:	mov	x21, x0
  4042a4:	mov	w0, #0x20                  	// #32
  4042a8:	bl	402670 <putchar@plt>
  4042ac:	mov	x0, x21
  4042b0:	bl	4023e0 <puts@plt>
  4042b4:	b	4042c0 <ferror@plt+0x1bd0>
  4042b8:	mov	w0, #0xa                   	// #10
  4042bc:	bl	402670 <putchar@plt>
  4042c0:	mov	x0, x24
  4042c4:	bl	40d5e4 <ferror@plt+0xaef4>
  4042c8:	tbnz	w0, #0, 40427c <ferror@plt+0x1b8c>
  4042cc:	mov	x0, x24
  4042d0:	bl	40d61c <ferror@plt+0xaf2c>
  4042d4:	add	x19, x19, #0x1
  4042d8:	cmp	x19, #0x6
  4042dc:	b.ne	404254 <ferror@plt+0x1b64>  // b.any
  4042e0:	adrp	x0, 416000 <ferror@plt+0x13910>
  4042e4:	add	x0, x0, #0x546
  4042e8:	bl	4023e0 <puts@plt>
  4042ec:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4042f0:	ldr	x0, [x8, #912]
  4042f4:	bl	402530 <fflush@plt>
  4042f8:	mov	w1, #0x1                   	// #1
  4042fc:	mov	w2, #0x1                   	// #1
  404300:	mov	x0, x22
  404304:	bl	40c0dc <ferror@plt+0x99ec>
  404308:	mov	w1, #0x2                   	// #2
  40430c:	mov	w2, #0x1                   	// #1
  404310:	mov	x0, x22
  404314:	bl	40c0dc <ferror@plt+0x99ec>
  404318:	mov	w28, wzr
  40431c:	mov	x0, x22
  404320:	bl	40b4f0 <ferror@plt+0x8e00>
  404324:	ldr	x21, [sp, #8]
  404328:	b	404354 <ferror@plt+0x1c64>
  40432c:	adrp	x1, 416000 <ferror@plt+0x13910>
  404330:	add	x1, x1, #0xbf3
  404334:	mov	w0, #0x3                   	// #3
  404338:	mov	x23, x21
  40433c:	b	40434c <ferror@plt+0x1c5c>
  404340:	adrp	x1, 414000 <ferror@plt+0x11910>
  404344:	add	x1, x1, #0xf13
  404348:	mov	w0, #0x3                   	// #3
  40434c:	bl	4097f4 <ferror@plt+0x7104>
  404350:	mov	w28, #0xffffffff            	// #-1
  404354:	bl	4097e0 <ferror@plt+0x70f0>
  404358:	ldr	x8, [sp, #16]
  40435c:	cmp	x20, x8
  404360:	b.eq	40436c <ferror@plt+0x1c7c>  // b.none
  404364:	mov	x0, x20
  404368:	bl	4024a0 <free@plt>
  40436c:	mov	x0, x21
  404370:	bl	4024a0 <free@plt>
  404374:	lsr	w0, w28, #31
  404378:	add	sp, sp, #0x1, lsl #12
  40437c:	add	sp, sp, #0x1e0
  404380:	ldp	x20, x19, [sp, #80]
  404384:	ldp	x22, x21, [sp, #64]
  404388:	ldp	x24, x23, [sp, #48]
  40438c:	ldp	x26, x25, [sp, #32]
  404390:	ldp	x28, x27, [sp, #16]
  404394:	ldp	x29, x30, [sp], #96
  404398:	ret
  40439c:	ldr	w8, [sp, #64]
  4043a0:	add	x19, x20, x23, lsl #3
  4043a4:	cbz	w8, 404424 <ferror@plt+0x1d34>
  4043a8:	ldr	x24, [x19]
  4043ac:	sub	x2, x29, #0x10
  4043b0:	mov	x0, x22
  4043b4:	str	xzr, [sp, #72]
  4043b8:	mov	x1, x24
  4043bc:	bl	40f180 <ferror@plt+0xca90>
  4043c0:	tbnz	w0, #31, 4044c0 <ferror@plt+0x1dd0>
  4043c4:	ldur	x0, [x29, #-16]
  4043c8:	add	x1, sp, #0x48
  4043cc:	bl	4116e0 <ferror@plt+0xeff0>
  4043d0:	tbnz	w0, #31, 4044f0 <ferror@plt+0x1e00>
  4043d4:	ldr	x23, [sp, #72]
  4043d8:	cbz	x23, 404600 <ferror@plt+0x1f10>
  4043dc:	adrp	x21, 416000 <ferror@plt+0x13910>
  4043e0:	add	x21, x21, #0x5a0
  4043e4:	mov	x0, x23
  4043e8:	bl	411860 <ferror@plt+0xf170>
  4043ec:	mov	x24, x0
  4043f0:	mov	x0, x23
  4043f4:	bl	411878 <ferror@plt+0xf188>
  4043f8:	mov	x1, x0
  4043fc:	mov	x0, x21
  404400:	mov	x2, x24
  404404:	bl	402620 <printf@plt>
  404408:	ldr	x0, [sp, #72]
  40440c:	mov	x1, x23
  404410:	bl	40c3c0 <ferror@plt+0x9cd0>
  404414:	mov	x23, x0
  404418:	cbnz	x0, 4043e4 <ferror@plt+0x1cf4>
  40441c:	ldr	x0, [sp, #72]
  404420:	b	404604 <ferror@plt+0x1f14>
  404424:	ldr	w8, [sp, #56]
  404428:	cbz	w8, 404524 <ferror@plt+0x1e34>
  40442c:	ldr	x24, [x19]
  404430:	sub	x2, x29, #0x10
  404434:	mov	x0, x22
  404438:	str	xzr, [sp, #72]
  40443c:	mov	x1, x24
  404440:	bl	40f180 <ferror@plt+0xca90>
  404444:	tbnz	w0, #31, 4044c0 <ferror@plt+0x1dd0>
  404448:	ldur	x0, [x29, #-16]
  40444c:	add	x1, sp, #0x48
  404450:	bl	411894 <ferror@plt+0xf1a4>
  404454:	tbnz	w0, #31, 40460c <ferror@plt+0x1f1c>
  404458:	ldr	x23, [sp, #72]
  40445c:	cbz	x23, 404690 <ferror@plt+0x1fa0>
  404460:	adrp	x21, 416000 <ferror@plt+0x13910>
  404464:	add	x21, x21, #0x5a0
  404468:	mov	x0, x23
  40446c:	bl	411a14 <ferror@plt+0xf324>
  404470:	mov	x24, x0
  404474:	mov	x0, x23
  404478:	bl	411a2c <ferror@plt+0xf33c>
  40447c:	mov	x1, x0
  404480:	mov	x0, x21
  404484:	mov	x2, x24
  404488:	bl	402620 <printf@plt>
  40448c:	ldr	x0, [sp, #72]
  404490:	mov	x1, x23
  404494:	bl	40c3c0 <ferror@plt+0x9cd0>
  404498:	mov	x23, x0
  40449c:	cbnz	x0, 404468 <ferror@plt+0x1d78>
  4044a0:	ldr	x0, [sp, #72]
  4044a4:	b	404694 <ferror@plt+0x1fa4>
  4044a8:	adrp	x1, 415000 <ferror@plt+0x12910>
  4044ac:	add	x1, x1, #0x565
  4044b0:	mov	w0, #0x3                   	// #3
  4044b4:	bl	4097f4 <ferror@plt+0x7104>
  4044b8:	mov	w28, #0xffffffff            	// #-1
  4044bc:	b	404324 <ferror@plt+0x1c34>
  4044c0:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4044c4:	ldrb	w8, [x8, #948]
  4044c8:	mov	w9, #0x2                   	// #2
  4044cc:	adrp	x1, 415000 <ferror@plt+0x12910>
  4044d0:	mov	w28, w0
  4044d4:	cmp	w8, #0x0
  4044d8:	mov	w8, #0x4                   	// #4
  4044dc:	csel	w0, w8, w9, ne  // ne = any
  4044e0:	add	x1, x1, #0x91a
  4044e4:	mov	x2, x24
  4044e8:	bl	4097f4 <ferror@plt+0x7104>
  4044ec:	b	40431c <ferror@plt+0x1c2c>
  4044f0:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4044f4:	ldrb	w8, [x8, #948]
  4044f8:	mov	w28, w0
  4044fc:	mov	w9, #0x2                   	// #2
  404500:	mov	w10, #0x4                   	// #4
  404504:	cmp	w8, #0x0
  404508:	neg	w0, w0
  40450c:	csel	w21, w10, w9, ne  // ne = any
  404510:	bl	402340 <strerror@plt>
  404514:	adrp	x1, 416000 <ferror@plt+0x13910>
  404518:	mov	x3, x0
  40451c:	add	x1, x1, #0x57b
  404520:	b	40463c <ferror@plt+0x1f4c>
  404524:	cbz	w26, 404654 <ferror@plt+0x1f64>
  404528:	cmp	w25, #0x1
  40452c:	b.lt	404318 <ferror@plt+0x1c28>  // b.tstop
  404530:	adrp	x24, 415000 <ferror@plt+0x12910>
  404534:	mov	x27, xzr
  404538:	mov	w28, wzr
  40453c:	mov	w23, w25
  404540:	add	x24, x24, #0x91a
  404544:	ldr	x21, [x19, x27, lsl #3]
  404548:	add	x2, sp, #0x48
  40454c:	mov	x0, x22
  404550:	str	xzr, [sp, #72]
  404554:	mov	x1, x21
  404558:	bl	40f698 <ferror@plt+0xcfa8>
  40455c:	tbnz	w0, #31, 4045d8 <ferror@plt+0x1ee8>
  404560:	ldr	x26, [sp, #72]
  404564:	cbnz	x26, 404594 <ferror@plt+0x1ea4>
  404568:	adrp	x8, 42b000 <ferror@plt+0x28910>
  40456c:	ldrb	w8, [x8, #948]
  404570:	mov	w9, #0x4                   	// #4
  404574:	mov	x1, x24
  404578:	mov	x2, x21
  40457c:	cmp	w8, #0x0
  404580:	mov	w8, #0x2                   	// #2
  404584:	csel	w0, w9, w8, ne  // ne = any
  404588:	bl	4097f4 <ferror@plt+0x7104>
  40458c:	ldr	x26, [sp, #72]
  404590:	cbz	x26, 4045f4 <ferror@plt+0x1f04>
  404594:	mov	x0, x26
  404598:	bl	40f9d4 <ferror@plt+0xd2e4>
  40459c:	mov	w1, #0x1                   	// #1
  4045a0:	mov	x21, x0
  4045a4:	bl	404b44 <ferror@plt+0x2454>
  4045a8:	mov	w25, w0
  4045ac:	mov	x0, x21
  4045b0:	bl	40f620 <ferror@plt+0xcf30>
  4045b4:	tbnz	w25, #31, 4045cc <ferror@plt+0x1edc>
  4045b8:	ldr	x0, [sp, #72]
  4045bc:	mov	x1, x26
  4045c0:	bl	40c3c0 <ferror@plt+0x9cd0>
  4045c4:	mov	x26, x0
  4045c8:	cbnz	x0, 404594 <ferror@plt+0x1ea4>
  4045cc:	ldr	x0, [sp, #72]
  4045d0:	bl	40f320 <ferror@plt+0xcc30>
  4045d4:	b	4045dc <ferror@plt+0x1eec>
  4045d8:	mov	w25, w0
  4045dc:	cmp	w25, #0x0
  4045e0:	add	x27, x27, #0x1
  4045e4:	csel	w28, w25, w28, lt  // lt = tstop
  4045e8:	cmp	x27, x23
  4045ec:	b.ne	404544 <ferror@plt+0x1e54>  // b.any
  4045f0:	b	40431c <ferror@plt+0x1c2c>
  4045f4:	mov	x0, xzr
  4045f8:	mov	w25, #0xfffffffe            	// #-2
  4045fc:	b	4045d0 <ferror@plt+0x1ee0>
  404600:	mov	x0, xzr
  404604:	bl	411828 <ferror@plt+0xf138>
  404608:	b	404698 <ferror@plt+0x1fa8>
  40460c:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404610:	ldrb	w8, [x8, #948]
  404614:	mov	w28, w0
  404618:	mov	w9, #0x2                   	// #2
  40461c:	mov	w10, #0x4                   	// #4
  404620:	cmp	w8, #0x0
  404624:	neg	w0, w0
  404628:	csel	w21, w10, w9, ne  // ne = any
  40462c:	bl	402340 <strerror@plt>
  404630:	adrp	x1, 416000 <ferror@plt+0x13910>
  404634:	mov	x3, x0
  404638:	add	x1, x1, #0x5ac
  40463c:	mov	w0, w21
  404640:	mov	x2, x24
  404644:	bl	4097f4 <ferror@plt+0x7104>
  404648:	ldur	x0, [x29, #-16]
  40464c:	bl	40f620 <ferror@plt+0xcf30>
  404650:	b	40431c <ferror@plt+0x1c2c>
  404654:	ldr	w8, [sp, #28]
  404658:	cbz	w8, 4046a4 <ferror@plt+0x1fb4>
  40465c:	cmp	w25, #0x1
  404660:	b.lt	404318 <ferror@plt+0x1c28>  // b.tstop
  404664:	mov	w28, wzr
  404668:	mov	w21, w25
  40466c:	ldr	x1, [x19], #8
  404670:	mov	x0, x22
  404674:	mov	x2, xzr
  404678:	bl	4048d4 <ferror@plt+0x21e4>
  40467c:	cmp	w0, #0x0
  404680:	csel	w28, w0, w28, lt  // lt = tstop
  404684:	subs	x21, x21, #0x1
  404688:	b.ne	40466c <ferror@plt+0x1f7c>  // b.any
  40468c:	b	40431c <ferror@plt+0x1c2c>
  404690:	mov	x0, xzr
  404694:	bl	4119dc <ferror@plt+0xf2ec>
  404698:	ldur	x0, [x29, #-16]
  40469c:	bl	40f620 <ferror@plt+0xcf30>
  4046a0:	b	404318 <ferror@plt+0x1c28>
  4046a4:	cmp	w25, #0x2
  4046a8:	b.lt	404804 <ferror@plt+0x2114>  // b.tstop
  4046ac:	mov	w8, w25
  4046b0:	add	x9, x20, x23, lsl #3
  4046b4:	mov	x24, xzr
  4046b8:	sub	x26, x8, #0x1
  4046bc:	add	x27, x9, #0x8
  4046c0:	str	xzr, [sp, #64]
  4046c4:	ldr	x21, [x27]
  4046c8:	mov	x0, x21
  4046cc:	bl	4020b0 <strlen@plt>
  4046d0:	mov	x23, x0
  4046d4:	mov	w1, #0x3d                  	// #61
  4046d8:	mov	x0, x21
  4046dc:	bl	4024d0 <strchr@plt>
  4046e0:	mov	x25, x0
  4046e4:	str	x26, [sp, #56]
  4046e8:	cbz	x0, 404720 <ferror@plt+0x2030>
  4046ec:	ldrb	w8, [x25, #1]!
  4046f0:	mov	x21, xzr
  4046f4:	cmp	w8, #0x22
  4046f8:	b.eq	404724 <ferror@plt+0x2034>  // b.none
  4046fc:	cmp	w8, #0x27
  404700:	b.eq	404724 <ferror@plt+0x2034>  // b.none
  404704:	mov	w1, #0x20                  	// #32
  404708:	mov	x0, x25
  40470c:	bl	4024d0 <strchr@plt>
  404710:	cmp	x0, #0x0
  404714:	cset	w8, ne  // ne = any
  404718:	lsl	x21, x8, #1
  40471c:	b	404724 <ferror@plt+0x2034>
  404720:	mov	x21, xzr
  404724:	mov	x28, x23
  404728:	add	x8, x24, x23
  40472c:	ldr	x23, [sp, #64]
  404730:	add	x8, x8, x21
  404734:	add	x1, x8, #0x2
  404738:	mov	x0, x23
  40473c:	bl	4022f0 <realloc@plt>
  404740:	cbz	x0, 4047d8 <ferror@plt+0x20e8>
  404744:	mov	x26, x0
  404748:	mov	x8, x0
  40474c:	cbz	x24, 40475c <ferror@plt+0x206c>
  404750:	mov	w9, #0x20                  	// #32
  404754:	strb	w9, [x8, x24]
  404758:	add	x24, x24, #0x1
  40475c:	str	x8, [sp, #64]
  404760:	cbz	x21, 4047b0 <ferror@plt+0x20c0>
  404764:	ldr	x1, [x27]
  404768:	add	x0, x26, x24
  40476c:	sub	x21, x25, x1
  404770:	mov	x2, x21
  404774:	sub	x23, x28, x21
  404778:	bl	402070 <memcpy@plt>
  40477c:	add	x8, x21, x24
  404780:	ldr	x24, [sp, #64]
  404784:	add	x21, x8, #0x1
  404788:	mov	w28, #0x22                  	// #34
  40478c:	add	x0, x26, x21
  404790:	mov	x1, x25
  404794:	mov	x2, x23
  404798:	strb	w28, [x24, x8]
  40479c:	bl	402070 <memcpy@plt>
  4047a0:	add	x8, x21, x23
  4047a4:	strh	w28, [x24, x8]
  4047a8:	add	x24, x8, #0x1
  4047ac:	b	4047c4 <ferror@plt+0x20d4>
  4047b0:	ldr	x1, [x27]
  4047b4:	add	x0, x26, x24
  4047b8:	add	x2, x28, #0x1
  4047bc:	bl	402070 <memcpy@plt>
  4047c0:	add	x24, x24, x28
  4047c4:	ldr	x26, [sp, #56]
  4047c8:	add	x27, x27, #0x8
  4047cc:	subs	x26, x26, #0x1
  4047d0:	b.ne	4046c4 <ferror@plt+0x1fd4>  // b.any
  4047d4:	b	404808 <ferror@plt+0x2118>
  4047d8:	bl	402640 <__errno_location@plt>
  4047dc:	ldr	w21, [x0]
  4047e0:	mov	x0, x23
  4047e4:	bl	4024a0 <free@plt>
  4047e8:	adrp	x1, 416000 <ferror@plt+0x13910>
  4047ec:	add	x1, x1, #0x66d
  4047f0:	mov	w0, #0x3                   	// #3
  4047f4:	bl	4097f4 <ferror@plt+0x7104>
  4047f8:	cbz	w21, 404804 <ferror@plt+0x2114>
  4047fc:	neg	w28, w21
  404800:	b	40431c <ferror@plt+0x1c2c>
  404804:	str	xzr, [sp, #64]
  404808:	ldr	x1, [x19]
  40480c:	ldr	x19, [sp, #64]
  404810:	mov	x0, x22
  404814:	mov	x2, x19
  404818:	bl	4048d4 <ferror@plt+0x21e4>
  40481c:	mov	w28, w0
  404820:	mov	x0, x19
  404824:	bl	4024a0 <free@plt>
  404828:	b	40431c <ferror@plt+0x1c2c>
  40482c:	stp	x29, x30, [sp, #-32]!
  404830:	str	x19, [sp, #16]
  404834:	mov	x19, x0
  404838:	adrp	x0, 415000 <ferror@plt+0x12910>
  40483c:	add	x0, x0, #0xb9c
  404840:	mov	x29, sp
  404844:	bl	402660 <getenv@plt>
  404848:	cbz	x0, 4048a0 <ferror@plt+0x21b0>
  40484c:	adrp	x1, 415000 <ferror@plt+0x12910>
  404850:	mov	x2, x0
  404854:	add	x1, x1, #0xc93
  404858:	add	x0, x29, #0x18
  40485c:	mov	x3, x19
  404860:	bl	4021c0 <asprintf@plt>
  404864:	tbnz	w0, #31, 4048b8 <ferror@plt+0x21c8>
  404868:	ldr	x1, [x29, #24]
  40486c:	adrp	x0, 415000 <ferror@plt+0x12910>
  404870:	add	x0, x0, #0xb9c
  404874:	mov	w2, #0x1                   	// #1
  404878:	bl	402120 <setenv@plt>
  40487c:	tbz	w0, #31, 404894 <ferror@plt+0x21a4>
  404880:	ldr	x2, [x29, #24]
  404884:	adrp	x1, 415000 <ferror@plt+0x12910>
  404888:	add	x1, x1, #0xcc6
  40488c:	mov	w0, #0x3                   	// #3
  404890:	bl	4097f4 <ferror@plt+0x7104>
  404894:	ldr	x0, [x29, #24]
  404898:	bl	4024a0 <free@plt>
  40489c:	b	4048c8 <ferror@plt+0x21d8>
  4048a0:	adrp	x0, 415000 <ferror@plt+0x12910>
  4048a4:	add	x0, x0, #0xb9c
  4048a8:	mov	w2, #0x1                   	// #1
  4048ac:	mov	x1, x19
  4048b0:	bl	402120 <setenv@plt>
  4048b4:	b	4048c8 <ferror@plt+0x21d8>
  4048b8:	adrp	x1, 415000 <ferror@plt+0x12910>
  4048bc:	add	x1, x1, #0xc99
  4048c0:	mov	w0, #0x3                   	// #3
  4048c4:	bl	4097f4 <ferror@plt+0x7104>
  4048c8:	ldr	x19, [sp, #16]
  4048cc:	ldp	x29, x30, [sp], #32
  4048d0:	ret
  4048d4:	sub	sp, sp, #0x70
  4048d8:	stp	x20, x19, [sp, #96]
  4048dc:	mov	x19, x2
  4048e0:	add	x2, sp, #0x8
  4048e4:	stp	x29, x30, [sp, #16]
  4048e8:	stp	x28, x27, [sp, #32]
  4048ec:	stp	x26, x25, [sp, #48]
  4048f0:	stp	x24, x23, [sp, #64]
  4048f4:	stp	x22, x21, [sp, #80]
  4048f8:	add	x29, sp, #0x10
  4048fc:	mov	x22, x1
  404900:	mov	x23, x0
  404904:	str	xzr, [sp, #8]
  404908:	bl	40f698 <ferror@plt+0xcfa8>
  40490c:	tbnz	w0, #31, 404ad4 <ferror@plt+0x23e4>
  404910:	ldr	x20, [sp, #8]
  404914:	cbz	x20, 404ad4 <ferror@plt+0x23e4>
  404918:	adrp	x8, 42b000 <ferror@plt+0x28910>
  40491c:	adrp	x9, 42b000 <ferror@plt+0x28910>
  404920:	ldrb	w8, [x8, #976]
  404924:	ldrb	w9, [x9, #972]
  404928:	adrp	x11, 42b000 <ferror@plt+0x28910>
  40492c:	ldrb	w11, [x11, #980]
  404930:	adrp	x12, 42b000 <ferror@plt+0x28910>
  404934:	orr	w8, w8, w9
  404938:	ldrb	w12, [x12, #964]
  40493c:	mov	w10, #0x2                   	// #2
  404940:	adrp	x13, 42b000 <ferror@plt+0x28910>
  404944:	tst	w8, #0x1
  404948:	orr	w9, w9, w11
  40494c:	csel	w10, w10, wzr, ne  // ne = any
  404950:	ldrb	w13, [x13, #984]
  404954:	adrp	x11, 42b000 <ferror@plt+0x28910>
  404958:	bfxil	w10, w9, #0, #1
  40495c:	cmp	w12, #0x0
  404960:	adrp	x12, 42b000 <ferror@plt+0x28910>
  404964:	orr	w9, w10, #0x4
  404968:	ldrb	w11, [x11, #988]
  40496c:	csel	w9, w9, w10, ne  // ne = any
  404970:	ldr	w12, [x12, #844]
  404974:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404978:	cmp	w13, #0x0
  40497c:	orr	w13, w9, #0x8
  404980:	csel	w9, w13, w9, ne  // ne = any
  404984:	ldrb	w8, [x8, #992]
  404988:	cmp	w11, #0x0
  40498c:	orr	w11, w9, #0x10
  404990:	csel	w9, w11, w9, ne  // ne = any
  404994:	cmp	w12, #0x4
  404998:	adrp	x13, 42b000 <ferror@plt+0x28910>
  40499c:	cset	w12, gt
  4049a0:	orr	w8, w8, w12
  4049a4:	ldrb	w13, [x13, #968]
  4049a8:	tst	w8, #0x1
  4049ac:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4049b0:	adrp	x10, 405000 <ferror@plt+0x2910>
  4049b4:	ldrb	w8, [x8, #960]
  4049b8:	add	x10, x10, #0xf8
  4049bc:	mov	w11, #0x40000               	// #262144
  4049c0:	mov	w12, #0x60000               	// #393216
  4049c4:	csel	x22, x10, xzr, ne  // ne = any
  4049c8:	cmp	w13, #0x0
  4049cc:	csel	w10, w12, w11, ne  // ne = any
  4049d0:	cmp	w8, #0x0
  4049d4:	orr	w8, w9, w10
  4049d8:	adrp	x24, 416000 <ferror@plt+0x13910>
  4049dc:	orr	w9, w8, #0x20
  4049e0:	adrp	x26, 416000 <ferror@plt+0x13910>
  4049e4:	mov	w21, w0
  4049e8:	adrp	x23, 42b000 <ferror@plt+0x28910>
  4049ec:	add	x24, x24, #0x6cc
  4049f0:	csel	w25, w9, w8, ne  // ne = any
  4049f4:	add	x26, x26, #0x750
  4049f8:	mov	x0, x20
  4049fc:	bl	40f9d4 <ferror@plt+0xd2e4>
  404a00:	ldrb	w8, [x23, #956]
  404a04:	mov	x27, x0
  404a08:	cmp	w8, #0x1
  404a0c:	b.ne	404a44 <ferror@plt+0x2354>  // b.any
  404a10:	bl	40f9f0 <ferror@plt+0xd300>
  404a14:	bl	4023e0 <puts@plt>
  404a18:	tbz	w21, #31, 404a64 <ferror@plt+0x2374>
  404a1c:	mov	x0, x27
  404a20:	cmn	w21, #0x2
  404a24:	b.eq	404a6c <ferror@plt+0x237c>  // b.none
  404a28:	cmn	w21, #0x11
  404a2c:	b.ne	404a88 <ferror@plt+0x2398>  // b.any
  404a30:	bl	40f9f0 <ferror@plt+0xd300>
  404a34:	mov	x2, x0
  404a38:	mov	w0, #0x3                   	// #3
  404a3c:	mov	x1, x24
  404a40:	b	404a80 <ferror@plt+0x2390>
  404a44:	mov	w1, w25
  404a48:	mov	x2, x19
  404a4c:	mov	x3, xzr
  404a50:	mov	x4, xzr
  404a54:	mov	x5, x22
  404a58:	bl	40fdbc <ferror@plt+0xd6cc>
  404a5c:	mov	w21, w0
  404a60:	tbnz	w21, #31, 404a1c <ferror@plt+0x232c>
  404a64:	mov	w21, wzr
  404a68:	b	404aac <ferror@plt+0x23bc>
  404a6c:	bl	40f9f0 <ferror@plt+0xd300>
  404a70:	adrp	x1, 416000 <ferror@plt+0x13910>
  404a74:	mov	x2, x0
  404a78:	mov	w0, #0x3                   	// #3
  404a7c:	add	x1, x1, #0x6fd
  404a80:	bl	4097f4 <ferror@plt+0x7104>
  404a84:	b	404aac <ferror@plt+0x23bc>
  404a88:	bl	40f9f0 <ferror@plt+0xd300>
  404a8c:	mov	x28, x0
  404a90:	neg	w0, w21
  404a94:	bl	402340 <strerror@plt>
  404a98:	mov	x3, x0
  404a9c:	mov	w0, #0x3                   	// #3
  404aa0:	mov	x1, x26
  404aa4:	mov	x2, x28
  404aa8:	bl	4097f4 <ferror@plt+0x7104>
  404aac:	mov	x0, x27
  404ab0:	bl	40f620 <ferror@plt+0xcf30>
  404ab4:	ldr	x0, [sp, #8]
  404ab8:	mov	x1, x20
  404abc:	bl	40c3c0 <ferror@plt+0x9cd0>
  404ac0:	mov	x20, x0
  404ac4:	cbnz	x0, 4049f8 <ferror@plt+0x2308>
  404ac8:	ldr	x0, [sp, #8]
  404acc:	bl	40f320 <ferror@plt+0xcc30>
  404ad0:	b	404b20 <ferror@plt+0x2430>
  404ad4:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404ad8:	ldrb	w8, [x8, #948]
  404adc:	mov	w9, #0x2                   	// #2
  404ae0:	cmp	w8, #0x0
  404ae4:	mov	w8, #0x4                   	// #4
  404ae8:	csel	w19, w8, w9, ne  // ne = any
  404aec:	cbz	x23, 404b00 <ferror@plt+0x2410>
  404af0:	mov	x0, x23
  404af4:	bl	40b204 <ferror@plt+0x8b14>
  404af8:	mov	x3, x0
  404afc:	b	404b08 <ferror@plt+0x2418>
  404b00:	adrp	x3, 416000 <ferror@plt+0x13910>
  404b04:	add	x3, x3, #0x6c2
  404b08:	adrp	x1, 416000 <ferror@plt+0x13910>
  404b0c:	add	x1, x1, #0x69d
  404b10:	mov	w0, w19
  404b14:	mov	x2, x22
  404b18:	bl	4097f4 <ferror@plt+0x7104>
  404b1c:	mov	w21, #0xfffffffe            	// #-2
  404b20:	mov	w0, w21
  404b24:	ldp	x20, x19, [sp, #96]
  404b28:	ldp	x22, x21, [sp, #80]
  404b2c:	ldp	x24, x23, [sp, #64]
  404b30:	ldp	x26, x25, [sp, #48]
  404b34:	ldp	x28, x27, [sp, #32]
  404b38:	ldp	x29, x30, [sp, #16]
  404b3c:	add	sp, sp, #0x70
  404b40:	ret
  404b44:	sub	sp, sp, #0x60
  404b48:	stp	x29, x30, [sp, #16]
  404b4c:	stp	x26, x25, [sp, #32]
  404b50:	stp	x24, x23, [sp, #48]
  404b54:	stp	x22, x21, [sp, #64]
  404b58:	stp	x20, x19, [sp, #80]
  404b5c:	add	x29, sp, #0x10
  404b60:	mov	w23, w1
  404b64:	mov	x21, x0
  404b68:	bl	40f9f0 <ferror@plt+0xd300>
  404b6c:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404b70:	ldrb	w8, [x8, #964]
  404b74:	mov	x19, x0
  404b78:	mov	x22, xzr
  404b7c:	stp	xzr, xzr, [sp]
  404b80:	tbnz	w8, #0, 404ba4 <ferror@plt+0x24b4>
  404b84:	add	x1, sp, #0x8
  404b88:	mov	x2, sp
  404b8c:	mov	x0, x21
  404b90:	bl	4104f4 <ferror@plt+0xde04>
  404b94:	tbnz	w0, #31, 404cf4 <ferror@plt+0x2604>
  404b98:	mov	x0, x21
  404b9c:	bl	410700 <ferror@plt+0xe010>
  404ba0:	mov	x22, x0
  404ba4:	adrp	x24, 42b000 <ferror@plt+0x28910>
  404ba8:	cbnz	x22, 404bc4 <ferror@plt+0x24d4>
  404bac:	ldrb	w8, [x24, #984]
  404bb0:	tbnz	w8, #0, 404bc4 <ferror@plt+0x24d4>
  404bb4:	mov	x0, x21
  404bb8:	bl	4109d4 <ferror@plt+0xe2e4>
  404bbc:	tbnz	w0, #31, 404d30 <ferror@plt+0x2640>
  404bc0:	cbz	w0, 404d60 <ferror@plt+0x2670>
  404bc4:	ldr	x0, [sp]
  404bc8:	mov	w1, wzr
  404bcc:	bl	404ea0 <ferror@plt+0x27b0>
  404bd0:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404bd4:	ldrb	w8, [x8, #952]
  404bd8:	cmp	w8, #0x1
  404bdc:	b.ne	404bf8 <ferror@plt+0x2508>  // b.any
  404be0:	tbz	w23, #0, 404bf8 <ferror@plt+0x2508>
  404be4:	mov	x0, x21
  404be8:	bl	40f8e8 <ferror@plt+0xd1f8>
  404bec:	mov	w1, #0x1                   	// #1
  404bf0:	bl	404ea0 <ferror@plt+0x27b0>
  404bf4:	tbnz	w0, #31, 404d58 <ferror@plt+0x2668>
  404bf8:	cbnz	x22, 404c44 <ferror@plt+0x2554>
  404bfc:	ldrb	w8, [x24, #984]
  404c00:	tbnz	w8, #0, 404c44 <ferror@plt+0x2554>
  404c04:	mov	x0, x21
  404c08:	bl	410eec <ferror@plt+0xe7fc>
  404c0c:	cmp	w0, #0x1
  404c10:	b.lt	404d1c <ferror@plt+0x262c>  // b.tstop
  404c14:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404c18:	ldrb	w8, [x8, #948]
  404c1c:	mov	w9, #0x2                   	// #2
  404c20:	adrp	x1, 416000 <ferror@plt+0x13910>
  404c24:	add	x1, x1, #0x60e
  404c28:	cmp	w8, #0x0
  404c2c:	mov	w8, #0x4                   	// #4
  404c30:	csel	w0, w8, w9, ne  // ne = any
  404c34:	mov	x2, x19
  404c38:	bl	4097f4 <ferror@plt+0x7104>
  404c3c:	mov	w20, #0xfffffff0            	// #-16
  404c40:	b	404e70 <ferror@plt+0x2780>
  404c44:	cbz	x22, 404d1c <ferror@plt+0x262c>
  404c48:	mov	x0, x21
  404c4c:	bl	40f9f0 <ferror@plt+0xd300>
  404c50:	mov	x19, x0
  404c54:	mov	x0, x22
  404c58:	bl	402310 <strdup@plt>
  404c5c:	cbz	x0, 404e6c <ferror@plt+0x277c>
  404c60:	adrp	x1, 416000 <ferror@plt+0x13910>
  404c64:	add	x1, x1, #0x62e
  404c68:	mov	x20, x0
  404c6c:	bl	4025a0 <strstr@plt>
  404c70:	cbz	x0, 404d98 <ferror@plt+0x26a8>
  404c74:	mov	x23, x0
  404c78:	mov	x0, x20
  404c7c:	bl	4020b0 <strlen@plt>
  404c80:	adrp	x22, 416000 <ferror@plt+0x13910>
  404c84:	sub	x26, x0, #0xd
  404c88:	add	x22, x22, #0x62e
  404c8c:	add	x0, x26, #0x1
  404c90:	bl	402240 <malloc@plt>
  404c94:	cbz	x0, 404e64 <ferror@plt+0x2774>
  404c98:	sub	x24, x23, x20
  404c9c:	sub	x8, x20, x23
  404ca0:	mov	x1, x20
  404ca4:	mov	x2, x24
  404ca8:	mov	x21, x0
  404cac:	add	x25, x23, #0xd
  404cb0:	add	x23, x26, x8
  404cb4:	bl	402070 <memcpy@plt>
  404cb8:	add	x0, x21, x24
  404cbc:	mov	x1, x25
  404cc0:	mov	x2, x23
  404cc4:	bl	402070 <memcpy@plt>
  404cc8:	mov	x0, x20
  404ccc:	strb	wzr, [x21, x26]
  404cd0:	bl	4024a0 <free@plt>
  404cd4:	mov	x0, x21
  404cd8:	mov	x1, x22
  404cdc:	bl	4025a0 <strstr@plt>
  404ce0:	mov	x23, x0
  404ce4:	sub	x26, x26, #0xd
  404ce8:	mov	x20, x21
  404cec:	cbnz	x0, 404c8c <ferror@plt+0x259c>
  404cf0:	b	404d9c <ferror@plt+0x26ac>
  404cf4:	mov	w20, w0
  404cf8:	neg	w0, w0
  404cfc:	bl	402340 <strerror@plt>
  404d00:	adrp	x1, 416000 <ferror@plt+0x13910>
  404d04:	mov	x3, x0
  404d08:	add	x1, x1, #0x5cd
  404d0c:	mov	w0, #0x4                   	// #4
  404d10:	mov	x2, x19
  404d14:	bl	4097f4 <ferror@plt+0x7104>
  404d18:	b	404e80 <ferror@plt+0x2790>
  404d1c:	mov	x0, x21
  404d20:	bl	404f30 <ferror@plt+0x2840>
  404d24:	mov	w20, w0
  404d28:	tbz	w20, #31, 404e54 <ferror@plt+0x2764>
  404d2c:	b	404e70 <ferror@plt+0x2780>
  404d30:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404d34:	ldrb	w8, [x8, #960]
  404d38:	cmp	w8, #0x1
  404d3c:	b.ne	404d90 <ferror@plt+0x26a0>  // b.any
  404d40:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404d44:	ldrb	w8, [x8, #948]
  404d48:	mov	w9, #0x2                   	// #2
  404d4c:	adrp	x1, 416000 <ferror@plt+0x13910>
  404d50:	add	x1, x1, #0x5f1
  404d54:	b	404d74 <ferror@plt+0x2684>
  404d58:	mov	w20, w0
  404d5c:	b	404e70 <ferror@plt+0x2780>
  404d60:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404d64:	ldrb	w8, [x8, #948]
  404d68:	mov	w9, #0x2                   	// #2
  404d6c:	adrp	x1, 415000 <ferror@plt+0x12910>
  404d70:	add	x1, x1, #0x1b4
  404d74:	cmp	w8, #0x0
  404d78:	mov	w8, #0x4                   	// #4
  404d7c:	csel	w0, w8, w9, ne  // ne = any
  404d80:	mov	x2, x19
  404d84:	bl	4097f4 <ferror@plt+0x7104>
  404d88:	mov	w20, #0xfffffffe            	// #-2
  404d8c:	b	404e70 <ferror@plt+0x2780>
  404d90:	mov	w20, wzr
  404d94:	b	404e70 <ferror@plt+0x2780>
  404d98:	mov	x21, x20
  404d9c:	adrp	x0, 417000 <ferror@plt+0x14910>
  404da0:	adrp	x1, 415000 <ferror@plt+0x12910>
  404da4:	add	x0, x0, #0xee1
  404da8:	add	x1, x1, #0xbf0
  404dac:	mov	x2, x21
  404db0:	bl	40504c <ferror@plt+0x295c>
  404db4:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404db8:	ldrb	w8, [x8, #988]
  404dbc:	tbz	w8, #0, 404dc8 <ferror@plt+0x26d8>
  404dc0:	mov	w20, wzr
  404dc4:	b	404e48 <ferror@plt+0x2758>
  404dc8:	adrp	x22, 416000 <ferror@plt+0x13910>
  404dcc:	add	x22, x22, #0x63c
  404dd0:	mov	w2, #0x1                   	// #1
  404dd4:	mov	x0, x22
  404dd8:	mov	x1, x19
  404ddc:	bl	402120 <setenv@plt>
  404de0:	mov	x0, x21
  404de4:	bl	402300 <system@plt>
  404de8:	mov	w20, w0
  404dec:	mov	x0, x22
  404df0:	bl	402560 <unsetenv@plt>
  404df4:	cmn	w20, #0x1
  404df8:	b.eq	404e04 <ferror@plt+0x2714>  // b.none
  404dfc:	and	w8, w20, #0xff00
  404e00:	cbz	w8, 404e48 <ferror@plt+0x2758>
  404e04:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404e08:	ldrb	w8, [x8, #948]
  404e0c:	mov	w9, #0x2                   	// #2
  404e10:	adrp	x1, 416000 <ferror@plt+0x13910>
  404e14:	adrp	x2, 415000 <ferror@plt+0x12910>
  404e18:	cmp	w8, #0x0
  404e1c:	mov	w8, #0x4                   	// #4
  404e20:	csel	w0, w8, w9, ne  // ne = any
  404e24:	add	x1, x1, #0x64c
  404e28:	add	x2, x2, #0xbf0
  404e2c:	mov	x3, x19
  404e30:	bl	4097f4 <ferror@plt+0x7104>
  404e34:	cmn	w20, #0x1
  404e38:	b.eq	404e48 <ferror@plt+0x2758>  // b.none
  404e3c:	mov	w8, wzr
  404e40:	lsr	w9, w20, #8
  404e44:	sub	w20, w8, w9, uxtb
  404e48:	mov	x0, x21
  404e4c:	bl	4024a0 <free@plt>
  404e50:	tbnz	w20, #31, 404e70 <ferror@plt+0x2780>
  404e54:	ldr	x0, [sp, #8]
  404e58:	mov	w1, wzr
  404e5c:	bl	404ea0 <ferror@plt+0x27b0>
  404e60:	b	404e70 <ferror@plt+0x2780>
  404e64:	mov	x0, x20
  404e68:	bl	4024a0 <free@plt>
  404e6c:	mov	w20, #0xfffffff4            	// #-12
  404e70:	ldr	x0, [sp, #8]
  404e74:	bl	40f320 <ferror@plt+0xcc30>
  404e78:	ldr	x0, [sp]
  404e7c:	bl	40f320 <ferror@plt+0xcc30>
  404e80:	mov	w0, w20
  404e84:	ldp	x20, x19, [sp, #80]
  404e88:	ldp	x22, x21, [sp, #64]
  404e8c:	ldp	x24, x23, [sp, #48]
  404e90:	ldp	x26, x25, [sp, #32]
  404e94:	ldp	x29, x30, [sp, #16]
  404e98:	add	sp, sp, #0x60
  404e9c:	ret
  404ea0:	stp	x29, x30, [sp, #-64]!
  404ea4:	str	x23, [sp, #16]
  404ea8:	stp	x22, x21, [sp, #32]
  404eac:	stp	x20, x19, [sp, #48]
  404eb0:	mov	x29, sp
  404eb4:	mov	w21, w1
  404eb8:	mov	x19, x0
  404ebc:	bl	40c414 <ferror@plt+0x9d24>
  404ec0:	cbz	x0, 404f14 <ferror@plt+0x2824>
  404ec4:	eor	w8, w21, #0x1
  404ec8:	mov	x20, x0
  404ecc:	eor	w23, w8, #0x1
  404ed0:	mov	x0, x20
  404ed4:	bl	40f9d4 <ferror@plt+0xd2e4>
  404ed8:	mov	w1, wzr
  404edc:	mov	x22, x0
  404ee0:	bl	404b44 <ferror@plt+0x2454>
  404ee4:	mov	w21, w0
  404ee8:	mov	x0, x22
  404eec:	bl	40f620 <ferror@plt+0xcf30>
  404ef0:	cmp	w21, #0x0
  404ef4:	cset	w8, lt  // lt = tstop
  404ef8:	and	w8, w8, w23
  404efc:	tbnz	w8, #0, 404f18 <ferror@plt+0x2828>
  404f00:	mov	x0, x19
  404f04:	mov	x1, x20
  404f08:	bl	40c420 <ferror@plt+0x9d30>
  404f0c:	mov	x20, x0
  404f10:	cbnz	x0, 404ed0 <ferror@plt+0x27e0>
  404f14:	mov	w21, wzr
  404f18:	mov	w0, w21
  404f1c:	ldp	x20, x19, [sp, #48]
  404f20:	ldp	x22, x21, [sp, #32]
  404f24:	ldr	x23, [sp, #16]
  404f28:	ldp	x29, x30, [sp], #64
  404f2c:	ret
  404f30:	stp	x29, x30, [sp, #-48]!
  404f34:	stp	x22, x21, [sp, #16]
  404f38:	stp	x20, x19, [sp, #32]
  404f3c:	mov	x29, sp
  404f40:	mov	x20, x0
  404f44:	bl	40f9f0 <ferror@plt+0xd300>
  404f48:	mov	x21, x0
  404f4c:	mov	x0, x20
  404f50:	bl	40f9f0 <ferror@plt+0xd300>
  404f54:	mov	x1, x0
  404f58:	adrp	x0, 416000 <ferror@plt+0x13910>
  404f5c:	add	x0, x0, #0x624
  404f60:	bl	40504c <ferror@plt+0x295c>
  404f64:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404f68:	ldrb	w8, [x8, #988]
  404f6c:	tbz	w8, #0, 404f78 <ferror@plt+0x2888>
  404f70:	mov	w19, wzr
  404f74:	b	405038 <ferror@plt+0x2948>
  404f78:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404f7c:	ldrb	w8, [x8, #972]
  404f80:	mov	x0, x20
  404f84:	cmp	w8, #0x0
  404f88:	mov	w8, #0x200                 	// #512
  404f8c:	csel	w1, w8, wzr, ne  // ne = any
  404f90:	bl	40fa60 <ferror@plt+0xd370>
  404f94:	mov	w19, w0
  404f98:	cmn	w0, #0x11
  404f9c:	b.ne	404fe4 <ferror@plt+0x28f4>  // b.any
  404fa0:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404fa4:	ldrb	w8, [x8, #960]
  404fa8:	cmp	w8, #0x1
  404fac:	b.ne	404fe0 <ferror@plt+0x28f0>  // b.any
  404fb0:	adrp	x8, 42b000 <ferror@plt+0x28910>
  404fb4:	ldrb	w8, [x8, #948]
  404fb8:	mov	w9, #0x2                   	// #2
  404fbc:	adrp	x1, 416000 <ferror@plt+0x13910>
  404fc0:	add	x1, x1, #0x5f1
  404fc4:	cmp	w8, #0x0
  404fc8:	mov	w8, #0x4                   	// #4
  404fcc:	csel	w0, w8, w9, ne  // ne = any
  404fd0:	mov	x2, x21
  404fd4:	bl	4097f4 <ferror@plt+0x7104>
  404fd8:	mov	w19, #0xffffffef            	// #-17
  404fdc:	b	404fe4 <ferror@plt+0x28f4>
  404fe0:	mov	w19, wzr
  404fe4:	mov	x0, x20
  404fe8:	bl	40f8e8 <ferror@plt+0xd1f8>
  404fec:	cbz	x0, 405038 <ferror@plt+0x2948>
  404ff0:	mov	x20, x0
  404ff4:	mov	x21, x0
  404ff8:	mov	x0, x21
  404ffc:	bl	40f9d4 <ferror@plt+0xd2e4>
  405000:	mov	x22, x0
  405004:	bl	410eec <ferror@plt+0xe7fc>
  405008:	cbnz	w0, 405014 <ferror@plt+0x2924>
  40500c:	mov	x0, x22
  405010:	bl	404f30 <ferror@plt+0x2840>
  405014:	mov	x0, x22
  405018:	bl	40f620 <ferror@plt+0xcf30>
  40501c:	mov	x0, x20
  405020:	mov	x1, x21
  405024:	bl	40c3c0 <ferror@plt+0x9cd0>
  405028:	mov	x21, x0
  40502c:	cbnz	x0, 404ff8 <ferror@plt+0x2908>
  405030:	mov	x0, x20
  405034:	bl	40f320 <ferror@plt+0xcc30>
  405038:	mov	w0, w19
  40503c:	ldp	x20, x19, [sp, #32]
  405040:	ldp	x22, x21, [sp, #16]
  405044:	ldp	x29, x30, [sp], #48
  405048:	ret
  40504c:	sub	sp, sp, #0x120
  405050:	adrp	x9, 42b000 <ferror@plt+0x28910>
  405054:	ldr	w9, [x9, #844]
  405058:	stp	x29, x30, [sp, #256]
  40505c:	add	x29, sp, #0x100
  405060:	mov	x8, x0
  405064:	cmp	w9, #0x4
  405068:	stp	x28, x19, [sp, #272]
  40506c:	stp	x1, x2, [x29, #-120]
  405070:	stp	x3, x4, [x29, #-104]
  405074:	stp	x5, x6, [x29, #-88]
  405078:	stur	x7, [x29, #-72]
  40507c:	stp	q0, q1, [sp]
  405080:	str	q2, [sp, #32]
  405084:	stp	q3, q4, [sp, #48]
  405088:	stp	q5, q6, [sp, #80]
  40508c:	str	q7, [sp, #112]
  405090:	b.gt	4050a0 <ferror@plt+0x29b0>
  405094:	adrp	x9, 42b000 <ferror@plt+0x28910>
  405098:	ldrb	w9, [x9, #992]
  40509c:	cbz	w9, 4050e8 <ferror@plt+0x29f8>
  4050a0:	mov	x9, #0xffffffffffffffc8    	// #-56
  4050a4:	mov	x11, sp
  4050a8:	movk	x9, #0xff80, lsl #32
  4050ac:	sub	x12, x29, #0x78
  4050b0:	add	x11, x11, #0x80
  4050b4:	add	x10, x29, #0x20
  4050b8:	stp	x11, x9, [x29, #-16]
  4050bc:	add	x9, x12, #0x38
  4050c0:	adrp	x19, 42b000 <ferror@plt+0x28910>
  4050c4:	stp	x10, x9, [x29, #-32]
  4050c8:	ldp	q0, q1, [x29, #-32]
  4050cc:	ldr	x0, [x19, #912]
  4050d0:	sub	x2, x29, #0x40
  4050d4:	mov	x1, x8
  4050d8:	stp	q0, q1, [x29, #-64]
  4050dc:	bl	402600 <vfprintf@plt>
  4050e0:	ldr	x0, [x19, #912]
  4050e4:	bl	402530 <fflush@plt>
  4050e8:	ldp	x28, x19, [sp, #272]
  4050ec:	ldp	x29, x30, [sp, #256]
  4050f0:	add	sp, sp, #0x120
  4050f4:	ret
  4050f8:	stp	x29, x30, [sp, #-32]!
  4050fc:	stp	x20, x19, [sp, #16]
  405100:	mov	x19, x2
  405104:	mov	x20, x0
  405108:	mov	x29, sp
  40510c:	tbz	w1, #0, 405124 <ferror@plt+0x2a34>
  405110:	mov	x0, x20
  405114:	bl	410450 <ferror@plt+0xdd60>
  405118:	adrp	x8, 416000 <ferror@plt+0x13910>
  40511c:	add	x8, x8, #0x76b
  405120:	b	405140 <ferror@plt+0x2a50>
  405124:	mov	x0, x20
  405128:	bl	40f9fc <ferror@plt+0xd30c>
  40512c:	cbz	x0, 405158 <ferror@plt+0x2a68>
  405130:	mov	x0, x20
  405134:	bl	40f9fc <ferror@plt+0xd30c>
  405138:	adrp	x8, 416000 <ferror@plt+0x13910>
  40513c:	add	x8, x8, #0x786
  405140:	mov	x2, x19
  405144:	ldp	x20, x19, [sp, #16]
  405148:	mov	x1, x0
  40514c:	mov	x0, x8
  405150:	ldp	x29, x30, [sp], #32
  405154:	b	402620 <printf@plt>
  405158:	mov	x0, x20
  40515c:	bl	4109d4 <ferror@plt+0xe2e4>
  405160:	cbz	w0, 405170 <ferror@plt+0x2a80>
  405164:	ldp	x20, x19, [sp, #16]
  405168:	ldp	x29, x30, [sp], #32
  40516c:	ret
  405170:	mov	x0, x20
  405174:	bl	40f9f0 <ferror@plt+0xd300>
  405178:	ldp	x20, x19, [sp, #16]
  40517c:	adrp	x8, 416000 <ferror@plt+0x13910>
  405180:	add	x8, x8, #0x77a
  405184:	mov	x1, x0
  405188:	mov	x0, x8
  40518c:	ldp	x29, x30, [sp], #32
  405190:	b	402620 <printf@plt>
  405194:	stp	x29, x30, [sp, #-96]!
  405198:	stp	x28, x27, [sp, #16]
  40519c:	stp	x26, x25, [sp, #32]
  4051a0:	stp	x24, x23, [sp, #48]
  4051a4:	stp	x22, x21, [sp, #64]
  4051a8:	stp	x20, x19, [sp, #80]
  4051ac:	mov	x29, sp
  4051b0:	sub	sp, sp, #0x3, lsl #12
  4051b4:	sub	sp, sp, #0xae0
  4051b8:	mov	x23, x1
  4051bc:	mov	w22, w0
  4051c0:	mov	w8, #0x1010                	// #4112
  4051c4:	add	x9, sp, #0x88
  4051c8:	add	x0, sp, #0x88
  4051cc:	mov	w2, #0x1030                	// #4144
  4051d0:	mov	w1, wzr
  4051d4:	add	x20, x9, x8
  4051d8:	str	xzr, [sp, #4672]
  4051dc:	bl	402280 <memset@plt>
  4051e0:	adrp	x21, 418000 <ferror@plt+0x15910>
  4051e4:	adrp	x26, 418000 <ferror@plt+0x15910>
  4051e8:	adrp	x24, 416000 <ferror@plt+0x13910>
  4051ec:	adrp	x27, 416000 <ferror@plt+0x13910>
  4051f0:	mov	w19, wzr
  4051f4:	mov	w25, wzr
  4051f8:	movi	v0.2d, #0x0
  4051fc:	add	x21, x21, #0xb8
  405200:	add	x26, x26, #0xd0
  405204:	adrp	x28, 42b000 <ferror@plt+0x28910>
  405208:	add	x24, x24, #0xba8
  40520c:	add	x27, x27, #0xbb8
  405210:	stp	xzr, xzr, [sp, #48]
  405214:	str	wzr, [sp, #40]
  405218:	stp	xzr, xzr, [sp, #16]
  40521c:	str	xzr, [sp, #32]
  405220:	str	xzr, [sp, #128]
  405224:	stp	q0, q0, [sp, #64]
  405228:	stp	q0, q0, [sp, #96]
  40522c:	add	x4, sp, #0x1, lsl #12
  405230:	add	x4, x4, #0x248
  405234:	mov	w0, w22
  405238:	mov	x1, x23
  40523c:	mov	x2, x21
  405240:	mov	x3, x26
  405244:	str	wzr, [sp, #4680]
  405248:	bl	402410 <getopt_long@plt>
  40524c:	mov	w2, w0
  405250:	cmp	w0, #0x55
  405254:	b.le	4052a0 <ferror@plt+0x2bb0>
  405258:	sub	w8, w2, #0x61
  40525c:	cmp	w8, #0x16
  405260:	b.hi	405404 <ferror@plt+0x2d14>  // b.pmore
  405264:	adr	x9, 405278 <ferror@plt+0x2b88>
  405268:	ldrb	w10, [x27, x8]
  40526c:	add	x9, x9, x10, lsl #2
  405270:	mov	w8, #0x1                   	// #1
  405274:	br	x9
  405278:	ldr	w8, [sp, #4680]
  40527c:	cmp	w8, #0x1
  405280:	b.lt	4052c8 <ferror@plt+0x2bd8>  // b.tstop
  405284:	lsl	x8, x8, #5
  405288:	ldr	x2, [x26, x8]
  40528c:	adrp	x1, 416000 <ferror@plt+0x13910>
  405290:	mov	w0, #0x4                   	// #4
  405294:	add	x1, x1, #0xc1f
  405298:	bl	4097f4 <ferror@plt+0x7104>
  40529c:	b	4053a0 <ferror@plt+0x2cb0>
  4052a0:	sub	w8, w2, #0x3f
  4052a4:	cmp	w8, #0x7
  4052a8:	b.hi	4052dc <ferror@plt+0x2bec>  // b.pmore
  4052ac:	adr	x9, 4052bc <ferror@plt+0x2bcc>
  4052b0:	ldrh	w10, [x24, x8, lsl #1]
  4052b4:	add	x9, x9, x10, lsl #2
  4052b8:	br	x9
  4052bc:	mov	w8, #0x1                   	// #1
  4052c0:	str	w8, [sp, #40]
  4052c4:	b	4053a0 <ferror@plt+0x2cb0>
  4052c8:	adrp	x1, 416000 <ferror@plt+0x13910>
  4052cc:	mov	w0, #0x4                   	// #4
  4052d0:	add	x1, x1, #0xc3f
  4052d4:	bl	4097f4 <ferror@plt+0x7104>
  4052d8:	b	4053a0 <ferror@plt+0x2cb0>
  4052dc:	cmp	w2, #0x50
  4052e0:	b.ne	4053ac <ferror@plt+0x2cbc>  // b.any
  4052e4:	ldr	x8, [x28, #896]
  4052e8:	ldrb	w9, [x8, #1]
  4052ec:	cbnz	w9, 405540 <ferror@plt+0x2e50>
  4052f0:	ldrb	w8, [x8]
  4052f4:	strb	w8, [x20]
  4052f8:	b	4053a0 <ferror@plt+0x2cb0>
  4052fc:	ldr	x8, [x28, #896]
  405300:	str	x8, [sp, #16]
  405304:	b	4053a0 <ferror@plt+0x2cb0>
  405308:	ldr	x0, [sp, #48]
  40530c:	add	w8, w19, #0x2
  405310:	sbfiz	x1, x8, #3, #32
  405314:	bl	4022f0 <realloc@plt>
  405318:	cbz	x0, 405458 <ferror@plt+0x2d68>
  40531c:	ldr	x8, [x28, #896]
  405320:	sxtw	x9, w19
  405324:	str	x0, [sp, #48]
  405328:	str	x8, [x0, w19, sxtw #3]
  40532c:	add	x19, x9, #0x1
  405330:	str	xzr, [x0, x19, lsl #3]
  405334:	b	4053a0 <ferror@plt+0x2cb0>
  405338:	ldr	x8, [x28, #896]
  40533c:	str	x8, [sp, #24]
  405340:	mov	w8, #0x1                   	// #1
  405344:	strb	w8, [x20, #1]
  405348:	b	4053a0 <ferror@plt+0x2cb0>
  40534c:	adrp	x9, 42b000 <ferror@plt+0x28910>
  405350:	ldr	w8, [x9, #848]
  405354:	add	w8, w8, #0x1
  405358:	str	w8, [x9, #848]
  40535c:	b	4053a0 <ferror@plt+0x2cb0>
  405360:	mov	w8, #0x1                   	// #1
  405364:	strb	w8, [x20, #3]
  405368:	b	4053a0 <ferror@plt+0x2cb0>
  40536c:	ldr	x0, [sp, #56]
  405370:	cbz	x0, 405378 <ferror@plt+0x2c88>
  405374:	bl	4024a0 <free@plt>
  405378:	ldr	x0, [x28, #896]
  40537c:	bl	40aee0 <ferror@plt+0x87f0>
  405380:	str	x0, [sp, #56]
  405384:	b	4053a0 <ferror@plt+0x2cb0>
  405388:	adrp	x8, 42b000 <ferror@plt+0x28910>
  40538c:	ldr	x8, [x8, #912]
  405390:	str	x8, [sp, #32]
  405394:	b	4053a0 <ferror@plt+0x2cb0>
  405398:	mov	w8, #0x1                   	// #1
  40539c:	strb	w8, [x20, #2]
  4053a0:	mov	w8, w25
  4053a4:	mov	w25, w8
  4053a8:	b	40522c <ferror@plt+0x2b3c>
  4053ac:	cmn	w2, #0x1
  4053b0:	b.ne	405428 <ferror@plt+0x2d38>  // b.any
  4053b4:	adrp	x28, 42b000 <ferror@plt+0x28910>
  4053b8:	ldrsw	x8, [x28, #904]
  4053bc:	cmp	w8, w22
  4053c0:	b.ge	405470 <ferror@plt+0x2d80>  // b.tcont
  4053c4:	ldr	x0, [x23, x8, lsl #3]
  4053c8:	adrp	x1, 417000 <ferror@plt+0x14910>
  4053cc:	add	x2, sp, #0x1, lsl #12
  4053d0:	add	x3, sp, #0x1, lsl #12
  4053d4:	add	x1, x1, #0x19d
  4053d8:	add	x2, x2, #0x248
  4053dc:	add	x3, x3, #0xb8
  4053e0:	bl	4025b0 <__isoc99_sscanf@plt>
  4053e4:	ldrsw	x8, [x28, #904]
  4053e8:	cmp	w0, #0x2
  4053ec:	ldr	x4, [x23, x8, lsl #3]
  4053f0:	b.ne	405554 <ferror@plt+0x2e64>  // b.any
  4053f4:	add	w8, w8, #0x1
  4053f8:	str	x4, [sp, #136]
  4053fc:	str	w8, [x28, #904]
  405400:	b	405490 <ferror@plt+0x2da0>
  405404:	cmp	w2, #0x56
  405408:	b.ne	405428 <ferror@plt+0x2d38>  // b.any
  40540c:	adrp	x0, 414000 <ferror@plt+0x11910>
  405410:	add	x0, x0, #0xc5d
  405414:	bl	4023e0 <puts@plt>
  405418:	adrp	x0, 414000 <ferror@plt+0x11910>
  40541c:	add	x0, x0, #0xc6d
  405420:	bl	4023e0 <puts@plt>
  405424:	b	405450 <ferror@plt+0x2d60>
  405428:	adrp	x1, 414000 <ferror@plt+0x11910>
  40542c:	add	x1, x1, #0xc95
  405430:	mov	w0, #0x3                   	// #3
  405434:	bl	4097f4 <ferror@plt+0x7104>
  405438:	b	4056cc <ferror@plt+0x2fdc>
  40543c:	adrp	x8, 42b000 <ferror@plt+0x28910>
  405440:	ldr	x1, [x8, #920]
  405444:	adrp	x0, 416000 <ferror@plt+0x13910>
  405448:	add	x0, x0, #0xdc8
  40544c:	bl	402620 <printf@plt>
  405450:	mov	w21, wzr
  405454:	b	4056d8 <ferror@plt+0x2fe8>
  405458:	adrp	x8, 42b000 <ferror@plt+0x28910>
  40545c:	ldr	x1, [x8, #888]
  405460:	adrp	x0, 416000 <ferror@plt+0x13910>
  405464:	add	x0, x0, #0xbec
  405468:	bl	4020c0 <fputs@plt>
  40546c:	b	4056cc <ferror@plt+0x2fdc>
  405470:	add	x0, sp, #0x1, lsl #12
  405474:	add	x0, x0, #0xb8
  405478:	add	x19, sp, #0x1, lsl #12
  40547c:	add	x19, x19, #0xb8
  405480:	bl	402650 <uname@plt>
  405484:	tbnz	w0, #31, 405568 <ferror@plt+0x2e78>
  405488:	add	x4, x19, #0x82
  40548c:	str	x4, [sp, #136]
  405490:	ldr	x10, [sp, #56]
  405494:	add	x8, sp, #0x88
  405498:	adrp	x9, 417000 <ferror@plt+0x14910>
  40549c:	add	x9, x9, #0x30f
  4054a0:	cmp	x10, #0x0
  4054a4:	add	x21, x8, #0x8
  4054a8:	adrp	x2, 415000 <ferror@plt+0x12910>
  4054ac:	csel	x3, x9, x10, eq  // eq = none
  4054b0:	add	x2, x2, #0x579
  4054b4:	mov	w1, #0x1000                	// #4096
  4054b8:	mov	x0, x21
  4054bc:	bl	4021f0 <snprintf@plt>
  4054c0:	ldr	w8, [x28, #904]
  4054c4:	sxtw	x9, w0
  4054c8:	str	x9, [sp, #4240]
  4054cc:	cmp	w8, w22
  4054d0:	ldr	w8, [sp, #40]
  4054d4:	csinc	w25, w25, wzr, ne  // ne = any
  4054d8:	cbz	w8, 405624 <ferror@plt+0x2f34>
  4054dc:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4054e0:	ldr	x8, [x8, #912]
  4054e4:	ldr	x9, [sp, #32]
  4054e8:	cmp	x9, x8
  4054ec:	b.eq	405608 <ferror@plt+0x2f18>  // b.none
  4054f0:	mov	x0, x21
  4054f4:	bl	402170 <opendir@plt>
  4054f8:	cbz	x0, 405588 <ferror@plt+0x2e98>
  4054fc:	mov	x26, x0
  405500:	bl	402550 <dirfd@plt>
  405504:	adrp	x1, 417000 <ferror@plt+0x14910>
  405508:	add	x1, x1, #0x1c4
  40550c:	sub	x2, x29, #0x88
  405510:	mov	w3, wzr
  405514:	bl	414c18 <ferror@plt+0x12528>
  405518:	cbz	w0, 4055ac <ferror@plt+0x2ebc>
  40551c:	bl	402640 <__errno_location@plt>
  405520:	ldr	w8, [x0]
  405524:	adrp	x1, 417000 <ferror@plt+0x14910>
  405528:	add	x1, x1, #0x1d0
  40552c:	mov	w0, #0x3                   	// #3
  405530:	mov	x2, x21
  405534:	neg	w27, w8
  405538:	bl	4097f4 <ferror@plt+0x7104>
  40553c:	b	4055f8 <ferror@plt+0x2f08>
  405540:	adrp	x1, 416000 <ferror@plt+0x13910>
  405544:	add	x1, x1, #0xc02
  405548:	mov	w0, #0x2                   	// #2
  40554c:	bl	4097f4 <ferror@plt+0x7104>
  405550:	b	4056cc <ferror@plt+0x2fdc>
  405554:	adrp	x1, 416000 <ferror@plt+0x13910>
  405558:	add	x1, x1, #0xc5e
  40555c:	mov	w0, #0x3                   	// #3
  405560:	mov	x2, x4
  405564:	b	4056c8 <ferror@plt+0x2fd8>
  405568:	bl	402640 <__errno_location@plt>
  40556c:	ldr	w0, [x0]
  405570:	bl	402340 <strerror@plt>
  405574:	adrp	x1, 416000 <ferror@plt+0x13910>
  405578:	mov	x2, x0
  40557c:	add	x1, x1, #0xc75
  405580:	mov	w0, #0x2                   	// #2
  405584:	b	4056c8 <ferror@plt+0x2fd8>
  405588:	bl	402640 <__errno_location@plt>
  40558c:	ldr	w8, [x0]
  405590:	adrp	x1, 417000 <ferror@plt+0x14910>
  405594:	add	x1, x1, #0x1a3
  405598:	mov	w0, #0x3                   	// #3
  40559c:	mov	x2, x21
  4055a0:	neg	w27, w8
  4055a4:	bl	4097f4 <ferror@plt+0x7104>
  4055a8:	b	405600 <ferror@plt+0x2f10>
  4055ac:	mov	x0, x21
  4055b0:	bl	4020b0 <strlen@plt>
  4055b4:	mov	x27, x0
  4055b8:	add	x0, sp, #0x1, lsl #12
  4055bc:	add	x0, x0, #0x248
  4055c0:	add	x19, sp, #0x1, lsl #12
  4055c4:	mov	x1, x21
  4055c8:	mov	x2, x27
  4055cc:	add	x19, x19, #0x248
  4055d0:	bl	402070 <memcpy@plt>
  4055d4:	ldur	x1, [x29, #-48]
  4055d8:	add	x3, sp, #0x1, lsl #12
  4055dc:	mov	w8, #0x2f                  	// #47
  4055e0:	add	x2, x27, #0x1
  4055e4:	add	x3, x3, #0x248
  4055e8:	mov	x0, x26
  4055ec:	strh	w8, [x19, x27]
  4055f0:	bl	40712c <ferror@plt+0x4a3c>
  4055f4:	mov	w27, w0
  4055f8:	mov	x0, x26
  4055fc:	bl	402320 <closedir@plt>
  405600:	cmp	w27, #0x1
  405604:	b.ne	405620 <ferror@plt+0x2f30>  // b.any
  405608:	mov	w21, wzr
  40560c:	add	x0, sp, #0x40
  405610:	bl	407050 <ferror@plt+0x4960>
  405614:	add	x0, sp, #0x88
  405618:	bl	4070c4 <ferror@plt+0x49d4>
  40561c:	b	4056d8 <ferror@plt+0x2fe8>
  405620:	mov	w25, #0x1                   	// #1
  405624:	add	x1, sp, #0x1, lsl #12
  405628:	add	x1, x1, #0x240
  40562c:	mov	x0, x21
  405630:	bl	40b20c <ferror@plt+0x8b1c>
  405634:	cbz	x0, 4056b8 <ferror@plt+0x2fc8>
  405638:	adrp	x8, 42b000 <ferror@plt+0x28910>
  40563c:	ldr	w1, [x8, #848]
  405640:	mov	x26, x0
  405644:	bl	409958 <ferror@plt+0x7268>
  405648:	add	x9, sp, #0x40
  40564c:	add	x24, x9, #0x10
  405650:	add	x8, sp, #0x88
  405654:	mov	w1, #0x80                  	// #128
  405658:	mov	x0, x24
  40565c:	stp	x8, x26, [sp, #64]
  405660:	bl	409f38 <ferror@plt+0x7848>
  405664:	mov	w0, #0x200                 	// #512
  405668:	mov	x1, xzr
  40566c:	bl	40a068 <ferror@plt+0x7978>
  405670:	str	x0, [sp, #112]
  405674:	cbz	x0, 405710 <ferror@plt+0x3020>
  405678:	mov	w0, #0x200                 	// #512
  40567c:	mov	x1, xzr
  405680:	bl	40a068 <ferror@plt+0x7978>
  405684:	str	x0, [sp, #120]
  405688:	cbz	x0, 40571c <ferror@plt+0x302c>
  40568c:	adrp	x1, 407000 <ferror@plt+0x4910>
  405690:	add	x1, x1, #0x3ec
  405694:	mov	w0, #0x800                 	// #2048
  405698:	bl	40a068 <ferror@plt+0x7978>
  40569c:	str	x0, [sp, #128]
  4056a0:	cbnz	x0, 40575c <ferror@plt+0x306c>
  4056a4:	bl	402640 <__errno_location@plt>
  4056a8:	ldr	w21, [x0]
  4056ac:	ldr	x0, [sp, #120]
  4056b0:	bl	40a0dc <ferror@plt+0x79ec>
  4056b4:	b	405724 <ferror@plt+0x3034>
  4056b8:	adrp	x1, 416000 <ferror@plt+0x13910>
  4056bc:	add	x1, x1, #0xc89
  4056c0:	mov	w0, #0x2                   	// #2
  4056c4:	mov	x2, x21
  4056c8:	bl	4097f4 <ferror@plt+0x7104>
  4056cc:	add	x0, sp, #0x88
  4056d0:	bl	4070c4 <ferror@plt+0x49d4>
  4056d4:	mov	w21, #0x1                   	// #1
  4056d8:	ldr	x0, [sp, #48]
  4056dc:	bl	4024a0 <free@plt>
  4056e0:	ldr	x0, [sp, #56]
  4056e4:	bl	4024a0 <free@plt>
  4056e8:	mov	w0, w21
  4056ec:	add	sp, sp, #0x3, lsl #12
  4056f0:	add	sp, sp, #0xae0
  4056f4:	ldp	x20, x19, [sp, #80]
  4056f8:	ldp	x22, x21, [sp, #64]
  4056fc:	ldp	x24, x23, [sp, #48]
  405700:	ldp	x26, x25, [sp, #32]
  405704:	ldp	x28, x27, [sp, #16]
  405708:	ldp	x29, x30, [sp], #96
  40570c:	ret
  405710:	bl	402640 <__errno_location@plt>
  405714:	ldr	w21, [x0]
  405718:	b	40572c <ferror@plt+0x303c>
  40571c:	bl	402640 <__errno_location@plt>
  405720:	ldr	w21, [x0]
  405724:	ldr	x0, [sp, #112]
  405728:	bl	40a0dc <ferror@plt+0x79ec>
  40572c:	cmp	w21, #0x0
  405730:	b.le	40575c <ferror@plt+0x306c>
  405734:	mov	w0, w21
  405738:	bl	402340 <strerror@plt>
  40573c:	adrp	x1, 416000 <ferror@plt+0x13910>
  405740:	mov	x2, x0
  405744:	add	x1, x1, #0xcac
  405748:	mov	w0, #0x2                   	// #2
  40574c:	bl	4097f4 <ferror@plt+0x7104>
  405750:	mov	x0, x26
  405754:	bl	40b4f0 <ferror@plt+0x8e00>
  405758:	b	4056cc <ferror@plt+0x2fdc>
  40575c:	ldr	x19, [sp, #24]
  405760:	cbz	x19, 4058a4 <ferror@plt+0x31b4>
  405764:	adrp	x1, 417000 <ferror@plt+0x14910>
  405768:	add	x1, x1, #0x81a
  40576c:	mov	x0, x19
  405770:	bl	402230 <fopen@plt>
  405774:	mov	x20, x19
  405778:	cbz	x0, 405f80 <ferror@plt+0x3890>
  40577c:	adrp	x1, 417000 <ferror@plt+0x14910>
  405780:	mov	x21, x0
  405784:	add	x1, x1, #0x2fb
  405788:	mov	w0, #0x7                   	// #7
  40578c:	mov	x2, x20
  405790:	mov	x19, x24
  405794:	bl	4097f4 <ferror@plt+0x7104>
  405798:	add	x0, sp, #0x1, lsl #12
  40579c:	add	x0, x0, #0x248
  4057a0:	mov	w1, #0x2800                	// #10240
  4057a4:	mov	x2, x21
  4057a8:	bl	402130 <fgets_unlocked@plt>
  4057ac:	cbz	x0, 405878 <ferror@plt+0x3188>
  4057b0:	adrp	x26, 417000 <ferror@plt+0x14910>
  4057b4:	mov	w24, #0x1                   	// #1
  4057b8:	add	x26, x26, #0x30d
  4057bc:	add	x0, sp, #0x1, lsl #12
  4057c0:	add	x0, x0, #0x248
  4057c4:	mov	x1, x26
  4057c8:	bl	4020a0 <strtok@plt>
  4057cc:	mov	x28, x0
  4057d0:	mov	x0, xzr
  4057d4:	mov	x1, x26
  4057d8:	bl	4020a0 <strtok@plt>
  4057dc:	mov	x27, x0
  4057e0:	mov	x0, xzr
  4057e4:	mov	x1, x26
  4057e8:	bl	4020a0 <strtok@plt>
  4057ec:	cbz	x28, 40585c <ferror@plt+0x316c>
  4057f0:	cbz	x27, 40585c <ferror@plt+0x316c>
  4057f4:	cbz	x0, 40585c <ferror@plt+0x316c>
  4057f8:	adrp	x1, 417000 <ferror@plt+0x14910>
  4057fc:	add	x1, x1, #0x310
  405800:	bl	402430 <strcmp@plt>
  405804:	cbnz	w0, 40585c <ferror@plt+0x316c>
  405808:	sub	x1, x29, #0x88
  40580c:	mov	w2, #0x10                  	// #16
  405810:	mov	x0, x28
  405814:	bl	4024e0 <strtoull@plt>
  405818:	ldur	x8, [x29, #-136]
  40581c:	ldrb	w8, [x8]
  405820:	cbz	w8, 405844 <ferror@plt+0x3154>
  405824:	adrp	x1, 417000 <ferror@plt+0x14910>
  405828:	mov	w0, #0x3                   	// #3
  40582c:	add	x1, x1, #0x318
  405830:	mov	x2, x20
  405834:	mov	w3, w24
  405838:	mov	x4, x28
  40583c:	bl	4097f4 <ferror@plt+0x7104>
  405840:	b	40585c <ferror@plt+0x316c>
  405844:	mov	x3, x0
  405848:	add	x0, sp, #0x40
  40584c:	mov	x1, x27
  405850:	mov	w2, wzr
  405854:	mov	x4, xzr
  405858:	bl	40743c <ferror@plt+0x4d4c>
  40585c:	add	x0, sp, #0x1, lsl #12
  405860:	add	x0, x0, #0x248
  405864:	mov	w1, #0x2800                	// #10240
  405868:	mov	x2, x21
  40586c:	bl	402130 <fgets_unlocked@plt>
  405870:	add	w24, w24, #0x1
  405874:	cbnz	x0, 4057bc <ferror@plt+0x30cc>
  405878:	add	x0, sp, #0x40
  40587c:	bl	407534 <ferror@plt+0x4e44>
  405880:	adrp	x1, 417000 <ferror@plt+0x14910>
  405884:	add	x1, x1, #0x33d
  405888:	mov	w0, #0x7                   	// #7
  40588c:	mov	x2, x20
  405890:	bl	4097f4 <ferror@plt+0x7104>
  405894:	mov	x0, x21
  405898:	bl	402200 <fclose@plt>
  40589c:	mov	x24, x19
  4058a0:	b	4059ec <ferror@plt+0x32fc>
  4058a4:	ldr	x19, [sp, #16]
  4058a8:	cbz	x19, 405f9c <ferror@plt+0x38ac>
  4058ac:	adrp	x1, 417000 <ferror@plt+0x14910>
  4058b0:	add	x1, x1, #0x81a
  4058b4:	mov	x0, x19
  4058b8:	bl	402230 <fopen@plt>
  4058bc:	mov	x20, x19
  4058c0:	cbz	x0, 4061dc <ferror@plt+0x3aec>
  4058c4:	adrp	x1, 417000 <ferror@plt+0x14910>
  4058c8:	mov	x21, x0
  4058cc:	add	x1, x1, #0x3ba
  4058d0:	mov	w0, #0x7                   	// #7
  4058d4:	mov	x2, x20
  4058d8:	str	w25, [sp, #40]
  4058dc:	bl	4097f4 <ferror@plt+0x7104>
  4058e0:	add	x0, sp, #0x1, lsl #12
  4058e4:	add	x0, x0, #0x248
  4058e8:	mov	w1, #0x2800                	// #10240
  4058ec:	mov	x2, x21
  4058f0:	bl	402130 <fgets_unlocked@plt>
  4058f4:	cbz	x0, 4059c4 <ferror@plt+0x32d4>
  4058f8:	adrp	x26, 417000 <ferror@plt+0x14910>
  4058fc:	adrp	x27, 417000 <ferror@plt+0x14910>
  405900:	mov	w25, #0x1                   	// #1
  405904:	add	x26, x26, #0x3cf
  405908:	mov	w19, #0x1010                	// #4112
  40590c:	add	x27, x27, #0x396
  405910:	add	x0, sp, #0x1, lsl #12
  405914:	add	x0, x0, #0x248
  405918:	mov	w1, #0x20                  	// #32
  40591c:	bl	4024d0 <strchr@plt>
  405920:	cbz	x0, 40598c <ferror@plt+0x329c>
  405924:	add	x0, x0, #0x1
  405928:	mov	w1, #0x20                  	// #32
  40592c:	bl	4024d0 <strchr@plt>
  405930:	cbz	x0, 40598c <ferror@plt+0x329c>
  405934:	ldrb	w8, [x0, #1]!
  405938:	ldr	x9, [sp, #64]
  40593c:	mov	w2, #0xa                   	// #10
  405940:	mov	x1, x27
  405944:	ldrb	w9, [x9, x19]
  405948:	cmp	w8, w9
  40594c:	cinc	x28, x0, eq  // eq = none
  405950:	mov	x0, x28
  405954:	bl	402260 <strncmp@plt>
  405958:	cbnz	w0, 4059a8 <ferror@plt+0x32b8>
  40595c:	mov	w1, #0xa                   	// #10
  405960:	mov	x0, x28
  405964:	bl	4024d0 <strchr@plt>
  405968:	cbz	x0, 405970 <ferror@plt+0x3280>
  40596c:	strb	wzr, [x0]
  405970:	add	x1, x28, #0xa
  405974:	add	x0, sp, #0x40
  405978:	mov	w2, #0x1                   	// #1
  40597c:	mov	x3, xzr
  405980:	mov	x4, xzr
  405984:	bl	40743c <ferror@plt+0x4d4c>
  405988:	b	4059a8 <ferror@plt+0x32b8>
  40598c:	add	x4, sp, #0x1, lsl #12
  405990:	add	x4, x4, #0x248
  405994:	mov	w0, #0x3                   	// #3
  405998:	mov	x1, x26
  40599c:	mov	x2, x20
  4059a0:	mov	w3, w25
  4059a4:	bl	4097f4 <ferror@plt+0x7104>
  4059a8:	add	x0, sp, #0x1, lsl #12
  4059ac:	add	x0, x0, #0x248
  4059b0:	mov	w1, #0x2800                	// #10240
  4059b4:	mov	x2, x21
  4059b8:	bl	402130 <fgets_unlocked@plt>
  4059bc:	add	w25, w25, #0x1
  4059c0:	cbnz	x0, 405910 <ferror@plt+0x3220>
  4059c4:	add	x0, sp, #0x40
  4059c8:	bl	407534 <ferror@plt+0x4e44>
  4059cc:	adrp	x1, 417000 <ferror@plt+0x14910>
  4059d0:	add	x1, x1, #0x3e8
  4059d4:	mov	w0, #0x7                   	// #7
  4059d8:	mov	x2, x20
  4059dc:	bl	4097f4 <ferror@plt+0x7104>
  4059e0:	mov	x0, x21
  4059e4:	bl	402200 <fclose@plt>
  4059e8:	ldr	w25, [sp, #40]
  4059ec:	adrp	x28, 42b000 <ferror@plt+0x28910>
  4059f0:	cbz	w25, 405f24 <ferror@plt+0x3834>
  4059f4:	ldr	x9, [sp, #48]
  4059f8:	adrp	x8, 418000 <ferror@plt+0x15910>
  4059fc:	add	x8, x8, #0x330
  405a00:	stp	xzr, xzr, [x29, #-152]
  405a04:	cmp	x9, #0x0
  405a08:	csel	x19, x8, x9, eq  // eq = none
  405a0c:	ldr	x26, [x19]
  405a10:	cbz	x26, 405f94 <ferror@plt+0x38a4>
  405a14:	str	x24, [sp]
  405a18:	adrp	x22, 417000 <ferror@plt+0x14910>
  405a1c:	adrp	x23, 417000 <ferror@plt+0x14910>
  405a20:	adrp	x24, 417000 <ferror@plt+0x14910>
  405a24:	adrp	x27, 417000 <ferror@plt+0x14910>
  405a28:	mov	x20, xzr
  405a2c:	add	x22, x22, #0x45d
  405a30:	add	x23, x23, #0x4d4
  405a34:	add	x24, x24, #0x4ce
  405a38:	add	x27, x27, #0x431
  405a3c:	sub	x1, x29, #0x88
  405a40:	mov	x0, x26
  405a44:	bl	414bf8 <ferror@plt+0x12508>
  405a48:	cbz	w0, 405a6c <ferror@plt+0x337c>
  405a4c:	mov	w0, #0x7                   	// #7
  405a50:	mov	x1, x27
  405a54:	mov	x2, x26
  405a58:	bl	4097f4 <ferror@plt+0x7104>
  405a5c:	add	x20, x20, #0x1
  405a60:	ldr	x26, [x19, x20, lsl #3]
  405a64:	cbnz	x26, 405a3c <ferror@plt+0x334c>
  405a68:	b	405b84 <ferror@plt+0x3494>
  405a6c:	ldur	w8, [x29, #-120]
  405a70:	and	w8, w8, #0xf000
  405a74:	cmp	w8, #0x4, lsl #12
  405a78:	b.ne	405b48 <ferror@plt+0x3458>  // b.any
  405a7c:	mov	x0, x26
  405a80:	bl	402170 <opendir@plt>
  405a84:	cbz	x0, 405b74 <ferror@plt+0x3484>
  405a88:	mov	x28, x0
  405a8c:	bl	4022e0 <readdir@plt>
  405a90:	cbz	x0, 405b60 <ferror@plt+0x3470>
  405a94:	mov	x25, x0
  405a98:	add	x21, x25, #0x13
  405a9c:	mov	x0, x21
  405aa0:	bl	4020b0 <strlen@plt>
  405aa4:	ldrb	w8, [x25, #19]
  405aa8:	cmp	w8, #0x2e
  405aac:	b.eq	405ae0 <ferror@plt+0x33f0>  // b.none
  405ab0:	cmp	x0, #0x6
  405ab4:	b.cc	405acc <ferror@plt+0x33dc>  // b.lo, b.ul, b.last
  405ab8:	add	x8, x25, x0
  405abc:	add	x0, x8, #0xe
  405ac0:	mov	x1, x24
  405ac4:	bl	402430 <strcmp@plt>
  405ac8:	cbz	w0, 405af4 <ferror@plt+0x3404>
  405acc:	mov	w0, #0x6                   	// #6
  405ad0:	mov	x1, x23
  405ad4:	mov	x2, x26
  405ad8:	mov	x3, x21
  405adc:	bl	4097f4 <ferror@plt+0x7104>
  405ae0:	mov	x0, x28
  405ae4:	bl	4022e0 <readdir@plt>
  405ae8:	mov	x25, x0
  405aec:	cbnz	x0, 405a98 <ferror@plt+0x33a8>
  405af0:	b	405b60 <ferror@plt+0x3470>
  405af4:	mov	x0, x28
  405af8:	bl	402550 <dirfd@plt>
  405afc:	add	x2, sp, #0x1, lsl #12
  405b00:	add	x2, x2, #0x248
  405b04:	mov	x1, x21
  405b08:	mov	w3, wzr
  405b0c:	bl	414c18 <ferror@plt+0x12528>
  405b10:	ldr	w8, [sp, #4696]
  405b14:	and	w8, w8, #0xf000
  405b18:	cmp	w8, #0x4, lsl #12
  405b1c:	b.ne	405b30 <ferror@plt+0x3440>  // b.any
  405b20:	adrp	x1, 417000 <ferror@plt+0x14910>
  405b24:	mov	w0, #0x3                   	// #3
  405b28:	add	x1, x1, #0x4f5
  405b2c:	b	405ad4 <ferror@plt+0x33e4>
  405b30:	sub	x0, x29, #0x98
  405b34:	sub	x1, x29, #0x90
  405b38:	mov	x2, x26
  405b3c:	mov	x3, x21
  405b40:	bl	4076d8 <ferror@plt+0x4fe8>
  405b44:	b	405ae0 <ferror@plt+0x33f0>
  405b48:	sub	x0, x29, #0x98
  405b4c:	sub	x1, x29, #0x90
  405b50:	mov	x2, x26
  405b54:	mov	x3, xzr
  405b58:	bl	4076d8 <ferror@plt+0x4fe8>
  405b5c:	b	405a5c <ferror@plt+0x336c>
  405b60:	mov	x0, x28
  405b64:	bl	402320 <closedir@plt>
  405b68:	mov	w0, #0x7                   	// #7
  405b6c:	mov	x1, x22
  405b70:	b	405a54 <ferror@plt+0x3364>
  405b74:	adrp	x1, 417000 <ferror@plt+0x14910>
  405b78:	mov	w0, #0x3                   	// #3
  405b7c:	add	x1, x1, #0x44a
  405b80:	b	405a54 <ferror@plt+0x3364>
  405b84:	ldur	x8, [x29, #-144]
  405b88:	str	x8, [sp, #24]
  405b8c:	cbz	x8, 405fbc <ferror@plt+0x38cc>
  405b90:	ldur	x23, [x29, #-152]
  405b94:	adrp	x25, 417000 <ferror@plt+0x14910>
  405b98:	mov	x20, xzr
  405b9c:	add	x25, x25, #0x541
  405ba0:	str	x23, [sp, #16]
  405ba4:	ldr	x21, [x23, x20, lsl #3]
  405ba8:	adrp	x1, 417000 <ferror@plt+0x14910>
  405bac:	add	x1, x1, #0x81a
  405bb0:	stur	wzr, [x29, #-136]
  405bb4:	add	x19, x21, #0x18
  405bb8:	mov	x0, x19
  405bbc:	bl	402230 <fopen@plt>
  405bc0:	cbz	x0, 405ef4 <ferror@plt+0x3804>
  405bc4:	mov	x24, x0
  405bc8:	str	x21, [sp, #40]
  405bcc:	sub	x1, x29, #0x88
  405bd0:	mov	x0, x24
  405bd4:	bl	40add8 <ferror@plt+0x86e8>
  405bd8:	mov	x21, x0
  405bdc:	cbz	x0, 405ee4 <ferror@plt+0x37f4>
  405be0:	ldrb	w8, [x21]
  405be4:	cbz	w8, 405e78 <ferror@plt+0x3788>
  405be8:	cmp	w8, #0x23
  405bec:	b.eq	405e78 <ferror@plt+0x3788>  // b.none
  405bf0:	add	x2, sp, #0x1, lsl #12
  405bf4:	add	x2, x2, #0x248
  405bf8:	mov	x0, x21
  405bfc:	mov	x1, x25
  405c00:	bl	402220 <strtok_r@plt>
  405c04:	cbz	x0, 405e78 <ferror@plt+0x3788>
  405c08:	adrp	x1, 417000 <ferror@plt+0x14910>
  405c0c:	add	x1, x1, #0x544
  405c10:	mov	x27, x0
  405c14:	bl	402430 <strcmp@plt>
  405c18:	cbz	w0, 405c80 <ferror@plt+0x3590>
  405c1c:	adrp	x1, 417000 <ferror@plt+0x14910>
  405c20:	mov	x0, x27
  405c24:	add	x1, x1, #0x54b
  405c28:	bl	402430 <strcmp@plt>
  405c2c:	cbz	w0, 405cc4 <ferror@plt+0x35d4>
  405c30:	adrp	x1, 418000 <ferror@plt+0x15910>
  405c34:	mov	x0, x27
  405c38:	add	x1, x1, #0x350
  405c3c:	bl	402430 <strcmp@plt>
  405c40:	cbz	w0, 405dc0 <ferror@plt+0x36d0>
  405c44:	adrp	x1, 417000 <ferror@plt+0x14910>
  405c48:	mov	x0, x27
  405c4c:	add	x1, x1, #0x5a9
  405c50:	bl	402430 <strcmp@plt>
  405c54:	cbz	w0, 405c6c <ferror@plt+0x357c>
  405c58:	adrp	x1, 417000 <ferror@plt+0x14910>
  405c5c:	mov	x0, x27
  405c60:	add	x1, x1, #0x5b1
  405c64:	bl	402430 <strcmp@plt>
  405c68:	cbnz	w0, 405e5c <ferror@plt+0x376c>
  405c6c:	ldur	w3, [x29, #-136]
  405c70:	adrp	x1, 417000 <ferror@plt+0x14910>
  405c74:	mov	w0, #0x6                   	// #6
  405c78:	add	x1, x1, #0x5c0
  405c7c:	b	405e6c <ferror@plt+0x377c>
  405c80:	add	x2, sp, #0x1, lsl #12
  405c84:	add	x2, x2, #0x248
  405c88:	mov	x0, xzr
  405c8c:	mov	x1, x25
  405c90:	bl	402220 <strtok_r@plt>
  405c94:	cbz	x0, 405e78 <ferror@plt+0x3788>
  405c98:	mov	x1, x0
  405c9c:	add	x0, sp, #0x88
  405ca0:	bl	4075d0 <ferror@plt+0x4ee0>
  405ca4:	add	x2, sp, #0x1, lsl #12
  405ca8:	add	x2, x2, #0x248
  405cac:	mov	x0, xzr
  405cb0:	mov	x1, x25
  405cb4:	bl	402220 <strtok_r@plt>
  405cb8:	mov	x1, x0
  405cbc:	cbnz	x0, 405c9c <ferror@plt+0x35ac>
  405cc0:	b	405e78 <ferror@plt+0x3788>
  405cc4:	add	x2, sp, #0x1, lsl #12
  405cc8:	add	x2, x2, #0x248
  405ccc:	mov	x0, xzr
  405cd0:	mov	x1, x25
  405cd4:	bl	402220 <strtok_r@plt>
  405cd8:	add	x2, sp, #0x1, lsl #12
  405cdc:	mov	x22, x0
  405ce0:	add	x2, x2, #0x248
  405ce4:	mov	x0, xzr
  405ce8:	mov	x1, x25
  405cec:	bl	402220 <strtok_r@plt>
  405cf0:	add	x2, sp, #0x1, lsl #12
  405cf4:	mov	x28, x0
  405cf8:	add	x2, x2, #0x248
  405cfc:	mov	x0, xzr
  405d00:	mov	x1, x25
  405d04:	bl	402220 <strtok_r@plt>
  405d08:	cbz	x22, 405e5c <ferror@plt+0x376c>
  405d0c:	cbz	x28, 405e5c <ferror@plt+0x376c>
  405d10:	mov	x26, x0
  405d14:	cbz	x0, 405e5c <ferror@plt+0x376c>
  405d18:	add	x0, sp, #0x88
  405d1c:	mov	x1, x28
  405d20:	bl	4078f8 <ferror@plt+0x5208>
  405d24:	cbz	w0, 405e84 <ferror@plt+0x3794>
  405d28:	mov	x0, x22
  405d2c:	bl	4020b0 <strlen@plt>
  405d30:	mov	x27, x0
  405d34:	mov	x0, x26
  405d38:	bl	4020b0 <strlen@plt>
  405d3c:	add	x8, x27, x0
  405d40:	mov	x23, x0
  405d44:	add	x0, x8, #0x12
  405d48:	bl	402240 <malloc@plt>
  405d4c:	cbz	x0, 405ea0 <ferror@plt+0x37b0>
  405d50:	str	x27, [sp, #8]
  405d54:	add	x27, x0, #0x10
  405d58:	mov	x28, x0
  405d5c:	mov	x0, x27
  405d60:	mov	x1, x26
  405d64:	mov	x2, x23
  405d68:	bl	402070 <memcpy@plt>
  405d6c:	mov	x1, x22
  405d70:	ldr	x22, [sp, #8]
  405d74:	mov	w8, #0x2f                  	// #47
  405d78:	strb	w8, [x27, x23]
  405d7c:	add	x23, x23, #0x1
  405d80:	add	x0, x27, x23
  405d84:	mov	x2, x22
  405d88:	bl	402070 <memcpy@plt>
  405d8c:	adrp	x1, 417000 <ferror@plt+0x14910>
  405d90:	add	x8, x23, x22
  405d94:	mov	w0, #0x7                   	// #7
  405d98:	add	x1, x1, #0x633
  405d9c:	mov	x2, x27
  405da0:	strb	wzr, [x27, x8]
  405da4:	str	x8, [x28, #8]
  405da8:	bl	4097f4 <ferror@plt+0x7104>
  405dac:	ldr	x8, [sp, #4256]
  405db0:	ldr	x23, [sp, #16]
  405db4:	str	x28, [sp, #4256]
  405db8:	str	x8, [x28]
  405dbc:	b	405e78 <ferror@plt+0x3788>
  405dc0:	add	x2, sp, #0x1, lsl #12
  405dc4:	add	x2, x2, #0x248
  405dc8:	mov	x0, xzr
  405dcc:	mov	x1, x25
  405dd0:	bl	402220 <strtok_r@plt>
  405dd4:	add	x2, sp, #0x1, lsl #12
  405dd8:	mov	x26, x0
  405ddc:	add	x2, x2, #0x248
  405de0:	mov	x0, xzr
  405de4:	mov	x1, x25
  405de8:	bl	402220 <strtok_r@plt>
  405dec:	cbz	x26, 405e5c <ferror@plt+0x376c>
  405df0:	mov	x22, x0
  405df4:	cbz	x0, 405e5c <ferror@plt+0x376c>
  405df8:	add	x0, sp, #0x88
  405dfc:	mov	x1, x26
  405e00:	bl	4078f8 <ferror@plt+0x5208>
  405e04:	cbz	w0, 405eb0 <ferror@plt+0x37c0>
  405e08:	mov	x0, x22
  405e0c:	bl	4020b0 <strlen@plt>
  405e10:	mov	x26, x0
  405e14:	add	x0, x0, #0x11
  405e18:	bl	402240 <malloc@plt>
  405e1c:	cbz	x0, 405ecc <ferror@plt+0x37dc>
  405e20:	add	x27, x0, #0x10
  405e24:	mov	x23, x0
  405e28:	mov	x0, x27
  405e2c:	mov	x1, x22
  405e30:	bl	402540 <strcpy@plt>
  405e34:	adrp	x1, 417000 <ferror@plt+0x14910>
  405e38:	mov	w0, #0x7                   	// #7
  405e3c:	add	x1, x1, #0x662
  405e40:	mov	x2, x27
  405e44:	str	x26, [x23, #8]
  405e48:	bl	4097f4 <ferror@plt+0x7104>
  405e4c:	ldr	x8, [sp, #4272]
  405e50:	str	x23, [sp, #4272]
  405e54:	str	x8, [x23]
  405e58:	b	405edc <ferror@plt+0x37ec>
  405e5c:	ldur	w3, [x29, #-136]
  405e60:	adrp	x1, 417000 <ferror@plt+0x14910>
  405e64:	mov	w0, #0x3                   	// #3
  405e68:	add	x1, x1, #0x5e7
  405e6c:	mov	x2, x19
  405e70:	mov	x4, x27
  405e74:	bl	4097f4 <ferror@plt+0x7104>
  405e78:	mov	x0, x21
  405e7c:	bl	4024a0 <free@plt>
  405e80:	b	405bcc <ferror@plt+0x34dc>
  405e84:	ldur	w3, [x29, #-136]
  405e88:	adrp	x1, 417000 <ferror@plt+0x14910>
  405e8c:	mov	w0, #0x6                   	// #6
  405e90:	add	x1, x1, #0x554
  405e94:	mov	x2, x19
  405e98:	mov	x4, x28
  405e9c:	b	405e74 <ferror@plt+0x3784>
  405ea0:	adrp	x1, 417000 <ferror@plt+0x14910>
  405ea4:	mov	w0, #0x3                   	// #3
  405ea8:	add	x1, x1, #0x616
  405eac:	b	405ed8 <ferror@plt+0x37e8>
  405eb0:	ldur	w3, [x29, #-136]
  405eb4:	adrp	x1, 417000 <ferror@plt+0x14910>
  405eb8:	mov	w0, #0x6                   	// #6
  405ebc:	add	x1, x1, #0x57d
  405ec0:	mov	x2, x19
  405ec4:	mov	x4, x26
  405ec8:	b	405e74 <ferror@plt+0x3784>
  405ecc:	adrp	x1, 417000 <ferror@plt+0x14910>
  405ed0:	mov	w0, #0x3                   	// #3
  405ed4:	add	x1, x1, #0x645
  405ed8:	bl	4097f4 <ferror@plt+0x7104>
  405edc:	ldr	x23, [sp, #16]
  405ee0:	b	405e78 <ferror@plt+0x3788>
  405ee4:	mov	x0, x24
  405ee8:	bl	402200 <fclose@plt>
  405eec:	ldr	x21, [sp, #40]
  405ef0:	b	405f08 <ferror@plt+0x3818>
  405ef4:	adrp	x1, 417000 <ferror@plt+0x14910>
  405ef8:	mov	w0, #0x3                   	// #3
  405efc:	add	x1, x1, #0x52e
  405f00:	mov	x2, x19
  405f04:	bl	4097f4 <ferror@plt+0x7104>
  405f08:	mov	x0, x21
  405f0c:	bl	4024a0 <free@plt>
  405f10:	ldr	x8, [sp, #24]
  405f14:	add	x20, x20, #0x1
  405f18:	cmp	x20, x8
  405f1c:	b.ne	405ba4 <ferror@plt+0x34b4>  // b.any
  405f20:	b	405fc0 <ferror@plt+0x38d0>
  405f24:	ldrsw	x8, [x28, #904]
  405f28:	cmp	w8, w22
  405f2c:	b.ge	406018 <ferror@plt+0x3928>  // b.tcont
  405f30:	add	x19, x23, x8, lsl #3
  405f34:	sub	w20, w22, w8
  405f38:	ldr	x21, [x19]
  405f3c:	ldrb	w8, [x21]
  405f40:	cmp	w8, #0x2f
  405f44:	b.ne	406224 <ferror@plt+0x3b34>  // b.any
  405f48:	ldr	x0, [sp, #72]
  405f4c:	add	x2, sp, #0x1, lsl #12
  405f50:	add	x2, x2, #0x248
  405f54:	mov	x1, x21
  405f58:	bl	40f180 <ferror@plt+0xca90>
  405f5c:	tbnz	w0, #31, 4067c0 <ferror@plt+0x40d0>
  405f60:	ldr	x1, [sp, #4680]
  405f64:	add	x0, sp, #0x40
  405f68:	bl	406e64 <ferror@plt+0x4774>
  405f6c:	tbnz	w0, #31, 4067e4 <ferror@plt+0x40f4>
  405f70:	subs	w20, w20, #0x1
  405f74:	add	x19, x19, #0x8
  405f78:	b.ne	405f38 <ferror@plt+0x3848>  // b.any
  405f7c:	b	406018 <ferror@plt+0x3928>
  405f80:	bl	402640 <__errno_location@plt>
  405f84:	ldr	w21, [x0]
  405f88:	adrp	x1, 417000 <ferror@plt+0x14910>
  405f8c:	add	x1, x1, #0x2e5
  405f90:	b	4061ec <ferror@plt+0x3afc>
  405f94:	mov	x23, xzr
  405f98:	b	405fc4 <ferror@plt+0x38d4>
  405f9c:	ldrb	w8, [x20, #2]
  405fa0:	cbz	w8, 4059f0 <ferror@plt+0x3300>
  405fa4:	adrp	x1, 416000 <ferror@plt+0x13910>
  405fa8:	add	x1, x1, #0xcd4
  405fac:	mov	w0, #0x4                   	// #4
  405fb0:	bl	4097f4 <ferror@plt+0x7104>
  405fb4:	strb	wzr, [x20, #2]
  405fb8:	b	4059f0 <ferror@plt+0x3300>
  405fbc:	ldur	x23, [x29, #-152]
  405fc0:	ldr	x24, [sp]
  405fc4:	mov	x0, x23
  405fc8:	bl	4024a0 <free@plt>
  405fcc:	ldr	x8, [sp, #4264]
  405fd0:	cbnz	x8, 405fe4 <ferror@plt+0x38f4>
  405fd4:	adrp	x1, 417000 <ferror@plt+0x14910>
  405fd8:	add	x1, x1, #0x3ff
  405fdc:	add	x0, sp, #0x88
  405fe0:	bl	4075d0 <ferror@plt+0x4ee0>
  405fe4:	ldr	x8, [sp, #64]
  405fe8:	add	x0, sp, #0x40
  405fec:	add	x1, x8, #0x8
  405ff0:	bl	407984 <ferror@plt+0x5294>
  405ff4:	tbnz	w0, #31, 4061b4 <ferror@plt+0x3ac4>
  405ff8:	ldr	x8, [sp, #64]
  405ffc:	ldr	x19, [x8, #4136]
  406000:	cbz	x19, 406018 <ferror@plt+0x3928>
  406004:	add	x1, x19, #0x10
  406008:	add	x0, sp, #0x40
  40600c:	bl	407984 <ferror@plt+0x5294>
  406010:	ldr	x19, [x19]
  406014:	cbnz	x19, 406004 <ferror@plt+0x3914>
  406018:	ldr	x0, [sp, #120]
  40601c:	add	x1, sp, #0x1, lsl #12
  406020:	add	x1, x1, #0x248
  406024:	bl	40a82c <ferror@plt+0x813c>
  406028:	add	x0, sp, #0x1, lsl #12
  40602c:	add	x0, x0, #0x248
  406030:	sub	x2, x29, #0x88
  406034:	mov	x1, xzr
  406038:	bl	40a83c <ferror@plt+0x814c>
  40603c:	tbz	w0, #0, 406070 <ferror@plt+0x3980>
  406040:	ldur	x1, [x29, #-136]
  406044:	ldr	x8, [sp, #88]
  406048:	mov	x0, x24
  40604c:	strh	w8, [x1, #104]
  406050:	bl	409f74 <ferror@plt+0x7884>
  406054:	tbz	w0, #31, 406028 <ferror@plt+0x3938>
  406058:	neg	w0, w0
  40605c:	bl	402340 <strerror@plt>
  406060:	adrp	x1, 416000 <ferror@plt+0x13910>
  406064:	mov	x2, x0
  406068:	add	x1, x1, #0xd5a
  40606c:	b	4061c8 <ferror@plt+0x3ad8>
  406070:	ldr	x8, [sp, #64]
  406074:	adrp	x1, 417000 <ferror@plt+0x14910>
  406078:	add	x1, x1, #0x80e
  40607c:	add	x0, x8, #0x8
  406080:	bl	408204 <ferror@plt+0x5b14>
  406084:	cbz	x0, 406264 <ferror@plt+0x3b74>
  406088:	mov	x21, x0
  40608c:	add	x0, sp, #0x1, lsl #12
  406090:	add	x0, x0, #0x248
  406094:	mov	w1, #0x1000                	// #4096
  406098:	add	x20, sp, #0x1, lsl #12
  40609c:	mov	x2, x21
  4060a0:	add	x20, x20, #0x248
  4060a4:	bl	4026c0 <fgets@plt>
  4060a8:	mov	w19, wzr
  4060ac:	cbz	x0, 4060ec <ferror@plt+0x39fc>
  4060b0:	add	x0, sp, #0x1, lsl #12
  4060b4:	add	x0, x0, #0x248
  4060b8:	bl	4020b0 <strlen@plt>
  4060bc:	cbz	x0, 4060d0 <ferror@plt+0x39e0>
  4060c0:	add	x8, x0, x20
  4060c4:	ldurb	w8, [x8, #-1]
  4060c8:	cmp	w8, #0xa
  4060cc:	b.ne	406238 <ferror@plt+0x3b48>  // b.any
  4060d0:	add	x0, sp, #0x1, lsl #12
  4060d4:	add	x0, x0, #0x248
  4060d8:	mov	w1, #0x1000                	// #4096
  4060dc:	mov	x2, x21
  4060e0:	add	w19, w19, #0x1
  4060e4:	bl	4026c0 <fgets@plt>
  4060e8:	cbnz	x0, 4060b0 <ferror@plt+0x39c0>
  4060ec:	mov	x0, x21
  4060f0:	mov	x1, xzr
  4060f4:	mov	w2, wzr
  4060f8:	bl	4023b0 <fseek@plt>
  4060fc:	add	x0, sp, #0x1, lsl #12
  406100:	add	x0, x0, #0x248
  406104:	mov	w1, #0x1000                	// #4096
  406108:	add	x20, sp, #0x1, lsl #12
  40610c:	mov	x2, x21
  406110:	add	x20, x20, #0x248
  406114:	bl	4026c0 <fgets@plt>
  406118:	cbz	x0, 406170 <ferror@plt+0x3a80>
  40611c:	neg	w19, w19
  406120:	add	x0, sp, #0x1, lsl #12
  406124:	add	x0, x0, #0x248
  406128:	bl	4020b0 <strlen@plt>
  40612c:	cbz	x0, 406154 <ferror@plt+0x3a64>
  406130:	ldr	x8, [sp, #112]
  406134:	add	x1, sp, #0x1, lsl #12
  406138:	add	x9, x0, x20
  40613c:	add	x1, x1, #0x248
  406140:	mov	x0, x8
  406144:	sturb	wzr, [x9, #-1]
  406148:	bl	40a520 <ferror@plt+0x7e30>
  40614c:	cbz	x0, 406154 <ferror@plt+0x3a64>
  406150:	str	w19, [x0, #96]
  406154:	add	x0, sp, #0x1, lsl #12
  406158:	add	x0, x0, #0x248
  40615c:	mov	w1, #0x1000                	// #4096
  406160:	mov	x2, x21
  406164:	bl	4026c0 <fgets@plt>
  406168:	add	w19, w19, #0x1
  40616c:	cbnz	x0, 406120 <ferror@plt+0x3a30>
  406170:	adrp	x1, 408000 <ferror@plt+0x5910>
  406174:	add	x1, x1, #0x2c8
  406178:	mov	x0, x24
  40617c:	bl	40a050 <ferror@plt+0x7960>
  406180:	ldr	x8, [sp, #88]
  406184:	cbz	x8, 40625c <ferror@plt+0x3b6c>
  406188:	ldr	x10, [sp, #80]
  40618c:	mov	x9, xzr
  406190:	mov	w11, #0x1                   	// #1
  406194:	ldr	x13, [x10, x9, lsl #3]
  406198:	sub	w12, w11, #0x1
  40619c:	mov	w9, w11
  4061a0:	cmp	x8, w11, uxtw
  4061a4:	add	w11, w11, #0x1
  4061a8:	strh	w12, [x13, #104]
  4061ac:	b.hi	406194 <ferror@plt+0x3aa4>  // b.pmore
  4061b0:	b	40625c <ferror@plt+0x3b6c>
  4061b4:	neg	w0, w0
  4061b8:	bl	402340 <strerror@plt>
  4061bc:	adrp	x1, 416000 <ferror@plt+0x13910>
  4061c0:	mov	x2, x0
  4061c4:	add	x1, x1, #0xce7
  4061c8:	mov	w0, #0x2                   	// #2
  4061cc:	bl	4097f4 <ferror@plt+0x7104>
  4061d0:	add	x0, sp, #0x40
  4061d4:	bl	407050 <ferror@plt+0x4960>
  4061d8:	b	4056cc <ferror@plt+0x2fdc>
  4061dc:	bl	402640 <__errno_location@plt>
  4061e0:	ldr	w21, [x0]
  4061e4:	adrp	x1, 417000 <ferror@plt+0x14910>
  4061e8:	add	x1, x1, #0x3a1
  4061ec:	mov	w0, #0x7                   	// #7
  4061f0:	mov	x2, x20
  4061f4:	bl	4097f4 <ferror@plt+0x7104>
  4061f8:	cmp	w21, #0x1
  4061fc:	b.lt	4059f0 <ferror@plt+0x3300>  // b.tstop
  406200:	mov	w0, w21
  406204:	bl	402340 <strerror@plt>
  406208:	adrp	x1, 416000 <ferror@plt+0x13910>
  40620c:	mov	x3, x0
  406210:	add	x1, x1, #0xcbd
  406214:	mov	w0, #0x2                   	// #2
  406218:	mov	x2, x20
  40621c:	bl	4097f4 <ferror@plt+0x7104>
  406220:	b	4056cc <ferror@plt+0x2fdc>
  406224:	adrp	x1, 416000 <ferror@plt+0x13910>
  406228:	add	x1, x1, #0xd05
  40622c:	mov	w0, #0x2                   	// #2
  406230:	mov	x2, x21
  406234:	b	4061cc <ferror@plt+0x3adc>
  406238:	ldr	x8, [sp, #64]
  40623c:	adrp	x1, 417000 <ferror@plt+0x14910>
  406240:	adrp	x3, 417000 <ferror@plt+0x14910>
  406244:	add	w4, w19, #0x1
  406248:	add	x2, x8, #0x8
  40624c:	add	x1, x1, #0x81c
  406250:	add	x3, x3, #0x80e
  406254:	mov	w0, #0x3                   	// #3
  406258:	bl	4097f4 <ferror@plt+0x7104>
  40625c:	mov	x0, x21
  406260:	bl	402200 <fclose@plt>
  406264:	ldr	x2, [sp, #88]
  406268:	adrp	x1, 417000 <ferror@plt+0x14910>
  40626c:	add	x1, x1, #0x886
  406270:	mov	w0, #0x7                   	// #7
  406274:	bl	4097f4 <ferror@plt+0x7104>
  406278:	ldr	x22, [sp, #88]
  40627c:	cmp	x22, #0x1
  406280:	b.lt	406380 <ferror@plt+0x3c90>  // b.tstop
  406284:	ldr	x19, [sp, #80]
  406288:	adrp	x21, 417000 <ferror@plt+0x14910>
  40628c:	add	x21, x21, #0x8a2
  406290:	add	x20, x19, x22, lsl #3
  406294:	adrp	x22, 417000 <ferror@plt+0x14910>
  406298:	add	x22, x22, #0x8bb
  40629c:	ldr	x23, [x19]
  4062a0:	str	xzr, [sp, #4680]
  4062a4:	add	x1, sp, #0x1, lsl #12
  4062a8:	add	x1, x1, #0x248
  4062ac:	ldr	x0, [x23]
  4062b0:	bl	411894 <ferror@plt+0xf1a4>
  4062b4:	tbnz	w0, #31, 406304 <ferror@plt+0x3c14>
  4062b8:	ldr	x24, [sp, #4680]
  4062bc:	cbz	x24, 406324 <ferror@plt+0x3c34>
  4062c0:	mov	x0, x24
  4062c4:	bl	411a14 <ferror@plt+0xf324>
  4062c8:	mov	x25, x0
  4062cc:	mov	x0, x24
  4062d0:	bl	411a2c <ferror@plt+0xf33c>
  4062d4:	mov	x3, x0
  4062d8:	add	x0, sp, #0x40
  4062dc:	mov	x1, x25
  4062e0:	mov	w2, wzr
  4062e4:	mov	x4, x23
  4062e8:	bl	40743c <ferror@plt+0x4d4c>
  4062ec:	ldr	x8, [x24]
  4062f0:	ldr	x0, [sp, #4680]
  4062f4:	cmp	x8, x0
  4062f8:	csel	x24, xzr, x8, eq  // eq = none
  4062fc:	cbnz	x24, 4062c0 <ferror@plt+0x3bd0>
  406300:	b	406328 <ferror@plt+0x3c38>
  406304:	ldr	x24, [x23, #8]
  406308:	cmn	w0, #0x2
  40630c:	b.ne	406330 <ferror@plt+0x3c40>  // b.any
  406310:	mov	w0, #0x7                   	// #7
  406314:	mov	x1, x21
  406318:	mov	x2, x24
  40631c:	bl	4097f4 <ferror@plt+0x7104>
  406320:	b	40634c <ferror@plt+0x3c5c>
  406324:	mov	x0, xzr
  406328:	bl	4119dc <ferror@plt+0xf2ec>
  40632c:	b	40634c <ferror@plt+0x3c5c>
  406330:	neg	w0, w0
  406334:	bl	402340 <strerror@plt>
  406338:	mov	x3, x0
  40633c:	mov	w0, #0x3                   	// #3
  406340:	mov	x1, x22
  406344:	mov	x2, x24
  406348:	bl	4097f4 <ferror@plt+0x7104>
  40634c:	mov	x1, x23
  406350:	ldr	x0, [x1], #32
  406354:	bl	4111d8 <ferror@plt+0xeae8>
  406358:	mov	x1, x23
  40635c:	ldr	x0, [x1], #40
  406360:	bl	411a48 <ferror@plt+0xf358>
  406364:	ldr	x0, [x23]
  406368:	bl	40f620 <ferror@plt+0xcf30>
  40636c:	add	x19, x19, #0x8
  406370:	cmp	x19, x20
  406374:	str	xzr, [x23]
  406378:	b.cc	40629c <ferror@plt+0x3bac>  // b.lo, b.ul, b.last
  40637c:	ldr	x22, [sp, #88]
  406380:	ldr	x0, [sp, #128]
  406384:	bl	40a824 <ferror@plt+0x8134>
  406388:	adrp	x1, 417000 <ferror@plt+0x14910>
  40638c:	mov	w3, w0
  406390:	add	x1, x1, #0x8df
  406394:	mov	w0, #0x7                   	// #7
  406398:	mov	x2, x22
  40639c:	bl	4097f4 <ferror@plt+0x7104>
  4063a0:	ldr	x0, [sp, #128]
  4063a4:	ldr	x21, [sp, #88]
  4063a8:	bl	40a824 <ferror@plt+0x8134>
  4063ac:	adrp	x1, 417000 <ferror@plt+0x14910>
  4063b0:	mov	w3, w0
  4063b4:	add	x1, x1, #0x909
  4063b8:	mov	w0, #0x7                   	// #7
  4063bc:	mov	x2, x21
  4063c0:	bl	4097f4 <ferror@plt+0x7104>
  4063c4:	ldr	x21, [sp, #88]
  4063c8:	cmp	x21, #0x1
  4063cc:	b.lt	4065bc <ferror@plt+0x3ecc>  // b.tstop
  4063d0:	ldr	x19, [sp, #80]
  4063d4:	mov	w20, #0x1010                	// #4112
  4063d8:	add	x8, x19, x21, lsl #3
  4063dc:	str	x8, [sp, #40]
  4063e0:	ldr	x23, [x19]
  4063e4:	ldr	x8, [x23, #40]
  4063e8:	cbz	x8, 406594 <ferror@plt+0x3ea4>
  4063ec:	ldr	x2, [x23, #8]
  4063f0:	ldr	x21, [sp, #64]
  4063f4:	adrp	x1, 417000 <ferror@plt+0x14910>
  4063f8:	mov	w0, #0x7                   	// #7
  4063fc:	add	x1, x1, #0x989
  406400:	bl	4097f4 <ferror@plt+0x7104>
  406404:	ldr	x28, [x23, #40]
  406408:	cbz	x28, 4065a8 <ferror@plt+0x3eb8>
  40640c:	mov	w8, #0x1011                	// #4113
  406410:	add	x25, x21, x8
  406414:	add	x21, x23, #0x30
  406418:	mov	x0, x28
  40641c:	bl	411bd4 <ferror@plt+0xf4e4>
  406420:	mov	x22, x0
  406424:	mov	x0, x28
  406428:	bl	411bec <ferror@plt+0xf4fc>
  40642c:	mov	x24, x0
  406430:	mov	x0, x28
  406434:	bl	411c08 <ferror@plt+0xf518>
  406438:	mov	x8, x22
  40643c:	ldrb	w9, [x8], #1
  406440:	ldr	x10, [sp, #64]
  406444:	mov	w26, w0
  406448:	ldr	x0, [sp, #128]
  40644c:	cmp	w9, #0x2e
  406450:	csel	x9, x22, x8, ne  // ne = any
  406454:	ldrb	w9, [x9]
  406458:	ldrb	w10, [x10, x20]
  40645c:	csel	x8, x8, x22, eq  // eq = none
  406460:	cmp	w9, w10
  406464:	cinc	x1, x8, eq  // eq = none
  406468:	bl	40a520 <ferror@plt+0x7e30>
  40646c:	cbz	x0, 4064e4 <ferror@plt+0x3df4>
  406470:	ldrb	w8, [x25]
  406474:	mov	x27, x0
  406478:	cbz	w8, 4064cc <ferror@plt+0x3ddc>
  40647c:	cmp	w26, #0x57
  406480:	b.eq	4064cc <ferror@plt+0x3ddc>  // b.none
  406484:	ldr	x3, [x27, #8]
  406488:	cmp	x3, x24
  40648c:	b.eq	4064cc <ferror@plt+0x3ddc>  // b.none
  406490:	ldr	x4, [x23, #8]
  406494:	adrp	x1, 417000 <ferror@plt+0x14910>
  406498:	add	x2, x27, #0x10
  40649c:	mov	w0, #0x7                   	// #7
  4064a0:	add	x1, x1, #0x9dd
  4064a4:	mov	x5, x24
  4064a8:	bl	4097f4 <ferror@plt+0x7104>
  4064ac:	ldrb	w8, [x25, #1]
  4064b0:	cbz	w8, 4064cc <ferror@plt+0x3ddc>
  4064b4:	ldr	x2, [x23, #8]
  4064b8:	adrp	x1, 417000 <ferror@plt+0x14910>
  4064bc:	mov	w0, #0x4                   	// #4
  4064c0:	add	x1, x1, #0xa00
  4064c4:	mov	x3, x22
  4064c8:	bl	4097f4 <ferror@plt+0x7104>
  4064cc:	mov	x22, x27
  4064d0:	ldr	x2, [x23, #8]
  4064d4:	ldr	x8, [x22], #16
  4064d8:	cbz	x8, 40652c <ferror@plt+0x3e3c>
  4064dc:	ldr	x4, [x8, #8]
  4064e0:	b	406534 <ferror@plt+0x3e44>
  4064e4:	ldr	x2, [x23, #8]
  4064e8:	adrp	x1, 417000 <ferror@plt+0x14910>
  4064ec:	mov	w0, #0x7                   	// #7
  4064f0:	add	x1, x1, #0x9a0
  4064f4:	mov	w3, w26
  4064f8:	mov	x4, x22
  4064fc:	bl	4097f4 <ferror@plt+0x7104>
  406500:	cmp	w26, #0x57
  406504:	b.eq	40657c <ferror@plt+0x3e8c>  // b.none
  406508:	ldrb	w8, [x25, #1]
  40650c:	cbz	w8, 40657c <ferror@plt+0x3e8c>
  406510:	ldr	x2, [x23, #8]
  406514:	adrp	x1, 417000 <ferror@plt+0x14910>
  406518:	mov	w0, #0x4                   	// #4
  40651c:	add	x1, x1, #0x9c1
  406520:	mov	x3, x22
  406524:	bl	4097f4 <ferror@plt+0x7104>
  406528:	b	40657c <ferror@plt+0x3e8c>
  40652c:	adrp	x4, 417000 <ferror@plt+0x14910>
  406530:	add	x4, x4, #0xa3e
  406534:	adrp	x1, 417000 <ferror@plt+0x14910>
  406538:	mov	w0, #0x7                   	// #7
  40653c:	add	x1, x1, #0xa29
  406540:	mov	x3, x22
  406544:	bl	4097f4 <ferror@plt+0x7104>
  406548:	ldr	x1, [x27]
  40654c:	cbz	x1, 40657c <ferror@plt+0x3e8c>
  406550:	mov	x0, x21
  406554:	bl	409ff4 <ferror@plt+0x7904>
  406558:	tbnz	w0, #31, 40657c <ferror@plt+0x3e8c>
  40655c:	ldr	x8, [x27]
  406560:	mov	x2, x22
  406564:	ldrh	w9, [x8, #106]
  406568:	ldr	x3, [x8, #8]
  40656c:	add	w9, w9, #0x1
  406570:	strh	w9, [x8, #106]
  406574:	ldr	x1, [x23, #8]
  406578:	bl	4082e0 <ferror@plt+0x5bf0>
  40657c:	ldr	x8, [x28]
  406580:	ldr	x9, [x23, #40]
  406584:	cmp	x8, x9
  406588:	csel	x28, xzr, x8, eq  // eq = none
  40658c:	cbnz	x28, 406418 <ferror@plt+0x3d28>
  406590:	b	4065a8 <ferror@plt+0x3eb8>
  406594:	ldr	x2, [x23, #8]
  406598:	adrp	x1, 417000 <ferror@plt+0x14910>
  40659c:	mov	w0, #0x7                   	// #7
  4065a0:	add	x1, x1, #0x936
  4065a4:	bl	4097f4 <ferror@plt+0x7104>
  4065a8:	ldr	x8, [sp, #40]
  4065ac:	add	x19, x19, #0x8
  4065b0:	cmp	x19, x8
  4065b4:	b.cc	4063e0 <ferror@plt+0x3cf0>  // b.lo, b.ul, b.last
  4065b8:	ldr	x21, [sp, #88]
  4065bc:	ldr	x0, [sp, #128]
  4065c0:	bl	40a824 <ferror@plt+0x8134>
  4065c4:	adrp	x1, 417000 <ferror@plt+0x14910>
  4065c8:	mov	w3, w0
  4065cc:	add	x1, x1, #0x95a
  4065d0:	mov	w0, #0x7                   	// #7
  4065d4:	mov	x2, x21
  4065d8:	bl	4097f4 <ferror@plt+0x7104>
  4065dc:	ldr	x19, [sp, #88]
  4065e0:	lsl	w8, w19, #1
  4065e4:	and	x8, x8, #0x1fffe
  4065e8:	add	x0, x8, x8, lsl #1
  4065ec:	bl	402240 <malloc@plt>
  4065f0:	cbz	x0, 4061d0 <ferror@plt+0x3ae0>
  4065f4:	and	w22, w19, #0xffff
  4065f8:	adrp	x1, 417000 <ferror@plt+0x14910>
  4065fc:	mov	x21, x0
  406600:	add	x1, x1, #0xa5b
  406604:	mov	w0, #0x7                   	// #7
  406608:	mov	w2, w22
  40660c:	bl	4097f4 <ferror@plt+0x7104>
  406610:	ldr	x8, [sp, #88]
  406614:	mov	w9, #0xffff                	// #65535
  406618:	cmp	x8, x9
  40661c:	b.cs	406e24 <ferror@plt+0x4734>  // b.hs, b.nlast
  406620:	ldr	x20, [sp, #80]
  406624:	cbz	w22, 406744 <ferror@plt+0x4054>
  406628:	add	x10, x21, w22, uxtw #1
  40662c:	mov	w12, wzr
  406630:	mov	w9, wzr
  406634:	add	x11, x10, w22, uxtw #1
  406638:	mov	x13, x20
  40663c:	ldr	x14, [x13]
  406640:	and	x15, x12, #0xffff
  406644:	ldrh	w14, [x14, #106]
  406648:	strh	w14, [x21, x15, lsl #1]
  40664c:	cbnz	w14, 40665c <ferror@plt+0x3f6c>
  406650:	and	x14, x9, #0xffff
  406654:	add	w9, w9, #0x1
  406658:	strh	w12, [x10, x14, lsl #1]
  40665c:	add	w12, w12, #0x1
  406660:	cmp	w22, w12, uxth
  406664:	add	x13, x13, #0x8
  406668:	b.hi	40663c <ferror@plt+0x3f4c>  // b.pmore
  40666c:	tst	w9, #0xffff
  406670:	b.eq	4066f8 <ferror@plt+0x4008>  // b.none
  406674:	mov	w12, wzr
  406678:	sub	w9, w9, #0x1
  40667c:	and	x13, x9, #0xffff
  406680:	ldrh	w14, [x10, x13, lsl #1]
  406684:	and	w15, w12, #0xffff
  406688:	and	x16, x12, #0xffff
  40668c:	ldr	x13, [x20, x14, lsl #3]
  406690:	str	w15, [x13, #100]
  406694:	strh	w14, [x11, x16, lsl #1]
  406698:	ldr	x14, [x13, #56]
  40669c:	cmp	x14, #0x1
  4066a0:	b.lt	4066e4 <ferror@plt+0x3ff4>  // b.tstop
  4066a4:	ldr	x13, [x13, #48]
  4066a8:	add	x14, x13, x14, lsl #3
  4066ac:	ldr	x15, [x13]
  4066b0:	ldrh	w15, [x15, #104]
  4066b4:	ldrh	w16, [x21, x15, lsl #1]
  4066b8:	cbz	w16, 406e04 <ferror@plt+0x4714>
  4066bc:	sub	w16, w16, #0x1
  4066c0:	tst	w16, #0xffff
  4066c4:	strh	w16, [x21, x15, lsl #1]
  4066c8:	b.ne	4066d8 <ferror@plt+0x3fe8>  // b.any
  4066cc:	and	x16, x9, #0xffff
  4066d0:	add	w9, w9, #0x1
  4066d4:	strh	w15, [x10, x16, lsl #1]
  4066d8:	add	x13, x13, #0x8
  4066dc:	cmp	x13, x14
  4066e0:	b.cc	4066ac <ferror@plt+0x3fbc>  // b.lo, b.ul, b.last
  4066e4:	tst	w9, #0xffff
  4066e8:	add	w12, w12, #0x1
  4066ec:	b.ne	406678 <ferror@plt+0x3f88>  // b.any
  4066f0:	cmp	w22, w12, uxth
  4066f4:	b.ls	406744 <ferror@plt+0x4054>  // b.plast
  4066f8:	tst	w19, #0xffff
  4066fc:	b.eq	40699c <ferror@plt+0x42ac>  // b.none
  406700:	mov	x20, xzr
  406704:	mov	x23, xzr
  406708:	mov	x22, xzr
  40670c:	and	x19, x19, #0xffff
  406710:	ldrh	w8, [x21, x20, lsl #1]
  406714:	cbz	w8, 406734 <ferror@plt+0x4044>
  406718:	ldr	x8, [sp, #80]
  40671c:	mov	x0, x22
  406720:	ldr	x1, [x8, x20, lsl #3]
  406724:	bl	40c1b8 <ferror@plt+0x9ac8>
  406728:	cbz	x0, 406c84 <ferror@plt+0x4594>
  40672c:	add	x23, x23, #0x1
  406730:	mov	x22, x0
  406734:	add	x20, x20, #0x1
  406738:	cmp	x19, x20
  40673c:	b.ne	406710 <ferror@plt+0x4020>  // b.any
  406740:	b	4069a4 <ferror@plt+0x42b4>
  406744:	cmp	x8, #0x1
  406748:	b.lt	406780 <ferror@plt+0x4090>  // b.tstop
  40674c:	adrp	x23, 408000 <ferror@plt+0x5910>
  406750:	add	x19, x20, x8, lsl #3
  406754:	add	x23, x23, #0x380
  406758:	ldr	x8, [x20]
  40675c:	ldr	x9, [x8, #56]
  406760:	cmp	x9, #0x2
  406764:	b.cc	406774 <ferror@plt+0x4084>  // b.lo, b.ul, b.last
  406768:	add	x0, x8, #0x30
  40676c:	mov	x1, x23
  406770:	bl	40a050 <ferror@plt+0x7960>
  406774:	add	x20, x20, #0x8
  406778:	cmp	x20, x19
  40677c:	b.cc	406758 <ferror@plt+0x4068>  // b.lo, b.ul, b.last
  406780:	adrp	x1, 417000 <ferror@plt+0x14910>
  406784:	add	x1, x1, #0xb06
  406788:	mov	w0, #0x7                   	// #7
  40678c:	mov	w2, w22
  406790:	bl	4097f4 <ferror@plt+0x7104>
  406794:	mov	x0, x21
  406798:	bl	4024a0 <free@plt>
  40679c:	ldr	x8, [sp, #64]
  4067a0:	sub	x0, x29, #0x88
  4067a4:	mov	x1, xzr
  4067a8:	add	x22, x8, #0x8
  4067ac:	bl	4022a0 <gettimeofday@plt>
  4067b0:	ldr	x8, [sp, #32]
  4067b4:	cbz	x8, 406810 <ferror@plt+0x4120>
  4067b8:	mov	w21, #0xffffffff            	// #-1
  4067bc:	b	406824 <ferror@plt+0x4134>
  4067c0:	neg	w0, w0
  4067c4:	bl	402340 <strerror@plt>
  4067c8:	adrp	x1, 416000 <ferror@plt+0x13910>
  4067cc:	mov	x3, x0
  4067d0:	add	x1, x1, #0xd1d
  4067d4:	mov	w0, #0x2                   	// #2
  4067d8:	mov	x2, x21
  4067dc:	bl	4097f4 <ferror@plt+0x7104>
  4067e0:	b	4061d0 <ferror@plt+0x3ae0>
  4067e4:	neg	w0, w0
  4067e8:	bl	402340 <strerror@plt>
  4067ec:	adrp	x1, 416000 <ferror@plt+0x13910>
  4067f0:	mov	x3, x0
  4067f4:	add	x1, x1, #0xd3d
  4067f8:	mov	w0, #0x2                   	// #2
  4067fc:	mov	x2, x21
  406800:	bl	4097f4 <ferror@plt+0x7104>
  406804:	ldr	x0, [sp, #4680]
  406808:	bl	40f620 <ferror@plt+0xcf30>
  40680c:	b	4061d0 <ferror@plt+0x3ae0>
  406810:	mov	x0, x22
  406814:	mov	w1, wzr
  406818:	bl	402250 <open@plt>
  40681c:	mov	w21, w0
  406820:	tbnz	w0, #31, 406d7c <ferror@plt+0x468c>
  406824:	ldp	x24, x23, [x29, #-136]
  406828:	adrp	x20, 418000 <ferror@plt+0x15910>
  40682c:	adrp	x25, 417000 <ferror@plt+0x14910>
  406830:	adrp	x19, 42b000 <ferror@plt+0x28910>
  406834:	add	x20, x20, #0x368
  406838:	add	x25, x25, #0xc96
  40683c:	str	x20, [x19, #1000]
  406840:	add	x0, sp, #0x1, lsl #12
  406844:	add	x0, x0, #0x248
  406848:	mov	w2, #0xff                  	// #255
  40684c:	mov	w1, wzr
  406850:	bl	402280 <memset@plt>
  406854:	ldr	x27, [sp, #32]
  406858:	mov	x26, x27
  40685c:	cbz	x27, 4068c4 <ferror@plt+0x41d4>
  406860:	ldr	x8, [x20, #8]
  406864:	add	x0, sp, #0x40
  406868:	mov	x1, x26
  40686c:	blr	x8
  406870:	cmp	x26, x27
  406874:	b.eq	406980 <ferror@plt+0x4290>  // b.none
  406878:	mov	w28, w0
  40687c:	mov	x0, x26
  406880:	bl	4026f0 <ferror@plt>
  406884:	mov	w27, w0
  406888:	mov	x0, x26
  40688c:	bl	402200 <fclose@plt>
  406890:	tbnz	w28, #31, 406c9c <ferror@plt+0x45ac>
  406894:	ldr	x8, [x19, #1000]
  406898:	add	x1, sp, #0x1, lsl #12
  40689c:	mov	w26, w0
  4068a0:	add	x1, x1, #0x248
  4068a4:	ldr	x3, [x8]
  4068a8:	mov	w0, w21
  4068ac:	mov	w2, w21
  4068b0:	bl	4024b0 <renameat@plt>
  4068b4:	cbnz	w0, 406d08 <ferror@plt+0x4618>
  4068b8:	orr	w8, w26, w27
  4068bc:	cbz	w8, 406980 <ferror@plt+0x4290>
  4068c0:	b	406d40 <ferror@plt+0x4650>
  4068c4:	ldr	x26, [x20]
  4068c8:	bl	402210 <getpid@plt>
  4068cc:	mov	w4, w0
  4068d0:	add	x0, sp, #0x1, lsl #12
  4068d4:	add	x0, x0, #0x248
  4068d8:	mov	w1, #0xff                  	// #255
  4068dc:	mov	x2, x25
  4068e0:	mov	x3, x26
  4068e4:	mov	x5, x23
  4068e8:	mov	x6, x24
  4068ec:	bl	4021f0 <snprintf@plt>
  4068f0:	add	x1, sp, #0x1, lsl #12
  4068f4:	add	x1, x1, #0x248
  4068f8:	mov	w2, #0xc1                  	// #193
  4068fc:	mov	w3, #0x1a4                 	// #420
  406900:	mov	w0, w21
  406904:	bl	402610 <openat@plt>
  406908:	tbnz	w0, #31, 406930 <ferror@plt+0x4240>
  40690c:	adrp	x1, 417000 <ferror@plt+0x14910>
  406910:	add	x1, x1, #0xcc0
  406914:	mov	w28, w0
  406918:	bl	402290 <fdopen@plt>
  40691c:	cbz	x0, 406958 <ferror@plt+0x4268>
  406920:	ldr	x20, [x19, #1000]
  406924:	ldr	x27, [sp, #32]
  406928:	mov	x26, x0
  40692c:	b	406860 <ferror@plt+0x4170>
  406930:	add	x3, sp, #0x1, lsl #12
  406934:	adrp	x1, 417000 <ferror@plt+0x14910>
  406938:	add	x3, x3, #0x248
  40693c:	mov	w0, #0x3                   	// #3
  406940:	mov	w4, #0xc1                  	// #193
  406944:	mov	w5, #0x1a4                 	// #420
  406948:	add	x1, x1, #0xca4
  40694c:	mov	x2, x22
  406950:	bl	4097f4 <ferror@plt+0x7104>
  406954:	b	406980 <ferror@plt+0x4290>
  406958:	add	x4, sp, #0x1, lsl #12
  40695c:	adrp	x1, 417000 <ferror@plt+0x14910>
  406960:	add	x4, x4, #0x248
  406964:	mov	w0, #0x3                   	// #3
  406968:	add	x1, x1, #0xcc3
  40696c:	mov	w2, w28
  406970:	mov	x3, x22
  406974:	bl	4097f4 <ferror@plt+0x7104>
  406978:	mov	w0, w28
  40697c:	bl	402350 <close@plt>
  406980:	ldr	x8, [x19, #1000]
  406984:	add	x20, x8, #0x10
  406988:	str	x20, [x19, #1000]
  40698c:	ldr	x8, [x8, #16]
  406990:	cbnz	x8, 406840 <ferror@plt+0x4150>
  406994:	mov	w19, wzr
  406998:	b	406d6c <ferror@plt+0x467c>
  40699c:	mov	x22, xzr
  4069a0:	mov	x23, xzr
  4069a4:	lsl	x0, x23, #3
  4069a8:	bl	402240 <malloc@plt>
  4069ac:	mov	x28, x0
  4069b0:	cbz	x0, 406c70 <ferror@plt+0x4580>
  4069b4:	mov	w0, #0x10                  	// #16
  4069b8:	mov	x1, xzr
  4069bc:	bl	40a068 <ferror@plt+0x7978>
  4069c0:	str	x0, [sp, #40]
  4069c4:	cbz	x0, 406c70 <ferror@plt+0x4580>
  4069c8:	stp	x23, x28, [sp, #16]
  4069cc:	mov	w23, #0x1                   	// #1
  4069d0:	cbz	x22, 406db8 <ferror@plt+0x46c8>
  4069d4:	ldr	x19, [x22, #16]
  4069d8:	mov	x0, x22
  4069dc:	bl	40c2f4 <ferror@plt+0x9c04>
  4069e0:	mov	x22, x0
  4069e4:	mov	w0, #0x10                  	// #16
  4069e8:	bl	402240 <malloc@plt>
  4069ec:	cbz	x0, 406da4 <ferror@plt+0x46b4>
  4069f0:	mov	x24, x0
  4069f4:	stp	xzr, x19, [x0]
  4069f8:	mov	x0, xzr
  4069fc:	mov	x1, x24
  406a00:	bl	40c1b8 <ferror@plt+0x9ac8>
  406a04:	cbz	x0, 406da4 <ferror@plt+0x46b4>
  406a08:	mov	x27, x0
  406a0c:	mov	w20, #0x1                   	// #1
  406a10:	str	x24, [x28]
  406a14:	str	x24, [sp, #32]
  406a18:	sub	x20, x20, #0x1
  406a1c:	ldr	x19, [x28, x20, lsl #3]
  406a20:	ldr	x1, [x19, #8]
  406a24:	ldrb	w8, [x1, #108]
  406a28:	cbz	w8, 406a38 <ferror@plt+0x4348>
  406a2c:	ldr	x8, [x24, #8]
  406a30:	cmp	x1, x8
  406a34:	b.eq	406a58 <ferror@plt+0x4368>  // b.none
  406a38:	ldr	x8, [x1, #56]
  406a3c:	strb	w23, [x1, #108]
  406a40:	cbnz	x8, 406bb4 <ferror@plt+0x44c4>
  406a44:	mov	x0, x22
  406a48:	bl	40c344 <ferror@plt+0x9c54>
  406a4c:	mov	x22, x0
  406a50:	cbnz	x20, 406a18 <ferror@plt+0x4328>
  406a54:	b	406c28 <ferror@plt+0x4538>
  406a58:	mov	w8, #0x2d20                	// #11552
  406a5c:	add	x0, sp, #0x1, lsl #12
  406a60:	movk	w8, #0x203e, lsl #16
  406a64:	add	x0, x0, #0x248
  406a68:	mov	w1, #0x3                   	// #3
  406a6c:	sturb	wzr, [x29, #-132]
  406a70:	stur	w8, [x29, #-136]
  406a74:	bl	409f38 <ferror@plt+0x7848>
  406a78:	ldr	x25, [x19]
  406a7c:	cbz	x25, 406ad0 <ferror@plt+0x43e0>
  406a80:	mov	x23, xzr
  406a84:	mov	x28, xzr
  406a88:	ldr	x8, [x25, #8]
  406a8c:	add	x0, sp, #0x1, lsl #12
  406a90:	add	x0, x0, #0x248
  406a94:	mov	x1, x25
  406a98:	ldr	x24, [x8, #88]
  406a9c:	bl	409f74 <ferror@plt+0x7884>
  406aa0:	ldr	x8, [x25, #8]
  406aa4:	ldr	x0, [sp, #40]
  406aa8:	mov	x2, xzr
  406aac:	add	x1, x8, #0x78
  406ab0:	bl	40a17c <ferror@plt+0x7a8c>
  406ab4:	cbnz	w0, 406c18 <ferror@plt+0x4528>
  406ab8:	ldr	x25, [x25]
  406abc:	add	x8, x28, x24
  406ac0:	sub	x28, x8, #0x1
  406ac4:	add	x23, x23, #0x1
  406ac8:	cbnz	x25, 406a88 <ferror@plt+0x4398>
  406acc:	b	406ad8 <ferror@plt+0x43e8>
  406ad0:	mov	x23, xzr
  406ad4:	mov	x28, xzr
  406ad8:	ldr	x26, [x19, #8]
  406adc:	sub	x0, x29, #0x88
  406ae0:	ldr	x24, [x26, #88]
  406ae4:	bl	4020b0 <strlen@plt>
  406ae8:	add	x8, x24, x28
  406aec:	madd	x0, x0, x23, x8
  406af0:	bl	402240 <malloc@plt>
  406af4:	ldr	w8, [sp, #4688]
  406af8:	mov	x25, x0
  406afc:	mov	x28, xzr
  406b00:	subs	w8, w8, #0x1
  406b04:	b.mi	406b6c <ferror@plt+0x447c>  // b.first
  406b08:	mov	w23, w8
  406b0c:	ldr	x8, [sp, #4680]
  406b10:	add	x0, x25, x28
  406b14:	ldr	x24, [x8, x23, lsl #3]
  406b18:	ldr	x8, [x24, #8]
  406b1c:	ldr	x9, [x8, #88]
  406b20:	add	x1, x8, #0x78
  406b24:	sub	x26, x9, #0x1
  406b28:	mov	x2, x26
  406b2c:	bl	402070 <memcpy@plt>
  406b30:	add	x26, x26, x28
  406b34:	add	x0, x25, x26
  406b38:	sub	x1, x29, #0x88
  406b3c:	bl	402540 <strcpy@plt>
  406b40:	sub	x0, x29, #0x88
  406b44:	bl	4020b0 <strlen@plt>
  406b48:	ldr	x1, [x24, #8]
  406b4c:	add	x28, x0, x26
  406b50:	mov	x0, x22
  406b54:	bl	40c344 <ferror@plt+0x9c54>
  406b58:	mov	x22, x0
  406b5c:	cmp	x23, #0x0
  406b60:	sub	x23, x23, #0x1
  406b64:	b.gt	406b0c <ferror@plt+0x441c>
  406b68:	ldr	x26, [x19, #8]
  406b6c:	add	x0, x25, x28
  406b70:	add	x1, x26, #0x78
  406b74:	bl	402540 <strcpy@plt>
  406b78:	adrp	x1, 417000 <ferror@plt+0x14910>
  406b7c:	mov	w0, #0x3                   	// #3
  406b80:	add	x1, x1, #0xc0a
  406b84:	mov	x2, x25
  406b88:	bl	4097f4 <ferror@plt+0x7104>
  406b8c:	mov	x0, x25
  406b90:	bl	4024a0 <free@plt>
  406b94:	add	x0, sp, #0x1, lsl #12
  406b98:	add	x0, x0, #0x248
  406b9c:	bl	40a028 <ferror@plt+0x7938>
  406ba0:	ldr	x28, [sp, #24]
  406ba4:	ldr	x24, [sp, #32]
  406ba8:	mov	w23, #0x1                   	// #1
  406bac:	cbnz	x20, 406a18 <ferror@plt+0x4328>
  406bb0:	b	406c28 <ferror@plt+0x4538>
  406bb4:	cmp	x8, #0x1
  406bb8:	b.lt	406ba4 <ferror@plt+0x44b4>  // b.tstop
  406bbc:	ldr	x23, [x1, #48]
  406bc0:	mov	x25, x27
  406bc4:	add	x26, x23, x8, lsl #3
  406bc8:	ldr	x24, [x23]
  406bcc:	mov	w0, #0x10                  	// #16
  406bd0:	bl	402240 <malloc@plt>
  406bd4:	cbz	x0, 406c54 <ferror@plt+0x4564>
  406bd8:	ldr	x8, [sp, #16]
  406bdc:	mov	x1, x0
  406be0:	stp	x19, x24, [x0]
  406be4:	cmp	x20, x8
  406be8:	b.cs	406e44 <ferror@plt+0x4754>  // b.hs, b.nlast
  406bec:	mov	x0, x25
  406bf0:	str	x1, [x28, x20, lsl #3]
  406bf4:	bl	40c1b8 <ferror@plt+0x9ac8>
  406bf8:	cbz	x0, 406c54 <ferror@plt+0x4564>
  406bfc:	add	x23, x23, #0x8
  406c00:	mov	x27, x0
  406c04:	cmp	x23, x26
  406c08:	add	x20, x20, #0x1
  406c0c:	mov	x25, x0
  406c10:	b.cc	406bc8 <ferror@plt+0x44d8>  // b.lo, b.ul, b.last
  406c14:	b	406ba4 <ferror@plt+0x44b4>
  406c18:	ldr	x28, [sp, #24]
  406c1c:	mov	w26, w0
  406c20:	mov	w23, #0x1                   	// #1
  406c24:	b	406c2c <ferror@plt+0x453c>
  406c28:	mov	w26, wzr
  406c2c:	cbz	x27, 406c4c <ferror@plt+0x455c>
  406c30:	ldr	x25, [x27, #16]
  406c34:	mov	x0, x27
  406c38:	bl	40c2f4 <ferror@plt+0x9c04>
  406c3c:	mov	x27, x0
  406c40:	mov	x0, x25
  406c44:	bl	4024a0 <free@plt>
  406c48:	cbnz	x27, 406c30 <ferror@plt+0x4540>
  406c4c:	tbz	w26, #31, 4069d0 <ferror@plt+0x42e0>
  406c50:	b	406dd4 <ferror@plt+0x46e4>
  406c54:	adrp	x1, 417000 <ferror@plt+0x14910>
  406c58:	mov	w0, #0x3                   	// #3
  406c5c:	add	x1, x1, #0xb3a
  406c60:	bl	4097f4 <ferror@plt+0x7104>
  406c64:	mov	w26, #0xfffffff4            	// #-12
  406c68:	mov	x27, x25
  406c6c:	b	406c20 <ferror@plt+0x4530>
  406c70:	adrp	x1, 417000 <ferror@plt+0x14910>
  406c74:	add	x1, x1, #0xb3a
  406c78:	mov	w0, #0x3                   	// #3
  406c7c:	bl	4097f4 <ferror@plt+0x7104>
  406c80:	b	406ddc <ferror@plt+0x46ec>
  406c84:	adrp	x1, 417000 <ferror@plt+0x14910>
  406c88:	add	x1, x1, #0xb3a
  406c8c:	mov	w0, #0x3                   	// #3
  406c90:	bl	4097f4 <ferror@plt+0x7104>
  406c94:	mov	x28, xzr
  406c98:	b	406ddc <ferror@plt+0x46ec>
  406c9c:	add	x1, sp, #0x1, lsl #12
  406ca0:	add	x1, x1, #0x248
  406ca4:	mov	w0, w21
  406ca8:	mov	w2, wzr
  406cac:	bl	402190 <unlinkat@plt>
  406cb0:	cbz	w0, 406cd0 <ferror@plt+0x45e0>
  406cb4:	adrp	x1, 417000 <ferror@plt+0x14910>
  406cb8:	add	x3, sp, #0x1, lsl #12
  406cbc:	add	x1, x1, #0xcd9
  406cc0:	add	x3, x3, #0x248
  406cc4:	mov	w0, #0x3                   	// #3
  406cc8:	mov	x2, x22
  406ccc:	bl	4097f4 <ferror@plt+0x7104>
  406cd0:	ldr	x8, [x19, #1000]
  406cd4:	neg	w0, w28
  406cd8:	ldr	x22, [x8]
  406cdc:	bl	402340 <strerror@plt>
  406ce0:	adrp	x1, 417000 <ferror@plt+0x14910>
  406ce4:	mov	x3, x0
  406ce8:	add	x1, x1, #0xcef
  406cec:	mov	w0, #0x3                   	// #3
  406cf0:	mov	x2, x22
  406cf4:	bl	4097f4 <ferror@plt+0x7104>
  406cf8:	bl	402640 <__errno_location@plt>
  406cfc:	ldr	w8, [x0]
  406d00:	neg	w19, w8
  406d04:	b	406d6c <ferror@plt+0x467c>
  406d08:	bl	402640 <__errno_location@plt>
  406d0c:	ldr	x8, [x19, #1000]
  406d10:	ldr	w9, [x0]
  406d14:	adrp	x1, 417000 <ferror@plt+0x14910>
  406d18:	add	x3, sp, #0x1, lsl #12
  406d1c:	ldr	x5, [x8]
  406d20:	add	x1, x1, #0xd0f
  406d24:	add	x3, x3, #0x248
  406d28:	mov	w0, #0x2                   	// #2
  406d2c:	mov	x2, x22
  406d30:	mov	x4, x22
  406d34:	neg	w19, w9
  406d38:	bl	4097f4 <ferror@plt+0x7104>
  406d3c:	b	406d6c <ferror@plt+0x467c>
  406d40:	ldr	x8, [x19, #1000]
  406d44:	mov	w0, #0x1c                  	// #28
  406d48:	ldr	x22, [x8]
  406d4c:	bl	402340 <strerror@plt>
  406d50:	adrp	x1, 417000 <ferror@plt+0x14910>
  406d54:	mov	x3, x0
  406d58:	add	x1, x1, #0xd2d
  406d5c:	mov	w0, #0x3                   	// #3
  406d60:	mov	x2, x22
  406d64:	bl	4097f4 <ferror@plt+0x7104>
  406d68:	mov	w19, #0xffffffe4            	// #-28
  406d6c:	tbnz	w21, #31, 406d9c <ferror@plt+0x46ac>
  406d70:	mov	w0, w21
  406d74:	bl	402350 <close@plt>
  406d78:	b	406d9c <ferror@plt+0x46ac>
  406d7c:	bl	402640 <__errno_location@plt>
  406d80:	ldr	w8, [x0]
  406d84:	adrp	x1, 417000 <ferror@plt+0x14910>
  406d88:	add	x1, x1, #0x1a3
  406d8c:	mov	w0, #0x2                   	// #2
  406d90:	mov	x2, x22
  406d94:	neg	w19, w8
  406d98:	bl	4097f4 <ferror@plt+0x7104>
  406d9c:	lsr	w21, w19, #31
  406da0:	b	40560c <ferror@plt+0x2f1c>
  406da4:	adrp	x1, 417000 <ferror@plt+0x14910>
  406da8:	add	x1, x1, #0xb3a
  406dac:	mov	w0, #0x3                   	// #3
  406db0:	bl	4097f4 <ferror@plt+0x7104>
  406db4:	b	406dd4 <ferror@plt+0x46e4>
  406db8:	ldr	x0, [sp, #40]
  406dbc:	bl	40a824 <ferror@plt+0x8134>
  406dc0:	adrp	x1, 417000 <ferror@plt+0x14910>
  406dc4:	mov	w2, w0
  406dc8:	add	x1, x1, #0xb56
  406dcc:	mov	w0, #0x3                   	// #3
  406dd0:	bl	4097f4 <ferror@plt+0x7104>
  406dd4:	ldr	x0, [sp, #40]
  406dd8:	bl	40a0dc <ferror@plt+0x79ec>
  406ddc:	cbz	x22, 406df0 <ferror@plt+0x4700>
  406de0:	mov	x0, x22
  406de4:	bl	40c2f4 <ferror@plt+0x9c04>
  406de8:	mov	x22, x0
  406dec:	cbnz	x0, 406de0 <ferror@plt+0x46f0>
  406df0:	mov	x0, x28
  406df4:	bl	4024a0 <free@plt>
  406df8:	mov	x0, x21
  406dfc:	bl	4024a0 <free@plt>
  406e00:	b	4061d0 <ferror@plt+0x3ae0>
  406e04:	adrp	x0, 417000 <ferror@plt+0x14910>
  406e08:	adrp	x1, 417000 <ferror@plt+0x14910>
  406e0c:	adrp	x3, 417000 <ferror@plt+0x14910>
  406e10:	add	x0, x0, #0xaf3
  406e14:	add	x1, x1, #0xab1
  406e18:	add	x3, x3, #0xac0
  406e1c:	mov	w2, #0x784                 	// #1924
  406e20:	bl	402630 <__assert_fail@plt>
  406e24:	adrp	x0, 417000 <ferror@plt+0x14910>
  406e28:	adrp	x1, 417000 <ferror@plt+0x14910>
  406e2c:	adrp	x3, 417000 <ferror@plt+0x14910>
  406e30:	add	x0, x0, #0xa8e
  406e34:	add	x1, x1, #0xab1
  406e38:	add	x3, x3, #0xac0
  406e3c:	mov	w2, #0x767                 	// #1895
  406e40:	bl	402630 <__assert_fail@plt>
  406e44:	adrp	x0, 417000 <ferror@plt+0x14910>
  406e48:	adrp	x1, 417000 <ferror@plt+0x14910>
  406e4c:	adrp	x3, 417000 <ferror@plt+0x14910>
  406e50:	add	x0, x0, #0xb7e
  406e54:	add	x1, x1, #0xab1
  406e58:	add	x3, x3, #0xb8e
  406e5c:	mov	w2, #0x700                 	// #1792
  406e60:	bl	402630 <__assert_fail@plt>
  406e64:	stp	x29, x30, [sp, #-96]!
  406e68:	stp	x26, x25, [sp, #32]
  406e6c:	stp	x24, x23, [sp, #48]
  406e70:	stp	x22, x21, [sp, #64]
  406e74:	stp	x20, x19, [sp, #80]
  406e78:	str	x27, [sp, #16]
  406e7c:	ldr	x27, [x0]
  406e80:	mov	x20, x0
  406e84:	mov	x0, x1
  406e88:	mov	x29, sp
  406e8c:	mov	x21, x1
  406e90:	bl	40f9f0 <ferror@plt+0xd300>
  406e94:	mov	x24, x0
  406e98:	bl	4020b0 <strlen@plt>
  406e9c:	mov	x22, x0
  406ea0:	add	x1, x0, #0x79
  406ea4:	mov	w0, #0x1                   	// #1
  406ea8:	bl	4022b0 <calloc@plt>
  406eac:	cbz	x0, 406f38 <ferror@plt+0x4848>
  406eb0:	str	x21, [x0]
  406eb4:	ldr	w8, [x20, #24]
  406eb8:	add	x23, x22, #0x1
  406ebc:	mov	w9, #0x7fffffff            	// #2147483647
  406ec0:	add	x22, x0, #0x78
  406ec4:	add	w8, w8, #0x1
  406ec8:	mov	x19, x0
  406ecc:	stp	w8, w9, [x0, #96]
  406ed0:	mov	x0, x22
  406ed4:	mov	x1, x24
  406ed8:	mov	x2, x23
  406edc:	bl	402070 <memcpy@plt>
  406ee0:	add	x0, x19, #0x30
  406ee4:	mov	w1, #0x4                   	// #4
  406ee8:	str	x23, [x19, #88]
  406eec:	bl	409f38 <ferror@plt+0x7848>
  406ef0:	mov	x0, x21
  406ef4:	bl	40f9fc <ferror@plt+0xd30c>
  406ef8:	bl	402310 <strdup@plt>
  406efc:	mov	w1, #0x2f                  	// #47
  406f00:	mov	x24, x0
  406f04:	str	x0, [x19, #8]
  406f08:	bl	402370 <strrchr@plt>
  406f0c:	sub	x8, x0, x24
  406f10:	str	x8, [x19, #80]
  406f14:	ldr	x26, [x27, #4104]
  406f18:	mov	x25, x0
  406f1c:	add	x1, x27, #0x8
  406f20:	mov	x0, x24
  406f24:	mov	x2, x26
  406f28:	bl	402260 <strncmp@plt>
  406f2c:	cbz	w0, 406f40 <ferror@plt+0x4850>
  406f30:	mov	x8, xzr
  406f34:	b	406f50 <ferror@plt+0x4860>
  406f38:	mov	w24, #0xfffffff4            	// #-12
  406f3c:	b	407030 <ferror@plt+0x4940>
  406f40:	add	x8, x24, x26
  406f44:	ldrb	w9, [x8], #1
  406f48:	cmp	w9, #0x2f
  406f4c:	csel	x8, x8, xzr, eq  // eq = none
  406f50:	str	x8, [x19, #16]
  406f54:	ldr	x0, [x20, #56]
  406f58:	mov	x1, x22
  406f5c:	mov	x2, x19
  406f60:	bl	40a358 <ferror@plt+0x7c68>
  406f64:	tbnz	w0, #31, 406fc4 <ferror@plt+0x48d4>
  406f68:	ldr	x0, [x19, #16]
  406f6c:	cbz	x0, 406fa0 <ferror@plt+0x48b0>
  406f70:	sub	x8, x25, x0
  406f74:	add	x23, x8, x23
  406f78:	add	x1, x23, #0x4
  406f7c:	bl	40a968 <ferror@plt+0x8278>
  406f80:	add	x8, x23, x0
  406f84:	str	x0, [x19, #24]
  406f88:	strb	wzr, [x8, #3]
  406f8c:	ldr	x0, [x20, #48]
  406f90:	ldr	x1, [x19, #24]
  406f94:	mov	x2, x19
  406f98:	bl	40a358 <ferror@plt+0x7c68>
  406f9c:	tbnz	w0, #31, 406fec <ferror@plt+0x48fc>
  406fa0:	ldr	x4, [x19, #8]
  406fa4:	adrp	x1, 417000 <ferror@plt+0x14910>
  406fa8:	add	x1, x1, #0x7f5
  406fac:	mov	w0, #0x7                   	// #7
  406fb0:	mov	x2, x19
  406fb4:	mov	x3, x21
  406fb8:	bl	4097f4 <ferror@plt+0x7104>
  406fbc:	mov	w24, wzr
  406fc0:	b	407030 <ferror@plt+0x4940>
  406fc4:	mov	w24, w0
  406fc8:	neg	w0, w0
  406fcc:	bl	402340 <strerror@plt>
  406fd0:	adrp	x1, 417000 <ferror@plt+0x14910>
  406fd4:	mov	x3, x0
  406fd8:	add	x1, x1, #0x7dd
  406fdc:	mov	w0, #0x3                   	// #3
  406fe0:	mov	x2, x22
  406fe4:	bl	4097f4 <ferror@plt+0x7104>
  406fe8:	b	407020 <ferror@plt+0x4930>
  406fec:	ldr	x21, [x19, #24]
  406ff0:	mov	w24, w0
  406ff4:	neg	w0, w0
  406ff8:	bl	402340 <strerror@plt>
  406ffc:	adrp	x1, 417000 <ferror@plt+0x14910>
  407000:	mov	x3, x0
  407004:	add	x1, x1, #0x7dd
  407008:	mov	w0, #0x3                   	// #3
  40700c:	mov	x2, x21
  407010:	bl	4097f4 <ferror@plt+0x7104>
  407014:	ldr	x0, [x20, #56]
  407018:	mov	x1, x22
  40701c:	bl	40a650 <ferror@plt+0x7f60>
  407020:	ldr	x0, [x19, #24]
  407024:	bl	4024a0 <free@plt>
  407028:	mov	x0, x19
  40702c:	bl	4024a0 <free@plt>
  407030:	mov	w0, w24
  407034:	ldp	x20, x19, [sp, #80]
  407038:	ldp	x22, x21, [sp, #64]
  40703c:	ldp	x24, x23, [sp, #48]
  407040:	ldp	x26, x25, [sp, #32]
  407044:	ldr	x27, [sp, #16]
  407048:	ldp	x29, x30, [sp], #96
  40704c:	ret
  407050:	stp	x29, x30, [sp, #-48]!
  407054:	stp	x20, x19, [sp, #32]
  407058:	mov	x19, x0
  40705c:	ldr	x0, [x0, #64]
  407060:	str	x21, [sp, #16]
  407064:	mov	x29, sp
  407068:	bl	40a0dc <ferror@plt+0x79ec>
  40706c:	ldr	x0, [x19, #48]
  407070:	bl	40a0dc <ferror@plt+0x79ec>
  407074:	ldr	x0, [x19, #56]
  407078:	bl	40a0dc <ferror@plt+0x79ec>
  40707c:	ldr	x8, [x19, #24]
  407080:	add	x20, x19, #0x10
  407084:	cbz	x8, 4070a8 <ferror@plt+0x49b8>
  407088:	mov	x21, xzr
  40708c:	ldr	x8, [x19, #16]
  407090:	ldr	x0, [x8, x21, lsl #3]
  407094:	bl	40819c <ferror@plt+0x5aac>
  407098:	ldr	x8, [x19, #24]
  40709c:	add	x21, x21, #0x1
  4070a0:	cmp	x21, x8
  4070a4:	b.cc	40708c <ferror@plt+0x499c>  // b.lo, b.ul, b.last
  4070a8:	mov	x0, x20
  4070ac:	bl	40a028 <ferror@plt+0x7938>
  4070b0:	ldr	x0, [x19, #8]
  4070b4:	ldp	x20, x19, [sp, #32]
  4070b8:	ldr	x21, [sp, #16]
  4070bc:	ldp	x29, x30, [sp], #48
  4070c0:	b	40b4f0 <ferror@plt+0x8e00>
  4070c4:	stp	x29, x30, [sp, #-32]!
  4070c8:	str	x19, [sp, #16]
  4070cc:	mov	x19, x0
  4070d0:	ldr	x0, [x0, #4120]
  4070d4:	mov	x29, sp
  4070d8:	cbz	x0, 407100 <ferror@plt+0x4a10>
  4070dc:	ldr	x8, [x0]
  4070e0:	str	x8, [x19, #4120]
  4070e4:	bl	4024a0 <free@plt>
  4070e8:	ldr	x0, [x19, #4120]
  4070ec:	cbnz	x0, 4070dc <ferror@plt+0x49ec>
  4070f0:	b	407100 <ferror@plt+0x4a10>
  4070f4:	ldr	x8, [x0]
  4070f8:	str	x8, [x19, #4128]
  4070fc:	bl	4024a0 <free@plt>
  407100:	ldr	x0, [x19, #4128]
  407104:	cbnz	x0, 4070f4 <ferror@plt+0x4a04>
  407108:	b	407118 <ferror@plt+0x4a28>
  40710c:	ldr	x8, [x0]
  407110:	str	x8, [x19, #4136]
  407114:	bl	4024a0 <free@plt>
  407118:	ldr	x0, [x19, #4136]
  40711c:	cbnz	x0, 40710c <ferror@plt+0x4a1c>
  407120:	ldr	x19, [sp, #16]
  407124:	ldp	x29, x30, [sp], #32
  407128:	ret
  40712c:	sub	sp, sp, #0xf0
  407130:	stp	x29, x30, [sp, #144]
  407134:	stp	x28, x27, [sp, #160]
  407138:	stp	x26, x25, [sp, #176]
  40713c:	stp	x24, x23, [sp, #192]
  407140:	stp	x22, x21, [sp, #208]
  407144:	stp	x20, x19, [sp, #224]
  407148:	add	x29, sp, #0x90
  40714c:	mov	x20, x3
  407150:	mov	x21, x2
  407154:	str	x1, [sp]
  407158:	mov	x22, x0
  40715c:	bl	402550 <dirfd@plt>
  407160:	mov	w23, w0
  407164:	mov	x0, x22
  407168:	bl	4022e0 <readdir@plt>
  40716c:	cbz	x0, 4073a0 <ferror@plt+0x4cb0>
  407170:	adrp	x25, 417000 <ferror@plt+0x14910>
  407174:	adrp	x26, 417000 <ferror@plt+0x14910>
  407178:	add	x24, x20, x21
  40717c:	mov	w8, #0x1                   	// #1
  407180:	add	x25, x25, #0x1f8
  407184:	add	x26, x26, #0x1fe
  407188:	str	w8, [sp, #12]
  40718c:	mov	x19, x0
  407190:	ldrb	w8, [x19, #19]!
  407194:	cmp	w8, #0x2e
  407198:	b.ne	4071b4 <ferror@plt+0x4ac4>  // b.any
  40719c:	ldrb	w8, [x0, #20]
  4071a0:	cbz	w8, 4072e0 <ferror@plt+0x4bf0>
  4071a4:	cmp	w8, #0x2e
  4071a8:	b.ne	4071b4 <ferror@plt+0x4ac4>  // b.any
  4071ac:	ldrb	w8, [x0, #21]
  4071b0:	cbz	w8, 4072e0 <ferror@plt+0x4bf0>
  4071b4:	mov	x0, x19
  4071b8:	mov	x1, x25
  4071bc:	bl	402430 <strcmp@plt>
  4071c0:	cbz	w0, 4072e0 <ferror@plt+0x4bf0>
  4071c4:	mov	x0, x19
  4071c8:	mov	x1, x26
  4071cc:	bl	402430 <strcmp@plt>
  4071d0:	cbz	w0, 4072e0 <ferror@plt+0x4bf0>
  4071d4:	mov	x0, x19
  4071d8:	bl	4020b0 <strlen@plt>
  4071dc:	add	x28, x0, x21
  4071e0:	add	x8, x28, #0x2
  4071e4:	cmp	x8, #0x1, lsl #12
  4071e8:	b.cc	40720c <ferror@plt+0x4b1c>  // b.lo, b.ul, b.last
  4071ec:	adrp	x1, 417000 <ferror@plt+0x14910>
  4071f0:	mov	w0, #0x3                   	// #3
  4071f4:	add	x1, x1, #0x205
  4071f8:	mov	x2, x20
  4071fc:	mov	x3, x19
  407200:	strb	wzr, [x24]
  407204:	bl	4097f4 <ferror@plt+0x7104>
  407208:	b	4072e0 <ferror@plt+0x4bf0>
  40720c:	mov	x27, x0
  407210:	add	x2, sp, #0x10
  407214:	mov	w0, w23
  407218:	mov	x1, x19
  40721c:	mov	w3, wzr
  407220:	bl	414c18 <ferror@plt+0x12528>
  407224:	tbnz	w0, #31, 407274 <ferror@plt+0x4b84>
  407228:	ldr	w8, [sp, #32]
  40722c:	and	w3, w8, #0xf000
  407230:	cmp	w3, #0x8, lsl #12
  407234:	b.eq	407290 <ferror@plt+0x4ba0>  // b.none
  407238:	cmp	w3, #0x4, lsl #12
  40723c:	b.ne	4072cc <ferror@plt+0x4bdc>  // b.any
  407240:	add	x2, x27, #0x1
  407244:	mov	x0, x24
  407248:	mov	x1, x19
  40724c:	bl	402070 <memcpy@plt>
  407250:	add	x8, x28, #0x101
  407254:	cmp	x8, #0x1, lsl #12
  407258:	b.cc	4072f0 <ferror@plt+0x4c00>  // b.lo, b.ul, b.last
  40725c:	adrp	x1, 417000 <ferror@plt+0x14910>
  407260:	mov	w0, #0x3                   	// #3
  407264:	add	x1, x1, #0x231
  407268:	mov	x2, x20
  40726c:	bl	4097f4 <ferror@plt+0x7104>
  407270:	b	4072e0 <ferror@plt+0x4bf0>
  407274:	adrp	x1, 417000 <ferror@plt+0x14910>
  407278:	mov	w0, #0x3                   	// #3
  40727c:	add	x1, x1, #0x21c
  407280:	mov	w2, w23
  407284:	mov	x3, x19
  407288:	bl	4097f4 <ferror@plt+0x7104>
  40728c:	b	4072e0 <ferror@plt+0x4bf0>
  407290:	mov	x0, x19
  407294:	mov	x1, x27
  407298:	bl	40abd4 <ferror@plt+0x84e4>
  40729c:	tbz	w0, #0, 4072e0 <ferror@plt+0x4bf0>
  4072a0:	add	x2, x27, #0x1
  4072a4:	mov	x0, x24
  4072a8:	mov	x1, x19
  4072ac:	bl	402070 <memcpy@plt>
  4072b0:	ldr	x3, [sp, #104]
  4072b4:	ldr	x8, [sp]
  4072b8:	cmp	x3, x8
  4072bc:	b.gt	4073cc <ferror@plt+0x4cdc>
  4072c0:	mov	w8, #0x1                   	// #1
  4072c4:	str	w8, [sp, #12]
  4072c8:	b	4072e0 <ferror@plt+0x4bf0>
  4072cc:	adrp	x1, 417000 <ferror@plt+0x14910>
  4072d0:	mov	w0, #0x3                   	// #3
  4072d4:	add	x1, x1, #0x29b
  4072d8:	mov	x2, x20
  4072dc:	bl	4097f4 <ferror@plt+0x7104>
  4072e0:	mov	x0, x22
  4072e4:	bl	4022e0 <readdir@plt>
  4072e8:	cbnz	x0, 40718c <ferror@plt+0x4a9c>
  4072ec:	b	4073a8 <ferror@plt+0x4cb8>
  4072f0:	mov	w0, w23
  4072f4:	mov	x1, x19
  4072f8:	mov	w2, wzr
  4072fc:	bl	402610 <openat@plt>
  407300:	tbnz	w0, #31, 407370 <ferror@plt+0x4c80>
  407304:	mov	w27, w0
  407308:	bl	402390 <fdopendir@plt>
  40730c:	cbz	x0, 407380 <ferror@plt+0x4c90>
  407310:	ldr	x1, [sp]
  407314:	mov	w8, #0x2f                  	// #47
  407318:	add	x2, x28, #0x1
  40731c:	mov	x3, x20
  407320:	mov	x19, x0
  407324:	strh	w8, [x20, x28]
  407328:	bl	40712c <ferror@plt+0x4a3c>
  40732c:	mov	w27, w0
  407330:	mov	x0, x19
  407334:	bl	402320 <closedir@plt>
  407338:	cbz	w27, 4073e4 <ferror@plt+0x4cf4>
  40733c:	str	w27, [sp, #12]
  407340:	tbz	w27, #31, 4072e0 <ferror@plt+0x4bf0>
  407344:	ldr	w8, [sp, #12]
  407348:	strb	wzr, [x20, x28]
  40734c:	neg	w0, w8
  407350:	bl	402340 <strerror@plt>
  407354:	adrp	x1, 417000 <ferror@plt+0x14910>
  407358:	mov	x3, x0
  40735c:	mov	w0, #0x3                   	// #3
  407360:	add	x1, x1, #0x2b9
  407364:	mov	x2, x20
  407368:	bl	4097f4 <ferror@plt+0x7104>
  40736c:	b	4072c0 <ferror@plt+0x4bd0>
  407370:	adrp	x1, 417000 <ferror@plt+0x14910>
  407374:	mov	w0, #0x3                   	// #3
  407378:	add	x1, x1, #0x250
  40737c:	b	407280 <ferror@plt+0x4b90>
  407380:	adrp	x1, 417000 <ferror@plt+0x14910>
  407384:	mov	w0, #0x3                   	// #3
  407388:	add	x1, x1, #0x26e
  40738c:	mov	w2, w27
  407390:	bl	4097f4 <ferror@plt+0x7104>
  407394:	mov	w0, w27
  407398:	bl	402350 <close@plt>
  40739c:	b	4072e0 <ferror@plt+0x4bf0>
  4073a0:	mov	w8, #0x1                   	// #1
  4073a4:	str	w8, [sp, #12]
  4073a8:	ldr	w0, [sp, #12]
  4073ac:	ldp	x20, x19, [sp, #224]
  4073b0:	ldp	x22, x21, [sp, #208]
  4073b4:	ldp	x24, x23, [sp, #192]
  4073b8:	ldp	x26, x25, [sp, #176]
  4073bc:	ldp	x28, x27, [sp, #160]
  4073c0:	ldp	x29, x30, [sp, #144]
  4073c4:	add	sp, sp, #0xf0
  4073c8:	ret
  4073cc:	ldr	x4, [sp]
  4073d0:	adrp	x1, 417000 <ferror@plt+0x14910>
  4073d4:	add	x1, x1, #0x281
  4073d8:	mov	w0, #0x7                   	// #7
  4073dc:	mov	x2, x20
  4073e0:	bl	4097f4 <ferror@plt+0x7104>
  4073e4:	str	wzr, [sp, #12]
  4073e8:	b	4073a8 <ferror@plt+0x4cb8>
  4073ec:	stp	x29, x30, [sp, #-32]!
  4073f0:	str	x19, [sp, #16]
  4073f4:	mov	x3, x0
  4073f8:	ldr	x4, [x3], #16
  4073fc:	mov	x19, x0
  407400:	mov	x29, sp
  407404:	cbz	x4, 407410 <ferror@plt+0x4d20>
  407408:	ldr	x5, [x4, #8]
  40740c:	b	407418 <ferror@plt+0x4d28>
  407410:	adrp	x5, 417000 <ferror@plt+0x14910>
  407414:	add	x5, x5, #0x30f
  407418:	adrp	x1, 417000 <ferror@plt+0x14910>
  40741c:	add	x1, x1, #0x2c8
  407420:	mov	w0, #0x7                   	// #7
  407424:	mov	x2, x19
  407428:	bl	4097f4 <ferror@plt+0x7104>
  40742c:	mov	x0, x19
  407430:	ldr	x19, [sp, #16]
  407434:	ldp	x29, x30, [sp], #32
  407438:	b	4024a0 <free@plt>
  40743c:	stp	x29, x30, [sp, #-64]!
  407440:	stp	x24, x23, [sp, #16]
  407444:	stp	x22, x21, [sp, #32]
  407448:	stp	x20, x19, [sp, #48]
  40744c:	mov	x19, x4
  407450:	mov	x23, x3
  407454:	mov	x22, x1
  407458:	mov	x21, x0
  40745c:	mov	x29, sp
  407460:	tbnz	w2, #0, 407480 <ferror@plt+0x4d90>
  407464:	mov	x8, x22
  407468:	ldrb	w9, [x8], #1
  40746c:	ldr	x10, [x21]
  407470:	mov	w11, #0x1010                	// #4112
  407474:	ldrb	w10, [x10, x11]
  407478:	cmp	w9, w10
  40747c:	csel	x22, x8, x22, eq  // eq = none
  407480:	mov	x0, x22
  407484:	bl	4020b0 <strlen@plt>
  407488:	mov	x24, x0
  40748c:	add	x0, x0, #0x11
  407490:	bl	402240 <malloc@plt>
  407494:	cbz	x0, 4074d4 <ferror@plt+0x4de4>
  407498:	stp	x19, x23, [x0]
  40749c:	add	x23, x0, #0x10
  4074a0:	mov	x20, x0
  4074a4:	add	x2, x24, #0x1
  4074a8:	mov	x0, x23
  4074ac:	mov	x1, x22
  4074b0:	bl	402070 <memcpy@plt>
  4074b4:	ldr	x0, [x21, #64]
  4074b8:	mov	x1, x23
  4074bc:	mov	x2, x20
  4074c0:	bl	40a17c <ferror@plt+0x7a8c>
  4074c4:	tbnz	w0, #31, 4074e8 <ferror@plt+0x4df8>
  4074c8:	cbz	x19, 407500 <ferror@plt+0x4e10>
  4074cc:	ldr	x5, [x19, #8]
  4074d0:	b	407508 <ferror@plt+0x4e18>
  4074d4:	ldp	x20, x19, [sp, #48]
  4074d8:	ldp	x22, x21, [sp, #32]
  4074dc:	ldp	x24, x23, [sp, #16]
  4074e0:	ldp	x29, x30, [sp], #64
  4074e4:	ret
  4074e8:	mov	x0, x20
  4074ec:	ldp	x20, x19, [sp, #48]
  4074f0:	ldp	x22, x21, [sp, #32]
  4074f4:	ldp	x24, x23, [sp, #16]
  4074f8:	ldp	x29, x30, [sp], #64
  4074fc:	b	4024a0 <free@plt>
  407500:	adrp	x5, 417000 <ferror@plt+0x14910>
  407504:	add	x5, x5, #0x30f
  407508:	mov	x2, x20
  40750c:	mov	x3, x23
  407510:	mov	x4, x19
  407514:	ldp	x20, x19, [sp, #48]
  407518:	ldp	x22, x21, [sp, #32]
  40751c:	ldp	x24, x23, [sp, #16]
  407520:	adrp	x1, 417000 <ferror@plt+0x14910>
  407524:	add	x1, x1, #0x351
  407528:	mov	w0, #0x7                   	// #7
  40752c:	ldp	x29, x30, [sp], #64
  407530:	b	4097f4 <ferror@plt+0x7104>
  407534:	stp	x29, x30, [sp, #-32]!
  407538:	adrp	x1, 417000 <ferror@plt+0x14910>
  40753c:	add	x1, x1, #0x36d
  407540:	mov	w2, #0x1                   	// #1
  407544:	mov	x3, xzr
  407548:	mov	x4, xzr
  40754c:	str	x19, [sp, #16]
  407550:	mov	x29, sp
  407554:	mov	x19, x0
  407558:	bl	40743c <ferror@plt+0x4d4c>
  40755c:	adrp	x1, 417000 <ferror@plt+0x14910>
  407560:	add	x1, x1, #0x37b
  407564:	mov	w2, #0x1                   	// #1
  407568:	mov	x0, x19
  40756c:	mov	x3, xzr
  407570:	mov	x4, xzr
  407574:	bl	40743c <ferror@plt+0x4d4c>
  407578:	ldr	x8, [x19]
  40757c:	mov	w9, #0x1010                	// #4112
  407580:	ldr	x0, [x19, #64]
  407584:	ldrb	w8, [x8, x9]
  407588:	adrp	x9, 417000 <ferror@plt+0x14910>
  40758c:	add	x9, x9, #0x391
  407590:	cmp	w8, #0x54
  407594:	cinc	x1, x9, eq  // eq = none
  407598:	bl	40a520 <ferror@plt+0x7e30>
  40759c:	cbz	x0, 4075ac <ferror@plt+0x4ebc>
  4075a0:	ldr	x19, [sp, #16]
  4075a4:	ldp	x29, x30, [sp], #32
  4075a8:	ret
  4075ac:	mov	x0, x19
  4075b0:	ldr	x19, [sp, #16]
  4075b4:	adrp	x1, 417000 <ferror@plt+0x14910>
  4075b8:	add	x1, x1, #0x391
  4075bc:	mov	w2, #0x1                   	// #1
  4075c0:	mov	x3, xzr
  4075c4:	mov	x4, xzr
  4075c8:	ldp	x29, x30, [sp], #32
  4075cc:	b	40743c <ferror@plt+0x4d4c>
  4075d0:	stp	x29, x30, [sp, #-64]!
  4075d4:	stp	x20, x19, [sp, #48]
  4075d8:	mov	x20, x1
  4075dc:	adrp	x1, 418000 <ferror@plt+0x15910>
  4075e0:	mov	x19, x0
  4075e4:	add	x1, x1, #0x359
  4075e8:	mov	x0, x20
  4075ec:	stp	x24, x23, [sp, #16]
  4075f0:	stp	x22, x21, [sp, #32]
  4075f4:	mov	x29, sp
  4075f8:	bl	402430 <strcmp@plt>
  4075fc:	cbz	w0, 40762c <ferror@plt+0x4f3c>
  407600:	adrp	x1, 418000 <ferror@plt+0x15910>
  407604:	add	x1, x1, #0x350
  407608:	mov	x0, x20
  40760c:	bl	402430 <strcmp@plt>
  407610:	cbz	w0, 40763c <ferror@plt+0x4f4c>
  407614:	mov	x0, x20
  407618:	bl	4020b0 <strlen@plt>
  40761c:	mov	w24, wzr
  407620:	mov	w21, wzr
  407624:	add	x22, x0, #0x1
  407628:	b	407648 <ferror@plt+0x4f58>
  40762c:	mov	x22, xzr
  407630:	mov	w24, #0x1                   	// #1
  407634:	mov	w21, #0x1                   	// #1
  407638:	b	407648 <ferror@plt+0x4f58>
  40763c:	mov	x22, xzr
  407640:	mov	w21, #0x2                   	// #2
  407644:	mov	w24, #0x1                   	// #1
  407648:	add	x0, x22, #0x18
  40764c:	bl	402240 <malloc@plt>
  407650:	cbz	x0, 407668 <ferror@plt+0x4f78>
  407654:	mov	x23, x0
  407658:	str	w21, [x0, #8]
  40765c:	cbz	w24, 407688 <ferror@plt+0x4f98>
  407660:	str	xzr, [x23, #16]
  407664:	b	4076a0 <ferror@plt+0x4fb0>
  407668:	ldp	x20, x19, [sp, #48]
  40766c:	ldp	x22, x21, [sp, #32]
  407670:	ldp	x24, x23, [sp, #16]
  407674:	adrp	x1, 417000 <ferror@plt+0x14910>
  407678:	add	x1, x1, #0x674
  40767c:	mov	w0, #0x3                   	// #3
  407680:	ldp	x29, x30, [sp], #64
  407684:	b	4097f4 <ferror@plt+0x7104>
  407688:	sub	x8, x22, #0x1
  40768c:	add	x0, x23, #0x18
  407690:	mov	x1, x20
  407694:	mov	x2, x22
  407698:	str	x8, [x23, #16]
  40769c:	bl	402070 <memcpy@plt>
  4076a0:	adrp	x1, 417000 <ferror@plt+0x14910>
  4076a4:	add	x1, x1, #0x68f
  4076a8:	mov	w0, #0x7                   	// #7
  4076ac:	mov	x2, x20
  4076b0:	mov	w3, w21
  4076b4:	bl	4097f4 <ferror@plt+0x7104>
  4076b8:	ldr	x8, [x19, #4128]
  4076bc:	str	x8, [x23]
  4076c0:	str	x23, [x19, #4128]
  4076c4:	ldp	x20, x19, [sp, #48]
  4076c8:	ldp	x22, x21, [sp, #32]
  4076cc:	ldp	x24, x23, [sp, #16]
  4076d0:	ldp	x29, x30, [sp], #64
  4076d4:	ret
  4076d8:	sub	sp, sp, #0x80
  4076dc:	stp	x24, x23, [sp, #80]
  4076e0:	mov	x24, x0
  4076e4:	mov	x0, x2
  4076e8:	stp	x29, x30, [sp, #32]
  4076ec:	stp	x28, x27, [sp, #48]
  4076f0:	stp	x26, x25, [sp, #64]
  4076f4:	stp	x22, x21, [sp, #96]
  4076f8:	stp	x20, x19, [sp, #112]
  4076fc:	add	x29, sp, #0x20
  407700:	mov	x20, x3
  407704:	mov	x26, x2
  407708:	mov	x21, x1
  40770c:	bl	4020b0 <strlen@plt>
  407710:	mov	x22, x0
  407714:	cbz	x20, 407728 <ferror@plt+0x5038>
  407718:	mov	x0, x20
  40771c:	bl	4020b0 <strlen@plt>
  407720:	mov	x23, x0
  407724:	b	407744 <ferror@plt+0x5054>
  407728:	mov	x0, x26
  40772c:	bl	402440 <basename@plt>
  407730:	mov	x20, x0
  407734:	bl	4020b0 <strlen@plt>
  407738:	mvn	x8, x0
  40773c:	mov	x23, x0
  407740:	add	x22, x22, x8
  407744:	ldr	x27, [x21]
  407748:	ldr	x25, [x24]
  40774c:	cbz	x27, 407790 <ferror@plt+0x50a0>
  407750:	mov	x28, xzr
  407754:	mov	w19, #0x1                   	// #1
  407758:	ldr	x8, [x25, x28, lsl #3]
  40775c:	mov	x0, x20
  407760:	ldr	x1, [x8, #16]
  407764:	bl	402430 <strcmp@plt>
  407768:	cbz	w0, 40788c <ferror@plt+0x519c>
  40776c:	tbnz	w0, #31, 407784 <ferror@plt+0x5094>
  407770:	add	x28, x28, #0x1
  407774:	cmp	x27, x28
  407778:	cset	w19, hi  // hi = pmore
  40777c:	b.ne	407758 <ferror@plt+0x5068>  // b.any
  407780:	mov	x28, x27
  407784:	str	x26, [sp, #16]
  407788:	stur	x21, [x29, #-8]
  40778c:	b	4077a0 <ferror@plt+0x50b0>
  407790:	str	x26, [sp, #16]
  407794:	stur	x21, [x29, #-8]
  407798:	mov	x28, xzr
  40779c:	mov	w19, wzr
  4077a0:	add	x21, x22, x23
  4077a4:	add	x0, x21, #0x1a
  4077a8:	bl	402240 <malloc@plt>
  4077ac:	cbz	x0, 407860 <ferror@plt+0x5170>
  4077b0:	add	x8, x27, #0x1
  4077b4:	mov	x26, x0
  4077b8:	lsl	x1, x8, #3
  4077bc:	mov	x0, x25
  4077c0:	str	x8, [sp, #8]
  4077c4:	bl	4022f0 <realloc@plt>
  4077c8:	cbz	x0, 4078c4 <ferror@plt+0x51d4>
  4077cc:	mov	x25, x0
  4077d0:	str	x0, [x24]
  4077d4:	tbz	w19, #0, 4077ec <ferror@plt+0x50fc>
  4077d8:	add	x1, x25, x28, lsl #3
  4077dc:	sub	x8, x27, x28
  4077e0:	add	x0, x1, #0x8
  4077e4:	lsl	x2, x8, #3
  4077e8:	bl	402080 <memmove@plt>
  4077ec:	stp	x22, x23, [x26]
  4077f0:	ldr	x1, [sp, #16]
  4077f4:	add	x24, x26, #0x18
  4077f8:	add	x19, x24, x22
  4077fc:	str	x26, [x25, x28, lsl #3]
  407800:	add	x25, x19, #0x1
  407804:	mov	x0, x24
  407808:	mov	x2, x22
  40780c:	str	x25, [x26, #16]
  407810:	bl	402070 <memcpy@plt>
  407814:	mov	w8, #0x2f                  	// #47
  407818:	mov	x0, x25
  40781c:	mov	x1, x20
  407820:	mov	x2, x23
  407824:	strb	w8, [x19]
  407828:	bl	402070 <memcpy@plt>
  40782c:	add	x8, x21, x24
  407830:	strb	wzr, [x8, #1]
  407834:	ldur	x8, [x29, #-8]
  407838:	ldr	x9, [sp, #8]
  40783c:	str	x9, [x8]
  407840:	ldp	x20, x19, [sp, #112]
  407844:	ldp	x22, x21, [sp, #96]
  407848:	ldp	x24, x23, [sp, #80]
  40784c:	ldp	x26, x25, [sp, #64]
  407850:	ldp	x28, x27, [sp, #48]
  407854:	ldp	x29, x30, [sp, #32]
  407858:	add	sp, sp, #0x80
  40785c:	ret
  407860:	ldp	x20, x19, [sp, #112]
  407864:	ldp	x22, x21, [sp, #96]
  407868:	ldp	x24, x23, [sp, #80]
  40786c:	ldp	x26, x25, [sp, #64]
  407870:	ldp	x28, x27, [sp, #48]
  407874:	ldp	x29, x30, [sp, #32]
  407878:	adrp	x1, 417000 <ferror@plt+0x14910>
  40787c:	add	x1, x1, #0x4aa
  407880:	mov	w0, #0x3                   	// #3
  407884:	add	sp, sp, #0x80
  407888:	b	4097f4 <ferror@plt+0x7104>
  40788c:	mov	w2, w22
  407890:	mov	x3, x26
  407894:	mov	x4, x20
  407898:	ldp	x20, x19, [sp, #112]
  40789c:	ldp	x22, x21, [sp, #96]
  4078a0:	ldp	x24, x23, [sp, #80]
  4078a4:	ldp	x26, x25, [sp, #64]
  4078a8:	ldp	x28, x27, [sp, #48]
  4078ac:	ldp	x29, x30, [sp, #32]
  4078b0:	adrp	x1, 417000 <ferror@plt+0x14910>
  4078b4:	add	x1, x1, #0x481
  4078b8:	mov	w0, #0x7                   	// #7
  4078bc:	add	sp, sp, #0x80
  4078c0:	b	4097f4 <ferror@plt+0x7104>
  4078c4:	adrp	x1, 417000 <ferror@plt+0x14910>
  4078c8:	add	x1, x1, #0x4aa
  4078cc:	mov	w0, #0x3                   	// #3
  4078d0:	bl	4097f4 <ferror@plt+0x7104>
  4078d4:	mov	x0, x26
  4078d8:	ldp	x20, x19, [sp, #112]
  4078dc:	ldp	x22, x21, [sp, #96]
  4078e0:	ldp	x24, x23, [sp, #80]
  4078e4:	ldp	x26, x25, [sp, #64]
  4078e8:	ldp	x28, x27, [sp, #48]
  4078ec:	ldp	x29, x30, [sp, #32]
  4078f0:	add	sp, sp, #0x80
  4078f4:	b	4024a0 <free@plt>
  4078f8:	sub	sp, sp, #0x60
  4078fc:	stp	x20, x19, [sp, #80]
  407900:	mov	x20, x1
  407904:	adrp	x1, 417000 <ferror@plt+0x14910>
  407908:	mov	x19, x0
  40790c:	add	x1, x1, #0x614
  407910:	mov	x0, x20
  407914:	stp	x29, x30, [sp, #64]
  407918:	add	x29, sp, #0x40
  40791c:	bl	402430 <strcmp@plt>
  407920:	cbz	w0, 407940 <ferror@plt+0x5250>
  407924:	mov	x0, sp
  407928:	mov	w2, #0x9                   	// #9
  40792c:	mov	x1, x20
  407930:	bl	4025e0 <regcomp@plt>
  407934:	cbz	w0, 407948 <ferror@plt+0x5258>
  407938:	mov	w0, wzr
  40793c:	b	407974 <ferror@plt+0x5284>
  407940:	mov	w0, #0x1                   	// #1
  407944:	b	407974 <ferror@plt+0x5284>
  407948:	ldr	x1, [x19]
  40794c:	mov	x0, sp
  407950:	mov	x2, xzr
  407954:	mov	x3, xzr
  407958:	mov	w4, wzr
  40795c:	bl	4025c0 <regexec@plt>
  407960:	mov	w19, w0
  407964:	mov	x0, sp
  407968:	bl	4025d0 <regfree@plt>
  40796c:	cmp	w19, #0x0
  407970:	cset	w0, eq  // eq = none
  407974:	ldp	x20, x19, [sp, #80]
  407978:	ldp	x29, x30, [sp, #64]
  40797c:	add	sp, sp, #0x60
  407980:	ret
  407984:	sub	sp, sp, #0x160
  407988:	stp	x22, x21, [sp, #320]
  40798c:	mov	x21, x0
  407990:	add	x8, sp, #0x20
  407994:	mov	w9, #0x100                 	// #256
  407998:	mov	x0, x1
  40799c:	stp	x29, x30, [sp, #288]
  4079a0:	stp	x28, x23, [sp, #304]
  4079a4:	stp	x20, x19, [sp, #336]
  4079a8:	add	x29, sp, #0x120
  4079ac:	mov	x19, x1
  4079b0:	stp	x8, x9, [sp, #8]
  4079b4:	strb	wzr, [sp, #24]
  4079b8:	bl	402170 <opendir@plt>
  4079bc:	cbz	x0, 407a18 <ferror@plt+0x5328>
  4079c0:	mov	x20, x0
  4079c4:	mov	x0, x19
  4079c8:	bl	4020b0 <strlen@plt>
  4079cc:	mov	x22, x0
  4079d0:	add	x1, x0, #0x2
  4079d4:	add	x0, sp, #0x8
  4079d8:	bl	40a8c4 <ferror@plt+0x81d4>
  4079dc:	tbnz	w0, #31, 407a3c <ferror@plt+0x534c>
  4079e0:	ldr	x23, [sp, #8]
  4079e4:	mov	x1, x19
  4079e8:	mov	x2, x22
  4079ec:	mov	x0, x23
  4079f0:	bl	402070 <memcpy@plt>
  4079f4:	mov	w8, #0x2f                  	// #47
  4079f8:	add	x2, x22, #0x1
  4079fc:	add	x3, sp, #0x8
  407a00:	mov	x0, x21
  407a04:	mov	x1, x20
  407a08:	strh	w8, [x23, x22]
  407a0c:	bl	407a6c <ferror@plt+0x537c>
  407a10:	mov	w21, w0
  407a14:	b	407a40 <ferror@plt+0x5350>
  407a18:	bl	402640 <__errno_location@plt>
  407a1c:	ldr	w8, [x0]
  407a20:	adrp	x1, 417000 <ferror@plt+0x14910>
  407a24:	add	x1, x1, #0x1a3
  407a28:	mov	w0, #0x3                   	// #3
  407a2c:	mov	x2, x19
  407a30:	neg	w21, w8
  407a34:	bl	4097f4 <ferror@plt+0x7104>
  407a38:	b	407a48 <ferror@plt+0x5358>
  407a3c:	mov	w21, #0xfffffff4            	// #-12
  407a40:	mov	x0, x20
  407a44:	bl	402320 <closedir@plt>
  407a48:	add	x0, sp, #0x8
  407a4c:	bl	40a954 <ferror@plt+0x8264>
  407a50:	mov	w0, w21
  407a54:	ldp	x20, x19, [sp, #336]
  407a58:	ldp	x22, x21, [sp, #320]
  407a5c:	ldp	x28, x23, [sp, #304]
  407a60:	ldp	x29, x30, [sp, #288]
  407a64:	add	sp, sp, #0x160
  407a68:	ret
  407a6c:	sub	sp, sp, #0xf0
  407a70:	str	x0, [sp]
  407a74:	mov	x0, x1
  407a78:	stp	x29, x30, [sp, #144]
  407a7c:	stp	x28, x27, [sp, #160]
  407a80:	stp	x26, x25, [sp, #176]
  407a84:	stp	x24, x23, [sp, #192]
  407a88:	stp	x22, x21, [sp, #208]
  407a8c:	stp	x20, x19, [sp, #224]
  407a90:	add	x29, sp, #0x90
  407a94:	mov	x27, x3
  407a98:	mov	x20, x2
  407a9c:	mov	x21, x1
  407aa0:	bl	402550 <dirfd@plt>
  407aa4:	mov	w22, w0
  407aa8:	mov	x0, x21
  407aac:	bl	4022e0 <readdir@plt>
  407ab0:	cbz	x0, 407ccc <ferror@plt+0x55dc>
  407ab4:	adrp	x19, 417000 <ferror@plt+0x14910>
  407ab8:	adrp	x28, 417000 <ferror@plt+0x14910>
  407abc:	mov	x26, x0
  407ac0:	add	x19, x19, #0x1f8
  407ac4:	add	x28, x28, #0x1fe
  407ac8:	stp	w22, wzr, [sp, #8]
  407acc:	mov	x22, x26
  407ad0:	ldrb	w8, [x22, #19]!
  407ad4:	cmp	w8, #0x2e
  407ad8:	b.ne	407af4 <ferror@plt+0x5404>  // b.any
  407adc:	ldrb	w8, [x26, #20]
  407ae0:	cbz	w8, 407cb8 <ferror@plt+0x55c8>
  407ae4:	cmp	w8, #0x2e
  407ae8:	b.ne	407af4 <ferror@plt+0x5404>  // b.any
  407aec:	ldrb	w8, [x26, #21]
  407af0:	cbz	w8, 407cb8 <ferror@plt+0x55c8>
  407af4:	mov	x0, x22
  407af8:	mov	x1, x19
  407afc:	bl	402430 <strcmp@plt>
  407b00:	cbz	w0, 407cb8 <ferror@plt+0x55c8>
  407b04:	mov	x0, x22
  407b08:	mov	x1, x28
  407b0c:	bl	402430 <strcmp@plt>
  407b10:	cbz	w0, 407cb8 <ferror@plt+0x55c8>
  407b14:	mov	x0, x22
  407b18:	bl	4020b0 <strlen@plt>
  407b1c:	add	x25, x0, x20
  407b20:	mov	x23, x0
  407b24:	add	x1, x25, #0x2
  407b28:	mov	x0, x27
  407b2c:	bl	40a8c4 <ferror@plt+0x81d4>
  407b30:	tbnz	w0, #31, 407b84 <ferror@plt+0x5494>
  407b34:	mov	x24, x28
  407b38:	ldr	x28, [x27]
  407b3c:	add	x2, x23, #0x1
  407b40:	mov	x1, x22
  407b44:	add	x0, x28, x20
  407b48:	bl	402070 <memcpy@plt>
  407b4c:	ldrb	w8, [x26, #18]
  407b50:	cmp	w8, #0x4
  407b54:	b.eq	407bec <ferror@plt+0x54fc>  // b.none
  407b58:	cmp	w8, #0x8
  407b5c:	b.ne	407ba0 <ferror@plt+0x54b0>  // b.any
  407b60:	ldr	x0, [sp]
  407b64:	mov	x1, x20
  407b68:	mov	x2, x23
  407b6c:	mov	x3, x28
  407b70:	bl	407cf4 <ferror@plt+0x5604>
  407b74:	mov	w23, w0
  407b78:	tbnz	w23, #31, 407c40 <ferror@plt+0x5550>
  407b7c:	str	w23, [sp, #12]
  407b80:	b	407cb4 <ferror@plt+0x55c4>
  407b84:	adrp	x1, 417000 <ferror@plt+0x14910>
  407b88:	mov	w0, #0x3                   	// #3
  407b8c:	add	x1, x1, #0x6b1
  407b90:	bl	4097f4 <ferror@plt+0x7104>
  407b94:	mov	w8, #0xfffffff4            	// #-12
  407b98:	str	w8, [sp, #12]
  407b9c:	b	407cb8 <ferror@plt+0x55c8>
  407ba0:	ldr	w26, [sp, #8]
  407ba4:	add	x2, sp, #0x10
  407ba8:	mov	x1, x22
  407bac:	mov	w3, wzr
  407bb0:	mov	w0, w26
  407bb4:	bl	414c18 <ferror@plt+0x12528>
  407bb8:	tbnz	w0, #31, 407c7c <ferror@plt+0x558c>
  407bbc:	ldr	w8, [sp, #32]
  407bc0:	and	w3, w8, #0xf000
  407bc4:	cmp	w3, #0x4, lsl #12
  407bc8:	b.eq	407bec <ferror@plt+0x54fc>  // b.none
  407bcc:	cmp	w3, #0x8, lsl #12
  407bd0:	b.eq	407b60 <ferror@plt+0x5470>  // b.none
  407bd4:	adrp	x1, 417000 <ferror@plt+0x14910>
  407bd8:	mov	w0, #0x3                   	// #3
  407bdc:	add	x1, x1, #0x29b
  407be0:	mov	x2, x28
  407be4:	bl	4097f4 <ferror@plt+0x7104>
  407be8:	b	407cb4 <ferror@plt+0x55c4>
  407bec:	ldr	w26, [sp, #8]
  407bf0:	mov	x1, x22
  407bf4:	mov	w2, wzr
  407bf8:	mov	w0, w26
  407bfc:	bl	402610 <openat@plt>
  407c00:	tbnz	w0, #31, 407c6c <ferror@plt+0x557c>
  407c04:	mov	w23, w0
  407c08:	bl	402390 <fdopendir@plt>
  407c0c:	cbz	x0, 407c98 <ferror@plt+0x55a8>
  407c10:	mov	x22, x0
  407c14:	ldr	x0, [sp]
  407c18:	mov	w8, #0x2f                  	// #47
  407c1c:	add	x2, x25, #0x1
  407c20:	mov	x1, x22
  407c24:	mov	x3, x27
  407c28:	strh	w8, [x28, x25]
  407c2c:	bl	407a6c <ferror@plt+0x537c>
  407c30:	mov	w23, w0
  407c34:	mov	x0, x22
  407c38:	bl	402320 <closedir@plt>
  407c3c:	tbz	w23, #31, 407b7c <ferror@plt+0x548c>
  407c40:	neg	w0, w23
  407c44:	strb	wzr, [x28, x25]
  407c48:	bl	402340 <strerror@plt>
  407c4c:	adrp	x1, 417000 <ferror@plt+0x14910>
  407c50:	mov	x3, x0
  407c54:	mov	w0, #0x3                   	// #3
  407c58:	add	x1, x1, #0x2b9
  407c5c:	mov	x2, x28
  407c60:	bl	4097f4 <ferror@plt+0x7104>
  407c64:	str	wzr, [sp, #12]
  407c68:	b	407cb4 <ferror@plt+0x55c4>
  407c6c:	adrp	x1, 417000 <ferror@plt+0x14910>
  407c70:	mov	w0, #0x3                   	// #3
  407c74:	add	x1, x1, #0x250
  407c78:	b	407c88 <ferror@plt+0x5598>
  407c7c:	adrp	x1, 417000 <ferror@plt+0x14910>
  407c80:	mov	w0, #0x3                   	// #3
  407c84:	add	x1, x1, #0x21c
  407c88:	mov	w2, w26
  407c8c:	mov	x3, x22
  407c90:	bl	4097f4 <ferror@plt+0x7104>
  407c94:	b	407cb4 <ferror@plt+0x55c4>
  407c98:	adrp	x1, 417000 <ferror@plt+0x14910>
  407c9c:	mov	w0, #0x3                   	// #3
  407ca0:	add	x1, x1, #0x26e
  407ca4:	mov	w2, w23
  407ca8:	bl	4097f4 <ferror@plt+0x7104>
  407cac:	mov	w0, w23
  407cb0:	bl	402350 <close@plt>
  407cb4:	mov	x28, x24
  407cb8:	mov	x0, x21
  407cbc:	bl	4022e0 <readdir@plt>
  407cc0:	mov	x26, x0
  407cc4:	cbnz	x0, 407acc <ferror@plt+0x53dc>
  407cc8:	b	407cd0 <ferror@plt+0x55e0>
  407ccc:	str	wzr, [sp, #12]
  407cd0:	ldr	w0, [sp, #12]
  407cd4:	ldp	x20, x19, [sp, #224]
  407cd8:	ldp	x22, x21, [sp, #208]
  407cdc:	ldp	x24, x23, [sp, #192]
  407ce0:	ldp	x26, x25, [sp, #176]
  407ce4:	ldp	x28, x27, [sp, #160]
  407ce8:	ldp	x29, x30, [sp, #144]
  407cec:	add	sp, sp, #0xf0
  407cf0:	ret
  407cf4:	stp	x29, x30, [sp, #-96]!
  407cf8:	stp	x28, x27, [sp, #16]
  407cfc:	stp	x26, x25, [sp, #32]
  407d00:	stp	x24, x23, [sp, #48]
  407d04:	stp	x22, x21, [sp, #64]
  407d08:	stp	x20, x19, [sp, #80]
  407d0c:	mov	x29, sp
  407d10:	sub	sp, sp, #0x1, lsl #12
  407d14:	sub	sp, sp, #0x70
  407d18:	mov	x21, x1
  407d1c:	mov	x24, x0
  407d20:	add	x0, x3, x1
  407d24:	mov	x1, x2
  407d28:	mov	x28, x3
  407d2c:	bl	40abd4 <ferror@plt+0x84e4>
  407d30:	tbz	w0, #0, 408148 <ferror@plt+0x5a58>
  407d34:	add	x1, sp, #0x60
  407d38:	add	x2, sp, #0x58
  407d3c:	mov	x0, x28
  407d40:	bl	40ab48 <ferror@plt+0x8458>
  407d44:	cbz	x0, 408030 <ferror@plt+0x5940>
  407d48:	ldr	x8, [x24]
  407d4c:	adrp	x1, 417000 <ferror@plt+0x14910>
  407d50:	add	x1, x1, #0x6e0
  407d54:	add	x3, sp, #0x60
  407d58:	ldr	x8, [x8, #4104]
  407d5c:	mov	w0, #0x7                   	// #7
  407d60:	add	x8, x28, x8
  407d64:	add	x19, x8, #0x1
  407d68:	mov	x2, x19
  407d6c:	bl	4097f4 <ferror@plt+0x7104>
  407d70:	ldr	x0, [x24, #56]
  407d74:	add	x1, sp, #0x60
  407d78:	bl	40a520 <ferror@plt+0x7e30>
  407d7c:	cbz	x0, 4080dc <ferror@plt+0x59ec>
  407d80:	str	x19, [sp, #24]
  407d84:	ldr	x23, [x0, #8]
  407d88:	ldr	x8, [sp, #88]
  407d8c:	ldp	x9, x10, [x0, #80]
  407d90:	ldr	x19, [x24]
  407d94:	adrp	x1, 417000 <ferror@plt+0x14910>
  407d98:	mov	x26, x0
  407d9c:	add	x1, x1, #0x743
  407da0:	mov	w0, #0x7                   	// #7
  407da4:	mov	x2, x23
  407da8:	mov	x3, x28
  407dac:	add	x25, x8, x21
  407db0:	add	x27, x10, x9
  407db4:	bl	4097f4 <ferror@plt+0x7104>
  407db8:	ldr	x20, [x19, #4104]
  407dbc:	add	x21, x19, #0x8
  407dc0:	mov	x0, x28
  407dc4:	mov	x1, x21
  407dc8:	mov	x2, x20
  407dcc:	bl	402260 <strncmp@plt>
  407dd0:	mvn	x22, x20
  407dd4:	add	x8, x28, x20
  407dd8:	cmp	w0, #0x0
  407ddc:	add	x9, x25, x22
  407de0:	csel	x9, x9, xzr, eq  // eq = none
  407de4:	csinc	x8, xzr, x8, ne  // ne = any
  407de8:	mov	x0, x23
  407dec:	mov	x1, x21
  407df0:	mov	x2, x20
  407df4:	str	x9, [sp, #72]
  407df8:	str	x8, [sp, #56]
  407dfc:	bl	402260 <strncmp@plt>
  407e00:	str	x19, [sp, #40]
  407e04:	ldr	x19, [x19, #4120]
  407e08:	add	x8, x23, x20
  407e0c:	add	x9, x27, x22
  407e10:	cmp	w0, #0x0
  407e14:	csel	x9, x9, xzr, eq  // eq = none
  407e18:	csinc	x8, xzr, x8, ne  // ne = any
  407e1c:	str	x9, [sp, #64]
  407e20:	str	x8, [sp, #48]
  407e24:	cbz	x19, 407e90 <ferror@plt+0x57a0>
  407e28:	adrp	x21, 417000 <ferror@plt+0x14910>
  407e2c:	add	x21, x21, #0x766
  407e30:	add	x20, x19, #0x10
  407e34:	mov	w0, #0x7                   	// #7
  407e38:	mov	x1, x21
  407e3c:	mov	x2, x20
  407e40:	bl	4097f4 <ferror@plt+0x7104>
  407e44:	ldr	x22, [x19, #8]
  407e48:	ldr	x8, [sp, #72]
  407e4c:	cmp	x8, x22
  407e50:	b.ne	407e68 <ferror@plt+0x5778>  // b.any
  407e54:	ldr	x1, [sp, #56]
  407e58:	ldr	x2, [sp, #72]
  407e5c:	mov	x0, x20
  407e60:	bl	4022c0 <bcmp@plt>
  407e64:	cbz	w0, 408088 <ferror@plt+0x5998>
  407e68:	ldr	x8, [sp, #64]
  407e6c:	cmp	x8, x22
  407e70:	b.ne	407e88 <ferror@plt+0x5798>  // b.any
  407e74:	ldr	x1, [sp, #48]
  407e78:	ldr	x2, [sp, #64]
  407e7c:	mov	x0, x20
  407e80:	bl	4022c0 <bcmp@plt>
  407e84:	cbz	w0, 408130 <ferror@plt+0x5a40>
  407e88:	ldr	x19, [x19]
  407e8c:	cbnz	x19, 407e30 <ferror@plt+0x5740>
  407e90:	ldr	x8, [sp, #40]
  407e94:	stp	x24, x26, [sp, #8]
  407e98:	ldr	x24, [x8, #4128]
  407e9c:	cbz	x24, 40804c <ferror@plt+0x595c>
  407ea0:	ldr	x22, [sp, #48]
  407ea4:	adrp	x19, 417000 <ferror@plt+0x14910>
  407ea8:	str	x28, [sp, #80]
  407eac:	mov	w28, wzr
  407eb0:	mov	w26, #0xffffffff            	// #-1
  407eb4:	add	x19, x19, #0x773
  407eb8:	mov	w21, #0xffffffff            	// #-1
  407ebc:	mov	w8, #0xffffffff            	// #-1
  407ec0:	str	w8, [sp, #36]
  407ec4:	ldr	w8, [x24, #8]
  407ec8:	cmp	w8, #0x2
  407ecc:	b.eq	407ee4 <ferror@plt+0x57f4>  // b.none
  407ed0:	cmp	w8, #0x1
  407ed4:	b.ne	407ef0 <ferror@plt+0x5800>  // b.any
  407ed8:	adrp	x2, 418000 <ferror@plt+0x15910>
  407edc:	add	x2, x2, #0x359
  407ee0:	b	407ef4 <ferror@plt+0x5804>
  407ee4:	adrp	x2, 418000 <ferror@plt+0x15910>
  407ee8:	add	x2, x2, #0x350
  407eec:	b	407ef4 <ferror@plt+0x5804>
  407ef0:	add	x2, x24, #0x18
  407ef4:	mov	w0, #0x7                   	// #7
  407ef8:	mov	x1, x19
  407efc:	bl	4097f4 <ferror@plt+0x7104>
  407f00:	ldr	w8, [x24, #8]
  407f04:	cmp	w8, #0x1
  407f08:	b.eq	407f9c <ferror@plt+0x58ac>  // b.none
  407f0c:	cmp	w8, #0x2
  407f10:	b.ne	407fa4 <ferror@plt+0x58b4>  // b.any
  407f14:	ldr	x8, [sp, #40]
  407f18:	ldr	x19, [x8, #4136]
  407f1c:	cbz	x19, 407f90 <ferror@plt+0x58a0>
  407f20:	ldr	x20, [x19, #8]
  407f24:	add	x22, x19, #0x10
  407f28:	cmp	x25, x20
  407f2c:	b.ls	407f54 <ferror@plt+0x5864>  // b.plast
  407f30:	ldr	x0, [sp, #80]
  407f34:	ldrb	w8, [x0, x20]
  407f38:	cmp	w8, #0x2f
  407f3c:	b.ne	407f54 <ferror@plt+0x5864>  // b.any
  407f40:	mov	x1, x22
  407f44:	mov	x2, x20
  407f48:	bl	4022c0 <bcmp@plt>
  407f4c:	cmp	w0, #0x0
  407f50:	csel	w26, w28, w26, eq  // eq = none
  407f54:	cmp	x27, x20
  407f58:	b.ls	407f80 <ferror@plt+0x5890>  // b.plast
  407f5c:	ldrb	w8, [x23, x20]
  407f60:	cmp	w8, #0x2f
  407f64:	b.ne	407f80 <ferror@plt+0x5890>  // b.any
  407f68:	mov	x0, x23
  407f6c:	mov	x1, x22
  407f70:	mov	x2, x20
  407f74:	bl	4022c0 <bcmp@plt>
  407f78:	cmp	w0, #0x0
  407f7c:	csel	w21, w28, w21, eq  // eq = none
  407f80:	ldr	x19, [x19]
  407f84:	add	w28, w28, #0x1
  407f88:	cbnz	x19, 407f20 <ferror@plt+0x5830>
  407f8c:	ldr	x22, [sp, #48]
  407f90:	adrp	x19, 417000 <ferror@plt+0x14910>
  407f94:	add	x19, x19, #0x773
  407f98:	b	408010 <ferror@plt+0x5920>
  407f9c:	str	w28, [sp, #36]
  407fa0:	b	408010 <ferror@plt+0x5920>
  407fa4:	ldr	x20, [x24, #16]
  407fa8:	ldr	x8, [sp, #72]
  407fac:	cmp	x8, x20
  407fb0:	b.ls	407fd8 <ferror@plt+0x58e8>  // b.plast
  407fb4:	ldr	x8, [sp, #56]
  407fb8:	ldrb	w8, [x8, x20]
  407fbc:	cmp	w8, #0x2f
  407fc0:	b.ne	407fd8 <ferror@plt+0x58e8>  // b.any
  407fc4:	ldr	x1, [sp, #56]
  407fc8:	add	x0, x24, #0x18
  407fcc:	mov	x2, x20
  407fd0:	bl	4022c0 <bcmp@plt>
  407fd4:	cbz	w0, 40800c <ferror@plt+0x591c>
  407fd8:	ldr	x8, [sp, #64]
  407fdc:	cmp	x8, x20
  407fe0:	b.ls	408010 <ferror@plt+0x5920>  // b.plast
  407fe4:	ldrb	w8, [x22, x20]
  407fe8:	cmp	w8, #0x2f
  407fec:	b.ne	408010 <ferror@plt+0x5920>  // b.any
  407ff0:	add	x0, x24, #0x18
  407ff4:	mov	x1, x22
  407ff8:	mov	x2, x20
  407ffc:	bl	4022c0 <bcmp@plt>
  408000:	cmp	w0, #0x0
  408004:	csel	w21, w28, w21, eq  // eq = none
  408008:	b	408010 <ferror@plt+0x5920>
  40800c:	mov	w26, w28
  408010:	ldr	x24, [x24]
  408014:	add	w28, w28, #0x1
  408018:	cbnz	x24, 407ec4 <ferror@plt+0x57d4>
  40801c:	ldr	x28, [sp, #80]
  408020:	ldr	x24, [sp, #8]
  408024:	ldr	w2, [sp, #36]
  408028:	tbz	w26, #31, 40805c <ferror@plt+0x596c>
  40802c:	b	408058 <ferror@plt+0x5968>
  408030:	adrp	x1, 417000 <ferror@plt+0x14910>
  408034:	add	x1, x1, #0x6bc
  408038:	mov	w0, #0x3                   	// #3
  40803c:	mov	x2, x28
  408040:	bl	4097f4 <ferror@plt+0x7104>
  408044:	mov	w21, #0xffffffea            	// #-22
  408048:	b	40814c <ferror@plt+0x5a5c>
  40804c:	ldr	x24, [sp, #8]
  408050:	mov	w21, #0xffffffff            	// #-1
  408054:	mov	w2, #0xffffffff            	// #-1
  408058:	mov	w26, w2
  40805c:	cmp	w21, #0x0
  408060:	csel	w20, w2, w21, lt  // lt = tstop
  408064:	adrp	x1, 417000 <ferror@plt+0x14910>
  408068:	add	x1, x1, #0x77e
  40806c:	mov	w0, #0x7                   	// #7
  408070:	mov	w3, w20
  408074:	mov	w4, w26
  408078:	bl	4097f4 <ferror@plt+0x7104>
  40807c:	cmp	w26, w20
  408080:	ldr	x26, [sp, #16]
  408084:	b.le	408130 <ferror@plt+0x5a40>
  408088:	ldr	x2, [x26, #16]
  40808c:	ldr	x3, [sp, #24]
  408090:	adrp	x1, 417000 <ferror@plt+0x14910>
  408094:	add	x1, x1, #0x715
  408098:	mov	w0, #0x7                   	// #7
  40809c:	bl	4097f4 <ferror@plt+0x7104>
  4080a0:	ldp	x3, x4, [x26]
  4080a4:	adrp	x1, 417000 <ferror@plt+0x14910>
  4080a8:	add	x1, x1, #0x7aa
  4080ac:	mov	w0, #0x7                   	// #7
  4080b0:	mov	x2, x26
  4080b4:	bl	4097f4 <ferror@plt+0x7104>
  4080b8:	ldr	x1, [x26, #24]
  4080bc:	cbz	x1, 4080c8 <ferror@plt+0x59d8>
  4080c0:	ldr	x0, [x24, #48]
  4080c4:	bl	40a650 <ferror@plt+0x7f60>
  4080c8:	ldr	x0, [x24, #56]
  4080cc:	add	x1, x26, #0x78
  4080d0:	bl	40a650 <ferror@plt+0x7f60>
  4080d4:	mov	x0, x26
  4080d8:	bl	40819c <ferror@plt+0x5aac>
  4080dc:	ldr	x0, [x24, #8]
  4080e0:	sub	x2, x29, #0x10
  4080e4:	mov	x1, x28
  4080e8:	bl	40f180 <ferror@plt+0xca90>
  4080ec:	tbnz	w0, #31, 408174 <ferror@plt+0x5a84>
  4080f0:	ldur	x1, [x29, #-16]
  4080f4:	mov	x0, x24
  4080f8:	bl	406e64 <ferror@plt+0x4774>
  4080fc:	tbz	w0, #31, 408148 <ferror@plt+0x5a58>
  408100:	mov	w21, w0
  408104:	neg	w0, w0
  408108:	bl	402340 <strerror@plt>
  40810c:	adrp	x1, 416000 <ferror@plt+0x13910>
  408110:	mov	x3, x0
  408114:	add	x1, x1, #0xd3d
  408118:	mov	w0, #0x3                   	// #3
  40811c:	mov	x2, x28
  408120:	bl	4097f4 <ferror@plt+0x7104>
  408124:	ldur	x0, [x29, #-16]
  408128:	bl	40f620 <ferror@plt+0xcf30>
  40812c:	b	40814c <ferror@plt+0x5a5c>
  408130:	ldr	x3, [x26, #8]
  408134:	adrp	x1, 417000 <ferror@plt+0x14910>
  408138:	add	x1, x1, #0x6ed
  40813c:	mov	w0, #0x7                   	// #7
  408140:	mov	x2, x28
  408144:	bl	4097f4 <ferror@plt+0x7104>
  408148:	mov	w21, wzr
  40814c:	mov	w0, w21
  408150:	add	sp, sp, #0x1, lsl #12
  408154:	add	sp, sp, #0x70
  408158:	ldp	x20, x19, [sp, #80]
  40815c:	ldp	x22, x21, [sp, #64]
  408160:	ldp	x24, x23, [sp, #48]
  408164:	ldp	x26, x25, [sp, #32]
  408168:	ldp	x28, x27, [sp, #16]
  40816c:	ldp	x29, x30, [sp], #96
  408170:	ret
  408174:	mov	w21, w0
  408178:	neg	w0, w0
  40817c:	bl	402340 <strerror@plt>
  408180:	adrp	x1, 416000 <ferror@plt+0x13910>
  408184:	mov	x3, x0
  408188:	add	x1, x1, #0xd1d
  40818c:	mov	w0, #0x3                   	// #3
  408190:	mov	x2, x28
  408194:	bl	4097f4 <ferror@plt+0x7104>
  408198:	b	40814c <ferror@plt+0x5a5c>
  40819c:	stp	x29, x30, [sp, #-32]!
  4081a0:	str	x19, [sp, #16]
  4081a4:	ldp	x3, x4, [x0]
  4081a8:	mov	x19, x0
  4081ac:	adrp	x1, 417000 <ferror@plt+0x14910>
  4081b0:	add	x1, x1, #0x7c3
  4081b4:	mov	w0, #0x7                   	// #7
  4081b8:	mov	x2, x19
  4081bc:	mov	x29, sp
  4081c0:	bl	4097f4 <ferror@plt+0x7104>
  4081c4:	add	x0, x19, #0x30
  4081c8:	bl	40a028 <ferror@plt+0x7938>
  4081cc:	ldr	x0, [x19]
  4081d0:	bl	40f620 <ferror@plt+0xcf30>
  4081d4:	ldr	x0, [x19, #32]
  4081d8:	bl	411688 <ferror@plt+0xef98>
  4081dc:	ldr	x0, [x19, #40]
  4081e0:	bl	411b9c <ferror@plt+0xf4ac>
  4081e4:	ldr	x0, [x19, #24]
  4081e8:	bl	4024a0 <free@plt>
  4081ec:	ldr	x0, [x19, #8]
  4081f0:	bl	4024a0 <free@plt>
  4081f4:	mov	x0, x19
  4081f8:	ldr	x19, [sp, #16]
  4081fc:	ldp	x29, x30, [sp], #32
  408200:	b	4024a0 <free@plt>
  408204:	stp	x29, x30, [sp, #-48]!
  408208:	stp	x20, x19, [sp, #32]
  40820c:	mov	x20, x1
  408210:	mov	w1, wzr
  408214:	stp	x22, x21, [sp, #16]
  408218:	mov	x29, sp
  40821c:	mov	x21, x0
  408220:	bl	402250 <open@plt>
  408224:	tbnz	w0, #31, 408274 <ferror@plt+0x5b84>
  408228:	mov	x1, x20
  40822c:	mov	w2, wzr
  408230:	mov	w19, w0
  408234:	bl	402610 <openat@plt>
  408238:	tbnz	w0, #31, 408290 <ferror@plt+0x5ba0>
  40823c:	adrp	x1, 417000 <ferror@plt+0x14910>
  408240:	add	x1, x1, #0x81a
  408244:	mov	w22, w0
  408248:	bl	402290 <fdopen@plt>
  40824c:	mov	x21, x0
  408250:	cbnz	x0, 4082ac <ferror@plt+0x5bbc>
  408254:	adrp	x1, 417000 <ferror@plt+0x14910>
  408258:	add	x1, x1, #0x85e
  40825c:	mov	w0, #0x4                   	// #4
  408260:	mov	x2, x20
  408264:	bl	4097f4 <ferror@plt+0x7104>
  408268:	mov	w0, w22
  40826c:	bl	402350 <close@plt>
  408270:	b	4082ac <ferror@plt+0x5bbc>
  408274:	adrp	x1, 417000 <ferror@plt+0x14910>
  408278:	add	x1, x1, #0x1a3
  40827c:	mov	w0, #0x4                   	// #4
  408280:	mov	x2, x21
  408284:	bl	4097f4 <ferror@plt+0x7104>
  408288:	mov	x21, xzr
  40828c:	b	4082b4 <ferror@plt+0x5bc4>
  408290:	adrp	x1, 417000 <ferror@plt+0x14910>
  408294:	add	x1, x1, #0x841
  408298:	mov	w0, #0x4                   	// #4
  40829c:	mov	x2, x20
  4082a0:	mov	x3, x21
  4082a4:	bl	4097f4 <ferror@plt+0x7104>
  4082a8:	mov	x21, xzr
  4082ac:	mov	w0, w19
  4082b0:	bl	402350 <close@plt>
  4082b4:	mov	x0, x21
  4082b8:	ldp	x20, x19, [sp, #32]
  4082bc:	ldp	x22, x21, [sp, #16]
  4082c0:	ldp	x29, x30, [sp], #48
  4082c4:	ret
  4082c8:	ldr	x8, [x0]
  4082cc:	ldr	x9, [x1]
  4082d0:	ldr	w8, [x8, #96]
  4082d4:	ldr	w9, [x9, #96]
  4082d8:	sub	w0, w8, w9
  4082dc:	ret
  4082e0:	sub	sp, sp, #0x120
  4082e4:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4082e8:	ldr	w8, [x8, #848]
  4082ec:	stp	x29, x30, [sp, #256]
  4082f0:	add	x29, sp, #0x100
  4082f4:	stp	x28, x19, [sp, #272]
  4082f8:	cmp	w8, #0x5
  4082fc:	stp	x1, x2, [x29, #-120]
  408300:	stp	x3, x4, [x29, #-104]
  408304:	stp	x5, x6, [x29, #-88]
  408308:	stur	x7, [x29, #-72]
  40830c:	stp	q0, q1, [sp]
  408310:	str	q2, [sp, #32]
  408314:	stp	q3, q4, [sp, #48]
  408318:	stp	q5, q6, [sp, #80]
  40831c:	str	q7, [sp, #112]
  408320:	b.lt	408370 <ferror@plt+0x5c80>  // b.tstop
  408324:	mov	x8, #0xffffffffffffffc8    	// #-56
  408328:	mov	x10, sp
  40832c:	movk	x8, #0xff80, lsl #32
  408330:	sub	x11, x29, #0x78
  408334:	add	x10, x10, #0x80
  408338:	add	x9, x29, #0x20
  40833c:	stp	x10, x8, [x29, #-16]
  408340:	add	x8, x11, #0x38
  408344:	adrp	x19, 42b000 <ferror@plt+0x28910>
  408348:	stp	x9, x8, [x29, #-32]
  40834c:	ldp	q0, q1, [x29, #-32]
  408350:	ldr	x0, [x19, #912]
  408354:	adrp	x1, 417000 <ferror@plt+0x14910>
  408358:	add	x1, x1, #0xa48
  40835c:	sub	x2, x29, #0x40
  408360:	stp	q0, q1, [x29, #-64]
  408364:	bl	402600 <vfprintf@plt>
  408368:	ldr	x0, [x19, #912]
  40836c:	bl	402530 <fflush@plt>
  408370:	ldp	x28, x19, [sp, #272]
  408374:	ldp	x29, x30, [sp, #256]
  408378:	add	sp, sp, #0x120
  40837c:	ret
  408380:	ldr	x8, [x0]
  408384:	ldr	x9, [x1]
  408388:	ldr	w8, [x8, #100]
  40838c:	ldr	w9, [x9, #100]
  408390:	sub	w0, w8, w9
  408394:	ret
  408398:	stp	x29, x30, [sp, #-96]!
  40839c:	stp	x26, x25, [sp, #32]
  4083a0:	stp	x24, x23, [sp, #48]
  4083a4:	stp	x22, x21, [sp, #64]
  4083a8:	stp	x20, x19, [sp, #80]
  4083ac:	ldr	x8, [x0, #24]
  4083b0:	str	x27, [sp, #16]
  4083b4:	mov	x29, sp
  4083b8:	cbz	x8, 40848c <ferror@plt+0x5d9c>
  4083bc:	adrp	x21, 417000 <ferror@plt+0x14910>
  4083c0:	adrp	x22, 417000 <ferror@plt+0x14910>
  4083c4:	adrp	x23, 418000 <ferror@plt+0x15910>
  4083c8:	mov	x19, x0
  4083cc:	mov	x20, x1
  4083d0:	mov	x26, xzr
  4083d4:	add	x21, x21, #0xd63
  4083d8:	add	x22, x22, #0xd67
  4083dc:	add	x23, x23, #0x40f
  4083e0:	ldr	x8, [x19, #16]
  4083e4:	ldr	x24, [x8, x26, lsl #3]
  4083e8:	ldr	x25, [x24, #16]
  4083ec:	cbnz	x25, 4083f4 <ferror@plt+0x5d04>
  4083f0:	ldr	x25, [x24, #8]
  4083f4:	mov	x0, x20
  4083f8:	mov	x1, x21
  4083fc:	mov	x2, x25
  408400:	bl	4026b0 <fprintf@plt>
  408404:	ldr	x8, [x24, #56]
  408408:	cbz	x8, 408470 <ferror@plt+0x5d80>
  40840c:	add	x1, x29, #0x18
  408410:	mov	x0, x24
  408414:	bl	408fb8 <ferror@plt+0x68c8>
  408418:	cbz	x0, 408460 <ferror@plt+0x5d70>
  40841c:	ldr	x25, [x29, #24]
  408420:	mov	x24, x0
  408424:	cbz	x25, 408454 <ferror@plt+0x5d64>
  408428:	mov	x27, xzr
  40842c:	ldr	x8, [x24, x27, lsl #3]
  408430:	ldr	x2, [x8, #16]
  408434:	cbnz	x2, 40843c <ferror@plt+0x5d4c>
  408438:	ldr	x2, [x8, #8]
  40843c:	mov	x0, x20
  408440:	mov	x1, x23
  408444:	bl	4026b0 <fprintf@plt>
  408448:	add	x27, x27, #0x1
  40844c:	cmp	x27, x25
  408450:	b.cc	40842c <ferror@plt+0x5d3c>  // b.lo, b.ul, b.last
  408454:	mov	x0, x24
  408458:	bl	4024a0 <free@plt>
  40845c:	b	408470 <ferror@plt+0x5d80>
  408460:	mov	w0, #0x3                   	// #3
  408464:	mov	x1, x22
  408468:	mov	x2, x25
  40846c:	bl	4097f4 <ferror@plt+0x7104>
  408470:	mov	w0, #0xa                   	// #10
  408474:	mov	x1, x20
  408478:	bl	402160 <putc@plt>
  40847c:	ldr	x8, [x19, #24]
  408480:	add	x26, x26, #0x1
  408484:	cmp	x26, x8
  408488:	b.cc	4083e0 <ferror@plt+0x5cf0>  // b.lo, b.ul, b.last
  40848c:	ldp	x20, x19, [sp, #80]
  408490:	ldp	x22, x21, [sp, #64]
  408494:	ldp	x24, x23, [sp, #48]
  408498:	ldp	x26, x25, [sp, #32]
  40849c:	ldr	x27, [sp, #16]
  4084a0:	mov	w0, wzr
  4084a4:	ldp	x29, x30, [sp], #96
  4084a8:	ret
  4084ac:	sub	sp, sp, #0x80
  4084b0:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4084b4:	ldr	x8, [x8, #912]
  4084b8:	stp	x29, x30, [sp, #32]
  4084bc:	stp	x28, x27, [sp, #48]
  4084c0:	stp	x26, x25, [sp, #64]
  4084c4:	cmp	x8, x1
  4084c8:	stp	x24, x23, [sp, #80]
  4084cc:	stp	x22, x21, [sp, #96]
  4084d0:	stp	x20, x19, [sp, #112]
  4084d4:	add	x29, sp, #0x20
  4084d8:	b.eq	4086d0 <ferror@plt+0x5fe0>  // b.none
  4084dc:	mov	x19, x1
  4084e0:	mov	x20, x0
  4084e4:	mov	w0, #0x418                 	// #1048
  4084e8:	mov	w1, #0x1                   	// #1
  4084ec:	bl	4022b0 <calloc@plt>
  4084f0:	mov	x21, x0
  4084f4:	adrp	x0, 417000 <ferror@plt+0x14910>
  4084f8:	add	x0, x0, #0x30f
  4084fc:	bl	402310 <strdup@plt>
  408500:	mov	w8, #0x80                  	// #128
  408504:	str	x0, [x21]
  408508:	strb	w8, [x21, #16]
  40850c:	str	x21, [sp, #16]
  408510:	cbz	x21, 4086d8 <ferror@plt+0x5fe8>
  408514:	ldr	x8, [x20, #24]
  408518:	str	x19, [sp]
  40851c:	cbz	x8, 4086b8 <ferror@plt+0x5fc8>
  408520:	mov	x23, xzr
  408524:	mov	w22, #0x20                  	// #32
  408528:	str	x20, [sp, #8]
  40852c:	ldr	x8, [x20, #16]
  408530:	ldr	x26, [x8, x23, lsl #3]
  408534:	ldr	x28, [x26, #16]
  408538:	cbnz	x28, 408540 <ferror@plt+0x5e50>
  40853c:	ldr	x28, [x26, #8]
  408540:	sub	x1, x29, #0x8
  408544:	mov	x0, x26
  408548:	bl	408fb8 <ferror@plt+0x68c8>
  40854c:	ldur	x19, [x29, #-8]
  408550:	mov	x21, x0
  408554:	cbnz	x0, 408574 <ferror@plt+0x5e84>
  408558:	cbz	x19, 408574 <ferror@plt+0x5e84>
  40855c:	adrp	x1, 417000 <ferror@plt+0x14910>
  408560:	mov	w0, #0x3                   	// #3
  408564:	add	x1, x1, #0xd67
  408568:	mov	x2, x28
  40856c:	bl	4097f4 <ferror@plt+0x7104>
  408570:	b	4086a8 <ferror@plt+0x5fb8>
  408574:	mov	x0, x28
  408578:	bl	4020b0 <strlen@plt>
  40857c:	add	x24, x0, #0x1
  408580:	cbz	x19, 4085b4 <ferror@plt+0x5ec4>
  408584:	mov	x25, x21
  408588:	mov	x27, x19
  40858c:	ldr	x8, [x25]
  408590:	ldr	x0, [x8, #16]
  408594:	cbnz	x0, 40859c <ferror@plt+0x5eac>
  408598:	ldr	x0, [x8, #8]
  40859c:	bl	4020b0 <strlen@plt>
  4085a0:	add	x8, x24, x0
  4085a4:	subs	x27, x27, #0x1
  4085a8:	add	x24, x8, #0x1
  4085ac:	add	x25, x25, #0x8
  4085b0:	b.ne	40858c <ferror@plt+0x5e9c>  // b.any
  4085b4:	add	x0, x24, #0x1
  4085b8:	bl	402240 <malloc@plt>
  4085bc:	cbz	x0, 408690 <ferror@plt+0x5fa0>
  4085c0:	mov	x27, x0
  4085c4:	mov	x0, x28
  4085c8:	bl	4020b0 <strlen@plt>
  4085cc:	mov	x24, x0
  4085d0:	mov	x0, x27
  4085d4:	mov	x1, x28
  4085d8:	mov	x2, x24
  4085dc:	bl	402070 <memcpy@plt>
  4085e0:	mov	w8, #0x3a                  	// #58
  4085e4:	strb	w8, [x27, x24]
  4085e8:	add	x8, x24, #0x1
  4085ec:	cbz	x19, 408638 <ferror@plt+0x5f48>
  4085f0:	mov	x25, x21
  4085f4:	ldr	x9, [x25]
  4085f8:	strb	w22, [x27, x8]
  4085fc:	add	x20, x8, #0x1
  408600:	ldr	x28, [x9, #16]
  408604:	cbnz	x28, 40860c <ferror@plt+0x5f1c>
  408608:	ldr	x28, [x9, #8]
  40860c:	mov	x0, x28
  408610:	bl	4020b0 <strlen@plt>
  408614:	mov	x24, x0
  408618:	add	x0, x27, x20
  40861c:	mov	x1, x28
  408620:	mov	x2, x24
  408624:	bl	402070 <memcpy@plt>
  408628:	add	x8, x24, x20
  40862c:	subs	x19, x19, #0x1
  408630:	add	x25, x25, #0x8
  408634:	b.ne	4085f4 <ferror@plt+0x5f04>  // b.any
  408638:	strb	wzr, [x27, x8]
  40863c:	ldrh	w3, [x26, #104]
  408640:	ldr	x0, [sp, #16]
  408644:	add	x1, x26, #0x78
  408648:	mov	x2, x27
  40864c:	bl	409174 <ferror@plt+0x6a84>
  408650:	ldr	x20, [sp, #8]
  408654:	cbz	w0, 40867c <ferror@plt+0x5f8c>
  408658:	ldr	x8, [x20]
  40865c:	mov	w9, #0x1013                	// #4115
  408660:	ldrb	w8, [x8, x9]
  408664:	cbz	w8, 40867c <ferror@plt+0x5f8c>
  408668:	adrp	x1, 417000 <ferror@plt+0x14910>
  40866c:	mov	w0, #0x4                   	// #4
  408670:	add	x1, x1, #0xdb5
  408674:	mov	x2, x27
  408678:	bl	4097f4 <ferror@plt+0x7104>
  40867c:	mov	x0, x27
  408680:	bl	4024a0 <free@plt>
  408684:	mov	x0, x21
  408688:	bl	4024a0 <free@plt>
  40868c:	b	4086a8 <ferror@plt+0x5fb8>
  408690:	mov	x0, x21
  408694:	bl	4024a0 <free@plt>
  408698:	adrp	x1, 417000 <ferror@plt+0x14910>
  40869c:	mov	w0, #0x3                   	// #3
  4086a0:	add	x1, x1, #0xd94
  4086a4:	bl	4097f4 <ferror@plt+0x7104>
  4086a8:	ldr	x8, [x20, #24]
  4086ac:	add	x23, x23, #0x1
  4086b0:	cmp	x23, x8
  4086b4:	b.cc	40852c <ferror@plt+0x5e3c>  // b.lo, b.ul, b.last
  4086b8:	ldr	x19, [sp, #16]
  4086bc:	ldr	x1, [sp]
  4086c0:	mov	x0, x19
  4086c4:	bl	409334 <ferror@plt+0x6c44>
  4086c8:	mov	x0, x19
  4086cc:	bl	409458 <ferror@plt+0x6d68>
  4086d0:	mov	w0, wzr
  4086d4:	b	4086dc <ferror@plt+0x5fec>
  4086d8:	mov	w0, #0xfffffff4            	// #-12
  4086dc:	ldp	x20, x19, [sp, #112]
  4086e0:	ldp	x22, x21, [sp, #96]
  4086e4:	ldp	x24, x23, [sp, #80]
  4086e8:	ldp	x26, x25, [sp, #64]
  4086ec:	ldp	x28, x27, [sp, #48]
  4086f0:	ldp	x29, x30, [sp, #32]
  4086f4:	add	sp, sp, #0x80
  4086f8:	ret
  4086fc:	stp	x29, x30, [sp, #-96]!
  408700:	stp	x20, x19, [sp, #80]
  408704:	mov	x20, x0
  408708:	adrp	x0, 417000 <ferror@plt+0x14910>
  40870c:	add	x0, x0, #0xe75
  408710:	stp	x28, x27, [sp, #16]
  408714:	stp	x26, x25, [sp, #32]
  408718:	stp	x24, x23, [sp, #48]
  40871c:	stp	x22, x21, [sp, #64]
  408720:	mov	x29, sp
  408724:	mov	x19, x1
  408728:	bl	4020c0 <fputs@plt>
  40872c:	ldr	x8, [x20, #24]
  408730:	cbz	x8, 4087bc <ferror@plt+0x60cc>
  408734:	adrp	x21, 415000 <ferror@plt+0x12910>
  408738:	adrp	x22, 417000 <ferror@plt+0x14910>
  40873c:	mov	x27, xzr
  408740:	add	x21, x21, #0xbc9
  408744:	add	x22, x22, #0xea3
  408748:	ldr	x9, [x20, #16]
  40874c:	ldr	x28, [x9, x27, lsl #3]
  408750:	ldr	x23, [x28, #32]
  408754:	cbz	x23, 4087b0 <ferror@plt+0x60c0>
  408758:	add	x24, x28, #0x78
  40875c:	mov	x0, x23
  408760:	bl	4116c0 <ferror@plt+0xefd0>
  408764:	mov	x26, x0
  408768:	mov	x0, x23
  40876c:	bl	4116d0 <ferror@plt+0xefe0>
  408770:	mov	x25, x0
  408774:	mov	x0, x26
  408778:	mov	x1, x21
  40877c:	bl	402430 <strcmp@plt>
  408780:	cbnz	w0, 408798 <ferror@plt+0x60a8>
  408784:	mov	x0, x19
  408788:	mov	x1, x22
  40878c:	mov	x2, x25
  408790:	mov	x3, x24
  408794:	bl	4026b0 <fprintf@plt>
  408798:	ldr	x8, [x23]
  40879c:	ldr	x9, [x28, #32]
  4087a0:	cmp	x8, x9
  4087a4:	csel	x23, xzr, x8, eq  // eq = none
  4087a8:	cbnz	x23, 40875c <ferror@plt+0x606c>
  4087ac:	ldr	x8, [x20, #24]
  4087b0:	add	x27, x27, #0x1
  4087b4:	cmp	x27, x8
  4087b8:	b.cc	408748 <ferror@plt+0x6058>  // b.lo, b.ul, b.last
  4087bc:	ldp	x20, x19, [sp, #80]
  4087c0:	ldp	x22, x21, [sp, #64]
  4087c4:	ldp	x24, x23, [sp, #48]
  4087c8:	ldp	x26, x25, [sp, #32]
  4087cc:	ldp	x28, x27, [sp, #16]
  4087d0:	mov	w0, wzr
  4087d4:	ldp	x29, x30, [sp], #96
  4087d8:	ret
  4087dc:	stp	x29, x30, [sp, #-96]!
  4087e0:	stp	x28, x27, [sp, #16]
  4087e4:	stp	x26, x25, [sp, #32]
  4087e8:	stp	x24, x23, [sp, #48]
  4087ec:	stp	x22, x21, [sp, #64]
  4087f0:	stp	x20, x19, [sp, #80]
  4087f4:	mov	x29, sp
  4087f8:	sub	sp, sp, #0x1, lsl #12
  4087fc:	sub	sp, sp, #0x10
  408800:	adrp	x8, 42b000 <ferror@plt+0x28910>
  408804:	ldr	x8, [x8, #912]
  408808:	cmp	x8, x1
  40880c:	b.eq	408944 <ferror@plt+0x6254>  // b.none
  408810:	mov	x19, x1
  408814:	mov	x20, x0
  408818:	mov	w0, #0x418                 	// #1048
  40881c:	mov	w1, #0x1                   	// #1
  408820:	bl	4022b0 <calloc@plt>
  408824:	mov	x21, x0
  408828:	adrp	x0, 417000 <ferror@plt+0x14910>
  40882c:	add	x0, x0, #0x30f
  408830:	bl	402310 <strdup@plt>
  408834:	mov	w8, #0x80                  	// #128
  408838:	str	x0, [x21]
  40883c:	strb	w8, [x21, #16]
  408840:	cbz	x21, 40894c <ferror@plt+0x625c>
  408844:	ldr	x8, [x20, #24]
  408848:	str	x19, [sp]
  40884c:	cbz	x8, 408930 <ferror@plt+0x6240>
  408850:	adrp	x22, 415000 <ferror@plt+0x12910>
  408854:	mov	x19, xzr
  408858:	add	x22, x22, #0xbc9
  40885c:	mov	w24, #0x1013                	// #4115
  408860:	ldr	x9, [x20, #16]
  408864:	ldr	x23, [x9, x19, lsl #3]
  408868:	ldr	x25, [x23, #32]
  40886c:	cbz	x25, 408924 <ferror@plt+0x6234>
  408870:	add	x26, x23, #0x78
  408874:	mov	x0, x25
  408878:	bl	4116c0 <ferror@plt+0xefd0>
  40887c:	mov	x28, x0
  408880:	mov	x0, x25
  408884:	bl	4116d0 <ferror@plt+0xefe0>
  408888:	mov	x27, x0
  40888c:	mov	x0, x28
  408890:	mov	x1, x22
  408894:	bl	402430 <strcmp@plt>
  408898:	cbz	w0, 4088b4 <ferror@plt+0x61c4>
  40889c:	ldr	x8, [x25]
  4088a0:	ldr	x9, [x23, #32]
  4088a4:	cmp	x8, x9
  4088a8:	csel	x25, xzr, x8, eq  // eq = none
  4088ac:	cbnz	x25, 408874 <ferror@plt+0x6184>
  4088b0:	b	408920 <ferror@plt+0x6230>
  4088b4:	add	x1, sp, #0x8
  4088b8:	mov	x0, x27
  4088bc:	mov	x2, xzr
  4088c0:	bl	40a9dc <ferror@plt+0x82ec>
  4088c4:	tbnz	w0, #31, 408908 <ferror@plt+0x6218>
  4088c8:	ldrh	w3, [x23, #104]
  4088cc:	add	x1, sp, #0x8
  4088d0:	mov	x0, x21
  4088d4:	mov	x2, x26
  4088d8:	bl	409174 <ferror@plt+0x6a84>
  4088dc:	cbz	w0, 40889c <ferror@plt+0x61ac>
  4088e0:	ldr	x8, [x20]
  4088e4:	ldrb	w8, [x8, x24]
  4088e8:	cbz	w8, 40889c <ferror@plt+0x61ac>
  4088ec:	adrp	x1, 417000 <ferror@plt+0x14910>
  4088f0:	add	x2, sp, #0x8
  4088f4:	mov	w0, #0x4                   	// #4
  4088f8:	add	x1, x1, #0xec9
  4088fc:	mov	x3, x26
  408900:	bl	4097f4 <ferror@plt+0x7104>
  408904:	b	40889c <ferror@plt+0x61ac>
  408908:	adrp	x1, 417000 <ferror@plt+0x14910>
  40890c:	mov	w0, #0x4                   	// #4
  408910:	add	x1, x1, #0xeb0
  408914:	mov	x2, x27
  408918:	bl	4097f4 <ferror@plt+0x7104>
  40891c:	b	40889c <ferror@plt+0x61ac>
  408920:	ldr	x8, [x20, #24]
  408924:	add	x19, x19, #0x1
  408928:	cmp	x19, x8
  40892c:	b.cc	408860 <ferror@plt+0x6170>  // b.lo, b.ul, b.last
  408930:	ldr	x1, [sp]
  408934:	mov	x0, x21
  408938:	bl	409334 <ferror@plt+0x6c44>
  40893c:	mov	x0, x21
  408940:	bl	409458 <ferror@plt+0x6d68>
  408944:	mov	w0, wzr
  408948:	b	408950 <ferror@plt+0x6260>
  40894c:	mov	w0, #0xfffffff4            	// #-12
  408950:	add	sp, sp, #0x1, lsl #12
  408954:	add	sp, sp, #0x10
  408958:	ldp	x20, x19, [sp, #80]
  40895c:	ldp	x22, x21, [sp, #64]
  408960:	ldp	x24, x23, [sp, #48]
  408964:	ldp	x26, x25, [sp, #32]
  408968:	ldp	x28, x27, [sp, #16]
  40896c:	ldp	x29, x30, [sp], #96
  408970:	ret
  408974:	stp	x29, x30, [sp, #-96]!
  408978:	stp	x20, x19, [sp, #80]
  40897c:	mov	x20, x0
  408980:	adrp	x0, 417000 <ferror@plt+0x14910>
  408984:	add	x0, x0, #0xee8
  408988:	stp	x28, x27, [sp, #16]
  40898c:	stp	x26, x25, [sp, #32]
  408990:	stp	x24, x23, [sp, #48]
  408994:	stp	x22, x21, [sp, #64]
  408998:	mov	x29, sp
  40899c:	mov	x19, x1
  4089a0:	bl	4020c0 <fputs@plt>
  4089a4:	ldr	x8, [x20, #24]
  4089a8:	cbz	x8, 408a34 <ferror@plt+0x6344>
  4089ac:	adrp	x21, 417000 <ferror@plt+0x14910>
  4089b0:	adrp	x22, 417000 <ferror@plt+0x14910>
  4089b4:	mov	x27, xzr
  4089b8:	add	x21, x21, #0xc56
  4089bc:	add	x22, x22, #0xf20
  4089c0:	ldr	x9, [x20, #16]
  4089c4:	ldr	x28, [x9, x27, lsl #3]
  4089c8:	ldr	x23, [x28, #32]
  4089cc:	cbz	x23, 408a28 <ferror@plt+0x6338>
  4089d0:	add	x24, x28, #0x78
  4089d4:	mov	x0, x23
  4089d8:	bl	4116c0 <ferror@plt+0xefd0>
  4089dc:	mov	x26, x0
  4089e0:	mov	x0, x23
  4089e4:	bl	4116d0 <ferror@plt+0xefe0>
  4089e8:	mov	x25, x0
  4089ec:	mov	x0, x26
  4089f0:	mov	x1, x21
  4089f4:	bl	402430 <strcmp@plt>
  4089f8:	cbnz	w0, 408a10 <ferror@plt+0x6320>
  4089fc:	mov	x0, x19
  408a00:	mov	x1, x22
  408a04:	mov	x2, x24
  408a08:	mov	x3, x25
  408a0c:	bl	4026b0 <fprintf@plt>
  408a10:	ldr	x8, [x23]
  408a14:	ldr	x9, [x28, #32]
  408a18:	cmp	x8, x9
  408a1c:	csel	x23, xzr, x8, eq  // eq = none
  408a20:	cbnz	x23, 4089d4 <ferror@plt+0x62e4>
  408a24:	ldr	x8, [x20, #24]
  408a28:	add	x27, x27, #0x1
  408a2c:	cmp	x27, x8
  408a30:	b.cc	4089c0 <ferror@plt+0x62d0>  // b.lo, b.ul, b.last
  408a34:	ldp	x20, x19, [sp, #80]
  408a38:	ldp	x22, x21, [sp, #64]
  408a3c:	ldp	x24, x23, [sp, #48]
  408a40:	ldp	x26, x25, [sp, #32]
  408a44:	ldp	x28, x27, [sp, #16]
  408a48:	mov	w0, wzr
  408a4c:	ldp	x29, x30, [sp], #96
  408a50:	ret
  408a54:	sub	sp, sp, #0x40
  408a58:	stp	x20, x19, [sp, #48]
  408a5c:	mov	x20, x0
  408a60:	adrp	x0, 417000 <ferror@plt+0x14910>
  408a64:	add	x0, x0, #0xf2f
  408a68:	stp	x29, x30, [sp, #32]
  408a6c:	add	x29, sp, #0x20
  408a70:	mov	x19, x1
  408a74:	bl	4020c0 <fputs@plt>
  408a78:	ldr	x0, [x20, #64]
  408a7c:	add	x1, sp, #0x10
  408a80:	bl	40a82c <ferror@plt+0x813c>
  408a84:	add	x0, sp, #0x10
  408a88:	add	x2, sp, #0x8
  408a8c:	mov	x1, xzr
  408a90:	bl	40a83c <ferror@plt+0x814c>
  408a94:	tbz	w0, #0, 408ad4 <ferror@plt+0x63e4>
  408a98:	adrp	x20, 417000 <ferror@plt+0x14910>
  408a9c:	add	x20, x20, #0xf61
  408aa0:	ldr	x8, [sp, #8]
  408aa4:	ldr	x9, [x8]
  408aa8:	cbz	x9, 408ac0 <ferror@plt+0x63d0>
  408aac:	add	x2, x8, #0x10
  408ab0:	add	x3, x9, #0x78
  408ab4:	mov	x0, x19
  408ab8:	mov	x1, x20
  408abc:	bl	4026b0 <fprintf@plt>
  408ac0:	add	x0, sp, #0x10
  408ac4:	add	x2, sp, #0x8
  408ac8:	mov	x1, xzr
  408acc:	bl	40a83c <ferror@plt+0x814c>
  408ad0:	tbnz	w0, #0, 408aa0 <ferror@plt+0x63b0>
  408ad4:	ldp	x20, x19, [sp, #48]
  408ad8:	ldp	x29, x30, [sp, #32]
  408adc:	mov	w0, wzr
  408ae0:	add	sp, sp, #0x40
  408ae4:	ret
  408ae8:	stp	x29, x30, [sp, #-96]!
  408aec:	str	x28, [sp, #16]
  408af0:	stp	x26, x25, [sp, #32]
  408af4:	stp	x24, x23, [sp, #48]
  408af8:	stp	x22, x21, [sp, #64]
  408afc:	stp	x20, x19, [sp, #80]
  408b00:	mov	x29, sp
  408b04:	sub	sp, sp, #0x430
  408b08:	adrp	x9, 42b000 <ferror@plt+0x28910>
  408b0c:	ldr	x9, [x9, #912]
  408b10:	add	x8, sp, #0x30
  408b14:	mov	w10, #0x400                 	// #1024
  408b18:	stp	x8, x10, [sp, #24]
  408b1c:	cmp	x9, x1
  408b20:	strb	wzr, [sp, #40]
  408b24:	b.eq	408c48 <ferror@plt+0x6558>  // b.none
  408b28:	mov	x19, x1
  408b2c:	mov	x20, x0
  408b30:	mov	w0, #0x418                 	// #1048
  408b34:	mov	w1, #0x1                   	// #1
  408b38:	bl	4022b0 <calloc@plt>
  408b3c:	mov	x21, x0
  408b40:	adrp	x0, 417000 <ferror@plt+0x14910>
  408b44:	add	x0, x0, #0x30f
  408b48:	bl	402310 <strdup@plt>
  408b4c:	mov	w8, #0x80                  	// #128
  408b50:	str	x0, [x21]
  408b54:	strb	w8, [x21, #16]
  408b58:	cbz	x21, 408c74 <ferror@plt+0x6584>
  408b5c:	mov	w8, #0x6f62                	// #28514
  408b60:	mov	w9, #0x7973                	// #31091
  408b64:	movk	w8, #0x3a6c, lsl #16
  408b68:	movk	w9, #0x626d, lsl #16
  408b6c:	stur	w8, [sp, #51]
  408b70:	str	w9, [sp, #48]
  408b74:	ldr	x0, [x20, #64]
  408b78:	add	x1, sp, #0x8
  408b7c:	bl	40a82c <ferror@plt+0x813c>
  408b80:	add	x0, sp, #0x8
  408b84:	add	x2, x29, #0x18
  408b88:	mov	x1, xzr
  408b8c:	bl	40a83c <ferror@plt+0x814c>
  408b90:	tbz	w0, #0, 408c34 <ferror@plt+0x6544>
  408b94:	adrp	x22, 417000 <ferror@plt+0x14910>
  408b98:	mov	w25, #0x1013                	// #4115
  408b9c:	add	x22, x22, #0xf7d
  408ba0:	ldr	x26, [x29, #24]
  408ba4:	ldr	x8, [x26]
  408ba8:	cbz	x8, 408c20 <ferror@plt+0x6530>
  408bac:	add	x23, x26, #0x10
  408bb0:	mov	x0, x23
  408bb4:	bl	4020b0 <strlen@plt>
  408bb8:	mov	x24, x0
  408bbc:	add	x1, x0, #0x8
  408bc0:	add	x0, sp, #0x18
  408bc4:	bl	40a8c4 <ferror@plt+0x81d4>
  408bc8:	tbnz	w0, #31, 408c50 <ferror@plt+0x6560>
  408bcc:	ldr	x8, [sp, #24]
  408bd0:	add	x2, x24, #0x1
  408bd4:	mov	x1, x23
  408bd8:	add	x0, x8, #0x7
  408bdc:	bl	402070 <memcpy@plt>
  408be0:	ldr	x8, [x26]
  408be4:	add	x1, sp, #0x30
  408be8:	mov	x0, x21
  408bec:	ldrh	w3, [x8, #104]
  408bf0:	add	x2, x8, #0x78
  408bf4:	bl	409174 <ferror@plt+0x6a84>
  408bf8:	cbz	w0, 408c20 <ferror@plt+0x6530>
  408bfc:	ldr	x8, [x20]
  408c00:	ldrb	w8, [x8, x25]
  408c04:	cbz	w8, 408c20 <ferror@plt+0x6530>
  408c08:	ldr	x8, [x26]
  408c0c:	add	x2, sp, #0x30
  408c10:	mov	w0, #0x4                   	// #4
  408c14:	mov	x1, x22
  408c18:	add	x3, x8, #0x78
  408c1c:	bl	4097f4 <ferror@plt+0x7104>
  408c20:	add	x0, sp, #0x8
  408c24:	add	x2, x29, #0x18
  408c28:	mov	x1, xzr
  408c2c:	bl	40a83c <ferror@plt+0x814c>
  408c30:	tbnz	w0, #0, 408ba0 <ferror@plt+0x64b0>
  408c34:	mov	x0, x21
  408c38:	mov	x1, x19
  408c3c:	bl	409334 <ferror@plt+0x6c44>
  408c40:	mov	x0, x21
  408c44:	bl	409458 <ferror@plt+0x6d68>
  408c48:	mov	w19, wzr
  408c4c:	b	408c78 <ferror@plt+0x6588>
  408c50:	mov	x0, x21
  408c54:	bl	409458 <ferror@plt+0x6d68>
  408c58:	mov	w0, #0xc                   	// #12
  408c5c:	bl	402340 <strerror@plt>
  408c60:	adrp	x1, 417000 <ferror@plt+0x14910>
  408c64:	mov	x2, x0
  408c68:	add	x1, x1, #0xf9b
  408c6c:	mov	w0, #0x3                   	// #3
  408c70:	bl	4097f4 <ferror@plt+0x7104>
  408c74:	mov	w19, #0xfffffff4            	// #-12
  408c78:	add	x0, sp, #0x18
  408c7c:	bl	40a954 <ferror@plt+0x8264>
  408c80:	mov	w0, w19
  408c84:	add	sp, sp, #0x430
  408c88:	ldp	x20, x19, [sp, #80]
  408c8c:	ldp	x22, x21, [sp, #64]
  408c90:	ldp	x24, x23, [sp, #48]
  408c94:	ldp	x26, x25, [sp, #32]
  408c98:	ldr	x28, [sp, #16]
  408c9c:	ldp	x29, x30, [sp], #96
  408ca0:	ret
  408ca4:	stp	x29, x30, [sp, #-80]!
  408ca8:	str	x28, [sp, #16]
  408cac:	stp	x24, x23, [sp, #32]
  408cb0:	stp	x22, x21, [sp, #48]
  408cb4:	stp	x20, x19, [sp, #64]
  408cb8:	mov	x29, sp
  408cbc:	sub	sp, sp, #0x2, lsl #12
  408cc0:	adrp	x8, 42b000 <ferror@plt+0x28910>
  408cc4:	ldr	x8, [x8, #912]
  408cc8:	cmp	x8, x1
  408ccc:	b.eq	408dc4 <ferror@plt+0x66d4>  // b.none
  408cd0:	ldr	x8, [x0]
  408cd4:	mov	x19, x1
  408cd8:	adrp	x1, 417000 <ferror@plt+0x14910>
  408cdc:	add	x1, x1, #0xfaf
  408ce0:	add	x0, x8, #0x8
  408ce4:	bl	408204 <ferror@plt+0x5b14>
  408ce8:	cbz	x0, 408dd8 <ferror@plt+0x66e8>
  408cec:	mov	x20, x0
  408cf0:	mov	w0, #0x418                 	// #1048
  408cf4:	mov	w1, #0x1                   	// #1
  408cf8:	bl	4022b0 <calloc@plt>
  408cfc:	mov	x21, x0
  408d00:	adrp	x0, 417000 <ferror@plt+0x14910>
  408d04:	add	x0, x0, #0x30f
  408d08:	bl	402310 <strdup@plt>
  408d0c:	mov	w8, #0x80                  	// #128
  408d10:	str	x0, [x21]
  408d14:	strb	w8, [x21, #16]
  408d18:	cbz	x21, 408dcc <ferror@plt+0x66dc>
  408d1c:	add	x0, sp, #0x1, lsl #12
  408d20:	mov	w1, #0x1000                	// #4096
  408d24:	mov	x2, x20
  408d28:	bl	4026c0 <fgets@plt>
  408d2c:	cbz	x0, 408da8 <ferror@plt+0x66b8>
  408d30:	bl	402450 <__ctype_b_loc@plt>
  408d34:	adrp	x23, 417000 <ferror@plt+0x14910>
  408d38:	adrp	x24, 417000 <ferror@plt+0x14910>
  408d3c:	mov	x22, x0
  408d40:	add	x23, x23, #0xfbf
  408d44:	add	x24, x24, #0x30f
  408d48:	add	x9, sp, #0x1
  408d4c:	ldr	x8, [x22]
  408d50:	ldrb	w9, [x9, #4095]
  408d54:	ldrh	w8, [x8, x9, lsl #1]
  408d58:	tbnz	w8, #10, 408d70 <ferror@plt+0x6680>
  408d5c:	add	x2, sp, #0x1, lsl #12
  408d60:	mov	w0, #0x3                   	// #3
  408d64:	mov	x1, x23
  408d68:	bl	4097f4 <ferror@plt+0x7104>
  408d6c:	b	408d94 <ferror@plt+0x66a4>
  408d70:	add	x0, sp, #0x1, lsl #12
  408d74:	mov	x1, sp
  408d78:	mov	x2, xzr
  408d7c:	bl	40ab48 <ferror@plt+0x8458>
  408d80:	mov	x1, sp
  408d84:	mov	x0, x21
  408d88:	mov	x2, x24
  408d8c:	mov	w3, wzr
  408d90:	bl	409174 <ferror@plt+0x6a84>
  408d94:	add	x0, sp, #0x1, lsl #12
  408d98:	mov	w1, #0x1000                	// #4096
  408d9c:	mov	x2, x20
  408da0:	bl	4026c0 <fgets@plt>
  408da4:	cbnz	x0, 408d48 <ferror@plt+0x6658>
  408da8:	mov	x0, x21
  408dac:	mov	x1, x19
  408db0:	bl	409334 <ferror@plt+0x6c44>
  408db4:	mov	x0, x21
  408db8:	bl	409458 <ferror@plt+0x6d68>
  408dbc:	mov	x0, x20
  408dc0:	bl	402200 <fclose@plt>
  408dc4:	mov	w0, wzr
  408dc8:	b	408dd8 <ferror@plt+0x66e8>
  408dcc:	mov	x0, x20
  408dd0:	bl	402200 <fclose@plt>
  408dd4:	mov	w0, #0xfffffff4            	// #-12
  408dd8:	add	sp, sp, #0x2, lsl #12
  408ddc:	ldp	x20, x19, [sp, #64]
  408de0:	ldp	x22, x21, [sp, #48]
  408de4:	ldp	x24, x23, [sp, #32]
  408de8:	ldr	x28, [sp, #16]
  408dec:	ldp	x29, x30, [sp], #80
  408df0:	ret
  408df4:	sub	sp, sp, #0x80
  408df8:	stp	x29, x30, [sp, #32]
  408dfc:	stp	x28, x27, [sp, #48]
  408e00:	stp	x26, x25, [sp, #64]
  408e04:	stp	x24, x23, [sp, #80]
  408e08:	stp	x22, x21, [sp, #96]
  408e0c:	stp	x20, x19, [sp, #112]
  408e10:	ldr	x8, [x0, #24]
  408e14:	add	x29, sp, #0x20
  408e18:	str	x1, [sp]
  408e1c:	cbz	x8, 408f94 <ferror@plt+0x68a4>
  408e20:	adrp	x21, 415000 <ferror@plt+0x12910>
  408e24:	mov	x23, xzr
  408e28:	mov	w8, #0x1                   	// #1
  408e2c:	add	x21, x21, #0xbc9
  408e30:	stur	w8, [x29, #-12]
  408e34:	str	x0, [sp, #8]
  408e38:	ldr	x8, [x0, #16]
  408e3c:	ldr	x19, [x8, x23, lsl #3]
  408e40:	ldr	x26, [x19, #32]
  408e44:	cbz	x26, 408f84 <ferror@plt+0x6894>
  408e48:	mov	w25, wzr
  408e4c:	mov	w27, wzr
  408e50:	mov	w22, wzr
  408e54:	mov	x28, xzr
  408e58:	mov	x0, x26
  408e5c:	bl	4116c0 <ferror@plt+0xefd0>
  408e60:	mov	x24, x0
  408e64:	mov	x0, x26
  408e68:	bl	4116d0 <ferror@plt+0xefe0>
  408e6c:	mov	x20, x0
  408e70:	mov	x0, x24
  408e74:	mov	x1, x21
  408e78:	bl	402430 <strcmp@plt>
  408e7c:	cbnz	w0, 408f00 <ferror@plt+0x6810>
  408e80:	adrp	x1, 417000 <ferror@plt+0x14910>
  408e84:	mov	w2, #0x8                   	// #8
  408e88:	mov	x0, x20
  408e8c:	add	x1, x1, #0xfe1
  408e90:	bl	402260 <strncmp@plt>
  408e94:	cbz	w0, 408ec4 <ferror@plt+0x67d4>
  408e98:	adrp	x1, 417000 <ferror@plt+0x14910>
  408e9c:	sub	x2, x29, #0x4
  408ea0:	sub	x3, x29, #0x8
  408ea4:	mov	x0, x20
  408ea8:	add	x1, x1, #0xfea
  408eac:	bl	4025b0 <__isoc99_sscanf@plt>
  408eb0:	cmp	w0, #0x2
  408eb4:	b.ne	408ecc <ferror@plt+0x67dc>  // b.any
  408eb8:	ldp	w25, w27, [x29, #-8]
  408ebc:	mov	w22, #0x63                  	// #99
  408ec0:	b	408ef4 <ferror@plt+0x6804>
  408ec4:	add	x28, x20, #0x8
  408ec8:	b	408ef4 <ferror@plt+0x6804>
  408ecc:	adrp	x1, 417000 <ferror@plt+0x14910>
  408ed0:	sub	x2, x29, #0x4
  408ed4:	sub	x3, x29, #0x8
  408ed8:	mov	x0, x20
  408edc:	add	x1, x1, #0xffb
  408ee0:	bl	4025b0 <__isoc99_sscanf@plt>
  408ee4:	cmp	w0, #0x2
  408ee8:	b.ne	408ef4 <ferror@plt+0x6804>  // b.any
  408eec:	ldp	w25, w27, [x29, #-8]
  408ef0:	mov	w22, #0x62                  	// #98
  408ef4:	cbz	x28, 408f00 <ferror@plt+0x6810>
  408ef8:	tst	w22, #0xff
  408efc:	b.ne	408f20 <ferror@plt+0x6830>  // b.any
  408f00:	ldr	x8, [x26]
  408f04:	ldr	x9, [x19, #32]
  408f08:	cmp	x8, x9
  408f0c:	csel	x26, xzr, x8, eq  // eq = none
  408f10:	cbnz	x26, 408e58 <ferror@plt+0x6768>
  408f14:	cbz	x28, 408f80 <ferror@plt+0x6890>
  408f18:	tst	w22, #0xff
  408f1c:	b.eq	408f68 <ferror@plt+0x6878>  // b.none
  408f20:	ldur	w8, [x29, #-12]
  408f24:	and	w20, w22, #0xff
  408f28:	tbz	w8, #0, 408f3c <ferror@plt+0x684c>
  408f2c:	ldr	x1, [sp]
  408f30:	adrp	x0, 418000 <ferror@plt+0x15910>
  408f34:	add	x0, x0, #0xd
  408f38:	bl	4020c0 <fputs@plt>
  408f3c:	ldr	x0, [sp]
  408f40:	adrp	x1, 418000 <ferror@plt+0x15910>
  408f44:	add	x2, x19, #0x78
  408f48:	add	x1, x1, #0x42
  408f4c:	mov	x3, x28
  408f50:	mov	w4, w20
  408f54:	mov	w5, w27
  408f58:	mov	w6, w25
  408f5c:	bl	4026b0 <fprintf@plt>
  408f60:	stur	wzr, [x29, #-12]
  408f64:	b	408f80 <ferror@plt+0x6890>
  408f68:	adrp	x1, 418000 <ferror@plt+0x15910>
  408f6c:	add	x2, x19, #0x78
  408f70:	mov	w0, #0x3                   	// #3
  408f74:	add	x1, x1, #0x51
  408f78:	mov	x3, x28
  408f7c:	bl	4097f4 <ferror@plt+0x7104>
  408f80:	ldr	x0, [sp, #8]
  408f84:	ldr	x8, [x0, #24]
  408f88:	add	x23, x23, #0x1
  408f8c:	cmp	x23, x8
  408f90:	b.cc	408e38 <ferror@plt+0x6748>  // b.lo, b.ul, b.last
  408f94:	ldp	x20, x19, [sp, #112]
  408f98:	ldp	x22, x21, [sp, #96]
  408f9c:	ldp	x24, x23, [sp, #80]
  408fa0:	ldp	x26, x25, [sp, #64]
  408fa4:	ldp	x28, x27, [sp, #48]
  408fa8:	ldp	x29, x30, [sp, #32]
  408fac:	mov	w0, wzr
  408fb0:	add	sp, sp, #0x80
  408fb4:	ret
  408fb8:	sub	sp, sp, #0x40
  408fbc:	stp	x29, x30, [sp, #16]
  408fc0:	stp	x22, x21, [sp, #32]
  408fc4:	stp	x20, x19, [sp, #48]
  408fc8:	add	x29, sp, #0x10
  408fcc:	mov	x19, x1
  408fd0:	mov	x21, x0
  408fd4:	str	xzr, [sp, #8]
  408fd8:	bl	409058 <ferror@plt+0x6968>
  408fdc:	str	x0, [x19]
  408fe0:	cbz	x0, 40903c <ferror@plt+0x694c>
  408fe4:	mov	x22, x0
  408fe8:	lsl	x0, x0, #3
  408fec:	bl	402240 <malloc@plt>
  408ff0:	mov	x20, x0
  408ff4:	cbz	x0, 409040 <ferror@plt+0x6950>
  408ff8:	add	x3, sp, #0x8
  408ffc:	mov	x0, x21
  409000:	mov	x1, x20
  409004:	mov	x2, x22
  409008:	bl	4090b4 <ferror@plt+0x69c4>
  40900c:	tbnz	w0, #31, 409034 <ferror@plt+0x6944>
  409010:	ldr	x21, [sp, #8]
  409014:	adrp	x3, 408000 <ferror@plt+0x5910>
  409018:	add	x3, x3, #0x380
  40901c:	mov	w2, #0x8                   	// #8
  409020:	mov	x0, x20
  409024:	mov	x1, x21
  409028:	bl	4021b0 <qsort@plt>
  40902c:	str	x21, [x19]
  409030:	b	409040 <ferror@plt+0x6950>
  409034:	mov	x0, x20
  409038:	bl	4024a0 <free@plt>
  40903c:	mov	x20, xzr
  409040:	mov	x0, x20
  409044:	ldp	x20, x19, [sp, #48]
  409048:	ldp	x22, x21, [sp, #32]
  40904c:	ldp	x29, x30, [sp, #16]
  409050:	add	sp, sp, #0x40
  409054:	ret
  409058:	stp	x29, x30, [sp, #-48]!
  40905c:	stp	x22, x21, [sp, #16]
  409060:	stp	x20, x19, [sp, #32]
  409064:	ldr	x20, [x0, #56]
  409068:	mov	x29, sp
  40906c:	cbz	x20, 40909c <ferror@plt+0x69ac>
  409070:	ldr	x22, [x0, #48]
  409074:	mov	x21, xzr
  409078:	mov	x19, xzr
  40907c:	ldr	x0, [x22, x21, lsl #3]
  409080:	bl	409058 <ferror@plt+0x6968>
  409084:	add	x8, x19, x0
  409088:	add	x21, x21, #0x1
  40908c:	cmp	x21, x20
  409090:	add	x19, x8, #0x1
  409094:	b.cc	40907c <ferror@plt+0x698c>  // b.lo, b.ul, b.last
  409098:	b	4090a0 <ferror@plt+0x69b0>
  40909c:	mov	x19, xzr
  4090a0:	mov	x0, x19
  4090a4:	ldp	x20, x19, [sp, #32]
  4090a8:	ldp	x22, x21, [sp, #16]
  4090ac:	ldp	x29, x30, [sp], #48
  4090b0:	ret
  4090b4:	stp	x29, x30, [sp, #-64]!
  4090b8:	stp	x22, x21, [sp, #32]
  4090bc:	stp	x20, x19, [sp, #48]
  4090c0:	ldr	x9, [x0, #56]
  4090c4:	str	x23, [sp, #16]
  4090c8:	mov	x29, sp
  4090cc:	cbz	x9, 409154 <ferror@plt+0x6a64>
  4090d0:	mov	x19, x3
  4090d4:	mov	x20, x2
  4090d8:	mov	x21, x0
  4090dc:	mov	x22, x1
  4090e0:	mov	w0, wzr
  4090e4:	mov	x23, xzr
  4090e8:	ldr	x8, [x21, #48]
  4090ec:	ldr	x10, [x19]
  4090f0:	ldr	x8, [x8, x23, lsl #3]
  4090f4:	cbz	x10, 409114 <ferror@plt+0x6a24>
  4090f8:	mov	x11, xzr
  4090fc:	ldr	x12, [x22, x11, lsl #3]
  409100:	cmp	x12, x8
  409104:	b.eq	409144 <ferror@plt+0x6a54>  // b.none
  409108:	add	x11, x11, #0x1
  40910c:	cmp	x11, x10
  409110:	b.cc	4090fc <ferror@plt+0x6a0c>  // b.lo, b.ul, b.last
  409114:	cmp	x10, x20
  409118:	b.cs	40915c <ferror@plt+0x6a6c>  // b.hs, b.nlast
  40911c:	add	x9, x10, #0x1
  409120:	mov	x0, x8
  409124:	mov	x1, x22
  409128:	mov	x2, x20
  40912c:	mov	x3, x19
  409130:	str	x8, [x22, x10, lsl #3]
  409134:	str	x9, [x19]
  409138:	bl	4090b4 <ferror@plt+0x69c4>
  40913c:	tbnz	w0, #31, 409160 <ferror@plt+0x6a70>
  409140:	ldr	x9, [x21, #56]
  409144:	add	x23, x23, #0x1
  409148:	cmp	x23, x9
  40914c:	b.cc	4090e8 <ferror@plt+0x69f8>  // b.lo, b.ul, b.last
  409150:	b	409160 <ferror@plt+0x6a70>
  409154:	mov	w0, wzr
  409158:	b	409160 <ferror@plt+0x6a70>
  40915c:	mov	w0, #0xffffffe4            	// #-28
  409160:	ldp	x20, x19, [sp, #48]
  409164:	ldp	x22, x21, [sp, #32]
  409168:	ldr	x23, [sp, #16]
  40916c:	ldp	x29, x30, [sp], #64
  409170:	ret
  409174:	stp	x29, x30, [sp, #-96]!
  409178:	stp	x22, x21, [sp, #64]
  40917c:	mov	x22, x0
  409180:	mov	x0, x1
  409184:	stp	x28, x27, [sp, #16]
  409188:	stp	x26, x25, [sp, #32]
  40918c:	stp	x24, x23, [sp, #48]
  409190:	stp	x20, x19, [sp, #80]
  409194:	mov	x29, sp
  409198:	mov	w19, w3
  40919c:	mov	x20, x2
  4091a0:	mov	x21, x1
  4091a4:	bl	4094d0 <ferror@plt+0x6de0>
  4091a8:	mov	x0, x20
  4091ac:	bl	4094d0 <ferror@plt+0x6de0>
  4091b0:	mov	w24, wzr
  4091b4:	ldr	x25, [x22]
  4091b8:	ldrb	w26, [x25]
  4091bc:	cbz	w26, 409204 <ferror@plt+0x6b14>
  4091c0:	ldrb	w8, [x21, w24, sxtw]
  4091c4:	cmp	w26, w8
  4091c8:	b.ne	40920c <ferror@plt+0x6b1c>  // b.any
  4091cc:	sxtw	x8, w24
  4091d0:	add	x8, x21, x8
  4091d4:	mov	w9, #0x1                   	// #1
  4091d8:	mov	x27, x9
  4091dc:	ldrb	w26, [x25, w27, uxtw]
  4091e0:	cbz	w26, 409268 <ferror@plt+0x6b78>
  4091e4:	ldrb	w9, [x8, x27]
  4091e8:	cmp	w26, w9
  4091ec:	add	x9, x27, #0x1
  4091f0:	b.eq	4091d8 <ferror@plt+0x6ae8>  // b.none
  4091f4:	and	x8, x27, #0xffffffff
  4091f8:	add	x28, x25, x8
  4091fc:	sub	x27, x9, #0x1
  409200:	b	409214 <ferror@plt+0x6b24>
  409204:	mov	w27, wzr
  409208:	b	409268 <ferror@plt+0x6b78>
  40920c:	mov	x27, xzr
  409210:	mov	x28, x25
  409214:	mov	w0, #0x418                 	// #1048
  409218:	mov	w1, #0x1                   	// #1
  40921c:	bl	4022b0 <calloc@plt>
  409220:	mov	w2, #0x418                 	// #1048
  409224:	mov	x1, x22
  409228:	mov	x23, x0
  40922c:	bl	402070 <memcpy@plt>
  409230:	add	w8, w27, #0x1
  409234:	add	x0, x25, x8
  409238:	bl	402310 <strdup@plt>
  40923c:	str	x0, [x23]
  409240:	add	x0, x22, #0x8
  409244:	mov	w2, #0x410                 	// #1040
  409248:	mov	w1, wzr
  40924c:	bl	402280 <memset@plt>
  409250:	add	x8, x22, w26, uxtw #3
  409254:	strb	wzr, [x28]
  409258:	str	x25, [x22]
  40925c:	strb	w26, [x22, #16]
  409260:	strb	w26, [x22, #17]
  409264:	str	x23, [x8, #24]
  409268:	sxtw	x8, w27
  40926c:	add	x23, x8, w24, sxtw
  409270:	ldrb	w8, [x21, x23]
  409274:	cbz	x8, 409290 <ferror@plt+0x6ba0>
  409278:	add	x24, x22, x8, lsl #3
  40927c:	ldr	x9, [x24, #24]!
  409280:	cbz	x9, 4092b8 <ferror@plt+0x6bc8>
  409284:	add	w24, w23, #0x1
  409288:	mov	x22, x9
  40928c:	b	4091b4 <ferror@plt+0x6ac4>
  409290:	add	x0, x22, #0x8
  409294:	mov	x1, x20
  409298:	mov	w2, w19
  40929c:	ldp	x20, x19, [sp, #80]
  4092a0:	ldp	x22, x21, [sp, #64]
  4092a4:	ldp	x24, x23, [sp, #48]
  4092a8:	ldp	x26, x25, [sp, #32]
  4092ac:	ldp	x28, x27, [sp, #16]
  4092b0:	ldp	x29, x30, [sp], #96
  4092b4:	b	409534 <ferror@plt+0x6e44>
  4092b8:	ldrb	w9, [x22, #16]
  4092bc:	cmp	w8, w9
  4092c0:	b.cs	4092c8 <ferror@plt+0x6bd8>  // b.hs, b.nlast
  4092c4:	strb	w8, [x22, #16]
  4092c8:	ldrb	w9, [x22, #17]
  4092cc:	cmp	w8, w9
  4092d0:	b.ls	4092d8 <ferror@plt+0x6be8>  // b.plast
  4092d4:	strb	w8, [x22, #17]
  4092d8:	mov	w0, #0x418                 	// #1048
  4092dc:	mov	w1, #0x1                   	// #1
  4092e0:	bl	4022b0 <calloc@plt>
  4092e4:	add	w8, w23, #0x1
  4092e8:	mov	x22, x0
  4092ec:	str	x0, [x24]
  4092f0:	add	x0, x21, w8, sxtw
  4092f4:	bl	402310 <strdup@plt>
  4092f8:	str	x0, [x22]
  4092fc:	mov	w8, #0x80                  	// #128
  409300:	add	x0, x22, #0x8
  409304:	mov	x1, x20
  409308:	mov	w2, w19
  40930c:	strb	w8, [x22, #16]
  409310:	bl	409534 <ferror@plt+0x6e44>
  409314:	ldp	x20, x19, [sp, #80]
  409318:	ldp	x22, x21, [sp, #64]
  40931c:	ldp	x24, x23, [sp, #48]
  409320:	ldp	x26, x25, [sp, #32]
  409324:	ldp	x28, x27, [sp, #16]
  409328:	mov	w0, wzr
  40932c:	ldp	x29, x30, [sp], #96
  409330:	ret
  409334:	stp	x29, x30, [sp, #-48]!
  409338:	stp	x20, x19, [sp, #32]
  40933c:	mov	x29, sp
  409340:	mov	x19, x1
  409344:	mov	w8, #0x7b0                 	// #1968
  409348:	mov	x20, x0
  40934c:	movk	w8, #0x57f4, lsl #16
  409350:	add	x0, x29, #0x1c
  409354:	mov	w1, #0x4                   	// #4
  409358:	mov	w2, #0x1                   	// #1
  40935c:	mov	x3, x19
  409360:	str	x21, [sp, #16]
  409364:	str	w8, [x29, #28]
  409368:	bl	402500 <fwrite@plt>
  40936c:	mov	w8, #0x200                 	// #512
  409370:	movk	w8, #0x100, lsl #16
  409374:	add	x0, x29, #0x1c
  409378:	mov	w1, #0x4                   	// #4
  40937c:	mov	w2, #0x1                   	// #1
  409380:	mov	x3, x19
  409384:	str	w8, [x29, #28]
  409388:	bl	402500 <fwrite@plt>
  40938c:	mov	x0, x19
  409390:	bl	402140 <ftell@plt>
  409394:	tbnz	x0, #63, 409418 <ferror@plt+0x6d28>
  409398:	mov	x21, x0
  40939c:	add	x0, x29, #0x1c
  4093a0:	mov	w1, #0x4                   	// #4
  4093a4:	mov	w2, #0x1                   	// #1
  4093a8:	mov	x3, x19
  4093ac:	str	wzr, [x29, #28]
  4093b0:	bl	402500 <fwrite@plt>
  4093b4:	mov	x0, x20
  4093b8:	mov	x1, x19
  4093bc:	bl	4095fc <ferror@plt+0x6f0c>
  4093c0:	rev	w8, w0
  4093c4:	mov	x0, x19
  4093c8:	str	w8, [x29, #28]
  4093cc:	bl	402140 <ftell@plt>
  4093d0:	tbnz	x0, #63, 409438 <ferror@plt+0x6d48>
  4093d4:	mov	x20, x0
  4093d8:	mov	x0, x19
  4093dc:	mov	x1, x21
  4093e0:	mov	w2, wzr
  4093e4:	bl	4023b0 <fseek@plt>
  4093e8:	add	x0, x29, #0x1c
  4093ec:	mov	w1, #0x4                   	// #4
  4093f0:	mov	w2, #0x1                   	// #1
  4093f4:	mov	x3, x19
  4093f8:	bl	402500 <fwrite@plt>
  4093fc:	mov	x0, x19
  409400:	mov	x1, x20
  409404:	ldp	x20, x19, [sp, #32]
  409408:	ldr	x21, [sp, #16]
  40940c:	mov	w2, wzr
  409410:	ldp	x29, x30, [sp], #48
  409414:	b	4023b0 <fseek@plt>
  409418:	adrp	x0, 417000 <ferror@plt+0x14910>
  40941c:	adrp	x1, 417000 <ferror@plt+0x14910>
  409420:	adrp	x3, 417000 <ferror@plt+0x14910>
  409424:	add	x0, x0, #0xe1b
  409428:	add	x1, x1, #0xab1
  40942c:	add	x3, x3, #0xe2f
  409430:	mov	w2, #0x1a0                 	// #416
  409434:	bl	402630 <__assert_fail@plt>
  409438:	adrp	x0, 417000 <ferror@plt+0x14910>
  40943c:	adrp	x1, 417000 <ferror@plt+0x14910>
  409440:	adrp	x3, 417000 <ferror@plt+0x14910>
  409444:	add	x0, x0, #0xe63
  409448:	add	x1, x1, #0xab1
  40944c:	add	x3, x3, #0xe2f
  409450:	mov	w2, #0x1a9                 	// #425
  409454:	bl	402630 <__assert_fail@plt>
  409458:	stp	x29, x30, [sp, #-48]!
  40945c:	stp	x20, x19, [sp, #32]
  409460:	ldrb	w20, [x0, #16]
  409464:	ldrb	w8, [x0, #17]
  409468:	mov	x19, x0
  40946c:	str	x21, [sp, #16]
  409470:	mov	x29, sp
  409474:	cmp	w20, w8
  409478:	b.hi	40949c <ferror@plt+0x6dac>  // b.pmore
  40947c:	add	x21, x19, #0x18
  409480:	ldr	x0, [x21, x20, lsl #3]
  409484:	cbz	x0, 409490 <ferror@plt+0x6da0>
  409488:	bl	409458 <ferror@plt+0x6d68>
  40948c:	ldrb	w8, [x19, #17]
  409490:	cmp	x20, w8, uxtb
  409494:	add	x20, x20, #0x1
  409498:	b.cc	409480 <ferror@plt+0x6d90>  // b.lo, b.ul, b.last
  40949c:	ldr	x0, [x19, #8]
  4094a0:	cbz	x0, 4094b4 <ferror@plt+0x6dc4>
  4094a4:	ldr	x20, [x0]
  4094a8:	bl	4024a0 <free@plt>
  4094ac:	mov	x0, x20
  4094b0:	cbnz	x20, 4094a4 <ferror@plt+0x6db4>
  4094b4:	ldr	x0, [x19]
  4094b8:	bl	4024a0 <free@plt>
  4094bc:	mov	x0, x19
  4094c0:	ldp	x20, x19, [sp, #32]
  4094c4:	ldr	x21, [sp, #16]
  4094c8:	ldp	x29, x30, [sp], #48
  4094cc:	b	4024a0 <free@plt>
  4094d0:	stp	x29, x30, [sp, #-48]!
  4094d4:	stp	x20, x19, [sp, #32]
  4094d8:	ldrb	w8, [x0]
  4094dc:	str	x21, [sp, #16]
  4094e0:	mov	x29, sp
  4094e4:	cbz	w8, 409524 <ferror@plt+0x6e34>
  4094e8:	adrp	x20, 417000 <ferror@plt+0x14910>
  4094ec:	mov	x19, x0
  4094f0:	mov	w21, #0x1                   	// #1
  4094f4:	add	x20, x20, #0xdd0
  4094f8:	sxtb	w9, w8
  4094fc:	tbz	w9, #31, 409518 <ferror@plt+0x6e28>
  409500:	and	w2, w8, #0xff
  409504:	mov	w0, #0x2                   	// #2
  409508:	mov	x1, x20
  40950c:	mov	w3, w2
  409510:	mov	x4, x19
  409514:	bl	4097f4 <ferror@plt+0x7104>
  409518:	ldrb	w8, [x19, x21]
  40951c:	add	x21, x21, #0x1
  409520:	cbnz	w8, 4094f8 <ferror@plt+0x6e08>
  409524:	ldp	x20, x19, [sp, #32]
  409528:	ldr	x21, [sp, #16]
  40952c:	ldp	x29, x30, [sp], #48
  409530:	ret
  409534:	stp	x29, x30, [sp, #-64]!
  409538:	stp	x24, x23, [sp, #16]
  40953c:	stp	x22, x21, [sp, #32]
  409540:	stp	x20, x19, [sp, #48]
  409544:	ldr	x23, [x0]
  409548:	mov	w22, w2
  40954c:	mov	x19, x0
  409550:	mov	x20, x1
  409554:	mov	w21, wzr
  409558:	mov	x29, sp
  40955c:	cbz	x23, 40959c <ferror@plt+0x6eac>
  409560:	mov	x24, x23
  409564:	add	x0, x24, #0xc
  409568:	mov	x1, x20
  40956c:	bl	402430 <strcmp@plt>
  409570:	ldr	x24, [x24]
  409574:	cmp	w0, #0x0
  409578:	csinc	w21, w21, wzr, ne  // ne = any
  40957c:	cbnz	x24, 409564 <ferror@plt+0x6e74>
  409580:	b	409598 <ferror@plt+0x6ea8>
  409584:	ldr	w8, [x23, #8]
  409588:	cmp	w8, w22
  40958c:	b.cs	40959c <ferror@plt+0x6eac>  // b.hs, b.nlast
  409590:	mov	x19, x23
  409594:	ldr	x23, [x23]
  409598:	cbnz	x23, 409584 <ferror@plt+0x6e94>
  40959c:	mov	x0, x20
  4095a0:	bl	4020b0 <strlen@plt>
  4095a4:	sxtw	x8, w0
  4095a8:	mov	x23, x0
  4095ac:	add	x0, x8, #0x11
  4095b0:	mov	w1, #0x1                   	// #1
  4095b4:	bl	4022b0 <calloc@plt>
  4095b8:	ldr	x8, [x19]
  4095bc:	mov	x9, #0x100000000           	// #4294967296
  4095c0:	add	x9, x9, x23, lsl #32
  4095c4:	mov	x24, x0
  4095c8:	str	w22, [x0, #8]
  4095cc:	add	x0, x0, #0xc
  4095d0:	asr	x2, x9, #32
  4095d4:	mov	x1, x20
  4095d8:	str	x8, [x24]
  4095dc:	bl	402070 <memcpy@plt>
  4095e0:	str	x24, [x19]
  4095e4:	mov	w0, w21
  4095e8:	ldp	x20, x19, [sp, #48]
  4095ec:	ldp	x22, x21, [sp, #32]
  4095f0:	ldp	x24, x23, [sp, #16]
  4095f4:	ldp	x29, x30, [sp], #64
  4095f8:	ret
  4095fc:	sub	sp, sp, #0x50
  409600:	stp	x29, x30, [sp, #16]
  409604:	stp	x24, x23, [sp, #32]
  409608:	stp	x22, x21, [sp, #48]
  40960c:	stp	x20, x19, [sp, #64]
  409610:	add	x29, sp, #0x10
  409614:	cbz	x0, 40969c <ferror@plt+0x6fac>
  409618:	ldrsb	w8, [x0, #16]
  40961c:	mov	x19, x1
  409620:	mov	x20, x0
  409624:	tbnz	w8, #31, 4096a4 <ferror@plt+0x6fb4>
  409628:	ldrb	w9, [x20, #17]
  40962c:	and	w21, w8, #0xff
  409630:	sub	w24, w9, w21
  409634:	add	w23, w24, #0x1
  409638:	sbfiz	x0, x23, #2, #32
  40963c:	bl	402240 <malloc@plt>
  409640:	mov	x22, x0
  409644:	tbnz	w24, #31, 4096ac <ferror@plt+0x6fbc>
  409648:	add	x8, x20, w21, uxtw #3
  40964c:	ldr	x0, [x8, #24]
  409650:	mov	x1, x19
  409654:	bl	4095fc <ferror@plt+0x6f0c>
  409658:	rev	w8, w0
  40965c:	cmp	w23, #0x1
  409660:	str	w8, [x22]
  409664:	b.eq	4096ac <ferror@plt+0x6fbc>  // b.none
  409668:	mov	w21, #0x1                   	// #1
  40966c:	ldrb	w8, [x20, #16]
  409670:	mov	x1, x19
  409674:	add	w8, w21, w8
  409678:	add	x8, x20, w8, uxtw #3
  40967c:	ldr	x0, [x8, #24]
  409680:	bl	4095fc <ferror@plt+0x6f0c>
  409684:	rev	w8, w0
  409688:	str	w8, [x22, x21, lsl #2]
  40968c:	add	x21, x21, #0x1
  409690:	cmp	x23, x21
  409694:	b.ne	40966c <ferror@plt+0x6f7c>  // b.any
  409698:	b	4096ac <ferror@plt+0x6fbc>
  40969c:	mov	w21, wzr
  4096a0:	b	40979c <ferror@plt+0x70ac>
  4096a4:	mov	x22, xzr
  4096a8:	mov	w23, wzr
  4096ac:	mov	x0, x19
  4096b0:	bl	402140 <ftell@plt>
  4096b4:	ldr	x8, [x20]
  4096b8:	mov	x21, x0
  4096bc:	ldrb	w9, [x8]
  4096c0:	cbz	w9, 4096e0 <ferror@plt+0x6ff0>
  4096c4:	mov	x0, x8
  4096c8:	mov	x1, x19
  4096cc:	bl	4020c0 <fputs@plt>
  4096d0:	mov	w0, wzr
  4096d4:	mov	x1, x19
  4096d8:	bl	4021a0 <fputc@plt>
  4096dc:	orr	x21, x21, #0x80000000
  4096e0:	cbz	w23, 409714 <ferror@plt+0x7024>
  4096e4:	ldrb	w0, [x20, #16]
  4096e8:	mov	x1, x19
  4096ec:	bl	4021a0 <fputc@plt>
  4096f0:	ldrb	w0, [x20, #17]
  4096f4:	mov	x1, x19
  4096f8:	bl	4021a0 <fputc@plt>
  4096fc:	sxtw	x2, w23
  409700:	mov	w1, #0x4                   	// #4
  409704:	mov	x0, x22
  409708:	mov	x3, x19
  40970c:	bl	402500 <fwrite@plt>
  409710:	orr	x21, x21, #0x20000000
  409714:	mov	x0, x22
  409718:	bl	4024a0 <free@plt>
  40971c:	ldr	x8, [x20, #8]
  409720:	cbz	x8, 40979c <ferror@plt+0x70ac>
  409724:	mov	w9, wzr
  409728:	ldr	x8, [x8]
  40972c:	add	w9, w9, #0x1
  409730:	cbnz	x8, 409728 <ferror@plt+0x7038>
  409734:	rev	w8, w9
  409738:	sub	x0, x29, #0x4
  40973c:	mov	w1, #0x4                   	// #4
  409740:	mov	w2, #0x1                   	// #1
  409744:	mov	x3, x19
  409748:	stur	w8, [x29, #-4]
  40974c:	bl	402500 <fwrite@plt>
  409750:	ldr	x20, [x20, #8]
  409754:	cbz	x20, 409798 <ferror@plt+0x70a8>
  409758:	ldr	w8, [x20, #8]
  40975c:	sub	x0, x29, #0x4
  409760:	mov	w1, #0x4                   	// #4
  409764:	mov	w2, #0x1                   	// #1
  409768:	rev	w8, w8
  40976c:	mov	x3, x19
  409770:	stur	w8, [x29, #-4]
  409774:	bl	402500 <fwrite@plt>
  409778:	add	x0, x20, #0xc
  40977c:	mov	x1, x19
  409780:	bl	4020c0 <fputs@plt>
  409784:	mov	w0, wzr
  409788:	mov	x1, x19
  40978c:	bl	4021a0 <fputc@plt>
  409790:	ldr	x20, [x20]
  409794:	cbnz	x20, 409758 <ferror@plt+0x7068>
  409798:	orr	x21, x21, #0x40000000
  40979c:	mov	w0, w21
  4097a0:	ldp	x20, x19, [sp, #64]
  4097a4:	ldp	x22, x21, [sp, #48]
  4097a8:	ldp	x24, x23, [sp, #32]
  4097ac:	ldp	x29, x30, [sp, #16]
  4097b0:	add	sp, sp, #0x50
  4097b4:	ret
  4097b8:	and	w8, w0, #0x1
  4097bc:	adrp	x9, 42b000 <ferror@plt+0x28910>
  4097c0:	strb	w8, [x9, #1008]
  4097c4:	tbz	w0, #0, 4097dc <ferror@plt+0x70ec>
  4097c8:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4097cc:	ldr	x0, [x8, #920]
  4097d0:	mov	w1, #0x2                   	// #2
  4097d4:	mov	w2, #0x18                  	// #24
  4097d8:	b	4023d0 <openlog@plt>
  4097dc:	ret
  4097e0:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4097e4:	ldrb	w8, [x8, #1008]
  4097e8:	cbz	w8, 4097f0 <ferror@plt+0x7100>
  4097ec:	b	402180 <closelog@plt>
  4097f0:	ret
  4097f4:	sub	sp, sp, #0x120
  4097f8:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4097fc:	ldr	w8, [x8, #852]
  409800:	stp	x29, x30, [sp, #256]
  409804:	add	x29, sp, #0x100
  409808:	stp	x28, x19, [sp, #272]
  40980c:	cmp	w8, w0
  409810:	stp	x2, x3, [x29, #-120]
  409814:	stp	x4, x5, [x29, #-104]
  409818:	stp	x6, x7, [x29, #-88]
  40981c:	stp	q1, q2, [sp, #16]
  409820:	str	q3, [sp, #48]
  409824:	str	q0, [sp]
  409828:	stp	q4, q5, [sp, #64]
  40982c:	stp	q6, q7, [sp, #96]
  409830:	b.lt	4098c8 <ferror@plt+0x71d8>  // b.tstop
  409834:	mov	x9, #0xffffffffffffffd0    	// #-48
  409838:	mov	x11, sp
  40983c:	sub	x12, x29, #0x78
  409840:	movk	x9, #0xff80, lsl #32
  409844:	add	x10, x29, #0x20
  409848:	add	x11, x11, #0x80
  40984c:	add	x12, x12, #0x30
  409850:	sub	x8, x29, #0x48
  409854:	stp	x11, x9, [x29, #-56]
  409858:	stp	x10, x12, [x29, #-72]
  40985c:	ldp	q0, q1, [x8]
  409860:	mov	w19, w0
  409864:	sub	x0, x29, #0x28
  409868:	sub	x2, x29, #0x20
  40986c:	stp	q0, q1, [x29, #-32]
  409870:	bl	4024c0 <vasprintf@plt>
  409874:	tbz	w0, #31, 40987c <ferror@plt+0x718c>
  409878:	stur	xzr, [x29, #-40]
  40987c:	ldur	x8, [x29, #-40]
  409880:	cbz	x8, 4098c8 <ferror@plt+0x71d8>
  409884:	sub	x0, x29, #0x20
  409888:	mov	w1, w19
  40988c:	bl	409908 <ferror@plt+0x7218>
  409890:	adrp	x8, 42b000 <ferror@plt+0x28910>
  409894:	ldrb	w8, [x8, #1008]
  409898:	mov	x5, x0
  40989c:	cbz	w8, 4098d8 <ferror@plt+0x71e8>
  4098a0:	ldur	x3, [x29, #-40]
  4098a4:	adrp	x1, 418000 <ferror@plt+0x15910>
  4098a8:	add	x1, x1, #0x40c
  4098ac:	mov	w0, w19
  4098b0:	mov	x2, x5
  4098b4:	bl	4020d0 <syslog@plt>
  4098b8:	ldur	x0, [x29, #-40]
  4098bc:	bl	4024a0 <free@plt>
  4098c0:	cmp	w19, #0x2
  4098c4:	b.le	409900 <ferror@plt+0x7210>
  4098c8:	ldp	x28, x19, [sp, #272]
  4098cc:	ldp	x29, x30, [sp, #256]
  4098d0:	add	sp, sp, #0x120
  4098d4:	ret
  4098d8:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4098dc:	adrp	x9, 42b000 <ferror@plt+0x28910>
  4098e0:	ldr	x0, [x8, #888]
  4098e4:	ldr	x2, [x9, #920]
  4098e8:	ldur	x4, [x29, #-40]
  4098ec:	adrp	x1, 418000 <ferror@plt+0x15910>
  4098f0:	add	x1, x1, #0x408
  4098f4:	mov	x3, x5
  4098f8:	bl	4026b0 <fprintf@plt>
  4098fc:	b	4098b8 <ferror@plt+0x71c8>
  409900:	mov	w0, #0x1                   	// #1
  409904:	bl	4020e0 <exit@plt>
  409908:	stp	x29, x30, [sp, #-32]!
  40990c:	sub	w8, w1, #0x2
  409910:	cmp	w8, #0x6
  409914:	str	x19, [sp, #16]
  409918:	mov	x29, sp
  40991c:	b.cs	409930 <ferror@plt+0x7240>  // b.hs, b.nlast
  409920:	adrp	x9, 418000 <ferror@plt+0x15910>
  409924:	add	x9, x9, #0x448
  409928:	ldr	x0, [x9, w8, sxtw #3]
  40992c:	b	40994c <ferror@plt+0x725c>
  409930:	adrp	x2, 418000 <ferror@plt+0x15910>
  409934:	mov	w3, w1
  409938:	add	x2, x2, #0x439
  40993c:	mov	w1, #0x20                  	// #32
  409940:	mov	x19, x0
  409944:	bl	4021f0 <snprintf@plt>
  409948:	mov	x0, x19
  40994c:	ldr	x19, [sp, #16]
  409950:	ldp	x29, x30, [sp], #32
  409954:	ret
  409958:	stp	x29, x30, [sp, #-32]!
  40995c:	adrp	x8, 42b000 <ferror@plt+0x28910>
  409960:	str	x19, [sp, #16]
  409964:	mov	x29, sp
  409968:	mov	x19, x0
  40996c:	str	w1, [x8, #852]
  409970:	bl	40b4bc <ferror@plt+0x8dcc>
  409974:	mov	x0, x19
  409978:	ldr	x19, [sp, #16]
  40997c:	adrp	x1, 409000 <ferror@plt+0x6910>
  409980:	add	x1, x1, #0x990
  409984:	mov	x2, xzr
  409988:	ldp	x29, x30, [sp], #32
  40998c:	b	40b5dc <ferror@plt+0x8eec>
  409990:	sub	sp, sp, #0x80
  409994:	stp	x29, x30, [sp, #80]
  409998:	add	x29, sp, #0x50
  40999c:	sub	x0, x29, #0x20
  4099a0:	stp	x22, x21, [sp, #96]
  4099a4:	stp	x20, x19, [sp, #112]
  4099a8:	mov	x21, x6
  4099ac:	mov	x22, x5
  4099b0:	mov	w20, w1
  4099b4:	bl	409908 <ferror@plt+0x7218>
  4099b8:	ldp	q1, q0, [x21]
  4099bc:	mov	x19, x0
  4099c0:	add	x0, sp, #0x28
  4099c4:	mov	x2, sp
  4099c8:	mov	x1, x22
  4099cc:	stp	q1, q0, [sp]
  4099d0:	bl	4024c0 <vasprintf@plt>
  4099d4:	tbnz	w0, #31, 409a04 <ferror@plt+0x7314>
  4099d8:	adrp	x8, 42b000 <ferror@plt+0x28910>
  4099dc:	ldrb	w8, [x8, #1008]
  4099e0:	cbz	w8, 409a18 <ferror@plt+0x7328>
  4099e4:	ldr	x3, [sp, #40]
  4099e8:	adrp	x1, 418000 <ferror@plt+0x15910>
  4099ec:	add	x1, x1, #0x40c
  4099f0:	mov	w0, w20
  4099f4:	mov	x2, x19
  4099f8:	bl	4020d0 <syslog@plt>
  4099fc:	ldr	x0, [sp, #40]
  409a00:	bl	4024a0 <free@plt>
  409a04:	ldp	x20, x19, [sp, #112]
  409a08:	ldp	x22, x21, [sp, #96]
  409a0c:	ldp	x29, x30, [sp, #80]
  409a10:	add	sp, sp, #0x80
  409a14:	ret
  409a18:	adrp	x8, 42b000 <ferror@plt+0x28910>
  409a1c:	adrp	x9, 42b000 <ferror@plt+0x28910>
  409a20:	ldr	x0, [x8, #888]
  409a24:	ldr	x2, [x9, #920]
  409a28:	ldr	x4, [sp, #40]
  409a2c:	adrp	x1, 418000 <ferror@plt+0x15910>
  409a30:	add	x1, x1, #0x408
  409a34:	mov	x3, x19
  409a38:	bl	4026b0 <fprintf@plt>
  409a3c:	b	4099fc <ferror@plt+0x730c>
  409a40:	stp	x29, x30, [sp, #-96]!
  409a44:	stp	x28, x27, [sp, #16]
  409a48:	stp	x26, x25, [sp, #32]
  409a4c:	stp	x24, x23, [sp, #48]
  409a50:	stp	x22, x21, [sp, #64]
  409a54:	stp	x20, x19, [sp, #80]
  409a58:	mov	x29, sp
  409a5c:	sub	sp, sp, #0x4, lsl #12
  409a60:	sub	sp, sp, #0x1b0
  409a64:	adrp	x19, 418000 <ferror@plt+0x15910>
  409a68:	adrp	x25, 418000 <ferror@plt+0x15910>
  409a6c:	adrp	x28, 418000 <ferror@plt+0x15910>
  409a70:	adrp	x23, 418000 <ferror@plt+0x15910>
  409a74:	adrp	x27, 418000 <ferror@plt+0x15910>
  409a78:	mov	x20, x1
  409a7c:	mov	w21, w0
  409a80:	add	x19, x19, #0x4d5
  409a84:	add	x25, x25, #0x8c0
  409a88:	add	x28, x28, #0x8d8
  409a8c:	add	x23, x23, #0x8e0
  409a90:	adrp	x24, 42b000 <ferror@plt+0x28910>
  409a94:	add	x27, x27, #0x960
  409a98:	add	x4, sp, #0x3, lsl #12
  409a9c:	add	x4, x4, #0x20
  409aa0:	mov	w0, w21
  409aa4:	mov	x1, x20
  409aa8:	mov	x2, x28
  409aac:	mov	x3, x23
  409ab0:	str	wzr, [sp, #12320]
  409ab4:	bl	402410 <getopt_long@plt>
  409ab8:	mov	w2, w0
  409abc:	cmp	w0, #0x65
  409ac0:	b.le	409b3c <ferror@plt+0x744c>
  409ac4:	cmp	w2, #0x6f
  409ac8:	b.eq	409b2c <ferror@plt+0x743c>  // b.none
  409acc:	cmp	w2, #0x68
  409ad0:	b.eq	409b54 <ferror@plt+0x7464>  // b.none
  409ad4:	cmp	w2, #0x66
  409ad8:	b.ne	409cc4 <ferror@plt+0x75d4>  // b.any
  409adc:	mov	x22, x24
  409ae0:	ldr	x24, [x24, #896]
  409ae4:	mov	x28, xzr
  409ae8:	mov	w26, wzr
  409aec:	str	x19, [sp, #8]
  409af0:	ldr	x19, [x27, x28]
  409af4:	mov	x1, x24
  409af8:	ldr	x0, [x19]
  409afc:	bl	402430 <strcmp@plt>
  409b00:	cmp	w0, #0x0
  409b04:	add	x28, x28, #0x8
  409b08:	csel	x25, x19, x25, eq  // eq = none
  409b0c:	csinc	w26, w26, wzr, ne  // ne = any
  409b10:	cmp	x28, #0x18
  409b14:	b.ne	409af0 <ferror@plt+0x7400>  // b.any
  409b18:	ldr	x19, [sp, #8]
  409b1c:	adrp	x28, 418000 <ferror@plt+0x15910>
  409b20:	add	x28, x28, #0x8d8
  409b24:	cbnz	w26, 409b34 <ferror@plt+0x7444>
  409b28:	b	409d08 <ferror@plt+0x7618>
  409b2c:	ldr	x19, [x24, #896]
  409b30:	mov	x22, x24
  409b34:	mov	x24, x22
  409b38:	b	409a98 <ferror@plt+0x73a8>
  409b3c:	cmn	w2, #0x1
  409b40:	b.eq	409b5c <ferror@plt+0x746c>  // b.none
  409b44:	cmp	w2, #0x3f
  409b48:	b.ne	409cc4 <ferror@plt+0x75d4>  // b.any
  409b4c:	mov	w19, #0x1                   	// #1
  409b50:	b	409ce0 <ferror@plt+0x75f0>
  409b54:	mov	w19, wzr
  409b58:	b	409cdc <ferror@plt+0x75ec>
  409b5c:	add	x0, sp, #0x4, lsl #12
  409b60:	add	x0, x0, #0x20
  409b64:	add	x20, sp, #0x4, lsl #12
  409b68:	add	x20, x20, #0x20
  409b6c:	bl	402650 <uname@plt>
  409b70:	tbnz	w0, #31, 409d24 <ferror@plt+0x7634>
  409b74:	add	x21, x20, #0x82
  409b78:	adrp	x2, 418000 <ferror@plt+0x15910>
  409b7c:	add	x0, sp, #0x3, lsl #12
  409b80:	add	x2, x2, #0x533
  409b84:	add	x0, x0, #0x20
  409b88:	mov	w1, #0x1000                	// #4096
  409b8c:	mov	x3, x21
  409b90:	bl	4021f0 <snprintf@plt>
  409b94:	adrp	x1, 419000 <ferror@plt+0x16910>
  409b98:	add	x0, sp, #0x3, lsl #12
  409b9c:	add	x1, x1, #0x606
  409ba0:	add	x0, x0, #0x20
  409ba4:	bl	402230 <fopen@plt>
  409ba8:	cbz	x0, 409d3c <ferror@plt+0x764c>
  409bac:	mov	x20, x0
  409bb0:	mov	w1, #0x1ed                 	// #493
  409bb4:	mov	x0, x19
  409bb8:	bl	40b124 <ferror@plt+0x8a34>
  409bbc:	tbnz	w0, #31, 409d6c <ferror@plt+0x767c>
  409bc0:	adrp	x1, 418000 <ferror@plt+0x15910>
  409bc4:	add	x1, x1, #0x605
  409bc8:	mov	x0, x19
  409bcc:	bl	402230 <fopen@plt>
  409bd0:	cbz	x0, 409d78 <ferror@plt+0x7688>
  409bd4:	mov	x21, x0
  409bd8:	add	x0, sp, #0x2, lsl #12
  409bdc:	add	x0, x0, #0x20
  409be0:	mov	w1, #0x1000                	// #4096
  409be4:	mov	x2, x20
  409be8:	bl	402130 <fgets_unlocked@plt>
  409bec:	mov	w19, wzr
  409bf0:	cbz	x0, 409cb0 <ferror@plt+0x75c0>
  409bf4:	adrp	x22, 418000 <ferror@plt+0x15910>
  409bf8:	adrp	x23, 418000 <ferror@plt+0x15910>
  409bfc:	add	x22, x22, #0x629
  409c00:	adrp	x24, 42b000 <ferror@plt+0x28910>
  409c04:	add	x23, x23, #0x637
  409c08:	add	x8, sp, #0x1, lsl #12
  409c0c:	add	x8, x8, #0x21
  409c10:	ldrb	w8, [x8, #4095]
  409c14:	cmp	w8, #0x23
  409c18:	b.eq	409c78 <ferror@plt+0x7588>  // b.none
  409c1c:	add	x0, sp, #0x2, lsl #12
  409c20:	add	x2, sp, #0x1, lsl #12
  409c24:	add	x0, x0, #0x20
  409c28:	add	x2, x2, #0x20
  409c2c:	add	x3, sp, #0x20
  409c30:	add	x4, sp, #0x1c
  409c34:	add	x5, sp, #0x18
  409c38:	add	x6, sp, #0x14
  409c3c:	mov	x1, x22
  409c40:	bl	4025b0 <__isoc99_sscanf@plt>
  409c44:	cmp	w0, #0x5
  409c48:	b.ne	409c94 <ferror@plt+0x75a4>  // b.any
  409c4c:	ldrb	w3, [sp, #28]
  409c50:	and	w8, w3, #0xfe
  409c54:	cmp	w8, #0x62
  409c58:	b.ne	409c94 <ferror@plt+0x75a4>  // b.any
  409c5c:	ldr	x8, [x25, #8]
  409c60:	ldp	w5, w4, [sp, #20]
  409c64:	add	x1, sp, #0x1, lsl #12
  409c68:	add	x1, x1, #0x20
  409c6c:	add	x2, sp, #0x20
  409c70:	mov	x0, x21
  409c74:	blr	x8
  409c78:	add	x0, sp, #0x2, lsl #12
  409c7c:	add	x0, x0, #0x20
  409c80:	mov	w1, #0x1000                	// #4096
  409c84:	mov	x2, x20
  409c88:	bl	402130 <fgets_unlocked@plt>
  409c8c:	cbnz	x0, 409c08 <ferror@plt+0x7518>
  409c90:	b	409cb0 <ferror@plt+0x75c0>
  409c94:	ldr	x0, [x24, #888]
  409c98:	add	x2, sp, #0x2, lsl #12
  409c9c:	add	x2, x2, #0x20
  409ca0:	mov	x1, x23
  409ca4:	bl	4026b0 <fprintf@plt>
  409ca8:	mov	w19, #0x1                   	// #1
  409cac:	b	409c78 <ferror@plt+0x7588>
  409cb0:	mov	x0, x20
  409cb4:	bl	402200 <fclose@plt>
  409cb8:	mov	x0, x21
  409cbc:	bl	402200 <fclose@plt>
  409cc0:	b	409ce0 <ferror@plt+0x75f0>
  409cc4:	adrp	x8, 42b000 <ferror@plt+0x28910>
  409cc8:	ldr	x0, [x8, #888]
  409ccc:	adrp	x1, 418000 <ferror@plt+0x15910>
  409cd0:	add	x1, x1, #0x4f8
  409cd4:	bl	4026b0 <fprintf@plt>
  409cd8:	mov	w19, #0x1                   	// #1
  409cdc:	bl	409db0 <ferror@plt+0x76c0>
  409ce0:	mov	w0, w19
  409ce4:	add	sp, sp, #0x4, lsl #12
  409ce8:	add	sp, sp, #0x1b0
  409cec:	ldp	x20, x19, [sp, #80]
  409cf0:	ldp	x22, x21, [sp, #64]
  409cf4:	ldp	x24, x23, [sp, #48]
  409cf8:	ldp	x26, x25, [sp, #32]
  409cfc:	ldp	x28, x27, [sp, #16]
  409d00:	ldp	x29, x30, [sp], #96
  409d04:	ret
  409d08:	adrp	x8, 42b000 <ferror@plt+0x28910>
  409d0c:	ldr	x0, [x8, #888]
  409d10:	adrp	x1, 418000 <ferror@plt+0x15910>
  409d14:	add	x1, x1, #0x4e1
  409d18:	mov	x2, x24
  409d1c:	bl	4026b0 <fprintf@plt>
  409d20:	b	409cd8 <ferror@plt+0x75e8>
  409d24:	adrp	x8, 42b000 <ferror@plt+0x28910>
  409d28:	ldr	x1, [x8, #888]
  409d2c:	adrp	x0, 418000 <ferror@plt+0x15910>
  409d30:	add	x0, x0, #0x51d
  409d34:	bl	4020c0 <fputs@plt>
  409d38:	b	409b4c <ferror@plt+0x745c>
  409d3c:	bl	402640 <__errno_location@plt>
  409d40:	ldr	w8, [x0]
  409d44:	adrp	x9, 42b000 <ferror@plt+0x28910>
  409d48:	ldr	x0, [x9, #888]
  409d4c:	cmp	w8, #0x2
  409d50:	b.ne	409d9c <ferror@plt+0x76ac>  // b.any
  409d54:	adrp	x1, 418000 <ferror@plt+0x15910>
  409d58:	add	x1, x1, #0x553
  409d5c:	mov	x2, x21
  409d60:	bl	4026b0 <fprintf@plt>
  409d64:	mov	w19, wzr
  409d68:	b	409ce0 <ferror@plt+0x75f0>
  409d6c:	adrp	x1, 418000 <ferror@plt+0x15910>
  409d70:	add	x1, x1, #0x5ce
  409d74:	b	409d80 <ferror@plt+0x7690>
  409d78:	adrp	x1, 418000 <ferror@plt+0x15910>
  409d7c:	add	x1, x1, #0x608
  409d80:	adrp	x8, 42b000 <ferror@plt+0x28910>
  409d84:	ldr	x0, [x8, #888]
  409d88:	mov	x2, x19
  409d8c:	bl	4026b0 <fprintf@plt>
  409d90:	mov	x0, x20
  409d94:	bl	402200 <fclose@plt>
  409d98:	b	409b4c <ferror@plt+0x745c>
  409d9c:	adrp	x1, 418000 <ferror@plt+0x15910>
  409da0:	add	x1, x1, #0x592
  409da4:	mov	x2, x21
  409da8:	bl	4026b0 <fprintf@plt>
  409dac:	b	409b4c <ferror@plt+0x745c>
  409db0:	stp	x29, x30, [sp, #-48]!
  409db4:	adrp	x8, 42b000 <ferror@plt+0x28910>
  409db8:	ldr	x1, [x8, #920]
  409dbc:	adrp	x0, 418000 <ferror@plt+0x15910>
  409dc0:	add	x0, x0, #0x780
  409dc4:	str	x21, [sp, #16]
  409dc8:	stp	x20, x19, [sp, #32]
  409dcc:	mov	x29, sp
  409dd0:	bl	402620 <printf@plt>
  409dd4:	adrp	x21, 418000 <ferror@plt+0x15910>
  409dd8:	adrp	x19, 418000 <ferror@plt+0x15910>
  409ddc:	mov	x20, xzr
  409de0:	add	x21, x21, #0x960
  409de4:	add	x19, x19, #0x899
  409de8:	ldr	x8, [x21, x20]
  409dec:	ldr	x2, [x8, #16]
  409df0:	cbz	x2, 409e00 <ferror@plt+0x7710>
  409df4:	ldr	x1, [x8]
  409df8:	mov	x0, x19
  409dfc:	bl	402620 <printf@plt>
  409e00:	add	x20, x20, #0x8
  409e04:	cmp	x20, #0x18
  409e08:	b.ne	409de8 <ferror@plt+0x76f8>  // b.any
  409e0c:	ldp	x20, x19, [sp, #32]
  409e10:	ldr	x21, [sp, #16]
  409e14:	ldp	x29, x30, [sp], #48
  409e18:	ret
  409e1c:	stp	x29, x30, [sp, #-16]!
  409e20:	and	w9, w3, #0xff
  409e24:	adrp	x10, 418000 <ferror@plt+0x15910>
  409e28:	adrp	x11, 418000 <ferror@plt+0x15910>
  409e2c:	mov	x8, x2
  409e30:	mov	x2, x1
  409e34:	add	x10, x10, #0x6e5
  409e38:	add	x11, x11, #0x6db
  409e3c:	cmp	w9, #0x63
  409e40:	adrp	x1, 418000 <ferror@plt+0x15910>
  409e44:	mov	w6, w5
  409e48:	mov	w5, w4
  409e4c:	csel	x4, x11, x10, eq  // eq = none
  409e50:	add	x1, x1, #0x68f
  409e54:	mov	x3, x8
  409e58:	mov	x29, sp
  409e5c:	bl	4026b0 <fprintf@plt>
  409e60:	lsr	w0, w0, #31
  409e64:	ldp	x29, x30, [sp], #16
  409e68:	ret
  409e6c:	stp	x29, x30, [sp, #-64]!
  409e70:	stp	x22, x21, [sp, #32]
  409e74:	mov	x22, x0
  409e78:	mov	w1, #0x2f                  	// #47
  409e7c:	mov	x0, x2
  409e80:	str	x23, [sp, #16]
  409e84:	stp	x20, x19, [sp, #48]
  409e88:	mov	x29, sp
  409e8c:	mov	w19, w5
  409e90:	mov	w20, w4
  409e94:	mov	w23, w3
  409e98:	mov	x21, x2
  409e9c:	bl	402370 <strrchr@plt>
  409ea0:	cbz	x0, 409ec0 <ferror@plt+0x77d0>
  409ea4:	adrp	x1, 418000 <ferror@plt+0x15910>
  409ea8:	sub	w2, w0, w21
  409eac:	add	x1, x1, #0x72e
  409eb0:	mov	x0, x22
  409eb4:	mov	x3, x21
  409eb8:	bl	4026b0 <fprintf@plt>
  409ebc:	tbnz	w0, #31, 409ee8 <ferror@plt+0x77f8>
  409ec0:	adrp	x1, 418000 <ferror@plt+0x15910>
  409ec4:	and	w2, w23, #0xff
  409ec8:	add	x1, x1, #0x746
  409ecc:	mov	x0, x22
  409ed0:	mov	x3, x21
  409ed4:	mov	w4, w20
  409ed8:	mov	w5, w19
  409edc:	bl	4026b0 <fprintf@plt>
  409ee0:	lsr	w0, w0, #31
  409ee4:	b	409eec <ferror@plt+0x77fc>
  409ee8:	mov	w0, #0x1                   	// #1
  409eec:	ldp	x20, x19, [sp, #48]
  409ef0:	ldp	x22, x21, [sp, #32]
  409ef4:	ldr	x23, [sp, #16]
  409ef8:	ldp	x29, x30, [sp], #64
  409efc:	ret
  409f00:	stp	x29, x30, [sp, #-16]!
  409f04:	mov	x8, x2
  409f08:	mov	x2, x1
  409f0c:	adrp	x1, 418000 <ferror@plt+0x15910>
  409f10:	mov	w6, w5
  409f14:	mov	w5, w4
  409f18:	and	w4, w3, #0xff
  409f1c:	add	x1, x1, #0x42
  409f20:	mov	x3, x8
  409f24:	mov	x29, sp
  409f28:	bl	4026b0 <fprintf@plt>
  409f2c:	lsr	w0, w0, #31
  409f30:	ldp	x29, x30, [sp], #16
  409f34:	ret
  409f38:	stp	x29, x30, [sp, #-16]!
  409f3c:	mov	x29, sp
  409f40:	cbz	x1, 409f54 <ferror@plt+0x7864>
  409f44:	stp	xzr, xzr, [x0]
  409f48:	stp	xzr, x1, [x0, #16]
  409f4c:	ldp	x29, x30, [sp], #16
  409f50:	ret
  409f54:	adrp	x0, 418000 <ferror@plt+0x15910>
  409f58:	adrp	x1, 418000 <ferror@plt+0x15910>
  409f5c:	adrp	x3, 418000 <ferror@plt+0x15910>
  409f60:	add	x0, x0, #0x9a8
  409f64:	add	x1, x1, #0x9b1
  409f68:	add	x3, x3, #0x9c0
  409f6c:	mov	w2, #0x2a                  	// #42
  409f70:	bl	402630 <__assert_fail@plt>
  409f74:	stp	x29, x30, [sp, #-48]!
  409f78:	stp	x20, x19, [sp, #32]
  409f7c:	mov	x19, x0
  409f80:	ldr	x0, [x0, #8]
  409f84:	ldr	x8, [x19, #16]
  409f88:	mov	x20, x1
  409f8c:	str	x21, [sp, #16]
  409f90:	add	x9, x0, #0x1
  409f94:	cmp	x9, x8
  409f98:	mov	x29, sp
  409f9c:	b.cs	409fa8 <ferror@plt+0x78b8>  // b.hs, b.nlast
  409fa0:	ldr	x8, [x19]
  409fa4:	b	409fd4 <ferror@plt+0x78e4>
  409fa8:	ldr	x9, [x19, #24]
  409fac:	ldr	x0, [x19]
  409fb0:	add	x21, x9, x8
  409fb4:	lsl	x1, x21, #3
  409fb8:	bl	4022f0 <realloc@plt>
  409fbc:	cbz	x0, 409fe0 <ferror@plt+0x78f0>
  409fc0:	mov	x8, x0
  409fc4:	ldr	x0, [x19, #8]
  409fc8:	str	x8, [x19]
  409fcc:	str	x21, [x19, #16]
  409fd0:	add	x9, x0, #0x1
  409fd4:	str	x20, [x8, x0, lsl #3]
  409fd8:	str	x9, [x19, #8]
  409fdc:	b	409fe4 <ferror@plt+0x78f4>
  409fe0:	mov	w0, #0xfffffff4            	// #-12
  409fe4:	ldp	x20, x19, [sp, #32]
  409fe8:	ldr	x21, [sp, #16]
  409fec:	ldp	x29, x30, [sp], #48
  409ff0:	ret
  409ff4:	ldr	x9, [x0, #8]
  409ff8:	cmp	x9, #0x1
  409ffc:	b.lt	40a01c <ferror@plt+0x792c>  // b.tstop
  40a000:	ldr	x8, [x0]
  40a004:	add	x9, x8, x9, lsl #3
  40a008:	ldr	x10, [x8], #8
  40a00c:	cmp	x10, x1
  40a010:	b.eq	40a020 <ferror@plt+0x7930>  // b.none
  40a014:	cmp	x8, x9
  40a018:	b.cc	40a008 <ferror@plt+0x7918>  // b.lo, b.ul, b.last
  40a01c:	b	409f74 <ferror@plt+0x7884>
  40a020:	mov	w0, #0xffffffef            	// #-17
  40a024:	ret
  40a028:	stp	x29, x30, [sp, #-32]!
  40a02c:	str	x19, [sp, #16]
  40a030:	mov	x19, x0
  40a034:	ldr	x0, [x0]
  40a038:	mov	x29, sp
  40a03c:	bl	4024a0 <free@plt>
  40a040:	stp	xzr, xzr, [x19, #8]
  40a044:	ldr	x19, [sp, #16]
  40a048:	ldp	x29, x30, [sp], #32
  40a04c:	ret
  40a050:	ldp	x8, x9, [x0]
  40a054:	mov	w2, #0x8                   	// #8
  40a058:	mov	x3, x1
  40a05c:	mov	x0, x8
  40a060:	mov	x1, x9
  40a064:	b	4021b0 <qsort@plt>
  40a068:	stp	x29, x30, [sp, #-48]!
  40a06c:	stp	x20, x19, [sp, #32]
  40a070:	sub	w20, w0, #0x1
  40a074:	clz	w8, w20
  40a078:	neg	w8, w8
  40a07c:	mov	w9, #0x1                   	// #1
  40a080:	str	x21, [sp, #16]
  40a084:	lsl	w21, w9, w8
  40a088:	lsl	x8, x21, #4
  40a08c:	mov	x19, x1
  40a090:	add	x1, x8, #0x18
  40a094:	mov	w0, #0x1                   	// #1
  40a098:	mov	x29, sp
  40a09c:	bl	4022b0 <calloc@plt>
  40a0a0:	cbz	x0, 40a0cc <ferror@plt+0x79dc>
  40a0a4:	lsr	w8, w21, #5
  40a0a8:	str	x19, [x0, #16]
  40a0ac:	stp	w8, w21, [x0, #4]
  40a0b0:	cbz	w8, 40a0c4 <ferror@plt+0x79d4>
  40a0b4:	cmp	w20, #0x800
  40a0b8:	b.cc	40a0cc <ferror@plt+0x79dc>  // b.lo, b.ul, b.last
  40a0bc:	mov	w8, #0x40                  	// #64
  40a0c0:	b	40a0c8 <ferror@plt+0x79d8>
  40a0c4:	mov	w8, #0x4                   	// #4
  40a0c8:	str	w8, [x0, #4]
  40a0cc:	ldp	x20, x19, [sp, #32]
  40a0d0:	ldr	x21, [sp, #16]
  40a0d4:	ldp	x29, x30, [sp], #48
  40a0d8:	ret
  40a0dc:	cbz	x0, 40a178 <ferror@plt+0x7a88>
  40a0e0:	stp	x29, x30, [sp, #-64]!
  40a0e4:	stp	x22, x21, [sp, #32]
  40a0e8:	stp	x20, x19, [sp, #48]
  40a0ec:	ldr	w8, [x0, #8]
  40a0f0:	mov	x19, x0
  40a0f4:	str	x23, [sp, #16]
  40a0f8:	mov	x29, sp
  40a0fc:	cbz	w8, 40a160 <ferror@plt+0x7a70>
  40a100:	add	x8, x19, x8, lsl #4
  40a104:	add	x20, x8, #0x18
  40a108:	add	x21, x19, #0x18
  40a10c:	ldr	x8, [x19, #16]
  40a110:	cbz	x8, 40a150 <ferror@plt+0x7a60>
  40a114:	ldr	w22, [x21, #8]
  40a118:	cbz	w22, 40a150 <ferror@plt+0x7a60>
  40a11c:	ldr	x23, [x21]
  40a120:	ldr	x0, [x23, #8]
  40a124:	blr	x8
  40a128:	cmp	w22, #0x1
  40a12c:	b.eq	40a150 <ferror@plt+0x7a60>  // b.none
  40a130:	add	x22, x23, x22, lsl #4
  40a134:	add	x23, x23, #0x10
  40a138:	ldr	x8, [x19, #16]
  40a13c:	ldr	x0, [x23, #8]
  40a140:	blr	x8
  40a144:	add	x23, x23, #0x10
  40a148:	cmp	x23, x22
  40a14c:	b.cc	40a138 <ferror@plt+0x7a48>  // b.lo, b.ul, b.last
  40a150:	ldr	x0, [x21], #16
  40a154:	bl	4024a0 <free@plt>
  40a158:	cmp	x21, x20
  40a15c:	b.cc	40a10c <ferror@plt+0x7a1c>  // b.lo, b.ul, b.last
  40a160:	mov	x0, x19
  40a164:	ldp	x20, x19, [sp, #48]
  40a168:	ldp	x22, x21, [sp, #32]
  40a16c:	ldr	x23, [sp, #16]
  40a170:	ldp	x29, x30, [sp], #64
  40a174:	b	4024a0 <free@plt>
  40a178:	ret
  40a17c:	stp	x29, x30, [sp, #-80]!
  40a180:	stp	x22, x21, [sp, #48]
  40a184:	mov	x21, x0
  40a188:	mov	x0, x1
  40a18c:	str	x25, [sp, #16]
  40a190:	stp	x24, x23, [sp, #32]
  40a194:	stp	x20, x19, [sp, #64]
  40a198:	mov	x29, sp
  40a19c:	mov	x19, x2
  40a1a0:	mov	x20, x1
  40a1a4:	bl	4020b0 <strlen@plt>
  40a1a8:	ubfx	x9, x0, #2, #30
  40a1ac:	and	w8, w0, #0x3
  40a1b0:	cbz	w9, 40a1f0 <ferror@plt+0x7b00>
  40a1b4:	sub	w10, w9, #0x1
  40a1b8:	lsl	x10, x10, #2
  40a1bc:	mov	x11, x20
  40a1c0:	ldrh	w12, [x11]
  40a1c4:	ldrh	w13, [x11, #2]
  40a1c8:	subs	w9, w9, #0x1
  40a1cc:	add	x11, x11, #0x4
  40a1d0:	add	w12, w0, w12
  40a1d4:	eor	w13, w12, w13, lsl #11
  40a1d8:	eor	w12, w13, w12, lsl #16
  40a1dc:	add	w0, w12, w12, lsr #11
  40a1e0:	b.ne	40a1c0 <ferror@plt+0x7ad0>  // b.any
  40a1e4:	add	x9, x10, x20
  40a1e8:	add	x9, x9, #0x4
  40a1ec:	b	40a1f4 <ferror@plt+0x7b04>
  40a1f0:	mov	x9, x20
  40a1f4:	cmp	w8, #0x1
  40a1f8:	b.eq	40a228 <ferror@plt+0x7b38>  // b.none
  40a1fc:	cmp	w8, #0x2
  40a200:	b.eq	40a23c <ferror@plt+0x7b4c>  // b.none
  40a204:	cmp	w8, #0x3
  40a208:	b.ne	40a24c <ferror@plt+0x7b5c>  // b.any
  40a20c:	ldrh	w8, [x9]
  40a210:	ldrb	w9, [x9, #2]
  40a214:	add	w8, w0, w8
  40a218:	eor	w8, w8, w8, lsl #16
  40a21c:	eor	w8, w8, w9, lsl #18
  40a220:	add	w0, w8, w8, lsr #11
  40a224:	b	40a24c <ferror@plt+0x7b5c>
  40a228:	ldrb	w8, [x9]
  40a22c:	add	w8, w0, w8
  40a230:	eor	w8, w8, w8, lsl #10
  40a234:	add	w0, w8, w8, lsr #1
  40a238:	b	40a24c <ferror@plt+0x7b5c>
  40a23c:	ldrh	w8, [x9]
  40a240:	add	w8, w0, w8
  40a244:	eor	w8, w8, w8, lsl #11
  40a248:	add	w0, w8, w8, lsr #17
  40a24c:	eor	w8, w0, w0, lsl #3
  40a250:	ldr	w9, [x21, #8]
  40a254:	add	w8, w8, w8, lsr #5
  40a258:	eor	w8, w8, w8, lsl #4
  40a25c:	add	w8, w8, w8, lsr #17
  40a260:	eor	w8, w8, w8, lsl #25
  40a264:	add	w8, w8, w8, lsr #6
  40a268:	sub	w9, w9, #0x1
  40a26c:	and	w8, w8, w9
  40a270:	add	x24, x21, w8, uxtw #4
  40a274:	ldr	w8, [x24, #36]!
  40a278:	mov	x22, x24
  40a27c:	ldr	w23, [x22, #-4]!
  40a280:	sub	x25, x24, #0xc
  40a284:	add	w9, w23, #0x1
  40a288:	cmp	w9, w8
  40a28c:	b.cs	40a298 <ferror@plt+0x7ba8>  // b.hs, b.nlast
  40a290:	ldr	x0, [x25]
  40a294:	b	40a2bc <ferror@plt+0x7bcc>
  40a298:	ldr	w9, [x21, #4]
  40a29c:	ldr	x0, [x25]
  40a2a0:	add	w23, w9, w8
  40a2a4:	lsl	x1, x23, #4
  40a2a8:	bl	4022f0 <realloc@plt>
  40a2ac:	cbz	x0, 40a334 <ferror@plt+0x7c44>
  40a2b0:	str	x0, [x25]
  40a2b4:	str	w23, [x24]
  40a2b8:	ldr	w23, [x22]
  40a2bc:	add	x25, x0, w23, uxtw #4
  40a2c0:	mov	x24, x0
  40a2c4:	cmp	x0, x25
  40a2c8:	b.cs	40a2f8 <ferror@plt+0x7c08>  // b.hs, b.nlast
  40a2cc:	ldr	x1, [x24]
  40a2d0:	mov	x0, x20
  40a2d4:	bl	402430 <strcmp@plt>
  40a2d8:	cbz	w0, 40a318 <ferror@plt+0x7c28>
  40a2dc:	mov	w8, w0
  40a2e0:	add	x0, x24, #0x10
  40a2e4:	tbz	w8, #31, 40a2c0 <ferror@plt+0x7bd0>
  40a2e8:	sub	x1, x0, #0x10
  40a2ec:	sub	x2, x25, x1
  40a2f0:	bl	402080 <memmove@plt>
  40a2f4:	ldr	w23, [x22]
  40a2f8:	add	w8, w23, #0x1
  40a2fc:	stp	x20, x19, [x24]
  40a300:	str	w8, [x22]
  40a304:	ldr	w8, [x21]
  40a308:	mov	w0, wzr
  40a30c:	add	w8, w8, #0x1
  40a310:	str	w8, [x21]
  40a314:	b	40a340 <ferror@plt+0x7c50>
  40a318:	ldr	x8, [x21, #16]
  40a31c:	cbz	x8, 40a328 <ferror@plt+0x7c38>
  40a320:	ldr	x0, [x24, #8]
  40a324:	blr	x8
  40a328:	mov	w0, wzr
  40a32c:	stp	x20, x19, [x24]
  40a330:	b	40a340 <ferror@plt+0x7c50>
  40a334:	bl	402640 <__errno_location@plt>
  40a338:	ldr	w8, [x0]
  40a33c:	neg	w0, w8
  40a340:	ldp	x20, x19, [sp, #64]
  40a344:	ldp	x22, x21, [sp, #48]
  40a348:	ldp	x24, x23, [sp, #32]
  40a34c:	ldr	x25, [sp, #16]
  40a350:	ldp	x29, x30, [sp], #80
  40a354:	ret
  40a358:	stp	x29, x30, [sp, #-80]!
  40a35c:	stp	x20, x19, [sp, #64]
  40a360:	mov	x19, x0
  40a364:	mov	x0, x1
  40a368:	str	x25, [sp, #16]
  40a36c:	stp	x24, x23, [sp, #32]
  40a370:	stp	x22, x21, [sp, #48]
  40a374:	mov	x29, sp
  40a378:	mov	x20, x2
  40a37c:	mov	x21, x1
  40a380:	bl	4020b0 <strlen@plt>
  40a384:	ubfx	x9, x0, #2, #30
  40a388:	and	w8, w0, #0x3
  40a38c:	cbz	w9, 40a3cc <ferror@plt+0x7cdc>
  40a390:	sub	w10, w9, #0x1
  40a394:	lsl	x10, x10, #2
  40a398:	mov	x11, x21
  40a39c:	ldrh	w12, [x11]
  40a3a0:	ldrh	w13, [x11, #2]
  40a3a4:	subs	w9, w9, #0x1
  40a3a8:	add	x11, x11, #0x4
  40a3ac:	add	w12, w0, w12
  40a3b0:	eor	w13, w12, w13, lsl #11
  40a3b4:	eor	w12, w13, w12, lsl #16
  40a3b8:	add	w0, w12, w12, lsr #11
  40a3bc:	b.ne	40a39c <ferror@plt+0x7cac>  // b.any
  40a3c0:	add	x9, x10, x21
  40a3c4:	add	x9, x9, #0x4
  40a3c8:	b	40a3d0 <ferror@plt+0x7ce0>
  40a3cc:	mov	x9, x21
  40a3d0:	cmp	w8, #0x1
  40a3d4:	b.eq	40a404 <ferror@plt+0x7d14>  // b.none
  40a3d8:	cmp	w8, #0x2
  40a3dc:	b.eq	40a418 <ferror@plt+0x7d28>  // b.none
  40a3e0:	cmp	w8, #0x3
  40a3e4:	b.ne	40a428 <ferror@plt+0x7d38>  // b.any
  40a3e8:	ldrh	w8, [x9]
  40a3ec:	ldrb	w9, [x9, #2]
  40a3f0:	add	w8, w0, w8
  40a3f4:	eor	w8, w8, w8, lsl #16
  40a3f8:	eor	w8, w8, w9, lsl #18
  40a3fc:	add	w0, w8, w8, lsr #11
  40a400:	b	40a428 <ferror@plt+0x7d38>
  40a404:	ldrb	w8, [x9]
  40a408:	add	w8, w0, w8
  40a40c:	eor	w8, w8, w8, lsl #10
  40a410:	add	w0, w8, w8, lsr #1
  40a414:	b	40a428 <ferror@plt+0x7d38>
  40a418:	ldrh	w8, [x9]
  40a41c:	add	w8, w0, w8
  40a420:	eor	w8, w8, w8, lsl #11
  40a424:	add	w0, w8, w8, lsr #17
  40a428:	eor	w8, w0, w0, lsl #3
  40a42c:	ldr	w9, [x19, #8]
  40a430:	add	w8, w8, w8, lsr #5
  40a434:	eor	w8, w8, w8, lsl #4
  40a438:	add	w8, w8, w8, lsr #17
  40a43c:	eor	w8, w8, w8, lsl #25
  40a440:	add	w8, w8, w8, lsr #6
  40a444:	sub	w9, w9, #0x1
  40a448:	and	w8, w8, w9
  40a44c:	add	x24, x19, w8, uxtw #4
  40a450:	ldr	w8, [x24, #36]!
  40a454:	mov	x22, x24
  40a458:	ldr	w23, [x22, #-4]!
  40a45c:	sub	x25, x24, #0xc
  40a460:	add	w9, w23, #0x1
  40a464:	cmp	w9, w8
  40a468:	b.cs	40a474 <ferror@plt+0x7d84>  // b.hs, b.nlast
  40a46c:	ldr	x0, [x25]
  40a470:	b	40a498 <ferror@plt+0x7da8>
  40a474:	ldr	w9, [x19, #4]
  40a478:	ldr	x0, [x25]
  40a47c:	add	w23, w9, w8
  40a480:	lsl	x1, x23, #4
  40a484:	bl	4022f0 <realloc@plt>
  40a488:	cbz	x0, 40a4fc <ferror@plt+0x7e0c>
  40a48c:	str	x0, [x25]
  40a490:	str	w23, [x24]
  40a494:	ldr	w23, [x22]
  40a498:	add	x25, x0, w23, uxtw #4
  40a49c:	mov	x24, x0
  40a4a0:	cmp	x0, x25
  40a4a4:	b.cs	40a4d4 <ferror@plt+0x7de4>  // b.hs, b.nlast
  40a4a8:	ldr	x1, [x24]
  40a4ac:	mov	x0, x21
  40a4b0:	bl	402430 <strcmp@plt>
  40a4b4:	cbz	w0, 40a4f4 <ferror@plt+0x7e04>
  40a4b8:	mov	w8, w0
  40a4bc:	add	x0, x24, #0x10
  40a4c0:	tbz	w8, #31, 40a49c <ferror@plt+0x7dac>
  40a4c4:	sub	x1, x0, #0x10
  40a4c8:	sub	x2, x25, x1
  40a4cc:	bl	402080 <memmove@plt>
  40a4d0:	ldr	w23, [x22]
  40a4d4:	add	w8, w23, #0x1
  40a4d8:	stp	x21, x20, [x24]
  40a4dc:	str	w8, [x22]
  40a4e0:	ldr	w8, [x19]
  40a4e4:	mov	w0, wzr
  40a4e8:	add	w8, w8, #0x1
  40a4ec:	str	w8, [x19]
  40a4f0:	b	40a508 <ferror@plt+0x7e18>
  40a4f4:	mov	w0, #0xffffffef            	// #-17
  40a4f8:	b	40a508 <ferror@plt+0x7e18>
  40a4fc:	bl	402640 <__errno_location@plt>
  40a500:	ldr	w8, [x0]
  40a504:	neg	w0, w8
  40a508:	ldp	x20, x19, [sp, #64]
  40a50c:	ldp	x22, x21, [sp, #48]
  40a510:	ldp	x24, x23, [sp, #32]
  40a514:	ldr	x25, [sp, #16]
  40a518:	ldp	x29, x30, [sp], #80
  40a51c:	ret
  40a520:	sub	sp, sp, #0x30
  40a524:	stp	x20, x19, [sp, #32]
  40a528:	mov	x19, x0
  40a52c:	mov	x0, x1
  40a530:	stp	x29, x30, [sp, #16]
  40a534:	add	x29, sp, #0x10
  40a538:	mov	x20, x1
  40a53c:	bl	4020b0 <strlen@plt>
  40a540:	ubfx	x9, x0, #2, #30
  40a544:	and	w8, w0, #0x3
  40a548:	cbz	w9, 40a588 <ferror@plt+0x7e98>
  40a54c:	sub	w10, w9, #0x1
  40a550:	lsl	x10, x10, #2
  40a554:	mov	x11, x20
  40a558:	ldrh	w12, [x11]
  40a55c:	ldrh	w13, [x11, #2]
  40a560:	subs	w9, w9, #0x1
  40a564:	add	x11, x11, #0x4
  40a568:	add	w12, w0, w12
  40a56c:	eor	w13, w12, w13, lsl #11
  40a570:	eor	w12, w13, w12, lsl #16
  40a574:	add	w0, w12, w12, lsr #11
  40a578:	b.ne	40a558 <ferror@plt+0x7e68>  // b.any
  40a57c:	add	x9, x10, x20
  40a580:	add	x9, x9, #0x4
  40a584:	b	40a58c <ferror@plt+0x7e9c>
  40a588:	mov	x9, x20
  40a58c:	cmp	w8, #0x1
  40a590:	b.eq	40a5c0 <ferror@plt+0x7ed0>  // b.none
  40a594:	cmp	w8, #0x2
  40a598:	b.eq	40a5d4 <ferror@plt+0x7ee4>  // b.none
  40a59c:	cmp	w8, #0x3
  40a5a0:	b.ne	40a5e4 <ferror@plt+0x7ef4>  // b.any
  40a5a4:	ldrh	w8, [x9]
  40a5a8:	ldrb	w9, [x9, #2]
  40a5ac:	add	w8, w0, w8
  40a5b0:	eor	w8, w8, w8, lsl #16
  40a5b4:	eor	w8, w8, w9, lsl #18
  40a5b8:	add	w0, w8, w8, lsr #11
  40a5bc:	b	40a5e4 <ferror@plt+0x7ef4>
  40a5c0:	ldrb	w8, [x9]
  40a5c4:	add	w8, w0, w8
  40a5c8:	eor	w8, w8, w8, lsl #10
  40a5cc:	add	w0, w8, w8, lsr #1
  40a5d0:	b	40a5e4 <ferror@plt+0x7ef4>
  40a5d4:	ldrh	w8, [x9]
  40a5d8:	add	w8, w0, w8
  40a5dc:	eor	w8, w8, w8, lsl #11
  40a5e0:	add	w0, w8, w8, lsr #17
  40a5e4:	eor	w8, w0, w0, lsl #3
  40a5e8:	ldr	w9, [x19, #8]
  40a5ec:	add	w8, w8, w8, lsr #5
  40a5f0:	eor	w8, w8, w8, lsl #4
  40a5f4:	add	w8, w8, w8, lsr #17
  40a5f8:	eor	w8, w8, w8, lsl #25
  40a5fc:	sub	w9, w9, #0x1
  40a600:	add	w8, w8, w8, lsr #6
  40a604:	and	w8, w8, w9
  40a608:	stp	x20, xzr, [sp]
  40a60c:	add	x8, x19, w8, uxtw #4
  40a610:	ldr	x1, [x8, #24]
  40a614:	ldr	w2, [x8, #32]
  40a618:	adrp	x4, 40a000 <ferror@plt+0x7910>
  40a61c:	add	x4, x4, #0x644
  40a620:	mov	x0, sp
  40a624:	mov	w3, #0x10                  	// #16
  40a628:	bl	4022d0 <bsearch@plt>
  40a62c:	cbz	x0, 40a634 <ferror@plt+0x7f44>
  40a630:	ldr	x0, [x0, #8]
  40a634:	ldp	x20, x19, [sp, #32]
  40a638:	ldp	x29, x30, [sp, #16]
  40a63c:	add	sp, sp, #0x30
  40a640:	ret
  40a644:	ldr	x0, [x0]
  40a648:	ldr	x1, [x1]
  40a64c:	b	402430 <strcmp@plt>
  40a650:	sub	sp, sp, #0x50
  40a654:	stp	x20, x19, [sp, #64]
  40a658:	mov	x19, x0
  40a65c:	mov	x0, x1
  40a660:	stp	x29, x30, [sp, #16]
  40a664:	str	x23, [sp, #32]
  40a668:	stp	x22, x21, [sp, #48]
  40a66c:	add	x29, sp, #0x10
  40a670:	mov	x20, x1
  40a674:	bl	4020b0 <strlen@plt>
  40a678:	ubfx	x9, x0, #2, #30
  40a67c:	and	w8, w0, #0x3
  40a680:	cbz	w9, 40a6c0 <ferror@plt+0x7fd0>
  40a684:	sub	w10, w9, #0x1
  40a688:	lsl	x10, x10, #2
  40a68c:	mov	x11, x20
  40a690:	ldrh	w12, [x11]
  40a694:	ldrh	w13, [x11, #2]
  40a698:	subs	w9, w9, #0x1
  40a69c:	add	x11, x11, #0x4
  40a6a0:	add	w12, w0, w12
  40a6a4:	eor	w13, w12, w13, lsl #11
  40a6a8:	eor	w12, w13, w12, lsl #16
  40a6ac:	add	w0, w12, w12, lsr #11
  40a6b0:	b.ne	40a690 <ferror@plt+0x7fa0>  // b.any
  40a6b4:	add	x9, x10, x20
  40a6b8:	add	x9, x9, #0x4
  40a6bc:	b	40a6c4 <ferror@plt+0x7fd4>
  40a6c0:	mov	x9, x20
  40a6c4:	cmp	w8, #0x1
  40a6c8:	b.eq	40a6f8 <ferror@plt+0x8008>  // b.none
  40a6cc:	cmp	w8, #0x2
  40a6d0:	b.eq	40a70c <ferror@plt+0x801c>  // b.none
  40a6d4:	cmp	w8, #0x3
  40a6d8:	b.ne	40a71c <ferror@plt+0x802c>  // b.any
  40a6dc:	ldrh	w8, [x9]
  40a6e0:	ldrb	w9, [x9, #2]
  40a6e4:	add	w8, w0, w8
  40a6e8:	eor	w8, w8, w8, lsl #16
  40a6ec:	eor	w8, w8, w9, lsl #18
  40a6f0:	add	w0, w8, w8, lsr #11
  40a6f4:	b	40a71c <ferror@plt+0x802c>
  40a6f8:	ldrb	w8, [x9]
  40a6fc:	add	w8, w0, w8
  40a700:	eor	w8, w8, w8, lsl #10
  40a704:	add	w0, w8, w8, lsr #1
  40a708:	b	40a71c <ferror@plt+0x802c>
  40a70c:	ldrh	w8, [x9]
  40a710:	add	w8, w0, w8
  40a714:	eor	w8, w8, w8, lsl #11
  40a718:	add	w0, w8, w8, lsr #17
  40a71c:	eor	w8, w0, w0, lsl #3
  40a720:	ldr	w9, [x19, #8]
  40a724:	add	w8, w8, w8, lsr #5
  40a728:	eor	w8, w8, w8, lsl #4
  40a72c:	add	w8, w8, w8, lsr #17
  40a730:	eor	w8, w8, w8, lsl #25
  40a734:	sub	w9, w9, #0x1
  40a738:	add	w8, w8, w8, lsr #6
  40a73c:	and	w22, w8, w9
  40a740:	add	x21, x19, w22, uxtw #4
  40a744:	stp	x20, xzr, [sp]
  40a748:	ldr	x1, [x21, #24]!
  40a74c:	adrp	x4, 40a000 <ferror@plt+0x7910>
  40a750:	add	x4, x4, #0x644
  40a754:	mov	x0, sp
  40a758:	mov	x23, x21
  40a75c:	ldr	w2, [x23, #8]!
  40a760:	mov	w3, #0x10                  	// #16
  40a764:	bl	4022d0 <bsearch@plt>
  40a768:	cbz	x0, 40a800 <ferror@plt+0x8110>
  40a76c:	ldr	x8, [x19, #16]
  40a770:	mov	x20, x0
  40a774:	cbz	x8, 40a780 <ferror@plt+0x8090>
  40a778:	ldr	x0, [x20, #8]
  40a77c:	blr	x8
  40a780:	ldr	x8, [x21]
  40a784:	ldr	w9, [x23]
  40a788:	add	x1, x20, #0x10
  40a78c:	mov	x0, x20
  40a790:	add	x8, x8, x9, lsl #4
  40a794:	sub	x2, x8, x20
  40a798:	bl	402080 <memmove@plt>
  40a79c:	ldr	w8, [x23]
  40a7a0:	add	x20, x19, x22, lsl #4
  40a7a4:	sub	w9, w8, #0x1
  40a7a8:	str	w9, [x23]
  40a7ac:	ldp	w10, w8, [x19]
  40a7b0:	sub	w10, w10, #0x1
  40a7b4:	str	w10, [x19]
  40a7b8:	ldr	w10, [x20, #36]!
  40a7bc:	udiv	w9, w9, w8
  40a7c0:	add	w22, w9, #0x1
  40a7c4:	udiv	w10, w10, w8
  40a7c8:	cmp	w22, w10
  40a7cc:	b.cs	40a808 <ferror@plt+0x8118>  // b.hs, b.nlast
  40a7d0:	ldr	x0, [x21]
  40a7d4:	mul	w8, w22, w8
  40a7d8:	lsl	x1, x8, #4
  40a7dc:	bl	4022f0 <realloc@plt>
  40a7e0:	cbz	x0, 40a80c <ferror@plt+0x811c>
  40a7e4:	mov	x8, x0
  40a7e8:	str	x8, [x21]
  40a7ec:	ldr	w8, [x19, #4]
  40a7f0:	mov	w0, wzr
  40a7f4:	mul	w8, w8, w22
  40a7f8:	str	w8, [x20]
  40a7fc:	b	40a80c <ferror@plt+0x811c>
  40a800:	mov	w0, #0xfffffffe            	// #-2
  40a804:	b	40a80c <ferror@plt+0x811c>
  40a808:	mov	w0, wzr
  40a80c:	ldp	x20, x19, [sp, #64]
  40a810:	ldp	x22, x21, [sp, #48]
  40a814:	ldr	x23, [sp, #32]
  40a818:	ldp	x29, x30, [sp, #16]
  40a81c:	add	sp, sp, #0x50
  40a820:	ret
  40a824:	ldr	w0, [x0]
  40a828:	ret
  40a82c:	movi	d0, #0xffffffff00000000
  40a830:	str	x0, [x1]
  40a834:	str	d0, [x1, #8]
  40a838:	ret
  40a83c:	ldp	w8, w10, [x0, #8]
  40a840:	ldr	x9, [x0]
  40a844:	add	w10, w10, #0x1
  40a848:	str	w10, [x0, #12]
  40a84c:	add	x11, x9, w8, uxtw #4
  40a850:	ldr	w11, [x11, #32]
  40a854:	cmp	w10, w11
  40a858:	b.cc	40a888 <ferror@plt+0x8198>  // b.lo, b.ul, b.last
  40a85c:	str	wzr, [x0, #12]
  40a860:	add	w8, w8, #0x1
  40a864:	str	w8, [x0, #8]
  40a868:	ldr	w10, [x9, #8]
  40a86c:	cmp	w8, w10
  40a870:	b.cs	40a8bc <ferror@plt+0x81cc>  // b.hs, b.nlast
  40a874:	add	x10, x9, w8, uxtw #4
  40a878:	ldr	w10, [x10, #32]
  40a87c:	cbz	w10, 40a860 <ferror@plt+0x8170>
  40a880:	mov	w10, wzr
  40a884:	mov	w8, w8
  40a888:	add	x8, x9, x8, lsl #4
  40a88c:	ldr	x8, [x8, #24]
  40a890:	cbz	x2, 40a8a4 <ferror@plt+0x81b4>
  40a894:	mov	w9, w10
  40a898:	add	x9, x8, x9, lsl #4
  40a89c:	ldr	x9, [x9, #8]
  40a8a0:	str	x9, [x2]
  40a8a4:	cbz	x1, 40a8b4 <ferror@plt+0x81c4>
  40a8a8:	add	x8, x8, w10, uxtw #4
  40a8ac:	ldr	x8, [x8]
  40a8b0:	str	x8, [x1]
  40a8b4:	mov	w0, #0x1                   	// #1
  40a8b8:	ret
  40a8bc:	mov	w0, wzr
  40a8c0:	ret
  40a8c4:	stp	x29, x30, [sp, #-48]!
  40a8c8:	stp	x22, x21, [sp, #16]
  40a8cc:	stp	x20, x19, [sp, #32]
  40a8d0:	ldr	x21, [x0, #8]
  40a8d4:	mov	x29, sp
  40a8d8:	cmp	x21, x1
  40a8dc:	b.cs	40a908 <ferror@plt+0x8218>  // b.hs, b.nlast
  40a8e0:	ldrb	w8, [x0, #16]
  40a8e4:	mov	x19, x0
  40a8e8:	mov	x20, x1
  40a8ec:	cbz	w8, 40a910 <ferror@plt+0x8220>
  40a8f0:	ldr	x0, [x19]
  40a8f4:	mov	x1, x20
  40a8f8:	bl	4022f0 <realloc@plt>
  40a8fc:	mov	x22, x0
  40a900:	cbnz	x0, 40a92c <ferror@plt+0x823c>
  40a904:	b	40a940 <ferror@plt+0x8250>
  40a908:	mov	w0, wzr
  40a90c:	b	40a944 <ferror@plt+0x8254>
  40a910:	mov	x0, x20
  40a914:	bl	402240 <malloc@plt>
  40a918:	cbz	x0, 40a940 <ferror@plt+0x8250>
  40a91c:	ldr	x1, [x19]
  40a920:	mov	x2, x21
  40a924:	mov	x22, x0
  40a928:	bl	402070 <memcpy@plt>
  40a92c:	mov	w0, wzr
  40a930:	mov	w8, #0x1                   	// #1
  40a934:	stp	x22, x20, [x19]
  40a938:	strb	w8, [x19, #16]
  40a93c:	b	40a944 <ferror@plt+0x8254>
  40a940:	mov	w0, #0xfffffff4            	// #-12
  40a944:	ldp	x20, x19, [sp, #32]
  40a948:	ldp	x22, x21, [sp, #16]
  40a94c:	ldp	x29, x30, [sp], #48
  40a950:	ret
  40a954:	ldrb	w8, [x0, #16]
  40a958:	cbz	w8, 40a964 <ferror@plt+0x8274>
  40a95c:	ldr	x0, [x0]
  40a960:	b	4024a0 <free@plt>
  40a964:	ret
  40a968:	stp	x29, x30, [sp, #-48]!
  40a96c:	str	x21, [sp, #16]
  40a970:	mov	x21, x0
  40a974:	mov	x0, x1
  40a978:	stp	x20, x19, [sp, #32]
  40a97c:	mov	x29, sp
  40a980:	mov	x19, x1
  40a984:	bl	402240 <malloc@plt>
  40a988:	mov	x20, x0
  40a98c:	cbz	x0, 40a9a0 <ferror@plt+0x82b0>
  40a990:	mov	x0, x20
  40a994:	mov	x1, x21
  40a998:	mov	x2, x19
  40a99c:	bl	402070 <memcpy@plt>
  40a9a0:	mov	x0, x20
  40a9a4:	ldp	x20, x19, [sp, #32]
  40a9a8:	ldr	x21, [sp, #16]
  40a9ac:	ldp	x29, x30, [sp], #48
  40a9b0:	ret
  40a9b4:	ldrb	w9, [x0]
  40a9b8:	cbz	w9, 40a9d8 <ferror@plt+0x82e8>
  40a9bc:	add	x8, x0, #0x1
  40a9c0:	and	w9, w9, #0xff
  40a9c4:	cmp	w9, w1, uxtb
  40a9c8:	b.ne	40a9d0 <ferror@plt+0x82e0>  // b.any
  40a9cc:	sturb	w2, [x8, #-1]
  40a9d0:	ldrb	w9, [x8], #1
  40a9d4:	cbnz	w9, 40a9c0 <ferror@plt+0x82d0>
  40a9d8:	ret
  40a9dc:	mov	x8, xzr
  40a9e0:	add	x9, x0, #0x1
  40a9e4:	ldrb	w10, [x0, x8]
  40a9e8:	cmp	w10, #0x5a
  40a9ec:	b.gt	40aa00 <ferror@plt+0x8310>
  40a9f0:	cmp	w10, #0x2d
  40a9f4:	b.ne	40aa28 <ferror@plt+0x8338>  // b.any
  40a9f8:	mov	w10, #0x5f                  	// #95
  40a9fc:	b	40aa38 <ferror@plt+0x8348>
  40aa00:	cmp	w10, #0x5b
  40aa04:	b.ne	40aa30 <ferror@plt+0x8340>  // b.any
  40aa08:	ands	w11, w10, #0xff
  40aa0c:	b.eq	40aa5c <ferror@plt+0x836c>  // b.none
  40aa10:	cmp	w11, #0x5d
  40aa14:	b.eq	40aa38 <ferror@plt+0x8348>  // b.none
  40aa18:	strb	w10, [x1, x8]
  40aa1c:	ldrb	w10, [x9, x8]
  40aa20:	add	x8, x8, #0x1
  40aa24:	b	40aa08 <ferror@plt+0x8318>
  40aa28:	cbnz	w10, 40aa38 <ferror@plt+0x8348>
  40aa2c:	b	40aa48 <ferror@plt+0x8358>
  40aa30:	cmp	w10, #0x5d
  40aa34:	b.eq	40aa5c <ferror@plt+0x836c>  // b.none
  40aa38:	strb	w10, [x1, x8]
  40aa3c:	add	x8, x8, #0x1
  40aa40:	cmp	x8, #0xfff
  40aa44:	b.cc	40a9e4 <ferror@plt+0x82f4>  // b.lo, b.ul, b.last
  40aa48:	mov	w0, wzr
  40aa4c:	strb	wzr, [x1, x8]
  40aa50:	cbz	x2, 40aa60 <ferror@plt+0x8370>
  40aa54:	str	x8, [x2]
  40aa58:	ret
  40aa5c:	mov	w0, #0xffffffea            	// #-22
  40aa60:	ret
  40aa64:	stp	x29, x30, [sp, #-48]!
  40aa68:	stp	x22, x21, [sp, #16]
  40aa6c:	stp	x20, x19, [sp, #32]
  40aa70:	mov	x29, sp
  40aa74:	cbz	x0, 40aae4 <ferror@plt+0x83f4>
  40aa78:	adrp	x20, 418000 <ferror@plt+0x15910>
  40aa7c:	mov	x19, x0
  40aa80:	mov	w21, wzr
  40aa84:	mov	w22, #0x5f                  	// #95
  40aa88:	add	x20, x20, #0x9e8
  40aa8c:	add	x0, x19, w21, uxtw
  40aa90:	ldrb	w8, [x0]
  40aa94:	cmp	w8, #0x5a
  40aa98:	b.gt	40aaac <ferror@plt+0x83bc>
  40aa9c:	cmp	w8, #0x2d
  40aaa0:	b.ne	40aacc <ferror@plt+0x83dc>  // b.any
  40aaa4:	strb	w22, [x0]
  40aaa8:	b	40aadc <ferror@plt+0x83ec>
  40aaac:	cmp	w8, #0x5b
  40aab0:	b.ne	40aad4 <ferror@plt+0x83e4>  // b.any
  40aab4:	mov	x1, x20
  40aab8:	bl	4025f0 <strcspn@plt>
  40aabc:	add	w21, w21, w0
  40aac0:	ldrb	w8, [x19, w21, uxtw]
  40aac4:	cbnz	w8, 40aadc <ferror@plt+0x83ec>
  40aac8:	b	40aae4 <ferror@plt+0x83f4>
  40aacc:	cbnz	w8, 40aadc <ferror@plt+0x83ec>
  40aad0:	b	40aaec <ferror@plt+0x83fc>
  40aad4:	cmp	w8, #0x5d
  40aad8:	b.eq	40aae4 <ferror@plt+0x83f4>  // b.none
  40aadc:	add	w21, w21, #0x1
  40aae0:	b	40aa8c <ferror@plt+0x839c>
  40aae4:	mov	w0, #0xffffffea            	// #-22
  40aae8:	b	40aaf0 <ferror@plt+0x8400>
  40aaec:	mov	w0, wzr
  40aaf0:	ldp	x20, x19, [sp, #32]
  40aaf4:	ldp	x22, x21, [sp, #16]
  40aaf8:	ldp	x29, x30, [sp], #48
  40aafc:	ret
  40ab00:	mov	x8, xzr
  40ab04:	ldrb	w9, [x0, x8]
  40ab08:	cmp	w9, #0x2d
  40ab0c:	b.eq	40ab20 <ferror@plt+0x8430>  // b.none
  40ab10:	cbz	w9, 40ab34 <ferror@plt+0x8444>
  40ab14:	cmp	w9, #0x2e
  40ab18:	b.ne	40ab24 <ferror@plt+0x8434>  // b.any
  40ab1c:	b	40ab34 <ferror@plt+0x8444>
  40ab20:	mov	w9, #0x5f                  	// #95
  40ab24:	strb	w9, [x1, x8]
  40ab28:	add	x8, x8, #0x1
  40ab2c:	cmp	x8, #0xfff
  40ab30:	b.ne	40ab04 <ferror@plt+0x8414>  // b.any
  40ab34:	strb	wzr, [x1, x8]
  40ab38:	cbz	x2, 40ab40 <ferror@plt+0x8450>
  40ab3c:	str	x8, [x2]
  40ab40:	mov	x0, x1
  40ab44:	ret
  40ab48:	stp	x29, x30, [sp, #-32]!
  40ab4c:	stp	x20, x19, [sp, #16]
  40ab50:	mov	x29, sp
  40ab54:	mov	x20, x2
  40ab58:	mov	x19, x1
  40ab5c:	bl	402440 <basename@plt>
  40ab60:	cbz	x0, 40abac <ferror@plt+0x84bc>
  40ab64:	ldrb	w10, [x0]
  40ab68:	cbz	w10, 40abac <ferror@plt+0x84bc>
  40ab6c:	mov	x8, xzr
  40ab70:	add	x9, x0, #0x1
  40ab74:	and	w11, w10, #0xff
  40ab78:	cmp	w11, #0x2d
  40ab7c:	b.eq	40ab90 <ferror@plt+0x84a0>  // b.none
  40ab80:	cbz	w11, 40abb8 <ferror@plt+0x84c8>
  40ab84:	cmp	w11, #0x2e
  40ab88:	b.ne	40ab94 <ferror@plt+0x84a4>  // b.any
  40ab8c:	b	40abb8 <ferror@plt+0x84c8>
  40ab90:	mov	w10, #0x5f                  	// #95
  40ab94:	cmp	x8, #0xffe
  40ab98:	strb	w10, [x19, x8]
  40ab9c:	b.eq	40abb4 <ferror@plt+0x84c4>  // b.none
  40aba0:	ldrb	w10, [x9, x8]
  40aba4:	add	x8, x8, #0x1
  40aba8:	b	40ab74 <ferror@plt+0x8484>
  40abac:	mov	x19, xzr
  40abb0:	b	40abc4 <ferror@plt+0x84d4>
  40abb4:	mov	w8, #0xfff                 	// #4095
  40abb8:	strb	wzr, [x19, x8]
  40abbc:	cbz	x20, 40abc4 <ferror@plt+0x84d4>
  40abc0:	str	x8, [x20]
  40abc4:	mov	x0, x19
  40abc8:	ldp	x20, x19, [sp, #16]
  40abcc:	ldp	x29, x30, [sp], #32
  40abd0:	ret
  40abd4:	stp	x29, x30, [sp, #-48]!
  40abd8:	str	x21, [sp, #16]
  40abdc:	stp	x20, x19, [sp, #32]
  40abe0:	mov	x19, x1
  40abe4:	add	x20, x0, x1
  40abe8:	adrp	x1, 418000 <ferror@plt+0x15910>
  40abec:	adrp	x21, 42a000 <ferror@plt+0x27910>
  40abf0:	add	x1, x1, #0x9ea
  40abf4:	add	x21, x21, #0xc88
  40abf8:	mov	x29, sp
  40abfc:	ldur	x8, [x21, #-8]
  40ac00:	cmp	x8, x19
  40ac04:	b.cs	40ac14 <ferror@plt+0x8524>  // b.hs, b.nlast
  40ac08:	sub	x0, x20, x8
  40ac0c:	bl	402430 <strcmp@plt>
  40ac10:	cbz	w0, 40ac24 <ferror@plt+0x8534>
  40ac14:	ldr	x1, [x21], #16
  40ac18:	cbnz	x1, 40abfc <ferror@plt+0x850c>
  40ac1c:	mov	w0, wzr
  40ac20:	b	40ac28 <ferror@plt+0x8538>
  40ac24:	mov	w0, #0x1                   	// #1
  40ac28:	ldp	x20, x19, [sp, #32]
  40ac2c:	ldr	x21, [sp, #16]
  40ac30:	ldp	x29, x30, [sp], #48
  40ac34:	ret
  40ac38:	stp	x29, x30, [sp, #-48]!
  40ac3c:	stp	x22, x21, [sp, #16]
  40ac40:	stp	x20, x19, [sp, #32]
  40ac44:	mov	x20, x1
  40ac48:	mov	w21, w0
  40ac4c:	mov	x19, xzr
  40ac50:	sub	x22, x2, #0x1
  40ac54:	mov	x29, sp
  40ac58:	add	x1, x20, x19
  40ac5c:	mov	w0, w21
  40ac60:	mov	x2, x22
  40ac64:	bl	402580 <read@plt>
  40ac68:	cbz	x0, 40ac9c <ferror@plt+0x85ac>
  40ac6c:	cmp	x0, #0x1
  40ac70:	b.lt	40ac80 <ferror@plt+0x8590>  // b.tstop
  40ac74:	sub	x22, x22, x0
  40ac78:	add	x19, x0, x19
  40ac7c:	b	40ac98 <ferror@plt+0x85a8>
  40ac80:	bl	402640 <__errno_location@plt>
  40ac84:	ldr	w8, [x0]
  40ac88:	cmp	w8, #0x4
  40ac8c:	b.eq	40ac98 <ferror@plt+0x85a8>  // b.none
  40ac90:	cmp	w8, #0xb
  40ac94:	b.ne	40acb4 <ferror@plt+0x85c4>  // b.any
  40ac98:	cbnz	x22, 40ac58 <ferror@plt+0x8568>
  40ac9c:	strb	wzr, [x20, x19]
  40aca0:	mov	x0, x19
  40aca4:	ldp	x20, x19, [sp, #32]
  40aca8:	ldp	x22, x21, [sp, #16]
  40acac:	ldp	x29, x30, [sp], #48
  40acb0:	ret
  40acb4:	sxtw	x8, w8
  40acb8:	neg	x19, x8
  40acbc:	b	40aca0 <ferror@plt+0x85b0>
  40acc0:	stp	x29, x30, [sp, #-48]!
  40acc4:	stp	x22, x21, [sp, #16]
  40acc8:	stp	x20, x19, [sp, #32]
  40accc:	mov	x20, x2
  40acd0:	mov	x21, x1
  40acd4:	mov	w22, w0
  40acd8:	mov	x19, xzr
  40acdc:	mov	x29, sp
  40ace0:	add	x1, x21, x19
  40ace4:	mov	w0, w22
  40ace8:	mov	x2, x20
  40acec:	bl	4023a0 <write@plt>
  40acf0:	cbz	x0, 40ad30 <ferror@plt+0x8640>
  40acf4:	cmp	x0, #0x1
  40acf8:	b.lt	40ad08 <ferror@plt+0x8618>  // b.tstop
  40acfc:	sub	x20, x20, x0
  40ad00:	add	x19, x0, x19
  40ad04:	b	40ad20 <ferror@plt+0x8630>
  40ad08:	bl	402640 <__errno_location@plt>
  40ad0c:	ldr	w8, [x0]
  40ad10:	cmp	w8, #0x4
  40ad14:	b.eq	40ad20 <ferror@plt+0x8630>  // b.none
  40ad18:	cmp	w8, #0xb
  40ad1c:	b.ne	40ad28 <ferror@plt+0x8638>  // b.any
  40ad20:	cbnz	x20, 40ace0 <ferror@plt+0x85f0>
  40ad24:	b	40ad30 <ferror@plt+0x8640>
  40ad28:	sxtw	x8, w8
  40ad2c:	neg	x19, x8
  40ad30:	mov	x0, x19
  40ad34:	ldp	x20, x19, [sp, #32]
  40ad38:	ldp	x22, x21, [sp, #16]
  40ad3c:	ldp	x29, x30, [sp], #48
  40ad40:	ret
  40ad44:	sub	sp, sp, #0x60
  40ad48:	stp	x29, x30, [sp, #48]
  40ad4c:	stp	x22, x21, [sp, #64]
  40ad50:	stp	x20, x19, [sp, #80]
  40ad54:	mov	w20, w2
  40ad58:	mov	x19, x1
  40ad5c:	str	xzr, [x1]
  40ad60:	add	x1, sp, #0x10
  40ad64:	mov	w2, #0x20                  	// #32
  40ad68:	add	x29, sp, #0x30
  40ad6c:	add	x21, sp, #0x10
  40ad70:	bl	40ac38 <ferror@plt+0x8548>
  40ad74:	tbnz	w0, #31, 40adc4 <ferror@plt+0x86d4>
  40ad78:	bl	402640 <__errno_location@plt>
  40ad7c:	str	wzr, [x0]
  40ad80:	add	x0, sp, #0x10
  40ad84:	add	x1, sp, #0x8
  40ad88:	mov	w2, w20
  40ad8c:	bl	402470 <strtol@plt>
  40ad90:	ldr	x22, [sp, #8]
  40ad94:	cmp	x22, x21
  40ad98:	b.eq	40adb4 <ferror@plt+0x86c4>  // b.none
  40ad9c:	mov	x20, x0
  40ada0:	bl	402450 <__ctype_b_loc@plt>
  40ada4:	ldr	x8, [x0]
  40ada8:	ldrb	w9, [x22]
  40adac:	ldrh	w8, [x8, x9, lsl #1]
  40adb0:	tbnz	w8, #13, 40adbc <ferror@plt+0x86cc>
  40adb4:	mov	w0, #0xffffffea            	// #-22
  40adb8:	b	40adc4 <ferror@plt+0x86d4>
  40adbc:	mov	w0, wzr
  40adc0:	str	x20, [x19]
  40adc4:	ldp	x20, x19, [sp, #80]
  40adc8:	ldp	x22, x21, [sp, #64]
  40adcc:	ldp	x29, x30, [sp, #48]
  40add0:	add	sp, sp, #0x60
  40add4:	ret
  40add8:	stp	x29, x30, [sp, #-80]!
  40addc:	stp	x22, x21, [sp, #48]
  40ade0:	mov	x21, x0
  40ade4:	mov	w0, #0x100                 	// #256
  40ade8:	str	x25, [sp, #16]
  40adec:	stp	x24, x23, [sp, #32]
  40adf0:	stp	x20, x19, [sp, #64]
  40adf4:	mov	x29, sp
  40adf8:	mov	x20, x1
  40adfc:	bl	402240 <malloc@plt>
  40ae00:	cbz	x0, 40ae88 <ferror@plt+0x8798>
  40ae04:	mov	w24, wzr
  40ae08:	mov	w22, wzr
  40ae0c:	mov	w23, #0x100                 	// #256
  40ae10:	mov	x19, x0
  40ae14:	mov	x0, x21
  40ae18:	bl	402330 <getc_unlocked@plt>
  40ae1c:	cmp	w0, #0x5c
  40ae20:	b.ne	40ae3c <ferror@plt+0x874c>  // b.any
  40ae24:	mov	x0, x21
  40ae28:	bl	402330 <getc_unlocked@plt>
  40ae2c:	cmp	w0, #0xa
  40ae30:	b.ne	40ae4c <ferror@plt+0x875c>  // b.any
  40ae34:	add	w22, w22, #0x1
  40ae38:	b	40ae14 <ferror@plt+0x8724>
  40ae3c:	cmp	w0, #0xa
  40ae40:	b.eq	40ae94 <ferror@plt+0x87a4>  // b.none
  40ae44:	cmn	w0, #0x1
  40ae48:	b.eq	40ae90 <ferror@plt+0x87a0>  // b.none
  40ae4c:	add	w8, w24, #0x1
  40ae50:	cmp	w8, w23
  40ae54:	strb	w0, [x19, w24, sxtw]
  40ae58:	mov	w24, w8
  40ae5c:	b.ne	40ae14 <ferror@plt+0x8724>  // b.any
  40ae60:	lsl	w25, w23, #1
  40ae64:	sxtw	x1, w25
  40ae68:	mov	x0, x19
  40ae6c:	bl	4022f0 <realloc@plt>
  40ae70:	mov	w24, w23
  40ae74:	mov	w23, w25
  40ae78:	mov	x1, x19
  40ae7c:	mov	x19, xzr
  40ae80:	cbnz	x0, 40ae10 <ferror@plt+0x8720>
  40ae84:	b	40aebc <ferror@plt+0x87cc>
  40ae88:	mov	x1, xzr
  40ae8c:	b	40aeb8 <ferror@plt+0x87c8>
  40ae90:	cbz	w24, 40aeb4 <ferror@plt+0x87c4>
  40ae94:	mov	x1, xzr
  40ae98:	strb	wzr, [x19, w24, sxtw]
  40ae9c:	cbz	x20, 40aebc <ferror@plt+0x87cc>
  40aea0:	ldr	w8, [x20]
  40aea4:	add	w8, w8, w22
  40aea8:	add	w8, w8, #0x1
  40aeac:	str	w8, [x20]
  40aeb0:	b	40aebc <ferror@plt+0x87cc>
  40aeb4:	mov	x1, x19
  40aeb8:	mov	x19, xzr
  40aebc:	mov	x0, x1
  40aec0:	bl	4024a0 <free@plt>
  40aec4:	mov	x0, x19
  40aec8:	ldp	x20, x19, [sp, #64]
  40aecc:	ldp	x22, x21, [sp, #48]
  40aed0:	ldp	x24, x23, [sp, #32]
  40aed4:	ldr	x25, [sp, #16]
  40aed8:	ldp	x29, x30, [sp], #80
  40aedc:	ret
  40aee0:	stp	x29, x30, [sp, #-64]!
  40aee4:	stp	x24, x23, [sp, #16]
  40aee8:	stp	x22, x21, [sp, #32]
  40aeec:	stp	x20, x19, [sp, #48]
  40aef0:	ldrb	w8, [x0]
  40aef4:	mov	x19, x0
  40aef8:	mov	x29, sp
  40aefc:	cmp	w8, #0x2f
  40af00:	b.ne	40af14 <ferror@plt+0x8824>  // b.any
  40af04:	mov	x0, x19
  40af08:	bl	402310 <strdup@plt>
  40af0c:	mov	x21, x0
  40af10:	b	40af6c <ferror@plt+0x887c>
  40af14:	bl	402570 <get_current_dir_name@plt>
  40af18:	mov	x20, x0
  40af1c:	cbz	x0, 40af74 <ferror@plt+0x8884>
  40af20:	mov	x0, x19
  40af24:	bl	4020b0 <strlen@plt>
  40af28:	mov	x21, x0
  40af2c:	mov	x0, x20
  40af30:	bl	4020b0 <strlen@plt>
  40af34:	add	x24, x0, #0x1
  40af38:	add	x22, x21, #0x1
  40af3c:	mov	x23, x0
  40af40:	add	x1, x22, x24
  40af44:	mov	x0, x20
  40af48:	bl	4022f0 <realloc@plt>
  40af4c:	mov	x21, x0
  40af50:	cbz	x0, 40af78 <ferror@plt+0x8888>
  40af54:	mov	w8, #0x2f                  	// #47
  40af58:	add	x0, x21, x24
  40af5c:	mov	x1, x19
  40af60:	mov	x2, x22
  40af64:	strb	w8, [x21, x23]
  40af68:	bl	402070 <memcpy@plt>
  40af6c:	mov	x20, xzr
  40af70:	b	40af78 <ferror@plt+0x8888>
  40af74:	mov	x21, xzr
  40af78:	mov	x0, x20
  40af7c:	bl	4024a0 <free@plt>
  40af80:	mov	x0, x21
  40af84:	ldp	x20, x19, [sp, #48]
  40af88:	ldp	x22, x21, [sp, #32]
  40af8c:	ldp	x24, x23, [sp, #16]
  40af90:	ldp	x29, x30, [sp], #64
  40af94:	ret
  40af98:	stp	x29, x30, [sp, #-64]!
  40af9c:	str	x23, [sp, #16]
  40afa0:	stp	x22, x21, [sp, #32]
  40afa4:	stp	x20, x19, [sp, #48]
  40afa8:	mov	x29, sp
  40afac:	sub	sp, sp, #0x80
  40afb0:	mov	w21, w1
  40afb4:	sxtw	x1, w21
  40afb8:	mov	w19, w2
  40afbc:	mov	x22, x0
  40afc0:	bl	402100 <strnlen@plt>
  40afc4:	add	x8, x0, #0x10
  40afc8:	and	x8, x8, #0xfffffffffffffff0
  40afcc:	mov	x9, sp
  40afd0:	sub	x20, x9, x8
  40afd4:	mov	x2, x0
  40afd8:	mov	sp, x20
  40afdc:	strb	wzr, [x20, x0]
  40afe0:	mov	x0, x20
  40afe4:	mov	x1, x22
  40afe8:	bl	402070 <memcpy@plt>
  40afec:	add	x22, x20, w21, sxtw
  40aff0:	mov	x21, x22
  40aff4:	sub	x1, x29, #0x80
  40aff8:	mov	x0, x20
  40affc:	bl	414bf8 <ferror@plt+0x12508>
  40b000:	tbnz	w0, #31, 40b018 <ferror@plt+0x8928>
  40b004:	ldur	w8, [x29, #-112]
  40b008:	and	w8, w8, #0xf000
  40b00c:	cmp	w8, #0x4, lsl #12
  40b010:	cset	w8, eq  // eq = none
  40b014:	b	40b024 <ferror@plt+0x8934>
  40b018:	bl	402640 <__errno_location@plt>
  40b01c:	ldr	w8, [x0]
  40b020:	neg	w8, w8
  40b024:	cmp	w8, #0x1
  40b028:	b.ge	40b090 <ferror@plt+0x89a0>  // b.tcont
  40b02c:	cbz	w8, 40b0b0 <ferror@plt+0x89c0>
  40b030:	cmp	x21, x20
  40b034:	b.eq	40b0b8 <ferror@plt+0x89c8>  // b.none
  40b038:	strb	wzr, [x21]
  40b03c:	b.ls	40b060 <ferror@plt+0x8970>  // b.plast
  40b040:	sub	x8, x21, #0x1
  40b044:	mov	x21, x8
  40b048:	cmp	x8, x20
  40b04c:	b.ls	40b060 <ferror@plt+0x8970>  // b.plast
  40b050:	mov	x8, x21
  40b054:	ldrb	w9, [x8], #-1
  40b058:	cmp	w9, #0x2f
  40b05c:	b.ne	40b044 <ferror@plt+0x8954>  // b.any
  40b060:	mov	x8, x21
  40b064:	cmp	x8, x20
  40b068:	b.ls	40b088 <ferror@plt+0x8998>  // b.plast
  40b06c:	mov	x9, x8
  40b070:	ldrb	w10, [x9, #-1]!
  40b074:	mov	x21, x8
  40b078:	cmp	w10, #0x2f
  40b07c:	mov	x8, x9
  40b080:	b.eq	40b064 <ferror@plt+0x8974>  // b.none
  40b084:	b	40aff4 <ferror@plt+0x8904>
  40b088:	mov	x21, x8
  40b08c:	b	40aff4 <ferror@plt+0x8904>
  40b090:	mov	x0, x21
  40b094:	bl	4020b0 <strlen@plt>
  40b098:	add	x21, x21, x0
  40b09c:	cmp	x21, x22
  40b0a0:	b.eq	40b100 <ferror@plt+0x8a10>  // b.none
  40b0a4:	mov	w8, #0x2f                  	// #47
  40b0a8:	strb	w8, [x21]
  40b0ac:	b	40b0bc <ferror@plt+0x89cc>
  40b0b0:	mov	w0, #0xffffffec            	// #-20
  40b0b4:	b	40b104 <ferror@plt+0x8a14>
  40b0b8:	mov	x21, x20
  40b0bc:	cmp	x21, x22
  40b0c0:	b.cs	40b100 <ferror@plt+0x8a10>  // b.hs, b.nlast
  40b0c4:	mov	w23, #0x2f                  	// #47
  40b0c8:	mov	x0, x20
  40b0cc:	mov	w1, w19
  40b0d0:	bl	4026a0 <mkdir@plt>
  40b0d4:	tbz	w0, #31, 40b0e8 <ferror@plt+0x89f8>
  40b0d8:	bl	402640 <__errno_location@plt>
  40b0dc:	ldr	w8, [x0]
  40b0e0:	cmp	w8, #0x11
  40b0e4:	b.ne	40b11c <ferror@plt+0x8a2c>  // b.any
  40b0e8:	mov	x0, x21
  40b0ec:	bl	4020b0 <strlen@plt>
  40b0f0:	add	x21, x21, x0
  40b0f4:	cmp	x21, x22
  40b0f8:	strb	w23, [x21]
  40b0fc:	b.cc	40b0c8 <ferror@plt+0x89d8>  // b.lo, b.ul, b.last
  40b100:	mov	w0, wzr
  40b104:	mov	sp, x29
  40b108:	ldp	x20, x19, [sp, #48]
  40b10c:	ldp	x22, x21, [sp, #32]
  40b110:	ldr	x23, [sp, #16]
  40b114:	ldp	x29, x30, [sp], #64
  40b118:	ret
  40b11c:	neg	w0, w8
  40b120:	b	40b104 <ferror@plt+0x8a14>
  40b124:	stp	x29, x30, [sp, #-32]!
  40b128:	stp	x20, x19, [sp, #16]
  40b12c:	mov	w19, w1
  40b130:	mov	w1, #0x2f                  	// #47
  40b134:	mov	x29, sp
  40b138:	mov	x20, x0
  40b13c:	bl	402370 <strrchr@plt>
  40b140:	cbz	x0, 40b15c <ferror@plt+0x8a6c>
  40b144:	sub	w1, w0, w20
  40b148:	mov	x0, x20
  40b14c:	mov	w2, w19
  40b150:	ldp	x20, x19, [sp, #16]
  40b154:	ldp	x29, x30, [sp], #32
  40b158:	b	40af98 <ferror@plt+0x88a8>
  40b15c:	ldp	x20, x19, [sp, #16]
  40b160:	ldp	x29, x30, [sp], #32
  40b164:	ret
  40b168:	ldp	x8, x9, [x0, #88]
  40b16c:	mov	w10, #0x4240                	// #16960
  40b170:	movk	w10, #0xf, lsl #16
  40b174:	mul	x8, x8, x10
  40b178:	mov	x10, #0xf7cf                	// #63439
  40b17c:	movk	x10, #0xe353, lsl #16
  40b180:	movk	x10, #0x9ba5, lsl #32
  40b184:	lsr	x9, x9, #3
  40b188:	movk	x10, #0x20c4, lsl #48
  40b18c:	umulh	x9, x9, x10
  40b190:	add	x0, x8, x9, lsr #4
  40b194:	ret
  40b198:	sub	sp, sp, #0xe0
  40b19c:	stp	x29, x30, [sp, #208]
  40b1a0:	add	x29, sp, #0xd0
  40b1a4:	stp	x6, x7, [x29, #-80]
  40b1a8:	stp	q0, q1, [sp]
  40b1ac:	stp	q2, q3, [sp, #32]
  40b1b0:	stp	q4, q5, [sp, #64]
  40b1b4:	stp	q6, q7, [sp, #96]
  40b1b8:	ldr	x8, [x0, #8]
  40b1bc:	cbz	x8, 40b1f8 <ferror@plt+0x8b08>
  40b1c0:	mov	x8, #0xfffffffffffffff0    	// #-16
  40b1c4:	mov	x10, sp
  40b1c8:	movk	x8, #0xff80, lsl #32
  40b1cc:	add	x10, x10, #0x80
  40b1d0:	stp	x10, x8, [x29, #-16]
  40b1d4:	sub	x8, x29, #0x50
  40b1d8:	add	x9, x29, #0x10
  40b1dc:	add	x8, x8, #0x10
  40b1e0:	stp	x9, x8, [x29, #-32]
  40b1e4:	ldp	q0, q1, [x29, #-32]
  40b1e8:	ldp	x8, x0, [x0, #8]
  40b1ec:	sub	x6, x29, #0x40
  40b1f0:	stp	q0, q1, [x29, #-64]
  40b1f4:	blr	x8
  40b1f8:	ldp	x29, x30, [sp, #208]
  40b1fc:	add	sp, sp, #0xe0
  40b200:	ret
  40b204:	ldr	x0, [x0, #32]
  40b208:	ret
  40b20c:	sub	sp, sp, #0x1d0
  40b210:	stp	x22, x21, [sp, #432]
  40b214:	stp	x20, x19, [sp, #448]
  40b218:	mov	x20, x1
  40b21c:	mov	x21, x0
  40b220:	mov	w0, #0x1                   	// #1
  40b224:	mov	w1, #0x78                  	// #120
  40b228:	stp	x29, x30, [sp, #400]
  40b22c:	stp	x28, x23, [sp, #416]
  40b230:	add	x29, sp, #0x190
  40b234:	bl	4022b0 <calloc@plt>
  40b238:	mov	x19, x0
  40b23c:	cbz	x0, 40b444 <ferror@plt+0x8d54>
  40b240:	adrp	x8, 42a000 <ferror@plt+0x27910>
  40b244:	ldr	x8, [x8, #4056]
  40b248:	adrp	x9, 418000 <ferror@plt+0x15910>
  40b24c:	ldr	d0, [x9, #2560]
  40b250:	adrp	x9, 40b000 <ferror@plt+0x8910>
  40b254:	ldr	x8, [x8]
  40b258:	add	x9, x9, #0x460
  40b25c:	str	d0, [x19]
  40b260:	stp	x9, x8, [x19, #8]
  40b264:	cbz	x21, 40b274 <ferror@plt+0x8b84>
  40b268:	mov	x0, x21
  40b26c:	bl	40aee0 <ferror@plt+0x87f0>
  40b270:	b	40b2b4 <ferror@plt+0x8bc4>
  40b274:	add	x0, sp, #0x8
  40b278:	add	x21, sp, #0x8
  40b27c:	bl	402650 <uname@plt>
  40b280:	tbnz	w0, #31, 40b2b0 <ferror@plt+0x8bc0>
  40b284:	adrp	x1, 418000 <ferror@plt+0x15910>
  40b288:	adrp	x2, 418000 <ferror@plt+0x15910>
  40b28c:	add	x3, x21, #0x82
  40b290:	add	x1, x1, #0xc60
  40b294:	add	x2, x2, #0xc66
  40b298:	mov	x0, sp
  40b29c:	bl	4021c0 <asprintf@plt>
  40b2a0:	ldr	x8, [sp]
  40b2a4:	cmp	w0, #0x0
  40b2a8:	csel	x0, xzr, x8, lt  // lt = tstop
  40b2ac:	b	40b2b4 <ferror@plt+0x8bc4>
  40b2b0:	mov	x0, xzr
  40b2b4:	str	x0, [x19, #32]
  40b2b8:	adrp	x0, 418000 <ferror@plt+0x15910>
  40b2bc:	add	x0, x0, #0xa08
  40b2c0:	bl	402110 <secure_getenv@plt>
  40b2c4:	cbz	x0, 40b358 <ferror@plt+0x8c68>
  40b2c8:	add	x1, sp, #0x8
  40b2cc:	mov	w2, #0xa                   	// #10
  40b2d0:	mov	x21, x0
  40b2d4:	bl	402470 <strtol@plt>
  40b2d8:	ldr	x8, [sp, #8]
  40b2dc:	mov	x22, x0
  40b2e0:	ldrb	w23, [x8]
  40b2e4:	cbz	x23, 40b354 <ferror@plt+0x8c64>
  40b2e8:	bl	402450 <__ctype_b_loc@plt>
  40b2ec:	ldr	x8, [x0]
  40b2f0:	ldrh	w8, [x8, x23, lsl #1]
  40b2f4:	tbnz	w8, #13, 40b354 <ferror@plt+0x8c64>
  40b2f8:	adrp	x1, 418000 <ferror@plt+0x15910>
  40b2fc:	add	x1, x1, #0xc73
  40b300:	mov	w2, #0x3                   	// #3
  40b304:	mov	x0, x21
  40b308:	mov	w22, #0x3                   	// #3
  40b30c:	bl	402260 <strncmp@plt>
  40b310:	cbz	w0, 40b354 <ferror@plt+0x8c64>
  40b314:	adrp	x1, 419000 <ferror@plt+0x16910>
  40b318:	add	x1, x1, #0x5d7
  40b31c:	mov	w2, #0x4                   	// #4
  40b320:	mov	x0, x21
  40b324:	bl	402260 <strncmp@plt>
  40b328:	cbz	w0, 40b350 <ferror@plt+0x8c60>
  40b32c:	adrp	x1, 418000 <ferror@plt+0x15910>
  40b330:	add	x1, x1, #0xc77
  40b334:	mov	w2, #0x5                   	// #5
  40b338:	mov	x0, x21
  40b33c:	bl	402260 <strncmp@plt>
  40b340:	cmp	w0, #0x0
  40b344:	mov	w8, #0x7                   	// #7
  40b348:	csel	w22, w8, wzr, eq  // eq = none
  40b34c:	b	40b354 <ferror@plt+0x8c64>
  40b350:	mov	w22, #0x6                   	// #6
  40b354:	str	w22, [x19, #4]
  40b358:	adrp	x8, 42b000 <ferror@plt+0x28910>
  40b35c:	add	x8, x8, #0x358
  40b360:	cmp	x20, #0x0
  40b364:	csel	x2, x8, x20, eq  // eq = none
  40b368:	add	x1, x19, #0x28
  40b36c:	mov	x0, x19
  40b370:	bl	40c5dc <ferror@plt+0x9eec>
  40b374:	tbnz	w0, #31, 40b3c8 <ferror@plt+0x8cd8>
  40b378:	mov	w0, #0x100                 	// #256
  40b37c:	mov	x1, xzr
  40b380:	bl	40a068 <ferror@plt+0x7978>
  40b384:	ldr	w8, [x19, #4]
  40b388:	str	x0, [x19, #48]
  40b38c:	cbz	x0, 40b3f8 <ferror@plt+0x8d08>
  40b390:	cmp	w8, #0x6
  40b394:	b.lt	40b444 <ferror@plt+0x8d54>  // b.tstop
  40b398:	adrp	x2, 418000 <ferror@plt+0x15910>
  40b39c:	adrp	x4, 418000 <ferror@plt+0x15910>
  40b3a0:	adrp	x5, 418000 <ferror@plt+0x15910>
  40b3a4:	add	x2, x2, #0xa11
  40b3a8:	add	x4, x4, #0xa23
  40b3ac:	add	x5, x5, #0xa64
  40b3b0:	mov	w1, #0x6                   	// #6
  40b3b4:	mov	w3, #0x11e                 	// #286
  40b3b8:	mov	x0, x19
  40b3bc:	mov	x6, x19
  40b3c0:	bl	40b198 <ferror@plt+0x8aa8>
  40b3c4:	b	40b444 <ferror@plt+0x8d54>
  40b3c8:	ldr	w8, [x19, #4]
  40b3cc:	cmp	w8, #0x3
  40b3d0:	b.lt	40b428 <ferror@plt+0x8d38>  // b.tstop
  40b3d4:	adrp	x2, 418000 <ferror@plt+0x15910>
  40b3d8:	adrp	x4, 418000 <ferror@plt+0x15910>
  40b3dc:	adrp	x5, 418000 <ferror@plt+0x15910>
  40b3e0:	add	x2, x2, #0xa11
  40b3e4:	add	x4, x4, #0xa23
  40b3e8:	add	x5, x5, #0xa2c
  40b3ec:	mov	w1, #0x3                   	// #3
  40b3f0:	mov	w3, #0x114                 	// #276
  40b3f4:	b	40b420 <ferror@plt+0x8d30>
  40b3f8:	cmp	w8, #0x3
  40b3fc:	b.lt	40b428 <ferror@plt+0x8d38>  // b.tstop
  40b400:	adrp	x2, 418000 <ferror@plt+0x15910>
  40b404:	adrp	x4, 418000 <ferror@plt+0x15910>
  40b408:	adrp	x5, 418000 <ferror@plt+0x15910>
  40b40c:	add	x2, x2, #0xa11
  40b410:	add	x4, x4, #0xa23
  40b414:	add	x5, x5, #0xa45
  40b418:	mov	w1, #0x3                   	// #3
  40b41c:	mov	w3, #0x11a                 	// #282
  40b420:	mov	x0, x19
  40b424:	bl	40b198 <ferror@plt+0x8aa8>
  40b428:	ldr	x0, [x19, #48]
  40b42c:	bl	4024a0 <free@plt>
  40b430:	ldr	x0, [x19, #32]
  40b434:	bl	4024a0 <free@plt>
  40b438:	mov	x0, x19
  40b43c:	bl	4024a0 <free@plt>
  40b440:	mov	x19, xzr
  40b444:	mov	x0, x19
  40b448:	ldp	x20, x19, [sp, #448]
  40b44c:	ldp	x22, x21, [sp, #432]
  40b450:	ldp	x28, x23, [sp, #416]
  40b454:	ldp	x29, x30, [sp, #400]
  40b458:	add	sp, sp, #0x1d0
  40b45c:	ret
  40b460:	sub	sp, sp, #0x50
  40b464:	adrp	x1, 418000 <ferror@plt+0x15910>
  40b468:	mov	x2, x4
  40b46c:	add	x1, x1, #0xc52
  40b470:	stp	x29, x30, [sp, #32]
  40b474:	str	x21, [sp, #48]
  40b478:	stp	x20, x19, [sp, #64]
  40b47c:	add	x29, sp, #0x20
  40b480:	mov	x19, x6
  40b484:	mov	x20, x5
  40b488:	mov	x21, x0
  40b48c:	bl	4026b0 <fprintf@plt>
  40b490:	ldp	q1, q0, [x19]
  40b494:	mov	x2, sp
  40b498:	mov	x0, x21
  40b49c:	mov	x1, x20
  40b4a0:	stp	q1, q0, [sp]
  40b4a4:	bl	402600 <vfprintf@plt>
  40b4a8:	ldp	x20, x19, [sp, #64]
  40b4ac:	ldr	x21, [sp, #48]
  40b4b0:	ldp	x29, x30, [sp, #32]
  40b4b4:	add	sp, sp, #0x50
  40b4b8:	ret
  40b4bc:	cbz	x0, 40b4c4 <ferror@plt+0x8dd4>
  40b4c0:	str	w1, [x0, #4]
  40b4c4:	ret
  40b4c8:	cbz	x0, 40b4d4 <ferror@plt+0x8de4>
  40b4cc:	ldr	w0, [x0, #4]
  40b4d0:	ret
  40b4d4:	mov	w0, #0xffffffff            	// #-1
  40b4d8:	ret
  40b4dc:	cbz	x0, 40b4ec <ferror@plt+0x8dfc>
  40b4e0:	ldr	w8, [x0]
  40b4e4:	add	w8, w8, #0x1
  40b4e8:	str	w8, [x0]
  40b4ec:	ret
  40b4f0:	stp	x29, x30, [sp, #-32]!
  40b4f4:	str	x19, [sp, #16]
  40b4f8:	mov	x19, x0
  40b4fc:	mov	x29, sp
  40b500:	cbz	x0, 40b57c <ferror@plt+0x8e8c>
  40b504:	ldr	w8, [x19]
  40b508:	subs	w8, w8, #0x1
  40b50c:	str	w8, [x19]
  40b510:	b.gt	40b57c <ferror@plt+0x8e8c>
  40b514:	ldr	w8, [x19, #4]
  40b518:	cmp	w8, #0x6
  40b51c:	b.lt	40b54c <ferror@plt+0x8e5c>  // b.tstop
  40b520:	adrp	x2, 418000 <ferror@plt+0x15910>
  40b524:	adrp	x4, 418000 <ferror@plt+0x15910>
  40b528:	adrp	x5, 418000 <ferror@plt+0x15910>
  40b52c:	add	x2, x2, #0xa11
  40b530:	add	x4, x4, #0xa74
  40b534:	add	x5, x5, #0xa7f
  40b538:	mov	w1, #0x6                   	// #6
  40b53c:	mov	w3, #0x14b                 	// #331
  40b540:	mov	x0, x19
  40b544:	mov	x6, x19
  40b548:	bl	40b198 <ferror@plt+0x8aa8>
  40b54c:	mov	x0, x19
  40b550:	bl	40b58c <ferror@plt+0x8e9c>
  40b554:	ldr	x0, [x19, #48]
  40b558:	bl	40a0dc <ferror@plt+0x79ec>
  40b55c:	ldr	x0, [x19, #32]
  40b560:	bl	4024a0 <free@plt>
  40b564:	ldr	x0, [x19, #40]
  40b568:	cbz	x0, 40b570 <ferror@plt+0x8e80>
  40b56c:	bl	40c4c4 <ferror@plt+0x9dd4>
  40b570:	mov	x0, x19
  40b574:	bl	4024a0 <free@plt>
  40b578:	mov	x19, xzr
  40b57c:	mov	x0, x19
  40b580:	ldr	x19, [sp, #16]
  40b584:	ldp	x29, x30, [sp], #32
  40b588:	ret
  40b58c:	stp	x29, x30, [sp, #-48]!
  40b590:	str	x21, [sp, #16]
  40b594:	stp	x20, x19, [sp, #32]
  40b598:	mov	x29, sp
  40b59c:	cbz	x0, 40b5cc <ferror@plt+0x8edc>
  40b5a0:	mov	x19, x0
  40b5a4:	mov	x20, xzr
  40b5a8:	add	x21, x19, x20
  40b5ac:	ldr	x0, [x21, #56]
  40b5b0:	cbz	x0, 40b5c0 <ferror@plt+0x8ed0>
  40b5b4:	bl	40e248 <ferror@plt+0xbb58>
  40b5b8:	str	xzr, [x21, #56]
  40b5bc:	str	xzr, [x21, #88]
  40b5c0:	add	x20, x20, #0x8
  40b5c4:	cmp	x20, #0x20
  40b5c8:	b.ne	40b5a8 <ferror@plt+0x8eb8>  // b.any
  40b5cc:	ldp	x20, x19, [sp, #32]
  40b5d0:	ldr	x21, [sp, #16]
  40b5d4:	ldp	x29, x30, [sp], #48
  40b5d8:	ret
  40b5dc:	cbz	x0, 40b618 <ferror@plt+0x8f28>
  40b5e0:	ldr	w8, [x0, #4]
  40b5e4:	mov	x6, x1
  40b5e8:	stp	x1, x2, [x0, #8]
  40b5ec:	cmp	w8, #0x6
  40b5f0:	b.lt	40b618 <ferror@plt+0x8f28>  // b.tstop
  40b5f4:	adrp	x2, 418000 <ferror@plt+0x15910>
  40b5f8:	adrp	x4, 418000 <ferror@plt+0x15910>
  40b5fc:	adrp	x5, 418000 <ferror@plt+0x15910>
  40b600:	add	x2, x2, #0xa11
  40b604:	add	x4, x4, #0xa94
  40b608:	add	x5, x5, #0xaa4
  40b60c:	mov	w1, #0x6                   	// #6
  40b610:	mov	w3, #0x16c                 	// #364
  40b614:	b	40b198 <ferror@plt+0x8aa8>
  40b618:	ret
  40b61c:	ldr	x0, [x0, #48]
  40b620:	b	40a520 <ferror@plt+0x7e30>
  40b624:	ldr	x0, [x0, #48]
  40b628:	mov	x8, x1
  40b62c:	mov	x1, x2
  40b630:	mov	x2, x8
  40b634:	b	40a17c <ferror@plt+0x7a8c>
  40b638:	ldr	x0, [x0, #48]
  40b63c:	mov	x1, x2
  40b640:	b	40a650 <ferror@plt+0x7f60>
  40b644:	stp	x29, x30, [sp, #-48]!
  40b648:	stp	x20, x19, [sp, #32]
  40b64c:	mov	x20, x1
  40b650:	adrp	x1, 417000 <ferror@plt+0x14910>
  40b654:	str	x21, [sp, #16]
  40b658:	mov	x19, x2
  40b65c:	mov	x21, x0
  40b660:	add	x1, x1, #0xf75
  40b664:	mov	w2, #0x7                   	// #7
  40b668:	mov	x0, x20
  40b66c:	mov	x29, sp
  40b670:	bl	402260 <strncmp@plt>
  40b674:	cbz	w0, 40b68c <ferror@plt+0x8f9c>
  40b678:	ldp	x20, x19, [sp, #32]
  40b67c:	ldr	x21, [sp, #16]
  40b680:	mov	w0, wzr
  40b684:	ldp	x29, x30, [sp], #48
  40b688:	ret
  40b68c:	mov	x0, x21
  40b690:	mov	x2, x20
  40b694:	mov	x3, x19
  40b698:	ldp	x20, x19, [sp, #32]
  40b69c:	ldr	x21, [sp, #16]
  40b6a0:	mov	w1, #0x2                   	// #2
  40b6a4:	ldp	x29, x30, [sp], #48
  40b6a8:	b	40b6ac <ferror@plt+0x8fbc>
  40b6ac:	stp	x29, x30, [sp, #-96]!
  40b6b0:	str	x28, [sp, #16]
  40b6b4:	stp	x26, x25, [sp, #32]
  40b6b8:	stp	x24, x23, [sp, #48]
  40b6bc:	stp	x22, x21, [sp, #64]
  40b6c0:	stp	x20, x19, [sp, #80]
  40b6c4:	mov	x29, sp
  40b6c8:	sub	sp, sp, #0x1, lsl #12
  40b6cc:	sub	sp, sp, #0x10
  40b6d0:	add	x8, x0, w1, uxtw #3
  40b6d4:	mov	x20, x0
  40b6d8:	ldr	x0, [x8, #56]
  40b6dc:	mov	x19, x3
  40b6e0:	mov	x21, x2
  40b6e4:	cbz	x0, 40b6f8 <ferror@plt+0x9008>
  40b6e8:	mov	x1, x21
  40b6ec:	bl	40e4e8 <ferror@plt+0xbdf8>
  40b6f0:	mov	x22, x0
  40b6f4:	b	40b748 <ferror@plt+0x9058>
  40b6f8:	mov	w8, w1
  40b6fc:	adrp	x9, 42a000 <ferror@plt+0x27910>
  40b700:	lsl	x8, x8, #4
  40b704:	add	x9, x9, #0xcb8
  40b708:	ldr	x3, [x20, #32]
  40b70c:	ldr	x4, [x9, x8]
  40b710:	adrp	x2, 418000 <ferror@plt+0x15910>
  40b714:	add	x2, x2, #0xb85
  40b718:	add	x0, sp, #0x10
  40b71c:	mov	w1, #0x1000                	// #4096
  40b720:	bl	4021f0 <snprintf@plt>
  40b724:	add	x0, sp, #0x10
  40b728:	bl	40da98 <ferror@plt+0xb3a8>
  40b72c:	cbz	x0, 40b808 <ferror@plt+0x9118>
  40b730:	mov	x1, x21
  40b734:	mov	x23, x0
  40b738:	bl	40de20 <ferror@plt+0xb730>
  40b73c:	mov	x22, x0
  40b740:	mov	x0, x23
  40b744:	bl	40db78 <ferror@plt+0xb488>
  40b748:	mov	w23, wzr
  40b74c:	cbz	x22, 40b78c <ferror@plt+0x909c>
  40b750:	mov	x26, x22
  40b754:	add	x25, x26, #0x10
  40b758:	add	x3, sp, #0x10
  40b75c:	mov	x0, x20
  40b760:	mov	x1, x21
  40b764:	mov	x2, x25
  40b768:	bl	40f558 <ferror@plt+0xce68>
  40b76c:	tbnz	w0, #31, 40b79c <ferror@plt+0x90ac>
  40b770:	ldr	x0, [x19]
  40b774:	ldr	x1, [sp, #16]
  40b778:	bl	40c1b8 <ferror@plt+0x9ac8>
  40b77c:	str	x0, [x19]
  40b780:	ldr	x26, [x26]
  40b784:	add	w23, w23, #0x1
  40b788:	cbnz	x26, 40b754 <ferror@plt+0x9064>
  40b78c:	mov	x0, x22
  40b790:	bl	40da6c <ferror@plt+0xb37c>
  40b794:	mov	w24, w23
  40b798:	b	40b80c <ferror@plt+0x911c>
  40b79c:	mov	w24, w0
  40b7a0:	cbz	x20, 40b7ec <ferror@plt+0x90fc>
  40b7a4:	ldr	w8, [x20, #4]
  40b7a8:	cmp	w8, #0x3
  40b7ac:	b.lt	40b7ec <ferror@plt+0x90fc>  // b.tstop
  40b7b0:	neg	w0, w24
  40b7b4:	bl	402340 <strerror@plt>
  40b7b8:	adrp	x2, 418000 <ferror@plt+0x15910>
  40b7bc:	adrp	x4, 418000 <ferror@plt+0x15910>
  40b7c0:	adrp	x5, 418000 <ferror@plt+0x15910>
  40b7c4:	add	x2, x2, #0xa11
  40b7c8:	add	x4, x4, #0xcad
  40b7cc:	add	x5, x5, #0xcce
  40b7d0:	mov	w1, #0x3                   	// #3
  40b7d4:	mov	w3, #0x1cb                 	// #459
  40b7d8:	str	x0, [sp]
  40b7dc:	mov	x0, x20
  40b7e0:	mov	x6, x21
  40b7e4:	mov	x7, x25
  40b7e8:	bl	40b198 <ferror@plt+0x8aa8>
  40b7ec:	ldr	x0, [x19]
  40b7f0:	mov	w1, w23
  40b7f4:	bl	40c3e0 <ferror@plt+0x9cf0>
  40b7f8:	str	x0, [x19]
  40b7fc:	mov	x0, x22
  40b800:	bl	40da6c <ferror@plt+0xb37c>
  40b804:	b	40b80c <ferror@plt+0x911c>
  40b808:	mov	w24, #0xffffffda            	// #-38
  40b80c:	mov	w0, w24
  40b810:	add	sp, sp, #0x1, lsl #12
  40b814:	add	sp, sp, #0x10
  40b818:	ldp	x20, x19, [sp, #80]
  40b81c:	ldp	x22, x21, [sp, #64]
  40b820:	ldp	x24, x23, [sp, #48]
  40b824:	ldp	x26, x25, [sp, #32]
  40b828:	ldr	x28, [sp, #16]
  40b82c:	ldp	x29, x30, [sp], #96
  40b830:	ret
  40b834:	mov	x3, x2
  40b838:	mov	x2, x1
  40b83c:	mov	w1, #0x1                   	// #1
  40b840:	b	40b6ac <ferror@plt+0x8fbc>
  40b844:	stp	x29, x30, [sp, #-64]!
  40b848:	stp	x22, x21, [sp, #32]
  40b84c:	stp	x20, x19, [sp, #48]
  40b850:	ldr	x8, [x2]
  40b854:	str	x23, [sp, #16]
  40b858:	mov	x29, sp
  40b85c:	cbnz	x8, 40b928 <ferror@plt+0x9238>
  40b860:	mov	x23, x2
  40b864:	mov	x21, x1
  40b868:	mov	x22, x0
  40b86c:	bl	40b948 <ferror@plt+0x9258>
  40b870:	mov	x19, x0
  40b874:	cbz	x0, 40b8bc <ferror@plt+0x91cc>
  40b878:	add	x2, x29, #0x18
  40b87c:	mov	x0, x22
  40b880:	mov	x1, x21
  40b884:	bl	40f3a0 <ferror@plt+0xccb0>
  40b888:	mov	w20, w0
  40b88c:	tbnz	w0, #31, 40b8c4 <ferror@plt+0x91d4>
  40b890:	ldr	x0, [x29, #24]
  40b894:	mov	w1, #0x1                   	// #1
  40b898:	bl	40f36c <ferror@plt+0xcc7c>
  40b89c:	ldr	x0, [x23]
  40b8a0:	ldr	x1, [x29, #24]
  40b8a4:	bl	40c1b8 <ferror@plt+0x9ac8>
  40b8a8:	cmp	x0, #0x0
  40b8ac:	mov	w8, #0xfffffff4            	// #-12
  40b8b0:	csel	w20, w8, w20, eq  // eq = none
  40b8b4:	str	x0, [x23]
  40b8b8:	b	40b908 <ferror@plt+0x9218>
  40b8bc:	mov	w20, wzr
  40b8c0:	b	40b908 <ferror@plt+0x9218>
  40b8c4:	ldr	w8, [x22, #4]
  40b8c8:	cmp	w8, #0x3
  40b8cc:	b.lt	40b908 <ferror@plt+0x9218>  // b.tstop
  40b8d0:	neg	w0, w20
  40b8d4:	bl	402340 <strerror@plt>
  40b8d8:	adrp	x2, 418000 <ferror@plt+0x15910>
  40b8dc:	adrp	x4, 418000 <ferror@plt+0x15910>
  40b8e0:	adrp	x5, 418000 <ferror@plt+0x15910>
  40b8e4:	mov	x7, x0
  40b8e8:	add	x2, x2, #0xa11
  40b8ec:	add	x4, x4, #0xb37
  40b8f0:	add	x5, x5, #0xb5b
  40b8f4:	mov	w1, #0x3                   	// #3
  40b8f8:	mov	w3, #0x21c                 	// #540
  40b8fc:	mov	x0, x22
  40b900:	mov	x6, x21
  40b904:	bl	40b198 <ferror@plt+0x8aa8>
  40b908:	mov	x0, x19
  40b90c:	bl	4024a0 <free@plt>
  40b910:	mov	w0, w20
  40b914:	ldp	x20, x19, [sp, #48]
  40b918:	ldp	x22, x21, [sp, #32]
  40b91c:	ldr	x23, [sp, #16]
  40b920:	ldp	x29, x30, [sp], #64
  40b924:	ret
  40b928:	adrp	x0, 418000 <ferror@plt+0x15910>
  40b92c:	adrp	x1, 418000 <ferror@plt+0x15910>
  40b930:	adrp	x3, 418000 <ferror@plt+0x15910>
  40b934:	add	x0, x0, #0xacb
  40b938:	add	x1, x1, #0xa11
  40b93c:	add	x3, x3, #0xad9
  40b940:	mov	w2, #0x213                 	// #531
  40b944:	bl	402630 <__assert_fail@plt>
  40b948:	stp	x29, x30, [sp, #-48]!
  40b94c:	str	x28, [sp, #16]
  40b950:	stp	x20, x19, [sp, #32]
  40b954:	mov	x29, sp
  40b958:	sub	sp, sp, #0x1, lsl #12
  40b95c:	mov	x8, x0
  40b960:	ldr	x0, [x0, #80]
  40b964:	mov	x19, x1
  40b968:	cbz	x0, 40b984 <ferror@plt+0x9294>
  40b96c:	mov	x1, x19
  40b970:	add	sp, sp, #0x1, lsl #12
  40b974:	ldp	x20, x19, [sp, #32]
  40b978:	ldr	x28, [sp, #16]
  40b97c:	ldp	x29, x30, [sp], #48
  40b980:	b	40e408 <ferror@plt+0xbd18>
  40b984:	ldr	x3, [x8, #32]
  40b988:	adrp	x2, 418000 <ferror@plt+0x15910>
  40b98c:	adrp	x4, 417000 <ferror@plt+0x14910>
  40b990:	add	x2, x2, #0xb85
  40b994:	add	x4, x4, #0xfaf
  40b998:	mov	x0, sp
  40b99c:	mov	w1, #0x1000                	// #4096
  40b9a0:	bl	4021f0 <snprintf@plt>
  40b9a4:	mov	x0, sp
  40b9a8:	bl	40da98 <ferror@plt+0xb3a8>
  40b9ac:	cbz	x0, 40b9cc <ferror@plt+0x92dc>
  40b9b0:	mov	x1, x19
  40b9b4:	mov	x20, x0
  40b9b8:	bl	40dd3c <ferror@plt+0xb64c>
  40b9bc:	mov	x19, x0
  40b9c0:	mov	x0, x20
  40b9c4:	bl	40db78 <ferror@plt+0xb488>
  40b9c8:	b	40b9d0 <ferror@plt+0x92e0>
  40b9cc:	mov	x19, xzr
  40b9d0:	mov	x0, x19
  40b9d4:	add	sp, sp, #0x1, lsl #12
  40b9d8:	ldp	x20, x19, [sp, #32]
  40b9dc:	ldr	x28, [sp, #16]
  40b9e0:	ldp	x29, x30, [sp], #48
  40b9e4:	ret
  40b9e8:	stp	x29, x30, [sp, #-32]!
  40b9ec:	str	x19, [sp, #16]
  40b9f0:	mov	x29, sp
  40b9f4:	bl	40b948 <ferror@plt+0x9258>
  40b9f8:	cmp	x0, #0x0
  40b9fc:	cset	w19, ne  // ne = any
  40ba00:	bl	4024a0 <free@plt>
  40ba04:	mov	w0, w19
  40ba08:	ldr	x19, [sp, #16]
  40ba0c:	ldp	x29, x30, [sp], #32
  40ba10:	ret
  40ba14:	stp	x29, x30, [sp, #-48]!
  40ba18:	str	x28, [sp, #16]
  40ba1c:	stp	x20, x19, [sp, #32]
  40ba20:	mov	x29, sp
  40ba24:	sub	sp, sp, #0x1, lsl #12
  40ba28:	mov	x8, x0
  40ba2c:	ldr	x0, [x0, #56]
  40ba30:	mov	x19, x1
  40ba34:	cbz	x0, 40ba48 <ferror@plt+0x9358>
  40ba38:	mov	x1, x19
  40ba3c:	bl	40e408 <ferror@plt+0xbd18>
  40ba40:	mov	x19, x0
  40ba44:	b	40ba94 <ferror@plt+0x93a4>
  40ba48:	ldr	x3, [x8, #32]
  40ba4c:	adrp	x2, 418000 <ferror@plt+0x15910>
  40ba50:	adrp	x4, 417000 <ferror@plt+0x14910>
  40ba54:	add	x2, x2, #0xb85
  40ba58:	add	x4, x4, #0x1c4
  40ba5c:	mov	x0, sp
  40ba60:	mov	w1, #0x1000                	// #4096
  40ba64:	bl	4021f0 <snprintf@plt>
  40ba68:	mov	x0, sp
  40ba6c:	bl	40da98 <ferror@plt+0xb3a8>
  40ba70:	cbz	x0, 40ba90 <ferror@plt+0x93a0>
  40ba74:	mov	x1, x19
  40ba78:	mov	x20, x0
  40ba7c:	bl	40dd3c <ferror@plt+0xb64c>
  40ba80:	mov	x19, x0
  40ba84:	mov	x0, x20
  40ba88:	bl	40db78 <ferror@plt+0xb488>
  40ba8c:	b	40ba94 <ferror@plt+0x93a4>
  40ba90:	mov	x19, xzr
  40ba94:	mov	x0, x19
  40ba98:	add	sp, sp, #0x1, lsl #12
  40ba9c:	ldp	x20, x19, [sp, #32]
  40baa0:	ldr	x28, [sp, #16]
  40baa4:	ldp	x29, x30, [sp], #48
  40baa8:	ret
  40baac:	stp	x29, x30, [sp, #-64]!
  40bab0:	stp	x22, x21, [sp, #32]
  40bab4:	mov	x21, x1
  40bab8:	mov	x22, x0
  40babc:	mov	w1, #0x3a                  	// #58
  40bac0:	mov	x0, x21
  40bac4:	str	x23, [sp, #16]
  40bac8:	stp	x20, x19, [sp, #48]
  40bacc:	mov	x29, sp
  40bad0:	mov	x23, x2
  40bad4:	bl	4024d0 <strchr@plt>
  40bad8:	cbz	x0, 40bae4 <ferror@plt+0x93f4>
  40badc:	mov	w20, wzr
  40bae0:	b	40bb84 <ferror@plt+0x9494>
  40bae4:	mov	x0, x22
  40bae8:	mov	x1, x21
  40baec:	bl	40ba14 <ferror@plt+0x9324>
  40baf0:	mov	x19, x0
  40baf4:	cbz	x0, 40bb30 <ferror@plt+0x9440>
  40baf8:	add	x2, x29, #0x18
  40bafc:	mov	x0, x22
  40bb00:	mov	x1, x21
  40bb04:	bl	40f3a0 <ferror@plt+0xccb0>
  40bb08:	mov	w20, w0
  40bb0c:	tbnz	w0, #31, 40bb38 <ferror@plt+0x9448>
  40bb10:	ldr	x0, [x23]
  40bb14:	ldr	x1, [x29, #24]
  40bb18:	bl	40c1b8 <ferror@plt+0x9ac8>
  40bb1c:	str	x0, [x23]
  40bb20:	ldr	x0, [x29, #24]
  40bb24:	mov	x1, x19
  40bb28:	bl	40eed0 <ferror@plt+0xc7e0>
  40bb2c:	b	40bb7c <ferror@plt+0x948c>
  40bb30:	mov	w20, wzr
  40bb34:	b	40bb7c <ferror@plt+0x948c>
  40bb38:	ldr	w8, [x22, #4]
  40bb3c:	cmp	w8, #0x3
  40bb40:	b.lt	40bb7c <ferror@plt+0x948c>  // b.tstop
  40bb44:	neg	w0, w20
  40bb48:	bl	402340 <strerror@plt>
  40bb4c:	adrp	x2, 418000 <ferror@plt+0x15910>
  40bb50:	adrp	x4, 418000 <ferror@plt+0x15910>
  40bb54:	adrp	x5, 418000 <ferror@plt+0x15910>
  40bb58:	mov	x7, x0
  40bb5c:	add	x2, x2, #0xa11
  40bb60:	add	x4, x4, #0xb8f
  40bb64:	add	x5, x5, #0xb5b
  40bb68:	mov	w1, #0x3                   	// #3
  40bb6c:	mov	w3, #0x268                 	// #616
  40bb70:	mov	x0, x22
  40bb74:	mov	x6, x21
  40bb78:	bl	40b198 <ferror@plt+0x8aa8>
  40bb7c:	mov	x0, x19
  40bb80:	bl	4024a0 <free@plt>
  40bb84:	mov	w0, w20
  40bb88:	ldp	x20, x19, [sp, #48]
  40bb8c:	ldp	x22, x21, [sp, #32]
  40bb90:	ldr	x23, [sp, #16]
  40bb94:	ldp	x29, x30, [sp], #64
  40bb98:	ret
  40bb9c:	sub	sp, sp, #0x60
  40bba0:	stp	x29, x30, [sp, #16]
  40bba4:	stp	x26, x25, [sp, #32]
  40bba8:	stp	x24, x23, [sp, #48]
  40bbac:	stp	x22, x21, [sp, #64]
  40bbb0:	stp	x20, x19, [sp, #80]
  40bbb4:	ldr	x26, [x0, #40]
  40bbb8:	add	x29, sp, #0x10
  40bbbc:	ldr	x23, [x26, #8]
  40bbc0:	cbz	x23, 40bc44 <ferror@plt+0x9554>
  40bbc4:	mov	x19, x2
  40bbc8:	mov	x21, x0
  40bbcc:	mov	x22, x1
  40bbd0:	mov	w20, wzr
  40bbd4:	mov	x0, x23
  40bbd8:	bl	40c448 <ferror@plt+0x9d58>
  40bbdc:	mov	x25, x0
  40bbe0:	mov	x0, x23
  40bbe4:	bl	40c454 <ferror@plt+0x9d64>
  40bbe8:	mov	x24, x0
  40bbec:	mov	x0, x25
  40bbf0:	mov	x1, x22
  40bbf4:	mov	w2, wzr
  40bbf8:	bl	402510 <fnmatch@plt>
  40bbfc:	cbnz	w0, 40bc2c <ferror@plt+0x953c>
  40bc00:	add	x3, sp, #0x8
  40bc04:	mov	x0, x21
  40bc08:	mov	x1, x25
  40bc0c:	mov	x2, x24
  40bc10:	bl	40f558 <ferror@plt+0xce68>
  40bc14:	tbnz	w0, #31, 40bc4c <ferror@plt+0x955c>
  40bc18:	ldr	x0, [x19]
  40bc1c:	ldr	x1, [sp, #8]
  40bc20:	bl	40c1b8 <ferror@plt+0x9ac8>
  40bc24:	add	w20, w20, #0x1
  40bc28:	str	x0, [x19]
  40bc2c:	ldr	x8, [x23]
  40bc30:	ldr	x9, [x26, #8]
  40bc34:	cmp	x8, x9
  40bc38:	csel	x23, xzr, x8, eq  // eq = none
  40bc3c:	cbnz	x23, 40bbd4 <ferror@plt+0x94e4>
  40bc40:	b	40bcac <ferror@plt+0x95bc>
  40bc44:	mov	w20, wzr
  40bc48:	b	40bcac <ferror@plt+0x95bc>
  40bc4c:	ldr	w8, [x21, #4]
  40bc50:	mov	w25, w0
  40bc54:	cmp	w8, #0x3
  40bc58:	b.lt	40bc98 <ferror@plt+0x95a8>  // b.tstop
  40bc5c:	neg	w0, w25
  40bc60:	bl	402340 <strerror@plt>
  40bc64:	adrp	x2, 418000 <ferror@plt+0x15910>
  40bc68:	adrp	x4, 418000 <ferror@plt+0x15910>
  40bc6c:	adrp	x5, 418000 <ferror@plt+0x15910>
  40bc70:	add	x2, x2, #0xa11
  40bc74:	add	x4, x4, #0xbb2
  40bc78:	add	x5, x5, #0xbd0
  40bc7c:	mov	w1, #0x3                   	// #3
  40bc80:	mov	w3, #0x288                 	// #648
  40bc84:	str	x0, [sp]
  40bc88:	mov	x0, x21
  40bc8c:	mov	x6, x22
  40bc90:	mov	x7, x24
  40bc94:	bl	40b198 <ferror@plt+0x8aa8>
  40bc98:	ldr	x0, [x19]
  40bc9c:	mov	w1, w20
  40bca0:	bl	40c3e0 <ferror@plt+0x9cf0>
  40bca4:	str	x0, [x19]
  40bca8:	mov	w20, w25
  40bcac:	mov	w0, w20
  40bcb0:	ldp	x20, x19, [sp, #80]
  40bcb4:	ldp	x22, x21, [sp, #64]
  40bcb8:	ldp	x24, x23, [sp, #48]
  40bcbc:	ldp	x26, x25, [sp, #32]
  40bcc0:	ldp	x29, x30, [sp, #16]
  40bcc4:	add	sp, sp, #0x60
  40bcc8:	ret
  40bccc:	sub	sp, sp, #0x50
  40bcd0:	stp	x29, x30, [sp, #16]
  40bcd4:	stp	x24, x23, [sp, #32]
  40bcd8:	stp	x22, x21, [sp, #48]
  40bcdc:	stp	x20, x19, [sp, #64]
  40bce0:	ldr	x24, [x0, #40]
  40bce4:	mov	x20, x2
  40bce8:	mov	x19, x0
  40bcec:	mov	x21, x1
  40bcf0:	ldr	x23, [x24, #40]
  40bcf4:	add	x29, sp, #0x10
  40bcf8:	cbz	x23, 40bd28 <ferror@plt+0x9638>
  40bcfc:	mov	x0, x23
  40bd00:	bl	40c484 <ferror@plt+0x9d94>
  40bd04:	mov	x1, x21
  40bd08:	mov	x22, x0
  40bd0c:	bl	402430 <strcmp@plt>
  40bd10:	cbz	w0, 40bd64 <ferror@plt+0x9674>
  40bd14:	ldr	x8, [x23]
  40bd18:	ldr	x9, [x24, #40]
  40bd1c:	cmp	x8, x9
  40bd20:	csel	x23, xzr, x8, eq  // eq = none
  40bd24:	cbnz	x23, 40bcfc <ferror@plt+0x960c>
  40bd28:	ldr	x23, [x24, #32]
  40bd2c:	cbz	x23, 40bd5c <ferror@plt+0x966c>
  40bd30:	mov	x0, x23
  40bd34:	bl	40c484 <ferror@plt+0x9d94>
  40bd38:	mov	x1, x21
  40bd3c:	mov	x22, x0
  40bd40:	bl	402430 <strcmp@plt>
  40bd44:	cbz	w0, 40bda8 <ferror@plt+0x96b8>
  40bd48:	ldr	x8, [x23]
  40bd4c:	ldr	x9, [x24, #32]
  40bd50:	cmp	x8, x9
  40bd54:	csel	x23, xzr, x8, eq  // eq = none
  40bd58:	cbnz	x23, 40bd30 <ferror@plt+0x9640>
  40bd5c:	mov	w21, wzr
  40bd60:	b	40bee4 <ferror@plt+0x97f4>
  40bd64:	mov	x0, x23
  40bd68:	bl	40c478 <ferror@plt+0x9d88>
  40bd6c:	mov	x23, x0
  40bd70:	add	x2, sp, #0x8
  40bd74:	mov	x0, x19
  40bd78:	mov	x1, x22
  40bd7c:	bl	40f3a0 <ferror@plt+0xccb0>
  40bd80:	tbnz	w0, #31, 40bdf0 <ferror@plt+0x9700>
  40bd84:	ldr	x0, [x20]
  40bd88:	ldr	x1, [sp, #8]
  40bd8c:	bl	40c1b8 <ferror@plt+0x9ac8>
  40bd90:	cbz	x0, 40be7c <ferror@plt+0x978c>
  40bd94:	str	x0, [x20]
  40bd98:	ldr	x0, [sp, #8]
  40bd9c:	mov	x1, x23
  40bda0:	bl	4104e0 <ferror@plt+0xddf0>
  40bda4:	b	40bde8 <ferror@plt+0x96f8>
  40bda8:	mov	x0, x23
  40bdac:	bl	40c478 <ferror@plt+0x9d88>
  40bdb0:	mov	x23, x0
  40bdb4:	add	x2, sp, #0x8
  40bdb8:	mov	x0, x19
  40bdbc:	mov	x1, x22
  40bdc0:	bl	40f3a0 <ferror@plt+0xccb0>
  40bdc4:	tbnz	w0, #31, 40be30 <ferror@plt+0x9740>
  40bdc8:	ldr	x0, [x20]
  40bdcc:	ldr	x1, [sp, #8]
  40bdd0:	bl	40c1b8 <ferror@plt+0x9ac8>
  40bdd4:	cbz	x0, 40beac <ferror@plt+0x97bc>
  40bdd8:	str	x0, [x20]
  40bddc:	ldr	x0, [sp, #8]
  40bde0:	mov	x1, x23
  40bde4:	bl	410790 <ferror@plt+0xe0a0>
  40bde8:	mov	w21, #0x1                   	// #1
  40bdec:	b	40bee4 <ferror@plt+0x97f4>
  40bdf0:	ldr	w8, [x19, #4]
  40bdf4:	mov	w21, w0
  40bdf8:	cmp	w8, #0x3
  40bdfc:	b.lt	40bee4 <ferror@plt+0x97f4>  // b.tstop
  40be00:	neg	w0, w21
  40be04:	bl	402340 <strerror@plt>
  40be08:	adrp	x2, 418000 <ferror@plt+0x15910>
  40be0c:	adrp	x4, 418000 <ferror@plt+0x15910>
  40be10:	adrp	x5, 418000 <ferror@plt+0x15910>
  40be14:	mov	x7, x0
  40be18:	add	x2, x2, #0xa11
  40be1c:	add	x4, x4, #0xc05
  40be20:	add	x5, x5, #0xb5b
  40be24:	mov	w1, #0x3                   	// #3
  40be28:	mov	w3, #0x2a9                 	// #681
  40be2c:	b	40be6c <ferror@plt+0x977c>
  40be30:	ldr	w8, [x19, #4]
  40be34:	mov	w21, w0
  40be38:	cmp	w8, #0x3
  40be3c:	b.lt	40bee4 <ferror@plt+0x97f4>  // b.tstop
  40be40:	neg	w0, w21
  40be44:	bl	402340 <strerror@plt>
  40be48:	adrp	x2, 418000 <ferror@plt+0x15910>
  40be4c:	adrp	x4, 418000 <ferror@plt+0x15910>
  40be50:	adrp	x5, 418000 <ferror@plt+0x15910>
  40be54:	mov	x7, x0
  40be58:	add	x2, x2, #0xa11
  40be5c:	add	x4, x4, #0xc05
  40be60:	add	x5, x5, #0xb5b
  40be64:	mov	w1, #0x3                   	// #3
  40be68:	mov	w3, #0x2cd                 	// #717
  40be6c:	mov	x0, x19
  40be70:	mov	x6, x22
  40be74:	bl	40b198 <ferror@plt+0x8aa8>
  40be78:	b	40bee4 <ferror@plt+0x97f4>
  40be7c:	ldr	w8, [x19, #4]
  40be80:	cmp	w8, #0x3
  40be84:	b.lt	40bee0 <ferror@plt+0x97f0>  // b.tstop
  40be88:	adrp	x2, 418000 <ferror@plt+0x15910>
  40be8c:	adrp	x4, 418000 <ferror@plt+0x15910>
  40be90:	adrp	x5, 417000 <ferror@plt+0x14910>
  40be94:	add	x2, x2, #0xa11
  40be98:	add	x4, x4, #0xc05
  40be9c:	add	x5, x5, #0x624
  40bea0:	mov	w1, #0x3                   	// #3
  40bea4:	mov	w3, #0x2af                 	// #687
  40bea8:	b	40bed8 <ferror@plt+0x97e8>
  40beac:	ldr	w8, [x19, #4]
  40beb0:	cmp	w8, #0x3
  40beb4:	b.lt	40bee0 <ferror@plt+0x97f0>  // b.tstop
  40beb8:	adrp	x2, 418000 <ferror@plt+0x15910>
  40bebc:	adrp	x4, 418000 <ferror@plt+0x15910>
  40bec0:	adrp	x5, 417000 <ferror@plt+0x14910>
  40bec4:	add	x2, x2, #0xa11
  40bec8:	add	x4, x4, #0xc05
  40becc:	add	x5, x5, #0x624
  40bed0:	mov	w1, #0x3                   	// #3
  40bed4:	mov	w3, #0x2d3                 	// #723
  40bed8:	mov	x0, x19
  40bedc:	bl	40b198 <ferror@plt+0x8aa8>
  40bee0:	mov	w21, #0xfffffff4            	// #-12
  40bee4:	mov	w0, w21
  40bee8:	ldp	x20, x19, [sp, #64]
  40beec:	ldp	x22, x21, [sp, #48]
  40bef0:	ldp	x24, x23, [sp, #32]
  40bef4:	ldp	x29, x30, [sp, #16]
  40bef8:	add	sp, sp, #0x50
  40befc:	ret
  40bf00:	sub	sp, sp, #0x30
  40bf04:	stp	x29, x30, [sp, #16]
  40bf08:	ldr	x0, [x0, #48]
  40bf0c:	str	x19, [sp, #32]
  40bf10:	mov	w19, w1
  40bf14:	mov	x1, sp
  40bf18:	add	x29, sp, #0x10
  40bf1c:	bl	40a82c <ferror@plt+0x813c>
  40bf20:	mov	x0, sp
  40bf24:	add	x2, x29, #0x18
  40bf28:	mov	x1, xzr
  40bf2c:	bl	40a83c <ferror@plt+0x814c>
  40bf30:	tbz	w0, #0, 40bf58 <ferror@plt+0x9868>
  40bf34:	and	w19, w19, #0x1
  40bf38:	ldr	x0, [x29, #24]
  40bf3c:	mov	w1, w19
  40bf40:	bl	40f35c <ferror@plt+0xcc6c>
  40bf44:	mov	x0, sp
  40bf48:	add	x2, x29, #0x18
  40bf4c:	mov	x1, xzr
  40bf50:	bl	40a83c <ferror@plt+0x814c>
  40bf54:	tbnz	w0, #0, 40bf38 <ferror@plt+0x9848>
  40bf58:	ldr	x19, [sp, #32]
  40bf5c:	ldp	x29, x30, [sp, #16]
  40bf60:	add	sp, sp, #0x30
  40bf64:	ret
  40bf68:	sub	sp, sp, #0x30
  40bf6c:	stp	x29, x30, [sp, #16]
  40bf70:	ldr	x0, [x0, #48]
  40bf74:	str	x19, [sp, #32]
  40bf78:	mov	w19, w1
  40bf7c:	mov	x1, sp
  40bf80:	add	x29, sp, #0x10
  40bf84:	bl	40a82c <ferror@plt+0x813c>
  40bf88:	mov	x0, sp
  40bf8c:	add	x2, x29, #0x18
  40bf90:	mov	x1, xzr
  40bf94:	bl	40a83c <ferror@plt+0x814c>
  40bf98:	tbz	w0, #0, 40bfc0 <ferror@plt+0x98d0>
  40bf9c:	and	w19, w19, #0x1
  40bfa0:	ldr	x0, [x29, #24]
  40bfa4:	mov	w1, w19
  40bfa8:	bl	40f380 <ferror@plt+0xcc90>
  40bfac:	mov	x0, sp
  40bfb0:	add	x2, x29, #0x18
  40bfb4:	mov	x1, xzr
  40bfb8:	bl	40a83c <ferror@plt+0x814c>
  40bfbc:	tbnz	w0, #0, 40bfa0 <ferror@plt+0x98b0>
  40bfc0:	ldr	x19, [sp, #32]
  40bfc4:	ldp	x29, x30, [sp, #16]
  40bfc8:	add	sp, sp, #0x30
  40bfcc:	ret
  40bfd0:	stp	x29, x30, [sp, #-96]!
  40bfd4:	str	x28, [sp, #16]
  40bfd8:	stp	x26, x25, [sp, #32]
  40bfdc:	stp	x24, x23, [sp, #48]
  40bfe0:	stp	x22, x21, [sp, #64]
  40bfe4:	stp	x20, x19, [sp, #80]
  40bfe8:	mov	x29, sp
  40bfec:	sub	sp, sp, #0x1, lsl #12
  40bff0:	cbz	x0, 40c0a8 <ferror@plt+0x99b8>
  40bff4:	adrp	x25, 42a000 <ferror@plt+0x27910>
  40bff8:	adrp	x20, 418000 <ferror@plt+0x15910>
  40bffc:	adrp	x21, 418000 <ferror@plt+0x15910>
  40c000:	adrp	x22, 418000 <ferror@plt+0x15910>
  40c004:	adrp	x23, 418000 <ferror@plt+0x15910>
  40c008:	mov	x19, x0
  40c00c:	mov	x24, xzr
  40c010:	add	x25, x25, #0xcb8
  40c014:	add	x20, x20, #0xb85
  40c018:	add	x21, x21, #0xa11
  40c01c:	add	x22, x22, #0xc25
  40c020:	add	x23, x23, #0xc39
  40c024:	add	x26, x19, x24
  40c028:	ldr	x8, [x26, #56]
  40c02c:	cbz	x8, 40c060 <ferror@plt+0x9970>
  40c030:	ldr	w8, [x19, #4]
  40c034:	cmp	w8, #0x6
  40c038:	b.lt	40c090 <ferror@plt+0x99a0>  // b.tstop
  40c03c:	ldr	x6, [x25]
  40c040:	mov	w1, #0x6                   	// #6
  40c044:	mov	w3, #0x34e                 	// #846
  40c048:	mov	x0, x19
  40c04c:	mov	x2, x21
  40c050:	mov	x4, x22
  40c054:	mov	x5, x23
  40c058:	bl	40b198 <ferror@plt+0x8aa8>
  40c05c:	b	40c090 <ferror@plt+0x99a0>
  40c060:	ldr	x3, [x19, #32]
  40c064:	ldr	x4, [x25]
  40c068:	mov	x0, sp
  40c06c:	mov	w1, #0x1000                	// #4096
  40c070:	mov	x2, x20
  40c074:	bl	4021f0 <snprintf@plt>
  40c078:	add	x2, x26, #0x58
  40c07c:	mov	x1, sp
  40c080:	mov	x0, x19
  40c084:	bl	40e020 <ferror@plt+0xb930>
  40c088:	str	x0, [x26, #56]
  40c08c:	cbz	x0, 40c0b0 <ferror@plt+0x99c0>
  40c090:	add	x24, x24, #0x8
  40c094:	cmp	x24, #0x20
  40c098:	add	x25, x25, #0x10
  40c09c:	b.ne	40c024 <ferror@plt+0x9934>  // b.any
  40c0a0:	mov	w0, wzr
  40c0a4:	b	40c0bc <ferror@plt+0x99cc>
  40c0a8:	mov	w0, #0xfffffffe            	// #-2
  40c0ac:	b	40c0bc <ferror@plt+0x99cc>
  40c0b0:	mov	x0, x19
  40c0b4:	bl	40b58c <ferror@plt+0x8e9c>
  40c0b8:	mov	w0, #0xfffffff4            	// #-12
  40c0bc:	add	sp, sp, #0x1, lsl #12
  40c0c0:	ldp	x20, x19, [sp, #80]
  40c0c4:	ldp	x22, x21, [sp, #64]
  40c0c8:	ldp	x24, x23, [sp, #48]
  40c0cc:	ldp	x26, x25, [sp, #32]
  40c0d0:	ldr	x28, [sp, #16]
  40c0d4:	ldp	x29, x30, [sp], #96
  40c0d8:	ret
  40c0dc:	stp	x29, x30, [sp, #-64]!
  40c0e0:	str	x28, [sp, #16]
  40c0e4:	stp	x22, x21, [sp, #32]
  40c0e8:	stp	x20, x19, [sp, #48]
  40c0ec:	mov	x29, sp
  40c0f0:	sub	sp, sp, #0x1, lsl #12
  40c0f4:	cbz	x0, 40c194 <ferror@plt+0x9aa4>
  40c0f8:	cmp	w1, #0x3
  40c0fc:	b.ls	40c108 <ferror@plt+0x9a18>  // b.plast
  40c100:	mov	w0, #0xfffffffe            	// #-2
  40c104:	b	40c198 <ferror@plt+0x9aa8>
  40c108:	add	x8, x0, w1, uxtw #3
  40c10c:	ldr	x8, [x8, #56]
  40c110:	mov	w19, w2
  40c114:	mov	w21, w1
  40c118:	cbz	x8, 40c13c <ferror@plt+0x9a4c>
  40c11c:	adrp	x9, 42a000 <ferror@plt+0x27910>
  40c120:	add	x9, x9, #0xcb8
  40c124:	add	x9, x9, x21, lsl #4
  40c128:	ldr	x2, [x9, #8]
  40c12c:	mov	x0, x8
  40c130:	mov	w1, w19
  40c134:	bl	40e274 <ferror@plt+0xbb84>
  40c138:	b	40c18c <ferror@plt+0x9a9c>
  40c13c:	adrp	x22, 42a000 <ferror@plt+0x27910>
  40c140:	lsl	x8, x21, #4
  40c144:	add	x22, x22, #0xcb8
  40c148:	ldr	x3, [x0, #32]
  40c14c:	ldr	x4, [x22, x8]
  40c150:	adrp	x2, 418000 <ferror@plt+0x15910>
  40c154:	add	x2, x2, #0xb85
  40c158:	mov	x0, sp
  40c15c:	mov	w1, #0x1000                	// #4096
  40c160:	bl	4021f0 <snprintf@plt>
  40c164:	mov	x0, sp
  40c168:	bl	40da98 <ferror@plt+0xb3a8>
  40c16c:	cbz	x0, 40c194 <ferror@plt+0x9aa4>
  40c170:	add	x8, x22, x21, lsl #4
  40c174:	ldr	x2, [x8, #8]
  40c178:	mov	w1, w19
  40c17c:	mov	x20, x0
  40c180:	bl	40dba0 <ferror@plt+0xb4b0>
  40c184:	mov	x0, x20
  40c188:	bl	40db78 <ferror@plt+0xb488>
  40c18c:	mov	w0, wzr
  40c190:	b	40c198 <ferror@plt+0x9aa8>
  40c194:	mov	w0, #0xffffffda            	// #-38
  40c198:	add	sp, sp, #0x1, lsl #12
  40c19c:	ldp	x20, x19, [sp, #48]
  40c1a0:	ldp	x22, x21, [sp, #32]
  40c1a4:	ldr	x28, [sp, #16]
  40c1a8:	ldp	x29, x30, [sp], #64
  40c1ac:	ret
  40c1b0:	ldr	x0, [x0, #40]
  40c1b4:	ret
  40c1b8:	stp	x29, x30, [sp, #-32]!
  40c1bc:	stp	x20, x19, [sp, #16]
  40c1c0:	mov	x19, x0
  40c1c4:	mov	w0, #0x18                  	// #24
  40c1c8:	mov	x29, sp
  40c1cc:	mov	x20, x1
  40c1d0:	bl	402240 <malloc@plt>
  40c1d4:	cbz	x0, 40c210 <ferror@plt+0x9b20>
  40c1d8:	str	x20, [x0, #16]
  40c1dc:	cbz	x19, 40c1f8 <ferror@plt+0x9b08>
  40c1e0:	mov	x8, x19
  40c1e4:	ldr	x9, [x8, #8]!
  40c1e8:	str	x9, [x0, #8]
  40c1ec:	str	x0, [x9]
  40c1f0:	mov	x9, x19
  40c1f4:	b	40c200 <ferror@plt+0x9b10>
  40c1f8:	add	x8, x0, #0x8
  40c1fc:	mov	x9, x0
  40c200:	cmp	x19, #0x0
  40c204:	str	x0, [x8]
  40c208:	str	x9, [x0]
  40c20c:	csel	x0, x0, x19, eq  // eq = none
  40c210:	ldp	x20, x19, [sp, #16]
  40c214:	ldp	x29, x30, [sp], #32
  40c218:	ret
  40c21c:	stp	x29, x30, [sp, #-32]!
  40c220:	stp	x20, x19, [sp, #16]
  40c224:	mov	x20, x0
  40c228:	mov	w0, #0x18                  	// #24
  40c22c:	mov	x29, sp
  40c230:	mov	x19, x1
  40c234:	bl	402240 <malloc@plt>
  40c238:	cbz	x20, 40c258 <ferror@plt+0x9b68>
  40c23c:	cbz	x0, 40c264 <ferror@plt+0x9b74>
  40c240:	str	x20, [x0]
  40c244:	ldr	x8, [x20, #8]
  40c248:	stp	x8, x19, [x0, #8]
  40c24c:	str	x0, [x8]
  40c250:	str	x0, [x20, #8]
  40c254:	b	40c264 <ferror@plt+0x9b74>
  40c258:	cbz	x0, 40c264 <ferror@plt+0x9b74>
  40c25c:	stp	x0, x19, [x0, #8]
  40c260:	str	x0, [x0]
  40c264:	ldp	x20, x19, [sp, #16]
  40c268:	ldp	x29, x30, [sp], #32
  40c26c:	ret
  40c270:	cbz	x0, 40c294 <ferror@plt+0x9ba4>
  40c274:	cbz	x1, 40c290 <ferror@plt+0x9ba0>
  40c278:	ldr	x8, [x0, #8]
  40c27c:	str	x1, [x8]
  40c280:	ldr	x9, [x1, #8]
  40c284:	str	x0, [x9]
  40c288:	str	x9, [x0, #8]
  40c28c:	str	x8, [x1, #8]
  40c290:	ret
  40c294:	mov	x0, x1
  40c298:	ret
  40c29c:	stp	x29, x30, [sp, #-32]!
  40c2a0:	stp	x20, x19, [sp, #16]
  40c2a4:	mov	x19, x0
  40c2a8:	mov	w0, #0x18                  	// #24
  40c2ac:	mov	x29, sp
  40c2b0:	mov	x20, x1
  40c2b4:	bl	402240 <malloc@plt>
  40c2b8:	cbz	x0, 40c2e8 <ferror@plt+0x9bf8>
  40c2bc:	str	x20, [x0, #16]
  40c2c0:	cbz	x19, 40c2d8 <ferror@plt+0x9be8>
  40c2c4:	mov	x8, x19
  40c2c8:	ldr	x9, [x8, #8]!
  40c2cc:	str	x9, [x0, #8]
  40c2d0:	str	x0, [x9]
  40c2d4:	b	40c2e0 <ferror@plt+0x9bf0>
  40c2d8:	add	x8, x0, #0x8
  40c2dc:	mov	x19, x0
  40c2e0:	str	x0, [x8]
  40c2e4:	str	x19, [x0]
  40c2e8:	ldp	x20, x19, [sp, #16]
  40c2ec:	ldp	x29, x30, [sp], #32
  40c2f0:	ret
  40c2f4:	cbz	x0, 40c340 <ferror@plt+0x9c50>
  40c2f8:	stp	x29, x30, [sp, #-32]!
  40c2fc:	ldr	x8, [x0, #8]
  40c300:	str	x19, [sp, #16]
  40c304:	mov	x29, sp
  40c308:	cmp	x8, x0
  40c30c:	b.eq	40c32c <ferror@plt+0x9c3c>  // b.none
  40c310:	ldr	x9, [x0]
  40c314:	cmp	x9, x0
  40c318:	b.eq	40c32c <ferror@plt+0x9c3c>  // b.none
  40c31c:	str	x9, [x8]
  40c320:	ldr	x19, [x0]
  40c324:	str	x8, [x19, #8]
  40c328:	b	40c330 <ferror@plt+0x9c40>
  40c32c:	mov	x19, xzr
  40c330:	bl	4024a0 <free@plt>
  40c334:	mov	x0, x19
  40c338:	ldr	x19, [sp, #16]
  40c33c:	ldp	x29, x30, [sp], #32
  40c340:	ret
  40c344:	stp	x29, x30, [sp, #-32]!
  40c348:	mov	x8, x0
  40c34c:	str	x19, [sp, #16]
  40c350:	mov	x29, sp
  40c354:	cbz	x0, 40c378 <ferror@plt+0x9c88>
  40c358:	mov	x0, x8
  40c35c:	ldr	x9, [x0, #16]
  40c360:	cmp	x9, x1
  40c364:	b.eq	40c380 <ferror@plt+0x9c90>  // b.none
  40c368:	ldr	x9, [x0]
  40c36c:	cmp	x9, x8
  40c370:	csel	x0, xzr, x9, eq  // eq = none
  40c374:	cbnz	x0, 40c35c <ferror@plt+0x9c6c>
  40c378:	mov	x0, x8
  40c37c:	b	40c3b4 <ferror@plt+0x9cc4>
  40c380:	ldr	x8, [x0, #8]
  40c384:	cmp	x8, x0
  40c388:	b.eq	40c3a8 <ferror@plt+0x9cb8>  // b.none
  40c38c:	ldr	x9, [x0]
  40c390:	cmp	x9, x0
  40c394:	b.eq	40c3a8 <ferror@plt+0x9cb8>  // b.none
  40c398:	str	x9, [x8]
  40c39c:	ldr	x19, [x0]
  40c3a0:	str	x8, [x19, #8]
  40c3a4:	b	40c3ac <ferror@plt+0x9cbc>
  40c3a8:	mov	x19, xzr
  40c3ac:	bl	4024a0 <free@plt>
  40c3b0:	mov	x0, x19
  40c3b4:	ldr	x19, [sp, #16]
  40c3b8:	ldp	x29, x30, [sp], #32
  40c3bc:	ret
  40c3c0:	cbz	x0, 40c3d8 <ferror@plt+0x9ce8>
  40c3c4:	cbz	x1, 40c3d8 <ferror@plt+0x9ce8>
  40c3c8:	ldr	x8, [x1]
  40c3cc:	cmp	x8, x0
  40c3d0:	csel	x0, xzr, x8, eq  // eq = none
  40c3d4:	ret
  40c3d8:	mov	x0, xzr
  40c3dc:	ret
  40c3e0:	stp	x29, x30, [sp, #-32]!
  40c3e4:	str	x19, [sp, #16]
  40c3e8:	mov	x29, sp
  40c3ec:	cbz	w1, 40c408 <ferror@plt+0x9d18>
  40c3f0:	mov	w19, w1
  40c3f4:	cbz	x0, 40c3fc <ferror@plt+0x9d0c>
  40c3f8:	ldr	x0, [x0, #8]
  40c3fc:	bl	40c2f4 <ferror@plt+0x9c04>
  40c400:	subs	w19, w19, #0x1
  40c404:	b.ne	40c3f4 <ferror@plt+0x9d04>  // b.any
  40c408:	ldr	x19, [sp, #16]
  40c40c:	ldp	x29, x30, [sp], #32
  40c410:	ret
  40c414:	cbz	x0, 40c41c <ferror@plt+0x9d2c>
  40c418:	ldr	x0, [x0, #8]
  40c41c:	ret
  40c420:	mov	x8, x0
  40c424:	cmp	x0, x1
  40c428:	mov	x0, xzr
  40c42c:	b.eq	40c43c <ferror@plt+0x9d4c>  // b.none
  40c430:	cbz	x8, 40c43c <ferror@plt+0x9d4c>
  40c434:	cbz	x1, 40c43c <ferror@plt+0x9d4c>
  40c438:	ldr	x0, [x1, #8]
  40c43c:	ret
  40c440:	ldr	x0, [x0, #16]
  40c444:	ret
  40c448:	ldr	x8, [x0, #16]
  40c44c:	ldr	x0, [x8]
  40c450:	ret
  40c454:	ldr	x8, [x0, #16]
  40c458:	add	x0, x8, #0x8
  40c45c:	ret
  40c460:	ldr	x8, [x0, #16]
  40c464:	ldr	x0, [x8]
  40c468:	ret
  40c46c:	ldr	x8, [x0, #16]
  40c470:	add	x0, x8, #0x8
  40c474:	ret
  40c478:	ldr	x8, [x0, #16]
  40c47c:	ldr	x0, [x8]
  40c480:	ret
  40c484:	ldr	x8, [x0, #16]
  40c488:	add	x0, x8, #0x8
  40c48c:	ret
  40c490:	ldr	x8, [x0, #16]
  40c494:	ldr	x0, [x8]
  40c498:	ret
  40c49c:	ldr	x8, [x0, #16]
  40c4a0:	ldr	w9, [x8, #24]
  40c4a4:	str	w9, [x1]
  40c4a8:	ldr	x0, [x8, #8]
  40c4ac:	ret
  40c4b0:	ldr	x8, [x0, #16]
  40c4b4:	ldr	w9, [x8, #28]
  40c4b8:	str	w9, [x1]
  40c4bc:	ldr	x0, [x8, #16]
  40c4c0:	ret
  40c4c4:	stp	x29, x30, [sp, #-32]!
  40c4c8:	stp	x20, x19, [sp, #16]
  40c4cc:	ldr	x20, [x0, #8]
  40c4d0:	mov	x19, x0
  40c4d4:	mov	x29, sp
  40c4d8:	cbz	x20, 40c4f8 <ferror@plt+0x9e08>
  40c4dc:	ldr	x0, [x20, #16]
  40c4e0:	bl	4024a0 <free@plt>
  40c4e4:	mov	x0, x20
  40c4e8:	bl	40c2f4 <ferror@plt+0x9c04>
  40c4ec:	mov	x20, x0
  40c4f0:	str	x0, [x19, #8]
  40c4f4:	cbnz	x0, 40c4dc <ferror@plt+0x9dec>
  40c4f8:	ldr	x20, [x19, #16]
  40c4fc:	cbz	x20, 40c51c <ferror@plt+0x9e2c>
  40c500:	ldr	x0, [x20, #16]
  40c504:	bl	4024a0 <free@plt>
  40c508:	mov	x0, x20
  40c50c:	bl	40c2f4 <ferror@plt+0x9c04>
  40c510:	mov	x20, x0
  40c514:	str	x0, [x19, #16]
  40c518:	cbnz	x0, 40c500 <ferror@plt+0x9e10>
  40c51c:	ldr	x20, [x19, #24]
  40c520:	cbz	x20, 40c540 <ferror@plt+0x9e50>
  40c524:	ldr	x0, [x20, #16]
  40c528:	bl	4024a0 <free@plt>
  40c52c:	mov	x0, x20
  40c530:	bl	40c2f4 <ferror@plt+0x9c04>
  40c534:	mov	x20, x0
  40c538:	str	x0, [x19, #24]
  40c53c:	cbnz	x0, 40c524 <ferror@plt+0x9e34>
  40c540:	ldr	x20, [x19, #40]
  40c544:	cbz	x20, 40c564 <ferror@plt+0x9e74>
  40c548:	ldr	x0, [x20, #16]
  40c54c:	bl	4024a0 <free@plt>
  40c550:	mov	x0, x20
  40c554:	bl	40c2f4 <ferror@plt+0x9c04>
  40c558:	mov	x20, x0
  40c55c:	str	x0, [x19, #40]
  40c560:	cbnz	x0, 40c548 <ferror@plt+0x9e58>
  40c564:	ldr	x20, [x19, #32]
  40c568:	cbz	x20, 40c588 <ferror@plt+0x9e98>
  40c56c:	ldr	x0, [x20, #16]
  40c570:	bl	4024a0 <free@plt>
  40c574:	mov	x0, x20
  40c578:	bl	40c2f4 <ferror@plt+0x9c04>
  40c57c:	mov	x20, x0
  40c580:	str	x0, [x19, #32]
  40c584:	cbnz	x0, 40c56c <ferror@plt+0x9e7c>
  40c588:	ldr	x20, [x19, #48]
  40c58c:	cbz	x20, 40c5ac <ferror@plt+0x9ebc>
  40c590:	ldr	x0, [x20, #16]
  40c594:	bl	4024a0 <free@plt>
  40c598:	mov	x0, x20
  40c59c:	bl	40c2f4 <ferror@plt+0x9c04>
  40c5a0:	mov	x20, x0
  40c5a4:	str	x0, [x19, #48]
  40c5a8:	cbnz	x0, 40c590 <ferror@plt+0x9ea0>
  40c5ac:	ldr	x0, [x19, #56]
  40c5b0:	cbz	x0, 40c5cc <ferror@plt+0x9edc>
  40c5b4:	ldr	x0, [x0, #16]
  40c5b8:	bl	4024a0 <free@plt>
  40c5bc:	ldr	x0, [x19, #56]
  40c5c0:	bl	40c2f4 <ferror@plt+0x9c04>
  40c5c4:	str	x0, [x19, #56]
  40c5c8:	cbnz	x0, 40c5b4 <ferror@plt+0x9ec4>
  40c5cc:	mov	x0, x19
  40c5d0:	ldp	x20, x19, [sp, #16]
  40c5d4:	ldp	x29, x30, [sp], #32
  40c5d8:	b	4024a0 <free@plt>
  40c5dc:	stp	x29, x30, [sp, #-96]!
  40c5e0:	stp	x28, x27, [sp, #16]
  40c5e4:	stp	x26, x25, [sp, #32]
  40c5e8:	stp	x24, x23, [sp, #48]
  40c5ec:	stp	x22, x21, [sp, #64]
  40c5f0:	stp	x20, x19, [sp, #80]
  40c5f4:	mov	x29, sp
  40c5f8:	sub	sp, sp, #0x1, lsl #12
  40c5fc:	sub	sp, sp, #0xf0
  40c600:	mov	x22, x2
  40c604:	stp	x1, xzr, [sp, #80]
  40c608:	str	x0, [sp, #72]
  40c60c:	bl	40b204 <ferror@plt+0x8b14>
  40c610:	adrp	x2, 417000 <ferror@plt+0x14910>
  40c614:	mov	x1, x0
  40c618:	add	x2, x2, #0xc4e
  40c61c:	add	x0, sp, #0x58
  40c620:	bl	40d2a8 <ferror@plt+0xabb8>
  40c624:	ldr	x25, [x22]
  40c628:	cbz	x25, 40c82c <ferror@plt+0xa13c>
  40c62c:	adrp	x26, 417000 <ferror@plt+0x14910>
  40c630:	adrp	x24, 417000 <ferror@plt+0x14910>
  40c634:	mov	x20, xzr
  40c638:	mov	x21, xzr
  40c63c:	add	x26, x26, #0x4ce
  40c640:	add	x24, x24, #0xc35
  40c644:	add	x1, sp, #0x60
  40c648:	mov	x0, x25
  40c64c:	bl	414bf8 <ferror@plt+0x12508>
  40c650:	cbz	w0, 40c66c <ferror@plt+0x9f7c>
  40c654:	bl	402640 <__errno_location@plt>
  40c658:	ldr	w8, [x0]
  40c65c:	cmp	w8, #0x0
  40c660:	b.le	40c780 <ferror@plt+0xa090>
  40c664:	mov	x19, x20
  40c668:	b	40c7d8 <ferror@plt+0xa0e8>
  40c66c:	add	x0, sp, #0x60
  40c670:	bl	40b168 <ferror@plt+0x8a78>
  40c674:	ldr	w8, [sp, #112]
  40c678:	mov	x19, x0
  40c67c:	and	w8, w8, #0xf000
  40c680:	cmp	w8, #0x4, lsl #12
  40c684:	b.ne	40c788 <ferror@plt+0xa098>  // b.any
  40c688:	mov	x0, x25
  40c68c:	bl	402170 <opendir@plt>
  40c690:	cbz	x0, 40c7ec <ferror@plt+0xa0fc>
  40c694:	mov	x27, x0
  40c698:	bl	4022e0 <readdir@plt>
  40c69c:	cbz	x0, 40c774 <ferror@plt+0xa084>
  40c6a0:	mov	x23, x0
  40c6a4:	add	x28, x23, #0x13
  40c6a8:	mov	x0, x28
  40c6ac:	bl	4020b0 <strlen@plt>
  40c6b0:	cmp	x0, #0x6
  40c6b4:	b.cc	40c764 <ferror@plt+0xa074>  // b.lo, b.ul, b.last
  40c6b8:	ldrb	w8, [x23, #19]
  40c6bc:	cmp	w8, #0x2e
  40c6c0:	b.eq	40c764 <ferror@plt+0xa074>  // b.none
  40c6c4:	add	x23, x0, x23
  40c6c8:	add	x0, x23, #0xe
  40c6cc:	mov	x1, x26
  40c6d0:	bl	402430 <strcmp@plt>
  40c6d4:	cbz	w0, 40c6e8 <ferror@plt+0x9ff8>
  40c6d8:	add	x0, x23, #0xd
  40c6dc:	mov	x1, x24
  40c6e0:	bl	402430 <strcmp@plt>
  40c6e4:	cbnz	w0, 40c764 <ferror@plt+0xa074>
  40c6e8:	mov	x0, x27
  40c6ec:	bl	402550 <dirfd@plt>
  40c6f0:	add	x2, sp, #0xe8
  40c6f4:	mov	x1, x28
  40c6f8:	mov	w3, wzr
  40c6fc:	bl	414c18 <ferror@plt+0x12528>
  40c700:	ldr	w8, [sp, #248]
  40c704:	and	w8, w8, #0xf000
  40c708:	cmp	w8, #0x4, lsl #12
  40c70c:	b.ne	40c754 <ferror@plt+0xa064>  // b.any
  40c710:	ldr	x0, [sp, #72]
  40c714:	bl	40b4c8 <ferror@plt+0x8dd8>
  40c718:	cmp	w0, #0x3
  40c71c:	b.lt	40c764 <ferror@plt+0xa074>  // b.tstop
  40c720:	ldr	x0, [sp, #72]
  40c724:	adrp	x2, 418000 <ferror@plt+0x15910>
  40c728:	adrp	x4, 418000 <ferror@plt+0x15910>
  40c72c:	adrp	x5, 417000 <ferror@plt+0x14910>
  40c730:	mov	w1, #0x3                   	// #3
  40c734:	mov	w3, #0x2cc                 	// #716
  40c738:	add	x2, x2, #0xd11
  40c73c:	add	x4, x4, #0xd7f
  40c740:	add	x5, x5, #0x4f5
  40c744:	mov	x6, x25
  40c748:	mov	x7, x28
  40c74c:	bl	40b198 <ferror@plt+0x8aa8>
  40c750:	b	40c764 <ferror@plt+0xa074>
  40c754:	add	x0, sp, #0x58
  40c758:	mov	x1, x25
  40c75c:	mov	x2, x28
  40c760:	bl	40d2a8 <ferror@plt+0xabb8>
  40c764:	mov	x0, x27
  40c768:	bl	4022e0 <readdir@plt>
  40c76c:	mov	x23, x0
  40c770:	cbnz	x0, 40c6a4 <ferror@plt+0x9fb4>
  40c774:	mov	x0, x27
  40c778:	bl	402320 <closedir@plt>
  40c77c:	b	40c798 <ferror@plt+0xa0a8>
  40c780:	mov	x19, xzr
  40c784:	b	40c798 <ferror@plt+0xa0a8>
  40c788:	add	x0, sp, #0x58
  40c78c:	mov	x1, x25
  40c790:	mov	x2, xzr
  40c794:	bl	40d2a8 <ferror@plt+0xabb8>
  40c798:	mov	x0, x25
  40c79c:	bl	4020b0 <strlen@plt>
  40c7a0:	mov	x27, x0
  40c7a4:	add	x0, x0, #0x9
  40c7a8:	bl	402240 <malloc@plt>
  40c7ac:	cbz	x0, 40d1d8 <ferror@plt+0xaae8>
  40c7b0:	mov	x23, x0
  40c7b4:	add	x2, x27, #0x1
  40c7b8:	str	x19, [x0], #8
  40c7bc:	mov	x1, x25
  40c7c0:	bl	402070 <memcpy@plt>
  40c7c4:	mov	x0, x20
  40c7c8:	mov	x1, x23
  40c7cc:	bl	40c1b8 <ferror@plt+0x9ac8>
  40c7d0:	mov	x19, x0
  40c7d4:	cbz	x0, 40d1d8 <ferror@plt+0xaae8>
  40c7d8:	add	x21, x21, #0x1
  40c7dc:	ldr	x25, [x22, x21, lsl #3]
  40c7e0:	mov	x20, x19
  40c7e4:	cbnz	x25, 40c644 <ferror@plt+0x9f54>
  40c7e8:	b	40c830 <ferror@plt+0xa140>
  40c7ec:	ldr	x0, [sp, #72]
  40c7f0:	bl	40b4c8 <ferror@plt+0x8dd8>
  40c7f4:	cmp	w0, #0x3
  40c7f8:	b.lt	40c664 <ferror@plt+0x9f74>  // b.tstop
  40c7fc:	ldr	x0, [sp, #72]
  40c800:	adrp	x2, 418000 <ferror@plt+0x15910>
  40c804:	adrp	x4, 418000 <ferror@plt+0x15910>
  40c808:	adrp	x5, 418000 <ferror@plt+0x15910>
  40c80c:	mov	w1, #0x3                   	// #3
  40c810:	mov	w3, #0x32b                 	// #811
  40c814:	add	x2, x2, #0xd11
  40c818:	add	x4, x4, #0xd5e
  40c81c:	add	x5, x5, #0xd6e
  40c820:	mov	x6, x25
  40c824:	bl	40b198 <ferror@plt+0x8aa8>
  40c828:	b	40c664 <ferror@plt+0x9f74>
  40c82c:	mov	x19, xzr
  40c830:	mov	w0, #0x1                   	// #1
  40c834:	mov	w1, #0x40                  	// #64
  40c838:	bl	4022b0 <calloc@plt>
  40c83c:	ldr	x8, [sp, #80]
  40c840:	str	x0, [x8]
  40c844:	cbz	x0, 40d1d4 <ferror@plt+0xaae4>
  40c848:	mov	x26, x0
  40c84c:	ldr	x0, [sp, #88]
  40c850:	ldr	x8, [sp, #72]
  40c854:	str	x19, [x26, #56]
  40c858:	str	x8, [x26]
  40c85c:	cbz	x0, 40d0c0 <ferror@plt+0xa9d0>
  40c860:	add	x8, x26, #0x20
  40c864:	adrp	x20, 417000 <ferror@plt+0x14910>
  40c868:	adrp	x27, 415000 <ferror@plt+0x12910>
  40c86c:	str	x8, [sp, #24]
  40c870:	add	x8, x26, #0x28
  40c874:	add	x20, x20, #0x541
  40c878:	add	x27, x27, #0xbc9
  40c87c:	str	x8, [sp, #32]
  40c880:	ldr	x23, [x0, #16]
  40c884:	ldrb	w8, [x23, #8]
  40c888:	ldr	x22, [x23]
  40c88c:	cbnz	w8, 40c900 <ferror@plt+0xa210>
  40c890:	add	x19, x23, #0x9
  40c894:	adrp	x2, 418000 <ferror@plt+0x15910>
  40c898:	add	x0, sp, #0xe8
  40c89c:	mov	w1, #0x1000                	// #4096
  40c8a0:	add	x2, x2, #0xc60
  40c8a4:	mov	x3, x22
  40c8a8:	mov	x4, x19
  40c8ac:	bl	4021f0 <snprintf@plt>
  40c8b0:	cmp	w0, #0x1, lsl #12
  40c8b4:	add	x22, sp, #0xe8
  40c8b8:	b.lt	40c900 <ferror@plt+0xa210>  // b.tstop
  40c8bc:	ldr	x0, [sp, #72]
  40c8c0:	bl	40b4c8 <ferror@plt+0x8dd8>
  40c8c4:	cmp	w0, #0x3
  40c8c8:	b.lt	40d0a8 <ferror@plt+0xa9b8>  // b.tstop
  40c8cc:	ldr	x6, [x23]
  40c8d0:	ldr	x0, [sp, #72]
  40c8d4:	adrp	x2, 418000 <ferror@plt+0x15910>
  40c8d8:	adrp	x4, 418000 <ferror@plt+0x15910>
  40c8dc:	adrp	x5, 418000 <ferror@plt+0x15910>
  40c8e0:	mov	w1, #0x3                   	// #3
  40c8e4:	mov	w3, #0x36e                 	// #878
  40c8e8:	add	x2, x2, #0xd11
  40c8ec:	add	x4, x4, #0xd2a
  40c8f0:	add	x5, x5, #0xd3a
  40c8f4:	mov	x7, x19
  40c8f8:	bl	40b198 <ferror@plt+0x8aa8>
  40c8fc:	b	40d0a8 <ferror@plt+0xa9b8>
  40c900:	mov	w1, #0x80000               	// #524288
  40c904:	mov	x0, x22
  40c908:	bl	402250 <open@plt>
  40c90c:	tbnz	w0, #31, 40d0a8 <ferror@plt+0xa9b8>
  40c910:	ldr	x8, [x26]
  40c914:	adrp	x1, 417000 <ferror@plt+0x14910>
  40c918:	add	x1, x1, #0x81a
  40c91c:	mov	w19, w0
  40c920:	str	x8, [sp, #80]
  40c924:	str	wzr, [sp, #228]
  40c928:	bl	402290 <fdopen@plt>
  40c92c:	cbz	x0, 40d064 <ferror@plt+0xa974>
  40c930:	add	x1, sp, #0xe4
  40c934:	mov	x21, x0
  40c938:	str	x22, [sp, #64]
  40c93c:	bl	40add8 <ferror@plt+0x86e8>
  40c940:	cbz	x0, 40d058 <ferror@plt+0xa968>
  40c944:	mov	x24, x0
  40c948:	ldrb	w8, [x24]
  40c94c:	cbz	w8, 40ce04 <ferror@plt+0xa714>
  40c950:	cmp	w8, #0x23
  40c954:	b.eq	40ce04 <ferror@plt+0xa714>  // b.none
  40c958:	add	x2, sp, #0x60
  40c95c:	mov	x0, x24
  40c960:	mov	x1, x20
  40c964:	bl	402220 <strtok_r@plt>
  40c968:	cbz	x0, 40ce04 <ferror@plt+0xa714>
  40c96c:	mov	x1, x27
  40c970:	mov	x25, x0
  40c974:	bl	402430 <strcmp@plt>
  40c978:	cbz	w0, 40ca54 <ferror@plt+0xa364>
  40c97c:	adrp	x1, 415000 <ferror@plt+0x12910>
  40c980:	mov	x0, x25
  40c984:	add	x1, x1, #0xbfb
  40c988:	bl	402430 <strcmp@plt>
  40c98c:	cbz	w0, 40cb28 <ferror@plt+0xa438>
  40c990:	adrp	x1, 419000 <ferror@plt+0x16910>
  40c994:	mov	x0, x25
  40c998:	add	x1, x1, #0x257
  40c99c:	bl	402430 <strcmp@plt>
  40c9a0:	cbz	w0, 40cb54 <ferror@plt+0xa464>
  40c9a4:	adrp	x1, 415000 <ferror@plt+0x12910>
  40c9a8:	mov	x0, x25
  40c9ac:	add	x1, x1, #0xbe1
  40c9b0:	bl	402430 <strcmp@plt>
  40c9b4:	cbz	w0, 40cba4 <ferror@plt+0xa4b4>
  40c9b8:	adrp	x1, 415000 <ferror@plt+0x12910>
  40c9bc:	mov	x0, x25
  40c9c0:	add	x1, x1, #0xbf0
  40c9c4:	bl	402430 <strcmp@plt>
  40c9c8:	cbz	w0, 40cbe8 <ferror@plt+0xa4f8>
  40c9cc:	adrp	x1, 417000 <ferror@plt+0x14910>
  40c9d0:	mov	x0, x25
  40c9d4:	add	x1, x1, #0xc56
  40c9d8:	bl	402430 <strcmp@plt>
  40c9dc:	cbz	w0, 40cc64 <ferror@plt+0xa574>
  40c9e0:	adrp	x1, 417000 <ferror@plt+0x14910>
  40c9e4:	mov	x0, x25
  40c9e8:	add	x1, x1, #0x5a9
  40c9ec:	bl	402430 <strcmp@plt>
  40c9f0:	cbz	w0, 40ca08 <ferror@plt+0xa318>
  40c9f4:	adrp	x1, 415000 <ferror@plt+0x12910>
  40c9f8:	mov	x0, x25
  40c9fc:	add	x1, x1, #0xc42
  40ca00:	bl	402430 <strcmp@plt>
  40ca04:	cbnz	w0, 40cdb8 <ferror@plt+0xa6c8>
  40ca08:	ldr	x0, [sp, #80]
  40ca0c:	bl	40b4c8 <ferror@plt+0x8dd8>
  40ca10:	adrp	x20, 417000 <ferror@plt+0x14910>
  40ca14:	cmp	w0, #0x3
  40ca18:	add	x20, x20, #0x541
  40ca1c:	b.lt	40ce04 <ferror@plt+0xa714>  // b.tstop
  40ca20:	ldr	x0, [sp, #80]
  40ca24:	ldr	x6, [sp, #64]
  40ca28:	adrp	x2, 418000 <ferror@plt+0x15910>
  40ca2c:	adrp	x4, 418000 <ferror@plt+0x15910>
  40ca30:	adrp	x5, 418000 <ferror@plt+0x15910>
  40ca34:	mov	w1, #0x3                   	// #3
  40ca38:	mov	w3, #0x28c                 	// #652
  40ca3c:	add	x2, x2, #0xd11
  40ca40:	add	x4, x4, #0xd95
  40ca44:	add	x5, x5, #0xdb2
  40ca48:	mov	x7, x25
  40ca4c:	bl	40b198 <ferror@plt+0x8aa8>
  40ca50:	b	40ce04 <ferror@plt+0xa714>
  40ca54:	add	x2, sp, #0x60
  40ca58:	mov	x0, xzr
  40ca5c:	mov	x1, x20
  40ca60:	bl	402220 <strtok_r@plt>
  40ca64:	mov	x19, x0
  40ca68:	add	x2, sp, #0x60
  40ca6c:	mov	x0, xzr
  40ca70:	mov	x1, x20
  40ca74:	bl	402220 <strtok_r@plt>
  40ca78:	mov	x22, x0
  40ca7c:	mov	x0, x19
  40ca80:	bl	40aa64 <ferror@plt+0x8374>
  40ca84:	tbnz	w0, #31, 40cdb8 <ferror@plt+0xa6c8>
  40ca88:	mov	x0, x22
  40ca8c:	bl	40aa64 <ferror@plt+0x8374>
  40ca90:	tbnz	w0, #31, 40cdb8 <ferror@plt+0xa6c8>
  40ca94:	mov	x0, x19
  40ca98:	mov	x28, x26
  40ca9c:	bl	4020b0 <strlen@plt>
  40caa0:	mov	x27, x0
  40caa4:	mov	x0, x22
  40caa8:	bl	4020b0 <strlen@plt>
  40caac:	add	x20, x0, #0x1
  40cab0:	add	x8, x27, x20
  40cab4:	mov	x26, x0
  40cab8:	add	x0, x8, #0x9
  40cabc:	bl	402240 <malloc@plt>
  40cac0:	mov	x25, x0
  40cac4:	cbz	x0, 40cc44 <ferror@plt+0xa554>
  40cac8:	add	x8, x26, x25
  40cacc:	add	x26, x8, #0x9
  40cad0:	mov	x0, x25
  40cad4:	str	x26, [x0], #8
  40cad8:	mov	x1, x22
  40cadc:	mov	x2, x20
  40cae0:	add	x27, x27, #0x1
  40cae4:	bl	402070 <memcpy@plt>
  40cae8:	mov	x0, x26
  40caec:	mov	x1, x19
  40caf0:	mov	x2, x27
  40caf4:	bl	402070 <memcpy@plt>
  40caf8:	ldr	x0, [x28, #8]
  40cafc:	mov	x1, x25
  40cb00:	mov	x26, x28
  40cb04:	bl	40c1b8 <ferror@plt+0x9ac8>
  40cb08:	adrp	x20, 417000 <ferror@plt+0x14910>
  40cb0c:	adrp	x27, 415000 <ferror@plt+0x12910>
  40cb10:	add	x20, x20, #0x541
  40cb14:	add	x27, x27, #0xbc9
  40cb18:	cbz	x0, 40cc58 <ferror@plt+0xa568>
  40cb1c:	mov	x25, xzr
  40cb20:	str	x0, [x26, #8]
  40cb24:	b	40cc58 <ferror@plt+0xa568>
  40cb28:	add	x2, sp, #0x60
  40cb2c:	mov	x0, xzr
  40cb30:	mov	x1, x20
  40cb34:	bl	402220 <strtok_r@plt>
  40cb38:	mov	x19, x0
  40cb3c:	bl	40aa64 <ferror@plt+0x8374>
  40cb40:	tbnz	w0, #31, 40cdb8 <ferror@plt+0xa6c8>
  40cb44:	mov	x0, x26
  40cb48:	mov	x1, x19
  40cb4c:	bl	40d644 <ferror@plt+0xaf54>
  40cb50:	b	40cc38 <ferror@plt+0xa548>
  40cb54:	add	x2, sp, #0x60
  40cb58:	mov	x0, xzr
  40cb5c:	mov	x1, x20
  40cb60:	bl	402220 <strtok_r@plt>
  40cb64:	adrp	x1, 418000 <ferror@plt+0x15910>
  40cb68:	mov	x19, x0
  40cb6c:	add	x2, sp, #0x60
  40cb70:	mov	x0, xzr
  40cb74:	add	x1, x1, #0xf24
  40cb78:	bl	402220 <strtok_r@plt>
  40cb7c:	mov	x20, x0
  40cb80:	mov	x0, x19
  40cb84:	bl	40aa64 <ferror@plt+0x8374>
  40cb88:	cbz	x20, 40cdb8 <ferror@plt+0xa6c8>
  40cb8c:	tbnz	w0, #31, 40cdb8 <ferror@plt+0xa6c8>
  40cb90:	mov	x0, x26
  40cb94:	mov	x1, x19
  40cb98:	mov	x2, x20
  40cb9c:	bl	40d68c <ferror@plt+0xaf9c>
  40cba0:	b	40cc38 <ferror@plt+0xa548>
  40cba4:	add	x2, sp, #0x60
  40cba8:	mov	x0, xzr
  40cbac:	mov	x1, x20
  40cbb0:	bl	402220 <strtok_r@plt>
  40cbb4:	adrp	x1, 418000 <ferror@plt+0x15910>
  40cbb8:	mov	x19, x0
  40cbbc:	add	x2, sp, #0x60
  40cbc0:	mov	x0, xzr
  40cbc4:	add	x1, x1, #0xf24
  40cbc8:	bl	402220 <strtok_r@plt>
  40cbcc:	mov	x20, x0
  40cbd0:	mov	x0, x19
  40cbd4:	bl	40aa64 <ferror@plt+0x8374>
  40cbd8:	cbz	x20, 40cdb8 <ferror@plt+0xa6c8>
  40cbdc:	tbnz	w0, #31, 40cdb8 <ferror@plt+0xa6c8>
  40cbe0:	ldr	x3, [sp, #32]
  40cbe4:	b	40cc28 <ferror@plt+0xa538>
  40cbe8:	add	x2, sp, #0x60
  40cbec:	mov	x0, xzr
  40cbf0:	mov	x1, x20
  40cbf4:	bl	402220 <strtok_r@plt>
  40cbf8:	adrp	x1, 418000 <ferror@plt+0x15910>
  40cbfc:	mov	x19, x0
  40cc00:	add	x2, sp, #0x60
  40cc04:	mov	x0, xzr
  40cc08:	add	x1, x1, #0xf24
  40cc0c:	bl	402220 <strtok_r@plt>
  40cc10:	mov	x20, x0
  40cc14:	mov	x0, x19
  40cc18:	bl	40aa64 <ferror@plt+0x8374>
  40cc1c:	cbz	x20, 40cdb8 <ferror@plt+0xa6c8>
  40cc20:	tbnz	w0, #31, 40cdb8 <ferror@plt+0xa6c8>
  40cc24:	ldr	x3, [sp, #24]
  40cc28:	mov	x0, x26
  40cc2c:	mov	x1, x19
  40cc30:	mov	x2, x20
  40cc34:	bl	40d748 <ferror@plt+0xb058>
  40cc38:	adrp	x20, 417000 <ferror@plt+0x14910>
  40cc3c:	add	x20, x20, #0x541
  40cc40:	b	40ce04 <ferror@plt+0xa714>
  40cc44:	adrp	x20, 417000 <ferror@plt+0x14910>
  40cc48:	adrp	x27, 415000 <ferror@plt+0x12910>
  40cc4c:	mov	x26, x28
  40cc50:	add	x20, x20, #0x541
  40cc54:	add	x27, x27, #0xbc9
  40cc58:	mov	x0, x25
  40cc5c:	bl	4024a0 <free@plt>
  40cc60:	b	40ce04 <ferror@plt+0xa714>
  40cc64:	add	x2, sp, #0x60
  40cc68:	mov	x0, xzr
  40cc6c:	mov	x1, x20
  40cc70:	bl	402220 <strtok_r@plt>
  40cc74:	adrp	x1, 418000 <ferror@plt+0x15910>
  40cc78:	mov	x19, x0
  40cc7c:	add	x2, sp, #0x60
  40cc80:	mov	x0, xzr
  40cc84:	add	x1, x1, #0xf24
  40cc88:	bl	402220 <strtok_r@plt>
  40cc8c:	mov	x28, x0
  40cc90:	mov	x0, x19
  40cc94:	bl	40aa64 <ferror@plt+0x8374>
  40cc98:	cbz	x28, 40cdb8 <ferror@plt+0xa6c8>
  40cc9c:	tbnz	w0, #31, 40cdb8 <ferror@plt+0xa6c8>
  40cca0:	mov	x0, x19
  40cca4:	stp	x19, x26, [sp, #8]
  40cca8:	bl	4020b0 <strlen@plt>
  40ccac:	mov	x19, xzr
  40ccb0:	mov	w26, wzr
  40ccb4:	mov	w25, wzr
  40ccb8:	mov	x27, x28
  40ccbc:	mov	x22, x28
  40ccc0:	str	x0, [sp, #40]
  40ccc4:	stp	wzr, wzr, [sp, #52]
  40ccc8:	ldrb	w20, [x22]
  40cccc:	cbz	x20, 40cd04 <ferror@plt+0xa614>
  40ccd0:	bl	402450 <__ctype_b_loc@plt>
  40ccd4:	ldr	x8, [x0]
  40ccd8:	ldrh	w8, [x8, x20, lsl #1]
  40ccdc:	tbnz	w8, #13, 40cce8 <ferror@plt+0xa5f8>
  40cce0:	mov	w26, wzr
  40cce4:	b	40cdb0 <ferror@plt+0xa6c0>
  40cce8:	tbz	w26, #0, 40ccf8 <ferror@plt+0xa608>
  40ccec:	add	x27, x22, #0x1
  40ccf0:	mov	w26, #0x1                   	// #1
  40ccf4:	b	40cdb0 <ferror@plt+0xa6c0>
  40ccf8:	cmp	x27, x22
  40ccfc:	mov	w26, #0x1                   	// #1
  40cd00:	b.cs	40cdb0 <ferror@plt+0xa6c0>  // b.hs, b.nlast
  40cd04:	sub	x8, x22, x27
  40cd08:	cmp	x8, #0x5
  40cd0c:	b.eq	40cd34 <ferror@plt+0xa644>  // b.none
  40cd10:	cmp	x8, #0x4
  40cd14:	b.ne	40cd58 <ferror@plt+0xa668>  // b.any
  40cd18:	ldr	w9, [x27]
  40cd1c:	mov	w10, #0x7270                	// #29296
  40cd20:	movk	w10, #0x3a65, lsl #16
  40cd24:	cmp	w9, w10
  40cd28:	b.ne	40cd58 <ferror@plt+0xa668>  // b.any
  40cd2c:	mov	w25, #0x1                   	// #1
  40cd30:	b	40cda8 <ferror@plt+0xa6b8>
  40cd34:	ldr	w9, [x27]
  40cd38:	ldrb	w10, [x27, #4]
  40cd3c:	mov	w11, #0x6f70                	// #28528
  40cd40:	movk	w11, #0x7473, lsl #16
  40cd44:	eor	w9, w9, w11
  40cd48:	mov	w11, #0x3a                  	// #58
  40cd4c:	eor	w10, w10, w11
  40cd50:	orr	w9, w9, w10
  40cd54:	cbz	w9, 40cd8c <ferror@plt+0xa69c>
  40cd58:	cmp	w20, #0x0
  40cd5c:	cset	w9, eq  // eq = none
  40cd60:	and	w9, w9, w26
  40cd64:	tbnz	w9, #0, 40cda8 <ferror@plt+0xa6b8>
  40cd68:	cmp	w25, #0x2
  40cd6c:	b.eq	40cd94 <ferror@plt+0xa6a4>  // b.none
  40cd70:	cmp	w25, #0x1
  40cd74:	b.ne	40cda8 <ferror@plt+0xa6b8>  // b.any
  40cd78:	ldr	w9, [sp, #56]
  40cd7c:	add	x8, x19, x8
  40cd80:	add	w9, w9, #0x1
  40cd84:	str	w9, [sp, #56]
  40cd88:	b	40cda4 <ferror@plt+0xa6b4>
  40cd8c:	mov	w25, #0x2                   	// #2
  40cd90:	b	40cda8 <ferror@plt+0xa6b8>
  40cd94:	ldr	w9, [sp, #52]
  40cd98:	add	x8, x19, x8
  40cd9c:	add	w9, w9, #0x1
  40cda0:	str	w9, [sp, #52]
  40cda4:	add	x19, x8, #0x1
  40cda8:	cbz	w20, 40ce24 <ferror@plt+0xa734>
  40cdac:	add	x27, x22, #0x1
  40cdb0:	add	x22, x22, #0x1
  40cdb4:	b	40ccc8 <ferror@plt+0xa5d8>
  40cdb8:	ldr	x0, [sp, #80]
  40cdbc:	bl	40b4c8 <ferror@plt+0x8dd8>
  40cdc0:	adrp	x20, 417000 <ferror@plt+0x14910>
  40cdc4:	cmp	w0, #0x3
  40cdc8:	add	x20, x20, #0x541
  40cdcc:	b.lt	40ce04 <ferror@plt+0xa714>  // b.tstop
  40cdd0:	ldr	w7, [sp, #228]
  40cdd4:	ldr	x0, [sp, #80]
  40cdd8:	ldr	x6, [sp, #64]
  40cddc:	adrp	x2, 418000 <ferror@plt+0x15910>
  40cde0:	adrp	x4, 418000 <ferror@plt+0x15910>
  40cde4:	adrp	x5, 418000 <ferror@plt+0x15910>
  40cde8:	mov	w1, #0x3                   	// #3
  40cdec:	mov	w3, #0x290                 	// #656
  40cdf0:	add	x2, x2, #0xd11
  40cdf4:	add	x4, x4, #0xd95
  40cdf8:	add	x5, x5, #0xde7
  40cdfc:	str	x25, [sp]
  40ce00:	bl	40b198 <ferror@plt+0x8aa8>
  40ce04:	mov	x0, x24
  40ce08:	bl	4024a0 <free@plt>
  40ce0c:	add	x1, sp, #0xe4
  40ce10:	mov	x0, x21
  40ce14:	bl	40add8 <ferror@plt+0x86e8>
  40ce18:	mov	x24, x0
  40ce1c:	cbnz	x0, 40c948 <ferror@plt+0xa258>
  40ce20:	b	40d058 <ferror@plt+0xa968>
  40ce24:	ldp	w25, w22, [sp, #52]
  40ce28:	ldr	x10, [sp, #40]
  40ce2c:	mov	w20, w25
  40ce30:	add	x8, x20, w22, uxtw
  40ce34:	add	x9, x10, x19
  40ce38:	add	x8, x9, x8, lsl #3
  40ce3c:	add	x0, x8, #0x21
  40ce40:	mov	x19, x10
  40ce44:	bl	402240 <malloc@plt>
  40ce48:	cbz	x0, 40cff8 <ferror@plt+0xa908>
  40ce4c:	mov	w8, w22
  40ce50:	add	x9, x0, #0x20
  40ce54:	ldr	x1, [sp, #8]
  40ce58:	add	x8, x9, x8, lsl #3
  40ce5c:	add	x19, x19, #0x1
  40ce60:	add	x20, x8, x20, lsl #3
  40ce64:	stp	w22, w25, [x0, #24]
  40ce68:	stp	x9, x8, [x0, #8]
  40ce6c:	str	x0, [sp, #56]
  40ce70:	str	x20, [x0]
  40ce74:	mov	x0, x20
  40ce78:	mov	x2, x19
  40ce7c:	bl	402070 <memcpy@plt>
  40ce80:	mov	w22, wzr
  40ce84:	add	x19, x20, x19
  40ce88:	mov	x20, x28
  40ce8c:	str	wzr, [sp, #52]
  40ce90:	str	wzr, [sp, #40]
  40ce94:	ldrb	w27, [x20]
  40ce98:	cbz	x27, 40ced0 <ferror@plt+0xa7e0>
  40ce9c:	bl	402450 <__ctype_b_loc@plt>
  40cea0:	ldr	x8, [x0]
  40cea4:	ldrh	w8, [x8, x27, lsl #1]
  40cea8:	tbnz	w8, #13, 40ceb4 <ferror@plt+0xa7c4>
  40ceac:	mov	w26, wzr
  40ceb0:	b	40cfcc <ferror@plt+0xa8dc>
  40ceb4:	tbz	w26, #0, 40cec4 <ferror@plt+0xa7d4>
  40ceb8:	add	x28, x20, #0x1
  40cebc:	mov	w26, #0x1                   	// #1
  40cec0:	b	40cfcc <ferror@plt+0xa8dc>
  40cec4:	cmp	x28, x20
  40cec8:	mov	w26, #0x1                   	// #1
  40cecc:	b.cs	40cfcc <ferror@plt+0xa8dc>  // b.hs, b.nlast
  40ced0:	sub	x25, x20, x28
  40ced4:	cmp	x25, #0x5
  40ced8:	b.eq	40cf00 <ferror@plt+0xa810>  // b.none
  40cedc:	cmp	x25, #0x4
  40cee0:	b.ne	40cf24 <ferror@plt+0xa834>  // b.any
  40cee4:	ldr	w8, [x28]
  40cee8:	mov	w9, #0x7270                	// #29296
  40ceec:	movk	w9, #0x3a65, lsl #16
  40cef0:	cmp	w8, w9
  40cef4:	b.ne	40cf24 <ferror@plt+0xa834>  // b.any
  40cef8:	mov	w22, #0x1                   	// #1
  40cefc:	b	40cfb8 <ferror@plt+0xa8c8>
  40cf00:	ldr	w8, [x28]
  40cf04:	ldrb	w9, [x28, #4]
  40cf08:	mov	w10, #0x6f70                	// #28528
  40cf0c:	movk	w10, #0x7473, lsl #16
  40cf10:	eor	w8, w8, w10
  40cf14:	mov	w10, #0x3a                  	// #58
  40cf18:	eor	w9, w9, w10
  40cf1c:	orr	w8, w8, w9
  40cf20:	cbz	w8, 40cfb4 <ferror@plt+0xa8c4>
  40cf24:	cmp	w27, #0x0
  40cf28:	cset	w8, eq  // eq = none
  40cf2c:	and	w8, w8, w26
  40cf30:	tbnz	w8, #0, 40cfb8 <ferror@plt+0xa8c8>
  40cf34:	cmp	w22, #0x2
  40cf38:	b.eq	40cf84 <ferror@plt+0xa894>  // b.none
  40cf3c:	adrp	x27, 415000 <ferror@plt+0x12910>
  40cf40:	cmp	w22, #0x1
  40cf44:	add	x27, x27, #0xbc9
  40cf48:	b.ne	40cfc0 <ferror@plt+0xa8d0>  // b.any
  40cf4c:	ldr	x8, [sp, #56]
  40cf50:	ldr	w22, [sp, #52]
  40cf54:	mov	x0, x19
  40cf58:	mov	x1, x28
  40cf5c:	ldr	x8, [x8, #8]
  40cf60:	mov	x2, x25
  40cf64:	str	x19, [x8, w22, uxtw #3]
  40cf68:	bl	402070 <memcpy@plt>
  40cf6c:	add	x19, x19, x25
  40cf70:	add	w22, w22, #0x1
  40cf74:	str	w22, [sp, #52]
  40cf78:	strb	wzr, [x19], #1
  40cf7c:	mov	w22, #0x1                   	// #1
  40cf80:	b	40cfc0 <ferror@plt+0xa8d0>
  40cf84:	ldr	x8, [sp, #56]
  40cf88:	ldr	w22, [sp, #40]
  40cf8c:	mov	x0, x19
  40cf90:	mov	x1, x28
  40cf94:	ldr	x8, [x8, #16]
  40cf98:	mov	x2, x25
  40cf9c:	str	x19, [x8, w22, uxtw #3]
  40cfa0:	bl	402070 <memcpy@plt>
  40cfa4:	add	x19, x19, x25
  40cfa8:	add	w22, w22, #0x1
  40cfac:	strb	wzr, [x19], #1
  40cfb0:	str	w22, [sp, #40]
  40cfb4:	mov	w22, #0x2                   	// #2
  40cfb8:	adrp	x27, 415000 <ferror@plt+0x12910>
  40cfbc:	add	x27, x27, #0xbc9
  40cfc0:	mov	x28, x20
  40cfc4:	ldrb	w8, [x28], #1
  40cfc8:	cbz	w8, 40cfd4 <ferror@plt+0xa8e4>
  40cfcc:	add	x20, x20, #0x1
  40cfd0:	b	40ce94 <ferror@plt+0xa7a4>
  40cfd4:	ldr	x26, [sp, #16]
  40cfd8:	ldr	x19, [sp, #56]
  40cfdc:	ldr	x0, [x26, #48]
  40cfe0:	mov	x1, x19
  40cfe4:	bl	40c1b8 <ferror@plt+0x9ac8>
  40cfe8:	cbz	x0, 40d04c <ferror@plt+0xa95c>
  40cfec:	adrp	x20, 417000 <ferror@plt+0x14910>
  40cff0:	str	x0, [x26, #48]
  40cff4:	b	40cc3c <ferror@plt+0xa54c>
  40cff8:	ldr	x26, [sp, #16]
  40cffc:	ldr	x0, [x26]
  40d000:	bl	40b4c8 <ferror@plt+0x8dd8>
  40d004:	adrp	x20, 417000 <ferror@plt+0x14910>
  40d008:	adrp	x27, 415000 <ferror@plt+0x12910>
  40d00c:	cmp	w0, #0x3
  40d010:	add	x20, x20, #0x541
  40d014:	add	x27, x27, #0xbc9
  40d018:	b.lt	40ce04 <ferror@plt+0xa714>  // b.tstop
  40d01c:	ldr	x0, [x26]
  40d020:	ldr	x6, [sp, #8]
  40d024:	adrp	x2, 418000 <ferror@plt+0x15910>
  40d028:	adrp	x4, 418000 <ferror@plt+0x15910>
  40d02c:	adrp	x5, 418000 <ferror@plt+0x15910>
  40d030:	mov	w1, #0x3                   	// #3
  40d034:	mov	w3, #0x142                 	// #322
  40d038:	add	x2, x2, #0xd11
  40d03c:	add	x4, x4, #0xe24
  40d040:	add	x5, x5, #0xe3c
  40d044:	bl	40b198 <ferror@plt+0x8aa8>
  40d048:	b	40ce04 <ferror@plt+0xa714>
  40d04c:	mov	x0, x19
  40d050:	bl	4024a0 <free@plt>
  40d054:	b	40cc38 <ferror@plt+0xa548>
  40d058:	mov	x0, x21
  40d05c:	bl	402200 <fclose@plt>
  40d060:	b	40d0a8 <ferror@plt+0xa9b8>
  40d064:	ldr	x0, [x26]
  40d068:	bl	40b4c8 <ferror@plt+0x8dd8>
  40d06c:	cmp	w0, #0x3
  40d070:	b.lt	40d0a0 <ferror@plt+0xa9b0>  // b.tstop
  40d074:	ldr	x0, [x26]
  40d078:	adrp	x2, 418000 <ferror@plt+0x15910>
  40d07c:	adrp	x4, 418000 <ferror@plt+0x15910>
  40d080:	adrp	x5, 418000 <ferror@plt+0x15910>
  40d084:	mov	w1, #0x3                   	// #3
  40d088:	mov	w3, #0x249                 	// #585
  40d08c:	add	x2, x2, #0xd11
  40d090:	add	x4, x4, #0xd95
  40d094:	add	x5, x5, #0xda7
  40d098:	mov	w6, w19
  40d09c:	bl	40b198 <ferror@plt+0x8aa8>
  40d0a0:	mov	w0, w19
  40d0a4:	bl	402350 <close@plt>
  40d0a8:	mov	x0, x23
  40d0ac:	bl	4024a0 <free@plt>
  40d0b0:	ldr	x0, [sp, #88]
  40d0b4:	bl	40c2f4 <ferror@plt+0x9c04>
  40d0b8:	str	x0, [sp, #88]
  40d0bc:	cbnz	x0, 40c880 <ferror@plt+0xa190>
  40d0c0:	adrp	x0, 418000 <ferror@plt+0x15910>
  40d0c4:	add	x0, x0, #0xe56
  40d0c8:	mov	w1, #0x80000               	// #524288
  40d0cc:	bl	402250 <open@plt>
  40d0d0:	tbnz	w0, #31, 40d280 <ferror@plt+0xab90>
  40d0d4:	add	x1, sp, #0xe8
  40d0d8:	mov	w2, #0x1000                	// #4096
  40d0dc:	mov	w20, w0
  40d0e0:	add	x19, sp, #0xe8
  40d0e4:	bl	40ac38 <ferror@plt+0x8548>
  40d0e8:	mov	x21, x0
  40d0ec:	mov	w0, w20
  40d0f0:	bl	402350 <close@plt>
  40d0f4:	tbnz	w21, #31, 40d238 <ferror@plt+0xab48>
  40d0f8:	mov	x2, xzr
  40d0fc:	mov	x3, xzr
  40d100:	mov	w9, wzr
  40d104:	orr	x20, x19, #0x1
  40d108:	mov	w8, #0x1                   	// #1
  40d10c:	ldurb	w10, [x20, #-1]
  40d110:	cmp	w10, #0x22
  40d114:	b.eq	40d16c <ferror@plt+0xaa7c>  // b.none
  40d118:	cbz	w10, 40d220 <ferror@plt+0xab30>
  40d11c:	cmp	w10, #0xa
  40d120:	b.eq	40d220 <ferror@plt+0xab30>  // b.none
  40d124:	tbnz	w9, #0, 40d194 <ferror@plt+0xaaa4>
  40d128:	cmp	w10, #0x3d
  40d12c:	b.eq	40d1a0 <ferror@plt+0xaab0>  // b.none
  40d130:	cmp	w10, #0x2e
  40d134:	b.eq	40d1b8 <ferror@plt+0xaac8>  // b.none
  40d138:	cmp	w10, #0x20
  40d13c:	b.ne	40d1bc <ferror@plt+0xaacc>  // b.any
  40d140:	sturb	wzr, [x20, #-1]
  40d144:	tbz	w8, #0, 40d154 <ferror@plt+0xaa64>
  40d148:	mov	x0, x26
  40d14c:	mov	x1, x19
  40d150:	bl	40d7f4 <ferror@plt+0xb104>
  40d154:	mov	x2, xzr
  40d158:	mov	x3, xzr
  40d15c:	mov	w9, wzr
  40d160:	mov	w8, #0x1                   	// #1
  40d164:	mov	x19, x20
  40d168:	b	40d198 <ferror@plt+0xaaa8>
  40d16c:	tbz	w9, #0, 40d190 <ferror@plt+0xaaa0>
  40d170:	cmp	x2, #0x0
  40d174:	cset	w10, ne  // ne = any
  40d178:	cmp	x3, #0x0
  40d17c:	cset	w11, ne  // ne = any
  40d180:	and	w10, w10, w11
  40d184:	mov	w9, wzr
  40d188:	orr	w8, w10, w8
  40d18c:	b	40d198 <ferror@plt+0xaaa8>
  40d190:	mov	w8, wzr
  40d194:	mov	w9, #0x1                   	// #1
  40d198:	add	x20, x20, #0x1
  40d19c:	b	40d10c <ferror@plt+0xaa1c>
  40d1a0:	cmp	x2, #0x0
  40d1a4:	cset	w10, ne  // ne = any
  40d1a8:	mov	w9, wzr
  40d1ac:	csel	x3, x3, x20, eq  // eq = none
  40d1b0:	and	w8, w8, w10
  40d1b4:	b	40d198 <ferror@plt+0xaaa8>
  40d1b8:	cbz	x2, 40d1c4 <ferror@plt+0xaad4>
  40d1bc:	mov	w9, wzr
  40d1c0:	b	40d198 <ferror@plt+0xaaa8>
  40d1c4:	mov	w9, wzr
  40d1c8:	sturb	wzr, [x20, #-1]
  40d1cc:	mov	x2, x20
  40d1d0:	b	40d198 <ferror@plt+0xaaa8>
  40d1d4:	mov	x20, x19
  40d1d8:	ldr	x19, [sp, #88]
  40d1dc:	cbz	x19, 40d1fc <ferror@plt+0xab0c>
  40d1e0:	ldr	x0, [x19, #16]
  40d1e4:	bl	4024a0 <free@plt>
  40d1e8:	mov	x0, x19
  40d1ec:	bl	40c2f4 <ferror@plt+0x9c04>
  40d1f0:	mov	x19, x0
  40d1f4:	cbnz	x0, 40d1e0 <ferror@plt+0xaaf0>
  40d1f8:	str	xzr, [sp, #88]
  40d1fc:	cbz	x20, 40d218 <ferror@plt+0xab28>
  40d200:	ldr	x0, [x20, #16]
  40d204:	bl	4024a0 <free@plt>
  40d208:	mov	x0, x20
  40d20c:	bl	40c2f4 <ferror@plt+0x9c04>
  40d210:	mov	x20, x0
  40d214:	cbnz	x0, 40d200 <ferror@plt+0xab10>
  40d218:	mov	w0, #0xfffffff4            	// #-12
  40d21c:	b	40d284 <ferror@plt+0xab94>
  40d220:	sturb	wzr, [x20, #-1]
  40d224:	tbz	w8, #0, 40d280 <ferror@plt+0xab90>
  40d228:	mov	x0, x26
  40d22c:	mov	x1, x19
  40d230:	bl	40d7f4 <ferror@plt+0xb104>
  40d234:	b	40d280 <ferror@plt+0xab90>
  40d238:	ldr	x0, [x26]
  40d23c:	bl	40b4c8 <ferror@plt+0x8dd8>
  40d240:	cmp	w0, #0x3
  40d244:	b.lt	40d280 <ferror@plt+0xab90>  // b.tstop
  40d248:	ldr	x19, [x26]
  40d24c:	neg	w0, w21
  40d250:	bl	402340 <strerror@plt>
  40d254:	adrp	x2, 418000 <ferror@plt+0x15910>
  40d258:	adrp	x4, 418000 <ferror@plt+0x15910>
  40d25c:	adrp	x5, 418000 <ferror@plt+0x15910>
  40d260:	mov	x6, x0
  40d264:	add	x2, x2, #0xd11
  40d268:	add	x4, x4, #0xe64
  40d26c:	add	x5, x5, #0xe7f
  40d270:	mov	w1, #0x3                   	// #3
  40d274:	mov	w3, #0x201                 	// #513
  40d278:	mov	x0, x19
  40d27c:	bl	40b198 <ferror@plt+0x8aa8>
  40d280:	mov	w0, wzr
  40d284:	add	sp, sp, #0x1, lsl #12
  40d288:	add	sp, sp, #0xf0
  40d28c:	ldp	x20, x19, [sp, #80]
  40d290:	ldp	x22, x21, [sp, #64]
  40d294:	ldp	x24, x23, [sp, #48]
  40d298:	ldp	x26, x25, [sp, #32]
  40d29c:	ldp	x28, x27, [sp, #16]
  40d2a0:	ldp	x29, x30, [sp], #96
  40d2a4:	ret
  40d2a8:	stp	x29, x30, [sp, #-96]!
  40d2ac:	stp	x22, x21, [sp, #64]
  40d2b0:	stp	x20, x19, [sp, #80]
  40d2b4:	mov	x21, x1
  40d2b8:	mov	x19, x0
  40d2bc:	str	x27, [sp, #16]
  40d2c0:	stp	x26, x25, [sp, #32]
  40d2c4:	stp	x24, x23, [sp, #48]
  40d2c8:	mov	x29, sp
  40d2cc:	cbz	x2, 40d2dc <ferror@plt+0xabec>
  40d2d0:	mov	x22, x2
  40d2d4:	mov	w26, wzr
  40d2d8:	b	40d2ec <ferror@plt+0xabfc>
  40d2dc:	mov	x0, x21
  40d2e0:	bl	402440 <basename@plt>
  40d2e4:	mov	x22, x0
  40d2e8:	mov	w26, #0x1                   	// #1
  40d2ec:	ldr	x23, [x19]
  40d2f0:	cbz	x23, 40d324 <ferror@plt+0xac34>
  40d2f4:	mov	x20, x23
  40d2f8:	ldr	x8, [x20, #16]
  40d2fc:	mov	x0, x22
  40d300:	add	x1, x8, #0x9
  40d304:	bl	402430 <strcmp@plt>
  40d308:	cmp	w0, #0x1
  40d30c:	b.lt	40d330 <ferror@plt+0xac40>  // b.tstop
  40d310:	ldr	x8, [x20]
  40d314:	cmp	x8, x23
  40d318:	csel	x20, xzr, x8, eq  // eq = none
  40d31c:	cbnz	x20, 40d2f8 <ferror@plt+0xac08>
  40d320:	b	40d328 <ferror@plt+0xac38>
  40d324:	mov	x20, xzr
  40d328:	mov	w27, #0x1                   	// #1
  40d32c:	b	40d338 <ferror@plt+0xac48>
  40d330:	cbz	w0, 40d3b0 <ferror@plt+0xacc0>
  40d334:	mov	w27, wzr
  40d338:	mov	x0, x22
  40d33c:	bl	4020b0 <strlen@plt>
  40d340:	mov	x25, x0
  40d344:	add	x0, x0, #0x11
  40d348:	bl	402240 <malloc@plt>
  40d34c:	cbz	x0, 40d3b0 <ferror@plt+0xacc0>
  40d350:	mov	x24, x0
  40d354:	add	x0, x0, #0x9
  40d358:	add	x2, x25, #0x1
  40d35c:	mov	x1, x22
  40d360:	bl	402070 <memcpy@plt>
  40d364:	str	x21, [x24]
  40d368:	strb	w26, [x24, #8]
  40d36c:	cbz	w27, 40d384 <ferror@plt+0xac94>
  40d370:	mov	x0, x23
  40d374:	mov	x1, x24
  40d378:	bl	40c1b8 <ferror@plt+0x9ac8>
  40d37c:	cbnz	x0, 40d39c <ferror@plt+0xacac>
  40d380:	b	40d3dc <ferror@plt+0xacec>
  40d384:	cmp	x20, x23
  40d388:	b.eq	40d3cc <ferror@plt+0xacdc>  // b.none
  40d38c:	mov	x0, x20
  40d390:	mov	x1, x24
  40d394:	bl	40c21c <ferror@plt+0x9b2c>
  40d398:	cbz	x0, 40d3dc <ferror@plt+0xacec>
  40d39c:	tbnz	w27, #0, 40d3ac <ferror@plt+0xacbc>
  40d3a0:	ldr	x8, [x19]
  40d3a4:	cmp	x20, x8
  40d3a8:	b.ne	40d3b0 <ferror@plt+0xacc0>  // b.any
  40d3ac:	str	x0, [x19]
  40d3b0:	ldp	x20, x19, [sp, #80]
  40d3b4:	ldp	x22, x21, [sp, #64]
  40d3b8:	ldp	x24, x23, [sp, #48]
  40d3bc:	ldp	x26, x25, [sp, #32]
  40d3c0:	ldr	x27, [sp, #16]
  40d3c4:	ldp	x29, x30, [sp], #96
  40d3c8:	ret
  40d3cc:	mov	x0, x23
  40d3d0:	mov	x1, x24
  40d3d4:	bl	40c29c <ferror@plt+0x9bac>
  40d3d8:	cbnz	x0, 40d39c <ferror@plt+0xacac>
  40d3dc:	mov	x0, x24
  40d3e0:	ldp	x20, x19, [sp, #80]
  40d3e4:	ldp	x22, x21, [sp, #64]
  40d3e8:	ldp	x24, x23, [sp, #48]
  40d3ec:	ldp	x26, x25, [sp, #32]
  40d3f0:	ldr	x27, [sp, #16]
  40d3f4:	ldp	x29, x30, [sp], #96
  40d3f8:	b	4024a0 <free@plt>
  40d3fc:	cbz	x0, 40d408 <ferror@plt+0xad18>
  40d400:	mov	w1, wzr
  40d404:	b	40d40c <ferror@plt+0xad1c>
  40d408:	ret
  40d40c:	stp	x29, x30, [sp, #-48]!
  40d410:	str	x21, [sp, #16]
  40d414:	stp	x20, x19, [sp, #32]
  40d418:	mov	w20, w1
  40d41c:	mov	x21, x0
  40d420:	mov	w0, #0x1                   	// #1
  40d424:	mov	w1, #0x30                  	// #48
  40d428:	mov	x29, sp
  40d42c:	bl	4022b0 <calloc@plt>
  40d430:	mov	x19, x0
  40d434:	mov	x0, x21
  40d438:	bl	40c1b0 <ferror@plt+0x9ac0>
  40d43c:	cbz	x19, 40d4fc <ferror@plt+0xae0c>
  40d440:	cmp	w20, #0x5
  40d444:	str	w20, [x19]
  40d448:	b.hi	40d4fc <ferror@plt+0xae0c>  // b.pmore
  40d44c:	adrp	x9, 418000 <ferror@plt+0x15910>
  40d450:	mov	w8, w20
  40d454:	add	x9, x9, #0xd0b
  40d458:	adr	x10, 40d468 <ferror@plt+0xad78>
  40d45c:	ldrb	w11, [x9, x8]
  40d460:	add	x10, x10, x11, lsl #2
  40d464:	br	x10
  40d468:	ldr	x8, [x0, #16]
  40d46c:	adrp	x9, 40c000 <ferror@plt+0x9910>
  40d470:	add	x9, x9, #0x440
  40d474:	str	x9, [x19, #32]
  40d478:	str	x8, [x19, #8]
  40d47c:	b	40d4fc <ferror@plt+0xae0c>
  40d480:	ldr	x8, [x0, #40]
  40d484:	b	40d48c <ferror@plt+0xad9c>
  40d488:	ldr	x8, [x0, #32]
  40d48c:	adrp	x9, 40c000 <ferror@plt+0x9910>
  40d490:	adrp	x10, 40c000 <ferror@plt+0x9910>
  40d494:	add	x9, x9, #0x484
  40d498:	add	x10, x10, #0x478
  40d49c:	b	40d4cc <ferror@plt+0xaddc>
  40d4a0:	ldr	x8, [x0, #8]
  40d4a4:	adrp	x9, 40c000 <ferror@plt+0x9910>
  40d4a8:	adrp	x10, 40c000 <ferror@plt+0x9910>
  40d4ac:	add	x9, x9, #0x448
  40d4b0:	add	x10, x10, #0x454
  40d4b4:	b	40d4cc <ferror@plt+0xaddc>
  40d4b8:	ldr	x8, [x0, #24]
  40d4bc:	adrp	x9, 40c000 <ferror@plt+0x9910>
  40d4c0:	adrp	x10, 40c000 <ferror@plt+0x9910>
  40d4c4:	add	x9, x9, #0x46c
  40d4c8:	add	x10, x10, #0x460
  40d4cc:	str	x8, [x19, #8]
  40d4d0:	stp	x9, x10, [x19, #32]
  40d4d4:	b	40d4fc <ferror@plt+0xae0c>
  40d4d8:	ldr	x8, [x0, #48]
  40d4dc:	adrp	x9, 40c000 <ferror@plt+0x9910>
  40d4e0:	adrp	x10, 40d000 <ferror@plt+0xa910>
  40d4e4:	add	x9, x9, #0x490
  40d4e8:	add	x10, x10, #0x8f8
  40d4ec:	mov	w11, #0x1                   	// #1
  40d4f0:	stp	x9, x10, [x19, #32]
  40d4f4:	str	x8, [x19, #8]
  40d4f8:	strb	w11, [x19, #4]
  40d4fc:	mov	x0, x19
  40d500:	ldp	x20, x19, [sp, #32]
  40d504:	ldr	x21, [sp, #16]
  40d508:	ldp	x29, x30, [sp], #48
  40d50c:	ret
  40d510:	cbz	x0, 40d51c <ferror@plt+0xae2c>
  40d514:	mov	w1, #0x1                   	// #1
  40d518:	b	40d40c <ferror@plt+0xad1c>
  40d51c:	ret
  40d520:	cbz	x0, 40d52c <ferror@plt+0xae3c>
  40d524:	mov	w1, #0x2                   	// #2
  40d528:	b	40d40c <ferror@plt+0xad1c>
  40d52c:	ret
  40d530:	cbz	x0, 40d53c <ferror@plt+0xae4c>
  40d534:	mov	w1, #0x3                   	// #3
  40d538:	b	40d40c <ferror@plt+0xad1c>
  40d53c:	ret
  40d540:	cbz	x0, 40d54c <ferror@plt+0xae5c>
  40d544:	mov	w1, #0x4                   	// #4
  40d548:	b	40d40c <ferror@plt+0xad1c>
  40d54c:	ret
  40d550:	cbz	x0, 40d55c <ferror@plt+0xae6c>
  40d554:	mov	w1, #0x5                   	// #5
  40d558:	b	40d40c <ferror@plt+0xad1c>
  40d55c:	ret
  40d560:	cbz	x0, 40d578 <ferror@plt+0xae88>
  40d564:	ldr	x8, [x0, #16]
  40d568:	cbz	x8, 40d578 <ferror@plt+0xae88>
  40d56c:	ldr	x1, [x0, #32]
  40d570:	mov	x0, x8
  40d574:	br	x1
  40d578:	mov	x0, xzr
  40d57c:	ret
  40d580:	stp	x29, x30, [sp, #-32]!
  40d584:	str	x19, [sp, #16]
  40d588:	mov	x29, sp
  40d58c:	cbz	x0, 40d5cc <ferror@plt+0xaedc>
  40d590:	mov	x19, x0
  40d594:	ldr	x0, [x0, #16]
  40d598:	cbz	x0, 40d5cc <ferror@plt+0xaedc>
  40d59c:	ldr	x1, [x19, #40]
  40d5a0:	cbz	x1, 40d5c8 <ferror@plt+0xaed8>
  40d5a4:	ldrb	w8, [x19, #4]
  40d5a8:	cbz	w8, 40d5d8 <ferror@plt+0xaee8>
  40d5ac:	ldr	x0, [x19, #24]
  40d5b0:	bl	4024a0 <free@plt>
  40d5b4:	ldr	x8, [x19, #40]
  40d5b8:	ldr	x0, [x19, #16]
  40d5bc:	blr	x8
  40d5c0:	str	x0, [x19, #24]
  40d5c4:	b	40d5cc <ferror@plt+0xaedc>
  40d5c8:	mov	x0, xzr
  40d5cc:	ldr	x19, [sp, #16]
  40d5d0:	ldp	x29, x30, [sp], #32
  40d5d4:	ret
  40d5d8:	ldr	x19, [sp, #16]
  40d5dc:	ldp	x29, x30, [sp], #32
  40d5e0:	br	x1
  40d5e4:	cbz	x0, 40d618 <ferror@plt+0xaf28>
  40d5e8:	stp	x29, x30, [sp, #-32]!
  40d5ec:	str	x19, [sp, #16]
  40d5f0:	mov	x19, x0
  40d5f4:	ldp	x0, x1, [x0, #8]
  40d5f8:	mov	x29, sp
  40d5fc:	cbz	x1, 40d604 <ferror@plt+0xaf14>
  40d600:	bl	40c3c0 <ferror@plt+0x9cd0>
  40d604:	str	x0, [x19, #16]
  40d608:	ldr	x19, [sp, #16]
  40d60c:	cmp	x0, #0x0
  40d610:	cset	w0, ne  // ne = any
  40d614:	ldp	x29, x30, [sp], #32
  40d618:	ret
  40d61c:	stp	x29, x30, [sp, #-32]!
  40d620:	str	x19, [sp, #16]
  40d624:	mov	x19, x0
  40d628:	ldr	x0, [x0, #24]
  40d62c:	mov	x29, sp
  40d630:	bl	4024a0 <free@plt>
  40d634:	mov	x0, x19
  40d638:	ldr	x19, [sp, #16]
  40d63c:	ldp	x29, x30, [sp], #32
  40d640:	b	4024a0 <free@plt>
  40d644:	stp	x29, x30, [sp, #-32]!
  40d648:	stp	x20, x19, [sp, #16]
  40d64c:	mov	x20, x0
  40d650:	mov	x0, x1
  40d654:	mov	x29, sp
  40d658:	bl	402310 <strdup@plt>
  40d65c:	mov	x19, x0
  40d660:	cbz	x0, 40d67c <ferror@plt+0xaf8c>
  40d664:	ldr	x0, [x20, #16]
  40d668:	mov	x1, x19
  40d66c:	bl	40c1b8 <ferror@plt+0x9ac8>
  40d670:	cbz	x0, 40d67c <ferror@plt+0xaf8c>
  40d674:	mov	x19, xzr
  40d678:	str	x0, [x20, #16]
  40d67c:	mov	x0, x19
  40d680:	ldp	x20, x19, [sp, #16]
  40d684:	ldp	x29, x30, [sp], #32
  40d688:	b	4024a0 <free@plt>
  40d68c:	stp	x29, x30, [sp, #-80]!
  40d690:	stp	x20, x19, [sp, #64]
  40d694:	mov	x19, x0
  40d698:	mov	x0, x1
  40d69c:	str	x25, [sp, #16]
  40d6a0:	stp	x24, x23, [sp, #32]
  40d6a4:	stp	x22, x21, [sp, #48]
  40d6a8:	mov	x29, sp
  40d6ac:	mov	x21, x2
  40d6b0:	mov	x22, x1
  40d6b4:	bl	4020b0 <strlen@plt>
  40d6b8:	mov	x24, x0
  40d6bc:	mov	x0, x21
  40d6c0:	bl	4020b0 <strlen@plt>
  40d6c4:	add	x23, x0, #0x1
  40d6c8:	add	x25, x24, #0x9
  40d6cc:	add	x0, x23, x25
  40d6d0:	bl	402240 <malloc@plt>
  40d6d4:	mov	x20, x0
  40d6d8:	cbz	x0, 40d72c <ferror@plt+0xb03c>
  40d6dc:	add	x2, x24, #0x1
  40d6e0:	add	x24, x20, x25
  40d6e4:	mov	x0, x20
  40d6e8:	str	x24, [x0], #8
  40d6ec:	mov	x1, x22
  40d6f0:	bl	402070 <memcpy@plt>
  40d6f4:	mov	x0, x24
  40d6f8:	mov	x1, x21
  40d6fc:	mov	x2, x23
  40d700:	bl	402070 <memcpy@plt>
  40d704:	ldr	x0, [x20]
  40d708:	mov	w1, #0x9                   	// #9
  40d70c:	mov	w2, #0x20                  	// #32
  40d710:	bl	40a9b4 <ferror@plt+0x82c4>
  40d714:	ldr	x0, [x19, #24]
  40d718:	mov	x1, x20
  40d71c:	bl	40c1b8 <ferror@plt+0x9ac8>
  40d720:	cbz	x0, 40d72c <ferror@plt+0xb03c>
  40d724:	mov	x20, xzr
  40d728:	str	x0, [x19, #24]
  40d72c:	mov	x0, x20
  40d730:	ldp	x20, x19, [sp, #64]
  40d734:	ldp	x22, x21, [sp, #48]
  40d738:	ldp	x24, x23, [sp, #32]
  40d73c:	ldr	x25, [sp, #16]
  40d740:	ldp	x29, x30, [sp], #80
  40d744:	b	4024a0 <free@plt>
  40d748:	stp	x29, x30, [sp, #-80]!
  40d74c:	mov	x0, x1
  40d750:	str	x25, [sp, #16]
  40d754:	stp	x24, x23, [sp, #32]
  40d758:	stp	x22, x21, [sp, #48]
  40d75c:	stp	x20, x19, [sp, #64]
  40d760:	mov	x29, sp
  40d764:	mov	x19, x3
  40d768:	mov	x21, x2
  40d76c:	mov	x22, x1
  40d770:	bl	4020b0 <strlen@plt>
  40d774:	mov	x24, x0
  40d778:	mov	x0, x21
  40d77c:	bl	4020b0 <strlen@plt>
  40d780:	add	x23, x0, #0x1
  40d784:	add	x25, x24, #0x9
  40d788:	add	x0, x23, x25
  40d78c:	bl	402240 <malloc@plt>
  40d790:	mov	x20, x0
  40d794:	cbz	x0, 40d7d8 <ferror@plt+0xb0e8>
  40d798:	add	x2, x24, #0x1
  40d79c:	add	x24, x20, x25
  40d7a0:	mov	x0, x20
  40d7a4:	str	x24, [x0], #8
  40d7a8:	mov	x1, x22
  40d7ac:	bl	402070 <memcpy@plt>
  40d7b0:	mov	x0, x24
  40d7b4:	mov	x1, x21
  40d7b8:	mov	x2, x23
  40d7bc:	bl	402070 <memcpy@plt>
  40d7c0:	ldr	x0, [x19]
  40d7c4:	mov	x1, x20
  40d7c8:	bl	40c1b8 <ferror@plt+0x9ac8>
  40d7cc:	cbz	x0, 40d7d8 <ferror@plt+0xb0e8>
  40d7d0:	mov	x20, xzr
  40d7d4:	str	x0, [x19]
  40d7d8:	mov	x0, x20
  40d7dc:	ldp	x20, x19, [sp, #64]
  40d7e0:	ldp	x22, x21, [sp, #48]
  40d7e4:	ldp	x24, x23, [sp, #32]
  40d7e8:	ldr	x25, [sp, #16]
  40d7ec:	ldp	x29, x30, [sp], #80
  40d7f0:	b	4024a0 <free@plt>
  40d7f4:	stp	x29, x30, [sp, #-48]!
  40d7f8:	mov	x29, sp
  40d7fc:	str	x21, [sp, #16]
  40d800:	stp	x20, x19, [sp, #32]
  40d804:	str	x3, [x29, #24]
  40d808:	cbz	x1, 40d8e8 <ferror@plt+0xb1f8>
  40d80c:	mov	x20, x2
  40d810:	cbz	x2, 40d8e8 <ferror@plt+0xb1f8>
  40d814:	mov	x21, x1
  40d818:	adrp	x1, 415000 <ferror@plt+0x12910>
  40d81c:	mov	x19, x0
  40d820:	add	x1, x1, #0xb25
  40d824:	mov	x0, x21
  40d828:	bl	402430 <strcmp@plt>
  40d82c:	cbnz	w0, 40d848 <ferror@plt+0xb158>
  40d830:	adrp	x1, 418000 <ferror@plt+0x15910>
  40d834:	add	x1, x1, #0xea8
  40d838:	mov	w2, #0xa                   	// #10
  40d83c:	mov	x0, x20
  40d840:	bl	402260 <strncmp@plt>
  40d844:	cbz	w0, 40d8ac <ferror@plt+0xb1bc>
  40d848:	mov	x0, x21
  40d84c:	bl	40aa64 <ferror@plt+0x8374>
  40d850:	tbz	w0, #31, 40d890 <ferror@plt+0xb1a0>
  40d854:	ldr	x0, [x19]
  40d858:	bl	40b4c8 <ferror@plt+0x8dd8>
  40d85c:	cmp	w0, #0x3
  40d860:	b.lt	40d890 <ferror@plt+0xb1a0>  // b.tstop
  40d864:	ldr	x0, [x19]
  40d868:	adrp	x2, 418000 <ferror@plt+0x15910>
  40d86c:	adrp	x4, 418000 <ferror@plt+0x15910>
  40d870:	adrp	x5, 418000 <ferror@plt+0x15910>
  40d874:	add	x2, x2, #0xd11
  40d878:	add	x4, x4, #0xeb5
  40d87c:	add	x5, x5, #0xecb
  40d880:	mov	w1, #0x3                   	// #3
  40d884:	mov	w3, #0x1e9                 	// #489
  40d888:	mov	x6, x21
  40d88c:	bl	40b198 <ferror@plt+0x8aa8>
  40d890:	mov	x0, x19
  40d894:	mov	x1, x21
  40d898:	mov	x2, x20
  40d89c:	ldp	x20, x19, [sp, #32]
  40d8a0:	ldr	x21, [sp, #16]
  40d8a4:	ldp	x29, x30, [sp], #48
  40d8a8:	b	40d68c <ferror@plt+0xaf9c>
  40d8ac:	adrp	x1, 418000 <ferror@plt+0x15910>
  40d8b0:	add	x1, x1, #0xeb3
  40d8b4:	add	x0, x29, #0x18
  40d8b8:	bl	402400 <strsep@plt>
  40d8bc:	cbz	x0, 40d8e8 <ferror@plt+0xb1f8>
  40d8c0:	adrp	x20, 418000 <ferror@plt+0x15910>
  40d8c4:	mov	x1, x0
  40d8c8:	add	x20, x20, #0xeb3
  40d8cc:	mov	x0, x19
  40d8d0:	bl	40d644 <ferror@plt+0xaf54>
  40d8d4:	add	x0, x29, #0x18
  40d8d8:	mov	x1, x20
  40d8dc:	bl	402400 <strsep@plt>
  40d8e0:	mov	x1, x0
  40d8e4:	cbnz	x0, 40d8cc <ferror@plt+0xb1dc>
  40d8e8:	ldp	x20, x19, [sp, #32]
  40d8ec:	ldr	x21, [sp, #16]
  40d8f0:	ldp	x29, x30, [sp], #48
  40d8f4:	ret
  40d8f8:	stp	x29, x30, [sp, #-64]!
  40d8fc:	stp	x24, x23, [sp, #16]
  40d900:	stp	x22, x21, [sp, #32]
  40d904:	stp	x20, x19, [sp, #48]
  40d908:	ldr	x21, [x0, #16]
  40d90c:	mov	x29, sp
  40d910:	ldr	w8, [x21, #24]
  40d914:	cbz	w8, 40d940 <ferror@plt+0xb250>
  40d918:	ldr	x9, [x21, #8]
  40d91c:	sub	w8, w8, #0x1
  40d920:	ldr	x19, [x9, w8, uxtw #3]
  40d924:	ldr	x20, [x9]
  40d928:	mov	x0, x19
  40d92c:	bl	4020b0 <strlen@plt>
  40d930:	add	x8, x19, x0
  40d934:	sub	x23, x8, x20
  40d938:	add	x19, x23, #0x6
  40d93c:	b	40d948 <ferror@plt+0xb258>
  40d940:	mov	x23, xzr
  40d944:	mov	w19, #0x1                   	// #1
  40d948:	ldr	w8, [x21, #28]
  40d94c:	cbz	w8, 40d97c <ferror@plt+0xb28c>
  40d950:	ldr	x9, [x21, #16]
  40d954:	sub	w8, w8, #0x1
  40d958:	ldr	x20, [x9, w8, uxtw #3]
  40d95c:	ldr	x22, [x9]
  40d960:	mov	x0, x20
  40d964:	bl	4020b0 <strlen@plt>
  40d968:	add	x8, x20, x0
  40d96c:	sub	x22, x8, x22
  40d970:	add	x8, x19, x22
  40d974:	add	x19, x8, #0x6
  40d978:	b	40d980 <ferror@plt+0xb290>
  40d97c:	mov	x22, xzr
  40d980:	mov	x0, x19
  40d984:	bl	402240 <malloc@plt>
  40d988:	mov	x19, x0
  40d98c:	cbz	x0, 40da54 <ferror@plt+0xb364>
  40d990:	mov	x20, x19
  40d994:	cbz	x23, 40d9ec <ferror@plt+0xb2fc>
  40d998:	mov	w8, #0x7270                	// #29296
  40d99c:	mov	w24, #0x20                  	// #32
  40d9a0:	movk	w8, #0x3a65, lsl #16
  40d9a4:	strb	w24, [x19, #4]
  40d9a8:	str	w8, [x19]
  40d9ac:	ldr	x8, [x21, #8]
  40d9b0:	add	x20, x19, #0x5
  40d9b4:	add	x2, x23, #0x1
  40d9b8:	mov	x0, x20
  40d9bc:	ldr	x1, [x8]
  40d9c0:	bl	402070 <memcpy@plt>
  40d9c4:	cmp	x23, #0x1
  40d9c8:	b.lt	40d9ec <ferror@plt+0xb2fc>  // b.tstop
  40d9cc:	add	x8, x23, x19
  40d9d0:	add	x8, x8, #0x5
  40d9d4:	ldrb	w9, [x20]
  40d9d8:	cbnz	w9, 40d9e0 <ferror@plt+0xb2f0>
  40d9dc:	strb	w24, [x20]
  40d9e0:	add	x20, x20, #0x1
  40d9e4:	cmp	x20, x8
  40d9e8:	b.cc	40d9d4 <ferror@plt+0xb2e4>  // b.lo, b.ul, b.last
  40d9ec:	cbz	x22, 40da4c <ferror@plt+0xb35c>
  40d9f0:	mov	w9, #0x6f70                	// #28528
  40d9f4:	mov	w8, #0x203a                	// #8250
  40d9f8:	movk	w9, #0x7473, lsl #16
  40d9fc:	strh	w8, [x20, #4]
  40da00:	str	w9, [x20]
  40da04:	ldr	x8, [x21, #16]
  40da08:	add	x21, x20, #0x6
  40da0c:	add	x2, x22, #0x1
  40da10:	mov	x0, x21
  40da14:	ldr	x1, [x8]
  40da18:	bl	402070 <memcpy@plt>
  40da1c:	cmp	x22, #0x1
  40da20:	b.lt	40da50 <ferror@plt+0xb360>  // b.tstop
  40da24:	add	x8, x22, x20
  40da28:	add	x8, x8, #0x6
  40da2c:	mov	w9, #0x20                  	// #32
  40da30:	ldrb	w10, [x21]
  40da34:	cbnz	w10, 40da3c <ferror@plt+0xb34c>
  40da38:	strb	w9, [x21]
  40da3c:	add	x21, x21, #0x1
  40da40:	cmp	x21, x8
  40da44:	b.cc	40da30 <ferror@plt+0xb340>  // b.lo, b.ul, b.last
  40da48:	b	40da50 <ferror@plt+0xb360>
  40da4c:	mov	x21, x20
  40da50:	strb	wzr, [x21]
  40da54:	mov	x0, x19
  40da58:	ldp	x20, x19, [sp, #48]
  40da5c:	ldp	x22, x21, [sp, #32]
  40da60:	ldp	x24, x23, [sp, #16]
  40da64:	ldp	x29, x30, [sp], #64
  40da68:	ret
  40da6c:	stp	x29, x30, [sp, #-32]!
  40da70:	str	x19, [sp, #16]
  40da74:	mov	x29, sp
  40da78:	cbz	x0, 40da8c <ferror@plt+0xb39c>
  40da7c:	ldr	x19, [x0]
  40da80:	bl	4024a0 <free@plt>
  40da84:	mov	x0, x19
  40da88:	cbnz	x19, 40da7c <ferror@plt+0xb38c>
  40da8c:	ldr	x19, [sp, #16]
  40da90:	ldp	x29, x30, [sp], #32
  40da94:	ret
  40da98:	sub	sp, sp, #0x40
  40da9c:	adrp	x1, 419000 <ferror@plt+0x16910>
  40daa0:	add	x1, x1, #0x606
  40daa4:	stp	x29, x30, [sp, #16]
  40daa8:	str	x21, [sp, #32]
  40daac:	stp	x20, x19, [sp, #48]
  40dab0:	add	x29, sp, #0x10
  40dab4:	bl	402230 <fopen@plt>
  40dab8:	cbz	x0, 40db5c <ferror@plt+0xb46c>
  40dabc:	mov	x19, x0
  40dac0:	bl	402640 <__errno_location@plt>
  40dac4:	mov	x20, x0
  40dac8:	str	wzr, [x0]
  40dacc:	sub	x0, x29, #0x4
  40dad0:	mov	w1, #0x4                   	// #4
  40dad4:	mov	w2, #0x1                   	// #1
  40dad8:	mov	x3, x19
  40dadc:	bl	402480 <fread@plt>
  40dae0:	ldur	w8, [x29, #-4]
  40dae4:	mov	w9, #0x7b0                 	// #1968
  40dae8:	movk	w9, #0x57f4, lsl #16
  40daec:	cmp	w8, w9
  40daf0:	b.ne	40db54 <ferror@plt+0xb464>  // b.any
  40daf4:	add	x0, x29, #0x18
  40daf8:	mov	w1, #0x4                   	// #4
  40dafc:	mov	w2, #0x1                   	// #1
  40db00:	mov	x3, x19
  40db04:	str	wzr, [x20]
  40db08:	bl	402480 <fread@plt>
  40db0c:	ldrh	w8, [x29, #24]
  40db10:	cmp	w8, #0x200
  40db14:	b.ne	40db54 <ferror@plt+0xb464>  // b.any
  40db18:	mov	w0, #0x10                  	// #16
  40db1c:	bl	402240 <malloc@plt>
  40db20:	mov	x21, x0
  40db24:	str	x19, [x0]
  40db28:	add	x0, x29, #0x1c
  40db2c:	mov	w1, #0x4                   	// #4
  40db30:	mov	w2, #0x1                   	// #1
  40db34:	mov	x3, x19
  40db38:	str	wzr, [x20]
  40db3c:	bl	402480 <fread@plt>
  40db40:	ldr	w8, [x29, #28]
  40db44:	rev	w8, w8
  40db48:	str	w8, [x21, #8]
  40db4c:	str	wzr, [x20]
  40db50:	b	40db60 <ferror@plt+0xb470>
  40db54:	mov	x0, x19
  40db58:	bl	402200 <fclose@plt>
  40db5c:	mov	x21, xzr
  40db60:	mov	x0, x21
  40db64:	ldp	x20, x19, [sp, #48]
  40db68:	ldr	x21, [sp, #32]
  40db6c:	ldp	x29, x30, [sp, #16]
  40db70:	add	sp, sp, #0x40
  40db74:	ret
  40db78:	stp	x29, x30, [sp, #-32]!
  40db7c:	str	x19, [sp, #16]
  40db80:	mov	x19, x0
  40db84:	ldr	x0, [x0]
  40db88:	mov	x29, sp
  40db8c:	bl	402200 <fclose@plt>
  40db90:	mov	x0, x19
  40db94:	ldr	x19, [sp, #16]
  40db98:	ldp	x29, x30, [sp], #32
  40db9c:	b	4024a0 <free@plt>
  40dba0:	sub	sp, sp, #0x40
  40dba4:	stp	x29, x30, [sp, #16]
  40dba8:	stp	x20, x19, [sp, #48]
  40dbac:	ldr	x8, [x0]
  40dbb0:	ldr	w9, [x0, #8]
  40dbb4:	mov	w19, w1
  40dbb8:	str	x21, [sp, #32]
  40dbbc:	mov	x0, x8
  40dbc0:	mov	w1, w9
  40dbc4:	add	x29, sp, #0x10
  40dbc8:	mov	x20, x2
  40dbcc:	bl	40e6e0 <ferror@plt+0xbff0>
  40dbd0:	cbz	x0, 40dc04 <ferror@plt+0xb514>
  40dbd4:	mov	x21, x0
  40dbd8:	mov	x0, sp
  40dbdc:	bl	4148d8 <ferror@plt+0x121e8>
  40dbe0:	mov	x0, sp
  40dbe4:	mov	x1, x20
  40dbe8:	bl	414a24 <ferror@plt+0x12334>
  40dbec:	mov	x1, sp
  40dbf0:	mov	x0, x21
  40dbf4:	mov	w2, w19
  40dbf8:	bl	40dc18 <ferror@plt+0xb528>
  40dbfc:	mov	x0, sp
  40dc00:	bl	4148e0 <ferror@plt+0x121f0>
  40dc04:	ldp	x20, x19, [sp, #48]
  40dc08:	ldr	x21, [sp, #32]
  40dc0c:	ldp	x29, x30, [sp, #16]
  40dc10:	add	sp, sp, #0x40
  40dc14:	ret
  40dc18:	stp	x29, x30, [sp, #-80]!
  40dc1c:	stp	x26, x25, [sp, #16]
  40dc20:	stp	x24, x23, [sp, #32]
  40dc24:	stp	x22, x21, [sp, #48]
  40dc28:	stp	x20, x19, [sp, #64]
  40dc2c:	ldr	x8, [x0, #8]
  40dc30:	mov	x19, x0
  40dc34:	mov	x21, x1
  40dc38:	mov	x0, x1
  40dc3c:	mov	x1, x8
  40dc40:	mov	x29, sp
  40dc44:	mov	w20, w2
  40dc48:	bl	414a24 <ferror@plt+0x12334>
  40dc4c:	ldr	x26, [x19, #16]
  40dc50:	mov	w22, w0
  40dc54:	cbz	x26, 40dcbc <ferror@plt+0xb5cc>
  40dc58:	adrp	x23, 417000 <ferror@plt+0x14910>
  40dc5c:	adrp	x24, 414000 <ferror@plt+0x11910>
  40dc60:	add	x23, x23, #0x542
  40dc64:	add	x24, x24, #0xf25
  40dc68:	ldr	x1, [x21]
  40dc6c:	ldr	w2, [x21, #12]
  40dc70:	mov	w0, w20
  40dc74:	bl	40acc0 <ferror@plt+0x85d0>
  40dc78:	mov	w2, #0x1                   	// #1
  40dc7c:	mov	w0, w20
  40dc80:	mov	x1, x23
  40dc84:	bl	40acc0 <ferror@plt+0x85d0>
  40dc88:	add	x25, x26, #0x10
  40dc8c:	mov	x0, x25
  40dc90:	bl	4020b0 <strlen@plt>
  40dc94:	mov	x2, x0
  40dc98:	mov	w0, w20
  40dc9c:	mov	x1, x25
  40dca0:	bl	40acc0 <ferror@plt+0x85d0>
  40dca4:	mov	w2, #0x1                   	// #1
  40dca8:	mov	w0, w20
  40dcac:	mov	x1, x24
  40dcb0:	bl	40acc0 <ferror@plt+0x85d0>
  40dcb4:	ldr	x26, [x26]
  40dcb8:	cbnz	x26, 40dc68 <ferror@plt+0xb578>
  40dcbc:	ldrb	w23, [x19, #24]
  40dcc0:	ldrb	w8, [x19, #25]
  40dcc4:	cmp	w23, w8
  40dcc8:	b.hi	40dd14 <ferror@plt+0xb624>  // b.pmore
  40dccc:	mov	x0, x19
  40dcd0:	mov	w1, w23
  40dcd4:	bl	40e9b4 <ferror@plt+0xc2c4>
  40dcd8:	cbz	x0, 40dd04 <ferror@plt+0xb614>
  40dcdc:	mov	x24, x0
  40dce0:	mov	x0, x21
  40dce4:	mov	w1, w23
  40dce8:	bl	4149d0 <ferror@plt+0x122e0>
  40dcec:	mov	x0, x24
  40dcf0:	mov	x1, x21
  40dcf4:	mov	w2, w20
  40dcf8:	bl	40dc18 <ferror@plt+0xb528>
  40dcfc:	mov	x0, x21
  40dd00:	bl	414ae4 <ferror@plt+0x123f4>
  40dd04:	ldrb	w8, [x19, #25]
  40dd08:	cmp	w23, w8
  40dd0c:	add	w23, w23, #0x1
  40dd10:	b.cc	40dccc <ferror@plt+0xb5dc>  // b.lo, b.ul, b.last
  40dd14:	mov	x0, x21
  40dd18:	mov	w1, w22
  40dd1c:	bl	414b24 <ferror@plt+0x12434>
  40dd20:	mov	x0, x19
  40dd24:	ldp	x20, x19, [sp, #64]
  40dd28:	ldp	x22, x21, [sp, #48]
  40dd2c:	ldp	x24, x23, [sp, #32]
  40dd30:	ldp	x26, x25, [sp, #16]
  40dd34:	ldp	x29, x30, [sp], #80
  40dd38:	b	40e9ec <ferror@plt+0xc2fc>
  40dd3c:	stp	x29, x30, [sp, #-48]!
  40dd40:	stp	x22, x21, [sp, #16]
  40dd44:	stp	x20, x19, [sp, #32]
  40dd48:	ldr	x8, [x0]
  40dd4c:	ldr	w9, [x0, #8]
  40dd50:	mov	x20, x1
  40dd54:	mov	x29, sp
  40dd58:	mov	x0, x8
  40dd5c:	mov	w1, w9
  40dd60:	bl	40e6e0 <ferror@plt+0xbff0>
  40dd64:	cbz	x0, 40dde0 <ferror@plt+0xb6f0>
  40dd68:	mov	x19, x0
  40dd6c:	mov	w22, wzr
  40dd70:	ldr	x8, [x19, #8]
  40dd74:	ldrb	w1, [x20, w22, sxtw]
  40dd78:	ldrb	w9, [x8]
  40dd7c:	cbz	w9, 40ddb0 <ferror@plt+0xb6c0>
  40dd80:	sxtw	x10, w22
  40dd84:	add	x10, x20, x10
  40dd88:	mov	w11, #0x1                   	// #1
  40dd8c:	and	w9, w9, #0xff
  40dd90:	cmp	w9, w1, uxtb
  40dd94:	b.ne	40ddd8 <ferror@plt+0xb6e8>  // b.any
  40dd98:	ldrb	w9, [x8, w11, uxtw]
  40dd9c:	ldrb	w1, [x10, x11]
  40dda0:	add	x11, x11, #0x1
  40dda4:	cbnz	w9, 40dd8c <ferror@plt+0xb69c>
  40dda8:	add	w8, w22, w11
  40ddac:	sub	w22, w8, #0x1
  40ddb0:	cbz	w1, 40ddf8 <ferror@plt+0xb708>
  40ddb4:	mov	x0, x19
  40ddb8:	bl	40e9b4 <ferror@plt+0xc2c4>
  40ddbc:	mov	x21, x0
  40ddc0:	mov	x0, x19
  40ddc4:	bl	40e9ec <ferror@plt+0xc2fc>
  40ddc8:	add	w22, w22, #0x1
  40ddcc:	mov	x19, x21
  40ddd0:	cbnz	x21, 40dd70 <ferror@plt+0xb680>
  40ddd4:	b	40dde0 <ferror@plt+0xb6f0>
  40ddd8:	mov	x0, x19
  40dddc:	bl	40e9ec <ferror@plt+0xc2fc>
  40dde0:	mov	x20, xzr
  40dde4:	mov	x0, x20
  40dde8:	ldp	x20, x19, [sp, #32]
  40ddec:	ldp	x22, x21, [sp, #16]
  40ddf0:	ldp	x29, x30, [sp], #48
  40ddf4:	ret
  40ddf8:	ldr	x8, [x19, #16]
  40ddfc:	cbz	x8, 40de10 <ferror@plt+0xb720>
  40de00:	add	x0, x8, #0x10
  40de04:	bl	402310 <strdup@plt>
  40de08:	mov	x20, x0
  40de0c:	b	40de14 <ferror@plt+0xb724>
  40de10:	mov	x20, xzr
  40de14:	mov	x0, x19
  40de18:	bl	40e9ec <ferror@plt+0xc2fc>
  40de1c:	b	40dde4 <ferror@plt+0xb6f4>
  40de20:	sub	sp, sp, #0x70
  40de24:	stp	x29, x30, [sp, #16]
  40de28:	stp	x26, x25, [sp, #48]
  40de2c:	stp	x24, x23, [sp, #64]
  40de30:	stp	x22, x21, [sp, #80]
  40de34:	stp	x20, x19, [sp, #96]
  40de38:	ldr	x8, [x0]
  40de3c:	ldr	w9, [x0, #8]
  40de40:	mov	x20, x1
  40de44:	str	x27, [sp, #32]
  40de48:	mov	x0, x8
  40de4c:	mov	w1, w9
  40de50:	add	x29, sp, #0x10
  40de54:	bl	40e6e0 <ferror@plt+0xbff0>
  40de58:	mov	x19, x0
  40de5c:	mov	x0, sp
  40de60:	str	xzr, [x29, #24]
  40de64:	bl	4148d8 <ferror@plt+0x121e8>
  40de68:	cbz	x19, 40dfe4 <ferror@plt+0xb8f4>
  40de6c:	mov	x24, #0x1                   	// #1
  40de70:	movk	x24, #0x20, lsl #16
  40de74:	mov	w9, wzr
  40de78:	mov	w23, #0x1                   	// #1
  40de7c:	movk	x24, #0x2, lsl #48
  40de80:	ldr	x8, [x19, #8]
  40de84:	mov	x21, xzr
  40de88:	mov	w25, w9
  40de8c:	ldrb	w9, [x8, x21]
  40de90:	sub	w10, w9, #0x2a
  40de94:	cmp	w10, #0x31
  40de98:	b.hi	40dea8 <ferror@plt+0xb7b8>  // b.pmore
  40de9c:	lsl	x10, x23, x10
  40dea0:	tst	x10, x24
  40dea4:	b.ne	40dfc8 <ferror@plt+0xb8d8>  // b.any
  40dea8:	cbz	w9, 40dec4 <ferror@plt+0xb7d4>
  40deac:	add	w10, w25, w21
  40deb0:	ldrb	w10, [x20, w10, sxtw]
  40deb4:	cmp	w9, w10
  40deb8:	b.ne	40dfbc <ferror@plt+0xb8cc>  // b.any
  40debc:	add	x21, x21, #0x1
  40dec0:	b	40de8c <ferror@plt+0xb79c>
  40dec4:	mov	w1, #0x2a                  	// #42
  40dec8:	mov	x0, x19
  40decc:	add	x26, x25, x21
  40ded0:	bl	40e9b4 <ferror@plt+0xc2c4>
  40ded4:	cbz	x0, 40df08 <ferror@plt+0xb818>
  40ded8:	mov	x22, x0
  40dedc:	mov	x0, sp
  40dee0:	mov	w1, #0x2a                  	// #42
  40dee4:	bl	4149d0 <ferror@plt+0x122e0>
  40dee8:	add	x3, x20, w26, sxtw
  40deec:	mov	x2, sp
  40def0:	add	x4, x29, #0x18
  40def4:	mov	x0, x22
  40def8:	mov	w1, wzr
  40defc:	bl	40ea2c <ferror@plt+0xc33c>
  40df00:	mov	x0, sp
  40df04:	bl	414ae4 <ferror@plt+0x123f4>
  40df08:	mov	w1, #0x3f                  	// #63
  40df0c:	mov	x0, x19
  40df10:	bl	40e9b4 <ferror@plt+0xc2c4>
  40df14:	cbz	x0, 40df48 <ferror@plt+0xb858>
  40df18:	mov	x22, x0
  40df1c:	mov	x0, sp
  40df20:	mov	w1, #0x3f                  	// #63
  40df24:	bl	4149d0 <ferror@plt+0x122e0>
  40df28:	add	x3, x20, w26, sxtw
  40df2c:	mov	x2, sp
  40df30:	add	x4, x29, #0x18
  40df34:	mov	x0, x22
  40df38:	mov	w1, wzr
  40df3c:	bl	40ea2c <ferror@plt+0xc33c>
  40df40:	mov	x0, sp
  40df44:	bl	414ae4 <ferror@plt+0x123f4>
  40df48:	mov	w1, #0x5b                  	// #91
  40df4c:	mov	x0, x19
  40df50:	bl	40e9b4 <ferror@plt+0xc2c4>
  40df54:	sxtw	x27, w26
  40df58:	cbz	x0, 40df8c <ferror@plt+0xb89c>
  40df5c:	mov	x22, x0
  40df60:	mov	x0, sp
  40df64:	mov	w1, #0x5b                  	// #91
  40df68:	bl	4149d0 <ferror@plt+0x122e0>
  40df6c:	add	x3, x20, w26, sxtw
  40df70:	mov	x2, sp
  40df74:	add	x4, x29, #0x18
  40df78:	mov	x0, x22
  40df7c:	mov	w1, wzr
  40df80:	bl	40ea2c <ferror@plt+0xc33c>
  40df84:	mov	x0, sp
  40df88:	bl	414ae4 <ferror@plt+0x123f4>
  40df8c:	ldrb	w1, [x20, x27]
  40df90:	cbz	w1, 40e010 <ferror@plt+0xb920>
  40df94:	mov	x0, x19
  40df98:	bl	40e9b4 <ferror@plt+0xc2c4>
  40df9c:	mov	x22, x0
  40dfa0:	mov	x0, x19
  40dfa4:	bl	40e9ec <ferror@plt+0xc2fc>
  40dfa8:	add	w8, w25, w21
  40dfac:	add	w9, w8, #0x1
  40dfb0:	mov	x19, x22
  40dfb4:	cbnz	x22, 40de80 <ferror@plt+0xb790>
  40dfb8:	b	40dfe4 <ferror@plt+0xb8f4>
  40dfbc:	mov	x0, x19
  40dfc0:	bl	40e9ec <ferror@plt+0xc2fc>
  40dfc4:	b	40dfe4 <ferror@plt+0xb8f4>
  40dfc8:	add	w8, w25, w21
  40dfcc:	add	x3, x20, w8, sxtw
  40dfd0:	mov	x2, sp
  40dfd4:	add	x4, x29, #0x18
  40dfd8:	mov	x0, x19
  40dfdc:	mov	w1, w21
  40dfe0:	bl	40ea2c <ferror@plt+0xc33c>
  40dfe4:	mov	x0, sp
  40dfe8:	bl	4148e0 <ferror@plt+0x121f0>
  40dfec:	ldr	x0, [x29, #24]
  40dff0:	ldp	x20, x19, [sp, #96]
  40dff4:	ldp	x22, x21, [sp, #80]
  40dff8:	ldp	x24, x23, [sp, #64]
  40dffc:	ldp	x26, x25, [sp, #48]
  40e000:	ldr	x27, [sp, #32]
  40e004:	ldp	x29, x30, [sp, #16]
  40e008:	add	sp, sp, #0x70
  40e00c:	ret
  40e010:	add	x1, x29, #0x18
  40e014:	mov	x0, x19
  40e018:	bl	40eb4c <ferror@plt+0xc45c>
  40e01c:	b	40dfe4 <ferror@plt+0xb8f4>
  40e020:	sub	sp, sp, #0xd0
  40e024:	stp	x20, x19, [sp, #192]
  40e028:	mov	x20, x0
  40e02c:	mov	w0, #0x20                  	// #32
  40e030:	stp	x29, x30, [sp, #128]
  40e034:	str	x25, [sp, #144]
  40e038:	stp	x24, x23, [sp, #160]
  40e03c:	stp	x22, x21, [sp, #176]
  40e040:	add	x29, sp, #0x80
  40e044:	mov	x23, x2
  40e048:	mov	x21, x1
  40e04c:	bl	402240 <malloc@plt>
  40e050:	cbz	x0, 40e104 <ferror@plt+0xba14>
  40e054:	mov	x19, x0
  40e058:	mov	w1, #0x80000               	// #524288
  40e05c:	mov	x0, x21
  40e060:	bl	402250 <open@plt>
  40e064:	tbnz	w0, #31, 40e21c <ferror@plt+0xbb2c>
  40e068:	mov	x1, sp
  40e06c:	mov	w21, w0
  40e070:	bl	414c08 <ferror@plt+0x12518>
  40e074:	tbnz	w0, #31, 40e214 <ferror@plt+0xbb24>
  40e078:	ldr	x22, [sp, #48]
  40e07c:	cmp	x22, #0xc
  40e080:	b.cc	40e214 <ferror@plt+0xbb24>  // b.lo, b.ul, b.last
  40e084:	mov	w2, #0x1                   	// #1
  40e088:	mov	w3, #0x2                   	// #2
  40e08c:	mov	x0, xzr
  40e090:	mov	x1, x22
  40e094:	mov	w4, w21
  40e098:	mov	x5, xzr
  40e09c:	bl	402460 <mmap@plt>
  40e0a0:	cmn	x0, #0x1
  40e0a4:	str	x0, [x19, #8]
  40e0a8:	b.eq	40e140 <ferror@plt+0xba50>  // b.none
  40e0ac:	ldr	w25, [x0]
  40e0b0:	mov	w8, #0x7b0                 	// #1968
  40e0b4:	movk	w8, #0x57f4, lsl #16
  40e0b8:	mov	x24, x0
  40e0bc:	cmp	w25, w8
  40e0c0:	b.ne	40e184 <ferror@plt+0xba94>  // b.any
  40e0c4:	ldr	w8, [x24, #4]
  40e0c8:	rev	w8, w8
  40e0cc:	lsr	w25, w8, #16
  40e0d0:	cmp	w25, #0x2
  40e0d4:	b.ne	40e1c8 <ferror@plt+0xbad8>  // b.any
  40e0d8:	ldr	w8, [x24, #8]
  40e0dc:	mov	w0, w21
  40e0e0:	str	x22, [x19, #24]
  40e0e4:	str	x20, [x19]
  40e0e8:	rev	w8, w8
  40e0ec:	str	w8, [x19, #16]
  40e0f0:	bl	402350 <close@plt>
  40e0f4:	mov	x0, sp
  40e0f8:	bl	40b168 <ferror@plt+0x8a78>
  40e0fc:	str	x0, [x23]
  40e100:	b	40e228 <ferror@plt+0xbb38>
  40e104:	mov	x0, x20
  40e108:	bl	40b4c8 <ferror@plt+0x8dd8>
  40e10c:	cmp	w0, #0x3
  40e110:	b.lt	40e224 <ferror@plt+0xbb34>  // b.tstop
  40e114:	adrp	x2, 418000 <ferror@plt+0x15910>
  40e118:	adrp	x4, 418000 <ferror@plt+0x15910>
  40e11c:	adrp	x5, 418000 <ferror@plt+0x15910>
  40e120:	add	x2, x2, #0xf26
  40e124:	add	x4, x4, #0xf3e
  40e128:	add	x5, x5, #0xf4c
  40e12c:	mov	w1, #0x3                   	// #3
  40e130:	mov	w3, #0x2f7                 	// #759
  40e134:	mov	x0, x20
  40e138:	bl	40b198 <ferror@plt+0x8aa8>
  40e13c:	b	40e224 <ferror@plt+0xbb34>
  40e140:	mov	x0, x20
  40e144:	bl	40b4c8 <ferror@plt+0x8dd8>
  40e148:	cmp	w0, #0x3
  40e14c:	b.lt	40e214 <ferror@plt+0xbb24>  // b.tstop
  40e150:	adrp	x2, 418000 <ferror@plt+0x15910>
  40e154:	adrp	x4, 418000 <ferror@plt+0x15910>
  40e158:	adrp	x5, 418000 <ferror@plt+0x15910>
  40e15c:	add	x2, x2, #0xf26
  40e160:	add	x4, x4, #0xf3e
  40e164:	add	x5, x5, #0xf58
  40e168:	mov	w1, #0x3                   	// #3
  40e16c:	mov	w3, #0x308                 	// #776
  40e170:	mov	x0, x20
  40e174:	mov	x6, x22
  40e178:	mov	w7, w21
  40e17c:	bl	40b198 <ferror@plt+0x8aa8>
  40e180:	b	40e214 <ferror@plt+0xbb24>
  40e184:	mov	x0, x20
  40e188:	bl	40b4c8 <ferror@plt+0x8dd8>
  40e18c:	cmp	w0, #0x3
  40e190:	b.lt	40e208 <ferror@plt+0xbb18>  // b.tstop
  40e194:	adrp	x2, 418000 <ferror@plt+0x15910>
  40e198:	adrp	x4, 418000 <ferror@plt+0x15910>
  40e19c:	adrp	x5, 418000 <ferror@plt+0x15910>
  40e1a0:	mov	w7, #0xf457                	// #62551
  40e1a4:	rev	w6, w25
  40e1a8:	add	x2, x2, #0xf26
  40e1ac:	add	x4, x4, #0xf3e
  40e1b0:	add	x5, x5, #0xf8c
  40e1b4:	mov	w1, #0x3                   	// #3
  40e1b8:	mov	w3, #0x313                 	// #787
  40e1bc:	movk	w7, #0xb007, lsl #16
  40e1c0:	mov	x0, x20
  40e1c4:	b	40e204 <ferror@plt+0xbb14>
  40e1c8:	mov	x0, x20
  40e1cc:	bl	40b4c8 <ferror@plt+0x8dd8>
  40e1d0:	cmp	w0, #0x3
  40e1d4:	b.lt	40e208 <ferror@plt+0xbb18>  // b.tstop
  40e1d8:	adrp	x2, 418000 <ferror@plt+0x15910>
  40e1dc:	adrp	x4, 418000 <ferror@plt+0x15910>
  40e1e0:	adrp	x5, 418000 <ferror@plt+0x15910>
  40e1e4:	add	x2, x2, #0xf26
  40e1e8:	add	x4, x4, #0xf3e
  40e1ec:	add	x5, x5, #0xfb0
  40e1f0:	mov	w1, #0x3                   	// #3
  40e1f4:	mov	w3, #0x319                 	// #793
  40e1f8:	mov	w7, #0x2                   	// #2
  40e1fc:	mov	x0, x20
  40e200:	mov	w6, w25
  40e204:	bl	40b198 <ferror@plt+0x8aa8>
  40e208:	mov	x0, x24
  40e20c:	mov	x1, x22
  40e210:	bl	402520 <munmap@plt>
  40e214:	mov	w0, w21
  40e218:	bl	402350 <close@plt>
  40e21c:	mov	x0, x19
  40e220:	bl	4024a0 <free@plt>
  40e224:	mov	x19, xzr
  40e228:	mov	x0, x19
  40e22c:	ldp	x20, x19, [sp, #192]
  40e230:	ldp	x22, x21, [sp, #176]
  40e234:	ldp	x24, x23, [sp, #160]
  40e238:	ldr	x25, [sp, #144]
  40e23c:	ldp	x29, x30, [sp, #128]
  40e240:	add	sp, sp, #0xd0
  40e244:	ret
  40e248:	stp	x29, x30, [sp, #-32]!
  40e24c:	str	x19, [sp, #16]
  40e250:	mov	x19, x0
  40e254:	ldr	x0, [x0, #8]
  40e258:	ldr	x1, [x19, #24]
  40e25c:	mov	x29, sp
  40e260:	bl	402520 <munmap@plt>
  40e264:	mov	x0, x19
  40e268:	ldr	x19, [sp, #16]
  40e26c:	ldp	x29, x30, [sp], #32
  40e270:	b	4024a0 <free@plt>
  40e274:	sub	sp, sp, #0x40
  40e278:	stp	x29, x30, [sp, #16]
  40e27c:	stp	x20, x19, [sp, #48]
  40e280:	ldr	w8, [x0, #16]
  40e284:	mov	w19, w1
  40e288:	str	x21, [sp, #32]
  40e28c:	add	x29, sp, #0x10
  40e290:	mov	w1, w8
  40e294:	mov	x20, x2
  40e298:	bl	40eb98 <ferror@plt+0xc4a8>
  40e29c:	cbz	x0, 40e2d0 <ferror@plt+0xbbe0>
  40e2a0:	mov	x21, x0
  40e2a4:	mov	x0, sp
  40e2a8:	bl	4148d8 <ferror@plt+0x121e8>
  40e2ac:	mov	x0, sp
  40e2b0:	mov	x1, x20
  40e2b4:	bl	414a24 <ferror@plt+0x12334>
  40e2b8:	mov	x1, sp
  40e2bc:	mov	x0, x21
  40e2c0:	mov	w2, w19
  40e2c4:	bl	40e2e4 <ferror@plt+0xbbf4>
  40e2c8:	mov	x0, sp
  40e2cc:	bl	4148e0 <ferror@plt+0x121f0>
  40e2d0:	ldp	x20, x19, [sp, #48]
  40e2d4:	ldr	x21, [sp, #32]
  40e2d8:	ldp	x29, x30, [sp, #16]
  40e2dc:	add	sp, sp, #0x40
  40e2e0:	ret
  40e2e4:	stp	x29, x30, [sp, #-80]!
  40e2e8:	stp	x26, x25, [sp, #16]
  40e2ec:	stp	x24, x23, [sp, #32]
  40e2f0:	stp	x22, x21, [sp, #48]
  40e2f4:	stp	x20, x19, [sp, #64]
  40e2f8:	ldr	x8, [x0, #8]
  40e2fc:	mov	x19, x0
  40e300:	mov	x21, x1
  40e304:	mov	x0, x1
  40e308:	mov	x1, x8
  40e30c:	mov	x29, sp
  40e310:	mov	w20, w2
  40e314:	bl	414a24 <ferror@plt+0x12334>
  40e318:	ldr	w8, [x19, #24]
  40e31c:	mov	w22, w0
  40e320:	cbz	w8, 40e388 <ferror@plt+0xbc98>
  40e324:	ldr	x25, [x19, #16]
  40e328:	adrp	x23, 417000 <ferror@plt+0x14910>
  40e32c:	adrp	x24, 414000 <ferror@plt+0x11910>
  40e330:	add	x23, x23, #0x542
  40e334:	add	x26, x25, x8, lsl #4
  40e338:	add	x24, x24, #0xf25
  40e33c:	ldr	x1, [x21]
  40e340:	ldr	w2, [x21, #12]
  40e344:	mov	w0, w20
  40e348:	bl	40acc0 <ferror@plt+0x85d0>
  40e34c:	mov	w2, #0x1                   	// #1
  40e350:	mov	w0, w20
  40e354:	mov	x1, x23
  40e358:	bl	40acc0 <ferror@plt+0x85d0>
  40e35c:	ldr	x1, [x25, #8]
  40e360:	ldr	w2, [x25, #4]
  40e364:	mov	w0, w20
  40e368:	bl	40acc0 <ferror@plt+0x85d0>
  40e36c:	mov	w2, #0x1                   	// #1
  40e370:	mov	w0, w20
  40e374:	mov	x1, x24
  40e378:	bl	40acc0 <ferror@plt+0x85d0>
  40e37c:	add	x25, x25, #0x10
  40e380:	cmp	x25, x26
  40e384:	b.cc	40e33c <ferror@plt+0xbc4c>  // b.lo, b.ul, b.last
  40e388:	ldrb	w23, [x19, #32]
  40e38c:	ldrb	w8, [x19, #33]
  40e390:	cmp	w23, w8
  40e394:	b.hi	40e3e0 <ferror@plt+0xbcf0>  // b.pmore
  40e398:	mov	x0, x19
  40e39c:	mov	w1, w23
  40e3a0:	bl	40ed24 <ferror@plt+0xc634>
  40e3a4:	cbz	x0, 40e3d0 <ferror@plt+0xbce0>
  40e3a8:	mov	x24, x0
  40e3ac:	mov	x0, x21
  40e3b0:	mov	w1, w23
  40e3b4:	bl	4149d0 <ferror@plt+0x122e0>
  40e3b8:	mov	x0, x24
  40e3bc:	mov	x1, x21
  40e3c0:	mov	w2, w20
  40e3c4:	bl	40e2e4 <ferror@plt+0xbbf4>
  40e3c8:	mov	x0, x21
  40e3cc:	bl	414ae4 <ferror@plt+0x123f4>
  40e3d0:	ldrb	w8, [x19, #33]
  40e3d4:	cmp	w23, w8
  40e3d8:	add	w23, w23, #0x1
  40e3dc:	b.cc	40e398 <ferror@plt+0xbca8>  // b.lo, b.ul, b.last
  40e3e0:	mov	x0, x21
  40e3e4:	mov	w1, w22
  40e3e8:	bl	414b24 <ferror@plt+0x12434>
  40e3ec:	mov	x0, x19
  40e3f0:	ldp	x20, x19, [sp, #64]
  40e3f4:	ldp	x22, x21, [sp, #48]
  40e3f8:	ldp	x24, x23, [sp, #32]
  40e3fc:	ldp	x26, x25, [sp, #16]
  40e400:	ldp	x29, x30, [sp], #80
  40e404:	b	4024a0 <free@plt>
  40e408:	stp	x29, x30, [sp, #-48]!
  40e40c:	stp	x22, x21, [sp, #16]
  40e410:	stp	x20, x19, [sp, #32]
  40e414:	ldr	w8, [x0, #16]
  40e418:	mov	x20, x1
  40e41c:	mov	x29, sp
  40e420:	mov	w1, w8
  40e424:	bl	40eb98 <ferror@plt+0xc4a8>
  40e428:	cbz	x0, 40e4a4 <ferror@plt+0xbdb4>
  40e42c:	mov	x19, x0
  40e430:	mov	w22, wzr
  40e434:	ldr	x8, [x19, #8]
  40e438:	ldrb	w1, [x20, w22, sxtw]
  40e43c:	ldrb	w9, [x8]
  40e440:	cbz	w9, 40e474 <ferror@plt+0xbd84>
  40e444:	sxtw	x10, w22
  40e448:	add	x10, x20, x10
  40e44c:	mov	w11, #0x1                   	// #1
  40e450:	and	w9, w9, #0xff
  40e454:	cmp	w9, w1, uxtb
  40e458:	b.ne	40e49c <ferror@plt+0xbdac>  // b.any
  40e45c:	ldrb	w9, [x8, w11, uxtw]
  40e460:	ldrb	w1, [x10, x11]
  40e464:	add	x11, x11, #0x1
  40e468:	cbnz	w9, 40e450 <ferror@plt+0xbd60>
  40e46c:	add	w8, w22, w11
  40e470:	sub	w22, w8, #0x1
  40e474:	cbz	w1, 40e4bc <ferror@plt+0xbdcc>
  40e478:	mov	x0, x19
  40e47c:	bl	40ed24 <ferror@plt+0xc634>
  40e480:	mov	x21, x0
  40e484:	mov	x0, x19
  40e488:	bl	4024a0 <free@plt>
  40e48c:	add	w22, w22, #0x1
  40e490:	mov	x19, x21
  40e494:	cbnz	x21, 40e434 <ferror@plt+0xbd44>
  40e498:	b	40e4a4 <ferror@plt+0xbdb4>
  40e49c:	mov	x0, x19
  40e4a0:	bl	4024a0 <free@plt>
  40e4a4:	mov	x20, xzr
  40e4a8:	mov	x0, x20
  40e4ac:	ldp	x20, x19, [sp, #32]
  40e4b0:	ldp	x22, x21, [sp, #16]
  40e4b4:	ldp	x29, x30, [sp], #48
  40e4b8:	ret
  40e4bc:	ldr	w8, [x19, #24]
  40e4c0:	cbz	w8, 40e4d8 <ferror@plt+0xbde8>
  40e4c4:	ldr	x8, [x19, #16]
  40e4c8:	ldr	x0, [x8, #8]
  40e4cc:	bl	402310 <strdup@plt>
  40e4d0:	mov	x20, x0
  40e4d4:	b	40e4dc <ferror@plt+0xbdec>
  40e4d8:	mov	x20, xzr
  40e4dc:	mov	x0, x19
  40e4e0:	bl	4024a0 <free@plt>
  40e4e4:	b	40e4a8 <ferror@plt+0xbdb8>
  40e4e8:	sub	sp, sp, #0x70
  40e4ec:	stp	x29, x30, [sp, #16]
  40e4f0:	stp	x26, x25, [sp, #48]
  40e4f4:	stp	x24, x23, [sp, #64]
  40e4f8:	stp	x22, x21, [sp, #80]
  40e4fc:	stp	x20, x19, [sp, #96]
  40e500:	ldr	w8, [x0, #16]
  40e504:	mov	x20, x1
  40e508:	str	x27, [sp, #32]
  40e50c:	add	x29, sp, #0x10
  40e510:	mov	w1, w8
  40e514:	bl	40eb98 <ferror@plt+0xc4a8>
  40e518:	mov	x19, x0
  40e51c:	mov	x0, sp
  40e520:	str	xzr, [x29, #24]
  40e524:	bl	4148d8 <ferror@plt+0x121e8>
  40e528:	cbz	x19, 40e6a4 <ferror@plt+0xbfb4>
  40e52c:	mov	x24, #0x1                   	// #1
  40e530:	movk	x24, #0x20, lsl #16
  40e534:	mov	w9, wzr
  40e538:	mov	w23, #0x1                   	// #1
  40e53c:	movk	x24, #0x2, lsl #48
  40e540:	ldr	x8, [x19, #8]
  40e544:	mov	x21, xzr
  40e548:	mov	w25, w9
  40e54c:	ldrb	w9, [x8, x21]
  40e550:	sub	w10, w9, #0x2a
  40e554:	cmp	w10, #0x31
  40e558:	b.hi	40e568 <ferror@plt+0xbe78>  // b.pmore
  40e55c:	lsl	x10, x23, x10
  40e560:	tst	x10, x24
  40e564:	b.ne	40e688 <ferror@plt+0xbf98>  // b.any
  40e568:	cbz	w9, 40e584 <ferror@plt+0xbe94>
  40e56c:	add	w10, w25, w21
  40e570:	ldrb	w10, [x20, w10, sxtw]
  40e574:	cmp	w9, w10
  40e578:	b.ne	40e67c <ferror@plt+0xbf8c>  // b.any
  40e57c:	add	x21, x21, #0x1
  40e580:	b	40e54c <ferror@plt+0xbe5c>
  40e584:	mov	w1, #0x2a                  	// #42
  40e588:	mov	x0, x19
  40e58c:	add	x26, x25, x21
  40e590:	bl	40ed24 <ferror@plt+0xc634>
  40e594:	cbz	x0, 40e5c8 <ferror@plt+0xbed8>
  40e598:	mov	x22, x0
  40e59c:	mov	x0, sp
  40e5a0:	mov	w1, #0x2a                  	// #42
  40e5a4:	bl	4149d0 <ferror@plt+0x122e0>
  40e5a8:	add	x3, x20, w26, sxtw
  40e5ac:	mov	x2, sp
  40e5b0:	add	x4, x29, #0x18
  40e5b4:	mov	x0, x22
  40e5b8:	mov	w1, wzr
  40e5bc:	bl	40ed5c <ferror@plt+0xc66c>
  40e5c0:	mov	x0, sp
  40e5c4:	bl	414ae4 <ferror@plt+0x123f4>
  40e5c8:	mov	w1, #0x3f                  	// #63
  40e5cc:	mov	x0, x19
  40e5d0:	bl	40ed24 <ferror@plt+0xc634>
  40e5d4:	cbz	x0, 40e608 <ferror@plt+0xbf18>
  40e5d8:	mov	x22, x0
  40e5dc:	mov	x0, sp
  40e5e0:	mov	w1, #0x3f                  	// #63
  40e5e4:	bl	4149d0 <ferror@plt+0x122e0>
  40e5e8:	add	x3, x20, w26, sxtw
  40e5ec:	mov	x2, sp
  40e5f0:	add	x4, x29, #0x18
  40e5f4:	mov	x0, x22
  40e5f8:	mov	w1, wzr
  40e5fc:	bl	40ed5c <ferror@plt+0xc66c>
  40e600:	mov	x0, sp
  40e604:	bl	414ae4 <ferror@plt+0x123f4>
  40e608:	mov	w1, #0x5b                  	// #91
  40e60c:	mov	x0, x19
  40e610:	bl	40ed24 <ferror@plt+0xc634>
  40e614:	sxtw	x27, w26
  40e618:	cbz	x0, 40e64c <ferror@plt+0xbf5c>
  40e61c:	mov	x22, x0
  40e620:	mov	x0, sp
  40e624:	mov	w1, #0x5b                  	// #91
  40e628:	bl	4149d0 <ferror@plt+0x122e0>
  40e62c:	add	x3, x20, w26, sxtw
  40e630:	mov	x2, sp
  40e634:	add	x4, x29, #0x18
  40e638:	mov	x0, x22
  40e63c:	mov	w1, wzr
  40e640:	bl	40ed5c <ferror@plt+0xc66c>
  40e644:	mov	x0, sp
  40e648:	bl	414ae4 <ferror@plt+0x123f4>
  40e64c:	ldrb	w1, [x20, x27]
  40e650:	cbz	w1, 40e6d0 <ferror@plt+0xbfe0>
  40e654:	mov	x0, x19
  40e658:	bl	40ed24 <ferror@plt+0xc634>
  40e65c:	mov	x22, x0
  40e660:	mov	x0, x19
  40e664:	bl	4024a0 <free@plt>
  40e668:	add	w8, w25, w21
  40e66c:	add	w9, w8, #0x1
  40e670:	mov	x19, x22
  40e674:	cbnz	x22, 40e540 <ferror@plt+0xbe50>
  40e678:	b	40e6a4 <ferror@plt+0xbfb4>
  40e67c:	mov	x0, x19
  40e680:	bl	4024a0 <free@plt>
  40e684:	b	40e6a4 <ferror@plt+0xbfb4>
  40e688:	add	w8, w25, w21
  40e68c:	add	x3, x20, w8, sxtw
  40e690:	mov	x2, sp
  40e694:	add	x4, x29, #0x18
  40e698:	mov	x0, x19
  40e69c:	mov	w1, w21
  40e6a0:	bl	40ed5c <ferror@plt+0xc66c>
  40e6a4:	mov	x0, sp
  40e6a8:	bl	4148e0 <ferror@plt+0x121f0>
  40e6ac:	ldr	x0, [x29, #24]
  40e6b0:	ldp	x20, x19, [sp, #96]
  40e6b4:	ldp	x22, x21, [sp, #80]
  40e6b8:	ldp	x24, x23, [sp, #64]
  40e6bc:	ldp	x26, x25, [sp, #48]
  40e6c0:	ldr	x27, [sp, #32]
  40e6c4:	ldp	x29, x30, [sp, #16]
  40e6c8:	add	sp, sp, #0x70
  40e6cc:	ret
  40e6d0:	add	x1, x29, #0x18
  40e6d4:	mov	x0, x19
  40e6d8:	bl	40ee7c <ferror@plt+0xc78c>
  40e6dc:	b	40e6a4 <ferror@plt+0xbfb4>
  40e6e0:	sub	sp, sp, #0x70
  40e6e4:	stp	x22, x21, [sp, #80]
  40e6e8:	mov	w22, w1
  40e6ec:	ands	w1, w1, #0xfffffff
  40e6f0:	stp	x29, x30, [sp, #16]
  40e6f4:	str	x27, [sp, #32]
  40e6f8:	stp	x26, x25, [sp, #48]
  40e6fc:	stp	x24, x23, [sp, #64]
  40e700:	stp	x20, x19, [sp, #96]
  40e704:	add	x29, sp, #0x10
  40e708:	b.eq	40e730 <ferror@plt+0xc040>  // b.none
  40e70c:	mov	w2, wzr
  40e710:	mov	x19, x0
  40e714:	bl	4023b0 <fseek@plt>
  40e718:	tbnz	w0, #31, 40e730 <ferror@plt+0xc040>
  40e71c:	tbnz	w22, #31, 40e738 <ferror@plt+0xc048>
  40e720:	adrp	x0, 418000 <ferror@plt+0x15910>
  40e724:	add	x0, x0, #0xfdc
  40e728:	bl	402310 <strdup@plt>
  40e72c:	b	40e754 <ferror@plt+0xc064>
  40e730:	mov	x21, xzr
  40e734:	b	40e8ac <ferror@plt+0xc1bc>
  40e738:	mov	x0, sp
  40e73c:	bl	4148d8 <ferror@plt+0x121e8>
  40e740:	mov	x0, sp
  40e744:	mov	x1, x19
  40e748:	bl	40e8d0 <ferror@plt+0xc1e0>
  40e74c:	mov	x0, sp
  40e750:	bl	4148e8 <ferror@plt+0x121f8>
  40e754:	mov	x20, x0
  40e758:	tbnz	w22, #29, 40e774 <ferror@plt+0xc084>
  40e75c:	mov	w0, #0x20                  	// #32
  40e760:	bl	402240 <malloc@plt>
  40e764:	mov	x21, x0
  40e768:	mov	w8, #0x80                  	// #128
  40e76c:	strh	w8, [x0, #24]
  40e770:	b	40e808 <ferror@plt+0xc118>
  40e774:	bl	402640 <__errno_location@plt>
  40e778:	mov	x23, x0
  40e77c:	str	wzr, [x0]
  40e780:	mov	x0, x19
  40e784:	bl	402330 <getc_unlocked@plt>
  40e788:	mov	w24, w0
  40e78c:	mov	x0, x19
  40e790:	str	wzr, [x23]
  40e794:	bl	402330 <getc_unlocked@plt>
  40e798:	and	w26, w0, #0xff
  40e79c:	sub	w27, w26, w24, uxtb
  40e7a0:	add	w8, w27, #0x1
  40e7a4:	sbfiz	x8, x8, #2, #32
  40e7a8:	mov	w25, w0
  40e7ac:	add	x0, x8, #0x20
  40e7b0:	bl	402240 <malloc@plt>
  40e7b4:	mov	x21, x0
  40e7b8:	strb	w24, [x0, #24]
  40e7bc:	strb	w25, [x0, #25]
  40e7c0:	tbnz	w27, #31, 40e808 <ferror@plt+0xc118>
  40e7c4:	and	w8, w24, #0xff
  40e7c8:	sub	w8, w26, w8
  40e7cc:	mov	x25, xzr
  40e7d0:	add	w24, w8, #0x1
  40e7d4:	mov	x0, sp
  40e7d8:	mov	w1, #0x4                   	// #4
  40e7dc:	mov	w2, #0x1                   	// #1
  40e7e0:	mov	x3, x19
  40e7e4:	str	wzr, [x23]
  40e7e8:	bl	402480 <fread@plt>
  40e7ec:	ldr	w8, [sp]
  40e7f0:	add	x9, x21, x25, lsl #2
  40e7f4:	add	x25, x25, #0x1
  40e7f8:	cmp	x24, x25
  40e7fc:	rev	w8, w8
  40e800:	str	w8, [x9, #28]
  40e804:	b.ne	40e7d4 <ferror@plt+0xc0e4>  // b.any
  40e808:	mov	x23, x21
  40e80c:	str	xzr, [x23, #16]!
  40e810:	tbz	w22, #30, 40e8a8 <ferror@plt+0xc1b8>
  40e814:	bl	402640 <__errno_location@plt>
  40e818:	mov	x22, x0
  40e81c:	str	wzr, [x0]
  40e820:	mov	x0, sp
  40e824:	mov	w1, #0x4                   	// #4
  40e828:	mov	w2, #0x1                   	// #1
  40e82c:	mov	x3, x19
  40e830:	bl	402480 <fread@plt>
  40e834:	ldr	w24, [sp]
  40e838:	mov	x0, sp
  40e83c:	bl	4148d8 <ferror@plt+0x121e8>
  40e840:	cbz	w24, 40e8a0 <ferror@plt+0xc1b0>
  40e844:	rev	w25, w24
  40e848:	add	x0, x29, #0x1c
  40e84c:	mov	w1, #0x4                   	// #4
  40e850:	mov	w2, #0x1                   	// #1
  40e854:	mov	x3, x19
  40e858:	sub	w25, w25, #0x1
  40e85c:	str	wzr, [x22]
  40e860:	bl	402480 <fread@plt>
  40e864:	ldr	w8, [x29, #28]
  40e868:	mov	x0, sp
  40e86c:	mov	x1, x19
  40e870:	rev	w24, w8
  40e874:	bl	40e8d0 <ferror@plt+0xc1e0>
  40e878:	mov	x0, sp
  40e87c:	bl	414934 <ferror@plt+0x12244>
  40e880:	ldr	w2, [sp, #12]
  40e884:	mov	x1, x0
  40e888:	mov	x0, x23
  40e88c:	mov	w3, w24
  40e890:	bl	40e920 <ferror@plt+0xc230>
  40e894:	mov	x0, sp
  40e898:	bl	414b64 <ferror@plt+0x12474>
  40e89c:	cbnz	w25, 40e848 <ferror@plt+0xc158>
  40e8a0:	mov	x0, sp
  40e8a4:	bl	4148e0 <ferror@plt+0x121f0>
  40e8a8:	stp	x19, x20, [x21]
  40e8ac:	mov	x0, x21
  40e8b0:	ldp	x20, x19, [sp, #96]
  40e8b4:	ldp	x22, x21, [sp, #80]
  40e8b8:	ldp	x24, x23, [sp, #64]
  40e8bc:	ldp	x26, x25, [sp, #48]
  40e8c0:	ldr	x27, [sp, #32]
  40e8c4:	ldp	x29, x30, [sp, #16]
  40e8c8:	add	sp, sp, #0x70
  40e8cc:	ret
  40e8d0:	stp	x29, x30, [sp, #-48]!
  40e8d4:	str	x21, [sp, #16]
  40e8d8:	stp	x20, x19, [sp, #32]
  40e8dc:	mov	x29, sp
  40e8e0:	mov	x19, x1
  40e8e4:	mov	x20, x0
  40e8e8:	bl	402640 <__errno_location@plt>
  40e8ec:	mov	x21, x0
  40e8f0:	mov	x0, x19
  40e8f4:	str	wzr, [x21]
  40e8f8:	bl	402330 <getc_unlocked@plt>
  40e8fc:	cbz	w0, 40e910 <ferror@plt+0xc220>
  40e900:	mov	w1, w0
  40e904:	mov	x0, x20
  40e908:	bl	4149d0 <ferror@plt+0x122e0>
  40e90c:	tbnz	w0, #0, 40e8f0 <ferror@plt+0xc200>
  40e910:	ldp	x20, x19, [sp, #32]
  40e914:	ldr	x21, [sp, #16]
  40e918:	ldp	x29, x30, [sp], #48
  40e91c:	ret
  40e920:	stp	x29, x30, [sp, #-64]!
  40e924:	stp	x24, x23, [sp, #16]
  40e928:	stp	x22, x21, [sp, #32]
  40e92c:	stp	x20, x19, [sp, #48]
  40e930:	ldr	x8, [x0]
  40e934:	mov	w22, w3
  40e938:	mov	w21, w2
  40e93c:	mov	x19, x0
  40e940:	mov	x20, x1
  40e944:	mov	x29, sp
  40e948:	cbz	x8, 40e964 <ferror@plt+0xc274>
  40e94c:	ldr	w9, [x8, #8]
  40e950:	cmp	w9, w22
  40e954:	b.cs	40e964 <ferror@plt+0xc274>  // b.hs, b.nlast
  40e958:	mov	x19, x8
  40e95c:	ldr	x8, [x8]
  40e960:	cbnz	x8, 40e94c <ferror@plt+0xc25c>
  40e964:	mov	w23, w21
  40e968:	add	x0, x23, #0x11
  40e96c:	bl	402240 <malloc@plt>
  40e970:	cbz	x0, 40e9a0 <ferror@plt+0xc2b0>
  40e974:	ldr	x8, [x19]
  40e978:	stp	w22, w21, [x0, #8]
  40e97c:	add	x21, x0, #0x10
  40e980:	mov	x24, x0
  40e984:	str	x8, [x0]
  40e988:	mov	x0, x21
  40e98c:	mov	x1, x20
  40e990:	mov	x2, x23
  40e994:	bl	402070 <memcpy@plt>
  40e998:	strb	wzr, [x21, x23]
  40e99c:	str	x24, [x19]
  40e9a0:	ldp	x20, x19, [sp, #48]
  40e9a4:	ldp	x22, x21, [sp, #32]
  40e9a8:	ldp	x24, x23, [sp, #16]
  40e9ac:	ldp	x29, x30, [sp], #64
  40e9b0:	ret
  40e9b4:	ldrb	w9, [x0, #24]
  40e9b8:	cmp	w9, w1
  40e9bc:	b.gt	40e9cc <ferror@plt+0xc2dc>
  40e9c0:	ldrb	w8, [x0, #25]
  40e9c4:	cmp	w8, w1
  40e9c8:	b.ge	40e9d4 <ferror@plt+0xc2e4>  // b.tcont
  40e9cc:	mov	x0, xzr
  40e9d0:	ret
  40e9d4:	sub	w9, w1, w9
  40e9d8:	ldr	x8, [x0]
  40e9dc:	add	x9, x0, w9, sxtw #2
  40e9e0:	ldr	w1, [x9, #28]
  40e9e4:	mov	x0, x8
  40e9e8:	b	40e6e0 <ferror@plt+0xbff0>
  40e9ec:	stp	x29, x30, [sp, #-32]!
  40e9f0:	stp	x20, x19, [sp, #16]
  40e9f4:	mov	x19, x0
  40e9f8:	ldr	x0, [x0, #8]
  40e9fc:	mov	x29, sp
  40ea00:	bl	4024a0 <free@plt>
  40ea04:	ldr	x0, [x19, #16]
  40ea08:	cbz	x0, 40ea1c <ferror@plt+0xc32c>
  40ea0c:	ldr	x20, [x0]
  40ea10:	bl	4024a0 <free@plt>
  40ea14:	mov	x0, x20
  40ea18:	cbnz	x20, 40ea0c <ferror@plt+0xc31c>
  40ea1c:	mov	x0, x19
  40ea20:	ldp	x20, x19, [sp, #16]
  40ea24:	ldp	x29, x30, [sp], #32
  40ea28:	b	4024a0 <free@plt>
  40ea2c:	stp	x29, x30, [sp, #-80]!
  40ea30:	stp	x24, x23, [sp, #32]
  40ea34:	stp	x22, x21, [sp, #48]
  40ea38:	stp	x20, x19, [sp, #64]
  40ea3c:	ldr	x9, [x0, #8]
  40ea40:	mov	w8, w1
  40ea44:	mov	x21, x4
  40ea48:	mov	x23, x3
  40ea4c:	ldrb	w1, [x9, w1, sxtw]
  40ea50:	mov	x22, x0
  40ea54:	mov	x19, x2
  40ea58:	str	x25, [sp, #16]
  40ea5c:	mov	x29, sp
  40ea60:	cbz	w1, 40ea90 <ferror@plt+0xc3a0>
  40ea64:	sxtw	x8, w8
  40ea68:	mov	x20, xzr
  40ea6c:	add	x24, x8, #0x1
  40ea70:	mov	x0, x19
  40ea74:	bl	4149d0 <ferror@plt+0x122e0>
  40ea78:	ldr	x8, [x22, #8]
  40ea7c:	add	x8, x8, x24
  40ea80:	ldrb	w1, [x8, x20]
  40ea84:	add	x20, x20, #0x1
  40ea88:	cbnz	w1, 40ea70 <ferror@plt+0xc380>
  40ea8c:	b	40ea94 <ferror@plt+0xc3a4>
  40ea90:	mov	w20, wzr
  40ea94:	ldrb	w24, [x22, #24]
  40ea98:	ldrb	w8, [x22, #25]
  40ea9c:	cmp	w24, w8
  40eaa0:	b.hi	40eaf4 <ferror@plt+0xc404>  // b.pmore
  40eaa4:	mov	x0, x22
  40eaa8:	mov	w1, w24
  40eaac:	bl	40e9b4 <ferror@plt+0xc2c4>
  40eab0:	cbz	x0, 40eae4 <ferror@plt+0xc3f4>
  40eab4:	mov	x25, x0
  40eab8:	mov	x0, x19
  40eabc:	mov	w1, w24
  40eac0:	bl	4149d0 <ferror@plt+0x122e0>
  40eac4:	mov	x0, x25
  40eac8:	mov	w1, wzr
  40eacc:	mov	x2, x19
  40ead0:	mov	x3, x23
  40ead4:	mov	x4, x21
  40ead8:	bl	40ea2c <ferror@plt+0xc33c>
  40eadc:	mov	x0, x19
  40eae0:	bl	414ae4 <ferror@plt+0x123f4>
  40eae4:	ldrb	w8, [x22, #25]
  40eae8:	cmp	w24, w8
  40eaec:	add	w24, w24, #0x1
  40eaf0:	b.cc	40eaa4 <ferror@plt+0xc3b4>  // b.lo, b.ul, b.last
  40eaf4:	ldr	x8, [x22, #16]
  40eaf8:	cbz	x8, 40eb14 <ferror@plt+0xc424>
  40eafc:	mov	x0, x19
  40eb00:	bl	414934 <ferror@plt+0x12244>
  40eb04:	mov	x1, x23
  40eb08:	mov	w2, wzr
  40eb0c:	bl	402510 <fnmatch@plt>
  40eb10:	cbz	w0, 40eb20 <ferror@plt+0xc430>
  40eb14:	mov	x0, x22
  40eb18:	bl	40e9ec <ferror@plt+0xc2fc>
  40eb1c:	b	40eb2c <ferror@plt+0xc43c>
  40eb20:	mov	x0, x22
  40eb24:	mov	x1, x21
  40eb28:	bl	40eb4c <ferror@plt+0xc45c>
  40eb2c:	mov	x0, x19
  40eb30:	mov	w1, w20
  40eb34:	ldp	x20, x19, [sp, #64]
  40eb38:	ldp	x22, x21, [sp, #48]
  40eb3c:	ldp	x24, x23, [sp, #32]
  40eb40:	ldr	x25, [sp, #16]
  40eb44:	ldp	x29, x30, [sp], #80
  40eb48:	b	414b24 <ferror@plt+0x12434>
  40eb4c:	stp	x29, x30, [sp, #-48]!
  40eb50:	stp	x20, x19, [sp, #32]
  40eb54:	str	x21, [sp, #16]
  40eb58:	ldr	x21, [x0, #16]
  40eb5c:	mov	x19, x0
  40eb60:	mov	x29, sp
  40eb64:	cbz	x21, 40eb84 <ferror@plt+0xc494>
  40eb68:	mov	x20, x1
  40eb6c:	ldp	w3, w2, [x21, #8]
  40eb70:	add	x1, x21, #0x10
  40eb74:	mov	x0, x20
  40eb78:	bl	40e920 <ferror@plt+0xc230>
  40eb7c:	ldr	x21, [x21]
  40eb80:	cbnz	x21, 40eb6c <ferror@plt+0xc47c>
  40eb84:	mov	x0, x19
  40eb88:	ldp	x20, x19, [sp, #32]
  40eb8c:	ldr	x21, [sp, #16]
  40eb90:	ldp	x29, x30, [sp], #48
  40eb94:	b	40e9ec <ferror@plt+0xc2fc>
  40eb98:	stp	x29, x30, [sp, #-96]!
  40eb9c:	stp	x28, x27, [sp, #16]
  40eba0:	stp	x26, x25, [sp, #32]
  40eba4:	stp	x24, x23, [sp, #48]
  40eba8:	stp	x22, x21, [sp, #64]
  40ebac:	stp	x20, x19, [sp, #80]
  40ebb0:	mov	x29, sp
  40ebb4:	sub	sp, sp, #0x200
  40ebb8:	ands	w8, w1, #0xfffffff
  40ebbc:	b.eq	40ebf8 <ferror@plt+0xc508>  // b.none
  40ebc0:	ldr	x9, [x0, #8]
  40ebc4:	mov	w21, w1
  40ebc8:	mov	x19, x0
  40ebcc:	add	x20, x9, x8
  40ebd0:	tbnz	w1, #31, 40ec00 <ferror@plt+0xc510>
  40ebd4:	adrp	x8, 418000 <ferror@plt+0x15910>
  40ebd8:	add	x8, x8, #0xfdc
  40ebdc:	mov	x23, x20
  40ebe0:	mov	x20, x8
  40ebe4:	tbnz	w21, #29, 40ec14 <ferror@plt+0xc524>
  40ebe8:	mov	w8, wzr
  40ebec:	mov	w24, wzr
  40ebf0:	mov	w25, #0x80                  	// #128
  40ebf4:	b	40ec48 <ferror@plt+0xc558>
  40ebf8:	mov	x21, xzr
  40ebfc:	b	40ed00 <ferror@plt+0xc610>
  40ec00:	mov	x0, x20
  40ec04:	bl	4020b0 <strlen@plt>
  40ec08:	add	x8, x20, w0, uxtw
  40ec0c:	add	x23, x8, #0x1
  40ec10:	tbz	w21, #29, 40ebe8 <ferror@plt+0xc4f8>
  40ec14:	ldrb	w25, [x23]
  40ec18:	ldrb	w24, [x23, #1]
  40ec1c:	add	x23, x23, #0x2
  40ec20:	subs	w8, w24, w25
  40ec24:	add	w8, w8, #0x1
  40ec28:	b.mi	40ec48 <ferror@plt+0xc558>  // b.first
  40ec2c:	mov	x9, sp
  40ec30:	mov	x10, x8
  40ec34:	ldr	w11, [x23], #4
  40ec38:	subs	x10, x10, #0x1
  40ec3c:	rev	w11, w11
  40ec40:	str	w11, [x9], #4
  40ec44:	b.ne	40ec34 <ferror@plt+0xc544>  // b.any
  40ec48:	sbfiz	x22, x8, #2, #32
  40ec4c:	add	x8, x22, #0x28
  40ec50:	and	x27, x8, #0x4
  40ec54:	tbnz	w21, #30, 40ec60 <ferror@plt+0xc570>
  40ec58:	mov	w26, wzr
  40ec5c:	b	40ec68 <ferror@plt+0xc578>
  40ec60:	ldr	w9, [x23], #4
  40ec64:	rev	w26, w9
  40ec68:	add	x8, x27, x8
  40ec6c:	add	x0, x8, w26, sxtw #4
  40ec70:	bl	402240 <malloc@plt>
  40ec74:	mov	x21, x0
  40ec78:	cbz	x0, 40ed00 <ferror@plt+0xc610>
  40ec7c:	stp	x19, x20, [x21]
  40ec80:	cbz	w26, 40ec98 <ferror@plt+0xc5a8>
  40ec84:	add	x8, x21, x22
  40ec88:	add	x8, x8, x27
  40ec8c:	add	x19, x8, #0x28
  40ec90:	str	x19, [x21, #16]
  40ec94:	b	40eca0 <ferror@plt+0xc5b0>
  40ec98:	mov	x19, xzr
  40ec9c:	str	xzr, [x21, #16]
  40eca0:	add	x0, x21, #0x24
  40eca4:	mov	x1, sp
  40eca8:	mov	x2, x22
  40ecac:	str	w26, [x21, #24]
  40ecb0:	strb	w25, [x21, #32]
  40ecb4:	strb	w24, [x21, #33]
  40ecb8:	bl	402070 <memcpy@plt>
  40ecbc:	cmp	w26, #0x1
  40ecc0:	b.lt	40ed00 <ferror@plt+0xc610>  // b.tstop
  40ecc4:	mov	w20, w26
  40ecc8:	add	x22, x19, #0x4
  40eccc:	mov	x19, x23
  40ecd0:	ldr	w8, [x19], #4
  40ecd4:	rev	w8, w8
  40ecd8:	mov	x0, x19
  40ecdc:	stur	w8, [x22, #-4]
  40ece0:	bl	4020b0 <strlen@plt>
  40ece4:	add	x8, x23, w0, uxtw
  40ece8:	str	w0, [x22]
  40ecec:	stur	x19, [x22, #4]
  40ecf0:	subs	x20, x20, #0x1
  40ecf4:	add	x23, x8, #0x5
  40ecf8:	add	x22, x22, #0x10
  40ecfc:	b.ne	40eccc <ferror@plt+0xc5dc>  // b.any
  40ed00:	mov	x0, x21
  40ed04:	add	sp, sp, #0x200
  40ed08:	ldp	x20, x19, [sp, #80]
  40ed0c:	ldp	x22, x21, [sp, #64]
  40ed10:	ldp	x24, x23, [sp, #48]
  40ed14:	ldp	x26, x25, [sp, #32]
  40ed18:	ldp	x28, x27, [sp, #16]
  40ed1c:	ldp	x29, x30, [sp], #96
  40ed20:	ret
  40ed24:	ldrb	w9, [x0, #32]
  40ed28:	cmp	w9, w1
  40ed2c:	b.gt	40ed3c <ferror@plt+0xc64c>
  40ed30:	ldrb	w8, [x0, #33]
  40ed34:	cmp	w8, w1
  40ed38:	b.ge	40ed44 <ferror@plt+0xc654>  // b.tcont
  40ed3c:	mov	x0, xzr
  40ed40:	ret
  40ed44:	sub	w9, w1, w9
  40ed48:	ldr	x8, [x0]
  40ed4c:	add	x9, x0, w9, sxtw #2
  40ed50:	ldr	w1, [x9, #36]
  40ed54:	mov	x0, x8
  40ed58:	b	40eb98 <ferror@plt+0xc4a8>
  40ed5c:	stp	x29, x30, [sp, #-80]!
  40ed60:	stp	x24, x23, [sp, #32]
  40ed64:	stp	x22, x21, [sp, #48]
  40ed68:	stp	x20, x19, [sp, #64]
  40ed6c:	ldr	x9, [x0, #8]
  40ed70:	mov	w8, w1
  40ed74:	mov	x21, x4
  40ed78:	mov	x23, x3
  40ed7c:	ldrb	w1, [x9, w1, sxtw]
  40ed80:	mov	x22, x0
  40ed84:	mov	x19, x2
  40ed88:	str	x25, [sp, #16]
  40ed8c:	mov	x29, sp
  40ed90:	cbz	w1, 40edc0 <ferror@plt+0xc6d0>
  40ed94:	sxtw	x8, w8
  40ed98:	mov	x20, xzr
  40ed9c:	add	x24, x8, #0x1
  40eda0:	mov	x0, x19
  40eda4:	bl	4149d0 <ferror@plt+0x122e0>
  40eda8:	ldr	x8, [x22, #8]
  40edac:	add	x8, x8, x24
  40edb0:	ldrb	w1, [x8, x20]
  40edb4:	add	x20, x20, #0x1
  40edb8:	cbnz	w1, 40eda0 <ferror@plt+0xc6b0>
  40edbc:	b	40edc4 <ferror@plt+0xc6d4>
  40edc0:	mov	w20, wzr
  40edc4:	ldrb	w24, [x22, #32]
  40edc8:	ldrb	w8, [x22, #33]
  40edcc:	cmp	w24, w8
  40edd0:	b.hi	40ee24 <ferror@plt+0xc734>  // b.pmore
  40edd4:	mov	x0, x22
  40edd8:	mov	w1, w24
  40eddc:	bl	40ed24 <ferror@plt+0xc634>
  40ede0:	cbz	x0, 40ee14 <ferror@plt+0xc724>
  40ede4:	mov	x25, x0
  40ede8:	mov	x0, x19
  40edec:	mov	w1, w24
  40edf0:	bl	4149d0 <ferror@plt+0x122e0>
  40edf4:	mov	x0, x25
  40edf8:	mov	w1, wzr
  40edfc:	mov	x2, x19
  40ee00:	mov	x3, x23
  40ee04:	mov	x4, x21
  40ee08:	bl	40ed5c <ferror@plt+0xc66c>
  40ee0c:	mov	x0, x19
  40ee10:	bl	414ae4 <ferror@plt+0x123f4>
  40ee14:	ldrb	w8, [x22, #33]
  40ee18:	cmp	w24, w8
  40ee1c:	add	w24, w24, #0x1
  40ee20:	b.cc	40edd4 <ferror@plt+0xc6e4>  // b.lo, b.ul, b.last
  40ee24:	ldr	w8, [x22, #24]
  40ee28:	cbz	w8, 40ee44 <ferror@plt+0xc754>
  40ee2c:	mov	x0, x19
  40ee30:	bl	414934 <ferror@plt+0x12244>
  40ee34:	mov	x1, x23
  40ee38:	mov	w2, wzr
  40ee3c:	bl	402510 <fnmatch@plt>
  40ee40:	cbz	w0, 40ee50 <ferror@plt+0xc760>
  40ee44:	mov	x0, x22
  40ee48:	bl	4024a0 <free@plt>
  40ee4c:	b	40ee5c <ferror@plt+0xc76c>
  40ee50:	mov	x0, x22
  40ee54:	mov	x1, x21
  40ee58:	bl	40ee7c <ferror@plt+0xc78c>
  40ee5c:	mov	x0, x19
  40ee60:	mov	w1, w20
  40ee64:	ldp	x20, x19, [sp, #64]
  40ee68:	ldp	x22, x21, [sp, #48]
  40ee6c:	ldp	x24, x23, [sp, #32]
  40ee70:	ldr	x25, [sp, #16]
  40ee74:	ldp	x29, x30, [sp], #80
  40ee78:	b	414b24 <ferror@plt+0x12434>
  40ee7c:	stp	x29, x30, [sp, #-48]!
  40ee80:	stp	x22, x21, [sp, #16]
  40ee84:	stp	x20, x19, [sp, #32]
  40ee88:	ldr	w8, [x0, #24]
  40ee8c:	mov	x19, x0
  40ee90:	mov	x29, sp
  40ee94:	cbz	w8, 40eebc <ferror@plt+0xc7cc>
  40ee98:	ldr	x21, [x19, #16]
  40ee9c:	mov	x20, x1
  40eea0:	add	x22, x21, x8, lsl #4
  40eea4:	ldr	x1, [x21, #8]
  40eea8:	ldp	w3, w2, [x21], #16
  40eeac:	mov	x0, x20
  40eeb0:	bl	40e920 <ferror@plt+0xc230>
  40eeb4:	cmp	x21, x22
  40eeb8:	b.cc	40eea4 <ferror@plt+0xc7b4>  // b.lo, b.ul, b.last
  40eebc:	mov	x0, x19
  40eec0:	ldp	x20, x19, [sp, #32]
  40eec4:	ldp	x22, x21, [sp, #16]
  40eec8:	ldp	x29, x30, [sp], #48
  40eecc:	b	4024a0 <free@plt>
  40eed0:	stp	x29, x30, [sp, #-96]!
  40eed4:	stp	x28, x27, [sp, #16]
  40eed8:	stp	x26, x25, [sp, #32]
  40eedc:	stp	x24, x23, [sp, #48]
  40eee0:	stp	x22, x21, [sp, #64]
  40eee4:	stp	x20, x19, [sp, #80]
  40eee8:	mov	x29, sp
  40eeec:	sub	sp, sp, #0x1, lsl #12
  40eef0:	sub	sp, sp, #0x20
  40eef4:	ldrb	w8, [x0, #88]
  40eef8:	mov	x19, x0
  40eefc:	tbnz	w8, #0, 40f074 <ferror@plt+0xc984>
  40ef00:	ldr	x9, [x19, #32]
  40ef04:	cbnz	x9, 40f160 <ferror@plt+0xca70>
  40ef08:	ldr	x20, [x19]
  40ef0c:	mov	x22, x1
  40ef10:	orr	w8, w8, #0x1
  40ef14:	mov	w1, #0x3a                  	// #58
  40ef18:	mov	x0, x22
  40ef1c:	strb	w8, [x19, #88]
  40ef20:	bl	4024d0 <strchr@plt>
  40ef24:	cbz	x0, 40f07c <ferror@plt+0xc98c>
  40ef28:	strb	wzr, [x0]
  40ef2c:	mov	x25, x0
  40ef30:	ldr	x0, [x19]
  40ef34:	bl	40b204 <ferror@plt+0x8b14>
  40ef38:	mov	x21, x0
  40ef3c:	bl	4020b0 <strlen@plt>
  40ef40:	add	x8, x0, #0x2
  40ef44:	cmp	x8, #0xfff
  40ef48:	mov	w23, wzr
  40ef4c:	b.hi	40f138 <ferror@plt+0xca48>  // b.pmore
  40ef50:	mov	x24, x0
  40ef54:	add	x0, sp, #0x18
  40ef58:	mov	x1, x21
  40ef5c:	mov	x2, x24
  40ef60:	add	x23, sp, #0x18
  40ef64:	bl	402070 <memcpy@plt>
  40ef68:	mov	w8, #0x2f                  	// #47
  40ef6c:	strh	w8, [x23, x24]
  40ef70:	ldr	x8, [x19, #24]
  40ef74:	add	x27, x24, #0x1
  40ef78:	add	x24, x23, x27
  40ef7c:	cbnz	x8, 40efc4 <ferror@plt+0xc8d4>
  40ef80:	ldrb	w8, [x22]
  40ef84:	cmp	w8, #0x2f
  40ef88:	b.eq	40efb4 <ferror@plt+0xc8c4>  // b.none
  40ef8c:	mov	x0, x22
  40ef90:	bl	4020b0 <strlen@plt>
  40ef94:	add	x2, x0, #0x1
  40ef98:	add	x8, x2, x27
  40ef9c:	cmp	x8, #0xfff
  40efa0:	b.hi	40f07c <ferror@plt+0xc98c>  // b.pmore
  40efa4:	mov	x0, x24
  40efa8:	mov	x1, x22
  40efac:	bl	402070 <memcpy@plt>
  40efb0:	add	x22, sp, #0x18
  40efb4:	mov	x0, x22
  40efb8:	bl	402310 <strdup@plt>
  40efbc:	str	x0, [x19, #24]
  40efc0:	cbz	x0, 40f07c <ferror@plt+0xc98c>
  40efc4:	adrp	x1, 417000 <ferror@plt+0x14910>
  40efc8:	add	x0, x25, #0x1
  40efcc:	add	x1, x1, #0x30d
  40efd0:	add	x2, sp, #0x10
  40efd4:	bl	402220 <strtok_r@plt>
  40efd8:	cbz	x0, 40f084 <ferror@plt+0xc994>
  40efdc:	adrp	x26, 417000 <ferror@plt+0x14910>
  40efe0:	mov	x25, x0
  40efe4:	mov	x22, xzr
  40efe8:	mov	w28, wzr
  40efec:	mov	w23, wzr
  40eff0:	add	x26, x26, #0x30d
  40eff4:	str	xzr, [sp, #8]
  40eff8:	ldrb	w8, [x25]
  40effc:	cmp	w8, #0x2f
  40f000:	b.eq	40f02c <ferror@plt+0xc93c>  // b.none
  40f004:	mov	x0, x25
  40f008:	bl	4020b0 <strlen@plt>
  40f00c:	add	x2, x0, #0x1
  40f010:	add	x8, x2, x27
  40f014:	cmp	x8, #0xfff
  40f018:	b.hi	40f0e4 <ferror@plt+0xc9f4>  // b.pmore
  40f01c:	mov	x0, x24
  40f020:	mov	x1, x25
  40f024:	bl	402070 <memcpy@plt>
  40f028:	add	x25, sp, #0x18
  40f02c:	add	x2, sp, #0x8
  40f030:	mov	x0, x20
  40f034:	mov	x1, x25
  40f038:	bl	40f180 <ferror@plt+0xca90>
  40f03c:	mov	w23, w0
  40f040:	tbnz	w0, #31, 40f09c <ferror@plt+0xc9ac>
  40f044:	ldr	x1, [sp, #8]
  40f048:	mov	x0, x22
  40f04c:	bl	40c29c <ferror@plt+0x9bac>
  40f050:	mov	x22, x0
  40f054:	add	x2, sp, #0x10
  40f058:	mov	x0, xzr
  40f05c:	mov	x1, x26
  40f060:	add	w28, w28, #0x1
  40f064:	bl	402220 <strtok_r@plt>
  40f068:	mov	x25, x0
  40f06c:	cbnz	x0, 40eff4 <ferror@plt+0xc904>
  40f070:	b	40f08c <ferror@plt+0xc99c>
  40f074:	ldr	w23, [x19, #80]
  40f078:	b	40f138 <ferror@plt+0xca48>
  40f07c:	mov	w23, wzr
  40f080:	b	40f138 <ferror@plt+0xca48>
  40f084:	mov	w28, wzr
  40f088:	mov	x22, xzr
  40f08c:	mov	w23, w28
  40f090:	str	x22, [x19, #32]
  40f094:	str	w28, [x19, #80]
  40f098:	b	40f138 <ferror@plt+0xca48>
  40f09c:	mov	x0, x20
  40f0a0:	bl	40b4c8 <ferror@plt+0x8dd8>
  40f0a4:	cmp	w0, #0x3
  40f0a8:	b.lt	40f124 <ferror@plt+0xca34>  // b.tstop
  40f0ac:	neg	w0, w23
  40f0b0:	bl	402340 <strerror@plt>
  40f0b4:	adrp	x2, 418000 <ferror@plt+0x15910>
  40f0b8:	adrp	x4, 419000 <ferror@plt+0x16910>
  40f0bc:	adrp	x5, 419000 <ferror@plt+0x16910>
  40f0c0:	add	x2, x2, #0xfee
  40f0c4:	add	x4, x4, #0x43
  40f0c8:	add	x5, x5, #0x81
  40f0cc:	mov	w1, #0x3                   	// #3
  40f0d0:	mov	w3, #0xc0                  	// #192
  40f0d4:	str	x0, [sp]
  40f0d8:	mov	x0, x20
  40f0dc:	mov	x6, x20
  40f0e0:	b	40f11c <ferror@plt+0xca2c>
  40f0e4:	mov	x0, x20
  40f0e8:	bl	40b4c8 <ferror@plt+0x8dd8>
  40f0ec:	cmp	w0, #0x3
  40f0f0:	b.lt	40f124 <ferror@plt+0xca34>  // b.tstop
  40f0f4:	adrp	x2, 418000 <ferror@plt+0x15910>
  40f0f8:	adrp	x4, 419000 <ferror@plt+0x16910>
  40f0fc:	adrp	x5, 419000 <ferror@plt+0x16910>
  40f100:	add	x2, x2, #0xfee
  40f104:	add	x4, x4, #0x43
  40f108:	add	x5, x5, #0x5d
  40f10c:	mov	w1, #0x3                   	// #3
  40f110:	mov	w3, #0xb9                  	// #185
  40f114:	mov	x0, x20
  40f118:	mov	x6, x21
  40f11c:	mov	x7, x25
  40f120:	bl	40b198 <ferror@plt+0x8aa8>
  40f124:	mov	x0, x22
  40f128:	bl	40f320 <ferror@plt+0xcc30>
  40f12c:	ldrb	w8, [x19, #88]
  40f130:	and	w8, w8, #0xfe
  40f134:	strb	w8, [x19, #88]
  40f138:	mov	w0, w23
  40f13c:	add	sp, sp, #0x1, lsl #12
  40f140:	add	sp, sp, #0x20
  40f144:	ldp	x20, x19, [sp, #80]
  40f148:	ldp	x22, x21, [sp, #64]
  40f14c:	ldp	x24, x23, [sp, #48]
  40f150:	ldp	x26, x25, [sp, #32]
  40f154:	ldp	x28, x27, [sp, #16]
  40f158:	ldp	x29, x30, [sp], #96
  40f15c:	ret
  40f160:	adrp	x0, 418000 <ferror@plt+0x15910>
  40f164:	adrp	x1, 418000 <ferror@plt+0x15910>
  40f168:	adrp	x3, 419000 <ferror@plt+0x16910>
  40f16c:	add	x0, x0, #0xfdd
  40f170:	add	x1, x1, #0xfee
  40f174:	add	x3, x3, #0x7
  40f178:	mov	w2, #0x95                  	// #149
  40f17c:	bl	402630 <__assert_fail@plt>
  40f180:	stp	x29, x30, [sp, #-64]!
  40f184:	stp	x28, x23, [sp, #16]
  40f188:	stp	x22, x21, [sp, #32]
  40f18c:	stp	x20, x19, [sp, #48]
  40f190:	mov	x29, sp
  40f194:	sub	sp, sp, #0x1, lsl #12
  40f198:	sub	sp, sp, #0xa0
  40f19c:	mov	w22, #0xfffffffe            	// #-2
  40f1a0:	cbz	x0, 40f2f8 <ferror@plt+0xcc08>
  40f1a4:	mov	x23, x1
  40f1a8:	cbz	x1, 40f2f8 <ferror@plt+0xcc08>
  40f1ac:	mov	x21, x2
  40f1b0:	cbz	x2, 40f2f8 <ferror@plt+0xcc08>
  40f1b4:	mov	x20, x0
  40f1b8:	mov	x0, x23
  40f1bc:	bl	40aee0 <ferror@plt+0x87f0>
  40f1c0:	cbz	x0, 40f26c <ferror@plt+0xcb7c>
  40f1c4:	sub	x1, x29, #0x88
  40f1c8:	mov	x19, x0
  40f1cc:	bl	414bf8 <ferror@plt+0x12508>
  40f1d0:	tbnz	w0, #31, 40f274 <ferror@plt+0xcb84>
  40f1d4:	add	x1, sp, #0x18
  40f1d8:	add	x2, sp, #0x10
  40f1dc:	mov	x0, x23
  40f1e0:	bl	40ab48 <ferror@plt+0x8458>
  40f1e4:	cbz	x0, 40f290 <ferror@plt+0xcba0>
  40f1e8:	add	x1, sp, #0x18
  40f1ec:	mov	x0, x20
  40f1f0:	bl	40b61c <ferror@plt+0x8f2c>
  40f1f4:	stur	x0, [x29, #-8]
  40f1f8:	cbz	x0, 40f2a0 <ferror@plt+0xcbb0>
  40f1fc:	mov	x23, x0
  40f200:	ldr	x0, [x0, #24]
  40f204:	cbz	x0, 40f2d4 <ferror@plt+0xcbe4>
  40f208:	mov	x1, x19
  40f20c:	bl	402430 <strcmp@plt>
  40f210:	cbz	w0, 40f2dc <ferror@plt+0xcbec>
  40f214:	mov	x0, x20
  40f218:	bl	40b4c8 <ferror@plt+0x8dd8>
  40f21c:	cmp	w0, #0x3
  40f220:	b.lt	40f25c <ferror@plt+0xcb6c>  // b.tstop
  40f224:	ldr	x8, [x23, #24]
  40f228:	adrp	x2, 418000 <ferror@plt+0x15910>
  40f22c:	adrp	x4, 419000 <ferror@plt+0x16910>
  40f230:	adrp	x5, 419000 <ferror@plt+0x16910>
  40f234:	add	x2, x2, #0xfee
  40f238:	add	x4, x4, #0x9a
  40f23c:	add	x5, x5, #0xb4
  40f240:	add	x6, sp, #0x18
  40f244:	mov	w1, #0x3                   	// #3
  40f248:	mov	w3, #0x1ad                 	// #429
  40f24c:	mov	x0, x20
  40f250:	mov	x7, x19
  40f254:	str	x8, [sp]
  40f258:	bl	40b198 <ferror@plt+0x8aa8>
  40f25c:	mov	x0, x19
  40f260:	bl	4024a0 <free@plt>
  40f264:	mov	w22, #0xffffffef            	// #-17
  40f268:	b	40f2f8 <ferror@plt+0xcc08>
  40f26c:	mov	w22, #0xfffffff4            	// #-12
  40f270:	b	40f2f8 <ferror@plt+0xcc08>
  40f274:	bl	402640 <__errno_location@plt>
  40f278:	ldr	w0, [x0]
  40f27c:	neg	w22, w0
  40f280:	bl	402340 <strerror@plt>
  40f284:	mov	x0, x19
  40f288:	bl	4024a0 <free@plt>
  40f28c:	b	40f2f8 <ferror@plt+0xcc08>
  40f290:	mov	x0, x19
  40f294:	bl	4024a0 <free@plt>
  40f298:	mov	w22, #0xfffffffe            	// #-2
  40f29c:	b	40f2f8 <ferror@plt+0xcc08>
  40f2a0:	ldr	x2, [sp, #16]
  40f2a4:	add	x1, sp, #0x18
  40f2a8:	sub	x5, x29, #0x8
  40f2ac:	mov	x0, x20
  40f2b0:	mov	x3, xzr
  40f2b4:	mov	x4, xzr
  40f2b8:	bl	40f410 <ferror@plt+0xcd20>
  40f2bc:	tbnz	w0, #31, 40f318 <ferror@plt+0xcc28>
  40f2c0:	ldur	x8, [x29, #-8]
  40f2c4:	mov	w22, wzr
  40f2c8:	str	x19, [x8, #24]
  40f2cc:	str	x8, [x21]
  40f2d0:	b	40f2f8 <ferror@plt+0xcc08>
  40f2d4:	str	x19, [x23, #24]
  40f2d8:	b	40f2e4 <ferror@plt+0xcbf4>
  40f2dc:	mov	x0, x19
  40f2e0:	bl	4024a0 <free@plt>
  40f2e4:	ldr	w8, [x23, #84]
  40f2e8:	mov	w22, wzr
  40f2ec:	add	w8, w8, #0x1
  40f2f0:	str	w8, [x23, #84]
  40f2f4:	str	x23, [x21]
  40f2f8:	mov	w0, w22
  40f2fc:	add	sp, sp, #0x1, lsl #12
  40f300:	add	sp, sp, #0xa0
  40f304:	ldp	x20, x19, [sp, #48]
  40f308:	ldp	x22, x21, [sp, #32]
  40f30c:	ldp	x28, x23, [sp, #16]
  40f310:	ldp	x29, x30, [sp], #64
  40f314:	ret
  40f318:	mov	w22, w0
  40f31c:	b	40f284 <ferror@plt+0xcb94>
  40f320:	stp	x29, x30, [sp, #-32]!
  40f324:	str	x19, [sp, #16]
  40f328:	mov	x29, sp
  40f32c:	cbz	x0, 40f34c <ferror@plt+0xcc5c>
  40f330:	mov	x19, x0
  40f334:	ldr	x0, [x19, #16]
  40f338:	bl	40f620 <ferror@plt+0xcf30>
  40f33c:	mov	x0, x19
  40f340:	bl	40c2f4 <ferror@plt+0x9c04>
  40f344:	mov	x19, x0
  40f348:	cbnz	x0, 40f334 <ferror@plt+0xcc44>
  40f34c:	ldr	x19, [sp, #16]
  40f350:	mov	w0, wzr
  40f354:	ldp	x29, x30, [sp], #32
  40f358:	ret
  40f35c:	ldrb	w8, [x0, #96]
  40f360:	bfxil	w8, w1, #0, #1
  40f364:	strb	w8, [x0, #96]
  40f368:	ret
  40f36c:	tst	w1, #0x1
  40f370:	mov	w8, #0x1                   	// #1
  40f374:	cinc	w8, w8, ne  // ne = any
  40f378:	str	w8, [x0, #92]
  40f37c:	ret
  40f380:	ldrb	w8, [x0, #96]
  40f384:	tst	w1, #0x1
  40f388:	mov	w9, #0x4                   	// #4
  40f38c:	csel	w9, w9, wzr, ne  // ne = any
  40f390:	and	w8, w8, #0xfffffffb
  40f394:	orr	w8, w8, w9
  40f398:	strb	w8, [x0, #96]
  40f39c:	ret
  40f3a0:	stp	x29, x30, [sp, #-48]!
  40f3a4:	str	x28, [sp, #16]
  40f3a8:	stp	x20, x19, [sp, #32]
  40f3ac:	mov	x29, sp
  40f3b0:	sub	sp, sp, #0x1, lsl #12
  40f3b4:	mov	x20, x0
  40f3b8:	mov	w0, #0xfffffffe            	// #-2
  40f3bc:	cbz	x20, 40f3fc <ferror@plt+0xcd0c>
  40f3c0:	mov	x8, x1
  40f3c4:	cbz	x1, 40f3fc <ferror@plt+0xcd0c>
  40f3c8:	mov	x19, x2
  40f3cc:	cbz	x2, 40f3fc <ferror@plt+0xcd0c>
  40f3d0:	mov	x1, sp
  40f3d4:	add	x2, x29, #0x18
  40f3d8:	mov	x0, x8
  40f3dc:	bl	40ab00 <ferror@plt+0x8410>
  40f3e0:	ldr	x2, [x29, #24]
  40f3e4:	mov	x1, sp
  40f3e8:	mov	x0, x20
  40f3ec:	mov	x3, xzr
  40f3f0:	mov	x4, xzr
  40f3f4:	mov	x5, x19
  40f3f8:	bl	40f410 <ferror@plt+0xcd20>
  40f3fc:	add	sp, sp, #0x1, lsl #12
  40f400:	ldp	x20, x19, [sp, #32]
  40f404:	ldr	x28, [sp, #16]
  40f408:	ldp	x29, x30, [sp], #48
  40f40c:	ret
  40f410:	stp	x29, x30, [sp, #-96]!
  40f414:	str	x27, [sp, #16]
  40f418:	stp	x26, x25, [sp, #32]
  40f41c:	stp	x24, x23, [sp, #48]
  40f420:	stp	x22, x21, [sp, #64]
  40f424:	stp	x20, x19, [sp, #80]
  40f428:	mov	x29, sp
  40f42c:	mov	x19, x5
  40f430:	mov	x22, x4
  40f434:	mov	x24, x3
  40f438:	mov	x23, x2
  40f43c:	mov	x21, x1
  40f440:	mov	x20, x0
  40f444:	bl	40b61c <ferror@plt+0x8f2c>
  40f448:	cbz	x0, 40f468 <ferror@plt+0xcd78>
  40f44c:	mov	x8, x0
  40f450:	ldr	w9, [x8, #84]
  40f454:	mov	w0, wzr
  40f458:	add	w9, w9, #0x1
  40f45c:	str	w9, [x8, #84]
  40f460:	str	x8, [x19]
  40f464:	b	40f53c <ferror@plt+0xce4c>
  40f468:	add	x8, x23, x22
  40f46c:	cmp	x24, #0x0
  40f470:	mov	w9, #0x1                   	// #1
  40f474:	csinc	x27, x23, x8, eq  // eq = none
  40f478:	cinc	x8, x9, ne  // ne = any
  40f47c:	add	x25, x27, #0x1
  40f480:	mul	x8, x25, x8
  40f484:	add	x0, x8, #0x68
  40f488:	bl	402240 <malloc@plt>
  40f48c:	cbz	x0, 40f50c <ferror@plt+0xce1c>
  40f490:	movi	v0.2d, #0x0
  40f494:	mov	x22, x0
  40f498:	stur	q0, [x0, #88]
  40f49c:	stur	q0, [x0, #72]
  40f4a0:	stur	q0, [x0, #56]
  40f4a4:	stur	q0, [x0, #40]
  40f4a8:	stur	q0, [x0, #24]
  40f4ac:	stur	q0, [x0, #8]
  40f4b0:	mov	x0, x20
  40f4b4:	bl	40b4dc <ferror@plt+0x8dec>
  40f4b8:	add	x26, x22, #0x68
  40f4bc:	str	x0, [x22]
  40f4c0:	mov	x0, x26
  40f4c4:	mov	x1, x21
  40f4c8:	mov	x2, x25
  40f4cc:	str	x26, [x22, #16]
  40f4d0:	bl	402070 <memcpy@plt>
  40f4d4:	cbz	x24, 40f514 <ferror@plt+0xce24>
  40f4d8:	strb	wzr, [x26, x23]
  40f4dc:	ldr	x8, [x22, #16]
  40f4e0:	mov	x1, x21
  40f4e4:	mov	x2, x25
  40f4e8:	add	x9, x8, x23
  40f4ec:	add	x8, x8, x27
  40f4f0:	add	x9, x9, #0x1
  40f4f4:	add	x0, x8, #0x1
  40f4f8:	str	x9, [x22, #64]
  40f4fc:	str	x0, [x22, #8]
  40f500:	bl	402070 <memcpy@plt>
  40f504:	ldr	x26, [x22, #8]
  40f508:	b	40f51c <ferror@plt+0xce2c>
  40f50c:	mov	w0, #0xfffffff4            	// #-12
  40f510:	b	40f53c <ferror@plt+0xce4c>
  40f514:	str	x26, [x22, #8]
  40f518:	str	xzr, [x22, #64]
  40f51c:	mov	w8, #0x1                   	// #1
  40f520:	mov	x0, x20
  40f524:	mov	x1, x22
  40f528:	mov	x2, x26
  40f52c:	str	w8, [x22, #84]
  40f530:	bl	40b624 <ferror@plt+0x8f34>
  40f534:	mov	w0, wzr
  40f538:	str	x22, [x19]
  40f53c:	ldp	x20, x19, [sp, #80]
  40f540:	ldp	x22, x21, [sp, #64]
  40f544:	ldp	x24, x23, [sp, #48]
  40f548:	ldp	x26, x25, [sp, #32]
  40f54c:	ldr	x27, [sp, #16]
  40f550:	ldp	x29, x30, [sp], #96
  40f554:	ret
  40f558:	stp	x29, x30, [sp, #-80]!
  40f55c:	stp	x28, x25, [sp, #16]
  40f560:	stp	x24, x23, [sp, #32]
  40f564:	stp	x22, x21, [sp, #48]
  40f568:	stp	x20, x19, [sp, #64]
  40f56c:	mov	x29, sp
  40f570:	sub	sp, sp, #0x1, lsl #12
  40f574:	mov	x21, x0
  40f578:	mov	x0, x2
  40f57c:	mov	x19, x3
  40f580:	mov	x24, x2
  40f584:	mov	x20, x1
  40f588:	bl	4020b0 <strlen@plt>
  40f58c:	mov	x22, x0
  40f590:	mov	x0, x20
  40f594:	bl	4020b0 <strlen@plt>
  40f598:	add	x8, x22, x0
  40f59c:	add	x8, x8, #0x2
  40f5a0:	cmp	x8, #0x1, lsl #12
  40f5a4:	b.ls	40f5b0 <ferror@plt+0xcec0>  // b.plast
  40f5a8:	mov	w0, #0xffffffdc            	// #-36
  40f5ac:	b	40f604 <ferror@plt+0xcf14>
  40f5b0:	mov	x23, x0
  40f5b4:	mov	x0, sp
  40f5b8:	mov	x1, x24
  40f5bc:	mov	x2, x22
  40f5c0:	mov	x25, sp
  40f5c4:	bl	402070 <memcpy@plt>
  40f5c8:	add	x24, x25, x22
  40f5cc:	add	x0, x24, #0x1
  40f5d0:	add	x2, x23, #0x1
  40f5d4:	mov	x1, x20
  40f5d8:	bl	402070 <memcpy@plt>
  40f5dc:	mov	w8, #0x5c                  	// #92
  40f5e0:	mov	x1, sp
  40f5e4:	mov	x0, x21
  40f5e8:	mov	x2, x22
  40f5ec:	mov	x3, x20
  40f5f0:	mov	x4, x23
  40f5f4:	mov	x5, x19
  40f5f8:	strb	w8, [x24]
  40f5fc:	bl	40f410 <ferror@plt+0xcd20>
  40f600:	and	w0, w0, w0, asr #31
  40f604:	add	sp, sp, #0x1, lsl #12
  40f608:	ldp	x20, x19, [sp, #64]
  40f60c:	ldp	x22, x21, [sp, #48]
  40f610:	ldp	x24, x23, [sp, #32]
  40f614:	ldp	x28, x25, [sp, #16]
  40f618:	ldp	x29, x30, [sp], #80
  40f61c:	ret
  40f620:	stp	x29, x30, [sp, #-32]!
  40f624:	str	x19, [sp, #16]
  40f628:	mov	x19, x0
  40f62c:	mov	x29, sp
  40f630:	cbz	x0, 40f688 <ferror@plt+0xcf98>
  40f634:	ldr	w8, [x19, #84]
  40f638:	subs	w8, w8, #0x1
  40f63c:	str	w8, [x19, #84]
  40f640:	b.gt	40f688 <ferror@plt+0xcf98>
  40f644:	ldp	x0, x2, [x19]
  40f648:	mov	x1, x19
  40f64c:	bl	40b638 <ferror@plt+0x8f48>
  40f650:	ldr	x0, [x19, #32]
  40f654:	bl	40f320 <ferror@plt+0xcc30>
  40f658:	ldr	x0, [x19, #72]
  40f65c:	cbz	x0, 40f664 <ferror@plt+0xcf74>
  40f660:	bl	41205c <ferror@plt+0xf96c>
  40f664:	ldr	x0, [x19]
  40f668:	bl	40b4f0 <ferror@plt+0x8e00>
  40f66c:	ldr	x0, [x19, #40]
  40f670:	bl	4024a0 <free@plt>
  40f674:	ldr	x0, [x19, #24]
  40f678:	bl	4024a0 <free@plt>
  40f67c:	mov	x0, x19
  40f680:	bl	4024a0 <free@plt>
  40f684:	mov	x19, xzr
  40f688:	mov	x0, x19
  40f68c:	ldr	x19, [sp, #16]
  40f690:	ldp	x29, x30, [sp], #32
  40f694:	ret
  40f698:	stp	x29, x30, [sp, #-48]!
  40f69c:	stp	x28, x21, [sp, #16]
  40f6a0:	stp	x20, x19, [sp, #32]
  40f6a4:	mov	x29, sp
  40f6a8:	sub	sp, sp, #0x1, lsl #12
  40f6ac:	mov	w21, #0xfffffffe            	// #-2
  40f6b0:	cbz	x0, 40f70c <ferror@plt+0xd01c>
  40f6b4:	mov	x8, x1
  40f6b8:	cbz	x1, 40f70c <ferror@plt+0xd01c>
  40f6bc:	mov	x19, x2
  40f6c0:	mov	x20, x0
  40f6c4:	cbz	x2, 40f6d0 <ferror@plt+0xcfe0>
  40f6c8:	ldr	x9, [x19]
  40f6cc:	cbz	x9, 40f724 <ferror@plt+0xd034>
  40f6d0:	mov	x0, x20
  40f6d4:	bl	40b4c8 <ferror@plt+0x8dd8>
  40f6d8:	cmp	w0, #0x3
  40f6dc:	b.lt	40f708 <ferror@plt+0xd018>  // b.tstop
  40f6e0:	adrp	x2, 418000 <ferror@plt+0x15910>
  40f6e4:	adrp	x4, 419000 <ferror@plt+0x16910>
  40f6e8:	adrp	x5, 419000 <ferror@plt+0x16910>
  40f6ec:	add	x2, x2, #0xfee
  40f6f0:	add	x4, x4, #0x106
  40f6f4:	add	x5, x5, #0x122
  40f6f8:	mov	w1, #0x3                   	// #3
  40f6fc:	mov	w3, #0x223                 	// #547
  40f700:	mov	x0, x20
  40f704:	bl	40b198 <ferror@plt+0x8aa8>
  40f708:	mov	w21, #0xffffffda            	// #-38
  40f70c:	mov	w0, w21
  40f710:	add	sp, sp, #0x1, lsl #12
  40f714:	ldp	x20, x19, [sp, #32]
  40f718:	ldp	x28, x21, [sp, #16]
  40f71c:	ldp	x29, x30, [sp], #48
  40f720:	ret
  40f724:	mov	x1, sp
  40f728:	mov	x0, x8
  40f72c:	mov	x2, xzr
  40f730:	bl	40a9dc <ferror@plt+0x82ec>
  40f734:	tbnz	w0, #31, 40f800 <ferror@plt+0xd110>
  40f738:	mov	x1, sp
  40f73c:	mov	x0, x20
  40f740:	mov	x2, x19
  40f744:	bl	40bb9c <ferror@plt+0x94ac>
  40f748:	mov	w21, w0
  40f74c:	tbnz	w0, #31, 40f7f0 <ferror@plt+0xd100>
  40f750:	ldr	x8, [x19]
  40f754:	cbnz	x8, 40f70c <ferror@plt+0xd01c>
  40f758:	mov	x1, sp
  40f75c:	mov	x0, x20
  40f760:	mov	x2, x19
  40f764:	bl	40baac <ferror@plt+0x93bc>
  40f768:	mov	w21, w0
  40f76c:	tbnz	w0, #31, 40f7f0 <ferror@plt+0xd100>
  40f770:	ldr	x8, [x19]
  40f774:	cbnz	x8, 40f70c <ferror@plt+0xd01c>
  40f778:	mov	x1, sp
  40f77c:	mov	x0, x20
  40f780:	mov	x2, x19
  40f784:	bl	40b644 <ferror@plt+0x8f54>
  40f788:	mov	w21, w0
  40f78c:	tbnz	w0, #31, 40f7f0 <ferror@plt+0xd100>
  40f790:	ldr	x8, [x19]
  40f794:	cbnz	x8, 40f70c <ferror@plt+0xd01c>
  40f798:	mov	x1, sp
  40f79c:	mov	x0, x20
  40f7a0:	mov	x2, x19
  40f7a4:	bl	40bccc <ferror@plt+0x95dc>
  40f7a8:	mov	w21, w0
  40f7ac:	tbnz	w0, #31, 40f7f0 <ferror@plt+0xd100>
  40f7b0:	ldr	x8, [x19]
  40f7b4:	cbnz	x8, 40f70c <ferror@plt+0xd01c>
  40f7b8:	mov	x1, sp
  40f7bc:	mov	x0, x20
  40f7c0:	mov	x2, x19
  40f7c4:	bl	40b834 <ferror@plt+0x9144>
  40f7c8:	mov	w21, w0
  40f7cc:	tbnz	w0, #31, 40f7f0 <ferror@plt+0xd100>
  40f7d0:	ldr	x8, [x19]
  40f7d4:	cbnz	x8, 40f70c <ferror@plt+0xd01c>
  40f7d8:	mov	x1, sp
  40f7dc:	mov	x0, x20
  40f7e0:	mov	x2, x19
  40f7e4:	bl	40b844 <ferror@plt+0x9154>
  40f7e8:	mov	w21, w0
  40f7ec:	tbz	w0, #31, 40f70c <ferror@plt+0xd01c>
  40f7f0:	ldr	x0, [x19]
  40f7f4:	bl	40f320 <ferror@plt+0xcc30>
  40f7f8:	str	xzr, [x19]
  40f7fc:	b	40f70c <ferror@plt+0xd01c>
  40f800:	mov	w21, #0xffffffea            	// #-22
  40f804:	b	40f70c <ferror@plt+0xd01c>
  40f808:	stp	x29, x30, [sp, #-64]!
  40f80c:	mov	x8, x0
  40f810:	mov	w0, #0xfffffffe            	// #-2
  40f814:	stp	x24, x23, [sp, #16]
  40f818:	stp	x22, x21, [sp, #32]
  40f81c:	stp	x20, x19, [sp, #48]
  40f820:	mov	x29, sp
  40f824:	cbz	x8, 40f8d4 <ferror@plt+0xd1e4>
  40f828:	mov	x19, x3
  40f82c:	cbz	x3, 40f8d4 <ferror@plt+0xd1e4>
  40f830:	mov	x20, x2
  40f834:	str	xzr, [x19]
  40f838:	cbz	x2, 40f8bc <ferror@plt+0xd1cc>
  40f83c:	mov	w21, w1
  40f840:	mov	w23, #0x1                   	// #1
  40f844:	mov	x24, x20
  40f848:	ldr	x22, [x24, #16]
  40f84c:	tbz	w21, #0, 40f85c <ferror@plt+0xd16c>
  40f850:	mov	x0, x22
  40f854:	bl	40fd54 <ferror@plt+0xd664>
  40f858:	tbnz	w0, #0, 40f8ac <ferror@plt+0xd1bc>
  40f85c:	tbz	w21, #1, 40f888 <ferror@plt+0xd198>
  40f860:	ldr	w8, [x22, #92]
  40f864:	cbnz	w8, 40f880 <ferror@plt+0xd190>
  40f868:	ldr	x0, [x22]
  40f86c:	ldr	x1, [x22, #16]
  40f870:	bl	40b9e8 <ferror@plt+0x92f8>
  40f874:	tst	w0, #0x1
  40f878:	cinc	w8, w23, ne  // ne = any
  40f87c:	str	w8, [x22, #92]
  40f880:	cmp	w8, #0x2
  40f884:	b.eq	40f8ac <ferror@plt+0xd1bc>  // b.none
  40f888:	ldr	x0, [x19]
  40f88c:	mov	x1, x22
  40f890:	bl	40c1b8 <ferror@plt+0x9ac8>
  40f894:	cbz	x0, 40f8c4 <ferror@plt+0xd1d4>
  40f898:	str	x0, [x19]
  40f89c:	cbz	x22, 40f8ac <ferror@plt+0xd1bc>
  40f8a0:	ldr	w8, [x22, #84]
  40f8a4:	add	w8, w8, #0x1
  40f8a8:	str	w8, [x22, #84]
  40f8ac:	ldr	x8, [x24]
  40f8b0:	cmp	x8, x20
  40f8b4:	csel	x24, xzr, x8, eq  // eq = none
  40f8b8:	cbnz	x24, 40f848 <ferror@plt+0xd158>
  40f8bc:	mov	w0, wzr
  40f8c0:	b	40f8d4 <ferror@plt+0xd1e4>
  40f8c4:	ldr	x0, [x19]
  40f8c8:	bl	40f320 <ferror@plt+0xcc30>
  40f8cc:	mov	w0, #0xfffffff4            	// #-12
  40f8d0:	str	xzr, [x19]
  40f8d4:	ldp	x20, x19, [sp, #48]
  40f8d8:	ldp	x22, x21, [sp, #32]
  40f8dc:	ldp	x24, x23, [sp, #16]
  40f8e0:	ldp	x29, x30, [sp], #64
  40f8e4:	ret
  40f8e8:	stp	x29, x30, [sp, #-48]!
  40f8ec:	str	x21, [sp, #16]
  40f8f0:	stp	x20, x19, [sp, #32]
  40f8f4:	mov	x29, sp
  40f8f8:	cbz	x0, 40f9c4 <ferror@plt+0xd2d4>
  40f8fc:	ldrb	w8, [x0, #88]
  40f900:	mov	x19, x0
  40f904:	tbnz	w8, #0, 40f930 <ferror@plt+0xd240>
  40f908:	ldr	x0, [x19]
  40f90c:	ldr	x1, [x19, #16]
  40f910:	bl	40ba14 <ferror@plt+0x9324>
  40f914:	cbz	x0, 40f930 <ferror@plt+0xd240>
  40f918:	mov	x20, x0
  40f91c:	mov	x0, x19
  40f920:	mov	x1, x20
  40f924:	bl	40eed0 <ferror@plt+0xc7e0>
  40f928:	mov	x0, x20
  40f92c:	bl	4024a0 <free@plt>
  40f930:	ldr	x21, [x19, #32]
  40f934:	cbz	x21, 40f9c0 <ferror@plt+0xd2d0>
  40f938:	mov	x20, xzr
  40f93c:	ldr	x1, [x21, #16]
  40f940:	cbz	x1, 40f950 <ferror@plt+0xd260>
  40f944:	ldr	w8, [x1, #84]
  40f948:	add	w8, w8, #0x1
  40f94c:	str	w8, [x1, #84]
  40f950:	mov	x0, x20
  40f954:	bl	40c1b8 <ferror@plt+0x9ac8>
  40f958:	cbz	x0, 40f978 <ferror@plt+0xd288>
  40f95c:	ldr	x8, [x21]
  40f960:	ldr	x9, [x19, #32]
  40f964:	mov	x20, x0
  40f968:	cmp	x8, x9
  40f96c:	csel	x21, xzr, x8, eq  // eq = none
  40f970:	cbnz	x21, 40f93c <ferror@plt+0xd24c>
  40f974:	b	40f9c4 <ferror@plt+0xd2d4>
  40f978:	ldr	x0, [x21, #16]
  40f97c:	bl	40f620 <ferror@plt+0xcf30>
  40f980:	ldr	x0, [x19]
  40f984:	bl	40b4c8 <ferror@plt+0x8dd8>
  40f988:	cmp	w0, #0x2
  40f98c:	b.le	40f9b8 <ferror@plt+0xd2c8>
  40f990:	ldr	x0, [x19]
  40f994:	adrp	x2, 418000 <ferror@plt+0x15910>
  40f998:	adrp	x4, 419000 <ferror@plt+0x16910>
  40f99c:	adrp	x5, 417000 <ferror@plt+0x14910>
  40f9a0:	add	x2, x2, #0xfee
  40f9a4:	add	x4, x4, #0x14c
  40f9a8:	add	x5, x5, #0x624
  40f9ac:	mov	w1, #0x3                   	// #3
  40f9b0:	mov	w3, #0x2ab                 	// #683
  40f9b4:	bl	40b198 <ferror@plt+0x8aa8>
  40f9b8:	mov	x0, x20
  40f9bc:	bl	40f320 <ferror@plt+0xcc30>
  40f9c0:	mov	x0, xzr
  40f9c4:	ldp	x20, x19, [sp, #32]
  40f9c8:	ldr	x21, [sp, #16]
  40f9cc:	ldp	x29, x30, [sp], #48
  40f9d0:	ret
  40f9d4:	cbz	x0, 40f9ec <ferror@plt+0xd2fc>
  40f9d8:	ldr	x0, [x0, #16]
  40f9dc:	cbz	x0, 40f9ec <ferror@plt+0xd2fc>
  40f9e0:	ldr	w8, [x0, #84]
  40f9e4:	add	w8, w8, #0x1
  40f9e8:	str	w8, [x0, #84]
  40f9ec:	ret
  40f9f0:	cbz	x0, 40f9f8 <ferror@plt+0xd308>
  40f9f4:	ldr	x0, [x0, #16]
  40f9f8:	ret
  40f9fc:	stp	x29, x30, [sp, #-32]!
  40fa00:	stp	x20, x19, [sp, #16]
  40fa04:	mov	x29, sp
  40fa08:	cbz	x0, 40fa54 <ferror@plt+0xd364>
  40fa0c:	mov	x19, x0
  40fa10:	ldr	x0, [x0, #24]
  40fa14:	cbnz	x0, 40fa54 <ferror@plt+0xd364>
  40fa18:	ldrb	w8, [x19, #88]
  40fa1c:	tbnz	w8, #0, 40fa50 <ferror@plt+0xd360>
  40fa20:	ldr	x0, [x19]
  40fa24:	ldr	x1, [x19, #16]
  40fa28:	bl	40ba14 <ferror@plt+0x9324>
  40fa2c:	cbz	x0, 40fa54 <ferror@plt+0xd364>
  40fa30:	mov	x20, x0
  40fa34:	mov	x0, x19
  40fa38:	mov	x1, x20
  40fa3c:	bl	40eed0 <ferror@plt+0xc7e0>
  40fa40:	mov	x0, x20
  40fa44:	bl	4024a0 <free@plt>
  40fa48:	ldr	x0, [x19, #24]
  40fa4c:	b	40fa54 <ferror@plt+0xd364>
  40fa50:	mov	x0, xzr
  40fa54:	ldp	x20, x19, [sp, #16]
  40fa58:	ldp	x29, x30, [sp], #32
  40fa5c:	ret
  40fa60:	stp	x29, x30, [sp, #-32]!
  40fa64:	stp	x20, x19, [sp, #16]
  40fa68:	mov	x29, sp
  40fa6c:	cbz	x0, 40fad4 <ferror@plt+0xd3e4>
  40fa70:	mov	x20, x0
  40fa74:	ldr	x0, [x0, #16]
  40fa78:	and	w8, w1, #0x200
  40fa7c:	orr	w1, w8, #0x800
  40fa80:	bl	4026d0 <delete_module@plt>
  40fa84:	cbz	w0, 40fadc <ferror@plt+0xd3ec>
  40fa88:	bl	402640 <__errno_location@plt>
  40fa8c:	ldr	w8, [x0]
  40fa90:	ldr	x0, [x20]
  40fa94:	neg	w19, w8
  40fa98:	bl	40b4c8 <ferror@plt+0x8dd8>
  40fa9c:	cmp	w0, #0x3
  40faa0:	b.lt	40fae0 <ferror@plt+0xd3f0>  // b.tstop
  40faa4:	ldr	x0, [x20]
  40faa8:	ldr	x6, [x20, #16]
  40faac:	adrp	x2, 418000 <ferror@plt+0x15910>
  40fab0:	adrp	x4, 419000 <ferror@plt+0x16910>
  40fab4:	adrp	x5, 419000 <ferror@plt+0x16910>
  40fab8:	add	x2, x2, #0xfee
  40fabc:	add	x4, x4, #0x169
  40fac0:	add	x5, x5, #0x183
  40fac4:	mov	w1, #0x3                   	// #3
  40fac8:	mov	w3, #0x319                 	// #793
  40facc:	bl	40b198 <ferror@plt+0x8aa8>
  40fad0:	b	40fae0 <ferror@plt+0xd3f0>
  40fad4:	mov	w19, #0xfffffffe            	// #-2
  40fad8:	b	40fae0 <ferror@plt+0xd3f0>
  40fadc:	mov	w19, wzr
  40fae0:	mov	w0, w19
  40fae4:	ldp	x20, x19, [sp, #16]
  40fae8:	ldp	x29, x30, [sp], #32
  40faec:	ret
  40faf0:	stp	x29, x30, [sp, #-80]!
  40faf4:	adrp	x8, 417000 <ferror@plt+0x14910>
  40faf8:	add	x8, x8, #0x30f
  40fafc:	cmp	x2, #0x0
  40fb00:	stp	x22, x21, [sp, #48]
  40fb04:	csel	x21, x8, x2, eq  // eq = none
  40fb08:	str	x25, [sp, #16]
  40fb0c:	stp	x24, x23, [sp, #32]
  40fb10:	stp	x20, x19, [sp, #64]
  40fb14:	mov	x29, sp
  40fb18:	cbz	x0, 40fcb0 <ferror@plt+0xd5c0>
  40fb1c:	mov	w22, w1
  40fb20:	mov	x19, x0
  40fb24:	bl	40f9fc <ferror@plt+0xd30c>
  40fb28:	cbz	x0, 40fc74 <ferror@plt+0xd584>
  40fb2c:	mov	x20, x0
  40fb30:	ldr	x0, [x19, #72]
  40fb34:	cbnz	x0, 40fb4c <ferror@plt+0xd45c>
  40fb38:	ldr	x0, [x19]
  40fb3c:	mov	x1, x20
  40fb40:	bl	411ee4 <ferror@plt+0xf7f4>
  40fb44:	str	x0, [x19, #72]
  40fb48:	cbz	x0, 40fcd0 <ferror@plt+0xd5e0>
  40fb4c:	bl	41204c <ferror@plt+0xf95c>
  40fb50:	tbz	w0, #0, 40fb90 <ferror@plt+0xd4a0>
  40fb54:	ldr	x0, [x19, #72]
  40fb58:	ubfiz	w23, w22, #1, #1
  40fb5c:	bfxil	w23, w22, #1, #1
  40fb60:	bl	412054 <ferror@plt+0xf964>
  40fb64:	mov	w1, w0
  40fb68:	mov	w0, #0x111                 	// #273
  40fb6c:	mov	x2, x21
  40fb70:	mov	w3, w23
  40fb74:	bl	402690 <syscall@plt>
  40fb78:	mov	x23, x0
  40fb7c:	cbz	w23, 40fcb4 <ferror@plt+0xd5c4>
  40fb80:	bl	402640 <__errno_location@plt>
  40fb84:	ldr	w8, [x0]
  40fb88:	cmp	w8, #0x26
  40fb8c:	b.ne	40fd04 <ferror@plt+0xd614>  // b.any
  40fb90:	ldr	x0, [x19, #72]
  40fb94:	tst	w22, #0x3
  40fb98:	b.eq	40fce0 <ferror@plt+0xd5f0>  // b.none
  40fb9c:	bl	411eb4 <ferror@plt+0xf7c4>
  40fba0:	cbz	x0, 40fcd0 <ferror@plt+0xd5e0>
  40fba4:	mov	x23, x0
  40fba8:	tbz	w22, #1, 40fc0c <ferror@plt+0xd51c>
  40fbac:	adrp	x1, 419000 <ferror@plt+0x16910>
  40fbb0:	add	x1, x1, #0x1dc
  40fbb4:	mov	x0, x23
  40fbb8:	bl	413254 <ferror@plt+0x10b64>
  40fbbc:	tbz	w0, #31, 40fc0c <ferror@plt+0xd51c>
  40fbc0:	mov	w24, w0
  40fbc4:	ldr	x0, [x19]
  40fbc8:	bl	40b4c8 <ferror@plt+0x8dd8>
  40fbcc:	cmp	w0, #0x6
  40fbd0:	b.lt	40fc0c <ferror@plt+0xd51c>  // b.tstop
  40fbd4:	ldr	x25, [x19]
  40fbd8:	neg	w0, w24
  40fbdc:	bl	402340 <strerror@plt>
  40fbe0:	adrp	x2, 418000 <ferror@plt+0x15910>
  40fbe4:	adrp	x4, 419000 <ferror@plt+0x16910>
  40fbe8:	adrp	x5, 419000 <ferror@plt+0x16910>
  40fbec:	mov	x6, x0
  40fbf0:	add	x2, x2, #0xfee
  40fbf4:	add	x4, x4, #0x19e
  40fbf8:	add	x5, x5, #0x1e7
  40fbfc:	mov	w1, #0x6                   	// #6
  40fc00:	mov	w3, #0x363                 	// #867
  40fc04:	mov	x0, x25
  40fc08:	bl	40b198 <ferror@plt+0x8aa8>
  40fc0c:	tbz	w22, #0, 40fc68 <ferror@plt+0xd578>
  40fc10:	mov	x0, x23
  40fc14:	bl	4134fc <ferror@plt+0x10e0c>
  40fc18:	tbz	w0, #31, 40fc68 <ferror@plt+0xd578>
  40fc1c:	mov	w22, w0
  40fc20:	ldr	x0, [x19]
  40fc24:	bl	40b4c8 <ferror@plt+0x8dd8>
  40fc28:	cmp	w0, #0x6
  40fc2c:	b.lt	40fc68 <ferror@plt+0xd578>  // b.tstop
  40fc30:	ldr	x24, [x19]
  40fc34:	neg	w0, w22
  40fc38:	bl	402340 <strerror@plt>
  40fc3c:	adrp	x2, 418000 <ferror@plt+0x15910>
  40fc40:	adrp	x4, 419000 <ferror@plt+0x16910>
  40fc44:	adrp	x5, 419000 <ferror@plt+0x16910>
  40fc48:	mov	x6, x0
  40fc4c:	add	x2, x2, #0xfee
  40fc50:	add	x4, x4, #0x19e
  40fc54:	add	x5, x5, #0x207
  40fc58:	mov	w1, #0x6                   	// #6
  40fc5c:	mov	w3, #0x369                 	// #873
  40fc60:	mov	x0, x24
  40fc64:	bl	40b198 <ferror@plt+0x8aa8>
  40fc68:	mov	x0, x23
  40fc6c:	bl	412cd4 <ferror@plt+0x105e4>
  40fc70:	b	40fce4 <ferror@plt+0xd5f4>
  40fc74:	ldr	x0, [x19]
  40fc78:	bl	40b4c8 <ferror@plt+0x8dd8>
  40fc7c:	cmp	w0, #0x3
  40fc80:	b.lt	40fcb0 <ferror@plt+0xd5c0>  // b.tstop
  40fc84:	ldr	x0, [x19]
  40fc88:	ldr	x6, [x19, #16]
  40fc8c:	adrp	x2, 418000 <ferror@plt+0x15910>
  40fc90:	adrp	x4, 419000 <ferror@plt+0x16910>
  40fc94:	adrp	x5, 419000 <ferror@plt+0x16910>
  40fc98:	add	x2, x2, #0xfee
  40fc9c:	add	x4, x4, #0x19e
  40fca0:	add	x5, x5, #0x1b8
  40fca4:	mov	w1, #0x3                   	// #3
  40fca8:	mov	w3, #0x340                 	// #832
  40fcac:	bl	40b198 <ferror@plt+0x8aa8>
  40fcb0:	mov	w23, #0xfffffffe            	// #-2
  40fcb4:	mov	w0, w23
  40fcb8:	ldp	x20, x19, [sp, #64]
  40fcbc:	ldp	x22, x21, [sp, #48]
  40fcc0:	ldp	x24, x23, [sp, #32]
  40fcc4:	ldr	x25, [sp, #16]
  40fcc8:	ldp	x29, x30, [sp], #80
  40fccc:	ret
  40fcd0:	bl	402640 <__errno_location@plt>
  40fcd4:	ldr	w8, [x0]
  40fcd8:	neg	w23, w8
  40fcdc:	b	40fcb4 <ferror@plt+0xd5c4>
  40fce0:	bl	41203c <ferror@plt+0xf94c>
  40fce4:	mov	x22, x0
  40fce8:	ldr	x0, [x19, #72]
  40fcec:	bl	412044 <ferror@plt+0xf954>
  40fcf0:	mov	x1, x0
  40fcf4:	mov	x0, x22
  40fcf8:	mov	x2, x21
  40fcfc:	bl	4024f0 <init_module@plt>
  40fd00:	mov	x23, x0
  40fd04:	tbz	w23, #31, 40fcb4 <ferror@plt+0xd5c4>
  40fd08:	bl	402640 <__errno_location@plt>
  40fd0c:	ldr	w8, [x0]
  40fd10:	ldr	x0, [x19]
  40fd14:	neg	w23, w8
  40fd18:	bl	40b4c8 <ferror@plt+0x8dd8>
  40fd1c:	cmp	w0, #0x6
  40fd20:	b.lt	40fcb4 <ferror@plt+0xd5c4>  // b.tstop
  40fd24:	ldr	x0, [x19]
  40fd28:	adrp	x2, 418000 <ferror@plt+0x15910>
  40fd2c:	adrp	x4, 419000 <ferror@plt+0x16910>
  40fd30:	adrp	x5, 419000 <ferror@plt+0x16910>
  40fd34:	add	x2, x2, #0xfee
  40fd38:	add	x4, x4, #0x19e
  40fd3c:	add	x5, x5, #0x225
  40fd40:	mov	w1, #0x6                   	// #6
  40fd44:	mov	w3, #0x376                 	// #886
  40fd48:	mov	x6, x20
  40fd4c:	bl	40b198 <ferror@plt+0x8aa8>
  40fd50:	b	40fcb4 <ferror@plt+0xd5c4>
  40fd54:	stp	x29, x30, [sp, #-48]!
  40fd58:	stp	x20, x19, [sp, #32]
  40fd5c:	mov	x19, x0
  40fd60:	ldr	x0, [x0]
  40fd64:	str	x21, [sp, #16]
  40fd68:	mov	x29, sp
  40fd6c:	bl	40c1b0 <ferror@plt+0x9ac0>
  40fd70:	ldr	x21, [x0, #16]
  40fd74:	cbz	x21, 40fda0 <ferror@plt+0xd6b0>
  40fd78:	mov	x20, x21
  40fd7c:	mov	x0, x20
  40fd80:	bl	40c440 <ferror@plt+0x9d50>
  40fd84:	ldr	x1, [x19, #16]
  40fd88:	bl	402430 <strcmp@plt>
  40fd8c:	cbz	w0, 40fda8 <ferror@plt+0xd6b8>
  40fd90:	ldr	x8, [x20]
  40fd94:	cmp	x8, x21
  40fd98:	csel	x20, xzr, x8, eq  // eq = none
  40fd9c:	cbnz	x20, 40fd7c <ferror@plt+0xd68c>
  40fda0:	mov	w0, wzr
  40fda4:	b	40fdac <ferror@plt+0xd6bc>
  40fda8:	mov	w0, #0x1                   	// #1
  40fdac:	ldp	x20, x19, [sp, #32]
  40fdb0:	ldr	x21, [sp, #16]
  40fdb4:	ldp	x29, x30, [sp], #48
  40fdb8:	ret
  40fdbc:	sub	sp, sp, #0xc0
  40fdc0:	stp	x29, x30, [sp, #96]
  40fdc4:	add	x29, sp, #0x60
  40fdc8:	stp	x28, x27, [sp, #112]
  40fdcc:	stp	x26, x25, [sp, #128]
  40fdd0:	stp	x24, x23, [sp, #144]
  40fdd4:	stp	x22, x21, [sp, #160]
  40fdd8:	stp	x20, x19, [sp, #176]
  40fddc:	stur	xzr, [x29, #-8]
  40fde0:	cbz	x0, 40fe38 <ferror@plt+0xd748>
  40fde4:	mov	x24, x5
  40fde8:	mov	x20, x4
  40fdec:	mov	x21, x3
  40fdf0:	mov	x26, x2
  40fdf4:	mov	w25, w1
  40fdf8:	mov	x23, x0
  40fdfc:	tbnz	w1, #3, 40fe1c <ferror@plt+0xd72c>
  40fe00:	mov	x0, x23
  40fe04:	bl	4109d4 <ferror@plt+0xe2e4>
  40fe08:	cmp	w0, #0x1
  40fe0c:	b.hi	40fe1c <ferror@plt+0xd72c>  // b.pmore
  40fe10:	sbfx	w8, w25, #5, #1
  40fe14:	and	w27, w8, #0xffffffef
  40fe18:	b	410288 <ferror@plt+0xdb98>
  40fe1c:	ldr	x8, [x23, #64]
  40fe20:	cbz	x8, 40fe28 <ferror@plt+0xd738>
  40fe24:	tbnz	w25, #18, 40fe48 <ferror@plt+0xd758>
  40fe28:	tbnz	w25, #16, 40fe40 <ferror@plt+0xd750>
  40fe2c:	tbz	w25, #17, 40fe58 <ferror@plt+0xd768>
  40fe30:	and	w27, w25, #0x20000
  40fe34:	b	40fe4c <ferror@plt+0xd75c>
  40fe38:	mov	w27, #0xfffffffe            	// #-2
  40fe3c:	b	410288 <ferror@plt+0xdb98>
  40fe40:	and	w27, w25, #0x10000
  40fe44:	b	40fe4c <ferror@plt+0xd75c>
  40fe48:	and	w27, w25, #0x40000
  40fe4c:	mov	x0, x23
  40fe50:	bl	40fd54 <ferror@plt+0xd664>
  40fe54:	tbnz	w0, #0, 410288 <ferror@plt+0xdb98>
  40fe58:	ldr	x0, [x23]
  40fe5c:	mov	w1, wzr
  40fe60:	ubfx	w19, w25, #2, #1
  40fe64:	bl	40bf00 <ferror@plt+0x9810>
  40fe68:	ldr	x0, [x23]
  40fe6c:	mov	w1, wzr
  40fe70:	bl	40bf68 <ferror@plt+0x9878>
  40fe74:	sub	x3, x29, #0x8
  40fe78:	mov	w1, #0x1                   	// #1
  40fe7c:	mov	x0, x23
  40fe80:	mov	w2, w19
  40fe84:	bl	411c24 <ferror@plt+0xf534>
  40fe88:	mov	w27, w0
  40fe8c:	tbnz	w0, #31, 40fea4 <ferror@plt+0xd7b4>
  40fe90:	tbnz	w25, #16, 40feb4 <ferror@plt+0xd7c4>
  40fe94:	ldur	x19, [x29, #-8]
  40fe98:	cbz	x19, 410280 <ferror@plt+0xdb90>
  40fe9c:	stp	x20, x21, [sp, #8]
  40fea0:	b	40fef0 <ferror@plt+0xd800>
  40fea4:	ldur	x0, [x29, #-8]
  40fea8:	bl	40f320 <ferror@plt+0xcc30>
  40feac:	stur	xzr, [x29, #-8]
  40feb0:	b	410288 <ferror@plt+0xdb98>
  40feb4:	stur	xzr, [x29, #-16]
  40feb8:	ldur	x19, [x29, #-8]
  40febc:	ldr	x0, [x23]
  40fec0:	sub	x3, x29, #0x10
  40fec4:	mov	w1, #0x1                   	// #1
  40fec8:	mov	x2, x19
  40fecc:	bl	40f808 <ferror@plt+0xd118>
  40fed0:	mov	w27, w0
  40fed4:	tbnz	w0, #31, 410288 <ferror@plt+0xdb98>
  40fed8:	mov	x0, x19
  40fedc:	bl	40f320 <ferror@plt+0xcc30>
  40fee0:	ldur	x19, [x29, #-16]
  40fee4:	cbz	x19, 4102ac <ferror@plt+0xdbbc>
  40fee8:	stp	x20, x21, [sp, #8]
  40feec:	stur	x19, [x29, #-8]
  40fef0:	mov	x22, x19
  40fef4:	str	x24, [sp, #24]
  40fef8:	stur	w25, [x29, #-36]
  40fefc:	str	x26, [sp, #40]
  40ff00:	stp	x19, x23, [x29, #-32]
  40ff04:	ldr	x28, [x22, #16]
  40ff08:	mov	x0, x28
  40ff0c:	bl	4102d4 <ferror@plt+0xdbe4>
  40ff10:	mov	x21, x0
  40ff14:	mov	x0, x28
  40ff18:	bl	410450 <ferror@plt+0xdd60>
  40ff1c:	mov	x20, x0
  40ff20:	tbnz	w25, #3, 40ff40 <ferror@plt+0xd850>
  40ff24:	mov	x0, x28
  40ff28:	bl	4109d4 <ferror@plt+0xe2e4>
  40ff2c:	cmp	w0, #0x2
  40ff30:	b.cs	40ff40 <ferror@plt+0xd850>  // b.hs, b.nlast
  40ff34:	mov	w27, #0xffffffef            	// #-17
  40ff38:	tbnz	w25, #5, 410244 <ferror@plt+0xdb54>
  40ff3c:	b	410254 <ferror@plt+0xdb64>
  40ff40:	cmp	x28, x23
  40ff44:	csel	x23, x26, xzr, eq  // eq = none
  40ff48:	cbz	x21, 40ff6c <ferror@plt+0xd87c>
  40ff4c:	mov	x0, x21
  40ff50:	bl	4020b0 <strlen@plt>
  40ff54:	mov	x25, x0
  40ff58:	cbz	x23, 40ff74 <ferror@plt+0xd884>
  40ff5c:	mov	x0, x23
  40ff60:	bl	4020b0 <strlen@plt>
  40ff64:	mov	x19, x0
  40ff68:	b	40ff78 <ferror@plt+0xd888>
  40ff6c:	mov	x25, xzr
  40ff70:	cbnz	x23, 40ff5c <ferror@plt+0xd86c>
  40ff74:	mov	x19, xzr
  40ff78:	orr	x8, x19, x25
  40ff7c:	cbz	x8, 40ffd0 <ferror@plt+0xd8e0>
  40ff80:	add	x8, x25, x19
  40ff84:	add	x0, x8, #0x2
  40ff88:	bl	402240 <malloc@plt>
  40ff8c:	mov	x26, x0
  40ff90:	cbz	x21, 40ffb0 <ferror@plt+0xd8c0>
  40ff94:	mov	x0, x26
  40ff98:	mov	x1, x21
  40ff9c:	mov	x2, x25
  40ffa0:	bl	402070 <memcpy@plt>
  40ffa4:	mov	w8, #0x20                  	// #32
  40ffa8:	strb	w8, [x26, x25]
  40ffac:	add	x25, x25, #0x1
  40ffb0:	cbz	x23, 40ffc4 <ferror@plt+0xd8d4>
  40ffb4:	add	x0, x26, x25
  40ffb8:	mov	x1, x23
  40ffbc:	mov	x2, x19
  40ffc0:	bl	402070 <memcpy@plt>
  40ffc4:	add	x8, x25, x19
  40ffc8:	strb	wzr, [x26, x8]
  40ffcc:	b	40ffd4 <ferror@plt+0xd8e4>
  40ffd0:	mov	x26, xzr
  40ffd4:	ldur	w25, [x29, #-36]
  40ffd8:	ldp	x19, x23, [x29, #-32]
  40ffdc:	cbz	x20, 410108 <ferror@plt+0xda18>
  40ffe0:	ldrb	w8, [x28, #96]
  40ffe4:	tbnz	w8, #1, 410108 <ferror@plt+0xda18>
  40ffe8:	cbz	x24, 410008 <ferror@plt+0xd918>
  40ffec:	adrp	x8, 417000 <ferror@plt+0x14910>
  40fff0:	cmp	x26, #0x0
  40fff4:	add	x8, x8, #0x30f
  40fff8:	csel	x2, x8, x26, eq  // eq = none
  40fffc:	mov	w1, #0x1                   	// #1
  410000:	mov	x0, x28
  410004:	blr	x24
  410008:	tbnz	w25, #4, 410234 <ferror@plt+0xdb44>
  41000c:	mov	x0, x28
  410010:	bl	410450 <ferror@plt+0xdd60>
  410014:	cbz	x0, 4102b4 <ferror@plt+0xdbc4>
  410018:	adrp	x8, 417000 <ferror@plt+0x14910>
  41001c:	cmp	x26, #0x0
  410020:	add	x8, x8, #0x30f
  410024:	mov	x19, x0
  410028:	csel	x0, x8, x26, eq  // eq = none
  41002c:	str	x0, [sp, #48]
  410030:	bl	4020b0 <strlen@plt>
  410034:	mov	x23, x0
  410038:	mov	x0, x19
  41003c:	bl	4020b0 <strlen@plt>
  410040:	mov	x21, x0
  410044:	add	x1, x0, #0x1
  410048:	mov	x0, x19
  41004c:	bl	40a968 <ferror@plt+0x8278>
  410050:	mov	x20, x0
  410054:	cbz	x0, 410178 <ferror@plt+0xda88>
  410058:	adrp	x1, 416000 <ferror@plt+0x13910>
  41005c:	mov	x0, x20
  410060:	add	x1, x1, #0x62e
  410064:	bl	4025a0 <strstr@plt>
  410068:	cbz	x0, 410144 <ferror@plt+0xda54>
  41006c:	mov	x19, x0
  410070:	sub	x27, x21, #0xd
  410074:	sub	x8, x23, #0xd
  410078:	str	x8, [sp, #32]
  41007c:	add	x8, x23, x27
  410080:	add	x0, x8, #0x1
  410084:	bl	402240 <malloc@plt>
  410088:	cbz	x0, 410170 <ferror@plt+0xda80>
  41008c:	sub	x25, x19, x20
  410090:	sub	x8, x20, x19
  410094:	mov	x1, x20
  410098:	mov	x2, x25
  41009c:	mov	x21, x0
  4100a0:	add	x24, x19, #0xd
  4100a4:	add	x19, x27, x8
  4100a8:	bl	402070 <memcpy@plt>
  4100ac:	ldr	x1, [sp, #48]
  4100b0:	add	x25, x21, x25
  4100b4:	mov	x0, x25
  4100b8:	mov	x2, x23
  4100bc:	bl	402070 <memcpy@plt>
  4100c0:	add	x0, x25, x23
  4100c4:	mov	x1, x24
  4100c8:	mov	x2, x19
  4100cc:	bl	402070 <memcpy@plt>
  4100d0:	add	x8, x21, x23
  4100d4:	mov	x0, x20
  4100d8:	strb	wzr, [x8, x27]
  4100dc:	bl	4024a0 <free@plt>
  4100e0:	adrp	x1, 416000 <ferror@plt+0x13910>
  4100e4:	mov	x0, x21
  4100e8:	add	x1, x1, #0x62e
  4100ec:	bl	4025a0 <strstr@plt>
  4100f0:	ldr	x8, [sp, #32]
  4100f4:	mov	x19, x0
  4100f8:	mov	x20, x21
  4100fc:	add	x27, x27, x8
  410100:	cbnz	x0, 41007c <ferror@plt+0xd98c>
  410104:	b	410148 <ferror@plt+0xda58>
  410108:	cbz	x24, 410128 <ferror@plt+0xda38>
  41010c:	adrp	x8, 417000 <ferror@plt+0x14910>
  410110:	cmp	x26, #0x0
  410114:	add	x8, x8, #0x30f
  410118:	csel	x2, x8, x26, eq  // eq = none
  41011c:	mov	x0, x28
  410120:	mov	w1, wzr
  410124:	blr	x24
  410128:	tbnz	w25, #4, 410234 <ferror@plt+0xdb44>
  41012c:	mov	x0, x28
  410130:	mov	w1, w25
  410134:	mov	x2, x26
  410138:	bl	40faf0 <ferror@plt+0xd400>
  41013c:	mov	w27, w0
  410140:	b	410234 <ferror@plt+0xdb44>
  410144:	mov	x21, x20
  410148:	ldp	x8, x24, [sp, #16]
  41014c:	ldur	w25, [x29, #-36]
  410150:	ldp	x19, x23, [x29, #-32]
  410154:	cbz	x8, 410184 <ferror@plt+0xda94>
  410158:	ldr	x2, [sp, #8]
  41015c:	mov	x0, x28
  410160:	mov	x1, x21
  410164:	blr	x8
  410168:	mov	w27, w0
  41016c:	b	410228 <ferror@plt+0xdb38>
  410170:	ldr	x24, [sp, #24]
  410174:	ldur	w25, [x29, #-36]
  410178:	mov	w27, #0xfffffff4            	// #-12
  41017c:	ldp	x19, x23, [x29, #-32]
  410180:	b	41022c <ferror@plt+0xdb3c>
  410184:	cbz	x28, 410190 <ferror@plt+0xdaa0>
  410188:	ldr	x1, [x28, #16]
  41018c:	b	410194 <ferror@plt+0xdaa4>
  410190:	mov	x1, xzr
  410194:	adrp	x20, 416000 <ferror@plt+0x13910>
  410198:	add	x20, x20, #0x63c
  41019c:	mov	w2, #0x1                   	// #1
  4101a0:	mov	x0, x20
  4101a4:	str	x1, [sp, #48]
  4101a8:	bl	402120 <setenv@plt>
  4101ac:	mov	x0, x21
  4101b0:	bl	402300 <system@plt>
  4101b4:	mov	w27, w0
  4101b8:	mov	x0, x20
  4101bc:	bl	402560 <unsetenv@plt>
  4101c0:	cmn	w27, #0x1
  4101c4:	b.eq	4101d0 <ferror@plt+0xdae0>  // b.none
  4101c8:	and	w8, w27, #0xff00
  4101cc:	cbz	w8, 410228 <ferror@plt+0xdb38>
  4101d0:	ldr	x0, [x28]
  4101d4:	bl	40b4c8 <ferror@plt+0x8dd8>
  4101d8:	cmp	w0, #0x3
  4101dc:	b.lt	410214 <ferror@plt+0xdb24>  // b.tstop
  4101e0:	ldr	x0, [x28]
  4101e4:	ldr	x7, [sp, #48]
  4101e8:	adrp	x2, 418000 <ferror@plt+0x15910>
  4101ec:	adrp	x4, 419000 <ferror@plt+0x16910>
  4101f0:	adrp	x5, 416000 <ferror@plt+0x13910>
  4101f4:	adrp	x6, 415000 <ferror@plt+0x12910>
  4101f8:	mov	w1, #0x3                   	// #3
  4101fc:	mov	w3, #0x3d3                 	// #979
  410200:	add	x2, x2, #0xfee
  410204:	add	x4, x4, #0x78f
  410208:	add	x5, x5, #0x64c
  41020c:	add	x6, x6, #0xbe1
  410210:	bl	40b198 <ferror@plt+0x8aa8>
  410214:	cmn	w27, #0x1
  410218:	b.eq	410228 <ferror@plt+0xdb38>  // b.none
  41021c:	mov	w8, wzr
  410220:	lsr	w9, w27, #8
  410224:	sub	w27, w8, w9, uxtb
  410228:	mov	x20, x21
  41022c:	mov	x0, x20
  410230:	bl	4024a0 <free@plt>
  410234:	mov	x0, x26
  410238:	bl	4024a0 <free@plt>
  41023c:	ldr	x26, [sp, #40]
  410240:	tbz	w25, #5, 410254 <ferror@plt+0xdb64>
  410244:	cmp	x28, x23
  410248:	b.ne	410254 <ferror@plt+0xdb64>  // b.any
  41024c:	cmn	w27, #0x11
  410250:	b.eq	410280 <ferror@plt+0xdb90>  // b.none
  410254:	cmn	w27, #0x11
  410258:	b.eq	410264 <ferror@plt+0xdb74>  // b.none
  41025c:	ldrb	w8, [x28, #96]
  410260:	tbnz	w8, #2, 41026c <ferror@plt+0xdb7c>
  410264:	mov	w27, wzr
  410268:	b	410270 <ferror@plt+0xdb80>
  41026c:	tbnz	w27, #31, 410280 <ferror@plt+0xdb90>
  410270:	ldr	x8, [x22]
  410274:	cmp	x8, x19
  410278:	csel	x22, xzr, x8, eq  // eq = none
  41027c:	cbnz	x22, 40ff04 <ferror@plt+0xd814>
  410280:	mov	x0, x19
  410284:	bl	40f320 <ferror@plt+0xcc30>
  410288:	mov	w0, w27
  41028c:	ldp	x20, x19, [sp, #176]
  410290:	ldp	x22, x21, [sp, #160]
  410294:	ldp	x24, x23, [sp, #144]
  410298:	ldp	x26, x25, [sp, #128]
  41029c:	ldp	x28, x27, [sp, #112]
  4102a0:	ldp	x29, x30, [sp, #96]
  4102a4:	add	sp, sp, #0xc0
  4102a8:	ret
  4102ac:	mov	w27, #0x10000               	// #65536
  4102b0:	b	410288 <ferror@plt+0xdb98>
  4102b4:	adrp	x0, 414000 <ferror@plt+0x11910>
  4102b8:	adrp	x1, 418000 <ferror@plt+0x15910>
  4102bc:	adrp	x3, 419000 <ferror@plt+0x16910>
  4102c0:	add	x0, x0, #0xfcb
  4102c4:	add	x1, x1, #0xfee
  4102c8:	add	x3, x3, #0x732
  4102cc:	mov	w2, #0x3ea                 	// #1002
  4102d0:	bl	402630 <__assert_fail@plt>
  4102d4:	stp	x29, x30, [sp, #-96]!
  4102d8:	str	x27, [sp, #16]
  4102dc:	stp	x26, x25, [sp, #32]
  4102e0:	stp	x24, x23, [sp, #48]
  4102e4:	stp	x22, x21, [sp, #64]
  4102e8:	stp	x20, x19, [sp, #80]
  4102ec:	mov	x29, sp
  4102f0:	cbz	x0, 41042c <ferror@plt+0xdd3c>
  4102f4:	ldrb	w8, [x0, #88]
  4102f8:	mov	x19, x0
  4102fc:	tbnz	w8, #1, 4103cc <ferror@plt+0xdcdc>
  410300:	ldr	x0, [x19]
  410304:	bl	40c1b0 <ferror@plt+0x9ac0>
  410308:	ldr	x21, [x0, #24]
  41030c:	cbz	x21, 4103d4 <ferror@plt+0xdce4>
  410310:	mov	x20, x0
  410314:	mov	x22, xzr
  410318:	mov	x27, xzr
  41031c:	mov	w26, #0x20                  	// #32
  410320:	mov	x0, x21
  410324:	bl	40c46c <ferror@plt+0x9d7c>
  410328:	ldr	x1, [x19, #16]
  41032c:	mov	x23, x0
  410330:	bl	402430 <strcmp@plt>
  410334:	cbz	w0, 41034c <ferror@plt+0xdc5c>
  410338:	ldr	x1, [x19, #64]
  41033c:	cbz	x1, 41038c <ferror@plt+0xdc9c>
  410340:	mov	x0, x23
  410344:	bl	402430 <strcmp@plt>
  410348:	cbnz	w0, 41038c <ferror@plt+0xdc9c>
  41034c:	mov	x0, x21
  410350:	bl	40c460 <ferror@plt+0x9d70>
  410354:	mov	x24, x0
  410358:	bl	4020b0 <strlen@plt>
  41035c:	cbz	x0, 41038c <ferror@plt+0xdc9c>
  410360:	add	x8, x27, x0
  410364:	mov	x25, x0
  410368:	add	x1, x8, #0x2
  41036c:	mov	x0, x22
  410370:	bl	4022f0 <realloc@plt>
  410374:	cbz	x0, 4103ec <ferror@plt+0xdcfc>
  410378:	mov	x23, x0
  41037c:	cbz	x27, 410394 <ferror@plt+0xdca4>
  410380:	add	x22, x27, #0x1
  410384:	strb	w26, [x23, x27]
  410388:	b	410398 <ferror@plt+0xdca8>
  41038c:	mov	x23, x22
  410390:	b	4103b0 <ferror@plt+0xdcc0>
  410394:	mov	x22, xzr
  410398:	add	x0, x23, x22
  41039c:	mov	x1, x24
  4103a0:	mov	x2, x25
  4103a4:	bl	402070 <memcpy@plt>
  4103a8:	add	x27, x22, x25
  4103ac:	strb	wzr, [x23, x27]
  4103b0:	ldr	x8, [x21]
  4103b4:	ldr	x9, [x20, #24]
  4103b8:	mov	x22, x23
  4103bc:	cmp	x8, x9
  4103c0:	csel	x21, xzr, x8, eq  // eq = none
  4103c4:	cbnz	x21, 410320 <ferror@plt+0xdc30>
  4103c8:	b	4103d8 <ferror@plt+0xdce8>
  4103cc:	ldr	x23, [x19, #40]
  4103d0:	b	410430 <ferror@plt+0xdd40>
  4103d4:	mov	x23, xzr
  4103d8:	ldrb	w8, [x19, #88]
  4103dc:	str	x23, [x19, #40]
  4103e0:	orr	w8, w8, #0x2
  4103e4:	strb	w8, [x19, #88]
  4103e8:	b	410430 <ferror@plt+0xdd40>
  4103ec:	mov	x0, x22
  4103f0:	bl	4024a0 <free@plt>
  4103f4:	ldr	x0, [x19]
  4103f8:	bl	40b4c8 <ferror@plt+0x8dd8>
  4103fc:	cmp	w0, #0x3
  410400:	b.lt	41042c <ferror@plt+0xdd3c>  // b.tstop
  410404:	ldr	x0, [x19]
  410408:	adrp	x2, 418000 <ferror@plt+0x15910>
  41040c:	adrp	x4, 419000 <ferror@plt+0x16910>
  410410:	adrp	x5, 417000 <ferror@plt+0x14910>
  410414:	add	x2, x2, #0xfee
  410418:	add	x4, x4, #0x247
  41041c:	add	x5, x5, #0x624
  410420:	mov	w1, #0x3                   	// #3
  410424:	mov	w3, #0x595                 	// #1429
  410428:	bl	40b198 <ferror@plt+0x8aa8>
  41042c:	mov	x23, xzr
  410430:	mov	x0, x23
  410434:	ldp	x20, x19, [sp, #80]
  410438:	ldp	x22, x21, [sp, #64]
  41043c:	ldp	x24, x23, [sp, #48]
  410440:	ldp	x26, x25, [sp, #32]
  410444:	ldr	x27, [sp, #16]
  410448:	ldp	x29, x30, [sp], #96
  41044c:	ret
  410450:	cbz	x0, 4104dc <ferror@plt+0xddec>
  410454:	stp	x29, x30, [sp, #-48]!
  410458:	stp	x20, x19, [sp, #32]
  41045c:	ldrb	w8, [x0, #88]
  410460:	mov	x19, x0
  410464:	str	x21, [sp, #16]
  410468:	mov	x29, sp
  41046c:	tbnz	w8, #2, 4104cc <ferror@plt+0xdddc>
  410470:	ldr	x0, [x19]
  410474:	bl	40c1b0 <ferror@plt+0x9ac0>
  410478:	ldr	x21, [x0, #40]
  41047c:	cbz	x21, 4104c0 <ferror@plt+0xddd0>
  410480:	mov	x20, x0
  410484:	mov	x0, x21
  410488:	bl	40c484 <ferror@plt+0x9d94>
  41048c:	ldr	x1, [x19, #16]
  410490:	mov	w2, wzr
  410494:	bl	402510 <fnmatch@plt>
  410498:	cbz	w0, 4104b4 <ferror@plt+0xddc4>
  41049c:	ldr	x8, [x21]
  4104a0:	ldr	x9, [x20, #40]
  4104a4:	cmp	x8, x9
  4104a8:	csel	x21, xzr, x8, eq  // eq = none
  4104ac:	cbnz	x21, 410484 <ferror@plt+0xdd94>
  4104b0:	b	4104c0 <ferror@plt+0xddd0>
  4104b4:	mov	x0, x21
  4104b8:	bl	40c478 <ferror@plt+0x9d88>
  4104bc:	str	x0, [x19, #48]
  4104c0:	ldrb	w8, [x19, #88]
  4104c4:	orr	w8, w8, #0x4
  4104c8:	strb	w8, [x19, #88]
  4104cc:	ldr	x0, [x19, #48]
  4104d0:	ldp	x20, x19, [sp, #32]
  4104d4:	ldr	x21, [sp, #16]
  4104d8:	ldp	x29, x30, [sp], #48
  4104dc:	ret
  4104e0:	ldrb	w8, [x0, #88]
  4104e4:	str	x1, [x0, #48]
  4104e8:	orr	w8, w8, #0x4
  4104ec:	strb	w8, [x0, #88]
  4104f0:	ret
  4104f4:	stp	x29, x30, [sp, #-64]!
  4104f8:	stp	x20, x19, [sp, #48]
  4104fc:	mov	x20, x0
  410500:	mov	w0, #0xfffffffe            	// #-2
  410504:	str	x23, [sp, #16]
  410508:	stp	x22, x21, [sp, #32]
  41050c:	mov	x29, sp
  410510:	cbz	x20, 4105cc <ferror@plt+0xdedc>
  410514:	mov	x21, x1
  410518:	cbz	x1, 4105cc <ferror@plt+0xdedc>
  41051c:	mov	x19, x2
  410520:	cbz	x2, 4105cc <ferror@plt+0xdedc>
  410524:	ldr	x8, [x21]
  410528:	cbnz	x8, 4105e0 <ferror@plt+0xdef0>
  41052c:	ldr	x8, [x19]
  410530:	cbnz	x8, 410600 <ferror@plt+0xdf10>
  410534:	ldr	x0, [x20]
  410538:	bl	40c1b0 <ferror@plt+0x9ac0>
  41053c:	ldr	x22, [x0, #48]
  410540:	cbz	x22, 410574 <ferror@plt+0xde84>
  410544:	mov	x23, x0
  410548:	mov	x0, x22
  41054c:	bl	40c490 <ferror@plt+0x9da0>
  410550:	ldr	x1, [x20, #16]
  410554:	mov	w2, wzr
  410558:	bl	402510 <fnmatch@plt>
  41055c:	cbz	w0, 41057c <ferror@plt+0xde8c>
  410560:	ldr	x8, [x22]
  410564:	ldr	x9, [x23, #48]
  410568:	cmp	x8, x9
  41056c:	csel	x22, xzr, x8, eq  // eq = none
  410570:	cbnz	x22, 410548 <ferror@plt+0xde58>
  410574:	mov	w0, wzr
  410578:	b	4105cc <ferror@plt+0xdedc>
  41057c:	add	x1, x29, #0x1c
  410580:	mov	x0, x22
  410584:	bl	40c49c <ferror@plt+0x9dac>
  410588:	ldr	x8, [x20]
  41058c:	ldr	w2, [x29, #28]
  410590:	mov	x1, x0
  410594:	mov	x0, x8
  410598:	bl	410620 <ferror@plt+0xdf30>
  41059c:	str	x0, [x21]
  4105a0:	add	x1, x29, #0x1c
  4105a4:	mov	x0, x22
  4105a8:	bl	40c4b0 <ferror@plt+0x9dc0>
  4105ac:	ldr	x8, [x20]
  4105b0:	ldr	w2, [x29, #28]
  4105b4:	mov	x1, x0
  4105b8:	mov	x0, x8
  4105bc:	bl	410620 <ferror@plt+0xdf30>
  4105c0:	mov	x8, x0
  4105c4:	mov	w0, wzr
  4105c8:	str	x8, [x19]
  4105cc:	ldp	x20, x19, [sp, #48]
  4105d0:	ldp	x22, x21, [sp, #32]
  4105d4:	ldr	x23, [sp, #16]
  4105d8:	ldp	x29, x30, [sp], #64
  4105dc:	ret
  4105e0:	adrp	x0, 419000 <ferror@plt+0x16910>
  4105e4:	adrp	x1, 418000 <ferror@plt+0x15910>
  4105e8:	adrp	x3, 419000 <ferror@plt+0x16910>
  4105ec:	add	x0, x0, #0x25f
  4105f0:	add	x1, x1, #0xfee
  4105f4:	add	x3, x3, #0x26c
  4105f8:	mov	w2, #0x5fe                 	// #1534
  4105fc:	bl	402630 <__assert_fail@plt>
  410600:	adrp	x0, 419000 <ferror@plt+0x16910>
  410604:	adrp	x1, 418000 <ferror@plt+0x15910>
  410608:	adrp	x3, 419000 <ferror@plt+0x16910>
  41060c:	add	x0, x0, #0x2cf
  410610:	add	x1, x1, #0xfee
  410614:	add	x3, x3, #0x26c
  410618:	mov	w2, #0x5ff                 	// #1535
  41061c:	bl	402630 <__assert_fail@plt>
  410620:	sub	sp, sp, #0x60
  410624:	stp	x29, x30, [sp, #16]
  410628:	stp	x26, x25, [sp, #32]
  41062c:	stp	x24, x23, [sp, #48]
  410630:	stp	x22, x21, [sp, #64]
  410634:	stp	x20, x19, [sp, #80]
  410638:	add	x29, sp, #0x10
  41063c:	cbz	w2, 4106dc <ferror@plt+0xdfec>
  410640:	adrp	x22, 418000 <ferror@plt+0x15910>
  410644:	adrp	x23, 419000 <ferror@plt+0x16910>
  410648:	adrp	x24, 419000 <ferror@plt+0x16910>
  41064c:	mov	x19, x1
  410650:	mov	x20, x0
  410654:	mov	x21, xzr
  410658:	mov	w26, w2
  41065c:	add	x22, x22, #0xfee
  410660:	add	x23, x23, #0x79a
  410664:	add	x24, x24, #0x7a9
  410668:	ldr	x25, [x19]
  41066c:	add	x2, sp, #0x8
  410670:	mov	x0, x20
  410674:	str	xzr, [sp, #8]
  410678:	mov	x1, x25
  41067c:	bl	40f698 <ferror@plt+0xcfa8>
  410680:	tbnz	w0, #31, 41069c <ferror@plt+0xdfac>
  410684:	ldr	x1, [sp, #8]
  410688:	cbz	x1, 4106cc <ferror@plt+0xdfdc>
  41068c:	mov	x0, x21
  410690:	bl	40c270 <ferror@plt+0x9b80>
  410694:	mov	x21, x0
  410698:	b	4106cc <ferror@plt+0xdfdc>
  41069c:	mov	x0, x20
  4106a0:	bl	40b4c8 <ferror@plt+0x8dd8>
  4106a4:	cmp	w0, #0x3
  4106a8:	b.lt	4106cc <ferror@plt+0xdfdc>  // b.tstop
  4106ac:	mov	w1, #0x3                   	// #3
  4106b0:	mov	w3, #0x5db                 	// #1499
  4106b4:	mov	x0, x20
  4106b8:	mov	x2, x22
  4106bc:	mov	x4, x23
  4106c0:	mov	x5, x24
  4106c4:	mov	x6, x25
  4106c8:	bl	40b198 <ferror@plt+0x8aa8>
  4106cc:	subs	x26, x26, #0x1
  4106d0:	add	x19, x19, #0x8
  4106d4:	b.ne	410668 <ferror@plt+0xdf78>  // b.any
  4106d8:	b	4106e0 <ferror@plt+0xdff0>
  4106dc:	mov	x21, xzr
  4106e0:	mov	x0, x21
  4106e4:	ldp	x20, x19, [sp, #80]
  4106e8:	ldp	x22, x21, [sp, #64]
  4106ec:	ldp	x24, x23, [sp, #48]
  4106f0:	ldp	x26, x25, [sp, #32]
  4106f4:	ldp	x29, x30, [sp, #16]
  4106f8:	add	sp, sp, #0x60
  4106fc:	ret
  410700:	cbz	x0, 41078c <ferror@plt+0xe09c>
  410704:	stp	x29, x30, [sp, #-48]!
  410708:	stp	x20, x19, [sp, #32]
  41070c:	ldrb	w8, [x0, #88]
  410710:	mov	x19, x0
  410714:	str	x21, [sp, #16]
  410718:	mov	x29, sp
  41071c:	tbnz	w8, #3, 41077c <ferror@plt+0xe08c>
  410720:	ldr	x0, [x19]
  410724:	bl	40c1b0 <ferror@plt+0x9ac0>
  410728:	ldr	x21, [x0, #32]
  41072c:	cbz	x21, 410770 <ferror@plt+0xe080>
  410730:	mov	x20, x0
  410734:	mov	x0, x21
  410738:	bl	40c484 <ferror@plt+0x9d94>
  41073c:	ldr	x1, [x19, #16]
  410740:	mov	w2, wzr
  410744:	bl	402510 <fnmatch@plt>
  410748:	cbz	w0, 410764 <ferror@plt+0xe074>
  41074c:	ldr	x8, [x21]
  410750:	ldr	x9, [x20, #32]
  410754:	cmp	x8, x9
  410758:	csel	x21, xzr, x8, eq  // eq = none
  41075c:	cbnz	x21, 410734 <ferror@plt+0xe044>
  410760:	b	410770 <ferror@plt+0xe080>
  410764:	mov	x0, x21
  410768:	bl	40c478 <ferror@plt+0x9d88>
  41076c:	str	x0, [x19, #56]
  410770:	ldrb	w8, [x19, #88]
  410774:	orr	w8, w8, #0x8
  410778:	strb	w8, [x19, #88]
  41077c:	ldr	x0, [x19, #56]
  410780:	ldp	x20, x19, [sp, #32]
  410784:	ldr	x21, [sp, #16]
  410788:	ldp	x29, x30, [sp], #48
  41078c:	ret
  410790:	ldrb	w8, [x0, #88]
  410794:	str	x1, [x0, #56]
  410798:	orr	w8, w8, #0x8
  41079c:	strb	w8, [x0, #88]
  4107a0:	ret
  4107a4:	stp	x29, x30, [sp, #-96]!
  4107a8:	stp	x28, x27, [sp, #16]
  4107ac:	stp	x26, x25, [sp, #32]
  4107b0:	stp	x24, x23, [sp, #48]
  4107b4:	stp	x22, x21, [sp, #64]
  4107b8:	stp	x20, x19, [sp, #80]
  4107bc:	mov	x29, sp
  4107c0:	sub	sp, sp, #0x1, lsl #12
  4107c4:	sub	sp, sp, #0x20
  4107c8:	mov	w21, #0xfffffffe            	// #-2
  4107cc:	cbz	x0, 4109ac <ferror@plt+0xe2bc>
  4107d0:	mov	x20, x1
  4107d4:	cbz	x1, 4109ac <ferror@plt+0xe2bc>
  4107d8:	mov	x19, x0
  4107dc:	adrp	x0, 419000 <ferror@plt+0x16910>
  4107e0:	adrp	x1, 419000 <ferror@plt+0x16910>
  4107e4:	add	x0, x0, #0x2dd
  4107e8:	add	x1, x1, #0x606
  4107ec:	bl	402230 <fopen@plt>
  4107f0:	cbz	x0, 410958 <ferror@plt+0xe268>
  4107f4:	mov	x21, x0
  4107f8:	add	x0, sp, #0x18
  4107fc:	mov	w1, #0x1000                	// #4096
  410800:	mov	x2, x21
  410804:	add	x23, sp, #0x18
  410808:	bl	402130 <fgets_unlocked@plt>
  41080c:	mov	x28, xzr
  410810:	cbz	x0, 410944 <ferror@plt+0xe254>
  410814:	adrp	x22, 417000 <ferror@plt+0x14910>
  410818:	adrp	x24, 419000 <ferror@plt+0x16910>
  41081c:	add	x22, x22, #0x30d
  410820:	add	x24, x24, #0x2eb
  410824:	add	x0, sp, #0x18
  410828:	mov	x26, x28
  41082c:	bl	4020b0 <strlen@plt>
  410830:	mov	x27, x0
  410834:	add	x0, sp, #0x18
  410838:	add	x2, sp, #0x8
  41083c:	mov	x1, x22
  410840:	bl	402220 <strtok_r@plt>
  410844:	mov	x28, x0
  410848:	add	x2, sp, #0x10
  41084c:	mov	x0, x19
  410850:	mov	x1, x28
  410854:	bl	40f3a0 <ferror@plt+0xccb0>
  410858:	tbnz	w0, #31, 4108b0 <ferror@plt+0xe1c0>
  41085c:	ldr	x1, [sp, #16]
  410860:	mov	x0, x26
  410864:	bl	40c1b8 <ferror@plt+0x9ac8>
  410868:	mov	x28, x0
  41086c:	cbnz	x0, 4108fc <ferror@plt+0xe20c>
  410870:	mov	x0, x19
  410874:	bl	40b4c8 <ferror@plt+0x8dd8>
  410878:	cmp	w0, #0x3
  41087c:	b.lt	4108a4 <ferror@plt+0xe1b4>  // b.tstop
  410880:	adrp	x2, 418000 <ferror@plt+0x15910>
  410884:	adrp	x5, 417000 <ferror@plt+0x14910>
  410888:	mov	w1, #0x3                   	// #3
  41088c:	mov	w3, #0x68f                 	// #1679
  410890:	mov	x0, x19
  410894:	add	x2, x2, #0xfee
  410898:	mov	x4, x24
  41089c:	add	x5, x5, #0x624
  4108a0:	bl	40b198 <ferror@plt+0x8aa8>
  4108a4:	ldr	x0, [sp, #16]
  4108a8:	bl	40f620 <ferror@plt+0xcf30>
  4108ac:	b	4108f8 <ferror@plt+0xe208>
  4108b0:	mov	w25, w0
  4108b4:	mov	x0, x19
  4108b8:	bl	40b4c8 <ferror@plt+0x8dd8>
  4108bc:	cmp	w0, #0x3
  4108c0:	b.lt	4108f8 <ferror@plt+0xe208>  // b.tstop
  4108c4:	neg	w0, w25
  4108c8:	bl	402340 <strerror@plt>
  4108cc:	adrp	x2, 418000 <ferror@plt+0x15910>
  4108d0:	adrp	x5, 419000 <ferror@plt+0x16910>
  4108d4:	mov	x7, x0
  4108d8:	mov	w1, #0x3                   	// #3
  4108dc:	mov	w3, #0x687                 	// #1671
  4108e0:	mov	x0, x19
  4108e4:	add	x2, x2, #0xfee
  4108e8:	mov	x4, x24
  4108ec:	add	x5, x5, #0x329
  4108f0:	mov	x6, x28
  4108f4:	bl	40b198 <ferror@plt+0x8aa8>
  4108f8:	mov	x28, x26
  4108fc:	add	x8, x27, x23
  410900:	ldurb	w8, [x8, #-1]
  410904:	cmp	w8, #0xa
  410908:	b.eq	410930 <ferror@plt+0xe240>  // b.none
  41090c:	add	x0, sp, #0x18
  410910:	mov	w1, #0x1000                	// #4096
  410914:	mov	x2, x21
  410918:	bl	402130 <fgets_unlocked@plt>
  41091c:	cbz	x0, 410930 <ferror@plt+0xe240>
  410920:	add	x0, sp, #0x18
  410924:	bl	4020b0 <strlen@plt>
  410928:	add	x8, x0, x23
  41092c:	b	410900 <ferror@plt+0xe210>
  410930:	add	x0, sp, #0x18
  410934:	mov	w1, #0x1000                	// #4096
  410938:	mov	x2, x21
  41093c:	bl	402130 <fgets_unlocked@plt>
  410940:	cbnz	x0, 410824 <ferror@plt+0xe134>
  410944:	mov	x0, x21
  410948:	bl	402200 <fclose@plt>
  41094c:	mov	w21, wzr
  410950:	str	x28, [x20]
  410954:	b	4109ac <ferror@plt+0xe2bc>
  410958:	bl	402640 <__errno_location@plt>
  41095c:	ldr	w8, [x0]
  410960:	mov	x20, x0
  410964:	mov	x0, x19
  410968:	neg	w21, w8
  41096c:	bl	40b4c8 <ferror@plt+0x8dd8>
  410970:	cmp	w0, #0x3
  410974:	b.lt	4109ac <ferror@plt+0xe2bc>  // b.tstop
  410978:	ldr	w0, [x20]
  41097c:	bl	402340 <strerror@plt>
  410980:	adrp	x2, 418000 <ferror@plt+0x15910>
  410984:	adrp	x4, 419000 <ferror@plt+0x16910>
  410988:	adrp	x5, 419000 <ferror@plt+0x16910>
  41098c:	mov	x6, x0
  410990:	add	x2, x2, #0xfee
  410994:	add	x4, x4, #0x2eb
  410998:	add	x5, x5, #0x307
  41099c:	mov	w1, #0x3                   	// #3
  4109a0:	mov	w3, #0x679                 	// #1657
  4109a4:	mov	x0, x19
  4109a8:	bl	40b198 <ferror@plt+0x8aa8>
  4109ac:	mov	w0, w21
  4109b0:	add	sp, sp, #0x1, lsl #12
  4109b4:	add	sp, sp, #0x20
  4109b8:	ldp	x20, x19, [sp, #80]
  4109bc:	ldp	x22, x21, [sp, #64]
  4109c0:	ldp	x24, x23, [sp, #48]
  4109c4:	ldp	x26, x25, [sp, #32]
  4109c8:	ldp	x28, x27, [sp, #16]
  4109cc:	ldp	x29, x30, [sp], #96
  4109d0:	ret
  4109d4:	stp	x29, x30, [sp, #-48]!
  4109d8:	stp	x28, x21, [sp, #16]
  4109dc:	stp	x20, x19, [sp, #32]
  4109e0:	mov	x29, sp
  4109e4:	sub	sp, sp, #0x1, lsl #12
  4109e8:	sub	sp, sp, #0x80
  4109ec:	cbz	x0, 410a28 <ferror@plt+0xe338>
  4109f0:	ldr	w8, [x0, #92]
  4109f4:	mov	x19, x0
  4109f8:	cbnz	w8, 410a18 <ferror@plt+0xe328>
  4109fc:	ldr	x0, [x19]
  410a00:	ldr	x1, [x19, #16]
  410a04:	bl	40b9e8 <ferror@plt+0x92f8>
  410a08:	tst	w0, #0x1
  410a0c:	mov	w8, #0x1                   	// #1
  410a10:	cinc	w8, w8, ne  // ne = any
  410a14:	str	w8, [x19, #92]
  410a18:	cmp	w8, #0x2
  410a1c:	b.ne	410a30 <ferror@plt+0xe340>  // b.any
  410a20:	mov	w20, wzr
  410a24:	b	410be4 <ferror@plt+0xe4f4>
  410a28:	mov	w20, #0xfffffffe            	// #-2
  410a2c:	b	410be4 <ferror@plt+0xe4f4>
  410a30:	ldr	x3, [x19, #16]
  410a34:	adrp	x2, 419000 <ferror@plt+0x16910>
  410a38:	add	x2, x2, #0x364
  410a3c:	add	x0, sp, #0x80
  410a40:	mov	w1, #0x1000                	// #4096
  410a44:	bl	4021f0 <snprintf@plt>
  410a48:	mov	w20, w0
  410a4c:	add	x0, sp, #0x80
  410a50:	mov	w1, #0x80000               	// #524288
  410a54:	bl	402250 <open@plt>
  410a58:	tbnz	w0, #31, 410b2c <ferror@plt+0xe43c>
  410a5c:	mov	x1, sp
  410a60:	mov	w2, #0x20                  	// #32
  410a64:	mov	w21, w0
  410a68:	bl	40ac38 <ferror@plt+0x8548>
  410a6c:	mov	x20, x0
  410a70:	mov	w0, w21
  410a74:	bl	402350 <close@plt>
  410a78:	tbnz	w20, #31, 410b88 <ferror@plt+0xe498>
  410a7c:	ldr	w8, [sp]
  410a80:	ldrh	w9, [sp, #4]
  410a84:	mov	w10, #0x696c                	// #26988
  410a88:	movk	w10, #0x6576, lsl #16
  410a8c:	mov	w11, #0xa                   	// #10
  410a90:	eor	w8, w8, w10
  410a94:	eor	w9, w9, w11
  410a98:	orr	w8, w8, w9
  410a9c:	cbz	w8, 410bd8 <ferror@plt+0xe4e8>
  410aa0:	ldr	x8, [sp]
  410aa4:	mov	x9, #0x6f63                	// #28515
  410aa8:	movk	x9, #0x696d, lsl #16
  410aac:	movk	x9, #0x676e, lsl #32
  410ab0:	movk	x9, #0xa, lsl #48
  410ab4:	cmp	x8, x9
  410ab8:	b.eq	410b70 <ferror@plt+0xe480>  // b.none
  410abc:	ldr	w8, [sp]
  410ac0:	ldur	w9, [sp, #3]
  410ac4:	mov	w10, #0x6f67                	// #28519
  410ac8:	mov	w11, #0x676e                	// #26478
  410acc:	movk	w10, #0x6e69, lsl #16
  410ad0:	movk	w11, #0xa, lsl #16
  410ad4:	eor	w8, w8, w10
  410ad8:	eor	w9, w9, w11
  410adc:	orr	w8, w8, w9
  410ae0:	cbz	w8, 410be0 <ferror@plt+0xe4f0>
  410ae4:	ldr	x0, [x19]
  410ae8:	bl	40b4c8 <ferror@plt+0x8dd8>
  410aec:	cmp	w0, #0x3
  410af0:	b.lt	410b24 <ferror@plt+0xe434>  // b.tstop
  410af4:	ldr	x0, [x19]
  410af8:	adrp	x2, 418000 <ferror@plt+0x15910>
  410afc:	adrp	x4, 419000 <ferror@plt+0x16910>
  410b00:	adrp	x5, 419000 <ferror@plt+0x16910>
  410b04:	add	x2, x2, #0xfee
  410b08:	add	x4, x4, #0x396
  410b0c:	add	x5, x5, #0x3e3
  410b10:	add	x6, sp, #0x80
  410b14:	mov	x7, sp
  410b18:	mov	w1, #0x3                   	// #3
  410b1c:	mov	w3, #0x6f3                 	// #1779
  410b20:	bl	40b198 <ferror@plt+0x8aa8>
  410b24:	mov	w20, #0xffffffea            	// #-22
  410b28:	b	410be4 <ferror@plt+0xe4f4>
  410b2c:	bl	402640 <__errno_location@plt>
  410b30:	ldr	w19, [x0]
  410b34:	mov	w0, w19
  410b38:	bl	402340 <strerror@plt>
  410b3c:	cmp	w20, #0xb
  410b40:	b.lt	410b78 <ferror@plt+0xe488>  // b.tstop
  410b44:	add	x8, sp, #0x80
  410b48:	add	x8, x8, w20, uxtw
  410b4c:	add	x0, sp, #0x80
  410b50:	mov	x1, sp
  410b54:	sturb	wzr, [x8, #-10]
  410b58:	bl	414bf8 <ferror@plt+0x12508>
  410b5c:	cbnz	w0, 410b78 <ferror@plt+0xe488>
  410b60:	ldr	w8, [sp, #16]
  410b64:	and	w8, w8, #0xf000
  410b68:	cmp	w8, #0x4, lsl #12
  410b6c:	b.ne	410b78 <ferror@plt+0xe488>  // b.any
  410b70:	mov	w20, #0x2                   	// #2
  410b74:	b	410be4 <ferror@plt+0xe4f4>
  410b78:	mov	w0, w19
  410b7c:	neg	w20, w19
  410b80:	bl	402340 <strerror@plt>
  410b84:	b	410be4 <ferror@plt+0xe4f4>
  410b88:	ldr	x0, [x19]
  410b8c:	bl	40b4c8 <ferror@plt+0x8dd8>
  410b90:	cmp	w0, #0x3
  410b94:	b.lt	410be4 <ferror@plt+0xe4f4>  // b.tstop
  410b98:	ldr	x19, [x19]
  410b9c:	neg	w0, w20
  410ba0:	bl	402340 <strerror@plt>
  410ba4:	adrp	x2, 418000 <ferror@plt+0x15910>
  410ba8:	adrp	x4, 419000 <ferror@plt+0x16910>
  410bac:	adrp	x5, 419000 <ferror@plt+0x16910>
  410bb0:	mov	x7, x0
  410bb4:	add	x2, x2, #0xfee
  410bb8:	add	x4, x4, #0x396
  410bbc:	add	x5, x5, #0x3b0
  410bc0:	add	x6, sp, #0x80
  410bc4:	mov	w1, #0x3                   	// #3
  410bc8:	mov	w3, #0x6e8                 	// #1768
  410bcc:	mov	x0, x19
  410bd0:	bl	40b198 <ferror@plt+0x8aa8>
  410bd4:	b	410be4 <ferror@plt+0xe4f4>
  410bd8:	mov	w20, #0x1                   	// #1
  410bdc:	b	410be4 <ferror@plt+0xe4f4>
  410be0:	mov	w20, #0x3                   	// #3
  410be4:	mov	w0, w20
  410be8:	add	sp, sp, #0x1, lsl #12
  410bec:	add	sp, sp, #0x80
  410bf0:	ldp	x20, x19, [sp, #32]
  410bf4:	ldp	x28, x21, [sp, #16]
  410bf8:	ldp	x29, x30, [sp], #48
  410bfc:	ret
  410c00:	stp	x29, x30, [sp, #-80]!
  410c04:	stp	x28, x25, [sp, #16]
  410c08:	stp	x24, x23, [sp, #32]
  410c0c:	stp	x22, x21, [sp, #48]
  410c10:	stp	x20, x19, [sp, #64]
  410c14:	mov	x29, sp
  410c18:	sub	sp, sp, #0x1, lsl #12
  410c1c:	sub	sp, sp, #0x20
  410c20:	mov	x21, #0xfffffffffffffffe    	// #-2
  410c24:	str	x21, [sp, #24]
  410c28:	cbz	x0, 410ec8 <ferror@plt+0xe7d8>
  410c2c:	ldr	x3, [x0, #16]
  410c30:	adrp	x2, 419000 <ferror@plt+0x16910>
  410c34:	mov	x20, x0
  410c38:	add	x2, x2, #0x3f5
  410c3c:	add	x0, sp, #0x20
  410c40:	mov	w1, #0x1000                	// #4096
  410c44:	bl	4021f0 <snprintf@plt>
  410c48:	add	x0, sp, #0x20
  410c4c:	mov	w1, #0x80000               	// #524288
  410c50:	bl	402250 <open@plt>
  410c54:	tbnz	w0, #31, 410ccc <ferror@plt+0xe5dc>
  410c58:	adrp	x1, 419000 <ferror@plt+0x16910>
  410c5c:	add	x1, x1, #0x404
  410c60:	mov	w2, #0x80000               	// #524288
  410c64:	mov	w19, w0
  410c68:	bl	402610 <openat@plt>
  410c6c:	tbnz	w0, #31, 410cdc <ferror@plt+0xe5ec>
  410c70:	add	x1, sp, #0x18
  410c74:	mov	w2, #0xa                   	// #10
  410c78:	mov	w21, w0
  410c7c:	bl	40ad44 <ferror@plt+0x8654>
  410c80:	tbz	w0, #31, 410cc0 <ferror@plt+0xe5d0>
  410c84:	ldr	x0, [x20]
  410c88:	bl	40b4c8 <ferror@plt+0x8dd8>
  410c8c:	cmp	w0, #0x3
  410c90:	b.lt	410cc0 <ferror@plt+0xe5d0>  // b.tstop
  410c94:	ldr	x0, [x20]
  410c98:	adrp	x2, 418000 <ferror@plt+0x15910>
  410c9c:	adrp	x4, 419000 <ferror@plt+0x16910>
  410ca0:	adrp	x5, 419000 <ferror@plt+0x16910>
  410ca4:	add	x2, x2, #0xfee
  410ca8:	add	x4, x4, #0x40d
  410cac:	add	x5, x5, #0x422
  410cb0:	add	x6, sp, #0x20
  410cb4:	mov	w1, #0x3                   	// #3
  410cb8:	mov	w3, #0x71a                 	// #1818
  410cbc:	bl	40b198 <ferror@plt+0x8aa8>
  410cc0:	mov	w0, w21
  410cc4:	bl	402350 <close@plt>
  410cc8:	b	410ebc <ferror@plt+0xe7cc>
  410ccc:	bl	402640 <__errno_location@plt>
  410cd0:	ldrsw	x8, [x0]
  410cd4:	neg	x21, x8
  410cd8:	b	410ec8 <ferror@plt+0xe7d8>
  410cdc:	adrp	x0, 419000 <ferror@plt+0x16910>
  410ce0:	adrp	x1, 419000 <ferror@plt+0x16910>
  410ce4:	add	x0, x0, #0x2dd
  410ce8:	add	x1, x1, #0x606
  410cec:	bl	402230 <fopen@plt>
  410cf0:	cbz	x0, 410d98 <ferror@plt+0xe6a8>
  410cf4:	mov	x21, x0
  410cf8:	add	x0, sp, #0x20
  410cfc:	mov	w1, #0x1000                	// #4096
  410d00:	mov	x2, x21
  410d04:	add	x25, sp, #0x20
  410d08:	bl	402130 <fgets_unlocked@plt>
  410d0c:	cbz	x0, 410eb4 <ferror@plt+0xe7c4>
  410d10:	adrp	x23, 417000 <ferror@plt+0x14910>
  410d14:	mov	w22, wzr
  410d18:	add	x23, x23, #0x30d
  410d1c:	add	x0, sp, #0x20
  410d20:	bl	4020b0 <strlen@plt>
  410d24:	mov	x24, x0
  410d28:	add	x0, sp, #0x20
  410d2c:	add	x2, sp, #0x10
  410d30:	mov	x1, x23
  410d34:	bl	402220 <strtok_r@plt>
  410d38:	add	w22, w22, #0x1
  410d3c:	cbz	x0, 410d4c <ferror@plt+0xe65c>
  410d40:	ldr	x1, [x20, #16]
  410d44:	bl	402430 <strcmp@plt>
  410d48:	cbz	w0, 410dfc <ferror@plt+0xe70c>
  410d4c:	add	x8, x24, x25
  410d50:	ldurb	w8, [x8, #-1]
  410d54:	cmp	w8, #0xa
  410d58:	b.eq	410d80 <ferror@plt+0xe690>  // b.none
  410d5c:	add	x0, sp, #0x20
  410d60:	mov	w1, #0x1000                	// #4096
  410d64:	mov	x2, x21
  410d68:	bl	402130 <fgets_unlocked@plt>
  410d6c:	cbz	x0, 410d80 <ferror@plt+0xe690>
  410d70:	add	x0, sp, #0x20
  410d74:	bl	4020b0 <strlen@plt>
  410d78:	add	x8, x0, x25
  410d7c:	b	410d50 <ferror@plt+0xe660>
  410d80:	add	x0, sp, #0x20
  410d84:	mov	w1, #0x1000                	// #4096
  410d88:	mov	x2, x21
  410d8c:	bl	402130 <fgets_unlocked@plt>
  410d90:	cbnz	x0, 410d1c <ferror@plt+0xe62c>
  410d94:	b	410eb4 <ferror@plt+0xe7c4>
  410d98:	bl	402640 <__errno_location@plt>
  410d9c:	mov	x22, x0
  410da0:	ldrsw	x8, [x0]
  410da4:	ldr	x0, [x20]
  410da8:	neg	x21, x8
  410dac:	bl	40b4c8 <ferror@plt+0x8dd8>
  410db0:	cmp	w0, #0x3
  410db4:	b.lt	410df0 <ferror@plt+0xe700>  // b.tstop
  410db8:	ldr	w0, [x22]
  410dbc:	ldr	x20, [x20]
  410dc0:	bl	402340 <strerror@plt>
  410dc4:	adrp	x2, 418000 <ferror@plt+0x15910>
  410dc8:	adrp	x4, 419000 <ferror@plt+0x16910>
  410dcc:	adrp	x5, 419000 <ferror@plt+0x16910>
  410dd0:	mov	x6, x0
  410dd4:	add	x2, x2, #0xfee
  410dd8:	add	x4, x4, #0x40d
  410ddc:	add	x5, x5, #0x307
  410de0:	mov	w1, #0x3                   	// #3
  410de4:	mov	w3, #0x724                 	// #1828
  410de8:	mov	x0, x20
  410dec:	bl	40b198 <ferror@plt+0x8aa8>
  410df0:	mov	w0, w19
  410df4:	bl	402350 <close@plt>
  410df8:	b	410ec8 <ferror@plt+0xe7d8>
  410dfc:	adrp	x1, 417000 <ferror@plt+0x14910>
  410e00:	add	x1, x1, #0x30d
  410e04:	add	x2, sp, #0x10
  410e08:	mov	x0, xzr
  410e0c:	bl	402220 <strtok_r@plt>
  410e10:	cbz	x0, 410e70 <ferror@plt+0xe780>
  410e14:	add	x1, sp, #0x8
  410e18:	mov	w2, #0xa                   	// #10
  410e1c:	mov	x23, x0
  410e20:	bl	402470 <strtol@plt>
  410e24:	ldr	x8, [sp, #8]
  410e28:	cmp	x8, x23
  410e2c:	b.eq	410e38 <ferror@plt+0xe748>  // b.none
  410e30:	ldrb	w8, [x8]
  410e34:	cbz	w8, 410eb0 <ferror@plt+0xe7c0>
  410e38:	ldr	x0, [x20]
  410e3c:	bl	40b4c8 <ferror@plt+0x8dd8>
  410e40:	cmp	w0, #0x3
  410e44:	b.lt	410eb4 <ferror@plt+0xe7c4>  // b.tstop
  410e48:	ldr	x0, [x20]
  410e4c:	adrp	x2, 418000 <ferror@plt+0x15910>
  410e50:	adrp	x4, 419000 <ferror@plt+0x16910>
  410e54:	adrp	x5, 419000 <ferror@plt+0x16910>
  410e58:	add	x2, x2, #0xfee
  410e5c:	add	x4, x4, #0x40d
  410e60:	add	x5, x5, #0x443
  410e64:	mov	w1, #0x3                   	// #3
  410e68:	mov	w3, #0x73c                 	// #1852
  410e6c:	b	410ea4 <ferror@plt+0xe7b4>
  410e70:	ldr	x0, [x20]
  410e74:	bl	40b4c8 <ferror@plt+0x8dd8>
  410e78:	cmp	w0, #0x3
  410e7c:	b.lt	410eb4 <ferror@plt+0xe7c4>  // b.tstop
  410e80:	ldr	x0, [x20]
  410e84:	adrp	x2, 418000 <ferror@plt+0x15910>
  410e88:	adrp	x4, 419000 <ferror@plt+0x16910>
  410e8c:	adrp	x5, 419000 <ferror@plt+0x16910>
  410e90:	add	x2, x2, #0xfee
  410e94:	add	x4, x4, #0x40d
  410e98:	add	x5, x5, #0x443
  410e9c:	mov	w1, #0x3                   	// #3
  410ea0:	mov	w3, #0x735                 	// #1845
  410ea4:	mov	w6, w22
  410ea8:	bl	40b198 <ferror@plt+0x8aa8>
  410eac:	b	410eb4 <ferror@plt+0xe7c4>
  410eb0:	str	x0, [sp, #24]
  410eb4:	mov	x0, x21
  410eb8:	bl	402200 <fclose@plt>
  410ebc:	mov	w0, w19
  410ec0:	bl	402350 <close@plt>
  410ec4:	ldr	x21, [sp, #24]
  410ec8:	mov	x0, x21
  410ecc:	add	sp, sp, #0x1, lsl #12
  410ed0:	add	sp, sp, #0x20
  410ed4:	ldp	x20, x19, [sp, #64]
  410ed8:	ldp	x22, x21, [sp, #48]
  410edc:	ldp	x24, x23, [sp, #32]
  410ee0:	ldp	x28, x25, [sp, #16]
  410ee4:	ldp	x29, x30, [sp], #80
  410ee8:	ret
  410eec:	stp	x29, x30, [sp, #-48]!
  410ef0:	stp	x28, x21, [sp, #16]
  410ef4:	stp	x20, x19, [sp, #32]
  410ef8:	mov	x29, sp
  410efc:	sub	sp, sp, #0x1, lsl #12
  410f00:	sub	sp, sp, #0x10
  410f04:	cbz	x0, 410f5c <ferror@plt+0xe86c>
  410f08:	ldr	x3, [x0, #16]
  410f0c:	adrp	x2, 419000 <ferror@plt+0x16910>
  410f10:	mov	x20, x0
  410f14:	add	x2, x2, #0x46c
  410f18:	add	x0, sp, #0x10
  410f1c:	mov	w1, #0x1000                	// #4096
  410f20:	bl	4021f0 <snprintf@plt>
  410f24:	add	x0, sp, #0x10
  410f28:	mov	w1, #0x80000               	// #524288
  410f2c:	bl	402250 <open@plt>
  410f30:	tbnz	w0, #31, 410f64 <ferror@plt+0xe874>
  410f34:	add	x1, sp, #0x8
  410f38:	mov	w2, #0xa                   	// #10
  410f3c:	mov	w21, w0
  410f40:	bl	40ad44 <ferror@plt+0x8654>
  410f44:	mov	w19, w0
  410f48:	mov	w0, w21
  410f4c:	bl	402350 <close@plt>
  410f50:	tbnz	w19, #31, 410f78 <ferror@plt+0xe888>
  410f54:	ldr	w19, [sp, #8]
  410f58:	b	410fc4 <ferror@plt+0xe8d4>
  410f5c:	mov	w19, #0xfffffffe            	// #-2
  410f60:	b	410fc4 <ferror@plt+0xe8d4>
  410f64:	bl	402640 <__errno_location@plt>
  410f68:	ldr	w0, [x0]
  410f6c:	neg	w19, w0
  410f70:	bl	402340 <strerror@plt>
  410f74:	b	410fc4 <ferror@plt+0xe8d4>
  410f78:	ldr	x0, [x20]
  410f7c:	bl	40b4c8 <ferror@plt+0x8dd8>
  410f80:	cmp	w0, #0x3
  410f84:	b.lt	410fc4 <ferror@plt+0xe8d4>  // b.tstop
  410f88:	ldr	x20, [x20]
  410f8c:	neg	w0, w19
  410f90:	bl	402340 <strerror@plt>
  410f94:	adrp	x2, 418000 <ferror@plt+0x15910>
  410f98:	adrp	x4, 419000 <ferror@plt+0x16910>
  410f9c:	adrp	x5, 419000 <ferror@plt+0x16910>
  410fa0:	mov	x7, x0
  410fa4:	add	x2, x2, #0xfee
  410fa8:	add	x4, x4, #0x482
  410fac:	add	x5, x5, #0x499
  410fb0:	add	x6, sp, #0x10
  410fb4:	mov	w1, #0x3                   	// #3
  410fb8:	mov	w3, #0x76c                 	// #1900
  410fbc:	mov	x0, x20
  410fc0:	bl	40b198 <ferror@plt+0x8aa8>
  410fc4:	mov	w0, w19
  410fc8:	add	sp, sp, #0x1, lsl #12
  410fcc:	add	sp, sp, #0x10
  410fd0:	ldp	x20, x19, [sp, #32]
  410fd4:	ldp	x28, x21, [sp, #16]
  410fd8:	ldp	x29, x30, [sp], #48
  410fdc:	ret
  410fe0:	stp	x29, x30, [sp, #-64]!
  410fe4:	stp	x28, x23, [sp, #16]
  410fe8:	stp	x22, x21, [sp, #32]
  410fec:	stp	x20, x19, [sp, #48]
  410ff0:	mov	x29, sp
  410ff4:	sub	sp, sp, #0x1, lsl #12
  410ff8:	sub	sp, sp, #0x10
  410ffc:	cbz	x0, 4111b4 <ferror@plt+0xeac4>
  411000:	ldr	x8, [x0]
  411004:	mov	x20, x0
  411008:	cbz	x8, 4111b4 <ferror@plt+0xeac4>
  41100c:	ldr	x3, [x20, #16]
  411010:	adrp	x2, 419000 <ferror@plt+0x16910>
  411014:	add	x2, x2, #0x4c1
  411018:	add	x0, sp, #0x10
  41101c:	mov	w1, #0x1000                	// #4096
  411020:	bl	4021f0 <snprintf@plt>
  411024:	add	x0, sp, #0x10
  411028:	bl	402170 <opendir@plt>
  41102c:	cbz	x0, 4110ac <ferror@plt+0xe9bc>
  411030:	mov	x19, x0
  411034:	bl	4022e0 <readdir@plt>
  411038:	cbz	x0, 411100 <ferror@plt+0xea10>
  41103c:	mov	x21, xzr
  411040:	mov	x22, x0
  411044:	ldrb	w8, [x22, #19]!
  411048:	cmp	w8, #0x2e
  41104c:	b.ne	411068 <ferror@plt+0xe978>  // b.any
  411050:	ldrb	w8, [x0, #20]
  411054:	cbz	w8, 411094 <ferror@plt+0xe9a4>
  411058:	cmp	w8, #0x2e
  41105c:	b.ne	411068 <ferror@plt+0xe978>  // b.any
  411060:	ldrb	w8, [x0, #21]
  411064:	cbz	w8, 411094 <ferror@plt+0xe9a4>
  411068:	ldr	x0, [x20]
  41106c:	add	x2, sp, #0x8
  411070:	mov	x1, x22
  411074:	bl	40f3a0 <ferror@plt+0xccb0>
  411078:	tbnz	w0, #31, 411110 <ferror@plt+0xea20>
  41107c:	ldr	x1, [sp, #8]
  411080:	mov	x0, x21
  411084:	bl	40c1b8 <ferror@plt+0x9ac8>
  411088:	mov	x22, x0
  41108c:	cbnz	x0, 411098 <ferror@plt+0xe9a8>
  411090:	b	411164 <ferror@plt+0xea74>
  411094:	mov	x22, x21
  411098:	mov	x0, x19
  41109c:	bl	4022e0 <readdir@plt>
  4110a0:	mov	x21, x22
  4110a4:	cbnz	x0, 411040 <ferror@plt+0xe950>
  4110a8:	b	411104 <ferror@plt+0xea14>
  4110ac:	ldr	x0, [x20]
  4110b0:	bl	40b4c8 <ferror@plt+0x8dd8>
  4110b4:	cmp	w0, #0x3
  4110b8:	b.lt	4111b4 <ferror@plt+0xeac4>  // b.tstop
  4110bc:	ldr	x19, [x20]
  4110c0:	bl	402640 <__errno_location@plt>
  4110c4:	ldr	w0, [x0]
  4110c8:	bl	402340 <strerror@plt>
  4110cc:	adrp	x2, 418000 <ferror@plt+0x15910>
  4110d0:	adrp	x4, 419000 <ferror@plt+0x16910>
  4110d4:	adrp	x5, 419000 <ferror@plt+0x16910>
  4110d8:	mov	x7, x0
  4110dc:	add	x2, x2, #0xfee
  4110e0:	add	x4, x4, #0x4d8
  4110e4:	add	x5, x5, #0x37d
  4110e8:	add	x6, sp, #0x10
  4110ec:	mov	w1, #0x3                   	// #3
  4110f0:	mov	w3, #0x78b                 	// #1931
  4110f4:	mov	x0, x19
  4110f8:	bl	40b198 <ferror@plt+0x8aa8>
  4110fc:	b	4111b4 <ferror@plt+0xeac4>
  411100:	mov	x22, xzr
  411104:	mov	x0, x19
  411108:	bl	402320 <closedir@plt>
  41110c:	b	4111b8 <ferror@plt+0xeac8>
  411110:	mov	w23, w0
  411114:	ldr	x0, [x20]
  411118:	bl	40b4c8 <ferror@plt+0x8dd8>
  41111c:	cmp	w0, #0x3
  411120:	b.lt	4111a4 <ferror@plt+0xeab4>  // b.tstop
  411124:	ldr	x20, [x20]
  411128:	neg	w0, w23
  41112c:	bl	402340 <strerror@plt>
  411130:	adrp	x2, 418000 <ferror@plt+0x15910>
  411134:	adrp	x4, 419000 <ferror@plt+0x16910>
  411138:	adrp	x5, 419000 <ferror@plt+0x16910>
  41113c:	mov	x7, x0
  411140:	add	x2, x2, #0xfee
  411144:	add	x4, x4, #0x4d8
  411148:	add	x5, x5, #0x4f0
  41114c:	mov	w1, #0x3                   	// #3
  411150:	mov	w3, #0x79e                 	// #1950
  411154:	mov	x0, x20
  411158:	mov	x6, x22
  41115c:	bl	40b198 <ferror@plt+0x8aa8>
  411160:	b	4111a4 <ferror@plt+0xeab4>
  411164:	ldr	x0, [x20]
  411168:	bl	40b4c8 <ferror@plt+0x8dd8>
  41116c:	cmp	w0, #0x3
  411170:	b.lt	41119c <ferror@plt+0xeaac>  // b.tstop
  411174:	ldr	x0, [x20]
  411178:	adrp	x2, 418000 <ferror@plt+0x15910>
  41117c:	adrp	x4, 419000 <ferror@plt+0x16910>
  411180:	adrp	x5, 417000 <ferror@plt+0x14910>
  411184:	add	x2, x2, #0xfee
  411188:	add	x4, x4, #0x4d8
  41118c:	add	x5, x5, #0x624
  411190:	mov	w1, #0x3                   	// #3
  411194:	mov	w3, #0x7a6                 	// #1958
  411198:	bl	40b198 <ferror@plt+0x8aa8>
  41119c:	ldr	x0, [sp, #8]
  4111a0:	bl	40f620 <ferror@plt+0xcf30>
  4111a4:	mov	x0, x19
  4111a8:	bl	402320 <closedir@plt>
  4111ac:	mov	x0, x21
  4111b0:	bl	40f320 <ferror@plt+0xcc30>
  4111b4:	mov	x22, xzr
  4111b8:	mov	x0, x22
  4111bc:	add	sp, sp, #0x1, lsl #12
  4111c0:	add	sp, sp, #0x10
  4111c4:	ldp	x20, x19, [sp, #48]
  4111c8:	ldp	x22, x21, [sp, #32]
  4111cc:	ldp	x28, x23, [sp, #16]
  4111d0:	ldp	x29, x30, [sp], #64
  4111d4:	ret
  4111d8:	sub	sp, sp, #0xb0
  4111dc:	stp	x20, x19, [sp, #160]
  4111e0:	movi	v0.2d, #0x0
  4111e4:	mov	w20, #0xfffffffe            	// #-2
  4111e8:	stp	x29, x30, [sp, #96]
  4111ec:	stp	x26, x25, [sp, #112]
  4111f0:	stp	x24, x23, [sp, #128]
  4111f4:	stp	x22, x21, [sp, #144]
  4111f8:	add	x29, sp, #0x60
  4111fc:	str	xzr, [sp, #80]
  411200:	stp	q0, q0, [sp, #48]
  411204:	stp	q0, q0, [sp, #16]
  411208:	str	q0, [sp]
  41120c:	cbz	x0, 4113bc <ferror@plt+0xeccc>
  411210:	mov	x19, x1
  411214:	cbz	x1, 4113bc <ferror@plt+0xeccc>
  411218:	ldr	x8, [x19]
  41121c:	cbnz	x8, 4113dc <ferror@plt+0xecec>
  411220:	mov	x21, x0
  411224:	bl	4113fc <ferror@plt+0xed0c>
  411228:	cbz	x0, 41138c <ferror@plt+0xec9c>
  41122c:	adrp	x1, 419000 <ferror@plt+0x16910>
  411230:	add	x1, x1, #0x5d3
  411234:	sub	x2, x29, #0x8
  411238:	bl	412df0 <ferror@plt+0x10700>
  41123c:	mov	w20, w0
  411240:	tbnz	w0, #31, 4113bc <ferror@plt+0xeccc>
  411244:	cbz	w20, 4112bc <ferror@plt+0xebcc>
  411248:	mov	w8, w20
  41124c:	mov	x25, xzr
  411250:	lsl	x26, x8, #3
  411254:	ldur	x8, [x29, #-8]
  411258:	mov	w1, #0x3d                  	// #61
  41125c:	ldr	x22, [x8, x25]
  411260:	mov	x0, x22
  411264:	bl	4024d0 <strchr@plt>
  411268:	cbz	x0, 411284 <ferror@plt+0xeb94>
  41126c:	add	x24, x0, #0x1
  411270:	sub	x23, x0, x22
  411274:	mov	x0, x24
  411278:	bl	4020b0 <strlen@plt>
  41127c:	mov	x4, x0
  411280:	b	411298 <ferror@plt+0xeba8>
  411284:	mov	x0, x22
  411288:	bl	4020b0 <strlen@plt>
  41128c:	mov	x23, x0
  411290:	mov	x4, xzr
  411294:	mov	x24, x22
  411298:	mov	x0, x19
  41129c:	mov	x1, x22
  4112a0:	mov	x2, x23
  4112a4:	mov	x3, x24
  4112a8:	bl	411460 <ferror@plt+0xed70>
  4112ac:	cbz	x0, 41139c <ferror@plt+0xecac>
  4112b0:	add	x25, x25, #0x8
  4112b4:	cmp	x26, x25
  4112b8:	b.ne	411254 <ferror@plt+0xeb64>  // b.any
  4112bc:	ldr	x0, [x21, #72]
  4112c0:	mov	x1, sp
  4112c4:	bl	41473c <ferror@plt+0x1204c>
  4112c8:	tbz	w0, #0, 41137c <ferror@plt+0xec8c>
  4112cc:	ldr	x21, [sp, #48]
  4112d0:	mov	x0, x21
  4112d4:	bl	4020b0 <strlen@plt>
  4112d8:	adrp	x1, 419000 <ferror@plt+0x16910>
  4112dc:	mov	x4, x0
  4112e0:	add	x1, x1, #0x5dc
  4112e4:	mov	w2, #0x6                   	// #6
  4112e8:	mov	x0, x19
  4112ec:	mov	x3, x21
  4112f0:	bl	411460 <ferror@plt+0xed70>
  4112f4:	cbz	x0, 41139c <ferror@plt+0xecac>
  4112f8:	ldp	x3, x4, [sp]
  4112fc:	adrp	x1, 419000 <ferror@plt+0x16910>
  411300:	add	x1, x1, #0x5e3
  411304:	mov	w2, #0x6                   	// #6
  411308:	mov	x0, x19
  41130c:	bl	411460 <ferror@plt+0xed70>
  411310:	cbz	x0, 41139c <ferror@plt+0xecac>
  411314:	ldp	x3, x4, [sp, #16]
  411318:	adrp	x1, 419000 <ferror@plt+0x16910>
  41131c:	add	x1, x1, #0x5ea
  411320:	mov	w2, #0x7                   	// #7
  411324:	mov	x0, x19
  411328:	bl	411514 <ferror@plt+0xee24>
  41132c:	cbz	x0, 41139c <ferror@plt+0xecac>
  411330:	ldr	x21, [sp, #40]
  411334:	mov	x0, x21
  411338:	bl	4020b0 <strlen@plt>
  41133c:	adrp	x1, 419000 <ferror@plt+0x16910>
  411340:	mov	x4, x0
  411344:	add	x1, x1, #0x5f2
  411348:	mov	w2, #0xc                   	// #12
  41134c:	mov	x0, x19
  411350:	mov	x3, x21
  411354:	bl	411460 <ferror@plt+0xed70>
  411358:	cbz	x0, 41139c <ferror@plt+0xecac>
  41135c:	ldp	x3, x4, [sp, #56]
  411360:	adrp	x1, 419000 <ferror@plt+0x16910>
  411364:	add	x1, x1, #0x5ff
  411368:	mov	w2, #0x9                   	// #9
  41136c:	mov	x0, x19
  411370:	bl	411514 <ferror@plt+0xee24>
  411374:	cbz	x0, 41139c <ferror@plt+0xecac>
  411378:	add	w20, w20, #0x5
  41137c:	mov	x0, sp
  411380:	bl	4148c8 <ferror@plt+0x121d8>
  411384:	tbz	w20, #31, 4113b4 <ferror@plt+0xecc4>
  411388:	b	4113a8 <ferror@plt+0xecb8>
  41138c:	bl	402640 <__errno_location@plt>
  411390:	ldr	w8, [x0]
  411394:	neg	w20, w8
  411398:	b	4113bc <ferror@plt+0xeccc>
  41139c:	mov	x0, sp
  4113a0:	bl	4148c8 <ferror@plt+0x121d8>
  4113a4:	mov	w20, #0xfffffff4            	// #-12
  4113a8:	ldr	x0, [x19]
  4113ac:	bl	411688 <ferror@plt+0xef98>
  4113b0:	str	xzr, [x19]
  4113b4:	ldur	x0, [x29, #-8]
  4113b8:	bl	4024a0 <free@plt>
  4113bc:	mov	w0, w20
  4113c0:	ldp	x20, x19, [sp, #160]
  4113c4:	ldp	x22, x21, [sp, #144]
  4113c8:	ldp	x24, x23, [sp, #128]
  4113cc:	ldp	x26, x25, [sp, #112]
  4113d0:	ldp	x29, x30, [sp, #96]
  4113d4:	add	sp, sp, #0xb0
  4113d8:	ret
  4113dc:	adrp	x0, 418000 <ferror@plt+0x15910>
  4113e0:	adrp	x1, 418000 <ferror@plt+0x15910>
  4113e4:	adrp	x3, 419000 <ferror@plt+0x16910>
  4113e8:	add	x0, x0, #0xacb
  4113ec:	add	x1, x1, #0xfee
  4113f0:	add	x3, x3, #0x589
  4113f4:	mov	w2, #0x8e9                 	// #2281
  4113f8:	bl	402630 <__assert_fail@plt>
  4113fc:	stp	x29, x30, [sp, #-32]!
  411400:	str	x19, [sp, #16]
  411404:	mov	x19, x0
  411408:	ldr	x0, [x0, #72]
  41140c:	mov	x29, sp
  411410:	cbz	x0, 411420 <ferror@plt+0xed30>
  411414:	ldr	x19, [sp, #16]
  411418:	ldp	x29, x30, [sp], #32
  41141c:	b	411eb4 <ferror@plt+0xf7c4>
  411420:	mov	x0, x19
  411424:	bl	40f9fc <ferror@plt+0xd30c>
  411428:	cbz	x0, 411444 <ferror@plt+0xed54>
  41142c:	mov	x1, x0
  411430:	ldr	x0, [x19]
  411434:	bl	411ee4 <ferror@plt+0xf7f4>
  411438:	str	x0, [x19, #72]
  41143c:	cbnz	x0, 411414 <ferror@plt+0xed24>
  411440:	b	411450 <ferror@plt+0xed60>
  411444:	bl	402640 <__errno_location@plt>
  411448:	mov	w8, #0x2                   	// #2
  41144c:	str	w8, [x0]
  411450:	ldr	x19, [sp, #16]
  411454:	mov	x0, xzr
  411458:	ldp	x29, x30, [sp], #32
  41145c:	ret
  411460:	stp	x29, x30, [sp, #-80]!
  411464:	add	x8, x2, x4
  411468:	stp	x20, x19, [sp, #64]
  41146c:	mov	x19, x0
  411470:	add	x0, x8, #0xa
  411474:	stp	x26, x25, [sp, #16]
  411478:	stp	x24, x23, [sp, #32]
  41147c:	stp	x22, x21, [sp, #48]
  411480:	mov	x29, sp
  411484:	mov	x21, x4
  411488:	mov	x22, x3
  41148c:	mov	x23, x2
  411490:	mov	x24, x1
  411494:	bl	402240 <malloc@plt>
  411498:	cbz	x0, 4114fc <ferror@plt+0xee0c>
  41149c:	add	x25, x0, #0x8
  4114a0:	add	x26, x25, x21
  4114a4:	mov	x20, x0
  4114a8:	add	x0, x26, #0x1
  4114ac:	mov	x1, x24
  4114b0:	mov	x2, x23
  4114b4:	str	x0, [x20]
  4114b8:	bl	402070 <memcpy@plt>
  4114bc:	ldr	x8, [x20]
  4114c0:	mov	x0, x25
  4114c4:	mov	x1, x22
  4114c8:	mov	x2, x21
  4114cc:	strb	wzr, [x8, x23]
  4114d0:	bl	402070 <memcpy@plt>
  4114d4:	strb	wzr, [x26]
  4114d8:	ldr	x0, [x19]
  4114dc:	mov	x1, x20
  4114e0:	bl	40c1b8 <ferror@plt+0x9ac8>
  4114e4:	cbz	x0, 4114f0 <ferror@plt+0xee00>
  4114e8:	str	x0, [x19]
  4114ec:	b	4114fc <ferror@plt+0xee0c>
  4114f0:	mov	x0, x20
  4114f4:	bl	4024a0 <free@plt>
  4114f8:	mov	x0, xzr
  4114fc:	ldp	x20, x19, [sp, #64]
  411500:	ldp	x22, x21, [sp, #48]
  411504:	ldp	x24, x23, [sp, #32]
  411508:	ldp	x26, x25, [sp, #16]
  41150c:	ldp	x29, x30, [sp], #80
  411510:	ret
  411514:	sub	sp, sp, #0x80
  411518:	stp	x29, x30, [sp, #32]
  41151c:	stp	x28, x27, [sp, #48]
  411520:	stp	x26, x25, [sp, #64]
  411524:	stp	x24, x23, [sp, #80]
  411528:	stp	x22, x21, [sp, #96]
  41152c:	stp	x20, x19, [sp, #112]
  411530:	add	x29, sp, #0x20
  411534:	cbz	x4, 411674 <ferror@plt+0xef84>
  411538:	add	x8, x4, x4, lsl #1
  41153c:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  411540:	add	x9, x8, #0x13
  411544:	movk	x10, #0xcccd
  411548:	umulh	x9, x9, x10
  41154c:	lsr	x10, x9, #4
  411550:	lsl	x10, x10, #1
  411554:	add	x9, x10, x9, lsr #4
  411558:	add	x8, x8, x9
  41155c:	stp	x0, x1, [sp, #8]
  411560:	sub	x0, x8, #0x3
  411564:	mov	x24, x4
  411568:	mov	x22, x3
  41156c:	stur	x2, [x29, #-8]
  411570:	bl	402240 <malloc@plt>
  411574:	cmp	w24, #0x1
  411578:	mov	x23, x0
  41157c:	b.lt	41161c <ferror@plt+0xef2c>  // b.tstop
  411580:	cbz	x23, 41161c <ferror@plt+0xef2c>
  411584:	sub	w8, w24, #0x1
  411588:	and	x27, x24, #0xffffffff
  41158c:	adrp	x24, 419000 <ferror@plt+0x16910>
  411590:	mov	w19, #0xcccd                	// #52429
  411594:	mov	w20, #0xcccc                	// #52428
  411598:	mov	x25, xzr
  41159c:	mov	w26, wzr
  4115a0:	add	x24, x24, #0x7e4
  4115a4:	mov	w28, #0x3a                  	// #58
  4115a8:	movk	w19, #0xcccc, lsl #16
  4115ac:	movk	w20, #0xccc, lsl #16
  4115b0:	sxtw	x21, w8
  4115b4:	ldrb	w2, [x22, x25]
  4115b8:	add	x0, x23, w26, sxtw
  4115bc:	mov	x1, x24
  4115c0:	bl	402150 <sprintf@plt>
  4115c4:	sxtw	x8, w0
  4115c8:	cmp	x25, x21
  4115cc:	add	x26, x8, w26, sxtw
  4115d0:	b.ge	4115fc <ferror@plt+0xef0c>  // b.tcont
  4115d4:	add	x25, x25, #0x1
  4115d8:	mul	w9, w25, w19
  4115dc:	sxtw	x8, w26
  4115e0:	ror	w9, w9, #2
  4115e4:	add	x8, x8, #0x1
  4115e8:	cmp	w9, w20
  4115ec:	strb	w28, [x23, x26]
  4115f0:	b.ls	411604 <ferror@plt+0xef14>  // b.plast
  4115f4:	mov	w26, w8
  4115f8:	b	411614 <ferror@plt+0xef24>
  4115fc:	add	x25, x25, #0x1
  411600:	b	411614 <ferror@plt+0xef24>
  411604:	mov	w9, #0x90a                 	// #2314
  411608:	movk	w9, #0x9, lsl #16
  41160c:	add	w26, w26, #0x4
  411610:	str	w9, [x23, x8]
  411614:	cmp	x25, x27
  411618:	b.ne	4115b4 <ferror@plt+0xeec4>  // b.any
  41161c:	cbz	x23, 41164c <ferror@plt+0xef5c>
  411620:	mov	x0, x23
  411624:	bl	4020b0 <strlen@plt>
  411628:	mov	x4, x0
  41162c:	ldp	x0, x1, [sp, #8]
  411630:	ldur	x2, [x29, #-8]
  411634:	mov	x3, x23
  411638:	bl	411460 <ferror@plt+0xed70>
  41163c:	mov	x19, x0
  411640:	mov	x0, x23
  411644:	bl	4024a0 <free@plt>
  411648:	cbnz	x19, 411650 <ferror@plt+0xef60>
  41164c:	mov	x19, xzr
  411650:	mov	x0, x19
  411654:	ldp	x20, x19, [sp, #112]
  411658:	ldp	x22, x21, [sp, #96]
  41165c:	ldp	x24, x23, [sp, #80]
  411660:	ldp	x26, x25, [sp, #64]
  411664:	ldp	x28, x27, [sp, #48]
  411668:	ldp	x29, x30, [sp, #32]
  41166c:	add	sp, sp, #0x80
  411670:	ret
  411674:	mov	x3, xzr
  411678:	bl	411460 <ferror@plt+0xed70>
  41167c:	mov	x19, x0
  411680:	cbnz	x0, 411650 <ferror@plt+0xef60>
  411684:	b	41164c <ferror@plt+0xef5c>
  411688:	stp	x29, x30, [sp, #-32]!
  41168c:	str	x19, [sp, #16]
  411690:	mov	x29, sp
  411694:	cbz	x0, 4116b4 <ferror@plt+0xefc4>
  411698:	mov	x19, x0
  41169c:	ldr	x0, [x19, #16]
  4116a0:	bl	4024a0 <free@plt>
  4116a4:	mov	x0, x19
  4116a8:	bl	40c2f4 <ferror@plt+0x9c04>
  4116ac:	mov	x19, x0
  4116b0:	cbnz	x0, 41169c <ferror@plt+0xefac>
  4116b4:	ldr	x19, [sp, #16]
  4116b8:	ldp	x29, x30, [sp], #32
  4116bc:	ret
  4116c0:	cbz	x0, 4116cc <ferror@plt+0xefdc>
  4116c4:	ldr	x8, [x0, #16]
  4116c8:	ldr	x0, [x8]
  4116cc:	ret
  4116d0:	cbz	x0, 4116dc <ferror@plt+0xefec>
  4116d4:	ldr	x8, [x0, #16]
  4116d8:	add	x0, x8, #0x8
  4116dc:	ret
  4116e0:	sub	sp, sp, #0x60
  4116e4:	stp	x20, x19, [sp, #80]
  4116e8:	mov	w20, #0xfffffffe            	// #-2
  4116ec:	stp	x29, x30, [sp, #16]
  4116f0:	stp	x26, x25, [sp, #32]
  4116f4:	stp	x24, x23, [sp, #48]
  4116f8:	stp	x22, x21, [sp, #64]
  4116fc:	add	x29, sp, #0x10
  411700:	cbz	x0, 4117e8 <ferror@plt+0xf0f8>
  411704:	mov	x19, x1
  411708:	cbz	x1, 4117e8 <ferror@plt+0xf0f8>
  41170c:	ldr	x8, [x19]
  411710:	cbnz	x8, 411808 <ferror@plt+0xf118>
  411714:	bl	4113fc <ferror@plt+0xed0c>
  411718:	cbz	x0, 41179c <ferror@plt+0xf0ac>
  41171c:	add	x1, sp, #0x8
  411720:	bl	412fb0 <ferror@plt+0x108c0>
  411724:	mov	w20, w0
  411728:	tbnz	w0, #31, 4117e8 <ferror@plt+0xf0f8>
  41172c:	cbz	w20, 4117e0 <ferror@plt+0xf0f0>
  411730:	mov	w8, #0x18                  	// #24
  411734:	mov	x24, xzr
  411738:	umull	x25, w20, w8
  41173c:	ldr	x8, [sp, #8]
  411740:	add	x8, x8, x24
  411744:	ldr	x22, [x8, #16]
  411748:	ldr	x26, [x8]
  41174c:	mov	x0, x22
  411750:	bl	4020b0 <strlen@plt>
  411754:	mov	x23, x0
  411758:	add	x0, x0, #0x9
  41175c:	bl	402240 <malloc@plt>
  411760:	cbz	x0, 4117ac <ferror@plt+0xf0bc>
  411764:	mov	x21, x0
  411768:	add	x2, x23, #0x1
  41176c:	str	x26, [x0], #8
  411770:	mov	x1, x22
  411774:	bl	402070 <memcpy@plt>
  411778:	ldr	x0, [x19]
  41177c:	mov	x1, x21
  411780:	bl	40c1b8 <ferror@plt+0x9ac8>
  411784:	cbz	x0, 4117c8 <ferror@plt+0xf0d8>
  411788:	add	x24, x24, #0x18
  41178c:	cmp	x25, x24
  411790:	str	x0, [x19]
  411794:	b.ne	41173c <ferror@plt+0xf04c>  // b.any
  411798:	b	4117e0 <ferror@plt+0xf0f0>
  41179c:	bl	402640 <__errno_location@plt>
  4117a0:	ldr	w8, [x0]
  4117a4:	neg	w20, w8
  4117a8:	b	4117e8 <ferror@plt+0xf0f8>
  4117ac:	bl	402640 <__errno_location@plt>
  4117b0:	ldr	w8, [x0]
  4117b4:	ldr	x0, [x19]
  4117b8:	neg	w20, w8
  4117bc:	bl	411828 <ferror@plt+0xf138>
  4117c0:	str	xzr, [x19]
  4117c4:	b	4117e0 <ferror@plt+0xf0f0>
  4117c8:	mov	x0, x21
  4117cc:	bl	4024a0 <free@plt>
  4117d0:	ldr	x0, [x19]
  4117d4:	bl	411828 <ferror@plt+0xf138>
  4117d8:	str	xzr, [x19]
  4117dc:	mov	w20, #0xfffffff4            	// #-12
  4117e0:	ldr	x0, [sp, #8]
  4117e4:	bl	4024a0 <free@plt>
  4117e8:	mov	w0, w20
  4117ec:	ldp	x20, x19, [sp, #80]
  4117f0:	ldp	x22, x21, [sp, #64]
  4117f4:	ldp	x24, x23, [sp, #48]
  4117f8:	ldp	x26, x25, [sp, #32]
  4117fc:	ldp	x29, x30, [sp, #16]
  411800:	add	sp, sp, #0x60
  411804:	ret
  411808:	adrp	x0, 418000 <ferror@plt+0x15910>
  41180c:	adrp	x1, 418000 <ferror@plt+0x15910>
  411810:	adrp	x3, 419000 <ferror@plt+0x16910>
  411814:	add	x0, x0, #0xacb
  411818:	add	x1, x1, #0xfee
  41181c:	add	x3, x3, #0x609
  411820:	mov	w2, #0x9a8                 	// #2472
  411824:	bl	402630 <__assert_fail@plt>
  411828:	stp	x29, x30, [sp, #-32]!
  41182c:	str	x19, [sp, #16]
  411830:	mov	x29, sp
  411834:	cbz	x0, 411854 <ferror@plt+0xf164>
  411838:	mov	x19, x0
  41183c:	ldr	x0, [x19, #16]
  411840:	bl	4024a0 <free@plt>
  411844:	mov	x0, x19
  411848:	bl	40c2f4 <ferror@plt+0x9c04>
  41184c:	mov	x19, x0
  411850:	cbnz	x0, 41183c <ferror@plt+0xf14c>
  411854:	ldr	x19, [sp, #16]
  411858:	ldp	x29, x30, [sp], #32
  41185c:	ret
  411860:	cbz	x0, 411874 <ferror@plt+0xf184>
  411864:	ldr	x8, [x0, #16]
  411868:	add	x9, x8, #0x8
  41186c:	cmp	x8, #0x0
  411870:	csel	x0, xzr, x9, eq  // eq = none
  411874:	ret
  411878:	cbz	x0, 411888 <ferror@plt+0xf198>
  41187c:	ldr	x8, [x0, #16]
  411880:	cbz	x8, 41188c <ferror@plt+0xf19c>
  411884:	ldr	x0, [x8]
  411888:	ret
  41188c:	mov	x0, xzr
  411890:	ret
  411894:	sub	sp, sp, #0x60
  411898:	stp	x20, x19, [sp, #80]
  41189c:	mov	w20, #0xfffffffe            	// #-2
  4118a0:	stp	x29, x30, [sp, #16]
  4118a4:	stp	x26, x25, [sp, #32]
  4118a8:	stp	x24, x23, [sp, #48]
  4118ac:	stp	x22, x21, [sp, #64]
  4118b0:	add	x29, sp, #0x10
  4118b4:	cbz	x0, 41199c <ferror@plt+0xf2ac>
  4118b8:	mov	x19, x1
  4118bc:	cbz	x1, 41199c <ferror@plt+0xf2ac>
  4118c0:	ldr	x8, [x19]
  4118c4:	cbnz	x8, 4119bc <ferror@plt+0xf2cc>
  4118c8:	bl	4113fc <ferror@plt+0xed0c>
  4118cc:	cbz	x0, 411950 <ferror@plt+0xf260>
  4118d0:	add	x1, sp, #0x8
  4118d4:	bl	41365c <ferror@plt+0x10f6c>
  4118d8:	mov	w20, w0
  4118dc:	tbnz	w0, #31, 41199c <ferror@plt+0xf2ac>
  4118e0:	cbz	w20, 411994 <ferror@plt+0xf2a4>
  4118e4:	mov	w8, #0x18                  	// #24
  4118e8:	mov	x24, xzr
  4118ec:	umull	x25, w20, w8
  4118f0:	ldr	x8, [sp, #8]
  4118f4:	add	x8, x8, x24
  4118f8:	ldr	x22, [x8, #16]
  4118fc:	ldr	x26, [x8]
  411900:	mov	x0, x22
  411904:	bl	4020b0 <strlen@plt>
  411908:	mov	x23, x0
  41190c:	add	x0, x0, #0x9
  411910:	bl	402240 <malloc@plt>
  411914:	cbz	x0, 411960 <ferror@plt+0xf270>
  411918:	mov	x21, x0
  41191c:	add	x2, x23, #0x1
  411920:	str	x26, [x0], #8
  411924:	mov	x1, x22
  411928:	bl	402070 <memcpy@plt>
  41192c:	ldr	x0, [x19]
  411930:	mov	x1, x21
  411934:	bl	40c1b8 <ferror@plt+0x9ac8>
  411938:	cbz	x0, 41197c <ferror@plt+0xf28c>
  41193c:	add	x24, x24, #0x18
  411940:	cmp	x25, x24
  411944:	str	x0, [x19]
  411948:	b.ne	4118f0 <ferror@plt+0xf200>  // b.any
  41194c:	b	411994 <ferror@plt+0xf2a4>
  411950:	bl	402640 <__errno_location@plt>
  411954:	ldr	w8, [x0]
  411958:	neg	w20, w8
  41195c:	b	41199c <ferror@plt+0xf2ac>
  411960:	bl	402640 <__errno_location@plt>
  411964:	ldr	w8, [x0]
  411968:	ldr	x0, [x19]
  41196c:	neg	w20, w8
  411970:	bl	4119dc <ferror@plt+0xf2ec>
  411974:	str	xzr, [x19]
  411978:	b	411994 <ferror@plt+0xf2a4>
  41197c:	mov	x0, x21
  411980:	bl	4024a0 <free@plt>
  411984:	ldr	x0, [x19]
  411988:	bl	4119dc <ferror@plt+0xf2ec>
  41198c:	str	xzr, [x19]
  411990:	mov	w20, #0xfffffff4            	// #-12
  411994:	ldr	x0, [sp, #8]
  411998:	bl	4024a0 <free@plt>
  41199c:	mov	w0, w20
  4119a0:	ldp	x20, x19, [sp, #80]
  4119a4:	ldp	x22, x21, [sp, #64]
  4119a8:	ldp	x24, x23, [sp, #48]
  4119ac:	ldp	x26, x25, [sp, #32]
  4119b0:	ldp	x29, x30, [sp, #16]
  4119b4:	add	sp, sp, #0x60
  4119b8:	ret
  4119bc:	adrp	x0, 418000 <ferror@plt+0x15910>
  4119c0:	adrp	x1, 418000 <ferror@plt+0x15910>
  4119c4:	adrp	x3, 419000 <ferror@plt+0x16910>
  4119c8:	add	x0, x0, #0xacb
  4119cc:	add	x1, x1, #0xfee
  4119d0:	add	x3, x3, #0x657
  4119d4:	mov	w2, #0xa34                 	// #2612
  4119d8:	bl	402630 <__assert_fail@plt>
  4119dc:	stp	x29, x30, [sp, #-32]!
  4119e0:	str	x19, [sp, #16]
  4119e4:	mov	x29, sp
  4119e8:	cbz	x0, 411a08 <ferror@plt+0xf318>
  4119ec:	mov	x19, x0
  4119f0:	ldr	x0, [x19, #16]
  4119f4:	bl	4024a0 <free@plt>
  4119f8:	mov	x0, x19
  4119fc:	bl	40c2f4 <ferror@plt+0x9c04>
  411a00:	mov	x19, x0
  411a04:	cbnz	x0, 4119f0 <ferror@plt+0xf300>
  411a08:	ldr	x19, [sp, #16]
  411a0c:	ldp	x29, x30, [sp], #32
  411a10:	ret
  411a14:	cbz	x0, 411a28 <ferror@plt+0xf338>
  411a18:	ldr	x8, [x0, #16]
  411a1c:	add	x9, x8, #0x8
  411a20:	cmp	x8, #0x0
  411a24:	csel	x0, xzr, x9, eq  // eq = none
  411a28:	ret
  411a2c:	cbz	x0, 411a3c <ferror@plt+0xf34c>
  411a30:	ldr	x8, [x0, #16]
  411a34:	cbz	x8, 411a40 <ferror@plt+0xf350>
  411a38:	ldr	x0, [x8]
  411a3c:	ret
  411a40:	mov	x0, xzr
  411a44:	ret
  411a48:	stp	x29, x30, [sp, #-96]!
  411a4c:	stp	x20, x19, [sp, #80]
  411a50:	mov	w20, #0xfffffffe            	// #-2
  411a54:	str	x27, [sp, #16]
  411a58:	stp	x26, x25, [sp, #32]
  411a5c:	stp	x24, x23, [sp, #48]
  411a60:	stp	x22, x21, [sp, #64]
  411a64:	mov	x29, sp
  411a68:	cbz	x0, 411b5c <ferror@plt+0xf46c>
  411a6c:	mov	x19, x1
  411a70:	cbz	x1, 411b5c <ferror@plt+0xf46c>
  411a74:	ldr	x8, [x19]
  411a78:	cbnz	x8, 411b7c <ferror@plt+0xf48c>
  411a7c:	bl	4113fc <ferror@plt+0xed0c>
  411a80:	cbz	x0, 411b10 <ferror@plt+0xf420>
  411a84:	add	x1, x29, #0x18
  411a88:	bl	413e08 <ferror@plt+0x11718>
  411a8c:	mov	w20, w0
  411a90:	tbnz	w0, #31, 411b5c <ferror@plt+0xf46c>
  411a94:	cbz	w20, 411b54 <ferror@plt+0xf464>
  411a98:	mov	w8, #0x18                  	// #24
  411a9c:	mov	x24, xzr
  411aa0:	umull	x25, w20, w8
  411aa4:	ldr	x8, [x29, #24]
  411aa8:	add	x8, x8, x24
  411aac:	ldr	x22, [x8, #16]
  411ab0:	ldr	x26, [x8]
  411ab4:	ldr	w27, [x8, #8]
  411ab8:	mov	x0, x22
  411abc:	bl	4020b0 <strlen@plt>
  411ac0:	mov	x23, x0
  411ac4:	add	x0, x0, #0x11
  411ac8:	bl	402240 <malloc@plt>
  411acc:	cbz	x0, 411b20 <ferror@plt+0xf430>
  411ad0:	mov	x21, x0
  411ad4:	add	x2, x23, #0x1
  411ad8:	str	x26, [x0]
  411adc:	strb	w27, [x0, #8]
  411ae0:	add	x0, x0, #0x9
  411ae4:	mov	x1, x22
  411ae8:	bl	402070 <memcpy@plt>
  411aec:	ldr	x0, [x19]
  411af0:	mov	x1, x21
  411af4:	bl	40c1b8 <ferror@plt+0x9ac8>
  411af8:	cbz	x0, 411b3c <ferror@plt+0xf44c>
  411afc:	add	x24, x24, #0x18
  411b00:	cmp	x25, x24
  411b04:	str	x0, [x19]
  411b08:	b.ne	411aa4 <ferror@plt+0xf3b4>  // b.any
  411b0c:	b	411b54 <ferror@plt+0xf464>
  411b10:	bl	402640 <__errno_location@plt>
  411b14:	ldr	w8, [x0]
  411b18:	neg	w20, w8
  411b1c:	b	411b5c <ferror@plt+0xf46c>
  411b20:	bl	402640 <__errno_location@plt>
  411b24:	ldr	w8, [x0]
  411b28:	ldr	x0, [x19]
  411b2c:	neg	w20, w8
  411b30:	bl	411b9c <ferror@plt+0xf4ac>
  411b34:	str	xzr, [x19]
  411b38:	b	411b54 <ferror@plt+0xf464>
  411b3c:	mov	x0, x21
  411b40:	bl	4024a0 <free@plt>
  411b44:	ldr	x0, [x19]
  411b48:	bl	411b9c <ferror@plt+0xf4ac>
  411b4c:	str	xzr, [x19]
  411b50:	mov	w20, #0xfffffff4            	// #-12
  411b54:	ldr	x0, [x29, #24]
  411b58:	bl	4024a0 <free@plt>
  411b5c:	mov	w0, w20
  411b60:	ldp	x20, x19, [sp, #80]
  411b64:	ldp	x22, x21, [sp, #64]
  411b68:	ldp	x24, x23, [sp, #48]
  411b6c:	ldp	x26, x25, [sp, #32]
  411b70:	ldr	x27, [sp, #16]
  411b74:	ldp	x29, x30, [sp], #96
  411b78:	ret
  411b7c:	adrp	x0, 418000 <ferror@plt+0x15910>
  411b80:	adrp	x1, 418000 <ferror@plt+0x15910>
  411b84:	adrp	x3, 419000 <ferror@plt+0x16910>
  411b88:	add	x0, x0, #0xacb
  411b8c:	add	x1, x1, #0xfee
  411b90:	add	x3, x3, #0x6a4
  411b94:	mov	w2, #0xac3                 	// #2755
  411b98:	bl	402630 <__assert_fail@plt>
  411b9c:	stp	x29, x30, [sp, #-32]!
  411ba0:	str	x19, [sp, #16]
  411ba4:	mov	x29, sp
  411ba8:	cbz	x0, 411bc8 <ferror@plt+0xf4d8>
  411bac:	mov	x19, x0
  411bb0:	ldr	x0, [x19, #16]
  411bb4:	bl	4024a0 <free@plt>
  411bb8:	mov	x0, x19
  411bbc:	bl	40c2f4 <ferror@plt+0x9c04>
  411bc0:	mov	x19, x0
  411bc4:	cbnz	x0, 411bb0 <ferror@plt+0xf4c0>
  411bc8:	ldr	x19, [sp, #16]
  411bcc:	ldp	x29, x30, [sp], #32
  411bd0:	ret
  411bd4:	cbz	x0, 411be8 <ferror@plt+0xf4f8>
  411bd8:	ldr	x8, [x0, #16]
  411bdc:	add	x9, x8, #0x9
  411be0:	cmp	x8, #0x0
  411be4:	csel	x0, xzr, x9, eq  // eq = none
  411be8:	ret
  411bec:	cbz	x0, 411bfc <ferror@plt+0xf50c>
  411bf0:	ldr	x8, [x0, #16]
  411bf4:	cbz	x8, 411c00 <ferror@plt+0xf510>
  411bf8:	ldr	x0, [x8]
  411bfc:	ret
  411c00:	mov	x0, xzr
  411c04:	ret
  411c08:	cbz	x0, 411c18 <ferror@plt+0xf528>
  411c0c:	ldr	x8, [x0, #16]
  411c10:	cbz	x8, 411c1c <ferror@plt+0xf52c>
  411c14:	ldrb	w0, [x8, #8]
  411c18:	ret
  411c1c:	mov	w0, wzr
  411c20:	ret
  411c24:	stp	x29, x30, [sp, #-64]!
  411c28:	stp	x24, x23, [sp, #16]
  411c2c:	stp	x22, x21, [sp, #32]
  411c30:	stp	x20, x19, [sp, #48]
  411c34:	ldrb	w8, [x0, #96]
  411c38:	mov	x29, sp
  411c3c:	tbnz	w8, #0, 411cfc <ferror@plt+0xf60c>
  411c40:	orr	w8, w8, #0x1
  411c44:	mov	x21, x3
  411c48:	mov	w22, w2
  411c4c:	mov	x20, x0
  411c50:	mov	w23, w1
  411c54:	strb	w8, [x0, #96]
  411c58:	bl	40f8e8 <ferror@plt+0xd1f8>
  411c5c:	mov	x19, x0
  411c60:	tbz	w23, #0, 411c98 <ferror@plt+0xf5a8>
  411c64:	ldrb	w8, [x20, #96]
  411c68:	orr	w8, w8, #0x4
  411c6c:	strb	w8, [x20, #96]
  411c70:	cbz	x19, 411d04 <ferror@plt+0xf614>
  411c74:	mov	x8, x19
  411c78:	ldr	x9, [x8, #16]
  411c7c:	ldrb	w10, [x9, #96]
  411c80:	orr	w10, w10, #0x4
  411c84:	strb	w10, [x9, #96]
  411c88:	ldr	x8, [x8]
  411c8c:	cmp	x8, x19
  411c90:	csel	x8, xzr, x8, eq  // eq = none
  411c94:	cbnz	x8, 411c78 <ferror@plt+0xf588>
  411c98:	cbz	x19, 411d04 <ferror@plt+0xf614>
  411c9c:	mov	x24, x19
  411ca0:	ldr	x0, [x24, #16]
  411ca4:	mov	x1, x21
  411ca8:	bl	411d4c <ferror@plt+0xf65c>
  411cac:	mov	w23, w0
  411cb0:	tbnz	w0, #31, 411d2c <ferror@plt+0xf63c>
  411cb4:	ldr	x8, [x24]
  411cb8:	cmp	x8, x19
  411cbc:	csel	x24, xzr, x8, eq  // eq = none
  411cc0:	cbnz	x24, 411ca0 <ferror@plt+0xf5b0>
  411cc4:	tbz	w22, #0, 411d0c <ferror@plt+0xf61c>
  411cc8:	ldr	x0, [x21]
  411ccc:	cbz	x20, 411cdc <ferror@plt+0xf5ec>
  411cd0:	ldr	w8, [x20, #84]
  411cd4:	add	w8, w8, #0x1
  411cd8:	str	w8, [x20, #84]
  411cdc:	mov	x1, x20
  411ce0:	bl	40c1b8 <ferror@plt+0x9ac8>
  411ce4:	cbz	x0, 411d20 <ferror@plt+0xf630>
  411ce8:	str	x0, [x21]
  411cec:	ldrb	w8, [x20, #96]
  411cf0:	orr	w8, w8, #0x2
  411cf4:	strb	w8, [x20, #96]
  411cf8:	b	411d2c <ferror@plt+0xf63c>
  411cfc:	mov	w23, wzr
  411d00:	b	411d34 <ferror@plt+0xf644>
  411d04:	mov	w23, wzr
  411d08:	tbnz	w22, #0, 411cc8 <ferror@plt+0xf5d8>
  411d0c:	mov	x0, x20
  411d10:	mov	x1, x21
  411d14:	bl	411d4c <ferror@plt+0xf65c>
  411d18:	mov	w23, w0
  411d1c:	b	411d2c <ferror@plt+0xf63c>
  411d20:	mov	x0, x20
  411d24:	bl	40f620 <ferror@plt+0xcf30>
  411d28:	mov	w23, #0xfffffff4            	// #-12
  411d2c:	mov	x0, x19
  411d30:	bl	40f320 <ferror@plt+0xcc30>
  411d34:	mov	w0, w23
  411d38:	ldp	x20, x19, [sp, #48]
  411d3c:	ldp	x22, x21, [sp, #32]
  411d40:	ldp	x24, x23, [sp, #16]
  411d44:	ldp	x29, x30, [sp], #64
  411d48:	ret
  411d4c:	sub	sp, sp, #0x40
  411d50:	stp	x20, x19, [sp, #48]
  411d54:	mov	x20, x1
  411d58:	add	x1, sp, #0x8
  411d5c:	mov	x2, sp
  411d60:	stp	x29, x30, [sp, #16]
  411d64:	stp	x22, x21, [sp, #32]
  411d68:	add	x29, sp, #0x10
  411d6c:	mov	x21, x0
  411d70:	stp	xzr, xzr, [sp]
  411d74:	bl	4104f4 <ferror@plt+0xde04>
  411d78:	mov	w19, w0
  411d7c:	tbnz	w0, #31, 411e34 <ferror@plt+0xf744>
  411d80:	ldr	x22, [sp, #8]
  411d84:	cbz	x22, 411db8 <ferror@plt+0xf6c8>
  411d88:	ldr	x0, [x22, #16]
  411d8c:	mov	w1, wzr
  411d90:	mov	w2, wzr
  411d94:	mov	x3, x20
  411d98:	bl	411c24 <ferror@plt+0xf534>
  411d9c:	mov	w19, w0
  411da0:	tbnz	w0, #31, 411e8c <ferror@plt+0xf79c>
  411da4:	ldr	x8, [x22]
  411da8:	ldr	x9, [sp, #8]
  411dac:	cmp	x8, x9
  411db0:	csel	x22, xzr, x8, eq  // eq = none
  411db4:	cbnz	x22, 411d88 <ferror@plt+0xf698>
  411db8:	ldr	x0, [x20]
  411dbc:	cbz	x21, 411dcc <ferror@plt+0xf6dc>
  411dc0:	ldr	w8, [x21, #84]
  411dc4:	add	w8, w8, #0x1
  411dc8:	str	w8, [x21, #84]
  411dcc:	mov	x1, x21
  411dd0:	bl	40c1b8 <ferror@plt+0x9ac8>
  411dd4:	cbz	x0, 411e80 <ferror@plt+0xf790>
  411dd8:	str	x0, [x20]
  411ddc:	ldp	x22, x8, [sp]
  411de0:	ldrb	w9, [x21, #96]
  411de4:	orr	x8, x8, x22
  411de8:	cmp	x8, #0x0
  411dec:	cset	w8, ne  // ne = any
  411df0:	and	w9, w9, #0xfffffffd
  411df4:	orr	w8, w9, w8, lsl #1
  411df8:	strb	w8, [x21, #96]
  411dfc:	cbz	x22, 411e8c <ferror@plt+0xf79c>
  411e00:	ldr	x0, [x22, #16]
  411e04:	mov	w1, wzr
  411e08:	mov	w2, wzr
  411e0c:	mov	x3, x20
  411e10:	bl	411c24 <ferror@plt+0xf534>
  411e14:	mov	w19, w0
  411e18:	tbnz	w0, #31, 411e8c <ferror@plt+0xf79c>
  411e1c:	ldr	x8, [x22]
  411e20:	ldr	x9, [sp]
  411e24:	cmp	x8, x9
  411e28:	csel	x22, xzr, x8, eq  // eq = none
  411e2c:	cbnz	x22, 411e00 <ferror@plt+0xf710>
  411e30:	b	411e8c <ferror@plt+0xf79c>
  411e34:	ldr	x0, [x21]
  411e38:	bl	40b4c8 <ferror@plt+0x8dd8>
  411e3c:	cmp	w0, #0x3
  411e40:	b.lt	411e8c <ferror@plt+0xf79c>  // b.tstop
  411e44:	ldr	x20, [x21]
  411e48:	neg	w0, w19
  411e4c:	bl	402340 <strerror@plt>
  411e50:	adrp	x2, 418000 <ferror@plt+0x15910>
  411e54:	adrp	x4, 419000 <ferror@plt+0x16910>
  411e58:	adrp	x5, 419000 <ferror@plt+0x16910>
  411e5c:	mov	x6, x0
  411e60:	add	x2, x2, #0xfee
  411e64:	add	x4, x4, #0x6fc
  411e68:	add	x5, x5, #0x717
  411e6c:	mov	w1, #0x3                   	// #3
  411e70:	mov	w3, #0x43b                 	// #1083
  411e74:	mov	x0, x20
  411e78:	bl	40b198 <ferror@plt+0x8aa8>
  411e7c:	b	411e8c <ferror@plt+0xf79c>
  411e80:	mov	x0, x21
  411e84:	bl	40f620 <ferror@plt+0xcf30>
  411e88:	mov	w19, #0xfffffff4            	// #-12
  411e8c:	ldr	x0, [sp, #8]
  411e90:	bl	40f320 <ferror@plt+0xcc30>
  411e94:	ldr	x0, [sp]
  411e98:	bl	40f320 <ferror@plt+0xcc30>
  411e9c:	mov	w0, w19
  411ea0:	ldp	x20, x19, [sp, #48]
  411ea4:	ldp	x22, x21, [sp, #32]
  411ea8:	ldp	x29, x30, [sp, #16]
  411eac:	add	sp, sp, #0x40
  411eb0:	ret
  411eb4:	stp	x29, x30, [sp, #-32]!
  411eb8:	str	x19, [sp, #16]
  411ebc:	mov	x19, x0
  411ec0:	ldr	x0, [x0, #56]
  411ec4:	mov	x29, sp
  411ec8:	cbnz	x0, 411ed8 <ferror@plt+0xf7e8>
  411ecc:	ldp	x1, x0, [x19, #24]
  411ed0:	bl	412640 <ferror@plt+0xff50>
  411ed4:	str	x0, [x19, #56]
  411ed8:	ldr	x19, [sp, #16]
  411edc:	ldp	x29, x30, [sp], #32
  411ee0:	ret
  411ee4:	stp	x29, x30, [sp, #-48]!
  411ee8:	stp	x22, x21, [sp, #16]
  411eec:	stp	x20, x19, [sp, #32]
  411ef0:	mov	x21, x1
  411ef4:	mov	x20, x0
  411ef8:	mov	w0, #0x1                   	// #1
  411efc:	mov	w1, #0x40                  	// #64
  411f00:	mov	x29, sp
  411f04:	bl	4022b0 <calloc@plt>
  411f08:	mov	x19, x0
  411f0c:	cbz	x0, 412024 <ferror@plt+0xf934>
  411f10:	mov	w1, #0x80000               	// #524288
  411f14:	mov	x0, x21
  411f18:	bl	402250 <open@plt>
  411f1c:	str	w0, [x19, #16]
  411f20:	tbnz	w0, #31, 411fac <ferror@plt+0xf8bc>
  411f24:	sub	x21, sp, #0x10
  411f28:	strb	wzr, [x19, #20]
  411f2c:	mov	sp, x21
  411f30:	mov	w2, #0x7                   	// #7
  411f34:	mov	x1, x21
  411f38:	bl	40ac38 <ferror@plt+0x8548>
  411f3c:	ldr	w8, [x19, #16]
  411f40:	mov	x22, x0
  411f44:	mov	x1, xzr
  411f48:	mov	w2, wzr
  411f4c:	mov	w0, w8
  411f50:	bl	4021e0 <lseek@plt>
  411f54:	cmp	x22, #0x6
  411f58:	b.ne	411fbc <ferror@plt+0xf8cc>  // b.any
  411f5c:	ldr	w8, [x21]
  411f60:	ldrh	w9, [x21, #4]
  411f64:	mov	w10, #0x37fd                	// #14333
  411f68:	movk	w10, #0x587a, lsl #16
  411f6c:	mov	w11, #0x5a                  	// #90
  411f70:	eor	w8, w8, w10
  411f74:	eor	w9, w9, w11
  411f78:	orr	w8, w8, w9
  411f7c:	cbz	w8, 411fc8 <ferror@plt+0xf8d8>
  411f80:	adrp	x22, 42a000 <ferror@plt+0x27910>
  411f84:	add	x22, x22, #0xd28
  411f88:	ldr	x8, [x22]
  411f8c:	cbz	x8, 411fd4 <ferror@plt+0xf8e4>
  411f90:	ldp	x2, x1, [x22, #-16]
  411f94:	mov	x0, x21
  411f98:	bl	4022c0 <bcmp@plt>
  411f9c:	add	x22, x22, #0x20
  411fa0:	cbnz	w0, 411f88 <ferror@plt+0xf898>
  411fa4:	sub	x8, x22, #0x20
  411fa8:	b	411fd0 <ferror@plt+0xf8e0>
  411fac:	bl	402640 <__errno_location@plt>
  411fb0:	ldr	w8, [x0]
  411fb4:	neg	w22, w8
  411fb8:	b	411ffc <ferror@plt+0xf90c>
  411fbc:	tbnz	x22, #63, 411ffc <ferror@plt+0xf90c>
  411fc0:	mov	w22, #0xffffffea            	// #-22
  411fc4:	b	412000 <ferror@plt+0xf910>
  411fc8:	adrp	x8, 42a000 <ferror@plt+0x27910>
  411fcc:	add	x8, x8, #0xd08
  411fd0:	str	x8, [x19, #40]
  411fd4:	ldr	x8, [x19, #40]
  411fd8:	cbnz	x8, 411fe8 <ferror@plt+0xf8f8>
  411fdc:	adrp	x8, 42a000 <ferror@plt+0x27910>
  411fe0:	add	x8, x8, #0xd58
  411fe4:	str	x8, [x19, #40]
  411fe8:	ldr	x8, [x8]
  411fec:	mov	x0, x19
  411ff0:	blr	x8
  411ff4:	mov	w22, w0
  411ff8:	str	x20, [x19, #48]
  411ffc:	tbz	w22, #31, 412024 <ferror@plt+0xf934>
  412000:	ldr	w0, [x19, #16]
  412004:	tbnz	w0, #31, 41200c <ferror@plt+0xf91c>
  412008:	bl	402350 <close@plt>
  41200c:	mov	x0, x19
  412010:	bl	4024a0 <free@plt>
  412014:	neg	w20, w22
  412018:	bl	402640 <__errno_location@plt>
  41201c:	mov	x19, xzr
  412020:	str	w20, [x0]
  412024:	mov	x0, x19
  412028:	mov	sp, x29
  41202c:	ldp	x20, x19, [sp, #32]
  412030:	ldp	x22, x21, [sp, #16]
  412034:	ldp	x29, x30, [sp], #48
  412038:	ret
  41203c:	ldr	x0, [x0, #32]
  412040:	ret
  412044:	ldr	x0, [x0, #24]
  412048:	ret
  41204c:	ldrb	w0, [x0, #20]
  412050:	ret
  412054:	ldr	w0, [x0, #16]
  412058:	ret
  41205c:	stp	x29, x30, [sp, #-32]!
  412060:	str	x19, [sp, #16]
  412064:	mov	x19, x0
  412068:	ldr	x0, [x0, #56]
  41206c:	mov	x29, sp
  412070:	cbz	x0, 412078 <ferror@plt+0xf988>
  412074:	bl	412cac <ferror@plt+0x105bc>
  412078:	ldr	x8, [x19, #40]
  41207c:	mov	x0, x19
  412080:	ldr	x8, [x8, #8]
  412084:	blr	x8
  412088:	ldr	w0, [x19, #16]
  41208c:	tbnz	w0, #31, 412094 <ferror@plt+0xf9a4>
  412090:	bl	402350 <close@plt>
  412094:	mov	x0, x19
  412098:	ldr	x19, [sp, #16]
  41209c:	ldp	x29, x30, [sp], #32
  4120a0:	b	4024a0 <free@plt>
  4120a4:	stp	x29, x30, [sp, #-96]!
  4120a8:	stp	x28, x27, [sp, #16]
  4120ac:	stp	x26, x25, [sp, #32]
  4120b0:	stp	x24, x23, [sp, #48]
  4120b4:	stp	x22, x21, [sp, #64]
  4120b8:	stp	x20, x19, [sp, #80]
  4120bc:	mov	x29, sp
  4120c0:	sub	sp, sp, #0x4, lsl #12
  4120c4:	sub	sp, sp, #0x90
  4120c8:	mov	x19, x0
  4120cc:	mov	x0, sp
  4120d0:	mov	w2, #0x88                  	// #136
  4120d4:	mov	w1, wzr
  4120d8:	bl	402280 <memset@plt>
  4120dc:	mov	x0, sp
  4120e0:	mov	x1, #0xffffffffffffffff    	// #-1
  4120e4:	mov	w2, #0x8                   	// #8
  4120e8:	bl	4023f0 <lzma_stream_decoder@plt>
  4120ec:	cbz	w0, 412148 <ferror@plt+0xfa58>
  4120f0:	cmp	w0, #0x5
  4120f4:	b.ne	412200 <ferror@plt+0xfb10>  // b.any
  4120f8:	ldr	x0, [x19, #48]
  4120fc:	bl	40b4c8 <ferror@plt+0x8dd8>
  412100:	cmp	w0, #0x3
  412104:	b.lt	412140 <ferror@plt+0xfa50>  // b.tstop
  412108:	ldr	x19, [x19, #48]
  41210c:	mov	w0, #0xc                   	// #12
  412110:	bl	402340 <strerror@plt>
  412114:	adrp	x2, 419000 <ferror@plt+0x16910>
  412118:	adrp	x4, 419000 <ferror@plt+0x16910>
  41211c:	adrp	x5, 419000 <ferror@plt+0x16910>
  412120:	mov	x6, x0
  412124:	add	x2, x2, #0x7fb
  412128:	add	x4, x4, #0x812
  41212c:	add	x5, x5, #0x81a
  412130:	mov	w1, #0x3                   	// #3
  412134:	mov	w3, #0x97                  	// #151
  412138:	mov	x0, x19
  41213c:	bl	40b198 <ferror@plt+0x8aa8>
  412140:	mov	w22, #0xfffffff4            	// #-12
  412144:	b	412404 <ferror@plt+0xfd14>
  412148:	add	x26, sp, #0x88
  41214c:	mov	w27, #0x2000                	// #8192
  412150:	mov	x8, xzr
  412154:	mov	x21, xzr
  412158:	mov	x28, xzr
  41215c:	mov	w22, wzr
  412160:	str	xzr, [sp, #8]
  412164:	stp	x26, x27, [sp, #24]
  412168:	cbnz	x8, 41219c <ferror@plt+0xfaac>
  41216c:	ldr	w0, [x19, #16]
  412170:	add	x1, sp, #0x2, lsl #12
  412174:	add	x1, x1, #0x88
  412178:	mov	w2, #0x2000                	// #8192
  41217c:	bl	402580 <read@plt>
  412180:	tbnz	x0, #63, 412240 <ferror@plt+0xfb50>
  412184:	add	x8, sp, #0x2, lsl #12
  412188:	add	x8, x8, #0x88
  41218c:	stp	x8, x0, [sp]
  412190:	cmp	x0, #0x0
  412194:	mov	w8, #0x3                   	// #3
  412198:	csel	w22, w8, w22, eq  // eq = none
  41219c:	mov	x0, sp
  4121a0:	mov	w1, w22
  4121a4:	bl	4020f0 <lzma_code@plt>
  4121a8:	ldr	x8, [sp, #32]
  4121ac:	mov	w24, w0
  4121b0:	cbnz	w0, 4121b8 <ferror@plt+0xfac8>
  4121b4:	cbnz	x8, 4121f4 <ferror@plt+0xfb04>
  4121b8:	sub	x25, x27, x8
  4121bc:	add	x23, x25, x28
  4121c0:	mov	x0, x21
  4121c4:	mov	x1, x23
  4121c8:	bl	4022f0 <realloc@plt>
  4121cc:	cbz	x0, 412240 <ferror@plt+0xfb50>
  4121d0:	mov	x20, x0
  4121d4:	add	x0, x0, x28
  4121d8:	add	x1, sp, #0x88
  4121dc:	mov	x2, x25
  4121e0:	bl	402070 <memcpy@plt>
  4121e4:	stp	x26, x27, [sp, #24]
  4121e8:	cbnz	w24, 412250 <ferror@plt+0xfb60>
  4121ec:	mov	x28, x23
  4121f0:	mov	x21, x20
  4121f4:	ldr	x8, [sp, #8]
  4121f8:	cbnz	x8, 41219c <ferror@plt+0xfaac>
  4121fc:	b	41216c <ferror@plt+0xfa7c>
  412200:	ldr	x0, [x19, #48]
  412204:	bl	40b4c8 <ferror@plt+0x8dd8>
  412208:	cmp	w0, #0x3
  41220c:	b.lt	412238 <ferror@plt+0xfb48>  // b.tstop
  412210:	ldr	x0, [x19, #48]
  412214:	adrp	x2, 419000 <ferror@plt+0x16910>
  412218:	adrp	x4, 419000 <ferror@plt+0x16910>
  41221c:	adrp	x5, 419000 <ferror@plt+0x16910>
  412220:	add	x2, x2, #0x7fb
  412224:	add	x4, x4, #0x812
  412228:	add	x5, x5, #0x822
  41222c:	mov	w1, #0x3                   	// #3
  412230:	mov	w3, #0x9a                  	// #154
  412234:	bl	40b198 <ferror@plt+0x8aa8>
  412238:	mov	w22, #0xffffffea            	// #-22
  41223c:	b	412404 <ferror@plt+0xfd14>
  412240:	bl	402640 <__errno_location@plt>
  412244:	ldr	w8, [x0]
  412248:	neg	w22, w8
  41224c:	b	4123f4 <ferror@plt+0xfd04>
  412250:	sub	w8, w24, #0x1
  412254:	cmp	w8, #0x9
  412258:	b.hi	4123b4 <ferror@plt+0xfcc4>  // b.pmore
  41225c:	adrp	x9, 419000 <ferror@plt+0x16910>
  412260:	add	x9, x9, #0x7e9
  412264:	adr	x10, 412274 <ferror@plt+0xfb84>
  412268:	ldrb	w11, [x9, x8]
  41226c:	add	x10, x10, x11, lsl #2
  412270:	br	x10
  412274:	mov	w22, wzr
  412278:	mov	w8, #0x1                   	// #1
  41227c:	strb	w8, [x19]
  412280:	stp	x23, x20, [x19, #24]
  412284:	b	4123fc <ferror@plt+0xfd0c>
  412288:	ldr	x0, [x19, #48]
  41228c:	bl	40b4c8 <ferror@plt+0x8dd8>
  412290:	cmp	w0, #0x3
  412294:	b.lt	4123ec <ferror@plt+0xfcfc>  // b.tstop
  412298:	ldr	x19, [x19, #48]
  41229c:	mov	w0, #0xc                   	// #12
  4122a0:	bl	402340 <strerror@plt>
  4122a4:	adrp	x2, 419000 <ferror@plt+0x16910>
  4122a8:	adrp	x4, 419000 <ferror@plt+0x16910>
  4122ac:	adrp	x5, 419000 <ferror@plt+0x16910>
  4122b0:	mov	x6, x0
  4122b4:	add	x2, x2, #0x7fb
  4122b8:	add	x4, x4, #0x83c
  4122bc:	add	x5, x5, #0x81a
  4122c0:	mov	w1, #0x3                   	// #3
  4122c4:	mov	w3, #0x44                  	// #68
  4122c8:	mov	x0, x19
  4122cc:	bl	40b198 <ferror@plt+0x8aa8>
  4122d0:	b	4123ec <ferror@plt+0xfcfc>
  4122d4:	ldr	x0, [x19, #48]
  4122d8:	bl	40b4c8 <ferror@plt+0x8dd8>
  4122dc:	cmp	w0, #0x3
  4122e0:	b.lt	4123ec <ferror@plt+0xfcfc>  // b.tstop
  4122e4:	ldr	x0, [x19, #48]
  4122e8:	adrp	x2, 419000 <ferror@plt+0x16910>
  4122ec:	adrp	x4, 419000 <ferror@plt+0x16910>
  4122f0:	adrp	x5, 419000 <ferror@plt+0x16910>
  4122f4:	add	x2, x2, #0x7fb
  4122f8:	add	x4, x4, #0x83c
  4122fc:	add	x5, x5, #0x850
  412300:	mov	w1, #0x3                   	// #3
  412304:	mov	w3, #0x47                  	// #71
  412308:	b	4123e8 <ferror@plt+0xfcf8>
  41230c:	ldr	x0, [x19, #48]
  412310:	bl	40b4c8 <ferror@plt+0x8dd8>
  412314:	cmp	w0, #0x3
  412318:	b.lt	4123ec <ferror@plt+0xfcfc>  // b.tstop
  41231c:	ldr	x0, [x19, #48]
  412320:	adrp	x2, 419000 <ferror@plt+0x16910>
  412324:	adrp	x4, 419000 <ferror@plt+0x16910>
  412328:	adrp	x5, 419000 <ferror@plt+0x16910>
  41232c:	add	x2, x2, #0x7fb
  412330:	add	x4, x4, #0x83c
  412334:	add	x5, x5, #0x870
  412338:	mov	w1, #0x3                   	// #3
  41233c:	mov	w3, #0x4a                  	// #74
  412340:	b	4123e8 <ferror@plt+0xfcf8>
  412344:	ldr	x0, [x19, #48]
  412348:	bl	40b4c8 <ferror@plt+0x8dd8>
  41234c:	cmp	w0, #0x3
  412350:	b.lt	4123ec <ferror@plt+0xfcfc>  // b.tstop
  412354:	ldr	x0, [x19, #48]
  412358:	adrp	x2, 419000 <ferror@plt+0x16910>
  41235c:	adrp	x4, 419000 <ferror@plt+0x16910>
  412360:	adrp	x5, 419000 <ferror@plt+0x16910>
  412364:	add	x2, x2, #0x7fb
  412368:	add	x4, x4, #0x83c
  41236c:	add	x5, x5, #0x895
  412370:	mov	w1, #0x3                   	// #3
  412374:	mov	w3, #0x4d                  	// #77
  412378:	b	4123e8 <ferror@plt+0xfcf8>
  41237c:	ldr	x0, [x19, #48]
  412380:	bl	40b4c8 <ferror@plt+0x8dd8>
  412384:	cmp	w0, #0x3
  412388:	b.lt	4123ec <ferror@plt+0xfcfc>  // b.tstop
  41238c:	ldr	x0, [x19, #48]
  412390:	adrp	x2, 419000 <ferror@plt+0x16910>
  412394:	adrp	x4, 419000 <ferror@plt+0x16910>
  412398:	adrp	x5, 419000 <ferror@plt+0x16910>
  41239c:	add	x2, x2, #0x7fb
  4123a0:	add	x4, x4, #0x83c
  4123a4:	add	x5, x5, #0x8aa
  4123a8:	mov	w1, #0x3                   	// #3
  4123ac:	mov	w3, #0x50                  	// #80
  4123b0:	b	4123e8 <ferror@plt+0xfcf8>
  4123b4:	ldr	x0, [x19, #48]
  4123b8:	bl	40b4c8 <ferror@plt+0x8dd8>
  4123bc:	cmp	w0, #0x3
  4123c0:	b.lt	4123ec <ferror@plt+0xfcfc>  // b.tstop
  4123c4:	ldr	x0, [x19, #48]
  4123c8:	adrp	x2, 419000 <ferror@plt+0x16910>
  4123cc:	adrp	x4, 419000 <ferror@plt+0x16910>
  4123d0:	adrp	x5, 419000 <ferror@plt+0x16910>
  4123d4:	add	x2, x2, #0x7fb
  4123d8:	add	x4, x4, #0x83c
  4123dc:	add	x5, x5, #0x822
  4123e0:	mov	w1, #0x3                   	// #3
  4123e4:	mov	w3, #0x53                  	// #83
  4123e8:	bl	40b198 <ferror@plt+0x8aa8>
  4123ec:	mov	w22, #0xffffffea            	// #-22
  4123f0:	mov	x21, x20
  4123f4:	mov	x0, x21
  4123f8:	bl	4024a0 <free@plt>
  4123fc:	mov	x0, sp
  412400:	bl	402420 <lzma_end@plt>
  412404:	mov	w0, w22
  412408:	add	sp, sp, #0x4, lsl #12
  41240c:	add	sp, sp, #0x90
  412410:	ldp	x20, x19, [sp, #80]
  412414:	ldp	x22, x21, [sp, #64]
  412418:	ldp	x24, x23, [sp, #48]
  41241c:	ldp	x26, x25, [sp, #32]
  412420:	ldp	x28, x27, [sp, #16]
  412424:	ldp	x29, x30, [sp], #96
  412428:	ret
  41242c:	ldrb	w8, [x0]
  412430:	cbz	w8, 41243c <ferror@plt+0xfd4c>
  412434:	ldr	x0, [x0, #32]
  412438:	b	4024a0 <free@plt>
  41243c:	ret
  412440:	stp	x29, x30, [sp, #-64]!
  412444:	str	x23, [sp, #16]
  412448:	stp	x22, x21, [sp, #32]
  41244c:	stp	x20, x19, [sp, #48]
  412450:	mov	x29, sp
  412454:	mov	x19, x0
  412458:	bl	402640 <__errno_location@plt>
  41245c:	str	wzr, [x0]
  412460:	mov	x21, x0
  412464:	ldr	w0, [x19, #16]
  412468:	adrp	x1, 419000 <ferror@plt+0x16910>
  41246c:	add	x1, x1, #0x8c7
  412470:	bl	4021d0 <gzdopen@plt>
  412474:	mov	x20, xzr
  412478:	str	x0, [x19, #8]
  41247c:	cbz	x0, 412530 <ferror@plt+0xfe40>
  412480:	mov	x22, xzr
  412484:	mov	x23, xzr
  412488:	mov	w8, #0xffffffff            	// #-1
  41248c:	str	w8, [x19, #16]
  412490:	cmp	x23, x22
  412494:	b.ne	4124b0 <ferror@plt+0xfdc0>  // b.any
  412498:	add	x22, x22, #0x400, lsl #12
  41249c:	mov	x0, x20
  4124a0:	mov	x1, x22
  4124a4:	bl	4022f0 <realloc@plt>
  4124a8:	cbz	x0, 41254c <ferror@plt+0xfe5c>
  4124ac:	mov	x20, x0
  4124b0:	ldr	x0, [x19, #8]
  4124b4:	add	x1, x20, x23
  4124b8:	sub	w2, w22, w23
  4124bc:	bl	402360 <gzread@plt>
  4124c0:	cbz	w0, 41253c <ferror@plt+0xfe4c>
  4124c4:	add	x23, x23, w0, uxtw
  4124c8:	tbz	w0, #31, 412490 <ferror@plt+0xfda0>
  4124cc:	ldr	x0, [x19, #8]
  4124d0:	add	x1, x29, #0x1c
  4124d4:	bl	402490 <gzerror@plt>
  4124d8:	ldr	x8, [x19, #48]
  4124dc:	mov	x22, x0
  4124e0:	mov	x0, x8
  4124e4:	bl	40b4c8 <ferror@plt+0x8dd8>
  4124e8:	cmp	w0, #0x3
  4124ec:	b.lt	41251c <ferror@plt+0xfe2c>  // b.tstop
  4124f0:	ldr	x0, [x19, #48]
  4124f4:	adrp	x2, 419000 <ferror@plt+0x16910>
  4124f8:	adrp	x4, 419000 <ferror@plt+0x16910>
  4124fc:	adrp	x5, 419000 <ferror@plt+0x16910>
  412500:	add	x2, x2, #0x7fb
  412504:	add	x4, x4, #0x8ca
  412508:	add	x5, x5, #0x8d4
  41250c:	mov	w1, #0x3                   	// #3
  412510:	mov	w3, #0xce                  	// #206
  412514:	mov	x6, x22
  412518:	bl	40b198 <ferror@plt+0x8aa8>
  41251c:	ldr	w8, [x29, #28]
  412520:	cmn	w8, #0x1
  412524:	b.eq	41254c <ferror@plt+0xfe5c>  // b.none
  412528:	mov	w21, #0xffffffea            	// #-22
  41252c:	b	412554 <ferror@plt+0xfe64>
  412530:	ldr	w8, [x21]
  412534:	neg	w21, w8
  412538:	b	41255c <ferror@plt+0xfe6c>
  41253c:	mov	w21, wzr
  412540:	stp	x23, x20, [x19, #24]
  412544:	mov	x20, xzr
  412548:	b	41255c <ferror@plt+0xfe6c>
  41254c:	ldr	w8, [x21]
  412550:	neg	w21, w8
  412554:	ldr	x0, [x19, #8]
  412558:	bl	402090 <gzclose@plt>
  41255c:	mov	x0, x20
  412560:	bl	4024a0 <free@plt>
  412564:	mov	w0, w21
  412568:	ldp	x20, x19, [sp, #48]
  41256c:	ldp	x22, x21, [sp, #32]
  412570:	ldr	x23, [sp, #16]
  412574:	ldp	x29, x30, [sp], #64
  412578:	ret
  41257c:	stp	x29, x30, [sp, #-32]!
  412580:	ldr	x8, [x0, #8]
  412584:	str	x19, [sp, #16]
  412588:	mov	x29, sp
  41258c:	cbz	x8, 4125ac <ferror@plt+0xfebc>
  412590:	mov	x19, x0
  412594:	ldr	x0, [x0, #32]
  412598:	bl	4024a0 <free@plt>
  41259c:	ldr	x0, [x19, #8]
  4125a0:	ldr	x19, [sp, #16]
  4125a4:	ldp	x29, x30, [sp], #32
  4125a8:	b	402090 <gzclose@plt>
  4125ac:	ldr	x19, [sp, #16]
  4125b0:	ldp	x29, x30, [sp], #32
  4125b4:	ret
  4125b8:	sub	sp, sp, #0xa0
  4125bc:	stp	x29, x30, [sp, #128]
  4125c0:	stp	x20, x19, [sp, #144]
  4125c4:	mov	x19, x0
  4125c8:	ldr	w0, [x0, #16]
  4125cc:	mov	x1, sp
  4125d0:	add	x29, sp, #0x80
  4125d4:	bl	414c08 <ferror@plt+0x12518>
  4125d8:	tbnz	w0, #31, 412618 <ferror@plt+0xff28>
  4125dc:	ldr	x1, [sp, #48]
  4125e0:	ldr	w4, [x19, #16]
  4125e4:	mov	w2, #0x1                   	// #1
  4125e8:	mov	w3, #0x2                   	// #2
  4125ec:	mov	x0, xzr
  4125f0:	mov	x5, xzr
  4125f4:	str	x1, [x19, #24]
  4125f8:	mov	w20, #0x1                   	// #1
  4125fc:	bl	402460 <mmap@plt>
  412600:	cmn	x0, #0x1
  412604:	str	x0, [x19, #32]
  412608:	b.eq	412618 <ferror@plt+0xff28>  // b.none
  41260c:	mov	w0, wzr
  412610:	strb	w20, [x19, #20]
  412614:	b	412624 <ferror@plt+0xff34>
  412618:	bl	402640 <__errno_location@plt>
  41261c:	ldr	w8, [x0]
  412620:	neg	w0, w8
  412624:	ldp	x20, x19, [sp, #144]
  412628:	ldp	x29, x30, [sp, #128]
  41262c:	add	sp, sp, #0xa0
  412630:	ret
  412634:	ldp	x1, x8, [x0, #24]
  412638:	mov	x0, x8
  41263c:	b	402520 <munmap@plt>
  412640:	stp	x29, x30, [sp, #-64]!
  412644:	cmp	x1, #0x11
  412648:	str	x23, [sp, #16]
  41264c:	stp	x22, x21, [sp, #32]
  412650:	stp	x20, x19, [sp, #48]
  412654:	mov	x29, sp
  412658:	b.cc	412674 <ferror@plt+0xff84>  // b.lo, b.ul, b.last
  41265c:	ldr	w8, [x0]
  412660:	mov	w9, #0x457f                	// #17791
  412664:	movk	w9, #0x464c, lsl #16
  412668:	mov	x21, x0
  41266c:	cmp	w8, w9
  412670:	b.eq	41269c <ferror@plt+0xffac>  // b.none
  412674:	mov	w19, #0x8                   	// #8
  412678:	bl	402640 <__errno_location@plt>
  41267c:	mov	x20, xzr
  412680:	str	w19, [x0]
  412684:	mov	x0, x20
  412688:	ldp	x20, x19, [sp, #48]
  41268c:	ldp	x22, x21, [sp, #32]
  412690:	ldr	x23, [sp, #16]
  412694:	ldp	x29, x30, [sp], #64
  412698:	ret
  41269c:	ldrb	w8, [x21, #4]
  4126a0:	mov	x19, x1
  4126a4:	cmp	w8, #0x2
  4126a8:	b.eq	4126c4 <ferror@plt+0xffd4>  // b.none
  4126ac:	cmp	w8, #0x1
  4126b0:	b.ne	4126ec <ferror@plt+0xfffc>  // b.any
  4126b4:	cmp	x19, #0x35
  4126b8:	b.cc	4126ec <ferror@plt+0xfffc>  // b.lo, b.ul, b.last
  4126bc:	mov	w23, #0x2                   	// #2
  4126c0:	b	4126d0 <ferror@plt+0xffe0>
  4126c4:	cmp	x19, #0x41
  4126c8:	b.cc	4126ec <ferror@plt+0xfffc>  // b.lo, b.ul, b.last
  4126cc:	mov	w23, #0x4                   	// #4
  4126d0:	ldrb	w8, [x21, #5]
  4126d4:	cmp	w8, #0x1
  4126d8:	b.eq	4126f4 <ferror@plt+0x10004>  // b.none
  4126dc:	cmp	w8, #0x2
  4126e0:	b.ne	4126ec <ferror@plt+0xfffc>  // b.any
  4126e4:	mov	w22, #0x10                  	// #16
  4126e8:	b	4126f8 <ferror@plt+0x10008>
  4126ec:	mov	w19, #0x16                  	// #22
  4126f0:	b	412678 <ferror@plt+0xff88>
  4126f4:	mov	w22, #0x8                   	// #8
  4126f8:	mov	w0, #0x58                  	// #88
  4126fc:	bl	402240 <malloc@plt>
  412700:	mov	x20, x0
  412704:	cbz	x0, 412684 <ferror@plt+0xff94>
  412708:	orr	w8, w23, w22
  41270c:	mov	x9, xzr
  412710:	mov	x11, xzr
  412714:	stp	x21, xzr, [x20]
  412718:	str	x19, [x20, #16]
  41271c:	str	w8, [x20, #24]
  412720:	tbnz	w23, #1, 412748 <ferror@plt+0x10058>
  412724:	tbnz	w22, #4, 41276c <ferror@plt+0x1007c>
  412728:	add	x10, x21, #0x2f
  41272c:	ldrb	w8, [x10, x9]
  412730:	sub	x9, x9, #0x1
  412734:	cmn	x9, #0x8
  412738:	bfi	x8, x11, #8, #56
  41273c:	mov	x11, x8
  412740:	b.ne	41272c <ferror@plt+0x1003c>  // b.any
  412744:	b	412788 <ferror@plt+0x10098>
  412748:	tbnz	w22, #4, 4127a8 <ferror@plt+0x100b8>
  41274c:	add	x10, x21, #0x23
  412750:	ldrb	w8, [x10, x9]
  412754:	sub	x9, x9, #0x1
  412758:	cmn	x9, #0x4
  41275c:	bfi	x8, x11, #8, #56
  412760:	mov	x11, x8
  412764:	b.ne	412750 <ferror@plt+0x10060>  // b.any
  412768:	b	4127c4 <ferror@plt+0x100d4>
  41276c:	add	x10, x21, #0x28
  412770:	ldrb	w8, [x10, x9]
  412774:	add	x9, x9, #0x1
  412778:	cmp	x9, #0x8
  41277c:	bfi	x8, x11, #8, #56
  412780:	mov	x11, x8
  412784:	b.ne	412770 <ferror@plt+0x10080>  // b.any
  412788:	cmp	x19, #0x3d
  41278c:	str	x8, [x20, #32]
  412790:	b.ls	412938 <ferror@plt+0x10248>  // b.plast
  412794:	tbnz	w22, #4, 4127e4 <ferror@plt+0x100f4>
  412798:	ldrh	w9, [x21, #60]
  41279c:	add	x10, x21, #0x3a
  4127a0:	add	x11, x21, #0x3b
  4127a4:	b	4127f8 <ferror@plt+0x10108>
  4127a8:	add	x10, x21, #0x20
  4127ac:	ldrb	w8, [x10, x9]
  4127b0:	add	x9, x9, #0x1
  4127b4:	cmp	x9, #0x4
  4127b8:	bfi	x8, x11, #8, #56
  4127bc:	mov	x11, x8
  4127c0:	b.ne	4127ac <ferror@plt+0x100bc>  // b.any
  4127c4:	cmp	x19, #0x31
  4127c8:	str	x8, [x20, #32]
  4127cc:	b.ls	412938 <ferror@plt+0x10248>  // b.plast
  4127d0:	tbnz	w22, #4, 412828 <ferror@plt+0x10138>
  4127d4:	ldrh	w9, [x21, #48]
  4127d8:	add	x10, x21, #0x2e
  4127dc:	add	x11, x21, #0x2f
  4127e0:	b	41283c <ferror@plt+0x1014c>
  4127e4:	ldrh	w9, [x21, #60]
  4127e8:	add	x11, x21, #0x3a
  4127ec:	add	x10, x21, #0x3b
  4127f0:	rev	w9, w9
  4127f4:	lsr	w9, w9, #16
  4127f8:	strh	w9, [x20, #40]
  4127fc:	ldrb	w11, [x11]
  412800:	ldrb	w10, [x10]
  412804:	cmp	x19, #0x3f
  412808:	bfi	w10, w11, #8, #24
  41280c:	strh	w10, [x20, #42]
  412810:	b.ls	412938 <ferror@plt+0x10248>  // b.plast
  412814:	tbnz	w22, #4, 41286c <ferror@plt+0x1017c>
  412818:	ldrh	w1, [x21, #62]
  41281c:	add	x12, x21, #0x12
  412820:	add	x13, x21, #0x13
  412824:	b	412880 <ferror@plt+0x10190>
  412828:	ldrh	w9, [x21, #48]
  41282c:	add	x11, x21, #0x2e
  412830:	add	x10, x21, #0x2f
  412834:	rev	w9, w9
  412838:	lsr	w9, w9, #16
  41283c:	strh	w9, [x20, #40]
  412840:	ldrb	w11, [x11]
  412844:	ldrb	w10, [x10]
  412848:	cmp	x19, #0x33
  41284c:	bfi	w10, w11, #8, #24
  412850:	strh	w10, [x20, #42]
  412854:	b.ls	412938 <ferror@plt+0x10248>  // b.plast
  412858:	tbnz	w22, #4, 41288c <ferror@plt+0x1019c>
  41285c:	ldrh	w1, [x21, #50]
  412860:	add	x12, x21, #0x12
  412864:	add	x13, x21, #0x13
  412868:	b	4128a0 <ferror@plt+0x101b0>
  41286c:	ldrh	w11, [x21, #62]
  412870:	add	x13, x21, #0x12
  412874:	add	x12, x21, #0x13
  412878:	rev	w11, w11
  41287c:	lsr	w1, w11, #16
  412880:	mov	w11, #0x40                  	// #64
  412884:	strh	w1, [x20, #48]
  412888:	b	4128a8 <ferror@plt+0x101b8>
  41288c:	ldrh	w11, [x21, #50]
  412890:	add	x13, x21, #0x12
  412894:	add	x12, x21, #0x13
  412898:	rev	w11, w11
  41289c:	lsr	w1, w11, #16
  4128a0:	strh	w1, [x20, #48]
  4128a4:	mov	w11, #0x28                  	// #40
  4128a8:	ldrb	w13, [x13]
  4128ac:	ldrb	w12, [x12]
  4128b0:	cmp	x11, w10, uxth
  4128b4:	bfi	w12, w13, #8, #24
  4128b8:	strh	w12, [x20, #80]
  4128bc:	b.ne	41291c <ferror@plt+0x1022c>  // b.any
  4128c0:	and	x9, x9, #0xffff
  4128c4:	mul	x9, x11, x9
  4128c8:	adds	x8, x9, x8
  4128cc:	b.cs	41291c <ferror@plt+0x1022c>  // b.hs, b.nlast
  4128d0:	cmp	x8, x19
  4128d4:	b.hi	41291c <ferror@plt+0x1022c>  // b.pmore
  4128d8:	add	x2, x20, #0x40
  4128dc:	add	x3, x20, #0x38
  4128e0:	add	x4, x20, #0x48
  4128e4:	mov	x0, x20
  4128e8:	bl	412978 <ferror@plt+0x10288>
  4128ec:	tbnz	w0, #31, 41291c <ferror@plt+0x1022c>
  4128f0:	ldr	x8, [x20, #64]
  4128f4:	ldr	x9, [x20, #16]
  4128f8:	cmp	x9, x8
  4128fc:	b.ls	412958 <ferror@plt+0x10268>  // b.plast
  412900:	ldr	x9, [x20, #56]
  412904:	cbz	x9, 41291c <ferror@plt+0x1022c>
  412908:	ldr	x10, [x20]
  41290c:	add	x8, x10, x8
  412910:	add	x8, x9, x8
  412914:	ldurb	w8, [x8, #-1]
  412918:	cbz	w8, 412684 <ferror@plt+0xff94>
  41291c:	mov	x0, x20
  412920:	bl	4024a0 <free@plt>
  412924:	bl	402640 <__errno_location@plt>
  412928:	mov	x20, xzr
  41292c:	mov	w8, #0x16                  	// #22
  412930:	str	w8, [x0]
  412934:	b	412684 <ferror@plt+0xff94>
  412938:	adrp	x0, 419000 <ferror@plt+0x16910>
  41293c:	adrp	x1, 419000 <ferror@plt+0x16910>
  412940:	adrp	x3, 419000 <ferror@plt+0x16910>
  412944:	add	x0, x0, #0x9bd
  412948:	add	x1, x1, #0x910
  41294c:	add	x3, x3, #0x97a
  412950:	mov	w2, #0x89                  	// #137
  412954:	bl	402630 <__assert_fail@plt>
  412958:	adrp	x0, 419000 <ferror@plt+0x16910>
  41295c:	adrp	x1, 419000 <ferror@plt+0x16910>
  412960:	adrp	x3, 419000 <ferror@plt+0x16910>
  412964:	add	x0, x0, #0x8fd
  412968:	add	x1, x1, #0x910
  41296c:	add	x3, x3, #0x926
  412970:	mov	w2, #0xca                  	// #202
  412974:	bl	402630 <__assert_fail@plt>
  412978:	stp	x29, x30, [sp, #-16]!
  41297c:	tst	w1, #0xffff
  412980:	mov	x29, sp
  412984:	b.eq	412c4c <ferror@plt+0x1055c>  // b.none
  412988:	ldrh	w8, [x0, #40]
  41298c:	cmp	w8, w1, uxth
  412990:	b.ls	412c6c <ferror@plt+0x1057c>  // b.plast
  412994:	ldr	x8, [x0, #32]
  412998:	ldrh	w9, [x0, #42]
  41299c:	ldr	x11, [x0, #16]
  4129a0:	and	x10, x1, #0xffff
  4129a4:	madd	x8, x9, x10, x8
  4129a8:	cmp	x11, x8
  4129ac:	b.ls	412c8c <ferror@plt+0x1059c>  // b.plast
  4129b0:	ldr	x10, [x0]
  4129b4:	cbz	x10, 412a00 <ferror@plt+0x10310>
  4129b8:	ldr	w9, [x0, #24]
  4129bc:	tbnz	w9, #1, 412a14 <ferror@plt+0x10324>
  4129c0:	add	x12, x8, #0x28
  4129c4:	cmp	x12, x11
  4129c8:	b.hi	412c2c <ferror@plt+0x1053c>  // b.pmore
  4129cc:	add	x11, x8, #0x20
  4129d0:	mov	x13, xzr
  4129d4:	mov	x15, xzr
  4129d8:	tbnz	w9, #4, 412a54 <ferror@plt+0x10364>
  4129dc:	add	x12, x8, x10
  4129e0:	add	x14, x12, #0x27
  4129e4:	ldrb	w12, [x14, x13]
  4129e8:	sub	x13, x13, #0x1
  4129ec:	cmn	x13, #0x8
  4129f0:	bfi	x12, x15, #8, #56
  4129f4:	mov	x15, x12
  4129f8:	b.ne	4129e4 <ferror@plt+0x102f4>  // b.any
  4129fc:	b	412a70 <ferror@plt+0x10380>
  412a00:	str	xzr, [x2]
  412a04:	str	xzr, [x3]
  412a08:	str	wzr, [x4]
  412a0c:	mov	w0, #0xffffffea            	// #-22
  412a10:	b	412c24 <ferror@plt+0x10534>
  412a14:	add	x12, x8, #0x18
  412a18:	cmp	x12, x11
  412a1c:	b.hi	412c2c <ferror@plt+0x1053c>  // b.pmore
  412a20:	add	x11, x8, #0x14
  412a24:	mov	x13, xzr
  412a28:	mov	x15, xzr
  412a2c:	tbnz	w9, #4, 412ab0 <ferror@plt+0x103c0>
  412a30:	add	x12, x8, x10
  412a34:	add	x14, x12, #0x17
  412a38:	ldrb	w12, [x14, x13]
  412a3c:	sub	x13, x13, #0x1
  412a40:	cmn	x13, #0x4
  412a44:	bfi	x12, x15, #8, #56
  412a48:	mov	x15, x12
  412a4c:	b.ne	412a38 <ferror@plt+0x10348>  // b.any
  412a50:	b	412acc <ferror@plt+0x103dc>
  412a54:	add	x14, x10, x11
  412a58:	ldrb	w12, [x14, x13]
  412a5c:	add	x13, x13, #0x1
  412a60:	cmp	x13, #0x8
  412a64:	bfi	x12, x15, #8, #56
  412a68:	mov	x15, x12
  412a6c:	b.ne	412a58 <ferror@plt+0x10368>  // b.any
  412a70:	str	x12, [x3]
  412a74:	ldr	x12, [x0, #16]
  412a78:	cmp	x11, x12
  412a7c:	b.hi	412c2c <ferror@plt+0x1053c>  // b.pmore
  412a80:	add	x11, x8, x10
  412a84:	mov	x12, xzr
  412a88:	mov	x14, xzr
  412a8c:	tbnz	w9, #4, 412b0c <ferror@plt+0x1041c>
  412a90:	add	x13, x11, #0x1f
  412a94:	ldrb	w11, [x13, x12]
  412a98:	sub	x12, x12, #0x1
  412a9c:	cmn	x12, #0x8
  412aa0:	bfi	x11, x14, #8, #56
  412aa4:	mov	x14, x11
  412aa8:	b.ne	412a94 <ferror@plt+0x103a4>  // b.any
  412aac:	b	412b28 <ferror@plt+0x10438>
  412ab0:	add	x14, x10, x11
  412ab4:	ldrb	w12, [x14, x13]
  412ab8:	add	x13, x13, #0x1
  412abc:	cmp	x13, #0x4
  412ac0:	bfi	x12, x15, #8, #56
  412ac4:	mov	x15, x12
  412ac8:	b.ne	412ab4 <ferror@plt+0x103c4>  // b.any
  412acc:	str	x12, [x3]
  412ad0:	ldr	x12, [x0, #16]
  412ad4:	cmp	x11, x12
  412ad8:	b.hi	412c2c <ferror@plt+0x1053c>  // b.pmore
  412adc:	add	x11, x8, x10
  412ae0:	mov	x12, xzr
  412ae4:	mov	x14, xzr
  412ae8:	tbnz	w9, #4, 412b68 <ferror@plt+0x10478>
  412aec:	add	x13, x11, #0x13
  412af0:	ldrb	w11, [x13, x12]
  412af4:	sub	x12, x12, #0x1
  412af8:	cmn	x12, #0x4
  412afc:	bfi	x11, x14, #8, #56
  412b00:	mov	x14, x11
  412b04:	b.ne	412af0 <ferror@plt+0x10400>  // b.any
  412b08:	b	412b84 <ferror@plt+0x10494>
  412b0c:	add	x13, x11, #0x18
  412b10:	ldrb	w11, [x13, x12]
  412b14:	add	x12, x12, #0x1
  412b18:	cmp	x12, #0x8
  412b1c:	bfi	x11, x14, #8, #56
  412b20:	mov	x14, x11
  412b24:	b.ne	412b10 <ferror@plt+0x10420>  // b.any
  412b28:	str	x11, [x2]
  412b2c:	ldr	x12, [x0, #16]
  412b30:	add	x13, x8, #0x4
  412b34:	cmp	x13, x12
  412b38:	b.hi	412c2c <ferror@plt+0x1053c>  // b.pmore
  412b3c:	add	x10, x10, x8
  412b40:	tbnz	w9, #4, 412bc4 <ferror@plt+0x104d4>
  412b44:	mov	x8, xzr
  412b48:	mov	w9, #0x3                   	// #3
  412b4c:	ldrb	w13, [x10, x9]
  412b50:	sub	x9, x9, #0x1
  412b54:	cmn	x9, #0x1
  412b58:	bfi	x13, x8, #8, #56
  412b5c:	mov	x8, x13
  412b60:	b.ne	412b4c <ferror@plt+0x1045c>  // b.any
  412b64:	b	412c08 <ferror@plt+0x10518>
  412b68:	add	x13, x11, #0x10
  412b6c:	ldrb	w11, [x13, x12]
  412b70:	add	x12, x12, #0x1
  412b74:	cmp	x12, #0x4
  412b78:	bfi	x11, x14, #8, #56
  412b7c:	mov	x14, x11
  412b80:	b.ne	412b6c <ferror@plt+0x1047c>  // b.any
  412b84:	str	x11, [x2]
  412b88:	ldr	x12, [x0, #16]
  412b8c:	add	x13, x8, #0x4
  412b90:	cmp	x13, x12
  412b94:	b.hi	412c2c <ferror@plt+0x1053c>  // b.pmore
  412b98:	add	x10, x10, x8
  412b9c:	tbnz	w9, #4, 412be8 <ferror@plt+0x104f8>
  412ba0:	mov	x8, xzr
  412ba4:	mov	w9, #0x3                   	// #3
  412ba8:	ldrb	w13, [x10, x9]
  412bac:	sub	x9, x9, #0x1
  412bb0:	cmn	x9, #0x1
  412bb4:	bfi	x13, x8, #8, #56
  412bb8:	mov	x8, x13
  412bbc:	b.ne	412ba8 <ferror@plt+0x104b8>  // b.any
  412bc0:	b	412c08 <ferror@plt+0x10518>
  412bc4:	mov	x9, xzr
  412bc8:	mov	x8, xzr
  412bcc:	ldrb	w13, [x10, x9]
  412bd0:	add	x9, x9, #0x1
  412bd4:	cmp	x9, #0x4
  412bd8:	bfi	x13, x8, #8, #56
  412bdc:	mov	x8, x13
  412be0:	b.ne	412bcc <ferror@plt+0x104dc>  // b.any
  412be4:	b	412c08 <ferror@plt+0x10518>
  412be8:	mov	x9, xzr
  412bec:	mov	x8, xzr
  412bf0:	ldrb	w13, [x10, x9]
  412bf4:	add	x9, x9, #0x1
  412bf8:	cmp	x9, #0x4
  412bfc:	bfi	x13, x8, #8, #56
  412c00:	mov	x8, x13
  412c04:	b.ne	412bf0 <ferror@plt+0x10500>  // b.any
  412c08:	str	w8, [x4]
  412c0c:	ldr	x8, [x3]
  412c10:	mov	w0, #0xffffffea            	// #-22
  412c14:	adds	x8, x11, x8
  412c18:	b.cs	412c24 <ferror@plt+0x10534>  // b.hs, b.nlast
  412c1c:	cmp	x8, x12
  412c20:	csel	w0, w0, wzr, hi  // hi = pmore
  412c24:	ldp	x29, x30, [sp], #16
  412c28:	ret
  412c2c:	adrp	x0, 419000 <ferror@plt+0x16910>
  412c30:	adrp	x1, 419000 <ferror@plt+0x16910>
  412c34:	adrp	x3, 419000 <ferror@plt+0x16910>
  412c38:	add	x0, x0, #0x9bd
  412c3c:	add	x1, x1, #0x910
  412c40:	add	x3, x3, #0x97a
  412c44:	mov	w2, #0x89                  	// #137
  412c48:	bl	402630 <__assert_fail@plt>
  412c4c:	adrp	x0, 419000 <ferror@plt+0x16910>
  412c50:	adrp	x1, 419000 <ferror@plt+0x16910>
  412c54:	adrp	x3, 419000 <ferror@plt+0x16910>
  412c58:	add	x0, x0, #0x9d8
  412c5c:	add	x1, x1, #0x910
  412c60:	add	x3, x3, #0x9e9
  412c64:	mov	w2, #0xd5                  	// #213
  412c68:	bl	402630 <__assert_fail@plt>
  412c6c:	adrp	x0, 419000 <ferror@plt+0x16910>
  412c70:	adrp	x1, 419000 <ferror@plt+0x16910>
  412c74:	adrp	x3, 419000 <ferror@plt+0x16910>
  412c78:	add	x0, x0, #0xa2f
  412c7c:	add	x1, x1, #0x910
  412c80:	add	x3, x3, #0x9e9
  412c84:	mov	w2, #0xd6                  	// #214
  412c88:	bl	402630 <__assert_fail@plt>
  412c8c:	adrp	x0, 419000 <ferror@plt+0x16910>
  412c90:	adrp	x1, 419000 <ferror@plt+0x16910>
  412c94:	adrp	x3, 419000 <ferror@plt+0x16910>
  412c98:	add	x0, x0, #0x8fd
  412c9c:	add	x1, x1, #0x910
  412ca0:	add	x3, x3, #0x926
  412ca4:	mov	w2, #0xca                  	// #202
  412ca8:	bl	402630 <__assert_fail@plt>
  412cac:	stp	x29, x30, [sp, #-32]!
  412cb0:	str	x19, [sp, #16]
  412cb4:	mov	x19, x0
  412cb8:	ldr	x0, [x0, #8]
  412cbc:	mov	x29, sp
  412cc0:	bl	4024a0 <free@plt>
  412cc4:	mov	x0, x19
  412cc8:	ldr	x19, [sp, #16]
  412ccc:	ldp	x29, x30, [sp], #32
  412cd0:	b	4024a0 <free@plt>
  412cd4:	ldr	x0, [x0]
  412cd8:	ret
  412cdc:	sub	sp, sp, #0x60
  412ce0:	stp	x29, x30, [sp, #16]
  412ce4:	stp	x24, x23, [sp, #48]
  412ce8:	stp	x22, x21, [sp, #64]
  412cec:	stp	x20, x19, [sp, #80]
  412cf0:	ldr	x8, [x0, #64]
  412cf4:	ldr	x9, [x0, #16]
  412cf8:	str	x25, [sp, #32]
  412cfc:	add	x29, sp, #0x10
  412d00:	cmp	x9, x8
  412d04:	b.ls	412dd0 <ferror@plt+0x106e0>  // b.plast
  412d08:	ldr	x24, [x0, #56]
  412d0c:	ldr	x9, [x0]
  412d10:	str	xzr, [x2]
  412d14:	str	xzr, [x3]
  412d18:	ldrh	w10, [x0, #40]
  412d1c:	mov	x19, x3
  412d20:	mov	x20, x2
  412d24:	mov	x21, x0
  412d28:	cmp	w10, #0x2
  412d2c:	b.cc	412d84 <ferror@plt+0x10694>  // b.lo, b.ul, b.last
  412d30:	mov	x22, x1
  412d34:	add	x25, x9, x8
  412d38:	mov	w23, #0x1                   	// #1
  412d3c:	add	x2, x29, #0x18
  412d40:	add	x3, sp, #0x8
  412d44:	add	x4, sp, #0x4
  412d48:	mov	x0, x21
  412d4c:	mov	w1, w23
  412d50:	bl	412978 <ferror@plt+0x10288>
  412d54:	tbnz	w0, #31, 412d74 <ferror@plt+0x10684>
  412d58:	ldr	w8, [sp, #4]
  412d5c:	cmp	x24, x8
  412d60:	b.ls	412d74 <ferror@plt+0x10684>  // b.plast
  412d64:	add	x1, x25, x8
  412d68:	mov	x0, x22
  412d6c:	bl	402430 <strcmp@plt>
  412d70:	cbz	w0, 412da4 <ferror@plt+0x106b4>
  412d74:	ldrh	w8, [x21, #40]
  412d78:	add	w23, w23, #0x1
  412d7c:	cmp	w8, w23, uxth
  412d80:	b.hi	412d3c <ferror@plt+0x1064c>  // b.pmore
  412d84:	mov	w0, #0xfffffffe            	// #-2
  412d88:	ldp	x20, x19, [sp, #80]
  412d8c:	ldp	x22, x21, [sp, #64]
  412d90:	ldp	x24, x23, [sp, #48]
  412d94:	ldr	x25, [sp, #32]
  412d98:	ldp	x29, x30, [sp, #16]
  412d9c:	add	sp, sp, #0x60
  412da0:	ret
  412da4:	ldr	x8, [x29, #24]
  412da8:	ldr	x9, [x21, #16]
  412dac:	cmp	x9, x8
  412db0:	b.ls	412dd0 <ferror@plt+0x106e0>  // b.plast
  412db4:	ldr	x9, [x21]
  412db8:	mov	w0, wzr
  412dbc:	add	x8, x9, x8
  412dc0:	str	x8, [x20]
  412dc4:	ldr	x8, [sp, #8]
  412dc8:	str	x8, [x19]
  412dcc:	b	412d88 <ferror@plt+0x10698>
  412dd0:	adrp	x0, 419000 <ferror@plt+0x16910>
  412dd4:	adrp	x1, 419000 <ferror@plt+0x16910>
  412dd8:	adrp	x3, 419000 <ferror@plt+0x16910>
  412ddc:	add	x0, x0, #0x8fd
  412de0:	add	x1, x1, #0x910
  412de4:	add	x3, x3, #0x926
  412de8:	mov	w2, #0xca                  	// #202
  412dec:	bl	402630 <__assert_fail@plt>
  412df0:	sub	sp, sp, #0x50
  412df4:	stp	x29, x30, [sp, #16]
  412df8:	stp	x24, x23, [sp, #32]
  412dfc:	stp	x22, x21, [sp, #48]
  412e00:	stp	x20, x19, [sp, #64]
  412e04:	mov	x21, x2
  412e08:	str	xzr, [x2]
  412e0c:	mov	x2, sp
  412e10:	add	x3, sp, #0x8
  412e14:	add	x29, sp, #0x10
  412e18:	bl	412cdc <ferror@plt+0x105ec>
  412e1c:	tbnz	w0, #31, 412e6c <ferror@plt+0x1077c>
  412e20:	ldr	x19, [sp]
  412e24:	mov	w22, wzr
  412e28:	cbz	x19, 412e70 <ferror@plt+0x10780>
  412e2c:	ldr	x20, [sp, #8]
  412e30:	cbz	x20, 412e70 <ferror@plt+0x10780>
  412e34:	cmp	x20, #0x2
  412e38:	b.cc	412e5c <ferror@plt+0x1076c>  // b.lo, b.ul, b.last
  412e3c:	ldrb	w8, [x19]
  412e40:	cbnz	w8, 412e5c <ferror@plt+0x1076c>
  412e44:	sub	x20, x20, #0x1
  412e48:	str	x20, [sp, #8]
  412e4c:	ldrb	w8, [x19, #1]!
  412e50:	cmp	x20, #0x2
  412e54:	b.cc	412e5c <ferror@plt+0x1076c>  // b.lo, b.ul, b.last
  412e58:	cbz	w8, 412e44 <ferror@plt+0x10754>
  412e5c:	cmp	x20, #0x2
  412e60:	b.cs	412e8c <ferror@plt+0x1079c>  // b.hs, b.nlast
  412e64:	mov	w22, wzr
  412e68:	b	412e70 <ferror@plt+0x10780>
  412e6c:	mov	w22, w0
  412e70:	mov	w0, w22
  412e74:	ldp	x20, x19, [sp, #64]
  412e78:	ldp	x22, x21, [sp, #48]
  412e7c:	ldp	x24, x23, [sp, #32]
  412e80:	ldp	x29, x30, [sp, #16]
  412e84:	add	sp, sp, #0x50
  412e88:	ret
  412e8c:	mov	x9, xzr
  412e90:	mov	x8, xzr
  412e94:	add	x10, x19, #0x1
  412e98:	ldrb	w11, [x19, x9]
  412e9c:	cbz	w11, 412eb0 <ferror@plt+0x107c0>
  412ea0:	add	x9, x9, #0x1
  412ea4:	cmp	x9, x20
  412ea8:	b.cc	412e98 <ferror@plt+0x107a8>  // b.lo, b.ul, b.last
  412eac:	b	412ee4 <ferror@plt+0x107f4>
  412eb0:	cmp	x9, x20
  412eb4:	cset	w11, cc  // cc = lo, ul, last
  412eb8:	b.cs	412edc <ferror@plt+0x107ec>  // b.hs, b.nlast
  412ebc:	mov	x12, x9
  412ec0:	add	x9, x12, #0x1
  412ec4:	cmp	x9, x20
  412ec8:	cset	w11, cc  // cc = lo, ul, last
  412ecc:	b.cs	412edc <ferror@plt+0x107ec>  // b.hs, b.nlast
  412ed0:	ldrb	w13, [x10, x12]
  412ed4:	mov	x12, x9
  412ed8:	cbz	w13, 412ec0 <ferror@plt+0x107d0>
  412edc:	add	x8, x8, #0x1
  412ee0:	tbnz	w11, #0, 412e98 <ferror@plt+0x107a8>
  412ee4:	add	x9, x9, x19
  412ee8:	ldurb	w9, [x9, #-1]
  412eec:	cmp	w9, #0x0
  412ef0:	cinc	x22, x8, ne  // ne = any
  412ef4:	add	x8, x20, x22, lsl #3
  412ef8:	add	x0, x8, #0x9
  412efc:	bl	402240 <malloc@plt>
  412f00:	str	x0, [x21]
  412f04:	cbz	x0, 412fa0 <ferror@plt+0x108b0>
  412f08:	add	x24, x0, x22, lsl #3
  412f0c:	add	x21, x24, #0x8
  412f10:	mov	x23, x0
  412f14:	mov	x0, x21
  412f18:	mov	x1, x19
  412f1c:	mov	x2, x20
  412f20:	bl	402070 <memcpy@plt>
  412f24:	cmp	x22, #0x2
  412f28:	strb	wzr, [x21, x20]
  412f2c:	str	xzr, [x24]
  412f30:	str	x21, [x23]
  412f34:	b.cc	412e70 <ferror@plt+0x10780>  // b.lo, b.ul, b.last
  412f38:	cbz	x20, 412e70 <ferror@plt+0x10780>
  412f3c:	add	x8, x23, x22, lsl #3
  412f40:	mov	x9, xzr
  412f44:	add	x8, x8, #0x7
  412f48:	mov	w10, #0x1                   	// #1
  412f4c:	ldrb	w11, [x21, x9]
  412f50:	cbz	w11, 412f64 <ferror@plt+0x10874>
  412f54:	add	x9, x9, #0x1
  412f58:	cmp	x9, x20
  412f5c:	b.cc	412f4c <ferror@plt+0x1085c>  // b.lo, b.ul, b.last
  412f60:	b	412e70 <ferror@plt+0x10780>
  412f64:	mov	x11, x9
  412f68:	cmp	x9, x20
  412f6c:	add	x9, x9, #0x1
  412f70:	b.cs	412f7c <ferror@plt+0x1088c>  // b.hs, b.nlast
  412f74:	ldrb	w12, [x19, x11]
  412f78:	cbz	w12, 412f64 <ferror@plt+0x10874>
  412f7c:	add	x12, x8, x9
  412f80:	str	x12, [x23, x10, lsl #3]
  412f84:	add	x10, x10, #0x1
  412f88:	cmp	x10, x22
  412f8c:	b.cs	412e70 <ferror@plt+0x10780>  // b.hs, b.nlast
  412f90:	cmp	x11, x20
  412f94:	sub	x9, x9, #0x1
  412f98:	b.cc	412f4c <ferror@plt+0x1085c>  // b.lo, b.ul, b.last
  412f9c:	b	412e70 <ferror@plt+0x10780>
  412fa0:	bl	402640 <__errno_location@plt>
  412fa4:	ldr	w8, [x0]
  412fa8:	neg	w22, w8
  412fac:	b	412e70 <ferror@plt+0x10780>
  412fb0:	sub	sp, sp, #0x80
  412fb4:	stp	x29, x30, [sp, #32]
  412fb8:	stp	x28, x27, [sp, #48]
  412fbc:	stp	x26, x25, [sp, #64]
  412fc0:	stp	x24, x23, [sp, #80]
  412fc4:	stp	x22, x21, [sp, #96]
  412fc8:	stp	x20, x19, [sp, #112]
  412fcc:	ldr	w8, [x0, #24]
  412fd0:	add	x29, sp, #0x20
  412fd4:	mov	x22, x1
  412fd8:	str	xzr, [x1]
  412fdc:	adrp	x1, 419000 <ferror@plt+0x16910>
  412fe0:	mov	w9, #0x4                   	// #4
  412fe4:	mov	w10, #0x8                   	// #8
  412fe8:	tst	w8, #0x2
  412fec:	add	x1, x1, #0x1dc
  412ff0:	add	x2, sp, #0x10
  412ff4:	sub	x3, x29, #0x8
  412ff8:	mov	x19, x0
  412ffc:	csel	x25, x10, x9, eq  // eq = none
  413000:	bl	412cdc <ferror@plt+0x105ec>
  413004:	tbnz	w0, #31, 41302c <ferror@plt+0x1093c>
  413008:	ldr	x8, [sp, #16]
  41300c:	mov	w20, wzr
  413010:	cbz	x8, 413030 <ferror@plt+0x10940>
  413014:	ldur	x24, [x29, #-8]
  413018:	cbz	x24, 413030 <ferror@plt+0x10940>
  41301c:	tst	x24, #0x3f
  413020:	b.eq	413054 <ferror@plt+0x10964>  // b.none
  413024:	mov	w20, #0xffffffea            	// #-22
  413028:	b	413030 <ferror@plt+0x10940>
  41302c:	mov	w20, w0
  413030:	mov	w0, w20
  413034:	ldp	x20, x19, [sp, #112]
  413038:	ldp	x22, x21, [sp, #96]
  41303c:	ldp	x24, x23, [sp, #80]
  413040:	ldp	x26, x25, [sp, #64]
  413044:	ldp	x28, x27, [sp, #48]
  413048:	ldp	x29, x30, [sp, #32]
  41304c:	add	sp, sp, #0x80
  413050:	ret
  413054:	lsr	x20, x24, #6
  413058:	cmp	w20, #0x1
  41305c:	mov	x21, xzr
  413060:	str	x8, [sp]
  413064:	b.lt	4130b0 <ferror@plt+0x109c0>  // b.tstop
  413068:	ldr	x26, [x19]
  41306c:	ldr	x27, [x19, #16]
  413070:	add	x8, x25, x8
  413074:	mov	w23, w20
  413078:	sub	x28, x8, x26
  41307c:	cmp	x27, x28
  413080:	b.ls	4131f4 <ferror@plt+0x10b04>  // b.plast
  413084:	add	x8, x26, x28
  413088:	mov	x9, x8
  41308c:	ldrb	w10, [x9], #1
  413090:	cmp	w10, #0x2e
  413094:	csel	x0, x9, x8, eq  // eq = none
  413098:	bl	4020b0 <strlen@plt>
  41309c:	add	x8, x21, x0
  4130a0:	subs	w23, w23, #0x1
  4130a4:	add	x21, x8, #0x1
  4130a8:	add	x28, x28, #0x40
  4130ac:	b.ne	41307c <ferror@plt+0x1098c>  // b.any
  4130b0:	mov	w8, #0x18                  	// #24
  4130b4:	smaddl	x0, w20, w8, x21
  4130b8:	bl	402240 <malloc@plt>
  4130bc:	str	x0, [x22]
  4130c0:	cbz	x0, 4131e4 <ferror@plt+0x10af4>
  4130c4:	cmp	w20, #0x1
  4130c8:	b.lt	413030 <ferror@plt+0x10940>  // b.tstop
  4130cc:	cmp	w25, #0x8
  4130d0:	b.hi	413234 <ferror@plt+0x10b44>  // b.pmore
  4130d4:	sxtw	x8, w20
  4130d8:	mov	w10, #0x18                  	// #24
  4130dc:	ldr	x9, [x19]
  4130e0:	madd	x22, x8, x10, x0
  4130e4:	ldr	x8, [sp]
  4130e8:	mov	x21, x0
  4130ec:	mov	x26, xzr
  4130f0:	ubfx	x28, x24, #6, #32
  4130f4:	sub	x11, x25, #0x1
  4130f8:	sub	x27, x8, x9
  4130fc:	str	x11, [sp, #8]
  413100:	ldr	x9, [x19, #16]
  413104:	add	x8, x27, x25
  413108:	cmp	x8, x9
  41310c:	b.hi	413214 <ferror@plt+0x10b24>  // b.pmore
  413110:	ldrb	w11, [x19, #24]
  413114:	ldr	x10, [x19]
  413118:	tbnz	w11, #4, 41314c <ferror@plt+0x10a5c>
  41311c:	cbz	w25, 413178 <ferror@plt+0x10a88>
  413120:	ldr	x11, [sp, #8]
  413124:	mov	x14, xzr
  413128:	mov	x13, x25
  41312c:	add	x12, x10, x11
  413130:	ldrb	w11, [x12, x27]
  413134:	sub	x13, x13, #0x1
  413138:	sub	x12, x12, #0x1
  41313c:	bfi	x11, x14, #8, #56
  413140:	mov	x14, x11
  413144:	cbnz	x13, 413130 <ferror@plt+0x10a40>
  413148:	b	41317c <ferror@plt+0x10a8c>
  41314c:	cbz	w25, 413178 <ferror@plt+0x10a88>
  413150:	mov	x14, xzr
  413154:	mov	x12, x10
  413158:	mov	x13, x25
  41315c:	ldrb	w11, [x12, x27]
  413160:	subs	x13, x13, #0x1
  413164:	add	x12, x12, #0x1
  413168:	bfi	x11, x14, #8, #56
  41316c:	mov	x14, x11
  413170:	b.ne	41315c <ferror@plt+0x10a6c>  // b.any
  413174:	b	41317c <ferror@plt+0x10a8c>
  413178:	mov	x11, xzr
  41317c:	cmp	x9, x8
  413180:	b.ls	4131f4 <ferror@plt+0x10b04>  // b.plast
  413184:	add	x8, x10, x8
  413188:	mov	x9, x8
  41318c:	ldrb	w10, [x9], #1
  413190:	mov	w12, #0x18                  	// #24
  413194:	madd	x12, x26, x12, x21
  413198:	str	x11, [x12]
  41319c:	cmp	w10, #0x2e
  4131a0:	csel	x23, x9, x8, eq  // eq = none
  4131a4:	mov	w11, #0x55                  	// #85
  4131a8:	mov	x0, x23
  4131ac:	str	w11, [x12, #8]
  4131b0:	str	x22, [x12, #16]
  4131b4:	bl	4020b0 <strlen@plt>
  4131b8:	add	x24, x0, #0x1
  4131bc:	mov	x0, x22
  4131c0:	mov	x1, x23
  4131c4:	mov	x2, x24
  4131c8:	bl	402070 <memcpy@plt>
  4131cc:	add	x26, x26, #0x1
  4131d0:	add	x22, x22, x24
  4131d4:	cmp	x26, x28
  4131d8:	add	x27, x27, #0x40
  4131dc:	b.ne	413100 <ferror@plt+0x10a10>  // b.any
  4131e0:	b	413030 <ferror@plt+0x10940>
  4131e4:	bl	402640 <__errno_location@plt>
  4131e8:	ldr	w8, [x0]
  4131ec:	neg	w20, w8
  4131f0:	b	413030 <ferror@plt+0x10940>
  4131f4:	adrp	x0, 419000 <ferror@plt+0x16910>
  4131f8:	adrp	x1, 419000 <ferror@plt+0x16910>
  4131fc:	adrp	x3, 419000 <ferror@plt+0x16910>
  413200:	add	x0, x0, #0x8fd
  413204:	add	x1, x1, #0x910
  413208:	add	x3, x3, #0x926
  41320c:	mov	w2, #0xca                  	// #202
  413210:	bl	402630 <__assert_fail@plt>
  413214:	adrp	x0, 419000 <ferror@plt+0x16910>
  413218:	adrp	x1, 419000 <ferror@plt+0x16910>
  41321c:	adrp	x3, 419000 <ferror@plt+0x16910>
  413220:	add	x0, x0, #0x9bd
  413224:	add	x1, x1, #0x910
  413228:	add	x3, x3, #0x97a
  41322c:	mov	w2, #0x89                  	// #137
  413230:	bl	402630 <__assert_fail@plt>
  413234:	adrp	x0, 419000 <ferror@plt+0x16910>
  413238:	adrp	x1, 419000 <ferror@plt+0x16910>
  41323c:	adrp	x3, 419000 <ferror@plt+0x16910>
  413240:	add	x0, x0, #0x961
  413244:	add	x1, x1, #0x910
  413248:	add	x3, x3, #0x97a
  41324c:	mov	w2, #0x88                  	// #136
  413250:	bl	402630 <__assert_fail@plt>
  413254:	sub	sp, sp, #0x80
  413258:	stp	x29, x30, [sp, #32]
  41325c:	stp	x28, x27, [sp, #48]
  413260:	stp	x26, x25, [sp, #64]
  413264:	stp	x24, x23, [sp, #80]
  413268:	stp	x22, x21, [sp, #96]
  41326c:	stp	x20, x19, [sp, #112]
  413270:	ldr	x8, [x0, #64]
  413274:	ldr	x9, [x0, #16]
  413278:	add	x29, sp, #0x20
  41327c:	cmp	x9, x8
  413280:	b.ls	41345c <ferror@plt+0x10d6c>  // b.plast
  413284:	ldrh	w9, [x0, #40]
  413288:	mov	x19, x0
  41328c:	cmp	w9, #0x2
  413290:	b.cc	4132f0 <ferror@plt+0x10c00>  // b.lo, b.ul, b.last
  413294:	ldr	x9, [x19]
  413298:	ldr	x22, [x19, #56]
  41329c:	mov	x21, x1
  4132a0:	mov	w20, #0x1                   	// #1
  4132a4:	add	x23, x9, x8
  4132a8:	sub	x2, x29, #0x8
  4132ac:	add	x3, sp, #0x10
  4132b0:	add	x4, sp, #0xc
  4132b4:	mov	x0, x19
  4132b8:	mov	w1, w20
  4132bc:	bl	412978 <ferror@plt+0x10288>
  4132c0:	tbnz	w0, #31, 4132e0 <ferror@plt+0x10bf0>
  4132c4:	ldr	w8, [sp, #12]
  4132c8:	cmp	x22, x8
  4132cc:	b.ls	4132e0 <ferror@plt+0x10bf0>  // b.plast
  4132d0:	add	x1, x23, x8
  4132d4:	mov	x0, x21
  4132d8:	bl	402430 <strcmp@plt>
  4132dc:	cbz	w0, 413314 <ferror@plt+0x10c24>
  4132e0:	ldrh	w8, [x19, #40]
  4132e4:	add	x20, x20, #0x1
  4132e8:	cmp	w20, w8
  4132ec:	b.cc	4132a8 <ferror@plt+0x10bb8>  // b.lo, b.ul, b.last
  4132f0:	mov	w0, #0xfffffffe            	// #-2
  4132f4:	ldp	x20, x19, [sp, #112]
  4132f8:	ldp	x22, x21, [sp, #96]
  4132fc:	ldp	x24, x23, [sp, #80]
  413300:	ldp	x26, x25, [sp, #64]
  413304:	ldp	x28, x27, [sp, #48]
  413308:	ldp	x29, x30, [sp, #32]
  41330c:	add	sp, sp, #0x80
  413310:	ret
  413314:	tst	w20, #0xffff
  413318:	b.eq	41347c <ferror@plt+0x10d8c>  // b.none
  41331c:	ldrh	w8, [x19, #40]
  413320:	cmp	w8, w20, uxth
  413324:	b.ls	41349c <ferror@plt+0x10dac>  // b.plast
  413328:	ldr	x26, [x19, #32]
  41332c:	ldrh	w25, [x19, #42]
  413330:	ldr	x21, [x19, #16]
  413334:	madd	x8, x25, x20, x26
  413338:	cmp	x21, x8
  41333c:	b.ls	41345c <ferror@plt+0x10d6c>  // b.plast
  413340:	ldr	w27, [x19, #24]
  413344:	mov	w9, #0x4                   	// #4
  413348:	mov	w10, #0x8                   	// #8
  41334c:	tst	w27, #0x2
  413350:	csel	x24, x10, x9, eq  // eq = none
  413354:	cmp	w24, #0x9
  413358:	b.cs	4134bc <ferror@plt+0x10dcc>  // b.hs, b.nlast
  41335c:	add	x8, x8, #0x8
  413360:	add	x8, x24, x8
  413364:	cmp	x8, x21
  413368:	b.hi	4134dc <ferror@plt+0x10dec>  // b.pmore
  41336c:	ldr	x22, [x19]
  413370:	tbnz	w27, #4, 4133a0 <ferror@plt+0x10cb0>
  413374:	add	x9, x22, x26
  413378:	mov	x10, xzr
  41337c:	add	x8, x24, #0x7
  413380:	madd	x9, x25, x20, x9
  413384:	ldrb	w28, [x9, x8]
  413388:	sub	x8, x8, #0x1
  41338c:	cmp	x8, #0x7
  413390:	bfi	x28, x10, #8, #56
  413394:	mov	x10, x28
  413398:	b.ne	413384 <ferror@plt+0x10c94>  // b.any
  41339c:	b	4133c8 <ferror@plt+0x10cd8>
  4133a0:	add	x8, x26, x22
  4133a4:	madd	x8, x25, x20, x8
  4133a8:	mov	x9, xzr
  4133ac:	add	x8, x8, #0x8
  4133b0:	mov	x10, x24
  4133b4:	ldrb	w28, [x8], #1
  4133b8:	subs	x10, x10, #0x1
  4133bc:	bfi	x28, x9, #8, #56
  4133c0:	mov	x9, x28
  4133c4:	b.ne	4133b4 <ferror@plt+0x10cc4>  // b.any
  4133c8:	ldr	x23, [x19, #8]
  4133cc:	cbnz	x23, 4133f4 <ferror@plt+0x10d04>
  4133d0:	mov	x0, x21
  4133d4:	bl	402240 <malloc@plt>
  4133d8:	str	x0, [x19, #8]
  4133dc:	cbz	x0, 41344c <ferror@plt+0x10d5c>
  4133e0:	mov	x1, x22
  4133e4:	mov	x2, x21
  4133e8:	mov	x23, x0
  4133ec:	bl	402070 <memcpy@plt>
  4133f0:	str	x23, [x19]
  4133f4:	and	x8, x28, #0xfffffffffffffffd
  4133f8:	tbnz	w27, #4, 41341c <ferror@plt+0x10d2c>
  4133fc:	add	x9, x26, x23
  413400:	madd	x9, x25, x20, x9
  413404:	add	x9, x9, #0x8
  413408:	strb	w8, [x9], #1
  41340c:	subs	x24, x24, #0x1
  413410:	lsr	x8, x8, #8
  413414:	b.ne	413408 <ferror@plt+0x10d18>  // b.any
  413418:	b	413444 <ferror@plt+0x10d54>
  41341c:	add	x10, x24, x26
  413420:	add	x10, x10, x23
  413424:	madd	x10, x25, x20, x10
  413428:	mov	x9, xzr
  41342c:	add	x10, x10, #0x7
  413430:	add	x9, x9, #0x1
  413434:	strb	w8, [x10], #-1
  413438:	cmp	x24, x9
  41343c:	lsr	x8, x8, #8
  413440:	b.hi	413430 <ferror@plt+0x10d40>  // b.pmore
  413444:	mov	w0, wzr
  413448:	b	4132f4 <ferror@plt+0x10c04>
  41344c:	bl	402640 <__errno_location@plt>
  413450:	ldr	w8, [x0]
  413454:	neg	w0, w8
  413458:	b	4132f4 <ferror@plt+0x10c04>
  41345c:	adrp	x0, 419000 <ferror@plt+0x16910>
  413460:	adrp	x1, 419000 <ferror@plt+0x16910>
  413464:	adrp	x3, 419000 <ferror@plt+0x16910>
  413468:	add	x0, x0, #0x8fd
  41346c:	add	x1, x1, #0x910
  413470:	add	x3, x3, #0x926
  413474:	mov	w2, #0xca                  	// #202
  413478:	bl	402630 <__assert_fail@plt>
  41347c:	adrp	x0, 419000 <ferror@plt+0x16910>
  413480:	adrp	x1, 419000 <ferror@plt+0x16910>
  413484:	adrp	x3, 419000 <ferror@plt+0x16910>
  413488:	add	x0, x0, #0x9d8
  41348c:	add	x1, x1, #0x910
  413490:	add	x3, x3, #0x9e9
  413494:	mov	w2, #0xd5                  	// #213
  413498:	bl	402630 <__assert_fail@plt>
  41349c:	adrp	x0, 419000 <ferror@plt+0x16910>
  4134a0:	adrp	x1, 419000 <ferror@plt+0x16910>
  4134a4:	adrp	x3, 419000 <ferror@plt+0x16910>
  4134a8:	add	x0, x0, #0xa2f
  4134ac:	add	x1, x1, #0x910
  4134b0:	add	x3, x3, #0x9e9
  4134b4:	mov	w2, #0xd6                  	// #214
  4134b8:	bl	402630 <__assert_fail@plt>
  4134bc:	adrp	x0, 419000 <ferror@plt+0x16910>
  4134c0:	adrp	x1, 419000 <ferror@plt+0x16910>
  4134c4:	adrp	x3, 419000 <ferror@plt+0x16910>
  4134c8:	add	x0, x0, #0x961
  4134cc:	add	x1, x1, #0x910
  4134d0:	add	x3, x3, #0x97a
  4134d4:	mov	w2, #0x88                  	// #136
  4134d8:	bl	402630 <__assert_fail@plt>
  4134dc:	adrp	x0, 419000 <ferror@plt+0x16910>
  4134e0:	adrp	x1, 419000 <ferror@plt+0x16910>
  4134e4:	adrp	x3, 419000 <ferror@plt+0x16910>
  4134e8:	add	x0, x0, #0x9bd
  4134ec:	add	x1, x1, #0x910
  4134f0:	add	x3, x3, #0x97a
  4134f4:	mov	w2, #0x89                  	// #137
  4134f8:	bl	402630 <__assert_fail@plt>
  4134fc:	sub	sp, sp, #0x50
  413500:	adrp	x1, 419000 <ferror@plt+0x16910>
  413504:	add	x1, x1, #0x5d3
  413508:	mov	x2, sp
  41350c:	add	x3, sp, #0x8
  413510:	stp	x29, x30, [sp, #16]
  413514:	stp	x24, x23, [sp, #32]
  413518:	stp	x22, x21, [sp, #48]
  41351c:	stp	x20, x19, [sp, #64]
  413520:	add	x29, sp, #0x10
  413524:	mov	x19, x0
  413528:	bl	412cdc <ferror@plt+0x105ec>
  41352c:	tbnz	w0, #31, 413634 <ferror@plt+0x10f44>
  413530:	ldr	x22, [sp]
  413534:	mov	w0, wzr
  413538:	cbz	x22, 413634 <ferror@plt+0x10f44>
  41353c:	ldr	x23, [sp, #8]
  413540:	cbz	x23, 413634 <ferror@plt+0x10f44>
  413544:	ldrb	w8, [x22]
  413548:	cmp	x23, #0x2
  41354c:	b.cc	41356c <ferror@plt+0x10e7c>  // b.lo, b.ul, b.last
  413550:	cbnz	w8, 41356c <ferror@plt+0x10e7c>
  413554:	sub	x23, x23, #0x1
  413558:	str	x23, [sp, #8]
  41355c:	ldrb	w8, [x22, #1]!
  413560:	cmp	x23, #0x2
  413564:	b.cc	41356c <ferror@plt+0x10e7c>  // b.lo, b.ul, b.last
  413568:	cbz	w8, 413554 <ferror@plt+0x10e64>
  41356c:	cmp	x23, #0x2
  413570:	b.cc	413630 <ferror@plt+0x10f40>  // b.lo, b.ul, b.last
  413574:	adrp	x20, 419000 <ferror@plt+0x16910>
  413578:	mov	x24, xzr
  41357c:	add	x20, x20, #0x8de
  413580:	add	x9, x24, #0x9
  413584:	cmp	x9, x23
  413588:	add	x9, x24, #0x1
  41358c:	b.cs	4135c8 <ferror@plt+0x10ed8>  // b.hs, b.nlast
  413590:	cmp	x9, x23
  413594:	b.cs	4135c8 <ferror@plt+0x10ed8>  // b.hs, b.nlast
  413598:	tst	w8, #0xff
  41359c:	b.eq	4135c8 <ferror@plt+0x10ed8>  // b.none
  4135a0:	add	x21, x22, x24
  4135a4:	mov	w2, #0x9                   	// #9
  4135a8:	mov	x0, x21
  4135ac:	mov	x1, x20
  4135b0:	bl	402260 <strncmp@plt>
  4135b4:	cbz	w0, 4135e4 <ferror@plt+0x10ef4>
  4135b8:	mov	x0, x21
  4135bc:	bl	4020b0 <strlen@plt>
  4135c0:	add	x8, x0, x24
  4135c4:	add	x9, x8, #0x1
  4135c8:	cmp	x9, x23
  4135cc:	b.cs	4135dc <ferror@plt+0x10eec>  // b.hs, b.nlast
  4135d0:	ldrb	w8, [x22, x9]
  4135d4:	mov	x24, x9
  4135d8:	b	413580 <ferror@plt+0x10e90>
  4135dc:	mov	w0, #0xfffffffe            	// #-2
  4135e0:	b	413634 <ferror@plt+0x10f44>
  4135e4:	ldp	x22, x20, [x19]
  4135e8:	cbnz	x20, 413614 <ferror@plt+0x10f24>
  4135ec:	ldr	x23, [x19, #16]
  4135f0:	mov	x0, x23
  4135f4:	bl	402240 <malloc@plt>
  4135f8:	str	x0, [x19, #8]
  4135fc:	cbz	x0, 41364c <ferror@plt+0x10f5c>
  413600:	mov	x1, x22
  413604:	mov	x2, x23
  413608:	mov	x20, x0
  41360c:	bl	402070 <memcpy@plt>
  413610:	str	x20, [x19]
  413614:	mov	x0, x21
  413618:	sub	x19, x21, x22
  41361c:	bl	4020b0 <strlen@plt>
  413620:	mov	x2, x0
  413624:	add	x0, x20, x19
  413628:	mov	w1, wzr
  41362c:	bl	402280 <memset@plt>
  413630:	mov	w0, wzr
  413634:	ldp	x20, x19, [sp, #64]
  413638:	ldp	x22, x21, [sp, #48]
  41363c:	ldp	x24, x23, [sp, #32]
  413640:	ldp	x29, x30, [sp, #16]
  413644:	add	sp, sp, #0x50
  413648:	ret
  41364c:	bl	402640 <__errno_location@plt>
  413650:	ldr	w8, [x0]
  413654:	neg	w0, w8
  413658:	b	413634 <ferror@plt+0x10f44>
  41365c:	sub	sp, sp, #0xe0
  413660:	stp	x29, x30, [sp, #128]
  413664:	stp	x20, x19, [sp, #208]
  413668:	add	x29, sp, #0x80
  41366c:	mov	x20, x1
  413670:	adrp	x1, 419000 <ferror@plt+0x16910>
  413674:	add	x1, x1, #0x8e8
  413678:	sub	x2, x29, #0x30
  41367c:	sub	x3, x29, #0x20
  413680:	stp	x28, x27, [sp, #144]
  413684:	stp	x26, x25, [sp, #160]
  413688:	stp	x24, x23, [sp, #176]
  41368c:	stp	x22, x21, [sp, #192]
  413690:	mov	x21, x0
  413694:	bl	412cdc <ferror@plt+0x105ec>
  413698:	tbnz	w0, #31, 413be0 <ferror@plt+0x114f0>
  41369c:	adrp	x1, 419000 <ferror@plt+0x16910>
  4136a0:	add	x1, x1, #0x8f0
  4136a4:	sub	x2, x29, #0x38
  4136a8:	sub	x3, x29, #0x28
  4136ac:	mov	x0, x21
  4136b0:	bl	412cdc <ferror@plt+0x105ec>
  4136b4:	tbnz	w0, #31, 413be0 <ferror@plt+0x114f0>
  4136b8:	ldr	w11, [x21, #24]
  4136bc:	ldur	x9, [x29, #-40]
  4136c0:	mov	w8, #0x10                  	// #16
  4136c4:	mov	w10, #0x18                  	// #24
  4136c8:	tst	w11, #0x2
  4136cc:	csel	x12, x10, x8, eq  // eq = none
  4136d0:	udiv	x8, x9, x12
  4136d4:	str	x8, [sp, #64]
  4136d8:	msub	x8, x8, x12, x9
  4136dc:	cbnz	x8, 413be0 <ferror@plt+0x114f0>
  4136e0:	ldr	x8, [sp, #64]
  4136e4:	cmp	w8, #0x2
  4136e8:	b.lt	413be0 <ferror@plt+0x114f0>  // b.tstop
  4136ec:	stp	xzr, xzr, [sp, #32]
  4136f0:	ldp	x8, x9, [x29, #-56]
  4136f4:	ldr	x23, [x21]
  4136f8:	ldr	x27, [x21, #16]
  4136fc:	ldur	x10, [x29, #-32]
  413700:	mov	w25, #0x1                   	// #1
  413704:	stp	x9, x8, [sp, #16]
  413708:	sub	x9, x9, x23
  41370c:	sub	x22, x8, x23
  413710:	add	x19, x12, x8
  413714:	stp	x9, x10, [sp, #48]
  413718:	add	x22, x22, x12
  41371c:	add	x8, x22, #0x4
  413720:	cmp	x8, x27
  413724:	b.hi	413dc8 <ferror@plt+0x116d8>  // b.pmore
  413728:	mov	x9, xzr
  41372c:	mov	x10, xzr
  413730:	tbnz	w11, #4, 413754 <ferror@plt+0x11064>
  413734:	add	x8, x19, x9
  413738:	ldrb	w8, [x8, #3]
  41373c:	sub	x9, x9, #0x1
  413740:	cmn	x9, #0x4
  413744:	bfi	x8, x10, #8, #56
  413748:	mov	x10, x8
  41374c:	b.ne	413734 <ferror@plt+0x11044>  // b.any
  413750:	b	41376c <ferror@plt+0x1107c>
  413754:	ldrb	w8, [x19, x9]
  413758:	add	x9, x9, #0x1
  41375c:	cmp	x9, #0x4
  413760:	bfi	x8, x10, #8, #56
  413764:	mov	x10, x8
  413768:	b.ne	413754 <ferror@plt+0x11064>  // b.any
  41376c:	ldr	x9, [sp, #56]
  413770:	and	x8, x8, #0xffffffff
  413774:	cmp	x8, x9
  413778:	b.cs	413be0 <ferror@plt+0x114f0>  // b.hs, b.nlast
  41377c:	ldr	x9, [sp, #48]
  413780:	add	x8, x8, x9
  413784:	cmp	x27, x8
  413788:	b.ls	413de8 <ferror@plt+0x116f8>  // b.plast
  41378c:	mov	x24, x21
  413790:	add	x21, x23, x8
  413794:	adrp	x1, 419000 <ferror@plt+0x16910>
  413798:	mov	w2, #0x6                   	// #6
  41379c:	mov	x0, x21
  4137a0:	add	x1, x1, #0xa61
  4137a4:	mov	x28, x12
  4137a8:	mov	w26, w11
  4137ac:	bl	402260 <strncmp@plt>
  4137b0:	cbnz	w0, 4137d8 <ferror@plt+0x110e8>
  4137b4:	add	x0, x21, #0x6
  4137b8:	bl	4020b0 <strlen@plt>
  4137bc:	ldr	x8, [sp, #32]
  4137c0:	add	x8, x8, x0
  4137c4:	add	x8, x8, #0x1
  4137c8:	str	x8, [sp, #32]
  4137cc:	ldr	x8, [sp, #40]
  4137d0:	add	w8, w8, #0x1
  4137d4:	str	x8, [sp, #40]
  4137d8:	ldr	x8, [sp, #64]
  4137dc:	add	w25, w25, #0x1
  4137e0:	mov	x21, x24
  4137e4:	mov	x12, x28
  4137e8:	cmp	w25, w8
  4137ec:	add	x19, x19, x28
  4137f0:	mov	w11, w26
  4137f4:	b.lt	413718 <ferror@plt+0x11028>  // b.tstop
  4137f8:	ldr	x8, [sp, #40]
  4137fc:	cbz	w8, 413be0 <ferror@plt+0x114f0>
  413800:	ldp	x10, x9, [sp, #32]
  413804:	mov	w8, #0x18                  	// #24
  413808:	smaddl	x0, w9, w8, x10
  41380c:	bl	402240 <malloc@plt>
  413810:	str	x0, [x20]
  413814:	cbz	x0, 413d68 <ferror@plt+0x11678>
  413818:	ldr	x8, [sp, #64]
  41381c:	cmp	w8, #0x2
  413820:	b.lt	413c48 <ferror@plt+0x11558>  // b.tstop
  413824:	ldr	x9, [x21]
  413828:	ldr	x16, [sp, #24]
  41382c:	ldr	x8, [x21, #16]
  413830:	str	x0, [sp]
  413834:	sub	x10, x16, x9
  413838:	add	x0, x10, x28
  41383c:	add	x10, x0, #0x4
  413840:	cmp	x10, x8
  413844:	str	x10, [sp, #56]
  413848:	b.hi	413dc8 <ferror@plt+0x116d8>  // b.pmore
  41384c:	ldr	x11, [sp, #16]
  413850:	mov	x13, x28
  413854:	ldr	x10, [sp, #40]
  413858:	ldr	x13, [sp]
  41385c:	sub	x11, x11, x9
  413860:	str	x11, [sp, #16]
  413864:	add	x11, x28, x16
  413868:	sxtw	x10, w10
  41386c:	mov	w14, #0x18                  	// #24
  413870:	sub	x9, x11, x9
  413874:	mov	w20, wzr
  413878:	mov	w16, #0x1                   	// #1
  41387c:	madd	x10, x10, x14, x13
  413880:	add	x14, x9, #0x3
  413884:	add	x27, x9, #0x7
  413888:	add	x18, x9, #0x8
  41388c:	add	x1, x9, #0xf
  413890:	str	x10, [sp, #8]
  413894:	ldr	x9, [x21]
  413898:	mov	x11, xzr
  41389c:	mov	x13, xzr
  4138a0:	tbnz	w26, #4, 4138c4 <ferror@plt+0x111d4>
  4138a4:	add	x12, x9, x14
  4138a8:	ldrb	w10, [x12, x11]
  4138ac:	sub	x11, x11, #0x1
  4138b0:	cmn	x11, #0x4
  4138b4:	bfi	x10, x13, #8, #56
  4138b8:	mov	x13, x10
  4138bc:	b.ne	4138a8 <ferror@plt+0x111b8>  // b.any
  4138c0:	b	4138e0 <ferror@plt+0x111f0>
  4138c4:	add	x12, x9, x0
  4138c8:	ldrb	w10, [x12, x11]
  4138cc:	add	x11, x11, #0x1
  4138d0:	cmp	x11, #0x4
  4138d4:	bfi	x10, x13, #8, #56
  4138d8:	mov	x13, x10
  4138dc:	b.ne	4138c8 <ferror@plt+0x111d8>  // b.any
  4138e0:	str	x0, [sp, #32]
  4138e4:	tbnz	w26, #1, 413920 <ferror@plt+0x11230>
  4138e8:	add	x11, x0, #0x10
  4138ec:	cmp	x11, x8
  4138f0:	b.hi	413dc8 <ferror@plt+0x116d8>  // b.pmore
  4138f4:	mov	x11, xzr
  4138f8:	mov	x13, xzr
  4138fc:	tbnz	w26, #4, 413958 <ferror@plt+0x11268>
  413900:	add	x12, x9, x1
  413904:	ldrb	w23, [x12, x11]
  413908:	sub	x11, x11, #0x1
  41390c:	cmn	x11, #0x8
  413910:	bfi	x23, x13, #8, #56
  413914:	mov	x13, x23
  413918:	b.ne	413904 <ferror@plt+0x11214>  // b.any
  41391c:	b	413974 <ferror@plt+0x11284>
  413920:	add	x11, x0, #0x8
  413924:	cmp	x11, x8
  413928:	b.hi	413dc8 <ferror@plt+0x116d8>  // b.pmore
  41392c:	mov	x11, xzr
  413930:	mov	x13, xzr
  413934:	tbnz	w26, #4, 4139a8 <ferror@plt+0x112b8>
  413938:	add	x12, x9, x27
  41393c:	ldrb	w23, [x12, x11]
  413940:	sub	x11, x11, #0x1
  413944:	cmn	x11, #0x4
  413948:	bfi	x23, x13, #8, #56
  41394c:	mov	x13, x23
  413950:	b.ne	41393c <ferror@plt+0x1124c>  // b.any
  413954:	b	4139c8 <ferror@plt+0x112d8>
  413958:	add	x12, x9, x18
  41395c:	ldrb	w23, [x12, x11]
  413960:	add	x11, x11, #0x1
  413964:	cmp	x11, #0x8
  413968:	bfi	x23, x13, #8, #56
  41396c:	mov	x13, x23
  413970:	b.ne	41395c <ferror@plt+0x1126c>  // b.any
  413974:	add	x11, x0, #0x5
  413978:	cmp	x11, x8
  41397c:	b.hi	413dc8 <ferror@plt+0x116d8>  // b.pmore
  413980:	add	x11, x0, #0x8
  413984:	cmp	x11, x8
  413988:	b.hi	413dc8 <ferror@plt+0x116d8>  // b.pmore
  41398c:	ldr	x11, [sp, #56]
  413990:	ldrb	w11, [x9, x11]
  413994:	str	x11, [sp, #24]
  413998:	add	x11, x0, x9
  41399c:	add	x12, x11, #0x6
  4139a0:	add	x13, x11, #0x7
  4139a4:	b	4139f4 <ferror@plt+0x11304>
  4139a8:	ldr	x12, [sp, #56]
  4139ac:	add	x12, x9, x12
  4139b0:	ldrb	w23, [x12, x11]
  4139b4:	add	x11, x11, #0x1
  4139b8:	cmp	x11, #0x4
  4139bc:	bfi	x23, x13, #8, #56
  4139c0:	mov	x13, x23
  4139c4:	b.ne	4139b0 <ferror@plt+0x112c0>  // b.any
  4139c8:	add	x11, x0, #0xd
  4139cc:	cmp	x11, x8
  4139d0:	b.hi	413dc8 <ferror@plt+0x116d8>  // b.pmore
  4139d4:	add	x11, x0, #0x10
  4139d8:	cmp	x11, x8
  4139dc:	b.hi	413dc8 <ferror@plt+0x116d8>  // b.pmore
  4139e0:	add	x11, x0, x9
  4139e4:	ldrb	w12, [x11, #12]
  4139e8:	add	x13, x11, #0xf
  4139ec:	str	x12, [sp, #24]
  4139f0:	add	x12, x11, #0xe
  4139f4:	tst	w26, #0x10
  4139f8:	csel	x11, x12, x13, eq  // eq = none
  4139fc:	csel	x12, x13, x12, eq  // eq = none
  413a00:	ldr	x13, [sp, #16]
  413a04:	stp	x18, x1, [sp, #40]
  413a08:	add	x10, x13, w10, uxtw
  413a0c:	cmp	x8, x10
  413a10:	b.ls	413de8 <ferror@plt+0x116f8>  // b.plast
  413a14:	ldrb	w19, [x12]
  413a18:	ldrb	w25, [x11]
  413a1c:	add	x22, x9, x10
  413a20:	adrp	x1, 419000 <ferror@plt+0x16910>
  413a24:	mov	w2, #0x6                   	// #6
  413a28:	mov	x0, x22
  413a2c:	add	x1, x1, #0xa61
  413a30:	mov	w26, w16
  413a34:	mov	x21, x14
  413a38:	bl	402260 <strncmp@plt>
  413a3c:	cbnz	w0, 413b04 <ferror@plt+0x11414>
  413a40:	bfi	w25, w19, #8, #8
  413a44:	cbz	w25, 413a84 <ferror@plt+0x11394>
  413a48:	mov	w8, #0xfff1                	// #65521
  413a4c:	cmp	w25, w8
  413a50:	b.eq	413a84 <ferror@plt+0x11394>  // b.none
  413a54:	sub	x2, x29, #0x8
  413a58:	sub	x3, x29, #0x10
  413a5c:	sub	x4, x29, #0x14
  413a60:	mov	x0, x24
  413a64:	mov	w1, w25
  413a68:	bl	412978 <ferror@plt+0x10288>
  413a6c:	tbnz	w0, #31, 413a80 <ferror@plt+0x11390>
  413a70:	ldur	x8, [x29, #-16]
  413a74:	sub	x8, x8, #0x4
  413a78:	cmp	x8, x23
  413a7c:	b.cs	413b60 <ferror@plt+0x11470>  // b.hs, b.nlast
  413a80:	mov	x23, #0xffffffffffffffff    	// #-1
  413a84:	ldr	x11, [sp]
  413a88:	ldr	x12, [sp, #24]
  413a8c:	lsr	w9, w12, #4
  413a90:	mov	w10, #0x18                  	// #24
  413a94:	add	x19, x22, #0x6
  413a98:	sxtw	x8, w20
  413a9c:	smull	x10, w20, w10
  413aa0:	cmp	w9, #0x2
  413aa4:	str	x23, [x11, x10]
  413aa8:	b.hi	413ac0 <ferror@plt+0x113d0>  // b.pmore
  413aac:	adrp	x10, 419000 <ferror@plt+0x16910>
  413ab0:	sbfx	x9, x12, #4, #4
  413ab4:	add	x10, x10, #0xa68
  413ab8:	ldr	w9, [x10, x9, lsl #2]
  413abc:	b	413ac4 <ferror@plt+0x113d4>
  413ac0:	mov	w9, wzr
  413ac4:	ldr	x23, [sp, #8]
  413ac8:	mov	w10, #0x18                  	// #24
  413acc:	madd	x8, x8, x10, x11
  413ad0:	mov	x0, x19
  413ad4:	str	w9, [x8, #8]
  413ad8:	str	x23, [x8, #16]
  413adc:	bl	4020b0 <strlen@plt>
  413ae0:	mov	x25, x0
  413ae4:	mov	x0, x23
  413ae8:	mov	x1, x19
  413aec:	mov	x2, x25
  413af0:	bl	402070 <memcpy@plt>
  413af4:	add	x23, x23, x25
  413af8:	strb	wzr, [x23], #1
  413afc:	add	w20, w20, #0x1
  413b00:	str	x23, [sp, #8]
  413b04:	ldr	x8, [sp, #64]
  413b08:	ldp	x18, x1, [sp, #40]
  413b0c:	ldr	x0, [sp, #32]
  413b10:	mov	w16, w26
  413b14:	add	w16, w26, #0x1
  413b18:	mov	x9, x28
  413b1c:	mov	x14, x21
  413b20:	cmp	w16, w8
  413b24:	b.ge	413c54 <ferror@plt+0x11564>  // b.tcont
  413b28:	ldr	x10, [sp, #56]
  413b2c:	ldr	x8, [x24, #16]
  413b30:	ldr	w26, [x24, #24]
  413b34:	mov	x21, x24
  413b38:	add	x10, x10, x9
  413b3c:	add	x0, x0, x9
  413b40:	add	x14, x14, x9
  413b44:	add	x27, x27, x9
  413b48:	add	x18, x18, x9
  413b4c:	cmp	x10, x8
  413b50:	add	x1, x1, x9
  413b54:	str	x10, [sp, #56]
  413b58:	b.ls	413894 <ferror@plt+0x111a4>  // b.plast
  413b5c:	b	413dc8 <ferror@plt+0x116d8>
  413b60:	ldur	x8, [x29, #-8]
  413b64:	ldr	x9, [x24, #16]
  413b68:	ldr	x12, [sp, #24]
  413b6c:	add	x8, x8, x23
  413b70:	add	x10, x8, #0x4
  413b74:	cmp	x10, x9
  413b78:	b.hi	413dc8 <ferror@plt+0x116d8>  // b.pmore
  413b7c:	ldr	x9, [x24]
  413b80:	ldrb	w10, [x24, #24]
  413b84:	mov	x11, x24
  413b88:	add	x8, x9, x8
  413b8c:	tbnz	w10, #4, 413bb8 <ferror@plt+0x114c8>
  413b90:	ldr	x11, [sp]
  413b94:	mov	x10, xzr
  413b98:	mov	w9, #0x3                   	// #3
  413b9c:	ldrb	w23, [x8, x9]
  413ba0:	sub	x9, x9, #0x1
  413ba4:	cmn	x9, #0x1
  413ba8:	bfi	x23, x10, #8, #56
  413bac:	mov	x10, x23
  413bb0:	b.ne	413b9c <ferror@plt+0x114ac>  // b.any
  413bb4:	b	413a8c <ferror@plt+0x1139c>
  413bb8:	ldr	x11, [sp]
  413bbc:	mov	x9, xzr
  413bc0:	mov	x10, xzr
  413bc4:	ldrb	w23, [x8, x9]
  413bc8:	add	x9, x9, #0x1
  413bcc:	cmp	x9, #0x4
  413bd0:	bfi	x23, x10, #8, #56
  413bd4:	mov	x10, x23
  413bd8:	b.ne	413bc4 <ferror@plt+0x114d4>  // b.any
  413bdc:	b	413a8c <ferror@plt+0x1139c>
  413be0:	adrp	x1, 419000 <ferror@plt+0x16910>
  413be4:	add	x1, x1, #0xa4f
  413be8:	sub	x2, x29, #0x10
  413bec:	sub	x3, x29, #0x8
  413bf0:	mov	x0, x21
  413bf4:	mov	x22, x20
  413bf8:	str	xzr, [x20]
  413bfc:	bl	412cdc <ferror@plt+0x105ec>
  413c00:	tbnz	w0, #31, 413c50 <ferror@plt+0x11560>
  413c04:	ldur	x23, [x29, #-16]
  413c08:	mov	w20, wzr
  413c0c:	cbz	x23, 413c54 <ferror@plt+0x11564>
  413c10:	ldur	x24, [x29, #-8]
  413c14:	cbz	x24, 413c54 <ferror@plt+0x11564>
  413c18:	ldrb	w8, [x23]
  413c1c:	cmp	x24, #0x2
  413c20:	b.cc	413c40 <ferror@plt+0x11550>  // b.lo, b.ul, b.last
  413c24:	cbnz	w8, 413c40 <ferror@plt+0x11550>
  413c28:	sub	x24, x24, #0x1
  413c2c:	stur	x24, [x29, #-8]
  413c30:	ldrb	w8, [x23, #1]!
  413c34:	cmp	x24, #0x2
  413c38:	b.cc	413c40 <ferror@plt+0x11550>  // b.lo, b.ul, b.last
  413c3c:	cbz	w8, 413c28 <ferror@plt+0x11538>
  413c40:	cmp	x24, #0x2
  413c44:	b.cs	413c78 <ferror@plt+0x11588>  // b.hs, b.nlast
  413c48:	mov	w20, wzr
  413c4c:	b	413c54 <ferror@plt+0x11564>
  413c50:	mov	w20, w0
  413c54:	mov	w0, w20
  413c58:	ldp	x20, x19, [sp, #208]
  413c5c:	ldp	x22, x21, [sp, #192]
  413c60:	ldp	x24, x23, [sp, #176]
  413c64:	ldp	x26, x25, [sp, #160]
  413c68:	ldp	x28, x27, [sp, #144]
  413c6c:	ldp	x29, x30, [sp, #128]
  413c70:	add	sp, sp, #0xe0
  413c74:	ret
  413c78:	mov	x10, xzr
  413c7c:	mov	x11, xzr
  413c80:	mov	w9, wzr
  413c84:	tst	w8, #0xff
  413c88:	b.eq	413c94 <ferror@plt+0x115a4>  // b.none
  413c8c:	add	x10, x10, #0x1
  413c90:	b	413cb0 <ferror@plt+0x115c0>
  413c94:	cmp	x11, x10
  413c98:	b.ne	413ca4 <ferror@plt+0x115b4>  // b.any
  413c9c:	add	x10, x10, #0x1
  413ca0:	b	413cac <ferror@plt+0x115bc>
  413ca4:	add	x10, x10, #0x1
  413ca8:	add	w9, w9, #0x1
  413cac:	mov	x11, x10
  413cb0:	cmp	x10, x24
  413cb4:	b.eq	413cc0 <ferror@plt+0x115d0>  // b.none
  413cb8:	ldrb	w8, [x23, x10]
  413cbc:	b	413c84 <ferror@plt+0x11594>
  413cc0:	add	x8, x24, x23
  413cc4:	ldurb	w8, [x8, #-1]
  413cc8:	cmp	w8, #0x0
  413ccc:	cinc	w19, w9, ne  // ne = any
  413cd0:	mov	w8, #0x18                  	// #24
  413cd4:	smaddl	x8, w19, w8, x24
  413cd8:	add	x0, x8, #0x1
  413cdc:	bl	402240 <malloc@plt>
  413ce0:	str	x0, [x22]
  413ce4:	cbz	x0, 413d68 <ferror@plt+0x11678>
  413ce8:	sxtw	x8, w19
  413cec:	mov	w26, #0x18                  	// #24
  413cf0:	mov	x21, x0
  413cf4:	madd	x19, x8, x26, x0
  413cf8:	cbz	x24, 413d78 <ferror@plt+0x11688>
  413cfc:	mov	x25, xzr
  413d00:	mov	x8, xzr
  413d04:	mov	w20, wzr
  413d08:	mov	w27, #0x47                  	// #71
  413d0c:	ldrb	w9, [x23, x25]
  413d10:	cbz	w9, 413d1c <ferror@plt+0x1162c>
  413d14:	add	x25, x25, #0x1
  413d18:	b	413d5c <ferror@plt+0x1166c>
  413d1c:	subs	x22, x25, x8
  413d20:	b.eq	413d54 <ferror@plt+0x11664>  // b.none
  413d24:	smaddl	x9, w20, w26, x21
  413d28:	add	x1, x23, x8
  413d2c:	mov	x0, x19
  413d30:	mov	x2, x22
  413d34:	str	xzr, [x9]
  413d38:	str	w27, [x9, #8]
  413d3c:	str	x19, [x9, #16]
  413d40:	bl	402070 <memcpy@plt>
  413d44:	ldur	x24, [x29, #-8]
  413d48:	add	x19, x19, x22
  413d4c:	strb	wzr, [x19], #1
  413d50:	add	w20, w20, #0x1
  413d54:	add	x25, x25, #0x1
  413d58:	mov	x8, x25
  413d5c:	cmp	x25, x24
  413d60:	b.cc	413d0c <ferror@plt+0x1161c>  // b.lo, b.ul, b.last
  413d64:	b	413d84 <ferror@plt+0x11694>
  413d68:	bl	402640 <__errno_location@plt>
  413d6c:	ldr	w8, [x0]
  413d70:	neg	w20, w8
  413d74:	b	413c54 <ferror@plt+0x11564>
  413d78:	mov	w20, wzr
  413d7c:	mov	x8, xzr
  413d80:	mov	x25, xzr
  413d84:	add	x9, x25, x23
  413d88:	ldurb	w9, [x9, #-1]
  413d8c:	cbz	w9, 413c54 <ferror@plt+0x11564>
  413d90:	sub	x22, x25, x8
  413d94:	mov	w9, #0x18                  	// #24
  413d98:	mov	w10, #0x47                  	// #71
  413d9c:	smaddl	x9, w20, w9, x21
  413da0:	add	x1, x23, x8
  413da4:	mov	x0, x19
  413da8:	mov	x2, x22
  413dac:	str	xzr, [x9]
  413db0:	str	w10, [x9, #8]
  413db4:	str	x19, [x9, #16]
  413db8:	bl	402070 <memcpy@plt>
  413dbc:	add	w20, w20, #0x1
  413dc0:	strb	wzr, [x19, x22]
  413dc4:	b	413c54 <ferror@plt+0x11564>
  413dc8:	adrp	x0, 419000 <ferror@plt+0x16910>
  413dcc:	adrp	x1, 419000 <ferror@plt+0x16910>
  413dd0:	adrp	x3, 419000 <ferror@plt+0x16910>
  413dd4:	add	x0, x0, #0x9bd
  413dd8:	add	x1, x1, #0x910
  413ddc:	add	x3, x3, #0x97a
  413de0:	mov	w2, #0x89                  	// #137
  413de4:	bl	402630 <__assert_fail@plt>
  413de8:	adrp	x0, 419000 <ferror@plt+0x16910>
  413dec:	adrp	x1, 419000 <ferror@plt+0x16910>
  413df0:	adrp	x3, 419000 <ferror@plt+0x16910>
  413df4:	add	x0, x0, #0x8fd
  413df8:	add	x1, x1, #0x910
  413dfc:	add	x3, x3, #0x926
  413e00:	mov	w2, #0xca                  	// #202
  413e04:	bl	402630 <__assert_fail@plt>
  413e08:	sub	sp, sp, #0x140
  413e0c:	stp	x29, x30, [sp, #224]
  413e10:	stp	x22, x21, [sp, #288]
  413e14:	add	x29, sp, #0xe0
  413e18:	mov	x22, x1
  413e1c:	adrp	x1, 419000 <ferror@plt+0x16910>
  413e20:	add	x1, x1, #0x1dc
  413e24:	sub	x2, x29, #0x28
  413e28:	sub	x3, x29, #0x10
  413e2c:	stp	x28, x27, [sp, #240]
  413e30:	stp	x26, x25, [sp, #256]
  413e34:	stp	x24, x23, [sp, #272]
  413e38:	stp	x20, x19, [sp, #304]
  413e3c:	mov	x19, x0
  413e40:	bl	412cdc <ferror@plt+0x105ec>
  413e44:	tbnz	w0, #31, 413e7c <ferror@plt+0x1178c>
  413e48:	ldrb	w8, [x19, #24]
  413e4c:	ldur	x23, [x29, #-16]
  413e50:	mov	w9, #0x4                   	// #4
  413e54:	mov	w10, #0x8                   	// #8
  413e58:	tst	w8, #0x2
  413e5c:	csel	x20, x10, x9, eq  // eq = none
  413e60:	tst	x23, #0x3f
  413e64:	b.eq	413e74 <ferror@plt+0x11784>  // b.none
  413e68:	mov	x23, xzr
  413e6c:	stur	xzr, [x29, #-40]
  413e70:	stur	xzr, [x29, #-16]
  413e74:	mov	w25, #0x40                  	// #64
  413e78:	b	413e90 <ferror@plt+0x117a0>
  413e7c:	mov	x23, xzr
  413e80:	mov	x20, xzr
  413e84:	mov	x25, xzr
  413e88:	stur	xzr, [x29, #-40]
  413e8c:	stur	xzr, [x29, #-16]
  413e90:	adrp	x1, 419000 <ferror@plt+0x16910>
  413e94:	add	x1, x1, #0x8e8
  413e98:	sub	x2, x29, #0x30
  413e9c:	sub	x3, x29, #0x18
  413ea0:	mov	x0, x19
  413ea4:	bl	412cdc <ferror@plt+0x105ec>
  413ea8:	tbnz	w0, #31, 413eec <ferror@plt+0x117fc>
  413eac:	adrp	x1, 419000 <ferror@plt+0x16910>
  413eb0:	add	x1, x1, #0x8f0
  413eb4:	sub	x2, x29, #0x38
  413eb8:	sub	x3, x29, #0x20
  413ebc:	mov	x0, x19
  413ec0:	bl	412cdc <ferror@plt+0x105ec>
  413ec4:	tbnz	w0, #31, 413eec <ferror@plt+0x117fc>
  413ec8:	ldr	w26, [x19, #24]
  413ecc:	ldur	x9, [x29, #-32]
  413ed0:	mov	w8, #0x10                  	// #16
  413ed4:	mov	w10, #0x18                  	// #24
  413ed8:	tst	w26, #0x2
  413edc:	csel	x10, x10, x8, eq  // eq = none
  413ee0:	udiv	x27, x9, x10
  413ee4:	msub	x8, x27, x10, x9
  413ee8:	cbz	x8, 413f14 <ferror@plt+0x11824>
  413eec:	mov	w24, #0xffffffea            	// #-22
  413ef0:	mov	w0, w24
  413ef4:	ldp	x20, x19, [sp, #304]
  413ef8:	ldp	x22, x21, [sp, #288]
  413efc:	ldp	x24, x23, [sp, #272]
  413f00:	ldp	x26, x25, [sp, #256]
  413f04:	ldp	x28, x27, [sp, #240]
  413f08:	ldp	x29, x30, [sp, #224]
  413f0c:	add	sp, sp, #0x140
  413f10:	ret
  413f14:	str	x10, [sp, #88]
  413f18:	cbz	x23, 413f40 <ferror@plt+0x11850>
  413f1c:	udiv	x8, x23, x25
  413f20:	sxtw	x0, w8
  413f24:	mov	w1, #0x1                   	// #1
  413f28:	str	x8, [sp, #48]
  413f2c:	bl	4022b0 <calloc@plt>
  413f30:	cbz	x0, 41428c <ferror@plt+0x11b9c>
  413f34:	mov	x21, x0
  413f38:	stur	x23, [x29, #-64]
  413f3c:	b	413f4c <ferror@plt+0x1185c>
  413f40:	stur	x23, [x29, #-64]
  413f44:	mov	x21, xzr
  413f48:	str	xzr, [sp, #48]
  413f4c:	ldrh	w8, [x19, #80]
  413f50:	ldr	x24, [x19]
  413f54:	sxtw	x0, w27
  413f58:	mov	w1, #0x8                   	// #8
  413f5c:	stur	w8, [x29, #-100]
  413f60:	ldur	x8, [x29, #-48]
  413f64:	stur	x0, [x29, #-80]
  413f68:	str	x8, [sp, #24]
  413f6c:	ldur	x8, [x29, #-56]
  413f70:	str	x8, [sp, #32]
  413f74:	bl	4022b0 <calloc@plt>
  413f78:	cbz	x0, 414284 <ferror@plt+0x11b94>
  413f7c:	mov	x23, x0
  413f80:	cmp	w27, #0x1
  413f84:	str	x22, [sp, #16]
  413f88:	stp	x20, x21, [sp, #96]
  413f8c:	str	x27, [sp]
  413f90:	str	x19, [sp, #80]
  413f94:	str	x25, [sp, #112]
  413f98:	str	x0, [sp, #56]
  413f9c:	b.le	414294 <ferror@plt+0x11ba4>
  413fa0:	ldp	x8, x10, [sp, #24]
  413fa4:	stp	xzr, xzr, [x29, #-96]
  413fa8:	ldr	x20, [x19, #16]
  413fac:	ldur	x11, [x29, #-40]
  413fb0:	sub	x8, x8, x24
  413fb4:	str	x8, [sp, #64]
  413fb8:	ldur	x8, [x29, #-24]
  413fbc:	ldr	x19, [sp, #88]
  413fc0:	tst	w26, #0x2
  413fc4:	mov	w9, #0x8                   	// #8
  413fc8:	str	x8, [sp, #72]
  413fcc:	mov	w8, #0x4                   	// #4
  413fd0:	sub	x22, x10, x24
  413fd4:	add	x27, x19, x10
  413fd8:	csel	x14, x9, x8, eq  // eq = none
  413fdc:	sub	x8, x11, x24
  413fe0:	mov	w21, #0x1                   	// #1
  413fe4:	str	x11, [sp, #8]
  413fe8:	stur	x8, [x29, #-72]
  413fec:	add	x22, x22, x19
  413ff0:	add	x9, x22, #0x4
  413ff4:	cmp	x9, x20
  413ff8:	b.hi	4146dc <ferror@plt+0x11fec>  // b.pmore
  413ffc:	mov	x10, xzr
  414000:	mov	x11, xzr
  414004:	tbnz	w26, #4, 414028 <ferror@plt+0x11938>
  414008:	add	x8, x27, x10
  41400c:	ldrb	w8, [x8, #3]
  414010:	sub	x10, x10, #0x1
  414014:	cmn	x10, #0x4
  414018:	bfi	x8, x11, #8, #56
  41401c:	mov	x11, x8
  414020:	b.ne	414008 <ferror@plt+0x11918>  // b.any
  414024:	b	414040 <ferror@plt+0x11950>
  414028:	ldrb	w8, [x27, x10]
  41402c:	add	x10, x10, #0x1
  414030:	cmp	x10, #0x4
  414034:	bfi	x8, x11, #8, #56
  414038:	mov	x11, x8
  41403c:	b.ne	414028 <ferror@plt+0x11938>  // b.any
  414040:	tbnz	w26, #1, 414080 <ferror@plt+0x11990>
  414044:	add	x10, x22, #0x8
  414048:	cmp	x10, x20
  41404c:	b.hi	4146dc <ferror@plt+0x11fec>  // b.pmore
  414050:	add	x10, x22, x24
  414054:	tst	w26, #0x10
  414058:	add	x12, x22, #0x5
  41405c:	add	x11, x10, #0x6
  414060:	add	x13, x10, #0x7
  414064:	csel	x10, x11, x13, eq  // eq = none
  414068:	csel	x11, x13, x11, eq  // eq = none
  41406c:	cmp	x12, x20
  414070:	b.hi	4146dc <ferror@plt+0x11fec>  // b.pmore
  414074:	ldrb	w11, [x11]
  414078:	ldrb	w10, [x10]
  41407c:	b	4140bc <ferror@plt+0x119cc>
  414080:	add	x9, x22, #0x10
  414084:	cmp	x9, x20
  414088:	b.hi	4146dc <ferror@plt+0x11fec>  // b.pmore
  41408c:	add	x9, x22, x24
  414090:	tst	w26, #0x10
  414094:	add	x11, x22, #0xd
  414098:	add	x10, x9, #0xe
  41409c:	add	x12, x9, #0xf
  4140a0:	csel	x9, x10, x12, eq  // eq = none
  4140a4:	csel	x10, x12, x10, eq  // eq = none
  4140a8:	cmp	x11, x20
  4140ac:	b.hi	4146dc <ferror@plt+0x11fec>  // b.pmore
  4140b0:	ldrb	w11, [x10]
  4140b4:	ldrb	w10, [x9]
  4140b8:	add	x9, x22, #0xc
  4140bc:	bfi	x10, x11, #8, #8
  4140c0:	cbz	x10, 4140dc <ferror@plt+0x119ec>
  4140c4:	ldur	x8, [x29, #-80]
  4140c8:	add	x21, x21, #0x1
  4140cc:	add	x27, x27, x19
  4140d0:	cmp	x21, x8
  4140d4:	b.lt	413fec <ferror@plt+0x118fc>  // b.tstop
  4140d8:	b	414298 <ferror@plt+0x11ba8>
  4140dc:	ldur	w10, [x29, #-100]
  4140e0:	ldrb	w9, [x24, x9]
  4140e4:	cmp	w10, #0x2b
  4140e8:	b.eq	4140f8 <ferror@plt+0x11a08>  // b.none
  4140ec:	ldur	w10, [x29, #-100]
  4140f0:	cmp	w10, #0x2
  4140f4:	b.ne	414104 <ferror@plt+0x11a14>  // b.any
  4140f8:	and	w9, w9, #0xf
  4140fc:	cmp	w9, #0xd
  414100:	b.eq	4140c4 <ferror@plt+0x119d4>  // b.none
  414104:	ldr	x9, [sp, #72]
  414108:	and	x8, x8, #0xffffffff
  41410c:	cmp	x8, x9
  414110:	b.cs	4146c8 <ferror@plt+0x11fd8>  // b.hs, b.nlast
  414114:	ldr	x9, [sp, #64]
  414118:	add	x8, x8, x9
  41411c:	cmp	x20, x8
  414120:	b.ls	4146fc <ferror@plt+0x1200c>  // b.plast
  414124:	add	x25, x24, x8
  414128:	ldrb	w8, [x25]
  41412c:	cbz	w8, 4141ac <ferror@plt+0x11abc>
  414130:	mov	x0, x25
  414134:	mov	x28, x24
  414138:	mov	x24, x14
  41413c:	bl	4020b0 <strlen@plt>
  414140:	ldur	x8, [x29, #-64]
  414144:	cbz	x8, 4141b4 <ferror@plt+0x11ac4>
  414148:	ldr	x19, [sp, #8]
  41414c:	mov	x23, xzr
  414150:	mov	x14, x24
  414154:	str	x0, [sp, #40]
  414158:	ldur	x8, [x29, #-72]
  41415c:	add	x8, x23, x8
  414160:	add	x8, x8, x14
  414164:	cmp	x20, x8
  414168:	b.ls	4146fc <ferror@plt+0x1200c>  // b.plast
  41416c:	add	x1, x28, x8
  414170:	mov	x0, x25
  414174:	bl	402430 <strcmp@plt>
  414178:	cbz	w0, 4141c4 <ferror@plt+0x11ad4>
  41417c:	ldur	x8, [x29, #-64]
  414180:	add	x23, x23, #0x40
  414184:	add	x19, x19, #0x40
  414188:	mov	x14, x24
  41418c:	cmp	x23, x8
  414190:	b.cc	414158 <ferror@plt+0x11a68>  // b.lo, b.ul, b.last
  414194:	ldr	x25, [sp, #112]
  414198:	ldr	x19, [sp, #88]
  41419c:	ldr	x23, [sp, #56]
  4141a0:	ldr	x0, [sp, #40]
  4141a4:	mov	x8, xzr
  4141a8:	b	4141bc <ferror@plt+0x11acc>
  4141ac:	ldr	x25, [sp, #112]
  4141b0:	b	4140c4 <ferror@plt+0x119d4>
  4141b4:	ldr	x25, [sp, #112]
  4141b8:	mov	x14, x24
  4141bc:	mov	x24, x28
  4141c0:	b	414268 <ferror@plt+0x11b78>
  4141c4:	mov	x14, x24
  4141c8:	cmp	w14, #0x9
  4141cc:	b.cs	41471c <ferror@plt+0x1202c>  // b.hs, b.nlast
  4141d0:	ldr	x25, [sp, #112]
  4141d4:	mov	x24, x28
  4141d8:	tbnz	w26, #4, 414210 <ferror@plt+0x11b20>
  4141dc:	ldr	x0, [sp, #40]
  4141e0:	cbz	w14, 414238 <ferror@plt+0x11b48>
  4141e4:	mov	x9, xzr
  4141e8:	mov	x11, xzr
  4141ec:	add	x10, x19, x14
  4141f0:	add	x8, x10, x9
  4141f4:	ldurb	w8, [x8, #-1]
  4141f8:	sub	x9, x9, #0x1
  4141fc:	cmn	x14, x9
  414200:	bfi	x8, x11, #8, #56
  414204:	mov	x11, x8
  414208:	b.ne	4141f0 <ferror@plt+0x11b00>  // b.any
  41420c:	b	41423c <ferror@plt+0x11b4c>
  414210:	ldr	x0, [sp, #40]
  414214:	cbz	w14, 414238 <ferror@plt+0x11b48>
  414218:	mov	x10, xzr
  41421c:	mov	x9, x14
  414220:	ldrb	w8, [x19], #1
  414224:	subs	x9, x9, #0x1
  414228:	bfi	x8, x10, #8, #56
  41422c:	mov	x10, x8
  414230:	b.ne	414220 <ferror@plt+0x11b30>  // b.any
  414234:	b	41423c <ferror@plt+0x11b4c>
  414238:	mov	x8, xzr
  41423c:	ldr	x9, [sp, #104]
  414240:	cbz	x9, 414260 <ferror@plt+0x11b70>
  414244:	ldr	x19, [sp, #88]
  414248:	lsr	x9, x23, #6
  41424c:	tbnz	w9, #31, 414264 <ferror@plt+0x11b74>
  414250:	ldr	x10, [sp, #104]
  414254:	mov	w11, #0x1                   	// #1
  414258:	strb	w11, [x10, w9, uxtw]
  41425c:	b	414264 <ferror@plt+0x11b74>
  414260:	ldr	x19, [sp, #88]
  414264:	ldr	x23, [sp, #56]
  414268:	ldp	x9, x10, [x29, #-96]
  41426c:	str	x8, [x23, x21, lsl #3]
  414270:	add	x9, x9, x0
  414274:	add	w10, w10, #0x1
  414278:	add	x9, x9, #0x1
  41427c:	stp	x9, x10, [x29, #-96]
  414280:	b	4140c4 <ferror@plt+0x119d4>
  414284:	mov	x0, x21
  414288:	bl	4024a0 <free@plt>
  41428c:	mov	w24, #0xfffffff4            	// #-12
  414290:	b	413ef0 <ferror@plt+0x11800>
  414294:	stp	xzr, xzr, [x29, #-96]
  414298:	ldr	x28, [sp, #48]
  41429c:	cmp	w28, #0x1
  4142a0:	b.lt	41430c <ferror@plt+0x11c1c>  // b.tstop
  4142a4:	ldr	x27, [sp, #80]
  4142a8:	ldp	x22, x21, [sp, #96]
  4142ac:	cbz	x21, 414314 <ferror@plt+0x11c24>
  4142b0:	ldur	x8, [x29, #-40]
  4142b4:	mov	w19, w28
  4142b8:	add	x8, x22, x8
  4142bc:	sub	x20, x8, x24
  4142c0:	ldrb	w8, [x21]
  4142c4:	cbnz	w8, 4142f8 <ferror@plt+0x11c08>
  4142c8:	ldr	x8, [x27, #16]
  4142cc:	cmp	x8, x20
  4142d0:	b.ls	4146fc <ferror@plt+0x1200c>  // b.plast
  4142d4:	add	x0, x24, x20
  4142d8:	bl	4020b0 <strlen@plt>
  4142dc:	ldur	x8, [x29, #-96]
  4142e0:	add	x8, x8, x0
  4142e4:	add	x8, x8, #0x1
  4142e8:	stur	x8, [x29, #-96]
  4142ec:	ldur	x8, [x29, #-88]
  4142f0:	add	w8, w8, #0x1
  4142f4:	stur	x8, [x29, #-88]
  4142f8:	add	x21, x21, #0x1
  4142fc:	subs	x19, x19, #0x1
  414300:	add	x20, x20, x25
  414304:	b.ne	4142c0 <ferror@plt+0x11bd0>  // b.any
  414308:	b	414314 <ferror@plt+0x11c24>
  41430c:	ldr	x27, [sp, #80]
  414310:	ldr	x22, [sp, #96]
  414314:	ldur	x20, [x29, #-88]
  414318:	cbz	w20, 414540 <ferror@plt+0x11e50>
  41431c:	ldur	x9, [x29, #-96]
  414320:	mov	w8, #0x18                  	// #24
  414324:	smaddl	x0, w20, w8, x9
  414328:	bl	402240 <malloc@plt>
  41432c:	ldr	x8, [sp, #16]
  414330:	ldr	x19, [sp, #104]
  414334:	str	x0, [x8]
  414338:	cbz	x0, 414560 <ferror@plt+0x11e70>
  41433c:	ldr	x10, [sp]
  414340:	sxtw	x8, w20
  414344:	mov	w9, #0x18                  	// #24
  414348:	madd	x23, x8, x9, x0
  41434c:	cmp	w10, #0x2
  414350:	stur	x0, [x29, #-64]
  414354:	b.lt	414580 <ferror@plt+0x11e90>  // b.tstop
  414358:	ldr	x10, [x27]
  41435c:	ldr	x11, [sp, #32]
  414360:	ldr	x19, [sp, #88]
  414364:	ldr	x8, [x27, #16]
  414368:	sub	x9, x11, x10
  41436c:	add	x20, x9, x19
  414370:	add	x9, x20, #0x4
  414374:	cmp	x9, x8
  414378:	b.hi	4146dc <ferror@plt+0x11fec>  // b.pmore
  41437c:	ldr	x12, [sp, #24]
  414380:	add	x11, x19, x11
  414384:	mov	w24, wzr
  414388:	mov	w22, #0x1                   	// #1
  41438c:	sub	x21, x12, x10
  414390:	sub	x10, x11, x10
  414394:	add	x28, x10, #0x3
  414398:	ldr	x10, [x27]
  41439c:	mov	x12, xzr
  4143a0:	mov	x14, xzr
  4143a4:	tbnz	w26, #4, 4143c8 <ferror@plt+0x11cd8>
  4143a8:	add	x13, x10, x28
  4143ac:	ldrb	w11, [x13, x12]
  4143b0:	sub	x12, x12, #0x1
  4143b4:	cmn	x12, #0x4
  4143b8:	bfi	x11, x14, #8, #56
  4143bc:	mov	x14, x11
  4143c0:	b.ne	4143ac <ferror@plt+0x11cbc>  // b.any
  4143c4:	b	4143e4 <ferror@plt+0x11cf4>
  4143c8:	add	x13, x10, x20
  4143cc:	ldrb	w11, [x13, x12]
  4143d0:	add	x12, x12, #0x1
  4143d4:	cmp	x12, #0x4
  4143d8:	bfi	x11, x14, #8, #56
  4143dc:	mov	x14, x11
  4143e0:	b.ne	4143cc <ferror@plt+0x11cdc>  // b.any
  4143e4:	tbnz	w26, #1, 414424 <ferror@plt+0x11d34>
  4143e8:	add	x12, x20, #0x8
  4143ec:	cmp	x12, x8
  4143f0:	b.hi	4146dc <ferror@plt+0x11fec>  // b.pmore
  4143f4:	add	x12, x20, x10
  4143f8:	tst	w26, #0x10
  4143fc:	add	x14, x20, #0x5
  414400:	add	x13, x12, #0x6
  414404:	add	x15, x12, #0x7
  414408:	csel	x12, x13, x15, eq  // eq = none
  41440c:	csel	x13, x15, x13, eq  // eq = none
  414410:	cmp	x14, x8
  414414:	b.hi	4146dc <ferror@plt+0x11fec>  // b.pmore
  414418:	ldrb	w13, [x13]
  41441c:	ldrb	w12, [x12]
  414420:	b	414460 <ferror@plt+0x11d70>
  414424:	add	x9, x20, #0x10
  414428:	cmp	x9, x8
  41442c:	b.hi	4146dc <ferror@plt+0x11fec>  // b.pmore
  414430:	add	x9, x20, x10
  414434:	tst	w26, #0x10
  414438:	add	x13, x20, #0xd
  41443c:	add	x12, x9, #0xe
  414440:	add	x14, x9, #0xf
  414444:	csel	x9, x12, x14, eq  // eq = none
  414448:	csel	x12, x14, x12, eq  // eq = none
  41444c:	cmp	x13, x8
  414450:	b.hi	4146dc <ferror@plt+0x11fec>  // b.pmore
  414454:	ldrb	w13, [x12]
  414458:	ldrb	w12, [x9]
  41445c:	add	x9, x20, #0xc
  414460:	bfi	x12, x13, #8, #8
  414464:	cbz	x12, 414498 <ferror@plt+0x11da8>
  414468:	ldur	x8, [x29, #-80]
  41446c:	add	x22, x22, #0x1
  414470:	cmp	x22, x8
  414474:	b.ge	414588 <ferror@plt+0x11e98>  // b.tcont
  414478:	ldr	x8, [x27, #16]
  41447c:	ldr	w26, [x27, #24]
  414480:	add	x20, x20, x19
  414484:	add	x9, x20, #0x4
  414488:	cmp	x9, x8
  41448c:	add	x28, x28, x19
  414490:	b.ls	414398 <ferror@plt+0x11ca8>  // b.plast
  414494:	b	4146dc <ferror@plt+0x11fec>
  414498:	ldur	w12, [x29, #-100]
  41449c:	ldrb	w9, [x10, x9]
  4144a0:	cmp	w12, #0x2b
  4144a4:	b.eq	4144b4 <ferror@plt+0x11dc4>  // b.none
  4144a8:	ldur	w12, [x29, #-100]
  4144ac:	cmp	w12, #0x2
  4144b0:	b.ne	4144c0 <ferror@plt+0x11dd0>  // b.any
  4144b4:	and	x12, x9, #0xf
  4144b8:	cmp	x12, #0xd
  4144bc:	b.eq	414468 <ferror@plt+0x11d78>  // b.none
  4144c0:	add	x11, x21, w11, uxtw
  4144c4:	cmp	x8, x11
  4144c8:	b.ls	4146fc <ferror@plt+0x1200c>  // b.plast
  4144cc:	add	x26, x10, x11
  4144d0:	ldrb	w8, [x26]
  4144d4:	cbz	w8, 414468 <ferror@plt+0x11d78>
  4144d8:	and	x8, x9, #0xf0
  4144dc:	cmp	x8, #0x20
  4144e0:	mov	w8, #0x55                  	// #85
  4144e4:	mov	w9, #0x57                  	// #87
  4144e8:	mov	x0, x26
  4144ec:	csel	w19, w9, w8, eq  // eq = none
  4144f0:	bl	4020b0 <strlen@plt>
  4144f4:	ldr	x8, [sp, #56]
  4144f8:	ldur	x9, [x29, #-64]
  4144fc:	mov	w10, #0x18                  	// #24
  414500:	mov	x27, x0
  414504:	ldr	x8, [x8, x22, lsl #3]
  414508:	smaddl	x9, w24, w10, x9
  41450c:	str	w19, [x9, #8]
  414510:	ldr	x19, [sp, #88]
  414514:	mov	x0, x23
  414518:	mov	x1, x26
  41451c:	mov	x2, x27
  414520:	str	x8, [x9]
  414524:	str	x23, [x9, #16]
  414528:	bl	402070 <memcpy@plt>
  41452c:	add	x23, x23, x27
  414530:	ldr	x27, [sp, #80]
  414534:	strb	wzr, [x23], #1
  414538:	add	w24, w24, #0x1
  41453c:	b	414468 <ferror@plt+0x11d78>
  414540:	ldr	x0, [sp, #104]
  414544:	bl	4024a0 <free@plt>
  414548:	mov	x0, x23
  41454c:	bl	4024a0 <free@plt>
  414550:	ldr	x8, [sp, #16]
  414554:	mov	w24, wzr
  414558:	str	xzr, [x8]
  41455c:	b	413ef0 <ferror@plt+0x11800>
  414560:	mov	x0, x19
  414564:	bl	4024a0 <free@plt>
  414568:	mov	x0, x23
  41456c:	bl	4024a0 <free@plt>
  414570:	bl	402640 <__errno_location@plt>
  414574:	ldr	w8, [x0]
  414578:	neg	w24, w8
  41457c:	b	413ef0 <ferror@plt+0x11800>
  414580:	mov	w24, wzr
  414584:	b	414590 <ferror@plt+0x11ea0>
  414588:	ldp	x22, x19, [sp, #96]
  41458c:	ldr	x28, [sp, #48]
  414590:	ldr	x0, [sp, #56]
  414594:	bl	4024a0 <free@plt>
  414598:	cbz	x19, 413ef0 <ferror@plt+0x11800>
  41459c:	cmp	w28, #0x1
  4145a0:	b.lt	4146bc <ferror@plt+0x11fcc>  // b.tstop
  4145a4:	ldur	x8, [x29, #-40]
  4145a8:	ldr	x9, [x27]
  4145ac:	mov	x20, xzr
  4145b0:	mov	w26, w28
  4145b4:	sub	x10, x22, #0x1
  4145b8:	sub	x27, x8, x9
  4145bc:	mov	x28, x27
  4145c0:	stur	x10, [x29, #-72]
  4145c4:	ldrb	w8, [x19, x20]
  4145c8:	cbnz	w8, 4146ac <ferror@plt+0x11fbc>
  4145cc:	mov	x8, x25
  4145d0:	ldr	x25, [sp, #80]
  4145d4:	madd	x8, x8, x20, x27
  4145d8:	add	x8, x8, x22
  4145dc:	ldr	x9, [x25, #16]
  4145e0:	cmp	x9, x8
  4145e4:	b.ls	4146fc <ferror@plt+0x1200c>  // b.plast
  4145e8:	ldr	x19, [x25]
  4145ec:	add	x21, x19, x8
  4145f0:	mov	x0, x21
  4145f4:	bl	4020b0 <strlen@plt>
  4145f8:	cmp	w22, #0x9
  4145fc:	b.cs	41471c <ferror@plt+0x1202c>  // b.hs, b.nlast
  414600:	ldrb	w8, [x25, #24]
  414604:	mov	x22, x0
  414608:	tbnz	w8, #4, 414640 <ferror@plt+0x11f50>
  41460c:	ldr	x10, [sp, #96]
  414610:	ldr	x25, [sp, #112]
  414614:	cbz	w10, 41466c <ferror@plt+0x11f7c>
  414618:	ldur	x8, [x29, #-72]
  41461c:	mov	x11, xzr
  414620:	add	x9, x19, x8
  414624:	ldrb	w8, [x9, x28]
  414628:	sub	x10, x10, #0x1
  41462c:	sub	x9, x9, #0x1
  414630:	bfi	x8, x11, #8, #56
  414634:	mov	x11, x8
  414638:	cbnz	x10, 414624 <ferror@plt+0x11f34>
  41463c:	b	414670 <ferror@plt+0x11f80>
  414640:	ldr	x10, [sp, #96]
  414644:	ldr	x25, [sp, #112]
  414648:	cbz	w10, 41466c <ferror@plt+0x11f7c>
  41464c:	mov	x11, xzr
  414650:	add	x9, x19, x28
  414654:	ldrb	w8, [x9], #1
  414658:	subs	x10, x10, #0x1
  41465c:	bfi	x8, x11, #8, #56
  414660:	mov	x11, x8
  414664:	b.ne	414654 <ferror@plt+0x11f64>  // b.any
  414668:	b	414670 <ferror@plt+0x11f80>
  41466c:	mov	x8, xzr
  414670:	ldur	x9, [x29, #-64]
  414674:	mov	w10, #0x18                  	// #24
  414678:	mov	x0, x23
  41467c:	mov	x1, x21
  414680:	smaddl	x9, w24, w10, x9
  414684:	str	x8, [x9]
  414688:	mov	w8, #0x55                  	// #85
  41468c:	mov	x2, x22
  414690:	str	w8, [x9, #8]
  414694:	str	x23, [x9, #16]
  414698:	bl	402070 <memcpy@plt>
  41469c:	add	x23, x23, x22
  4146a0:	ldp	x22, x19, [sp, #96]
  4146a4:	strb	wzr, [x23], #1
  4146a8:	add	w24, w24, #0x1
  4146ac:	add	x20, x20, #0x1
  4146b0:	cmp	x20, x26
  4146b4:	add	x28, x28, x25
  4146b8:	b.ne	4145c4 <ferror@plt+0x11ed4>  // b.any
  4146bc:	mov	x0, x19
  4146c0:	bl	4024a0 <free@plt>
  4146c4:	b	413ef0 <ferror@plt+0x11800>
  4146c8:	ldr	x0, [sp, #104]
  4146cc:	bl	4024a0 <free@plt>
  4146d0:	mov	x0, x23
  4146d4:	bl	4024a0 <free@plt>
  4146d8:	b	413eec <ferror@plt+0x117fc>
  4146dc:	adrp	x0, 419000 <ferror@plt+0x16910>
  4146e0:	adrp	x1, 419000 <ferror@plt+0x16910>
  4146e4:	adrp	x3, 419000 <ferror@plt+0x16910>
  4146e8:	add	x0, x0, #0x9bd
  4146ec:	add	x1, x1, #0x910
  4146f0:	add	x3, x3, #0x97a
  4146f4:	mov	w2, #0x89                  	// #137
  4146f8:	bl	402630 <__assert_fail@plt>
  4146fc:	adrp	x0, 419000 <ferror@plt+0x16910>
  414700:	adrp	x1, 419000 <ferror@plt+0x16910>
  414704:	adrp	x3, 419000 <ferror@plt+0x16910>
  414708:	add	x0, x0, #0x8fd
  41470c:	add	x1, x1, #0x910
  414710:	add	x3, x3, #0x926
  414714:	mov	w2, #0xca                  	// #202
  414718:	bl	402630 <__assert_fail@plt>
  41471c:	adrp	x0, 419000 <ferror@plt+0x16910>
  414720:	adrp	x1, 419000 <ferror@plt+0x16910>
  414724:	adrp	x3, 419000 <ferror@plt+0x16910>
  414728:	add	x0, x0, #0x961
  41472c:	add	x1, x1, #0x910
  414730:	add	x3, x3, #0x97a
  414734:	mov	w2, #0x88                  	// #136
  414738:	bl	402630 <__assert_fail@plt>
  41473c:	stp	x29, x30, [sp, #-48]!
  414740:	str	x21, [sp, #16]
  414744:	stp	x20, x19, [sp, #32]
  414748:	mov	x29, sp
  41474c:	mov	x19, x1
  414750:	mov	x21, x0
  414754:	bl	412044 <ferror@plt+0xf954>
  414758:	mov	x20, x0
  41475c:	mov	x0, x21
  414760:	bl	41203c <ferror@plt+0xf94c>
  414764:	cmp	x20, #0x1c
  414768:	b.lt	414838 <ferror@plt+0x12148>  // b.tstop
  41476c:	add	x8, x20, x0
  414770:	ldur	x9, [x8, #-28]
  414774:	mov	x10, #0x4d7e                	// #19838
  414778:	mov	x11, #0x6973                	// #26995
  41477c:	ldur	x12, [x8, #-20]
  414780:	movk	x10, #0x646f, lsl #16
  414784:	movk	x11, #0x6e67, lsl #16
  414788:	movk	x10, #0x6c75, lsl #32
  41478c:	movk	x11, #0x7461, lsl #32
  414790:	movk	x10, #0x2065, lsl #48
  414794:	movk	x11, #0x7275, lsl #48
  414798:	eor	x9, x9, x10
  41479c:	ldur	x10, [x8, #-12]
  4147a0:	eor	x11, x12, x11
  4147a4:	mov	x12, #0x2065                	// #8293
  4147a8:	movk	x12, #0x7061, lsl #16
  4147ac:	ldur	w8, [x8, #-4]
  4147b0:	movk	x12, #0x6570, lsl #32
  4147b4:	movk	x12, #0x646e, lsl #48
  4147b8:	eor	x10, x10, x12
  4147bc:	mov	w12, #0x6465                	// #25701
  4147c0:	movk	w12, #0xa7e, lsl #16
  4147c4:	eor	x8, x8, x12
  4147c8:	orr	x9, x9, x11
  4147cc:	orr	x8, x10, x8
  4147d0:	orr	x8, x9, x8
  4147d4:	cmp	x8, #0x0
  4147d8:	cset	w9, ne  // ne = any
  4147dc:	subs	x11, x20, #0x28
  4147e0:	mov	w8, wzr
  4147e4:	b.lt	41483c <ferror@plt+0x1214c>  // b.tstop
  4147e8:	cbnz	w9, 41483c <ferror@plt+0x1214c>
  4147ec:	add	x13, x0, x11
  4147f0:	ldrb	w8, [x13]
  4147f4:	cmp	x8, #0x1
  4147f8:	b.hi	414838 <ferror@plt+0x12148>  // b.pmore
  4147fc:	ldrb	w9, [x13, #1]
  414800:	cmp	x9, #0x7
  414804:	b.hi	414838 <ferror@plt+0x12148>  // b.pmore
  414808:	ldrb	w10, [x13, #2]
  41480c:	cmp	x10, #0x2
  414810:	b.hi	414838 <ferror@plt+0x12148>  // b.pmore
  414814:	ldr	w14, [x13, #8]
  414818:	cbz	w14, 414838 <ferror@plt+0x12148>
  41481c:	ldrb	w12, [x13, #3]
  414820:	ldrb	w13, [x13, #4]
  414824:	rev	w14, w14
  414828:	add	x15, x12, x14
  41482c:	add	x15, x15, x13
  414830:	cmp	x11, x15
  414834:	b.ge	414850 <ferror@plt+0x12160>  // b.tcont
  414838:	mov	w8, wzr
  41483c:	ldp	x20, x19, [sp, #32]
  414840:	ldr	x21, [sp, #16]
  414844:	mov	w0, w8
  414848:	ldp	x29, x30, [sp], #48
  41484c:	ret
  414850:	cmp	w10, #0x2
  414854:	b.ne	414870 <ferror@plt+0x12180>  // b.any
  414858:	adrp	x8, 419000 <ferror@plt+0x16910>
  41485c:	adrp	x9, 419000 <ferror@plt+0x16910>
  414860:	add	x8, x8, #0xad1
  414864:	add	x9, x9, #0xaad
  414868:	stp	x8, x9, [x19, #40]
  41486c:	b	4148c0 <ferror@plt+0x121d0>
  414870:	sub	x11, x11, x14
  414874:	str	x14, [x19, #64]
  414878:	adrp	x14, 42a000 <ferror@plt+0x27910>
  41487c:	add	x14, x14, #0xdc0
  414880:	adrp	x15, 42a000 <ferror@plt+0x27910>
  414884:	ldr	x8, [x14, x8, lsl #3]
  414888:	adrp	x14, 42a000 <ferror@plt+0x27910>
  41488c:	add	x15, x15, #0xd68
  414890:	add	x14, x14, #0xda8
  414894:	ldr	x9, [x15, x9, lsl #3]
  414898:	ldr	x10, [x14, x10, lsl #3]
  41489c:	add	x15, x0, x11
  4148a0:	sub	x11, x11, x13
  4148a4:	add	x14, x0, x11
  4148a8:	sub	x11, x11, x12
  4148ac:	add	x11, x0, x11
  4148b0:	stp	x14, x13, [x19, #16]
  4148b4:	stp	x11, x12, [x19]
  4148b8:	stp	x8, x9, [x19, #32]
  4148bc:	stp	x10, x15, [x19, #48]
  4148c0:	mov	w8, #0x1                   	// #1
  4148c4:	b	41483c <ferror@plt+0x1214c>
  4148c8:	ldr	x1, [x0, #72]
  4148cc:	cbz	x1, 4148d4 <ferror@plt+0x121e4>
  4148d0:	br	x1
  4148d4:	ret
  4148d8:	stp	xzr, xzr, [x0]
  4148dc:	ret
  4148e0:	ldr	x0, [x0]
  4148e4:	b	4024a0 <free@plt>
  4148e8:	stp	x29, x30, [sp, #-32]!
  4148ec:	stp	x20, x19, [sp, #16]
  4148f0:	ldr	w8, [x0, #12]
  4148f4:	mov	x20, x0
  4148f8:	ldr	x0, [x0]
  4148fc:	mov	x29, sp
  414900:	add	w1, w8, #0x1
  414904:	bl	4022f0 <realloc@plt>
  414908:	mov	x19, x0
  41490c:	cbz	x0, 41491c <ferror@plt+0x1222c>
  414910:	ldr	w8, [x20, #12]
  414914:	strb	wzr, [x19, x8]
  414918:	b	414924 <ferror@plt+0x12234>
  41491c:	ldr	x0, [x20]
  414920:	bl	4024a0 <free@plt>
  414924:	mov	x0, x19
  414928:	ldp	x20, x19, [sp, #16]
  41492c:	ldp	x29, x30, [sp], #32
  414930:	ret
  414934:	stp	x29, x30, [sp, #-32]!
  414938:	ldr	w8, [x0, #12]
  41493c:	str	x19, [sp, #16]
  414940:	mov	x29, sp
  414944:	mov	x19, x0
  414948:	add	w1, w8, #0x1
  41494c:	bl	414978 <ferror@plt+0x12288>
  414950:	tbz	w0, #0, 414968 <ferror@plt+0x12278>
  414954:	ldr	x8, [x19]
  414958:	ldr	w9, [x19, #12]
  41495c:	strb	wzr, [x8, x9]
  414960:	ldr	x0, [x19]
  414964:	b	41496c <ferror@plt+0x1227c>
  414968:	mov	x0, xzr
  41496c:	ldr	x19, [sp, #16]
  414970:	ldp	x29, x30, [sp], #32
  414974:	ret
  414978:	stp	x29, x30, [sp, #-32]!
  41497c:	stp	x20, x19, [sp, #16]
  414980:	ldr	w8, [x0, #8]
  414984:	mov	x29, sp
  414988:	cmp	x8, x1
  41498c:	b.cs	4149c0 <ferror@plt+0x122d0>  // b.hs, b.nlast
  414990:	mov	x19, x0
  414994:	add	x8, x1, #0x80
  414998:	ldr	x0, [x0]
  41499c:	and	x8, x8, #0xffffffffffffff80
  4149a0:	tst	x1, #0x7f
  4149a4:	csel	x20, x1, x8, eq  // eq = none
  4149a8:	mov	x1, x20
  4149ac:	bl	4022f0 <realloc@plt>
  4149b0:	cbz	x20, 4149b8 <ferror@plt+0x122c8>
  4149b4:	cbz	x0, 4149c4 <ferror@plt+0x122d4>
  4149b8:	str	x0, [x19]
  4149bc:	str	w20, [x19, #8]
  4149c0:	mov	w0, #0x1                   	// #1
  4149c4:	ldp	x20, x19, [sp, #16]
  4149c8:	ldp	x29, x30, [sp], #32
  4149cc:	ret
  4149d0:	stp	x29, x30, [sp, #-32]!
  4149d4:	stp	x20, x19, [sp, #16]
  4149d8:	ldr	w8, [x0, #12]
  4149dc:	mov	w20, w1
  4149e0:	mov	x29, sp
  4149e4:	mov	x19, x0
  4149e8:	add	w1, w8, #0x1
  4149ec:	bl	414978 <ferror@plt+0x12288>
  4149f0:	tbz	w0, #0, 414a14 <ferror@plt+0x12324>
  4149f4:	ldr	x8, [x19]
  4149f8:	ldr	w9, [x19, #12]
  4149fc:	mov	w0, #0x1                   	// #1
  414a00:	strb	w20, [x8, x9]
  414a04:	ldr	w8, [x19, #12]
  414a08:	add	w8, w8, #0x1
  414a0c:	str	w8, [x19, #12]
  414a10:	b	414a18 <ferror@plt+0x12328>
  414a14:	mov	w0, wzr
  414a18:	ldp	x20, x19, [sp, #16]
  414a1c:	ldp	x29, x30, [sp], #32
  414a20:	ret
  414a24:	stp	x29, x30, [sp, #-48]!
  414a28:	str	x21, [sp, #16]
  414a2c:	stp	x20, x19, [sp, #32]
  414a30:	mov	x29, sp
  414a34:	cbz	x1, 414aa4 <ferror@plt+0x123b4>
  414a38:	mov	x19, x0
  414a3c:	cbz	x0, 414ac4 <ferror@plt+0x123d4>
  414a40:	mov	x0, x1
  414a44:	mov	x20, x1
  414a48:	bl	4020b0 <strlen@plt>
  414a4c:	ldr	w8, [x19, #12]
  414a50:	mov	x21, x0
  414a54:	mov	x0, x19
  414a58:	add	w1, w8, w21
  414a5c:	bl	414978 <ferror@plt+0x12288>
  414a60:	tbz	w0, #0, 414a8c <ferror@plt+0x1239c>
  414a64:	ldr	x8, [x19]
  414a68:	ldr	w9, [x19, #12]
  414a6c:	and	x2, x21, #0xffffffff
  414a70:	mov	x1, x20
  414a74:	add	x0, x8, x9
  414a78:	bl	402070 <memcpy@plt>
  414a7c:	ldr	w8, [x19, #12]
  414a80:	add	w8, w8, w21
  414a84:	str	w8, [x19, #12]
  414a88:	b	414a90 <ferror@plt+0x123a0>
  414a8c:	mov	w21, wzr
  414a90:	mov	w0, w21
  414a94:	ldp	x20, x19, [sp, #32]
  414a98:	ldr	x21, [sp, #16]
  414a9c:	ldp	x29, x30, [sp], #48
  414aa0:	ret
  414aa4:	adrp	x0, 419000 <ferror@plt+0x16910>
  414aa8:	adrp	x1, 419000 <ferror@plt+0x16910>
  414aac:	adrp	x3, 419000 <ferror@plt+0x16910>
  414ab0:	add	x0, x0, #0xae1
  414ab4:	add	x1, x1, #0xaed
  414ab8:	add	x3, x3, #0xafd
  414abc:	mov	w2, #0x62                  	// #98
  414ac0:	bl	402630 <__assert_fail@plt>
  414ac4:	adrp	x0, 419000 <ferror@plt+0x16910>
  414ac8:	adrp	x1, 419000 <ferror@plt+0x16910>
  414acc:	adrp	x3, 419000 <ferror@plt+0x16910>
  414ad0:	add	x0, x0, #0xb3a
  414ad4:	add	x1, x1, #0xaed
  414ad8:	add	x3, x3, #0xafd
  414adc:	mov	w2, #0x63                  	// #99
  414ae0:	bl	402630 <__assert_fail@plt>
  414ae4:	stp	x29, x30, [sp, #-16]!
  414ae8:	ldr	w8, [x0, #12]
  414aec:	mov	x29, sp
  414af0:	cbz	w8, 414b04 <ferror@plt+0x12414>
  414af4:	sub	w8, w8, #0x1
  414af8:	str	w8, [x0, #12]
  414afc:	ldp	x29, x30, [sp], #16
  414b00:	ret
  414b04:	adrp	x0, 419000 <ferror@plt+0x16910>
  414b08:	adrp	x1, 419000 <ferror@plt+0x16910>
  414b0c:	adrp	x3, 419000 <ferror@plt+0x16910>
  414b10:	add	x0, x0, #0xb46
  414b14:	add	x1, x1, #0xaed
  414b18:	add	x3, x3, #0xb54
  414b1c:	mov	w2, #0x72                  	// #114
  414b20:	bl	402630 <__assert_fail@plt>
  414b24:	stp	x29, x30, [sp, #-16]!
  414b28:	ldr	w8, [x0, #12]
  414b2c:	mov	x29, sp
  414b30:	subs	w8, w8, w1
  414b34:	b.cc	414b44 <ferror@plt+0x12454>  // b.lo, b.ul, b.last
  414b38:	str	w8, [x0, #12]
  414b3c:	ldp	x29, x30, [sp], #16
  414b40:	ret
  414b44:	adrp	x0, 419000 <ferror@plt+0x16910>
  414b48:	adrp	x1, 419000 <ferror@plt+0x16910>
  414b4c:	adrp	x3, 419000 <ferror@plt+0x16910>
  414b50:	add	x0, x0, #0xb79
  414b54:	add	x1, x1, #0xaed
  414b58:	add	x3, x3, #0xb88
  414b5c:	mov	w2, #0x78                  	// #120
  414b60:	bl	402630 <__assert_fail@plt>
  414b64:	str	wzr, [x0, #12]
  414b68:	ret
  414b6c:	nop
  414b70:	stp	x29, x30, [sp, #-64]!
  414b74:	mov	x29, sp
  414b78:	stp	x19, x20, [sp, #16]
  414b7c:	adrp	x20, 42a000 <ferror@plt+0x27910>
  414b80:	add	x20, x20, #0xc70
  414b84:	stp	x21, x22, [sp, #32]
  414b88:	adrp	x21, 42a000 <ferror@plt+0x27910>
  414b8c:	add	x21, x21, #0xc68
  414b90:	sub	x20, x20, x21
  414b94:	mov	w22, w0
  414b98:	stp	x23, x24, [sp, #48]
  414b9c:	mov	x23, x1
  414ba0:	mov	x24, x2
  414ba4:	bl	402038 <memcpy@plt-0x38>
  414ba8:	cmp	xzr, x20, asr #3
  414bac:	b.eq	414bd8 <ferror@plt+0x124e8>  // b.none
  414bb0:	asr	x20, x20, #3
  414bb4:	mov	x19, #0x0                   	// #0
  414bb8:	ldr	x3, [x21, x19, lsl #3]
  414bbc:	mov	x2, x24
  414bc0:	add	x19, x19, #0x1
  414bc4:	mov	x1, x23
  414bc8:	mov	w0, w22
  414bcc:	blr	x3
  414bd0:	cmp	x20, x19
  414bd4:	b.ne	414bb8 <ferror@plt+0x124c8>  // b.any
  414bd8:	ldp	x19, x20, [sp, #16]
  414bdc:	ldp	x21, x22, [sp, #32]
  414be0:	ldp	x23, x24, [sp, #48]
  414be4:	ldp	x29, x30, [sp], #64
  414be8:	ret
  414bec:	nop
  414bf0:	ret
  414bf4:	nop
  414bf8:	mov	x2, x1
  414bfc:	mov	x1, x0
  414c00:	mov	w0, #0x0                   	// #0
  414c04:	b	402680 <__xstat@plt>
  414c08:	mov	x2, x1
  414c0c:	mov	w1, w0
  414c10:	mov	w0, #0x0                   	// #0
  414c14:	b	402590 <__fxstat@plt>
  414c18:	mov	x4, x1
  414c1c:	mov	x5, x2
  414c20:	mov	w1, w0
  414c24:	mov	x2, x4
  414c28:	mov	w0, #0x0                   	// #0
  414c2c:	mov	w4, w3
  414c30:	mov	x3, x5
  414c34:	b	4026e0 <__fxstatat@plt>

Disassembly of section .fini:

0000000000414c38 <.fini>:
  414c38:	stp	x29, x30, [sp, #-16]!
  414c3c:	mov	x29, sp
  414c40:	ldp	x29, x30, [sp], #16
  414c44:	ret
