@N|Running in 64-bit mode
@N: CD720 :"C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\users\alanlow\documents\github\cpld_fpga\lattice\kepler_tl.vhd":6:7:6:15|Top entity is set to KEPLER_TL.
@N: CD630 :"C:\users\alanlow\documents\github\cpld_fpga\lattice\kepler_tl.vhd":6:7:6:15|Synthesizing work.kepler_tl.top_level 

