Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Sat Apr 30 21:55:34 2016
| Host         : srihari running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_drc
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
           Max violations: <unlimited>
         Violations found: 10

2. REPORT DETAILS
-----------------
RTSTAT-1#1 Critical Warning
Unrouted net  
133 net(s) are unrouted. The problem net(s) are metastable_ro_i/processing_system7_0/inst/buffered_DDR_Addr, metastable_ro_i/processing_system7_0/inst/buffered_DDR_BankAddr, metastable_ro_i/processing_system7_0/inst/buffered_DDR_CAS_n, metastable_ro_i/processing_system7_0/inst/buffered_DDR_CKE, metastable_ro_i/processing_system7_0/inst/buffered_DDR_CS_n, metastable_ro_i/processing_system7_0/inst/buffered_DDR_Clk, metastable_ro_i/processing_system7_0/inst/buffered_DDR_Clk_n, metastable_ro_i/processing_system7_0/inst/buffered_DDR_DM, metastable_ro_i/processing_system7_0/inst/buffered_DDR_DQS, metastable_ro_i/processing_system7_0/inst/buffered_DDR_DQS_n, metastable_ro_i/processing_system7_0/inst/buffered_DDR_DQ, metastable_ro_i/processing_system7_0/inst/buffered_DDR_DRSTB, metastable_ro_i/processing_system7_0/inst/buffered_DDR_ODT, metastable_ro_i/processing_system7_0/inst/buffered_DDR_RAS_n, metastable_ro_i/processing_system7_0/inst/buffered_DDR_VRN (the first 15 of 24 listed).
Related violations: <none>

RTSTAT-2#1 Critical Warning
Partially routed net  
157 net(s) are partially routed. The problem net(s) are DIP_CLOCKS_TO_LOAD_IBUF, metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered, metastable_ro_i/processing_system7_0/inst/FCLK_RESET0_N, metastable_ro_i/processing_system7_0/inst/M_AXI_GP0_ARADDR, metastable_ro_i/processing_system7_0/inst/M_AXI_GP0_ARBURST, metastable_ro_i/processing_system7_0/inst/M_AXI_GP0_ARID, metastable_ro_i/processing_system7_0/inst/M_AXI_GP0_ARLEN, metastable_ro_i/processing_system7_0/inst/M_AXI_GP0_ARSIZE, metastable_ro_i/processing_system7_0/inst/M_AXI_GP0_ARVALID, metastable_ro_i/processing_system7_0/inst/M_AXI_GP0_AWADDR, metastable_ro_i/processing_system7_0/inst/M_AXI_GP0_AWBURST, metastable_ro_i/processing_system7_0/inst/M_AXI_GP0_AWID, metastable_ro_i/processing_system7_0/inst/M_AXI_GP0_AWLEN, metastable_ro_i/processing_system7_0/inst/M_AXI_GP0_AWSIZE, metastable_ro_i/processing_system7_0/inst/M_AXI_GP0_AWVALID (the first 15 of 23 listed).
Related violations: <none>

RTSTAT-3#1 Critical Warning
Unplaced terminals on net  
7187 net(s) have unplaced terminals. The problem net(s) are metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/AW2Arb_BVALID_Cnt, metastable_ro_i/rst_processing_system7_0_100M/U0/SEQ/Core, metastable_ro_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D, metastable_ro_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DBus_Reg, DIP_CLOCKS_TO_LOAD_IBUF, metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/D, metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/D, metastable_ro_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/D, metastable_ro_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/D, metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/D, metastable_ro_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/D, metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/D, metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/D, metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/D, metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/D (the first 15 of 4738 listed).
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/inv_data is a gated clock net sourced by a combinational pin metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/LUT6_inst/O, cell metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/LUT6_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net metastable_ro_i/delay_top_0/inst/n_0_0 is a gated clock net sourced by a combinational pin metastable_ro_i/delay_top_0/inst/i_0/O, cell metastable_ro_i/delay_top_0/inst/i_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/LUT6_inst is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    metastable_ro_i/delay_top_0/inst/registered_out_reg {FDRE}

Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT metastable_ro_i/delay_top_0/inst/i_0 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg {FDRE}

Related violations: <none>

PLIO-7#1 Warning
Placement Constraints Check for IO constraints  
An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
2 net(s) have no routable loads. The problem net(s) are metastable_ro_i/delay_top_0/fine_clk_out, metastable_ro_i/delay_top_0/fine_data_out.
Related violations: <none>


