Protel Design System Design Rule Check
<<<<<<< HEAD
PCB File : C:\Users\Nate\Documents\GitHub\3102-Project\EE3102_Project\EE3102_Project.PcbDoc
Date     : 3/1/2022
Time     : 2:52:27 PM
=======
PCB File : C:\Users\hein0470\Documents\GitHub\EE3102_Project\EE3102_Project.PcbDoc
Date     : 2/28/2022
Time     : 7:08:22 PM
>>>>>>> 9ea4b95dfc4929633a677467144d2e59670cd394

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
<<<<<<< HEAD
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R1-1(1975mil,1895mil) on Multi-Layer And Track (2015mil,1895mil)(2055mil,1895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R1-2(2375mil,1895mil) on Multi-Layer And Track (2295mil,1895mil)(2335mil,1895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R2-1(2385mil,1735mil) on Multi-Layer And Track (2305mil,1735mil)(2345mil,1735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R2-2(1985mil,1735mil) on Multi-Layer And Track (2025mil,1735mil)(2065mil,1735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R3-1(2390mil,1595mil) on Multi-Layer And Track (2310mil,1595mil)(2350mil,1595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R3-2(1990mil,1595mil) on Multi-Layer And Track (2030mil,1595mil)(2070mil,1595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R4-1(732.094mil,1955.37mil) on Multi-Layer And Track (732.094mil,1875.37mil)(732.094mil,1915.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R4-2(732.094mil,1555.37mil) on Multi-Layer And Track (732.094mil,1595.37mil)(732.094mil,1635.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R5-1(155mil,1760mil) on Multi-Layer And Track (155mil,1680mil)(155mil,1720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R5-2(155mil,1360mil) on Multi-Layer And Track (155mil,1400mil)(155mil,1440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
Rule Violations :10

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (7.04mil < 10mil) Between Text "1" (141.929mil,1224.724mil) on Top Overlay And Track (127.952mil,764.094mil)(127.952mil,1275.906mil) on Top Overlay Silk Text to Silk Clearance [7.04mil]
   Violation between Silk To Silk Clearance Constraint: (7.04mil < 10mil) Between Text "5" (141.929mil,834.961mil) on Top Overlay And Track (127.952mil,764.094mil)(127.952mil,1275.906mil) on Top Overlay Silk Text to Silk Clearance [7.04mil]
   Violation between Silk To Silk Clearance Constraint: (1.073mil < 10mil) Between Text "R1" (2130.013mil,1865.01mil) on Top Overlay And Track (2055mil,1855mil)(2295mil,1855mil) on Top Overlay Silk Text to Silk Clearance [1.073mil]
   Violation between Silk To Silk Clearance Constraint: (1.073mil < 10mil) Between Text "R1" (2130.013mil,1865.01mil) on Top Overlay And Track (2055mil,1935mil)(2295mil,1935mil) on Top Overlay Silk Text to Silk Clearance [1.073mil]
   Violation between Silk To Silk Clearance Constraint: (1.073mil < 10mil) Between Text "R2" (2130.016mil,1705.01mil) on Top Overlay And Track (2065mil,1695mil)(2305mil,1695mil) on Top Overlay Silk Text to Silk Clearance [1.073mil]
   Violation between Silk To Silk Clearance Constraint: (1.073mil < 10mil) Between Text "R2" (2130.016mil,1705.01mil) on Top Overlay And Track (2065mil,1775mil)(2305mil,1775mil) on Top Overlay Silk Text to Silk Clearance [1.073mil]
   Violation between Silk To Silk Clearance Constraint: (1.073mil < 10mil) Between Text "R3" (2130.016mil,1565.01mil) on Top Overlay And Track (2070mil,1555mil)(2310mil,1555mil) on Top Overlay Silk Text to Silk Clearance [1.073mil]
   Violation between Silk To Silk Clearance Constraint: (1.073mil < 10mil) Between Text "R3" (2130.016mil,1565.01mil) on Top Overlay And Track (2070mil,1635mil)(2310mil,1635mil) on Top Overlay Silk Text to Silk Clearance [1.073mil]
   Violation between Silk To Silk Clearance Constraint: (1.073mil < 10mil) Between Text "R5" (184.99mil,1505.016mil) on Top Overlay And Track (115mil,1440mil)(115mil,1680mil) on Top Overlay Silk Text to Silk Clearance [1.073mil]
   Violation between Silk To Silk Clearance Constraint: (1.073mil < 10mil) Between Text "R5" (184.99mil,1505.016mil) on Top Overlay And Track (195mil,1440mil)(195mil,1680mil) on Top Overlay Silk Text to Silk Clearance [1.073mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (2429.984mil,1454.99mil) on Top Overlay And Track (1974.37mil,1405.102mil)(2395.63mil,1405.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (2429.984mil,1454.99mil) on Top Overlay And Track (2395.63mil,1220.064mil)(2395.63mil,1405.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :12
=======
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R1-1(2400mil,1835mil) on Multi-Layer And Track (2440mil,1835mil)(2480mil,1835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R1-2(2800mil,1835mil) on Multi-Layer And Track (2720mil,1835mil)(2760mil,1835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R2-1(2142.536mil,1823.558mil) on Multi-Layer And Track (2142.536mil,1743.558mil)(2142.536mil,1783.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R2-2(2142.536mil,1423.558mil) on Multi-Layer And Track (2142.536mil,1463.558mil)(2142.536mil,1503.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R3-1(2302.556mil,1423.558mil) on Multi-Layer And Track (2302.556mil,1463.558mil)(2302.556mil,1503.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R3-2(2302.556mil,1823.558mil) on Multi-Layer And Track (2302.556mil,1743.558mil)(2302.556mil,1783.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R4-1(1305mil,610mil) on Multi-Layer And Track (1345mil,610mil)(1385mil,610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R4-2(1705mil,610mil) on Multi-Layer And Track (1625mil,610mil)(1665mil,610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R5-1(124.334mil,1445.388mil) on Multi-Layer And Track (124.334mil,1365.388mil)(124.334mil,1405.388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.491mil < 10mil) Between Pad R5-2(124.334mil,1045.388mil) on Multi-Layer And Track (124.334mil,1085.388mil)(124.334mil,1125.388mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.491mil]
Rule Violations :10

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0
>>>>>>> 9ea4b95dfc4929633a677467144d2e59670cd394

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


<<<<<<< HEAD
Violations Detected : 22
=======
Violations Detected : 10
>>>>>>> 9ea4b95dfc4929633a677467144d2e59670cd394
Waived Violations : 0
Time Elapsed        : 00:00:02