TARGET CYCLONEIII
CONSTRAINT FREQUENCY 100e6
INPUT clock UNSIGNED 1
INPUT A SIGNED 5
INPUT B SIGNED 5
OUTPUT X SIGNED 5
OPER DIV A B X
