v 20060906 1
P 300 1200 0 1200 1 0 1
{
T 100 1300 5 10 1 1 0 0 1
pinnumber=1
T 100 1300 5 10 0 0 0 0 1
pinseq=1
}
P 300 200 0 200 1 0 1
{
T 100 300 5 10 1 1 0 0 1
pinnumber=2
T 100 300 5 10 0 0 0 0 1
pinseq=2
}
P 2800 1200 3100 1200 1 0 1
{
T 2900 1300 5 10 1 1 0 0 1
pinnumber=7
T 2900 1300 5 10 0 0 0 0 1
pinseq=3
}
L 300 1200 800 1200 3 0 0 0 -1 -1
L 800 1200 800 900 3 0 0 0 -1 -1
L 600 900 1000 900 3 0 0 0 -1 -1
L 1000 900 800 700 3 0 0 0 -1 -1
L 800 700 600 900 3 0 0 0 -1 -1
L 600 700 1000 700 3 0 0 0 -1 -1
L 800 200 800 700 3 0 0 0 -1 -1
L 800 200 300 200 3 0 0 0 -1 -1
L 2300 1000 2000 800 3 0 0 0 -1 -1
L 2800 1200 2300 1200 3 0 0 0 -1 -1
L 2000 1000 2000 400 3 0 0 0 -1 -1
L 2000 600 2300 400 3 0 0 0 -1 -1
L 2300 400 2200 400 3 0 0 0 -1 -1
L 2200 200 2400 200 3 0 0 0 -1 -1
L 2300 100 2400 200 3 0 0 0 -1 -1
L 2300 100 2200 200 3 0 0 0 -1 -1
L 2000 700 1700 700 3 0 0 0 -1 -1
L 1700 700 1700 800 3 0 0 0 -1 -1
L 1500 1000 1900 1000 3 0 0 0 -1 -1
L 1900 1000 1700 800 3 0 0 0 -1 -1
L 1700 800 1500 1000 3 0 0 0 -1 -1
L 1500 800 1900 800 3 0 0 0 -1 -1
L 2300 400 2300 200 3 0 0 0 -1 -1
L 2300 1000 2300 1200 3 0 0 0 -1 -1
L 1600 1100 1800 1100 3 0 0 0 -1 -1
L 1700 1200 1800 1100 3 0 0 0 -1 -1
L 1700 1200 1600 1100 3 0 0 0 -1 -1
L 2300 399 2275 480 3 0 0 0 -1 -1
L 1000 800 1300 900 3 0 0 0 -1 -1
L 1300 900 1200 800 3 0 0 0 -1 -1
L 1200 800 1500 900 3 0 0 0 -1 -1
L 1500 900 1400 900 3 0 0 0 -1 -1
L 1500 900 1424 837 3 0 0 0 -1 -1
T 1400 100 9 8 1 0 0 0 1
CHIP GND
T 900 1200 9 8 1 0 0 0 1
CHIP VCC
L 1700 1000 1700 1100 3 0 0 0 -1 -1
T 400 1500 9 10 1 0 0 0 1
HCPL-4534
B 300 0 2500 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 1700 5 10 0 0 0 0 1
device=HCPL-4534
T 400 1900 5 10 0 0 0 0 1
numslots=2
T 400 2100 5 10 0 0 0 0 1
slotdef=1:1,2,7
T 400 2300 5 10 0 0 0 0 1
slotdef=2:4,3,6
T 400 2500 5 10 0 0 0 0 1
slot=1
T 400 2700 5 10 0 0 0 0 1
footprint=DIP8
T 2791 1491 8 10 1 1 0 6 1
refdes=U?
T 400 2900 5 10 0 0 0 0 1
symversion=1.0
