module tb_single_port_ram;
  
  parameter DATA_WIDTH = 8;
  parameter ADDR_SIZE = 4;
  parameter DEPTH=2**ADDR_SIZE //16 locations 
  reg clk,cs,wr,oe;
  wire [ADDR_SIZE-1:0] address;
  reg [DATA_WIDTH -1:0] data;
  
  always #10 clk = ~clk;
  
  single_port_ram inst(clk,cs,wr,oe,address,data);
  assign data =(cs && !oe)? tb_data:8'hz;
  
  initial begin
    $monitor("Time=%0t DATA=%0Address=mem[%0d]",$time , data ,address):
    {clk,cs,wr,oe}=0;
    $display("******WRITE OPERATION******");
    #30 cs=1; wr=1; tb_data=1; address=10;
    #20 cs=1; wr=1; tb_data=2; address=11;
    #20 cs=1; wr=1; tb_data=3; address=12;
    #20 cs=1; wr=1; tb_data=4; address=13;
    #20 cs=1; wr=1; tb_data=5; address=14;
    
    #20 oe=1;wr=0;
    $display("******READ OPERATION******");
    #20 address =10;
    #20 address =11;
    #20 address =12;
    #20 address =13;
    #20 address =14;
    #20
    $finish
  end
endmodule
   
