#type; DSI; MIPI DSI Display Interface
#base; DSI0 0x05450000

#irq; DSI0 124
#irqrv; DSI0 108

#regdef; DSI_CTL_REG; 0x0000; dsi_gctl 0x00 - 0x0c
#regdef; DSI_GINT0_REG; 0x0004; dsi_gint0 
#regdef; DSI_GINT1_REG; 0x0008; dsi_gint1 
#regdef; DSI_BASIC_CTL_REG; 0x000C; dsi_basic_ctl 
#regdef; DSI_BASIC_CTL0_REG; 0x0010; dsi_basic_ctl0 0x10 - 0x1c
#regdef; DSI_BASIC_CTL1_REG; 0x0014; dsi_basic_ctl1 
#regdef; DSI_BASIC_SIZE0_REG; 0x0018; dsi_basic_size0 
#regdef; DSI_BASIC_SIZE1_REG; 0x001c; dsi_basic_size1 
#regdef; DSI_BASIC_INST0_REG; 0x0020 8; dsi_inst_func[8] 0x20 - 0x3c
#regdef; DSI_INST_LOOP_SEL_REG; 0x0040; dsi_inst_loop_sel 0x40 - 0x5c
#regdef; DSI_INST_LOOP_NUM_REG; 0x0044; dsi_inst_loop_num 
#regdef; DSI_INST_JUMP_SEL_REG; 0x0048; dsi_inst_jump_sel 
#regdef; DSI_INST_JUMP_CFG_REG; 0x004c 2; dsi_inst_jump_cfg[2] 
#regdef; DSI_INST_LOOP_NUM2_REG; 0x0054; dsi_inst_loop_num2 
#regdef; DSI_TRANS_START_REG; 0x0060; dsi_trans_start 0x60 - 0x6c
#regdef; DSI_TRANS_ZERO_REG; 0x0078; dsi_trans_zero 
#regdef; DSI_TCON_DRQ_REG; 0x007c; dsi_tcon_drq 
#regdef; DSI_PIXEL_CTL0_REG; 0x0080; dsi_pixel_ctl0 0x80 - 0x8c
#regdef; DSI_PIXEL_CTL1_REG; 0x0084; dsi_pixel_ctl1 
#regdef; DSI_PIXEL_PH_REG; 0x0090; dsi_pixel_ph 0x90 - 0x9c
#regdef; DSI_PIXEL_PD_REG; 0x0094; dsi_pixel_pd 
#regdef; DSI_PIXEL_PF0_REG; 0x0098; dsi_pixel_pf0 
#regdef; DSI_PIXEL_PF1_REG; 0x009c; dsi_pixel_pf1 
#regdef; DSI_SYNC_HSS_REG; 0x00b0; dsi_sync_hss 0xb0 - 0xbc
#regdef; DSI_SYNC_HSE_REG; 0x00b4; dsi_sync_hse 
#regdef; DSI_SYNC_VSS_REG; 0x00b8; dsi_sync_vss 
#regdef; DSI_SYNC_VSE_REG; 0x00bc; dsi_sync_vse 
#regdef; DSI_BLK_HSA0_REG; 0x00c0; dsi_blk_hsa0 0xc0 - 0xcc
#regdef; DSI_BLK_HSA1_REG; 0x00c4; dsi_blk_hsa1 
#regdef; DSI_BLK_HBP0_REG; 0x00c8; dsi_blk_hbp0 
#regdef; DSI_BLK_HBP1_REG; 0x00cc; dsi_blk_hbp1 
#regdef; DSI_BLK_HFP0_REG; 0x00d0; dsi_blk_hfp0 0xd0 - 0xdc
#regdef; DSI_BLK_HFP1_REG; 0x00d4; dsi_blk_hfp1 
#regdef; DSI_BLK_HBLK0_REG; 0x00e0; dsi_blk_hblk0 0xe0 - 0xec
#regdef; DSI_BLK_HBLK1_REG; 0x00e4; dsi_blk_hblk1 
#regdef; DSI_BLK_VBLK0_REG; 0x00e8; dsi_blk_vblk0 
#regdef; DSI_BLK_VBLK1_REG; 0x00ec; dsi_blk_vblk1 
#regdef; DSI_BURST_LINE_REG; 0x00f0; dsi_burst_line 0xf0 - 0x1fc
#regdef; DSI_BURST_DRQ_REG; 0x00f4; dsi_burst_drq 
#regdef; DSI_CMD_CTL_REG; 0x0200; dsi_cmd_ctl 0x200 - 0x23c
#regdef; DSI_CMD_RX_REG; 0x0240 8; dsi_cmd_rx[8] 0x240 - 0x2dc
#regdef; DSI_DEBUG_VIDEO0_REG; 0x02e0; dsi_debug_video0 0x2e0 - 0x2ec
#regdef; DSI_DEBUG_VIDEO1_REG; 0x02e4; dsi_debug_video1 
#regdef; DSI_DEBUG_INST_REG; 0x02f0; dsi_debug_inst 0x2f0 - 0x2fc
#regdef; DSI_DEBUG_FIFO_REG; 0x02f4; dsi_debug_fifo 
#regdef; DSI_DEBUG_DATA_REG; 0x02f8; dsi_debug_data 
#regdef; DSI_CMD_TX_REG; 0x0300 64; dsi_cmd_tx[64] 0x300 - 0x3fc

#typeend;

#type; DSI_DPHY; MIPI DSI Physical Interface
#base; DSI_DPHY 0x05451000

# H137 documentation
#regdef; DPHY_GCTL_REG; 0x000;
#regdef; DPHY_TX_CTL_REG; 0x004;
#regdef; DPHY_RX_CTL_REG; 0x008;
#regdef; DPHY_TX_TIME0_REG; 0x010;
#regdef; DPHY_TX_TIME1_REG; 0x014;
#regdef; DPHY_TX_TIME2_REG; 0x018;
#regdef; DPHY_TX_TIME3_REG; 0x01C;
#regdef; DPHY_TX_TIME4_REG; 0x020;
#regdef; DPHY_RX_TIME0_REG; 0x030;
#regdef; DPHY_RX_TIME1_REG; 0x034;
#regdef; DPHY_RX_TIME2_REG; 0x038;
#regdef; DPHY_RX_TIME3_REG; 0x040;
#regdef; DPHY_ANA0_REG; 0x04C;
#regdef; DPHY_ANA1_REG; 0x050;
#regdef; DPHY_ANA2_REG; 0x054;
#regdef; DPHY_ANA3_REG; 0x058;
#regdef; DPHY_ANA4_REG; 0x05C;
#regdef; DPHY_INT_EN0_REG; 0x060;
#regdef; DPHY_INT_EN1_REG; 0x064;
#regdef; DPHY_INT_EN2_REG; 0x068;
#regdef; DPHY_INT_PD0_REG; 0x070;
#regdef; DPHY_INT_PD1_REG; 0x074;
#regdef; DPHY_INT_PD2_REG; 0x078;
#regdef; DPHY_DBG0_REG; 0x0E0;
#regdef; DPHY_DBG1_REG; 0x0E4;
#regdef; DPHY_DBG2_REG; 0x0E8;
#regdef; DPHY_DBG3_REG; 0x0EC;
#regdef; DPHY_DBG4_REG; 0x0F0;
#regdef; DPHY_DBG5_REG; 0x0F4;
#regdef; DPHY_TX_SKEW_REG0; 0x0F8;
#regdef; DPHY_TX_SKEW_REG1; 0x0FC;
#regdef; DPHY_TX_SKEW_REG2; 0x100;
#regdef; DPHY_PLL_REG0; 0x104;
#regdef; DPHY_PLL_REG1; 0x108;
#regdef; DPHY_PLL_REG2; 0x10C;
#regdef; COMBO_PHY_REG0; 0x110; The TCON LCD0 PHY0 is controlled by COMBO_PHY_REG (reg0x1110, reg0x1114)
#regdef; COMBO_PHY_REG1; 0x114; The TCON LCD0 PHY0 is controlled by COMBO_PHY_REG (reg0x1110, reg0x1114)
#regdef; COMBO_PHY_REG2; 0x118;

#typeend;
