// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_39 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_1018_fu_374_p2;
reg   [0:0] icmp_ln86_1018_reg_1309;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_1019_fu_380_p2;
reg   [0:0] icmp_ln86_1019_reg_1315;
reg   [0:0] icmp_ln86_1019_reg_1315_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1020_fu_386_p2;
reg   [0:0] icmp_ln86_1020_reg_1321;
wire   [0:0] icmp_ln86_1021_fu_392_p2;
reg   [0:0] icmp_ln86_1021_reg_1327;
wire   [0:0] icmp_ln86_1022_fu_398_p2;
reg   [0:0] icmp_ln86_1022_reg_1333;
reg   [0:0] icmp_ln86_1022_reg_1333_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1022_reg_1333_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1022_reg_1333_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1022_reg_1333_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1023_fu_404_p2;
reg   [0:0] icmp_ln86_1023_reg_1339;
reg   [0:0] icmp_ln86_1023_reg_1339_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1024_fu_410_p2;
reg   [0:0] icmp_ln86_1024_reg_1345;
reg   [0:0] icmp_ln86_1024_reg_1345_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1024_reg_1345_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1025_fu_416_p2;
reg   [0:0] icmp_ln86_1025_reg_1351;
wire   [0:0] icmp_ln86_1026_fu_422_p2;
reg   [0:0] icmp_ln86_1026_reg_1357;
reg   [0:0] icmp_ln86_1026_reg_1357_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1026_reg_1357_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1026_reg_1357_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1027_fu_428_p2;
reg   [0:0] icmp_ln86_1027_reg_1363;
reg   [0:0] icmp_ln86_1027_reg_1363_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1027_reg_1363_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1027_reg_1363_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1027_reg_1363_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1028_fu_434_p2;
reg   [0:0] icmp_ln86_1028_reg_1369;
wire   [0:0] icmp_ln86_1029_fu_440_p2;
reg   [0:0] icmp_ln86_1029_reg_1375;
reg   [0:0] icmp_ln86_1029_reg_1375_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1029_reg_1375_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1029_reg_1375_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1029_reg_1375_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1029_reg_1375_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1030_fu_446_p2;
reg   [0:0] icmp_ln86_1030_reg_1381;
reg   [0:0] icmp_ln86_1030_reg_1381_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1030_reg_1381_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1030_reg_1381_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1030_reg_1381_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1030_reg_1381_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1030_reg_1381_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1031_fu_452_p2;
reg   [0:0] icmp_ln86_1031_reg_1387;
reg   [0:0] icmp_ln86_1031_reg_1387_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1032_fu_458_p2;
reg   [0:0] icmp_ln86_1032_reg_1392;
reg   [0:0] icmp_ln86_1032_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1032_reg_1392_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1033_fu_464_p2;
reg   [0:0] icmp_ln86_1033_reg_1397;
reg   [0:0] icmp_ln86_1033_reg_1397_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1033_reg_1397_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1034_fu_470_p2;
reg   [0:0] icmp_ln86_1034_reg_1402;
reg   [0:0] icmp_ln86_1034_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1034_reg_1402_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1035_fu_476_p2;
reg   [0:0] icmp_ln86_1035_reg_1407;
reg   [0:0] icmp_ln86_1035_reg_1407_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1035_reg_1407_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1035_reg_1407_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1036_fu_482_p2;
reg   [0:0] icmp_ln86_1036_reg_1412;
reg   [0:0] icmp_ln86_1036_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1036_reg_1412_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1036_reg_1412_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1037_fu_488_p2;
reg   [0:0] icmp_ln86_1037_reg_1417;
reg   [0:0] icmp_ln86_1037_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1037_reg_1417_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1037_reg_1417_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1038_fu_494_p2;
reg   [0:0] icmp_ln86_1038_reg_1422;
reg   [0:0] icmp_ln86_1038_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1038_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1038_reg_1422_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1038_reg_1422_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1039_fu_500_p2;
reg   [0:0] icmp_ln86_1039_reg_1427;
reg   [0:0] icmp_ln86_1039_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1039_reg_1427_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1039_reg_1427_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1039_reg_1427_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1040_fu_506_p2;
reg   [0:0] icmp_ln86_1040_reg_1432;
reg   [0:0] icmp_ln86_1040_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1040_reg_1432_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1040_reg_1432_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1040_reg_1432_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1041_fu_512_p2;
reg   [0:0] icmp_ln86_1041_reg_1437;
reg   [0:0] icmp_ln86_1041_reg_1437_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1041_reg_1437_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1041_reg_1437_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1041_reg_1437_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1041_reg_1437_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1042_fu_518_p2;
reg   [0:0] icmp_ln86_1042_reg_1442;
reg   [0:0] icmp_ln86_1042_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1042_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1042_reg_1442_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1042_reg_1442_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1042_reg_1442_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1043_fu_524_p2;
reg   [0:0] icmp_ln86_1043_reg_1447;
reg   [0:0] icmp_ln86_1043_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1043_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1043_reg_1447_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1043_reg_1447_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1043_reg_1447_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1043_reg_1447_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_530_p2;
reg   [0:0] xor_ln104_reg_1452;
wire   [0:0] and_ln102_fu_536_p2;
reg   [0:0] and_ln102_reg_1458;
reg   [0:0] and_ln102_reg_1458_pp0_iter1_reg;
wire   [0:0] and_ln104_fu_548_p2;
reg   [0:0] and_ln104_reg_1465;
wire   [0:0] and_ln104_197_fu_563_p2;
reg   [0:0] and_ln104_197_reg_1471;
reg   [0:0] and_ln104_197_reg_1471_pp0_iter2_reg;
reg   [0:0] and_ln104_197_reg_1471_pp0_iter3_reg;
reg   [0:0] and_ln104_197_reg_1471_pp0_iter4_reg;
reg   [0:0] and_ln104_197_reg_1471_pp0_iter5_reg;
reg   [0:0] and_ln104_197_reg_1471_pp0_iter6_reg;
reg   [0:0] and_ln104_197_reg_1471_pp0_iter7_reg;
wire   [0:0] and_ln102_979_fu_568_p2;
reg   [0:0] and_ln102_979_reg_1478;
wire   [0:0] and_ln104_199_fu_581_p2;
reg   [0:0] and_ln104_199_reg_1485;
reg   [0:0] and_ln104_199_reg_1485_pp0_iter2_reg;
reg   [0:0] and_ln104_199_reg_1485_pp0_iter3_reg;
wire   [0:0] and_ln102_981_fu_586_p2;
reg   [0:0] and_ln102_981_reg_1492;
reg   [0:0] and_ln102_981_reg_1492_pp0_iter2_reg;
reg   [0:0] and_ln102_981_reg_1492_pp0_iter3_reg;
reg   [0:0] and_ln102_981_reg_1492_pp0_iter4_reg;
wire   [0:0] and_ln102_984_fu_602_p2;
reg   [0:0] and_ln102_984_reg_1499;
wire   [0:0] and_ln104_202_fu_612_p2;
reg   [0:0] and_ln104_202_reg_1504;
reg   [0:0] and_ln104_202_reg_1504_pp0_iter2_reg;
wire   [0:0] and_ln104_203_fu_628_p2;
reg   [0:0] and_ln104_203_reg_1510;
reg   [0:0] and_ln104_203_reg_1510_pp0_iter2_reg;
reg   [0:0] and_ln104_203_reg_1510_pp0_iter3_reg;
reg   [0:0] and_ln104_203_reg_1510_pp0_iter4_reg;
wire   [0:0] or_ln117_fu_634_p2;
reg   [0:0] or_ln117_reg_1516;
wire   [0:0] and_ln104_198_fu_645_p2;
reg   [0:0] and_ln104_198_reg_1524;
wire   [0:0] and_ln102_983_fu_655_p2;
reg   [0:0] and_ln102_983_reg_1529;
wire   [0:0] or_ln117_929_fu_713_p2;
reg   [0:0] or_ln117_929_reg_1534;
wire   [2:0] select_ln117_987_fu_725_p3;
reg   [2:0] select_ln117_987_reg_1539;
wire   [0:0] or_ln117_931_fu_733_p2;
reg   [0:0] or_ln117_931_reg_1544;
wire   [0:0] or_ln117_933_fu_739_p2;
reg   [0:0] or_ln117_933_reg_1550;
wire   [0:0] and_ln102_985_fu_748_p2;
reg   [0:0] and_ln102_985_reg_1557;
wire   [0:0] or_ln117_935_fu_818_p2;
reg   [0:0] or_ln117_935_reg_1562;
wire   [3:0] select_ln117_993_fu_830_p3;
reg   [3:0] select_ln117_993_reg_1568;
wire   [0:0] or_ln117_937_fu_838_p2;
reg   [0:0] or_ln117_937_reg_1573;
wire   [0:0] and_ln102_982_fu_844_p2;
reg   [0:0] and_ln102_982_reg_1579;
reg   [0:0] and_ln102_982_reg_1579_pp0_iter5_reg;
wire   [0:0] or_ln117_941_fu_930_p2;
reg   [0:0] or_ln117_941_reg_1586;
wire   [4:0] select_ln117_999_fu_944_p3;
reg   [4:0] select_ln117_999_reg_1591;
wire   [0:0] or_ln117_943_fu_952_p2;
reg   [0:0] or_ln117_943_reg_1596;
wire   [0:0] and_ln104_201_fu_962_p2;
reg   [0:0] and_ln104_201_reg_1603;
reg   [0:0] and_ln104_201_reg_1603_pp0_iter6_reg;
wire   [0:0] or_ln117_945_fu_1019_p2;
reg   [0:0] or_ln117_945_reg_1609;
reg   [0:0] or_ln117_945_reg_1609_pp0_iter6_reg;
reg   [0:0] or_ln117_945_reg_1609_pp0_iter7_reg;
wire   [0:0] or_ln117_947_fu_1045_p2;
reg   [0:0] or_ln117_947_reg_1615;
wire   [4:0] select_ln117_1005_fu_1059_p3;
reg   [4:0] select_ln117_1005_reg_1620;
wire   [0:0] or_ln117_951_fu_1121_p2;
reg   [0:0] or_ln117_951_reg_1625;
wire   [4:0] select_ln117_1009_fu_1135_p3;
reg   [4:0] select_ln117_1009_reg_1630;
wire   [11:0] tmp_fu_1170_p63;
reg   [11:0] tmp_reg_1635;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln86_fu_362_p2;
wire   [0:0] icmp_ln86_1017_fu_368_p2;
wire   [0:0] xor_ln104_487_fu_542_p2;
wire   [0:0] xor_ln104_488_fu_558_p2;
wire   [0:0] xor_ln104_490_fu_576_p2;
wire   [0:0] and_ln102_978_fu_554_p2;
wire   [0:0] xor_ln104_491_fu_591_p2;
wire   [0:0] and_ln102_980_fu_572_p2;
wire   [0:0] xor_ln104_495_fu_607_p2;
wire   [0:0] and_ln104_200_fu_596_p2;
wire   [0:0] xor_ln104_498_fu_623_p2;
wire   [0:0] and_ln102_987_fu_618_p2;
wire   [0:0] xor_ln104_489_fu_640_p2;
wire   [0:0] xor_ln104_493_fu_650_p2;
wire   [0:0] and_ln102_1004_fu_664_p2;
wire   [0:0] xor_ln117_fu_674_p2;
wire   [0:0] and_ln102_990_fu_660_p2;
wire   [1:0] zext_ln117_fu_679_p1;
wire   [1:0] select_ln117_fu_688_p3;
wire   [0:0] or_ln117_927_fu_683_p2;
wire   [0:0] and_ln102_991_fu_669_p2;
wire   [2:0] zext_ln117_114_fu_695_p1;
wire   [0:0] or_ln117_928_fu_699_p2;
wire   [2:0] select_ln117_985_fu_705_p3;
wire   [2:0] select_ln117_986_fu_717_p3;
wire   [0:0] xor_ln104_494_fu_743_p2;
wire   [0:0] and_ln102_1005_fu_756_p2;
wire   [0:0] and_ln102_992_fu_752_p2;
wire   [0:0] or_ln117_930_fu_770_p2;
wire   [2:0] select_ln117_988_fu_775_p3;
wire   [0:0] and_ln102_993_fu_761_p2;
wire   [3:0] zext_ln117_115_fu_782_p1;
wire   [0:0] or_ln117_932_fu_786_p2;
wire   [3:0] select_ln117_989_fu_791_p3;
wire   [0:0] and_ln102_994_fu_766_p2;
wire   [3:0] select_ln117_990_fu_798_p3;
wire   [0:0] or_ln117_934_fu_806_p2;
wire   [3:0] select_ln117_991_fu_811_p3;
wire   [3:0] select_ln117_992_fu_822_p3;
wire   [0:0] xor_ln104_496_fu_848_p2;
wire   [0:0] and_ln102_1006_fu_861_p2;
wire   [0:0] and_ln102_986_fu_853_p2;
wire   [0:0] and_ln102_995_fu_857_p2;
wire   [0:0] or_ln117_936_fu_876_p2;
wire   [0:0] and_ln102_996_fu_866_p2;
wire   [3:0] select_ln117_994_fu_881_p3;
wire   [0:0] or_ln117_938_fu_888_p2;
wire   [3:0] select_ln117_995_fu_893_p3;
wire   [3:0] select_ln117_996_fu_904_p3;
wire   [0:0] or_ln117_939_fu_900_p2;
wire   [0:0] and_ln102_997_fu_871_p2;
wire   [4:0] zext_ln117_116_fu_912_p1;
wire   [0:0] or_ln117_940_fu_916_p2;
wire   [4:0] select_ln117_997_fu_922_p3;
wire   [4:0] select_ln117_998_fu_936_p3;
wire   [0:0] xor_ln104_492_fu_957_p2;
wire   [0:0] xor_ln104_497_fu_967_p2;
wire   [0:0] and_ln102_1007_fu_976_p2;
wire   [0:0] and_ln102_988_fu_972_p2;
wire   [0:0] and_ln102_998_fu_981_p2;
wire   [0:0] or_ln117_942_fu_995_p2;
wire   [0:0] and_ln102_999_fu_986_p2;
wire   [4:0] select_ln117_1000_fu_1000_p3;
wire   [0:0] or_ln117_944_fu_1007_p2;
wire   [4:0] select_ln117_1001_fu_1012_p3;
wire   [0:0] and_ln102_1000_fu_990_p2;
wire   [4:0] select_ln117_1002_fu_1023_p3;
wire   [0:0] or_ln117_946_fu_1031_p2;
wire   [4:0] select_ln117_1003_fu_1037_p3;
wire   [4:0] select_ln117_1004_fu_1051_p3;
wire   [0:0] xor_ln104_499_fu_1067_p2;
wire   [0:0] and_ln102_1008_fu_1076_p2;
wire   [0:0] and_ln102_989_fu_1072_p2;
wire   [0:0] and_ln102_1001_fu_1081_p2;
wire   [0:0] or_ln117_948_fu_1091_p2;
wire   [0:0] or_ln117_949_fu_1096_p2;
wire   [0:0] and_ln102_1002_fu_1086_p2;
wire   [4:0] select_ln117_1006_fu_1100_p3;
wire   [0:0] or_ln117_950_fu_1107_p2;
wire   [4:0] select_ln117_1007_fu_1113_p3;
wire   [4:0] select_ln117_1008_fu_1127_p3;
wire   [0:0] xor_ln104_500_fu_1143_p2;
wire   [0:0] and_ln102_1009_fu_1148_p2;
wire   [0:0] and_ln102_1003_fu_1153_p2;
wire   [0:0] or_ln117_952_fu_1158_p2;
wire   [11:0] tmp_fu_1170_p61;
wire   [4:0] tmp_fu_1170_p62;
wire   [0:0] or_ln117_953_fu_1298_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
wire   [4:0] tmp_fu_1170_p1;
wire   [4:0] tmp_fu_1170_p3;
wire   [4:0] tmp_fu_1170_p5;
wire   [4:0] tmp_fu_1170_p7;
wire   [4:0] tmp_fu_1170_p9;
wire   [4:0] tmp_fu_1170_p11;
wire   [4:0] tmp_fu_1170_p13;
wire   [4:0] tmp_fu_1170_p15;
wire   [4:0] tmp_fu_1170_p17;
wire   [4:0] tmp_fu_1170_p19;
wire   [4:0] tmp_fu_1170_p21;
wire   [4:0] tmp_fu_1170_p23;
wire   [4:0] tmp_fu_1170_p25;
wire   [4:0] tmp_fu_1170_p27;
wire   [4:0] tmp_fu_1170_p29;
wire   [4:0] tmp_fu_1170_p31;
wire  signed [4:0] tmp_fu_1170_p33;
wire  signed [4:0] tmp_fu_1170_p35;
wire  signed [4:0] tmp_fu_1170_p37;
wire  signed [4:0] tmp_fu_1170_p39;
wire  signed [4:0] tmp_fu_1170_p41;
wire  signed [4:0] tmp_fu_1170_p43;
wire  signed [4:0] tmp_fu_1170_p45;
wire  signed [4:0] tmp_fu_1170_p47;
wire  signed [4:0] tmp_fu_1170_p49;
wire  signed [4:0] tmp_fu_1170_p51;
wire  signed [4:0] tmp_fu_1170_p53;
wire  signed [4:0] tmp_fu_1170_p55;
wire  signed [4:0] tmp_fu_1170_p57;
wire  signed [4:0] tmp_fu_1170_p59;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_61_5_12_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_61_5_12_1_1_x_U1498(
    .din0(12'd2372),
    .din1(12'd1789),
    .din2(12'd0),
    .din3(12'd1510),
    .din4(12'd83),
    .din5(12'd4031),
    .din6(12'd4046),
    .din7(12'd3794),
    .din8(12'd1228),
    .din9(12'd3758),
    .din10(12'd35),
    .din11(12'd3237),
    .din12(12'd4090),
    .din13(12'd4008),
    .din14(12'd1143),
    .din15(12'd97),
    .din16(12'd4092),
    .din17(12'd1714),
    .din18(12'd3893),
    .din19(12'd480),
    .din20(12'd4053),
    .din21(12'd483),
    .din22(12'd126),
    .din23(12'd3916),
    .din24(12'd385),
    .din25(12'd4049),
    .din26(12'd3957),
    .din27(12'd369),
    .din28(12'd3812),
    .din29(12'd929),
    .def(tmp_fu_1170_p61),
    .sel(tmp_fu_1170_p62),
    .dout(tmp_fu_1170_p63)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_979_reg_1478 <= and_ln102_979_fu_568_p2;
        and_ln102_981_reg_1492 <= and_ln102_981_fu_586_p2;
        and_ln102_981_reg_1492_pp0_iter2_reg <= and_ln102_981_reg_1492;
        and_ln102_981_reg_1492_pp0_iter3_reg <= and_ln102_981_reg_1492_pp0_iter2_reg;
        and_ln102_981_reg_1492_pp0_iter4_reg <= and_ln102_981_reg_1492_pp0_iter3_reg;
        and_ln102_982_reg_1579 <= and_ln102_982_fu_844_p2;
        and_ln102_982_reg_1579_pp0_iter5_reg <= and_ln102_982_reg_1579;
        and_ln102_983_reg_1529 <= and_ln102_983_fu_655_p2;
        and_ln102_984_reg_1499 <= and_ln102_984_fu_602_p2;
        and_ln102_985_reg_1557 <= and_ln102_985_fu_748_p2;
        and_ln102_reg_1458 <= and_ln102_fu_536_p2;
        and_ln102_reg_1458_pp0_iter1_reg <= and_ln102_reg_1458;
        and_ln104_197_reg_1471 <= and_ln104_197_fu_563_p2;
        and_ln104_197_reg_1471_pp0_iter2_reg <= and_ln104_197_reg_1471;
        and_ln104_197_reg_1471_pp0_iter3_reg <= and_ln104_197_reg_1471_pp0_iter2_reg;
        and_ln104_197_reg_1471_pp0_iter4_reg <= and_ln104_197_reg_1471_pp0_iter3_reg;
        and_ln104_197_reg_1471_pp0_iter5_reg <= and_ln104_197_reg_1471_pp0_iter4_reg;
        and_ln104_197_reg_1471_pp0_iter6_reg <= and_ln104_197_reg_1471_pp0_iter5_reg;
        and_ln104_197_reg_1471_pp0_iter7_reg <= and_ln104_197_reg_1471_pp0_iter6_reg;
        and_ln104_198_reg_1524 <= and_ln104_198_fu_645_p2;
        and_ln104_199_reg_1485 <= and_ln104_199_fu_581_p2;
        and_ln104_199_reg_1485_pp0_iter2_reg <= and_ln104_199_reg_1485;
        and_ln104_199_reg_1485_pp0_iter3_reg <= and_ln104_199_reg_1485_pp0_iter2_reg;
        and_ln104_201_reg_1603 <= and_ln104_201_fu_962_p2;
        and_ln104_201_reg_1603_pp0_iter6_reg <= and_ln104_201_reg_1603;
        and_ln104_202_reg_1504 <= and_ln104_202_fu_612_p2;
        and_ln104_202_reg_1504_pp0_iter2_reg <= and_ln104_202_reg_1504;
        and_ln104_203_reg_1510 <= and_ln104_203_fu_628_p2;
        and_ln104_203_reg_1510_pp0_iter2_reg <= and_ln104_203_reg_1510;
        and_ln104_203_reg_1510_pp0_iter3_reg <= and_ln104_203_reg_1510_pp0_iter2_reg;
        and_ln104_203_reg_1510_pp0_iter4_reg <= and_ln104_203_reg_1510_pp0_iter3_reg;
        and_ln104_reg_1465 <= and_ln104_fu_548_p2;
        icmp_ln86_1018_reg_1309 <= icmp_ln86_1018_fu_374_p2;
        icmp_ln86_1019_reg_1315 <= icmp_ln86_1019_fu_380_p2;
        icmp_ln86_1019_reg_1315_pp0_iter1_reg <= icmp_ln86_1019_reg_1315;
        icmp_ln86_1020_reg_1321 <= icmp_ln86_1020_fu_386_p2;
        icmp_ln86_1021_reg_1327 <= icmp_ln86_1021_fu_392_p2;
        icmp_ln86_1022_reg_1333 <= icmp_ln86_1022_fu_398_p2;
        icmp_ln86_1022_reg_1333_pp0_iter1_reg <= icmp_ln86_1022_reg_1333;
        icmp_ln86_1022_reg_1333_pp0_iter2_reg <= icmp_ln86_1022_reg_1333_pp0_iter1_reg;
        icmp_ln86_1022_reg_1333_pp0_iter3_reg <= icmp_ln86_1022_reg_1333_pp0_iter2_reg;
        icmp_ln86_1022_reg_1333_pp0_iter4_reg <= icmp_ln86_1022_reg_1333_pp0_iter3_reg;
        icmp_ln86_1023_reg_1339 <= icmp_ln86_1023_fu_404_p2;
        icmp_ln86_1023_reg_1339_pp0_iter1_reg <= icmp_ln86_1023_reg_1339;
        icmp_ln86_1024_reg_1345 <= icmp_ln86_1024_fu_410_p2;
        icmp_ln86_1024_reg_1345_pp0_iter1_reg <= icmp_ln86_1024_reg_1345;
        icmp_ln86_1024_reg_1345_pp0_iter2_reg <= icmp_ln86_1024_reg_1345_pp0_iter1_reg;
        icmp_ln86_1025_reg_1351 <= icmp_ln86_1025_fu_416_p2;
        icmp_ln86_1026_reg_1357 <= icmp_ln86_1026_fu_422_p2;
        icmp_ln86_1026_reg_1357_pp0_iter1_reg <= icmp_ln86_1026_reg_1357;
        icmp_ln86_1026_reg_1357_pp0_iter2_reg <= icmp_ln86_1026_reg_1357_pp0_iter1_reg;
        icmp_ln86_1026_reg_1357_pp0_iter3_reg <= icmp_ln86_1026_reg_1357_pp0_iter2_reg;
        icmp_ln86_1027_reg_1363 <= icmp_ln86_1027_fu_428_p2;
        icmp_ln86_1027_reg_1363_pp0_iter1_reg <= icmp_ln86_1027_reg_1363;
        icmp_ln86_1027_reg_1363_pp0_iter2_reg <= icmp_ln86_1027_reg_1363_pp0_iter1_reg;
        icmp_ln86_1027_reg_1363_pp0_iter3_reg <= icmp_ln86_1027_reg_1363_pp0_iter2_reg;
        icmp_ln86_1027_reg_1363_pp0_iter4_reg <= icmp_ln86_1027_reg_1363_pp0_iter3_reg;
        icmp_ln86_1028_reg_1369 <= icmp_ln86_1028_fu_434_p2;
        icmp_ln86_1029_reg_1375 <= icmp_ln86_1029_fu_440_p2;
        icmp_ln86_1029_reg_1375_pp0_iter1_reg <= icmp_ln86_1029_reg_1375;
        icmp_ln86_1029_reg_1375_pp0_iter2_reg <= icmp_ln86_1029_reg_1375_pp0_iter1_reg;
        icmp_ln86_1029_reg_1375_pp0_iter3_reg <= icmp_ln86_1029_reg_1375_pp0_iter2_reg;
        icmp_ln86_1029_reg_1375_pp0_iter4_reg <= icmp_ln86_1029_reg_1375_pp0_iter3_reg;
        icmp_ln86_1029_reg_1375_pp0_iter5_reg <= icmp_ln86_1029_reg_1375_pp0_iter4_reg;
        icmp_ln86_1030_reg_1381 <= icmp_ln86_1030_fu_446_p2;
        icmp_ln86_1030_reg_1381_pp0_iter1_reg <= icmp_ln86_1030_reg_1381;
        icmp_ln86_1030_reg_1381_pp0_iter2_reg <= icmp_ln86_1030_reg_1381_pp0_iter1_reg;
        icmp_ln86_1030_reg_1381_pp0_iter3_reg <= icmp_ln86_1030_reg_1381_pp0_iter2_reg;
        icmp_ln86_1030_reg_1381_pp0_iter4_reg <= icmp_ln86_1030_reg_1381_pp0_iter3_reg;
        icmp_ln86_1030_reg_1381_pp0_iter5_reg <= icmp_ln86_1030_reg_1381_pp0_iter4_reg;
        icmp_ln86_1030_reg_1381_pp0_iter6_reg <= icmp_ln86_1030_reg_1381_pp0_iter5_reg;
        icmp_ln86_1031_reg_1387 <= icmp_ln86_1031_fu_452_p2;
        icmp_ln86_1031_reg_1387_pp0_iter1_reg <= icmp_ln86_1031_reg_1387;
        icmp_ln86_1032_reg_1392 <= icmp_ln86_1032_fu_458_p2;
        icmp_ln86_1032_reg_1392_pp0_iter1_reg <= icmp_ln86_1032_reg_1392;
        icmp_ln86_1032_reg_1392_pp0_iter2_reg <= icmp_ln86_1032_reg_1392_pp0_iter1_reg;
        icmp_ln86_1033_reg_1397 <= icmp_ln86_1033_fu_464_p2;
        icmp_ln86_1033_reg_1397_pp0_iter1_reg <= icmp_ln86_1033_reg_1397;
        icmp_ln86_1033_reg_1397_pp0_iter2_reg <= icmp_ln86_1033_reg_1397_pp0_iter1_reg;
        icmp_ln86_1034_reg_1402 <= icmp_ln86_1034_fu_470_p2;
        icmp_ln86_1034_reg_1402_pp0_iter1_reg <= icmp_ln86_1034_reg_1402;
        icmp_ln86_1034_reg_1402_pp0_iter2_reg <= icmp_ln86_1034_reg_1402_pp0_iter1_reg;
        icmp_ln86_1035_reg_1407 <= icmp_ln86_1035_fu_476_p2;
        icmp_ln86_1035_reg_1407_pp0_iter1_reg <= icmp_ln86_1035_reg_1407;
        icmp_ln86_1035_reg_1407_pp0_iter2_reg <= icmp_ln86_1035_reg_1407_pp0_iter1_reg;
        icmp_ln86_1035_reg_1407_pp0_iter3_reg <= icmp_ln86_1035_reg_1407_pp0_iter2_reg;
        icmp_ln86_1036_reg_1412 <= icmp_ln86_1036_fu_482_p2;
        icmp_ln86_1036_reg_1412_pp0_iter1_reg <= icmp_ln86_1036_reg_1412;
        icmp_ln86_1036_reg_1412_pp0_iter2_reg <= icmp_ln86_1036_reg_1412_pp0_iter1_reg;
        icmp_ln86_1036_reg_1412_pp0_iter3_reg <= icmp_ln86_1036_reg_1412_pp0_iter2_reg;
        icmp_ln86_1037_reg_1417 <= icmp_ln86_1037_fu_488_p2;
        icmp_ln86_1037_reg_1417_pp0_iter1_reg <= icmp_ln86_1037_reg_1417;
        icmp_ln86_1037_reg_1417_pp0_iter2_reg <= icmp_ln86_1037_reg_1417_pp0_iter1_reg;
        icmp_ln86_1037_reg_1417_pp0_iter3_reg <= icmp_ln86_1037_reg_1417_pp0_iter2_reg;
        icmp_ln86_1038_reg_1422 <= icmp_ln86_1038_fu_494_p2;
        icmp_ln86_1038_reg_1422_pp0_iter1_reg <= icmp_ln86_1038_reg_1422;
        icmp_ln86_1038_reg_1422_pp0_iter2_reg <= icmp_ln86_1038_reg_1422_pp0_iter1_reg;
        icmp_ln86_1038_reg_1422_pp0_iter3_reg <= icmp_ln86_1038_reg_1422_pp0_iter2_reg;
        icmp_ln86_1038_reg_1422_pp0_iter4_reg <= icmp_ln86_1038_reg_1422_pp0_iter3_reg;
        icmp_ln86_1039_reg_1427 <= icmp_ln86_1039_fu_500_p2;
        icmp_ln86_1039_reg_1427_pp0_iter1_reg <= icmp_ln86_1039_reg_1427;
        icmp_ln86_1039_reg_1427_pp0_iter2_reg <= icmp_ln86_1039_reg_1427_pp0_iter1_reg;
        icmp_ln86_1039_reg_1427_pp0_iter3_reg <= icmp_ln86_1039_reg_1427_pp0_iter2_reg;
        icmp_ln86_1039_reg_1427_pp0_iter4_reg <= icmp_ln86_1039_reg_1427_pp0_iter3_reg;
        icmp_ln86_1040_reg_1432 <= icmp_ln86_1040_fu_506_p2;
        icmp_ln86_1040_reg_1432_pp0_iter1_reg <= icmp_ln86_1040_reg_1432;
        icmp_ln86_1040_reg_1432_pp0_iter2_reg <= icmp_ln86_1040_reg_1432_pp0_iter1_reg;
        icmp_ln86_1040_reg_1432_pp0_iter3_reg <= icmp_ln86_1040_reg_1432_pp0_iter2_reg;
        icmp_ln86_1040_reg_1432_pp0_iter4_reg <= icmp_ln86_1040_reg_1432_pp0_iter3_reg;
        icmp_ln86_1041_reg_1437 <= icmp_ln86_1041_fu_512_p2;
        icmp_ln86_1041_reg_1437_pp0_iter1_reg <= icmp_ln86_1041_reg_1437;
        icmp_ln86_1041_reg_1437_pp0_iter2_reg <= icmp_ln86_1041_reg_1437_pp0_iter1_reg;
        icmp_ln86_1041_reg_1437_pp0_iter3_reg <= icmp_ln86_1041_reg_1437_pp0_iter2_reg;
        icmp_ln86_1041_reg_1437_pp0_iter4_reg <= icmp_ln86_1041_reg_1437_pp0_iter3_reg;
        icmp_ln86_1041_reg_1437_pp0_iter5_reg <= icmp_ln86_1041_reg_1437_pp0_iter4_reg;
        icmp_ln86_1042_reg_1442 <= icmp_ln86_1042_fu_518_p2;
        icmp_ln86_1042_reg_1442_pp0_iter1_reg <= icmp_ln86_1042_reg_1442;
        icmp_ln86_1042_reg_1442_pp0_iter2_reg <= icmp_ln86_1042_reg_1442_pp0_iter1_reg;
        icmp_ln86_1042_reg_1442_pp0_iter3_reg <= icmp_ln86_1042_reg_1442_pp0_iter2_reg;
        icmp_ln86_1042_reg_1442_pp0_iter4_reg <= icmp_ln86_1042_reg_1442_pp0_iter3_reg;
        icmp_ln86_1042_reg_1442_pp0_iter5_reg <= icmp_ln86_1042_reg_1442_pp0_iter4_reg;
        icmp_ln86_1043_reg_1447 <= icmp_ln86_1043_fu_524_p2;
        icmp_ln86_1043_reg_1447_pp0_iter1_reg <= icmp_ln86_1043_reg_1447;
        icmp_ln86_1043_reg_1447_pp0_iter2_reg <= icmp_ln86_1043_reg_1447_pp0_iter1_reg;
        icmp_ln86_1043_reg_1447_pp0_iter3_reg <= icmp_ln86_1043_reg_1447_pp0_iter2_reg;
        icmp_ln86_1043_reg_1447_pp0_iter4_reg <= icmp_ln86_1043_reg_1447_pp0_iter3_reg;
        icmp_ln86_1043_reg_1447_pp0_iter5_reg <= icmp_ln86_1043_reg_1447_pp0_iter4_reg;
        icmp_ln86_1043_reg_1447_pp0_iter6_reg <= icmp_ln86_1043_reg_1447_pp0_iter5_reg;
        or_ln117_929_reg_1534 <= or_ln117_929_fu_713_p2;
        or_ln117_931_reg_1544 <= or_ln117_931_fu_733_p2;
        or_ln117_933_reg_1550 <= or_ln117_933_fu_739_p2;
        or_ln117_935_reg_1562 <= or_ln117_935_fu_818_p2;
        or_ln117_937_reg_1573 <= or_ln117_937_fu_838_p2;
        or_ln117_941_reg_1586 <= or_ln117_941_fu_930_p2;
        or_ln117_943_reg_1596 <= or_ln117_943_fu_952_p2;
        or_ln117_945_reg_1609 <= or_ln117_945_fu_1019_p2;
        or_ln117_945_reg_1609_pp0_iter6_reg <= or_ln117_945_reg_1609;
        or_ln117_945_reg_1609_pp0_iter7_reg <= or_ln117_945_reg_1609_pp0_iter6_reg;
        or_ln117_947_reg_1615 <= or_ln117_947_fu_1045_p2;
        or_ln117_951_reg_1625 <= or_ln117_951_fu_1121_p2;
        or_ln117_reg_1516 <= or_ln117_fu_634_p2;
        select_ln117_1005_reg_1620 <= select_ln117_1005_fu_1059_p3;
        select_ln117_1009_reg_1630 <= select_ln117_1009_fu_1135_p3;
        select_ln117_987_reg_1539 <= select_ln117_987_fu_725_p3;
        select_ln117_993_reg_1568 <= select_ln117_993_fu_830_p3;
        select_ln117_999_reg_1591 <= select_ln117_999_fu_944_p3;
        tmp_reg_1635 <= tmp_fu_1170_p63;
        xor_ln104_reg_1452 <= xor_ln104_fu_530_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_1000_fu_990_p2 = (icmp_ln86_1040_reg_1432_pp0_iter4_reg & and_ln102_988_fu_972_p2);

assign and_ln102_1001_fu_1081_p2 = (and_ln102_982_reg_1579_pp0_iter5_reg & and_ln102_1008_fu_1076_p2);

assign and_ln102_1002_fu_1086_p2 = (icmp_ln86_1042_reg_1442_pp0_iter5_reg & and_ln102_989_fu_1072_p2);

assign and_ln102_1003_fu_1153_p2 = (and_ln104_201_reg_1603_pp0_iter6_reg & and_ln102_1009_fu_1148_p2);

assign and_ln102_1004_fu_664_p2 = (xor_ln104_493_fu_650_p2 & icmp_ln86_1031_reg_1387_pp0_iter1_reg);

assign and_ln102_1005_fu_756_p2 = (xor_ln104_494_fu_743_p2 & icmp_ln86_1033_reg_1397_pp0_iter2_reg);

assign and_ln102_1006_fu_861_p2 = (xor_ln104_496_fu_848_p2 & icmp_ln86_1036_reg_1412_pp0_iter3_reg);

assign and_ln102_1007_fu_976_p2 = (xor_ln104_497_fu_967_p2 & icmp_ln86_1038_reg_1422_pp0_iter4_reg);

assign and_ln102_1008_fu_1076_p2 = (xor_ln104_499_fu_1067_p2 & icmp_ln86_1041_reg_1437_pp0_iter5_reg);

assign and_ln102_1009_fu_1148_p2 = (xor_ln104_500_fu_1143_p2 & icmp_ln86_1043_reg_1447_pp0_iter6_reg);

assign and_ln102_978_fu_554_p2 = (xor_ln104_reg_1452 & icmp_ln86_1018_reg_1309);

assign and_ln102_979_fu_568_p2 = (icmp_ln86_1019_reg_1315 & and_ln102_reg_1458);

assign and_ln102_980_fu_572_p2 = (icmp_ln86_1020_reg_1321 & and_ln104_reg_1465);

assign and_ln102_981_fu_586_p2 = (icmp_ln86_1021_reg_1327 & and_ln102_978_fu_554_p2);

assign and_ln102_982_fu_844_p2 = (icmp_ln86_1022_reg_1333_pp0_iter3_reg & and_ln104_197_reg_1471_pp0_iter3_reg);

assign and_ln102_983_fu_655_p2 = (icmp_ln86_1024_reg_1345_pp0_iter1_reg & and_ln104_198_fu_645_p2);

assign and_ln102_984_fu_602_p2 = (icmp_ln86_1025_reg_1351 & and_ln102_980_fu_572_p2);

assign and_ln102_985_fu_748_p2 = (icmp_ln86_1026_reg_1357_pp0_iter2_reg & and_ln104_199_reg_1485_pp0_iter2_reg);

assign and_ln102_986_fu_853_p2 = (icmp_ln86_1027_reg_1363_pp0_iter3_reg & and_ln102_981_reg_1492_pp0_iter3_reg);

assign and_ln102_987_fu_618_p2 = (icmp_ln86_1028_reg_1369 & and_ln104_200_fu_596_p2);

assign and_ln102_988_fu_972_p2 = (icmp_ln86_1029_reg_1375_pp0_iter4_reg & and_ln102_982_reg_1579);

assign and_ln102_989_fu_1072_p2 = (icmp_ln86_1030_reg_1381_pp0_iter5_reg & and_ln104_201_reg_1603);

assign and_ln102_990_fu_660_p2 = (icmp_ln86_1023_reg_1339_pp0_iter1_reg & and_ln102_979_reg_1478);

assign and_ln102_991_fu_669_p2 = (and_ln102_979_reg_1478 & and_ln102_1004_fu_664_p2);

assign and_ln102_992_fu_752_p2 = (icmp_ln86_1032_reg_1392_pp0_iter2_reg & and_ln102_983_reg_1529);

assign and_ln102_993_fu_761_p2 = (and_ln104_198_reg_1524 & and_ln102_1005_fu_756_p2);

assign and_ln102_994_fu_766_p2 = (icmp_ln86_1034_reg_1402_pp0_iter2_reg & and_ln104_202_reg_1504_pp0_iter2_reg);

assign and_ln102_995_fu_857_p2 = (icmp_ln86_1035_reg_1407_pp0_iter3_reg & and_ln102_985_reg_1557);

assign and_ln102_996_fu_866_p2 = (and_ln104_199_reg_1485_pp0_iter3_reg & and_ln102_1006_fu_861_p2);

assign and_ln102_997_fu_871_p2 = (icmp_ln86_1037_reg_1417_pp0_iter3_reg & and_ln102_986_fu_853_p2);

assign and_ln102_998_fu_981_p2 = (and_ln102_981_reg_1492_pp0_iter4_reg & and_ln102_1007_fu_976_p2);

assign and_ln102_999_fu_986_p2 = (icmp_ln86_1039_reg_1427_pp0_iter4_reg & and_ln104_203_reg_1510_pp0_iter4_reg);

assign and_ln102_fu_536_p2 = (icmp_ln86_fu_362_p2 & icmp_ln86_1017_fu_368_p2);

assign and_ln104_197_fu_563_p2 = (xor_ln104_reg_1452 & xor_ln104_488_fu_558_p2);

assign and_ln104_198_fu_645_p2 = (xor_ln104_489_fu_640_p2 & and_ln102_reg_1458_pp0_iter1_reg);

assign and_ln104_199_fu_581_p2 = (xor_ln104_490_fu_576_p2 & and_ln104_reg_1465);

assign and_ln104_200_fu_596_p2 = (xor_ln104_491_fu_591_p2 & and_ln102_978_fu_554_p2);

assign and_ln104_201_fu_962_p2 = (xor_ln104_492_fu_957_p2 & and_ln104_197_reg_1471_pp0_iter4_reg);

assign and_ln104_202_fu_612_p2 = (xor_ln104_495_fu_607_p2 & and_ln102_980_fu_572_p2);

assign and_ln104_203_fu_628_p2 = (xor_ln104_498_fu_623_p2 & and_ln104_200_fu_596_p2);

assign and_ln104_fu_548_p2 = (xor_ln104_487_fu_542_p2 & icmp_ln86_fu_362_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_953_fu_1298_p2[0:0] == 1'b1) ? tmp_reg_1635 : 12'd0);

assign icmp_ln86_1017_fu_368_p2 = (($signed(p_read5_int_reg) < $signed(18'd758)) ? 1'b1 : 1'b0);

assign icmp_ln86_1018_fu_374_p2 = (($signed(p_read2_int_reg) < $signed(18'd42792)) ? 1'b1 : 1'b0);

assign icmp_ln86_1019_fu_380_p2 = (($signed(p_read17_int_reg) < $signed(18'd947)) ? 1'b1 : 1'b0);

assign icmp_ln86_1020_fu_386_p2 = (($signed(p_read5_int_reg) < $signed(18'd759)) ? 1'b1 : 1'b0);

assign icmp_ln86_1021_fu_392_p2 = (($signed(p_read11_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1022_fu_398_p2 = (($signed(p_read8_int_reg) < $signed(18'd351)) ? 1'b1 : 1'b0);

assign icmp_ln86_1023_fu_404_p2 = (($signed(p_read9_int_reg) < $signed(18'd548)) ? 1'b1 : 1'b0);

assign icmp_ln86_1024_fu_410_p2 = (($signed(p_read1_int_reg) < $signed(18'd74620)) ? 1'b1 : 1'b0);

assign icmp_ln86_1025_fu_416_p2 = (($signed(p_read14_int_reg) < $signed(18'd12)) ? 1'b1 : 1'b0);

assign icmp_ln86_1026_fu_422_p2 = (($signed(p_read4_int_reg) < $signed(18'd2302)) ? 1'b1 : 1'b0);

assign icmp_ln86_1027_fu_428_p2 = (($signed(p_read16_int_reg) < $signed(18'd13724)) ? 1'b1 : 1'b0);

assign icmp_ln86_1028_fu_434_p2 = (($signed(p_read6_int_reg) < $signed(18'd10)) ? 1'b1 : 1'b0);

assign icmp_ln86_1029_fu_440_p2 = (($signed(p_read15_int_reg) < $signed(18'd349)) ? 1'b1 : 1'b0);

assign icmp_ln86_1030_fu_446_p2 = (($signed(p_read13_int_reg) < $signed(18'd124)) ? 1'b1 : 1'b0);

assign icmp_ln86_1031_fu_452_p2 = (($signed(p_read3_int_reg) < $signed(18'd8726)) ? 1'b1 : 1'b0);

assign icmp_ln86_1032_fu_458_p2 = (($signed(p_read11_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_1033_fu_464_p2 = (($signed(p_read9_int_reg) < $signed(18'd493)) ? 1'b1 : 1'b0);

assign icmp_ln86_1034_fu_470_p2 = (($signed(p_read7_int_reg) < $signed(18'd66)) ? 1'b1 : 1'b0);

assign icmp_ln86_1035_fu_476_p2 = (($signed(p_read2_int_reg) < $signed(18'd91840)) ? 1'b1 : 1'b0);

assign icmp_ln86_1036_fu_482_p2 = (($signed(p_read2_int_reg) < $signed(18'd76674)) ? 1'b1 : 1'b0);

assign icmp_ln86_1037_fu_488_p2 = (($signed(p_read18_int_reg) < $signed(18'd54785)) ? 1'b1 : 1'b0);

assign icmp_ln86_1038_fu_494_p2 = (($signed(p_read10_int_reg) < $signed(18'd480)) ? 1'b1 : 1'b0);

assign icmp_ln86_1039_fu_500_p2 = (($signed(p_read4_int_reg) < $signed(18'd716)) ? 1'b1 : 1'b0);

assign icmp_ln86_1040_fu_506_p2 = (($signed(p_read14_int_reg) < $signed(18'd19)) ? 1'b1 : 1'b0);

assign icmp_ln86_1041_fu_512_p2 = (($signed(p_read12_int_reg) < $signed(18'd1229)) ? 1'b1 : 1'b0);

assign icmp_ln86_1042_fu_518_p2 = (($signed(p_read5_int_reg) < $signed(18'd991)) ? 1'b1 : 1'b0);

assign icmp_ln86_1043_fu_524_p2 = (($signed(p_read8_int_reg) < $signed(18'd406)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_362_p2 = (($signed(p_read8_int_reg) < $signed(18'd312)) ? 1'b1 : 1'b0);

assign or_ln117_927_fu_683_p2 = (or_ln117_reg_1516 | and_ln102_990_fu_660_p2);

assign or_ln117_928_fu_699_p2 = (or_ln117_927_fu_683_p2 | and_ln102_991_fu_669_p2);

assign or_ln117_929_fu_713_p2 = (or_ln117_reg_1516 | and_ln102_979_reg_1478);

assign or_ln117_930_fu_770_p2 = (or_ln117_929_reg_1534 | and_ln102_992_fu_752_p2);

assign or_ln117_931_fu_733_p2 = (or_ln117_929_fu_713_p2 | and_ln102_983_fu_655_p2);

assign or_ln117_932_fu_786_p2 = (or_ln117_931_reg_1544 | and_ln102_993_fu_761_p2);

assign or_ln117_933_fu_739_p2 = (or_ln117_reg_1516 | and_ln102_reg_1458_pp0_iter1_reg);

assign or_ln117_934_fu_806_p2 = (or_ln117_933_reg_1550 | and_ln102_994_fu_766_p2);

assign or_ln117_935_fu_818_p2 = (or_ln117_933_reg_1550 | and_ln104_202_reg_1504_pp0_iter2_reg);

assign or_ln117_936_fu_876_p2 = (or_ln117_935_reg_1562 | and_ln102_995_fu_857_p2);

assign or_ln117_937_fu_838_p2 = (or_ln117_935_fu_818_p2 | and_ln102_985_fu_748_p2);

assign or_ln117_938_fu_888_p2 = (or_ln117_937_reg_1573 | and_ln102_996_fu_866_p2);

assign or_ln117_939_fu_900_p2 = (or_ln117_935_reg_1562 | and_ln104_199_reg_1485_pp0_iter3_reg);

assign or_ln117_940_fu_916_p2 = (or_ln117_939_fu_900_p2 | and_ln102_997_fu_871_p2);

assign or_ln117_941_fu_930_p2 = (or_ln117_939_fu_900_p2 | and_ln102_986_fu_853_p2);

assign or_ln117_942_fu_995_p2 = (or_ln117_941_reg_1586 | and_ln102_998_fu_981_p2);

assign or_ln117_943_fu_952_p2 = (or_ln117_939_fu_900_p2 | and_ln102_981_reg_1492_pp0_iter3_reg);

assign or_ln117_944_fu_1007_p2 = (or_ln117_943_reg_1596 | and_ln102_999_fu_986_p2);

assign or_ln117_945_fu_1019_p2 = (or_ln117_943_reg_1596 | and_ln104_203_reg_1510_pp0_iter4_reg);

assign or_ln117_946_fu_1031_p2 = (or_ln117_945_fu_1019_p2 | and_ln102_1000_fu_990_p2);

assign or_ln117_947_fu_1045_p2 = (or_ln117_945_fu_1019_p2 | and_ln102_988_fu_972_p2);

assign or_ln117_948_fu_1091_p2 = (or_ln117_947_reg_1615 | and_ln102_1001_fu_1081_p2);

assign or_ln117_949_fu_1096_p2 = (or_ln117_945_reg_1609 | and_ln102_982_reg_1579_pp0_iter5_reg);

assign or_ln117_950_fu_1107_p2 = (or_ln117_949_fu_1096_p2 | and_ln102_1002_fu_1086_p2);

assign or_ln117_951_fu_1121_p2 = (or_ln117_949_fu_1096_p2 | and_ln102_989_fu_1072_p2);

assign or_ln117_952_fu_1158_p2 = (or_ln117_951_reg_1625 | and_ln102_1003_fu_1153_p2);

assign or_ln117_953_fu_1298_p2 = (or_ln117_945_reg_1609_pp0_iter7_reg | and_ln104_197_reg_1471_pp0_iter7_reg);

assign or_ln117_fu_634_p2 = (and_ln102_987_fu_618_p2 | and_ln102_984_fu_602_p2);

assign select_ln117_1000_fu_1000_p3 = ((or_ln117_942_fu_995_p2[0:0] == 1'b1) ? select_ln117_999_reg_1591 : 5'd19);

assign select_ln117_1001_fu_1012_p3 = ((or_ln117_943_reg_1596[0:0] == 1'b1) ? select_ln117_1000_fu_1000_p3 : 5'd20);

assign select_ln117_1002_fu_1023_p3 = ((or_ln117_944_fu_1007_p2[0:0] == 1'b1) ? select_ln117_1001_fu_1012_p3 : 5'd21);

assign select_ln117_1003_fu_1037_p3 = ((or_ln117_945_fu_1019_p2[0:0] == 1'b1) ? select_ln117_1002_fu_1023_p3 : 5'd22);

assign select_ln117_1004_fu_1051_p3 = ((or_ln117_946_fu_1031_p2[0:0] == 1'b1) ? select_ln117_1003_fu_1037_p3 : 5'd23);

assign select_ln117_1005_fu_1059_p3 = ((or_ln117_947_fu_1045_p2[0:0] == 1'b1) ? select_ln117_1004_fu_1051_p3 : 5'd24);

assign select_ln117_1006_fu_1100_p3 = ((or_ln117_948_fu_1091_p2[0:0] == 1'b1) ? select_ln117_1005_reg_1620 : 5'd25);

assign select_ln117_1007_fu_1113_p3 = ((or_ln117_949_fu_1096_p2[0:0] == 1'b1) ? select_ln117_1006_fu_1100_p3 : 5'd26);

assign select_ln117_1008_fu_1127_p3 = ((or_ln117_950_fu_1107_p2[0:0] == 1'b1) ? select_ln117_1007_fu_1113_p3 : 5'd27);

assign select_ln117_1009_fu_1135_p3 = ((or_ln117_951_fu_1121_p2[0:0] == 1'b1) ? select_ln117_1008_fu_1127_p3 : 5'd28);

assign select_ln117_985_fu_705_p3 = ((or_ln117_927_fu_683_p2[0:0] == 1'b1) ? zext_ln117_114_fu_695_p1 : 3'd4);

assign select_ln117_986_fu_717_p3 = ((or_ln117_928_fu_699_p2[0:0] == 1'b1) ? select_ln117_985_fu_705_p3 : 3'd5);

assign select_ln117_987_fu_725_p3 = ((or_ln117_929_fu_713_p2[0:0] == 1'b1) ? select_ln117_986_fu_717_p3 : 3'd6);

assign select_ln117_988_fu_775_p3 = ((or_ln117_930_fu_770_p2[0:0] == 1'b1) ? select_ln117_987_reg_1539 : 3'd7);

assign select_ln117_989_fu_791_p3 = ((or_ln117_931_reg_1544[0:0] == 1'b1) ? zext_ln117_115_fu_782_p1 : 4'd8);

assign select_ln117_990_fu_798_p3 = ((or_ln117_932_fu_786_p2[0:0] == 1'b1) ? select_ln117_989_fu_791_p3 : 4'd9);

assign select_ln117_991_fu_811_p3 = ((or_ln117_933_reg_1550[0:0] == 1'b1) ? select_ln117_990_fu_798_p3 : 4'd10);

assign select_ln117_992_fu_822_p3 = ((or_ln117_934_fu_806_p2[0:0] == 1'b1) ? select_ln117_991_fu_811_p3 : 4'd11);

assign select_ln117_993_fu_830_p3 = ((or_ln117_935_fu_818_p2[0:0] == 1'b1) ? select_ln117_992_fu_822_p3 : 4'd12);

assign select_ln117_994_fu_881_p3 = ((or_ln117_936_fu_876_p2[0:0] == 1'b1) ? select_ln117_993_reg_1568 : 4'd13);

assign select_ln117_995_fu_893_p3 = ((or_ln117_937_reg_1573[0:0] == 1'b1) ? select_ln117_994_fu_881_p3 : 4'd14);

assign select_ln117_996_fu_904_p3 = ((or_ln117_938_fu_888_p2[0:0] == 1'b1) ? select_ln117_995_fu_893_p3 : 4'd15);

assign select_ln117_997_fu_922_p3 = ((or_ln117_939_fu_900_p2[0:0] == 1'b1) ? zext_ln117_116_fu_912_p1 : 5'd16);

assign select_ln117_998_fu_936_p3 = ((or_ln117_940_fu_916_p2[0:0] == 1'b1) ? select_ln117_997_fu_922_p3 : 5'd17);

assign select_ln117_999_fu_944_p3 = ((or_ln117_941_fu_930_p2[0:0] == 1'b1) ? select_ln117_998_fu_936_p3 : 5'd18);

assign select_ln117_fu_688_p3 = ((or_ln117_reg_1516[0:0] == 1'b1) ? zext_ln117_fu_679_p1 : 2'd2);

assign tmp_fu_1170_p61 = 'bx;

assign tmp_fu_1170_p62 = ((or_ln117_952_fu_1158_p2[0:0] == 1'b1) ? select_ln117_1009_reg_1630 : 5'd29);

assign xor_ln104_487_fu_542_p2 = (icmp_ln86_1017_fu_368_p2 ^ 1'd1);

assign xor_ln104_488_fu_558_p2 = (icmp_ln86_1018_reg_1309 ^ 1'd1);

assign xor_ln104_489_fu_640_p2 = (icmp_ln86_1019_reg_1315_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_490_fu_576_p2 = (icmp_ln86_1020_reg_1321 ^ 1'd1);

assign xor_ln104_491_fu_591_p2 = (icmp_ln86_1021_reg_1327 ^ 1'd1);

assign xor_ln104_492_fu_957_p2 = (icmp_ln86_1022_reg_1333_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_493_fu_650_p2 = (icmp_ln86_1023_reg_1339_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_494_fu_743_p2 = (icmp_ln86_1024_reg_1345_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_495_fu_607_p2 = (icmp_ln86_1025_reg_1351 ^ 1'd1);

assign xor_ln104_496_fu_848_p2 = (icmp_ln86_1026_reg_1357_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_497_fu_967_p2 = (icmp_ln86_1027_reg_1363_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_498_fu_623_p2 = (icmp_ln86_1028_reg_1369 ^ 1'd1);

assign xor_ln104_499_fu_1067_p2 = (icmp_ln86_1029_reg_1375_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_500_fu_1143_p2 = (icmp_ln86_1030_reg_1381_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_530_p2 = (icmp_ln86_fu_362_p2 ^ 1'd1);

assign xor_ln117_fu_674_p2 = (1'd1 ^ and_ln102_984_reg_1499);

assign zext_ln117_114_fu_695_p1 = select_ln117_fu_688_p3;

assign zext_ln117_115_fu_782_p1 = select_ln117_988_fu_775_p3;

assign zext_ln117_116_fu_912_p1 = select_ln117_996_fu_904_p3;

assign zext_ln117_fu_679_p1 = xor_ln117_fu_674_p2;

endmodule //conifer_jettag_accelerator_decision_function_39
