
Loading design for application trce from file counter_impl1.ncd.
Design name: UART_wrapper
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Thu May 12 09:05:04 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.911ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[2]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[4]  (to ipClk_c +)

   Delay:               8.996ns  (31.9% logic, 68.1% route), 8 logic levels.

 Constraint Details:

      8.996ns physical path delay packetiser/UART_Inst/SLICE_17 to packetiser/UART_Inst/SLICE_137 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.911ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_17 to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C12B.CLK to     R10C12B.Q1 packetiser/UART_Inst/SLICE_17 (from ipClk_c)
ROUTE         4     1.051     R10C12B.Q1 to     R10C12D.B1 packetiser/UART_Inst/un4lto2
CTOF_DEL    ---     0.260     R10C12D.B1 to     R10C12D.F1 packetiser/UART_Inst/SLICE_198
ROUTE         2     0.700     R10C12D.F1 to     R10C12D.B0 packetiser/UART_Inst/un4lt4
CTOF_DEL    ---     0.260     R10C12D.B0 to     R10C12D.F0 packetiser/UART_Inst/SLICE_198
ROUTE         1     0.833     R10C12D.F0 to     R11C13D.D0 packetiser/UART_Inst/un4lt7
CTOF_DEL    ---     0.260     R11C13D.D0 to     R11C13D.F0 packetiser/UART_Inst/SLICE_196
ROUTE         1     0.832     R11C13D.F0 to     R12C13B.C0 packetiser/UART_Inst/un4
CTOF_DEL    ---     0.260     R12C13B.C0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12B.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12B.B0 to    R10C12B.FCO packetiser/UART_Inst/SLICE_17
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOF1_DE  ---     0.393    R10C12C.FCI to     R10C12C.F1 packetiser/UART_Inst/SLICE_16
ROUTE         1     1.153     R10C12C.F1 to     R11C13C.A0 packetiser/UART_Inst/un1_clk_cnt2_11_cry_3_0_S1
CTOF_DEL    ---     0.260     R11C13C.A0 to     R11C13C.F0 packetiser/UART_Inst/SLICE_137
ROUTE         1     0.000     R11C13C.F0 to    R11C13C.DI0 packetiser/UART_Inst/clk_cnt2_8[4] (to ipClk_c)
                  --------
                    8.996   (31.9% logic, 68.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R10C12B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R11C13C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.914ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[3]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[4]  (to ipClk_c +)

   Delay:               8.993ns  (29.0% logic, 71.0% route), 7 logic levels.

 Constraint Details:

      8.993ns physical path delay packetiser/UART_Inst/SLICE_16 to packetiser/UART_Inst/SLICE_137 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.914ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_16 to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C12C.CLK to     R10C12C.Q0 packetiser/UART_Inst/SLICE_16 (from ipClk_c)
ROUTE         4     1.247     R10C12C.Q0 to     R11C12C.B1 packetiser/UART_Inst/clk_cnt2[3]
CTOF_DEL    ---     0.260     R11C12C.B1 to     R11C12C.F1 packetiser/UART_Inst/SLICE_222
ROUTE         1     0.949     R11C12C.F1 to     R12C12C.B1 packetiser/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_5
CTOF_DEL    ---     0.260     R12C12C.B1 to     R12C12C.F1 packetiser/UART_Inst/SLICE_194
ROUTE        13     1.477     R12C12C.F1 to     R12C13B.A0 packetiser/UART_Inst/N_116
CTOF_DEL    ---     0.260     R12C13B.A0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12B.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12B.B0 to    R10C12B.FCO packetiser/UART_Inst/SLICE_17
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOF1_DE  ---     0.393    R10C12C.FCI to     R10C12C.F1 packetiser/UART_Inst/SLICE_16
ROUTE         1     1.153     R10C12C.F1 to     R11C13C.A0 packetiser/UART_Inst/un1_clk_cnt2_11_cry_3_0_S1
CTOF_DEL    ---     0.260     R11C13C.A0 to     R11C13C.F0 packetiser/UART_Inst/SLICE_137
ROUTE         1     0.000     R11C13C.F0 to    R11C13C.DI0 packetiser/UART_Inst/clk_cnt2_8[4] (to ipClk_c)
                  --------
                    8.993   (29.0% logic, 71.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R10C12C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R11C13C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.953ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[2]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               8.954ns  (33.8% logic, 66.2% route), 10 logic levels.

 Constraint Details:

      8.954ns physical path delay packetiser/UART_Inst/SLICE_17 to packetiser/UART_Inst/SLICE_138 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.953ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_17 to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C12B.CLK to     R10C12B.Q1 packetiser/UART_Inst/SLICE_17 (from ipClk_c)
ROUTE         4     1.051     R10C12B.Q1 to     R10C12D.B1 packetiser/UART_Inst/un4lto2
CTOF_DEL    ---     0.260     R10C12D.B1 to     R10C12D.F1 packetiser/UART_Inst/SLICE_198
ROUTE         2     0.700     R10C12D.F1 to     R10C12D.B0 packetiser/UART_Inst/un4lt4
CTOF_DEL    ---     0.260     R10C12D.B0 to     R10C12D.F0 packetiser/UART_Inst/SLICE_198
ROUTE         1     0.833     R10C12D.F0 to     R11C13D.D0 packetiser/UART_Inst/un4lt7
CTOF_DEL    ---     0.260     R11C13D.D0 to     R11C13D.F0 packetiser/UART_Inst/SLICE_196
ROUTE         1     0.832     R11C13D.F0 to     R12C13B.C0 packetiser/UART_Inst/un4
CTOF_DEL    ---     0.260     R12C13B.C0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12B.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12B.B0 to    R10C12B.FCO packetiser/UART_Inst/SLICE_17
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOFCO_D  ---     0.081    R10C12C.FCI to    R10C12C.FCO packetiser/UART_Inst/SLICE_16
ROUTE         1     0.000    R10C12C.FCO to    R10C13A.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R10C13A.FCI to    R10C13A.FCO packetiser/UART_Inst/SLICE_15
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R10C13B.FCI to     R10C13B.F1 packetiser/UART_Inst/SLICE_14
ROUTE         1     0.949     R10C13B.F1 to     R12C13A.B0 packetiser/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R12C13A.B0 to     R12C13A.F0 packetiser/UART_Inst/SLICE_138
ROUTE         1     0.000     R12C13A.F0 to    R12C13A.DI0 packetiser/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    8.954   (33.8% logic, 66.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R10C12B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R12C13A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.956ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[3]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               8.951ns  (30.9% logic, 69.1% route), 9 logic levels.

 Constraint Details:

      8.951ns physical path delay packetiser/UART_Inst/SLICE_16 to packetiser/UART_Inst/SLICE_138 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 10.956ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_16 to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C12C.CLK to     R10C12C.Q0 packetiser/UART_Inst/SLICE_16 (from ipClk_c)
ROUTE         4     1.247     R10C12C.Q0 to     R11C12C.B1 packetiser/UART_Inst/clk_cnt2[3]
CTOF_DEL    ---     0.260     R11C12C.B1 to     R11C12C.F1 packetiser/UART_Inst/SLICE_222
ROUTE         1     0.949     R11C12C.F1 to     R12C12C.B1 packetiser/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_5
CTOF_DEL    ---     0.260     R12C12C.B1 to     R12C12C.F1 packetiser/UART_Inst/SLICE_194
ROUTE        13     1.477     R12C12C.F1 to     R12C13B.A0 packetiser/UART_Inst/N_116
CTOF_DEL    ---     0.260     R12C13B.A0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12B.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12B.B0 to    R10C12B.FCO packetiser/UART_Inst/SLICE_17
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOFCO_D  ---     0.081    R10C12C.FCI to    R10C12C.FCO packetiser/UART_Inst/SLICE_16
ROUTE         1     0.000    R10C12C.FCO to    R10C13A.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R10C13A.FCI to    R10C13A.FCO packetiser/UART_Inst/SLICE_15
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R10C13B.FCI to     R10C13B.F1 packetiser/UART_Inst/SLICE_14
ROUTE         1     0.949     R10C13B.F1 to     R12C13A.B0 packetiser/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R12C13A.B0 to     R12C13A.F0 packetiser/UART_Inst/SLICE_138
ROUTE         1     0.000     R12C13A.F0 to    R12C13A.DI0 packetiser/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    8.951   (30.9% logic, 69.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R10C12C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R12C13A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.034ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[2]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               8.873ns  (33.2% logic, 66.8% route), 9 logic levels.

 Constraint Details:

      8.873ns physical path delay packetiser/UART_Inst/SLICE_17 to packetiser/UART_Inst/SLICE_138 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 11.034ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_17 to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C12B.CLK to     R10C12B.Q1 packetiser/UART_Inst/SLICE_17 (from ipClk_c)
ROUTE         4     1.051     R10C12B.Q1 to     R10C12D.B1 packetiser/UART_Inst/un4lto2
CTOF_DEL    ---     0.260     R10C12D.B1 to     R10C12D.F1 packetiser/UART_Inst/SLICE_198
ROUTE         2     0.700     R10C12D.F1 to     R10C12D.B0 packetiser/UART_Inst/un4lt4
CTOF_DEL    ---     0.260     R10C12D.B0 to     R10C12D.F0 packetiser/UART_Inst/SLICE_198
ROUTE         1     0.833     R10C12D.F0 to     R11C13D.D0 packetiser/UART_Inst/un4lt7
CTOF_DEL    ---     0.260     R11C13D.D0 to     R11C13D.F0 packetiser/UART_Inst/SLICE_196
ROUTE         1     0.832     R11C13D.F0 to     R12C13B.C0 packetiser/UART_Inst/un4
CTOF_DEL    ---     0.260     R12C13B.C0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12C.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12C.B0 to    R10C12C.FCO packetiser/UART_Inst/SLICE_16
ROUTE         1     0.000    R10C12C.FCO to    R10C13A.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R10C13A.FCI to    R10C13A.FCO packetiser/UART_Inst/SLICE_15
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R10C13B.FCI to     R10C13B.F1 packetiser/UART_Inst/SLICE_14
ROUTE         1     0.949     R10C13B.F1 to     R12C13A.B0 packetiser/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R12C13A.B0 to     R12C13A.F0 packetiser/UART_Inst/SLICE_138
ROUTE         1     0.000     R12C13A.F0 to    R12C13A.DI0 packetiser/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    8.873   (33.2% logic, 66.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R10C12B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R12C13A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.037ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[3]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               8.870ns  (30.3% logic, 69.7% route), 8 logic levels.

 Constraint Details:

      8.870ns physical path delay packetiser/UART_Inst/SLICE_16 to packetiser/UART_Inst/SLICE_138 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 11.037ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_16 to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C12C.CLK to     R10C12C.Q0 packetiser/UART_Inst/SLICE_16 (from ipClk_c)
ROUTE         4     1.247     R10C12C.Q0 to     R11C12C.B1 packetiser/UART_Inst/clk_cnt2[3]
CTOF_DEL    ---     0.260     R11C12C.B1 to     R11C12C.F1 packetiser/UART_Inst/SLICE_222
ROUTE         1     0.949     R11C12C.F1 to     R12C12C.B1 packetiser/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_5
CTOF_DEL    ---     0.260     R12C12C.B1 to     R12C12C.F1 packetiser/UART_Inst/SLICE_194
ROUTE        13     1.477     R12C12C.F1 to     R12C13B.A0 packetiser/UART_Inst/N_116
CTOF_DEL    ---     0.260     R12C13B.A0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12C.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12C.B0 to    R10C12C.FCO packetiser/UART_Inst/SLICE_16
ROUTE         1     0.000    R10C12C.FCO to    R10C13A.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R10C13A.FCI to    R10C13A.FCO packetiser/UART_Inst/SLICE_15
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R10C13B.FCI to     R10C13B.F1 packetiser/UART_Inst/SLICE_14
ROUTE         1     0.949     R10C13B.F1 to     R12C13A.B0 packetiser/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R12C13A.B0 to     R12C13A.F0 packetiser/UART_Inst/SLICE_138
ROUTE         1     0.000     R12C13A.F0 to    R12C13A.DI0 packetiser/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    8.870   (30.3% logic, 69.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R10C12C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R12C13A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.127ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[0]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[4]  (to ipClk_c +)

   Delay:               8.780ns  (32.6% logic, 67.4% route), 8 logic levels.

 Constraint Details:

      8.780ns physical path delay packetiser/UART_Inst/SLICE_148 to packetiser/UART_Inst/SLICE_137 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 11.127ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_148 to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C12A.CLK to     R12C12A.Q0 packetiser/UART_Inst/SLICE_148 (from ipClk_c)
ROUTE         5     0.835     R12C12A.Q0 to     R10C12D.D1 packetiser/UART_Inst/un4lt1
CTOF_DEL    ---     0.260     R10C12D.D1 to     R10C12D.F1 packetiser/UART_Inst/SLICE_198
ROUTE         2     0.700     R10C12D.F1 to     R10C12D.B0 packetiser/UART_Inst/un4lt4
CTOF_DEL    ---     0.260     R10C12D.B0 to     R10C12D.F0 packetiser/UART_Inst/SLICE_198
ROUTE         1     0.833     R10C12D.F0 to     R11C13D.D0 packetiser/UART_Inst/un4lt7
CTOF_DEL    ---     0.260     R11C13D.D0 to     R11C13D.F0 packetiser/UART_Inst/SLICE_196
ROUTE         1     0.832     R11C13D.F0 to     R12C13B.C0 packetiser/UART_Inst/un4
CTOF_DEL    ---     0.260     R12C13B.C0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12B.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12B.B0 to    R10C12B.FCO packetiser/UART_Inst/SLICE_17
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOF1_DE  ---     0.393    R10C12C.FCI to     R10C12C.F1 packetiser/UART_Inst/SLICE_16
ROUTE         1     1.153     R10C12C.F1 to     R11C13C.A0 packetiser/UART_Inst/un1_clk_cnt2_11_cry_3_0_S1
CTOF_DEL    ---     0.260     R11C13C.A0 to     R11C13C.F0 packetiser/UART_Inst/SLICE_137
ROUTE         1     0.000     R11C13C.F0 to    R11C13C.DI0 packetiser/UART_Inst/clk_cnt2_8[4] (to ipClk_c)
                  --------
                    8.780   (32.6% logic, 67.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R12C12A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R11C13C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.158ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[2]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[7]  (to ipClk_c +)

   Delay:               8.749ns  (33.6% logic, 66.4% route), 10 logic levels.

 Constraint Details:

      8.749ns physical path delay packetiser/UART_Inst/SLICE_17 to packetiser/UART_Inst/SLICE_137 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 11.158ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_17 to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C12B.CLK to     R10C12B.Q1 packetiser/UART_Inst/SLICE_17 (from ipClk_c)
ROUTE         4     1.051     R10C12B.Q1 to     R10C12D.B1 packetiser/UART_Inst/un4lto2
CTOF_DEL    ---     0.260     R10C12D.B1 to     R10C12D.F1 packetiser/UART_Inst/SLICE_198
ROUTE         2     0.700     R10C12D.F1 to     R10C12D.B0 packetiser/UART_Inst/un4lt4
CTOF_DEL    ---     0.260     R10C12D.B0 to     R10C12D.F0 packetiser/UART_Inst/SLICE_198
ROUTE         1     0.833     R10C12D.F0 to     R11C13D.D0 packetiser/UART_Inst/un4lt7
CTOF_DEL    ---     0.260     R11C13D.D0 to     R11C13D.F0 packetiser/UART_Inst/SLICE_196
ROUTE         1     0.832     R11C13D.F0 to     R12C13B.C0 packetiser/UART_Inst/un4
CTOF_DEL    ---     0.260     R12C13B.C0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12B.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12B.B0 to    R10C12B.FCO packetiser/UART_Inst/SLICE_17
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOFCO_D  ---     0.081    R10C12C.FCI to    R10C12C.FCO packetiser/UART_Inst/SLICE_16
ROUTE         1     0.000    R10C12C.FCO to    R10C13A.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R10C13A.FCI to    R10C13A.FCO packetiser/UART_Inst/SLICE_15
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF0_DE  ---     0.305    R10C13B.FCI to     R10C13B.F0 packetiser/UART_Inst/SLICE_14
ROUTE         1     0.832     R10C13B.F0 to     R11C13C.C1 packetiser/UART_Inst/un1_clk_cnt2_11_cry_7_0_S0
CTOF_DEL    ---     0.260     R11C13C.C1 to     R11C13C.F1 packetiser/UART_Inst/SLICE_137
ROUTE         1     0.000     R11C13C.F1 to    R11C13C.DI1 packetiser/UART_Inst/clk_cnt2_0[7] (to ipClk_c)
                  --------
                    8.749   (33.6% logic, 66.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R10C12B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R11C13C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.161ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[3]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[7]  (to ipClk_c +)

   Delay:               8.746ns  (30.6% logic, 69.4% route), 9 logic levels.

 Constraint Details:

      8.746ns physical path delay packetiser/UART_Inst/SLICE_16 to packetiser/UART_Inst/SLICE_137 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 11.161ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_16 to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R10C12C.CLK to     R10C12C.Q0 packetiser/UART_Inst/SLICE_16 (from ipClk_c)
ROUTE         4     1.247     R10C12C.Q0 to     R11C12C.B1 packetiser/UART_Inst/clk_cnt2[3]
CTOF_DEL    ---     0.260     R11C12C.B1 to     R11C12C.F1 packetiser/UART_Inst/SLICE_222
ROUTE         1     0.949     R11C12C.F1 to     R12C12C.B1 packetiser/UART_Inst/clk_cnt2_2_sqmuxa_i_a2_5
CTOF_DEL    ---     0.260     R12C12C.B1 to     R12C12C.F1 packetiser/UART_Inst/SLICE_194
ROUTE        13     1.477     R12C12C.F1 to     R12C13B.A0 packetiser/UART_Inst/N_116
CTOF_DEL    ---     0.260     R12C13B.A0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12B.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12B.B0 to    R10C12B.FCO packetiser/UART_Inst/SLICE_17
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOFCO_D  ---     0.081    R10C12C.FCI to    R10C12C.FCO packetiser/UART_Inst/SLICE_16
ROUTE         1     0.000    R10C12C.FCO to    R10C13A.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R10C13A.FCI to    R10C13A.FCO packetiser/UART_Inst/SLICE_15
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF0_DE  ---     0.305    R10C13B.FCI to     R10C13B.F0 packetiser/UART_Inst/SLICE_14
ROUTE         1     0.832     R10C13B.F0 to     R11C13C.C1 packetiser/UART_Inst/un1_clk_cnt2_11_cry_7_0_S0
CTOF_DEL    ---     0.260     R11C13C.C1 to     R11C13C.F1 packetiser/UART_Inst/SLICE_137
ROUTE         1     0.000     R11C13C.F1 to    R11C13C.DI1 packetiser/UART_Inst/clk_cnt2_0[7] (to ipClk_c)
                  --------
                    8.746   (30.6% logic, 69.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R10C12C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R11C13C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.169ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/UART_Inst/clk_cnt2[0]  (from ipClk_c +)
   Destination:    FF         Data in        packetiser/UART_Inst/clk_cnt2[8]  (to ipClk_c +)

   Delay:               8.738ns  (34.7% logic, 65.3% route), 10 logic levels.

 Constraint Details:

      8.738ns physical path delay packetiser/UART_Inst/SLICE_148 to packetiser/UART_Inst/SLICE_138 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 19.907ns) by 11.169ns

 Physical Path Details:

      Data path packetiser/UART_Inst/SLICE_148 to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C12A.CLK to     R12C12A.Q0 packetiser/UART_Inst/SLICE_148 (from ipClk_c)
ROUTE         5     0.835     R12C12A.Q0 to     R10C12D.D1 packetiser/UART_Inst/un4lt1
CTOF_DEL    ---     0.260     R10C12D.D1 to     R10C12D.F1 packetiser/UART_Inst/SLICE_198
ROUTE         2     0.700     R10C12D.F1 to     R10C12D.B0 packetiser/UART_Inst/un4lt4
CTOF_DEL    ---     0.260     R10C12D.B0 to     R10C12D.F0 packetiser/UART_Inst/SLICE_198
ROUTE         1     0.833     R10C12D.F0 to     R11C13D.D0 packetiser/UART_Inst/un4lt7
CTOF_DEL    ---     0.260     R11C13D.D0 to     R11C13D.F0 packetiser/UART_Inst/SLICE_196
ROUTE         1     0.832     R11C13D.F0 to     R12C13B.C0 packetiser/UART_Inst/un4
CTOF_DEL    ---     0.260     R12C13B.C0 to     R12C13B.F0 packetiser/UART_Inst/SLICE_195
ROUTE        11     1.561     R12C13B.F0 to     R10C12B.B0 packetiser/UART_Inst/un1_rx_state_0_sqmuxa
C0TOFCO_DE  ---     0.790     R10C12B.B0 to    R10C12B.FCO packetiser/UART_Inst/SLICE_17
ROUTE         1     0.000    R10C12B.FCO to    R10C12C.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_2
FCITOFCO_D  ---     0.081    R10C12C.FCI to    R10C12C.FCO packetiser/UART_Inst/SLICE_16
ROUTE         1     0.000    R10C12C.FCO to    R10C13A.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_4
FCITOFCO_D  ---     0.081    R10C13A.FCI to    R10C13A.FCO packetiser/UART_Inst/SLICE_15
ROUTE         1     0.000    R10C13A.FCO to    R10C13B.FCI packetiser/UART_Inst/un1_clk_cnt2_11_cry_6
FCITOF1_DE  ---     0.393    R10C13B.FCI to     R10C13B.F1 packetiser/UART_Inst/SLICE_14
ROUTE         1     0.949     R10C13B.F1 to     R12C13A.B0 packetiser/UART_Inst/un1_clk_cnt2_11_cry_7_0_S1
CTOF_DEL    ---     0.260     R12C13A.B0 to     R12C13A.F0 packetiser/UART_Inst/SLICE_138
ROUTE         1     0.000     R12C13A.F0 to    R12C13A.DI0 packetiser/UART_Inst/clk_cnt2_8[8] (to ipClk_c)
                  --------
                    8.738   (34.7% logic, 65.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/UART_Inst/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R12C12A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to packetiser/UART_Inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     1.233       21.PADDI to    R12C13A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

Report:  110.023MHz is the maximum frequency for this preference.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser_UART_Inst_rxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[0]  (to ipClk_c +)

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R19C11C.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[2]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[2]  (to ipClk_c +)
                   FF                        clk_cnt[1]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C11B.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[4]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[4]  (to ipClk_c +)
                   FF                        clk_cnt[3]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C11C.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[6]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[6]  (to ipClk_c +)
                   FF                        clk_cnt[5]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C12A.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[8]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[8]  (to ipClk_c +)
                   FF                        clk_cnt[7]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C12B.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[10]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[10]  (to ipClk_c +)
                   FF                        clk_cnt[9]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C12C.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[12]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[12]  (to ipClk_c +)
                   FF                        clk_cnt[11]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C13A.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[14]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[14]  (to ipClk_c +)
                   FF                        clk_cnt[13]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C13B.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[16]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[16]  (to ipClk_c +)
                   FF                        clk_cnt[15]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C13C.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[18]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[18]  (to ipClk_c +)
                   FF                        clk_cnt[17]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C14A.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[20]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[20]  (to ipClk_c +)
                   FF                        clk_cnt[19]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C14B.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[22]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[22]  (to ipClk_c +)
                   FF                        clk_cnt[21]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C14C.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[24]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[24]  (to ipClk_c +)
                   FF                        clk_cnt[23]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C15A.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[26]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[26]  (to ipClk_c +)
                   FF                        clk_cnt[25]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C15B.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[28]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[28]  (to ipClk_c +)
                   FF                        clk_cnt[27]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C15C.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[30]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[30]  (to ipClk_c +)
                   FF                        clk_cnt[29]

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C16A.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[31]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[31]  (to ipClk_c +)

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R20C16B.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_state[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_state[0]  (to ipClk_c +)

   Delay:               4.798ns  (23.3% logic, 76.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.680       19.PADDI to     R15C18C.A0 ipnReset_c
CTOF_DEL    ---     0.260     R15C18C.A0 to     R15C18C.F0 packetiser/SLICE_173
ROUTE         1     0.000     R15C18C.F0 to    R15C18C.DI0 packetiser/tx_state_nss[0] (to ipClk_c)
                  --------
                    4.798   (23.3% logic, 76.7% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_packet[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_packet[0]  (to ipClk_c +)

   Delay:               3.859ns  (29.0% logic, 71.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.741       19.PADDI to     R15C17C.D0 ipnReset_c
CTOF_DEL    ---     0.260     R15C17C.D0 to     R15C17C.F0 packetiser/SLICE_172
ROUTE         1     0.000     R15C17C.F0 to    R15C17C.DI0 packetiser/tx_packet_nss[0] (to ipClk_c)
                  --------
                    3.859   (29.0% logic, 71.0% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_packet[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_packet[1]  (to ipClk_c +)

   Delay:               3.859ns  (29.0% logic, 71.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.741       19.PADDI to     R15C17C.D1 ipnReset_c
CTOF_DEL    ---     0.260     R15C17C.D1 to     R15C17C.F1 packetiser/SLICE_172
ROUTE         1     0.000     R15C17C.F1 to    R15C17C.DI1 packetiser/tx_packet_nss[1] (to ipClk_c)
                  --------
                    3.859   (29.0% logic, 71.0% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[0]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[0]  (to ipClk_c +)

   Delay:               6.483ns  (21.3% logic, 78.7% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.476       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.791     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.260     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.838     R16C16D.F0 to     R16C18A.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    6.483   (21.3% logic, 78.7% route), 3 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[0]  (to ipClk_c +)

   Delay:               4.985ns  (22.4% logic, 77.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.029       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.838     R16C16D.F0 to     R16C18A.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    4.985   (22.4% logic, 77.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[2]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[2]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[1]

   Delay:               6.483ns  (21.3% logic, 78.7% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.476       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.791     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.260     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.838     R16C16D.F0 to     R16C18B.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    6.483   (21.3% logic, 78.7% route), 3 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[2]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[1]

   Delay:               4.985ns  (22.4% logic, 77.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.029       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.838     R16C16D.F0 to     R16C18B.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    4.985   (22.4% logic, 77.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[4]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[4]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[3]

   Delay:               6.483ns  (21.3% logic, 78.7% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.476       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.791     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.260     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.838     R16C16D.F0 to     R16C18C.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    6.483   (21.3% logic, 78.7% route), 3 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[4]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[3]

   Delay:               4.985ns  (22.4% logic, 77.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.029       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.838     R16C16D.F0 to     R16C18C.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    4.985   (22.4% logic, 77.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[6]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[6]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[5]

   Delay:               6.788ns  (20.3% logic, 79.7% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.476       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.791     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.260     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     1.143     R16C16D.F0 to     R16C19A.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    6.788   (20.3% logic, 79.7% route), 3 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[6]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[5]

   Delay:               5.290ns  (21.1% logic, 78.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.029       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     1.143     R16C16D.F0 to     R16C19A.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    5.290   (21.1% logic, 78.9% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[7]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[7]  (to ipClk_c +)

   Delay:               6.788ns  (20.3% logic, 79.7% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.476       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.791     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.260     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     1.143     R16C16D.F0 to     R16C19B.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    6.788   (20.3% logic, 79.7% route), 3 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[7]  (to ipClk_c +)

   Delay:               5.290ns  (21.1% logic, 78.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.029       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     1.143     R16C16D.F0 to     R16C19B.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    5.290   (21.1% logic, 78.9% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_state[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_state[0]  (to ipClk_c +)

   Delay:               3.513ns  (31.8% logic, 68.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.395       19.PADDI to      R15C8C.A0 ipnReset_c
CTOF_DEL    ---     0.260      R15C8C.A0 to      R15C8C.F0 packetiser/SLICE_171
ROUTE         1     0.000      R15C8C.F0 to     R15C8C.DI0 packetiser/rx_state_nss[0] (to ipClk_c)
                  --------
                    3.513   (31.8% logic, 68.2% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_packet[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_packet[0]  (to ipClk_c +)

   Delay:               3.522ns  (31.7% logic, 68.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.404       19.PADDI to      R15C9C.A0 ipnReset_c
CTOF_DEL    ---     0.260      R15C9C.A0 to      R15C9C.F0 packetiser/SLICE_170
ROUTE         1     0.000      R15C9C.F0 to     R15C9C.DI0 packetiser/N_175s (to ipClk_c)
                  --------
                    3.522   (31.7% logic, 68.3% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_packet[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_packet[1]  (to ipClk_c +)

   Delay:               3.522ns  (31.7% logic, 68.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.404       19.PADDI to      R15C9C.A1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9C.A1 to      R15C9C.F1 packetiser/SLICE_170
ROUTE         1     0.000      R15C9C.F1 to     R15C9C.DI1 packetiser/N_176s (to ipClk_c)
                  --------
                    3.522   (31.7% logic, 68.3% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[0]" ;
            3 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[0]  (to ipClk_c +)

   Delay:               5.817ns  (28.2% logic, 71.8% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.842      R16C9B.F1 to      R16C9C.C0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9C.C0 to      R16C9C.F0 packetiser/SLICE_169
ROUTE         1     0.000      R16C9C.F0 to     R16C9C.DI0 packetiser/rx_len_8[0] (to ipClk_c)
                  --------
                    5.817   (28.2% logic, 71.8% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[0]  (to ipClk_c +)

   Delay:               4.608ns  (29.9% logic, 70.1% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.858      R15C9B.F1 to      R16C9C.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C9C.A0 to      R16C9C.F0 packetiser/SLICE_169
ROUTE         1     0.000      R16C9C.F0 to     R16C9C.DI0 packetiser/rx_len_8[0] (to ipClk_c)
                  --------
                    4.608   (29.9% logic, 70.1% route), 3 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[0]  (to ipClk_c +)

   Delay:               4.098ns  (27.3% logic, 72.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.505       19.PADDI to      R16C9A.B1 ipnReset_c
CTOF_DEL    ---     0.260      R16C9A.B1 to      R16C9A.F1 packetiser/SLICE_223
ROUTE         5     0.475      R16C9A.F1 to     R16C9C.LSR packetiser/rx_len_0_sqmuxa (to ipClk_c)
                  --------
                    4.098   (27.3% logic, 72.7% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[1]" ;
            6 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               7.826ns  (24.3% logic, 75.7% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.454      R16C9B.F1 to      R15C9B.D0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C9B.D0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
CTOF_DEL    ---     0.260      R16C7B.C0 to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    7.826   (24.3% logic, 75.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               7.675ns  (31.5% logic, 68.5% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.800      R16C9B.F1 to      R16C9B.A0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9B.A0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF0_DE  ---     0.305     R16C7B.FCI to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    7.675   (31.5% logic, 68.5% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               6.609ns  (32.7% logic, 67.3% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.959      R15C9B.F1 to      R16C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C9B.B0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF0_DE  ---     0.305     R16C7B.FCI to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    6.609   (32.7% logic, 67.3% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               6.455ns  (33.4% logic, 66.6% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.475      R16C7A.B1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF0_DE  ---     0.305     R16C7B.FCI to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    6.455   (33.4% logic, 66.6% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               5.935ns  (27.6% logic, 72.4% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7B.B0 to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    5.935   (27.6% logic, 72.4% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               5.847ns  (28.0% logic, 72.0% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.700      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
CTOF_DEL    ---     0.260      R16C7B.C0 to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    5.847   (28.0% logic, 72.0% route), 4 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[2]" ;
            10 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               7.959ns  (25.5% logic, 74.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.454      R16C9B.F1 to      R15C9B.D0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C9B.D0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
CTOF1_DEL   ---     0.393      R16C7B.C0 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    7.959   (25.5% logic, 74.5% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               7.763ns  (32.3% logic, 67.7% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.800      R16C9B.F1 to      R16C9B.A0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9B.A0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF1_DE  ---     0.393     R16C7B.FCI to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    7.763   (32.3% logic, 67.7% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               6.969ns  (27.2% logic, 72.8% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
CTOF_DEL    ---     0.260      R16C7B.C1 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    6.969   (27.2% logic, 72.8% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               6.697ns  (33.5% logic, 66.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.959      R15C9B.F1 to      R16C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C9B.B0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF1_DE  ---     0.393     R16C7B.FCI to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    6.697   (33.5% logic, 66.5% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               6.543ns  (34.3% logic, 65.7% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.475      R16C7A.B1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF1_DE  ---     0.393     R16C7B.FCI to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    6.543   (34.3% logic, 65.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               6.068ns  (29.2% logic, 70.8% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
CTOF1_DEL   ---     0.393      R16C7B.B0 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    6.068   (29.2% logic, 70.8% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               5.980ns  (29.6% logic, 70.4% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.700      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
CTOF1_DEL   ---     0.393      R16C7B.C0 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    5.980   (29.6% logic, 70.4% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               5.956ns  (27.5% logic, 72.5% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     1.172      R15C9B.F1 to      R16C7D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C7D.A1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
CTOF_DEL    ---     0.260      R16C7B.C1 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    5.956   (27.5% logic, 72.5% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               5.935ns  (27.6% logic, 72.4% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7B.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7B.B1 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    5.935   (27.6% logic, 72.4% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)
                   FF                        packetiser/rx_len[1]

   Delay:               4.462ns  (25.1% logic, 74.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.505       19.PADDI to      R16C9A.B1 ipnReset_c
CTOF_DEL    ---     0.260      R16C9A.B1 to      R16C9A.F1 packetiser/SLICE_223
ROUTE         5     0.839      R16C9A.F1 to     R16C7B.LSR packetiser/rx_len_0_sqmuxa (to ipClk_c)
                  --------
                    4.462   (25.1% logic, 74.9% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[3]" ;
            12 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               8.661ns  (31.6% logic, 68.4% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.454      R16C9B.F1 to      R15C9B.D0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C9B.D0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.790      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.305     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    8.661   (31.6% logic, 68.4% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               7.756ns  (32.2% logic, 67.8% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.800      R16C9B.F1 to      R16C9B.A0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9B.A0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.305     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    7.756   (32.2% logic, 67.8% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               7.489ns  (32.3% logic, 67.7% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.475      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.305     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    7.489   (32.3% logic, 67.7% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               6.969ns  (27.2% logic, 72.8% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
CTOF_DEL    ---     0.260      R16C7C.C0 to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    6.969   (27.2% logic, 72.8% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               6.770ns  (36.5% logic, 63.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
C0TOFCO_DE  ---     0.790      R16C7B.B0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.305     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    6.770   (36.5% logic, 63.5% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               6.690ns  (33.5% logic, 66.5% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.959      R15C9B.F1 to      R16C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C9B.B0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.305     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    6.690   (33.5% logic, 66.5% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               6.682ns  (37.0% logic, 63.0% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.700      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.790      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.305     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    6.682   (37.0% logic, 63.0% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               6.536ns  (34.3% logic, 65.7% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.475      R16C7A.B1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.305     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    6.536   (34.3% logic, 65.7% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               6.476ns  (33.3% logic, 66.7% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     1.172      R15C9B.F1 to      R16C7D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C7D.A1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.475      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.305     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    6.476   (33.3% logic, 66.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               6.455ns  (33.4% logic, 66.6% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7B.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.475      R16C7B.B1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.305     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    6.455   (33.4% logic, 66.6% route), 5 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[4]" ;
            16 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               8.749ns  (32.2% logic, 67.8% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.454      R16C9B.F1 to      R15C9B.D0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C9B.D0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.790      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.393     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    8.749   (32.2% logic, 67.8% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               7.844ns  (33.0% logic, 67.0% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.800      R16C9B.F1 to      R16C9B.A0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9B.A0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.393     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    7.844   (33.0% logic, 67.0% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               7.577ns  (33.1% logic, 66.9% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.475      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.393     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    7.577   (33.1% logic, 66.9% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               7.102ns  (28.6% logic, 71.4% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
CTOF1_DEL   ---     0.393      R16C7C.C0 to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    7.102   (28.6% logic, 71.4% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               6.858ns  (37.3% logic, 62.7% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
C0TOFCO_DE  ---     0.790      R16C7B.B0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.393     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    6.858   (37.3% logic, 62.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               6.835ns  (27.8% logic, 72.2% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.480      R16C9B.F1 to      R16C9D.D1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9D.D1 to      R16C9D.F1 packetiser/SLICE_225
ROUTE         1     1.120      R16C9D.F1 to      R16C7C.C1 packetiser/rx_len_8_0[4]
CTOF_DEL    ---     0.260      R16C7C.C1 to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    6.835   (27.8% logic, 72.2% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               6.778ns  (34.3% logic, 65.7% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.959      R15C9B.F1 to      R16C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C9B.B0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.393     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    6.778   (34.3% logic, 65.7% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               6.770ns  (37.8% logic, 62.2% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.700      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.790      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.393     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    6.770   (37.8% logic, 62.2% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               6.624ns  (35.1% logic, 64.9% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.475      R16C7A.B1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.393     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    6.624   (35.1% logic, 64.9% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               6.564ns  (34.2% logic, 65.8% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     1.172      R15C9B.F1 to      R16C7D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C7D.A1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.475      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.393     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    6.564   (34.2% logic, 65.8% route), 5 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[5]" ;
            18 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               8.742ns  (32.2% logic, 67.8% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.454      R16C9B.F1 to      R15C9B.D0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C9B.D0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.790      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.305     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    8.742   (32.2% logic, 67.8% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               7.837ns  (32.9% logic, 67.1% route), 8 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.800      R16C9B.F1 to      R16C9B.A0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9B.A0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.305     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    7.837   (32.9% logic, 67.1% route), 8 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               7.804ns  (35.0% logic, 65.0% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
C0TOFCO_DE  ---     0.790      R16C7C.C0 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.305     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    7.804   (35.0% logic, 65.0% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               7.570ns  (33.0% logic, 67.0% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.475      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.305     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    7.570   (33.0% logic, 67.0% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               7.355ns  (32.9% logic, 67.1% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.480      R16C9B.F1 to      R16C9D.D1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9D.D1 to      R16C9D.F1 packetiser/SLICE_225
ROUTE         1     1.120      R16C9D.F1 to      R16C7C.C1 packetiser/rx_len_8_0[4]
C1TOFCO_DE  ---     0.475      R16C7C.C1 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.305     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    7.355   (32.9% logic, 67.1% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               6.900ns  (27.5% logic, 72.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.833      R16C9B.F1 to      R16C9D.C0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9D.C0 to      R16C9D.F0 packetiser/SLICE_225
ROUTE         1     0.832      R16C9D.F0 to      R16C8A.C0 packetiser/rx_len_8_0[5]
CTOF_DEL    ---     0.260      R16C8A.C0 to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    6.900   (27.5% logic, 72.5% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               6.851ns  (37.3% logic, 62.7% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
C0TOFCO_DE  ---     0.790      R16C7B.B0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.305     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    6.851   (37.3% logic, 62.7% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               6.791ns  (36.4% logic, 63.6% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     1.172      R15C9B.F1 to      R16C7D.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C7D.A0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
C0TOFCO_DE  ---     0.790      R16C7C.C0 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.305     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    6.791   (36.4% logic, 63.6% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               6.771ns  (34.3% logic, 65.7% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.959      R15C9B.F1 to      R16C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C9B.B0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.305     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    6.771   (34.3% logic, 65.7% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               6.770ns  (36.5% logic, 63.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7C.B0 packetiser/rx_packet_4_sqmuxa
C0TOFCO_DE  ---     0.790      R16C7C.B0 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.305     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    6.770   (36.5% logic, 63.5% route), 5 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[6]" ;
            22 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               8.830ns  (32.9% logic, 67.1% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.454      R16C9B.F1 to      R15C9B.D0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C9B.D0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.790      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.393     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    8.830   (32.9% logic, 67.1% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               8.122ns  (23.4% logic, 76.6% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.767      R16C9B.F1 to      R15C8A.C1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C8A.C1 to      R15C8A.F1 packetiser/SLICE_224
ROUTE         1     1.120      R15C8A.F1 to      R16C8A.C1 packetiser/rx_len_8_0[6]
CTOF_DEL    ---     0.260      R16C8A.C1 to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    8.122   (23.4% logic, 76.6% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               7.925ns  (33.7% logic, 66.3% route), 8 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.800      R16C9B.F1 to      R16C9B.A0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9B.A0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.393     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    7.925   (33.7% logic, 66.3% route), 8 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               7.892ns  (35.7% logic, 64.3% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
C0TOFCO_DE  ---     0.790      R16C7C.C0 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.393     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    7.892   (35.7% logic, 64.3% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               7.658ns  (33.8% logic, 66.2% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.475      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.393     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    7.658   (33.8% logic, 66.2% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               7.443ns  (33.7% logic, 66.3% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.480      R16C9B.F1 to      R16C9D.D1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9D.D1 to      R16C9D.F1 packetiser/SLICE_225
ROUTE         1     1.120      R16C9D.F1 to      R16C7C.C1 packetiser/rx_len_8_0[4]
C1TOFCO_DE  ---     0.475      R16C7C.C1 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.393     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    7.443   (33.7% logic, 66.3% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               7.033ns  (28.9% logic, 71.1% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.833      R16C9B.F1 to      R16C9D.C0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9D.C0 to      R16C9D.F0 packetiser/SLICE_225
ROUTE         1     0.832      R16C9D.F0 to      R16C8A.C0 packetiser/rx_len_8_0[5]
CTOF1_DEL   ---     0.393      R16C8A.C0 to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    7.033   (28.9% logic, 71.1% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               6.939ns  (38.1% logic, 61.9% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
C0TOFCO_DE  ---     0.790      R16C7B.B0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.393     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    6.939   (38.1% logic, 61.9% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               6.879ns  (37.2% logic, 62.8% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     1.172      R15C9B.F1 to      R16C7D.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C7D.A0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
C0TOFCO_DE  ---     0.790      R16C7C.C0 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.393     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    6.879   (37.2% logic, 62.8% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               6.859ns  (35.1% logic, 64.9% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.959      R15C9B.F1 to      R16C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C9B.B0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.393     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    6.859   (35.1% logic, 64.9% route), 7 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[7]" ;
            25 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               8.823ns  (32.8% logic, 67.2% route), 8 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.454      R16C9B.F1 to      R15C9B.D0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C9B.D0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     1.137      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.790      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.081     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.305     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    8.823   (32.8% logic, 67.2% route), 8 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               8.642ns  (28.0% logic, 72.0% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.767      R16C9B.F1 to      R15C8A.C1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C8A.C1 to      R15C8A.F1 packetiser/SLICE_224
ROUTE         1     1.120      R15C8A.F1 to      R16C8A.C1 packetiser/rx_len_8_0[6]
C1TOFCO_DE  ---     0.475      R16C8A.C1 to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.305     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    8.642   (28.0% logic, 72.0% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               8.138ns  (23.3% logic, 76.7% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.767      R16C9B.F1 to      R15C8A.C0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R15C8A.C0 to      R15C8A.F0 packetiser/SLICE_224
ROUTE         1     1.136      R15C8A.F0 to      R16C8B.A0 packetiser/rx_len_8_0[7]
CTOF_DEL    ---     0.260      R16C8B.A0 to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    8.138   (23.3% logic, 76.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               7.918ns  (33.6% logic, 66.4% route), 9 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.800      R16C9B.F1 to      R16C9B.A0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9B.A0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     1.120      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.475      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.081     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.081     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.305     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    7.918   (33.6% logic, 66.4% route), 9 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               7.885ns  (35.7% logic, 64.3% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
C0TOFCO_DE  ---     0.790      R16C7C.C0 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.081     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.305     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    7.885   (35.7% logic, 64.3% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               7.735ns  (35.3% logic, 64.7% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.833      R16C9B.F1 to      R16C9D.C0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9D.C0 to      R16C9D.F0 packetiser/SLICE_225
ROUTE         1     0.832      R16C9D.F0 to      R16C8A.C0 packetiser/rx_len_8_0[5]
C0TOFCO_DE  ---     0.790      R16C8A.C0 to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.305     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    7.735   (35.3% logic, 64.7% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               7.651ns  (33.7% logic, 66.3% route), 8 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7D.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C7D.B1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.475      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.081     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.305     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    7.651   (33.7% logic, 66.3% route), 8 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               7.436ns  (33.6% logic, 66.4% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.480      R16C9B.F1 to      R16C9D.D1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.260      R16C9D.D1 to      R16C9D.F1 packetiser/SLICE_225
ROUTE         1     1.120      R16C9D.F1 to      R16C7C.C1 packetiser/rx_len_8_0[4]
C1TOFCO_DE  ---     0.475      R16C7C.C1 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.081     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.305     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    7.436   (33.6% logic, 66.4% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               6.932ns  (38.0% logic, 62.0% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.960      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
C0TOFCO_DE  ---     0.790      R16C7B.B0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.081     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.081     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.305     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    6.932   (38.0% logic, 62.0% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               6.872ns  (37.2% logic, 62.8% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.372       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.260      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     1.172      R15C9B.F1 to      R16C7D.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.260      R16C7D.A0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.774      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
C0TOFCO_DE  ---     0.790      R16C7C.C0 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.081     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.305     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    6.872   (37.2% logic, 62.8% route), 6 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opTxReady" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opTxReady  (to ipClk_c +)

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to    R16C16C.LSR ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Valid" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Valid  (to ipClk_c +)

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to      R16C8C.CE ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Source[1]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Source[0]

   Delay:               5.586ns  (24.7% logic, 75.3% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9A.B0 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9A.B0 to      R16C9A.F0 packetiser/SLICE_223
ROUTE         4     0.871      R16C9A.F0 to     R16C13C.CE packetiser/rx_packet_3_sqmuxa (to ipClk_c)
                  --------
                    5.586   (24.7% logic, 75.3% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Source[3]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Source[2]

   Delay:               5.900ns  (23.4% logic, 76.6% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9A.B0 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9A.B0 to      R16C9A.F0 packetiser/SLICE_223
ROUTE         4     1.185      R16C9A.F0 to     R15C12A.CE packetiser/rx_packet_3_sqmuxa (to ipClk_c)
                  --------
                    5.900   (23.4% logic, 76.6% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Source[5]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Source[4]

   Delay:               5.586ns  (24.7% logic, 75.3% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9A.B0 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9A.B0 to      R16C9A.F0 packetiser/SLICE_223
ROUTE         4     0.871      R16C9A.F0 to     R16C12B.CE packetiser/rx_packet_3_sqmuxa (to ipClk_c)
                  --------
                    5.586   (24.7% logic, 75.3% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Source[7]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Source[6]

   Delay:               5.900ns  (23.4% logic, 76.6% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9A.B0 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9A.B0 to      R16C9A.F0 packetiser/SLICE_223
ROUTE         4     1.185      R16C9A.F0 to     R15C12C.CE packetiser/rx_packet_3_sqmuxa (to ipClk_c)
                  --------
                    5.900   (23.4% logic, 76.6% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Length[1]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Length[0]

   Delay:               5.868ns  (23.5% logic, 76.5% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.153      R16C9B.F1 to     R15C10A.CE packetiser/rx_packet_4_sqmuxa (to ipClk_c)
                  --------
                    5.868   (23.5% logic, 76.5% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Length[3]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Length[2]

   Delay:               5.868ns  (23.5% logic, 76.5% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     1.247     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.260      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     1.153      R16C9B.F1 to     R15C10C.CE packetiser/rx_packet_4_sqmuxa (to ipClk_c)
                  --------
                    5.868   (23.5% logic, 76.5% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Destination[1]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Destination[0]

   Delay:               5.085ns  (27.1% logic, 72.9% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.700     R16C10C.F1 to     R16C10C.B0 packetiser/N_224
CTOF_DEL    ---     0.260     R16C10C.B0 to     R16C10C.F0 packetiser/SLICE_208
ROUTE         4     0.917     R16C10C.F0 to     R16C11A.CE packetiser/rx_packet_2_sqmuxa (to ipClk_c)
                  --------
                    5.085   (27.1% logic, 72.9% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Destination[3]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Destination[2]

   Delay:               5.399ns  (25.5% logic, 74.5% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.700     R16C10C.F1 to     R16C10C.B0 packetiser/N_224
CTOF_DEL    ---     0.260     R16C10C.B0 to     R16C10C.F0 packetiser/SLICE_208
ROUTE         4     1.231     R16C10C.F0 to     R17C11A.CE packetiser/rx_packet_2_sqmuxa (to ipClk_c)
                  --------
                    5.399   (25.5% logic, 74.5% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Destination[5]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Destination[4]

   Delay:               6.018ns  (22.9% logic, 77.1% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.700     R16C10C.F1 to     R16C10C.B0 packetiser/N_224
CTOF_DEL    ---     0.260     R16C10C.B0 to     R16C10C.F0 packetiser/SLICE_208
ROUTE         4     1.850     R16C10C.F0 to     R16C10A.CE packetiser/rx_packet_2_sqmuxa (to ipClk_c)
                  --------
                    6.018   (22.9% logic, 77.1% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Destination[7]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Destination[6]

   Delay:               6.018ns  (22.9% logic, 77.1% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.260     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.700     R16C10C.F1 to     R16C10C.B0 packetiser/N_224
CTOF_DEL    ---     0.260     R16C10C.B0 to     R16C10C.F0 packetiser/SLICE_208
ROUTE         4     1.850     R16C10C.F0 to     R16C10B.CE packetiser/rx_packet_2_sqmuxa (to ipClk_c)
                  --------
                    6.018   (22.9% logic, 77.1% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Data[1]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Data[0]

   Delay:               4.149ns  (26.9% logic, 73.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10D.A0 ipnReset_c
CTOF_DEL    ---     0.260     R16C10D.A0 to     R16C10D.F0 packetiser/SLICE_201
ROUTE         4     0.941     R16C10D.F0 to     R17C11C.CE packetiser/Data_1_sqmuxa_2 (to ipClk_c)
                  --------
                    4.149   (26.9% logic, 73.1% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Data[3]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Data[2]

   Delay:               4.389ns  (25.5% logic, 74.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10D.A0 ipnReset_c
CTOF_DEL    ---     0.260     R16C10D.A0 to     R16C10D.F0 packetiser/SLICE_201
ROUTE         4     1.181     R16C10D.F0 to     R17C10C.CE packetiser/Data_1_sqmuxa_2 (to ipClk_c)
                  --------
                    4.389   (25.5% logic, 74.5% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Data[5]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Data[4]

   Delay:               4.389ns  (25.5% logic, 74.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10D.A0 ipnReset_c
CTOF_DEL    ---     0.260     R16C10D.A0 to     R16C10D.F0 packetiser/SLICE_201
ROUTE         4     1.181     R16C10D.F0 to     R17C10B.CE packetiser/Data_1_sqmuxa_2 (to ipClk_c)
                  --------
                    4.389   (25.5% logic, 74.5% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Data[7]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Data[6]

   Delay:               4.389ns  (25.5% logic, 74.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.090       19.PADDI to     R16C10D.A0 ipnReset_c
CTOF_DEL    ---     0.260     R16C10D.A0 to     R16C10D.F0 packetiser/SLICE_201
ROUTE         4     1.181     R16C10D.F0 to     R17C10A.CE packetiser/Data_1_sqmuxa_2 (to ipClk_c)
                  --------
                    4.389   (25.5% logic, 74.5% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/data_cache[1]  (to ipClk_c +)
                   FF                        packetiser/data_cache[0]

   Delay:               6.131ns  (18.2% logic, 81.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.476       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     1.537     R16C16D.F1 to     R16C15A.CE packetiser/tx_packet_0_sqmuxa_1 (to ipClk_c)
                  --------
                    6.131   (18.2% logic, 81.8% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/data_cache[3]  (to ipClk_c +)
                   FF                        packetiser/data_cache[2]

   Delay:               5.512ns  (20.3% logic, 79.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.476       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.918     R16C16D.F1 to     R15C16B.CE packetiser/tx_packet_0_sqmuxa_1 (to ipClk_c)
                  --------
                    5.512   (20.3% logic, 79.7% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/data_cache[5]  (to ipClk_c +)
                   FF                        packetiser/data_cache[4]

   Delay:               5.826ns  (19.2% logic, 80.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.476       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     1.232     R16C16D.F1 to     R15C15B.CE packetiser/tx_packet_0_sqmuxa_1 (to ipClk_c)
                  --------
                    5.826   (19.2% logic, 80.8% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/data_cache[7]  (to ipClk_c +)
                   FF                        packetiser/data_cache[6]

   Delay:               5.826ns  (19.2% logic, 80.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.476       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.260     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     1.232     R16C16D.F1 to     R15C14C.CE packetiser/tx_packet_0_sqmuxa_1 (to ipClk_c)
                  --------
                    5.826   (19.2% logic, 80.8% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxSend" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxSend  (to ipClk_c +)

   Delay:               3.156ns  (27.2% logic, 72.8% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     2.298       19.PADDI to     R15C18B.CE ipnReset_c (to ipClk_c)
                  --------
                    3.156   (27.2% logic, 72.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[0]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[0]  (to ipClk_c +)

   Delay:               5.703ns  (19.6% logic, 80.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.450       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.260     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     1.135     R15C17D.F0 to     R16C15B.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    5.703   (19.6% logic, 80.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[0]  (to ipClk_c +)

   Delay:               5.340ns  (20.9% logic, 79.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.351       19.PADDI to     R15C16D.D0 ipnReset_c
CTOF_DEL    ---     0.260     R15C16D.D0 to     R15C16D.F0 packetiser/SLICE_214
ROUTE         4     0.871     R15C16D.F0 to    R16C15B.LSR packetiser/tx_state_RNIRONQ[0] (to ipClk_c)
                  --------
                    5.340   (20.9% logic, 79.1% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[1]  (to ipClk_c +)

   Delay:               5.703ns  (19.6% logic, 80.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.450       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.260     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     1.135     R15C17D.F0 to     R16C15C.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    5.703   (19.6% logic, 80.4% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[2]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[2]  (to ipClk_c +)

   Delay:               5.959ns  (18.8% logic, 81.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.351       19.PADDI to     R15C16D.D0 ipnReset_c
CTOF_DEL    ---     0.260     R15C16D.D0 to     R15C16D.F0 packetiser/SLICE_214
ROUTE         4     1.490     R15C16D.F0 to    R15C16C.LSR packetiser/tx_state_RNIRONQ[0] (to ipClk_c)
                  --------
                    5.959   (18.8% logic, 81.2% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[2]  (to ipClk_c +)

   Delay:               5.758ns  (19.4% logic, 80.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.450       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.260     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     1.190     R15C17D.F0 to     R15C16C.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    5.758   (19.4% logic, 80.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[3]  (to ipClk_c +)

   Delay:               5.749ns  (19.4% logic, 80.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.450       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.260     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     1.181     R15C17D.F0 to     R16C16A.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    5.749   (19.4% logic, 80.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[4]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[4]  (to ipClk_c +)

   Delay:               5.654ns  (19.8% logic, 80.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.351       19.PADDI to     R15C16D.D0 ipnReset_c
CTOF_DEL    ---     0.260     R15C16D.D0 to     R15C16D.F0 packetiser/SLICE_214
ROUTE         4     1.185     R15C16D.F0 to    R15C15A.LSR packetiser/tx_state_RNIRONQ[0] (to ipClk_c)
                  --------
                    5.654   (19.8% logic, 80.2% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[4]  (to ipClk_c +)

   Delay:               5.767ns  (19.4% logic, 80.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.450       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.260     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     1.199     R15C17D.F0 to     R15C15A.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    5.767   (19.4% logic, 80.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[5]  (to ipClk_c +)

   Delay:               5.767ns  (19.4% logic, 80.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.450       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.260     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     1.199     R15C17D.F0 to     R15C15C.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    5.767   (19.4% logic, 80.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[6]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[6]  (to ipClk_c +)

   Delay:               6.072ns  (18.4% logic, 81.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.450       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.260     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     1.504     R15C17D.F0 to     R15C14A.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    6.072   (18.4% logic, 81.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[6]  (to ipClk_c +)

   Delay:               5.645ns  (19.8% logic, 80.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.351       19.PADDI to     R15C16D.D0 ipnReset_c
CTOF_DEL    ---     0.260     R15C16D.D0 to     R15C16D.F0 packetiser/SLICE_214
ROUTE         4     1.176     R15C16D.F0 to    R15C14A.LSR packetiser/tx_state_RNIRONQ[0] (to ipClk_c)
                  --------
                    5.645   (19.8% logic, 80.2% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[7]  (to ipClk_c +)

   Delay:               6.072ns  (18.4% logic, 81.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.450       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.260     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     1.504     R15C17D.F0 to     R15C14B.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    6.072   (18.4% logic, 81.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rst" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        control/rst  (to ipClk_c +)

   Delay:               4.391ns  (25.5% logic, 74.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         19.PAD to       19.PADDI ipnReset
ROUTE        35     3.273       19.PADDI to     R25C19B.B0 ipnReset_c
CTOF_DEL    ---     0.260     R25C19B.B0 to     R25C19B.F0 SLICE_53
ROUTE         1     0.000     R25C19B.F0 to    R25C19B.DI0 ipnReset_c_i (to ipClk_c)
                  --------
                    4.391   (25.5% logic, 74.5% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser_UART_Inst_rxio" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipUART_Rx
   Destination:    FF         Data in        packetiser_UART_Inst_rxio  (to ipClk_c +)

   Delay:               0.858ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1     0.000      110.PADDI to    IOL_T28A.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    0.858   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rst" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser_UART_Inst_rxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rst" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipButtons[3]
   Destination:    FF         Data in        register/opRdData[3]  (to ipClk_c +)

   Delay:               2.529ns  (44.2% logic, 55.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         50.PAD to       50.PADDI ipButtons[3]
ROUTE         1     1.411       50.PADDI to     R21C15C.B1 ipButtons_c[3]
CTOF_DEL    ---     0.260     R21C15C.B1 to     R21C15C.F1 register/SLICE_88
ROUTE         1     0.000     R21C15C.F1 to    R21C15C.DI1 register/N_91 (to ipClk_c)
                  --------
                    2.529   (44.2% logic, 55.8% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_rxio" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_rxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_opTxio" TO PORT "opUART_Tx" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser_UART_Inst_opTxio  (from ipClk_c +)
   Destination:    Port       Pad            opUART_Tx

   Delay:               2.566ns  (100.0% logic, 0.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.603   IOL_T28B.CLK to IOL_T28B.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1     0.000 IOL_T28B.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.963      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    2.566   (100.0% logic, 0.0% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_opTxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[30]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[31]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opTxReady" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opTxReady" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Valid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Valid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxSend" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxSend" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opTxBusy" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opTxBusy" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxValid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxValid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/state[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rst" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rst" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[30]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[31]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrEnable" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrEnable" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[30]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[31]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Valid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Valid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.SoP" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.SoP" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[7]" TO PORT "opLED[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register/opWrRegisters.LEDs[7]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[7]

   Delay:               3.623ns  (43.9% logic, 56.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R19C9B.CLK to      R19C9B.Q1 register/SLICE_111 (from ipClk_c)
ROUTE         2     2.033      R19C9B.Q1 to       37.PADDO opLED_c[7]
DOPAD_DEL   ---     1.207       37.PADDO to         37.PAD opLED[7]
                  --------
                    3.623   (43.9% logic, 56.1% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[30]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[31]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  110.023 MHz|   8  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 165
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6292 paths, 1 nets, and 1627 connections (99.39% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Thu May 12 09:05:04 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              control/opWrData[30]  (from ipClk_c +)
   Destination:    FF         Data in        control/opWrData[22]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay control/SLICE_65 to control/SLICE_61 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path control/SLICE_65 to control/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R18C9B.CLK to      R18C9B.Q0 control/SLICE_65 (from ipClk_c)
ROUTE         1     0.041      R18C9B.Q0 to      R18C9C.M0 control/opWrData[30] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to control/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R18C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to control/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R18C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              control/opWrData[6]  (from ipClk_c +)
   Destination:    FF         Data in        register/opWrRegisters.LEDs[6]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay control/SLICE_106 to register/SLICE_111 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path control/SLICE_106 to register/SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R19C9C.CLK to      R19C9C.Q0 control/SLICE_106 (from ipClk_c)
ROUTE         1     0.041      R19C9C.Q0 to      R19C9B.M0 crWrData[6] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to control/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R19C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to register/SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R19C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register/opRdData[23]  (from ipClk_c +)
   Destination:    FF         Data in        control/rd_data[23]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay register/SLICE_98 to control/SLICE_74 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path register/SLICE_98 to control/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R21C14B.CLK to     R21C14B.Q1 register/SLICE_98 (from ipClk_c)
ROUTE         1     0.041     R21C14B.Q1 to     R21C14C.M1 crRdData[23] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to register/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R21C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to control/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R21C14C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              control/opWrData[4]  (from ipClk_c +)
   Destination:    FF         Data in        register/opWrRegisters.LEDs[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay control/SLICE_105 to register/SLICE_110 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path control/SLICE_105 to register/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R21C9B.CLK to      R21C9B.Q0 control/SLICE_105 (from ipClk_c)
ROUTE         1     0.041      R21C9B.Q0 to      R21C9C.M0 crWrData[4] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to control/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R21C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to register/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R21C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              control/opWrData[8]  (from ipClk_c +)
   Destination:    FF         Data in        control/opWrData[0]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay control/SLICE_54 to control/SLICE_103 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path control/SLICE_54 to control/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C12B.CLK to     R18C12B.Q0 control/SLICE_54 (from ipClk_c)
ROUTE         1     0.041     R18C12B.Q0 to     R18C12C.M0 control/opWrData[8] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to control/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R18C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to control/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R18C12C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser/opRxStream.Data[0]  (from ipClk_c +)
   Destination:    FF         Data in        control/opWrData[24]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay packetiser/SLICE_112 to control/SLICE_62 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path packetiser/SLICE_112 to control/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C11C.CLK to     R17C11C.Q0 packetiser/SLICE_112 (from ipClk_c)
ROUTE         2     0.041     R17C11C.Q0 to     R17C11B.M0 opRxStream.Data_Q[0] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to packetiser/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R17C11C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to control/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R17C11B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              control/opWrData[9]  (from ipClk_c +)
   Destination:    FF         Data in        control/opWrData[1]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay control/SLICE_54 to control/SLICE_103 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path control/SLICE_54 to control/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C12B.CLK to     R18C12B.Q1 control/SLICE_54 (from ipClk_c)
ROUTE         1     0.041     R18C12B.Q1 to     R18C12C.M1 control/opWrData[9] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to control/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R18C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to control/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R18C12C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              control/opWrData[5]  (from ipClk_c +)
   Destination:    FF         Data in        register/opWrRegisters.LEDs[5]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay control/SLICE_105 to register/SLICE_110 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path control/SLICE_105 to register/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R21C9B.CLK to      R21C9B.Q1 control/SLICE_105 (from ipClk_c)
ROUTE         1     0.041      R21C9B.Q1 to      R21C9C.M1 crWrData[5] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to control/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R21C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to register/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R21C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              control/opWrData[31]  (from ipClk_c +)
   Destination:    FF         Data in        control/opWrData[23]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay control/SLICE_65 to control/SLICE_61 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path control/SLICE_65 to control/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R18C9B.CLK to      R18C9B.Q1 control/SLICE_65 (from ipClk_c)
ROUTE         1     0.041      R18C9B.Q1 to      R18C9C.M1 control/opWrData[31] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to control/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R18C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to control/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to     R18C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register/opRdData[22]  (from ipClk_c +)
   Destination:    FF         Data in        control/rd_data[22]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay register/SLICE_98 to control/SLICE_74 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path register/SLICE_98 to control/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R21C14B.CLK to     R21C14B.Q0 register/SLICE_98 (from ipClk_c)
ROUTE         1     0.041     R21C14B.Q0 to     R21C14C.M0 crRdData[22] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to register/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R21C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to control/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       165     0.300       21.PADDI to    R21C14C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser_UART_Inst_rxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[0]  (to ipClk_c +)

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R19C11C.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[2]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[2]  (to ipClk_c +)
                   FF                        clk_cnt[1]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C11B.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[4]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[4]  (to ipClk_c +)
                   FF                        clk_cnt[3]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C11C.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[6]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[6]  (to ipClk_c +)
                   FF                        clk_cnt[5]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C12A.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[8]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[8]  (to ipClk_c +)
                   FF                        clk_cnt[7]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C12B.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[10]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[10]  (to ipClk_c +)
                   FF                        clk_cnt[9]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C12C.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[12]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[12]  (to ipClk_c +)
                   FF                        clk_cnt[11]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C13A.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[14]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[14]  (to ipClk_c +)
                   FF                        clk_cnt[13]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C13B.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[16]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[16]  (to ipClk_c +)
                   FF                        clk_cnt[15]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C13C.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[18]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[18]  (to ipClk_c +)
                   FF                        clk_cnt[17]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C14A.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[20]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[20]  (to ipClk_c +)
                   FF                        clk_cnt[19]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C14B.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[22]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[22]  (to ipClk_c +)
                   FF                        clk_cnt[21]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C14C.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[24]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[24]  (to ipClk_c +)
                   FF                        clk_cnt[23]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C15A.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[26]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[26]  (to ipClk_c +)
                   FF                        clk_cnt[25]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C15B.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[28]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[28]  (to ipClk_c +)
                   FF                        clk_cnt[27]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C15C.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[30]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[30]  (to ipClk_c +)
                   FF                        clk_cnt[29]

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C16A.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[31]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        clk_cnt[31]  (to ipClk_c +)

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R20C16B.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_state[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_state[0]  (to ipClk_c +)

   Delay:               1.288ns  (32.3% logic, 67.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.122       19.PADDI to     R15C18C.A0 ipnReset_c
CTOF_DEL    ---     0.085     R15C18C.A0 to     R15C18C.F0 packetiser/SLICE_173
ROUTE         1     0.000     R15C18C.F0 to    R15C18C.DI0 packetiser/tx_state_nss[0] (to ipClk_c)
                  --------
                    1.764   (36.4% logic, 63.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_packet[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_packet[0]  (to ipClk_c +)

   Delay:               1.054ns  (39.5% logic, 60.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.846       19.PADDI to     R15C17C.D0 ipnReset_c
CTOF_DEL    ---     0.085     R15C17C.D0 to     R15C17C.F0 packetiser/SLICE_172
ROUTE         1     0.000     R15C17C.F0 to    R15C17C.DI0 packetiser/tx_packet_nss[0] (to ipClk_c)
                  --------
                    1.488   (43.1% logic, 56.9% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_packet[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_packet[1]  (to ipClk_c +)

   Delay:               1.054ns  (39.5% logic, 60.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.846       19.PADDI to     R15C17C.D1 ipnReset_c
CTOF_DEL    ---     0.085     R15C17C.D1 to     R15C17C.F1 packetiser/SLICE_172
ROUTE         1     0.000     R15C17C.F1 to    R15C17C.DI1 packetiser/tx_packet_nss[1] (to ipClk_c)
                  --------
                    1.488   (43.1% logic, 56.9% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[0]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[0]  (to ipClk_c +)

   Delay:               1.346ns  (30.9% logic, 69.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.942       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.273     R16C16D.F0 to     R16C18A.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    1.857   (34.6% logic, 65.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[0]  (to ipClk_c +)

   Delay:               1.674ns  (28.4% logic, 71.6% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.043       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.222     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.085     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.273     R16C16D.F0 to     R16C18A.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    2.265   (32.1% logic, 67.9% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[2]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[2]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[1]

   Delay:               1.346ns  (30.9% logic, 69.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.942       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.273     R16C16D.F0 to     R16C18B.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    1.857   (34.6% logic, 65.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[2]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[1]

   Delay:               1.674ns  (28.4% logic, 71.6% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.043       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.222     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.085     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.273     R16C16D.F0 to     R16C18B.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    2.265   (32.1% logic, 67.9% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[4]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[4]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[3]

   Delay:               1.346ns  (30.9% logic, 69.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.942       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.273     R16C16D.F0 to     R16C18C.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    1.857   (34.6% logic, 65.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[4]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[3]

   Delay:               1.674ns  (28.4% logic, 71.6% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.043       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.222     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.085     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.273     R16C16D.F0 to     R16C18C.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    2.265   (32.1% logic, 67.9% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[6]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[6]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[5]

   Delay:               1.422ns  (29.3% logic, 70.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.942       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.365     R16C16D.F0 to     R16C19A.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    1.949   (32.9% logic, 67.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[6]  (to ipClk_c +)
                   FF                        packetiser/tx_byte_length[5]

   Delay:               1.750ns  (27.1% logic, 72.9% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.043       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.222     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.085     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.365     R16C16D.F0 to     R16C19A.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    2.357   (30.8% logic, 69.2% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[7]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[7]  (to ipClk_c +)

   Delay:               1.422ns  (29.3% logic, 70.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.942       19.PADDI to     R16C16D.D0 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.D0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.365     R16C16D.F0 to     R16C19B.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    1.949   (32.9% logic, 67.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/tx_byte_length[7]  (to ipClk_c +)

   Delay:               1.750ns  (27.1% logic, 72.9% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.043       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.222     R16C16D.F1 to     R16C16D.A0 packetiser/tx_packet_0_sqmuxa_1
CTOF_DEL    ---     0.085     R16C16D.A0 to     R16C16D.F0 packetiser/SLICE_186
ROUTE         5     0.365     R16C16D.F0 to     R16C19B.CE packetiser/tx_byte_lengthe (to ipClk_c)
                  --------
                    2.357   (30.8% logic, 69.2% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_state[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_state[0]  (to ipClk_c +)

   Delay:               0.995ns  (41.8% logic, 58.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.737       19.PADDI to      R15C8C.A0 ipnReset_c
CTOF_DEL    ---     0.085      R15C8C.A0 to      R15C8C.F0 packetiser/SLICE_171
ROUTE         1     0.000      R15C8C.F0 to     R15C8C.DI0 packetiser/rx_state_nss[0] (to ipClk_c)
                  --------
                    1.379   (46.6% logic, 53.4% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_packet[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_packet[0]  (to ipClk_c +)

   Delay:               0.996ns  (41.8% logic, 58.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.744       19.PADDI to      R15C9C.A0 ipnReset_c
CTOF_DEL    ---     0.085      R15C9C.A0 to      R15C9C.F0 packetiser/SLICE_170
ROUTE         1     0.000      R15C9C.F0 to     R15C9C.DI0 packetiser/N_175s (to ipClk_c)
                  --------
                    1.386   (46.3% logic, 53.7% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_packet[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_packet[1]  (to ipClk_c +)

   Delay:               0.996ns  (41.8% logic, 58.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.744       19.PADDI to      R15C9C.A1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9C.A1 to      R15C9C.F1 packetiser/SLICE_170
ROUTE         1     0.000      R15C9C.F1 to     R15C9C.DI1 packetiser/N_176s (to ipClk_c)
                  --------
                    1.386   (46.3% logic, 53.7% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[0]" ;
            3 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[0]  (to ipClk_c +)

   Delay:               1.111ns  (37.4% logic, 62.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.756       19.PADDI to      R16C9A.B1 ipnReset_c
CTOF_DEL    ---     0.085      R16C9A.B1 to      R16C9A.F1 packetiser/SLICE_223
ROUTE         5     0.133      R16C9A.F1 to     R16C9C.LSR packetiser/rx_len_0_sqmuxa (to ipClk_c)
                  --------
                    1.531   (41.9% logic, 58.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[0]  (to ipClk_c +)

   Delay:               1.262ns  (37.6% logic, 62.4% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.260      R15C9B.F1 to      R16C9C.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9C.A0 to      R16C9C.F0 packetiser/SLICE_169
ROUTE         1     0.000      R16C9C.F0 to     R16C9C.DI0 packetiser/rx_len_8[0] (to ipClk_c)
                  --------
                    1.741   (41.8% logic, 58.2% route), 3 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[0]  (to ipClk_c +)

   Delay:               1.507ns  (35.4% logic, 64.6% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.221      R16C9B.F1 to      R16C9C.C0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C9C.C0 to      R16C9C.F0 packetiser/SLICE_169
ROUTE         1     0.000      R16C9C.F0 to     R16C9C.DI0 packetiser/rx_len_8[0] (to ipClk_c)
                  --------
                    2.048   (39.6% logic, 60.4% route), 4 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[1]" ;
            6 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               1.509ns  (35.4% logic, 64.6% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.174      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     0.305      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
CTOF_DEL    ---     0.085      R16C7B.C0 to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    2.045   (39.7% logic, 60.3% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               1.558ns  (34.3% logic, 65.7% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C7B.B0 to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    2.100   (38.7% logic, 61.3% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               1.693ns  (39.5% logic, 60.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7A.B1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF0_DE  ---     0.091     R16C7B.FCI to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    2.233   (42.3% logic, 57.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               1.717ns  (39.0% logic, 61.0% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.272      R15C9B.F1 to      R16C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9B.B0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     0.310      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.127      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF0_DE  ---     0.091     R16C7B.FCI to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    2.281   (41.4% logic, 58.6% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               1.959ns  (37.2% logic, 62.8% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.228      R16C9B.F1 to      R16C9B.A0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C9B.A0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     0.310      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.127      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF0_DE  ---     0.091     R16C7B.FCI to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    2.583   (39.9% logic, 60.1% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[1]  (to ipClk_c +)

   Delay:               2.003ns  (29.6% logic, 70.4% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.465      R16C9B.F1 to      R15C9B.D0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R15C9B.D0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     0.305      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
CTOF_DEL    ---     0.085      R16C7B.C0 to      R16C7B.F0 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F0 to     R16C7B.DI0 packetiser/rx_len_8[1] (to ipClk_c)
                  --------
                    2.682   (33.4% logic, 66.6% route), 5 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[2]" ;
            10 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)
                   FF                        packetiser/rx_len[1]

   Delay:               1.221ns  (34.1% logic, 65.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.756       19.PADDI to      R16C9A.B1 ipnReset_c
CTOF_DEL    ---     0.085      R16C9A.B1 to      R16C9A.F1 packetiser/SLICE_223
ROUTE         5     0.274      R16C9A.F1 to     R16C7B.LSR packetiser/rx_len_0_sqmuxa (to ipClk_c)
                  --------
                    1.672   (38.4% logic, 61.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               1.536ns  (36.5% logic, 63.5% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.174      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     0.305      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
CTOF1_DEL   ---     0.091      R16C7B.C0 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    2.051   (39.9% logic, 60.1% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               1.538ns  (34.7% logic, 65.3% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.358      R15C9B.F1 to      R16C7D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C7D.A1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
CTOF_DEL    ---     0.085      R16C7B.C1 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    2.106   (38.6% logic, 61.4% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               1.558ns  (34.3% logic, 65.7% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7B.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C7B.B1 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    2.100   (38.7% logic, 61.3% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               1.585ns  (35.4% logic, 64.6% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
CTOF1_DEL   ---     0.091      R16C7B.B0 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    2.106   (38.8% logic, 61.2% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               1.716ns  (40.3% logic, 59.7% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7A.B1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF1_DE  ---     0.117     R16C7B.FCI to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    2.259   (43.0% logic, 57.0% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               1.740ns  (39.8% logic, 60.2% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.272      R15C9B.F1 to      R16C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9B.B0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     0.310      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.127      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF1_DE  ---     0.117     R16C7B.FCI to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    2.307   (42.1% logic, 57.9% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               1.756ns  (33.8% logic, 66.2% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7D.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C7D.B1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
CTOF_DEL    ---     0.085      R16C7B.C1 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    2.367   (37.9% logic, 62.1% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               1.982ns  (37.9% logic, 62.1% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.228      R16C9B.F1 to      R16C9B.A0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C9B.A0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     0.310      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.127      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOF1_DE  ---     0.117     R16C7B.FCI to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    2.609   (40.5% logic, 59.5% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[2]  (to ipClk_c +)

   Delay:               2.030ns  (30.5% logic, 69.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.465      R16C9B.F1 to      R15C9B.D0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R15C9B.D0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     0.305      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
CTOF1_DEL   ---     0.091      R16C7B.C0 to      R16C7B.F1 packetiser/SLICE_34
ROUTE         1     0.000      R16C7B.F1 to     R16C7B.DI1 packetiser/rx_len_8[2] (to ipClk_c)
                  --------
                    2.688   (33.6% logic, 66.4% route), 5 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[3]" ;
            12 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.538ns  (34.7% logic, 65.3% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.358      R15C9B.F1 to      R16C7D.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C7D.A0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
CTOF_DEL    ---     0.085      R16C7C.C0 to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.106   (38.6% logic, 61.4% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.558ns  (34.3% logic, 65.7% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7C.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C7C.B0 to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.100   (38.7% logic, 61.3% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.673ns  (40.0% logic, 60.0% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.358      R15C9B.F1 to      R16C7D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C7D.A1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.127      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.091     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.239   (42.2% logic, 57.8% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.688ns  (42.2% logic, 57.8% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.174      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     0.305      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.213      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.091     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.264   (45.5% logic, 54.5% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.693ns  (39.5% logic, 60.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7B.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7B.B1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.091     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.233   (42.3% logic, 57.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.715ns  (40.3% logic, 59.7% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7A.B1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.024     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.091     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.257   (42.9% logic, 57.1% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.737ns  (41.0% logic, 59.0% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7B.B0 packetiser/rx_packet_4_sqmuxa
C0TOFCO_DE  ---     0.213      R16C7B.B0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.091     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.319   (44.5% logic, 55.5% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.739ns  (39.7% logic, 60.3% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.272      R15C9B.F1 to      R16C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9B.B0 to      R16C9B.F0 packetiser/SLICE_203
ROUTE         1     0.310      R16C9B.F0 to      R16C7A.C1 packetiser/rx_len_8_0[0]
C1TOFCO_DE  ---     0.127      R16C7A.C1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.024     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.091     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.305   (42.0% logic, 58.0% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.756ns  (33.8% logic, 66.2% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7D.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C7D.B0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
CTOF_DEL    ---     0.085      R16C7C.C0 to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.367   (37.9% logic, 62.1% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[3]  (to ipClk_c +)

   Delay:               1.891ns  (38.5% logic, 61.5% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7D.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C7D.B1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.127      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF0_DE  ---     0.091     R16C7C.FCI to      R16C7C.F0 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F0 to     R16C7C.DI0 packetiser/rx_len_8[3] (to ipClk_c)
                  --------
                    2.500   (41.2% logic, 58.8% route), 6 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[4]" ;
            16 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)
                   FF                        packetiser/rx_len[3]

   Delay:               1.221ns  (34.1% logic, 65.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.756       19.PADDI to      R16C9A.B1 ipnReset_c
CTOF_DEL    ---     0.085      R16C9A.B1 to      R16C9A.F1 packetiser/SLICE_223
ROUTE         5     0.274      R16C9A.F1 to     R16C7C.LSR packetiser/rx_len_0_sqmuxa (to ipClk_c)
                  --------
                    1.672   (38.4% logic, 61.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               1.558ns  (34.3% logic, 65.7% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7C.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C7C.B1 to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    2.100   (38.7% logic, 61.3% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               1.565ns  (35.8% logic, 64.2% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.358      R15C9B.F1 to      R16C7D.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C7D.A0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
CTOF1_DEL   ---     0.091      R16C7C.C0 to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    2.112   (38.7% logic, 61.3% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               1.569ns  (34.0% logic, 66.0% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.260      R15C9B.F1 to      R16C9D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9D.A1 to      R16C9D.F1 packetiser/SLICE_225
ROUTE         1     0.310      R16C9D.F1 to      R16C7C.C1 packetiser/rx_len_8_0[4]
CTOF_DEL    ---     0.085      R16C7C.C1 to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    2.136   (38.0% logic, 62.0% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               1.585ns  (35.4% logic, 64.6% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7C.B0 packetiser/rx_packet_4_sqmuxa
CTOF1_DEL   ---     0.091      R16C7C.B0 to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    2.106   (38.8% logic, 61.2% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               1.696ns  (40.8% logic, 59.2% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.358      R15C9B.F1 to      R16C7D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C7D.A1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.127      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.117     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    2.265   (42.9% logic, 57.1% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               1.711ns  (43.0% logic, 57.0% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.174      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     0.305      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.213      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.117     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    2.290   (46.2% logic, 53.8% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               1.716ns  (40.3% logic, 59.7% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7B.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7B.B1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.117     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    2.259   (43.0% logic, 57.0% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               1.738ns  (41.1% logic, 58.9% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7A.B1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.024     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOF1_DE  ---     0.117     R16C7C.FCI to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    2.283   (43.6% logic, 56.4% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[4]  (to ipClk_c +)

   Delay:               1.744ns  (34.0% logic, 66.0% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.142      R16C9B.F1 to      R16C9D.D1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C9D.D1 to      R16C9D.F1 packetiser/SLICE_225
ROUTE         1     0.310      R16C9D.F1 to      R16C7C.C1 packetiser/rx_len_8_0[4]
CTOF_DEL    ---     0.085      R16C7C.C1 to      R16C7C.F1 packetiser/SLICE_33
ROUTE         1     0.000      R16C7C.F1 to     R16C7C.DI1 packetiser/rx_len_8[4] (to ipClk_c)
                  --------
                    2.364   (37.9% logic, 62.1% route), 5 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[5]" ;
            18 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.488ns  (35.9% logic, 64.1% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.260      R15C9B.F1 to      R16C9D.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9D.A0 to      R16C9D.F0 packetiser/SLICE_225
ROUTE         1     0.214      R16C9D.F0 to      R16C8A.C0 packetiser/rx_len_8_0[5]
CTOF_DEL    ---     0.085      R16C8A.C0 to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.040   (39.8% logic, 60.2% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.558ns  (34.3% logic, 65.7% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C8A.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C8A.B0 to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.100   (38.7% logic, 61.3% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.693ns  (39.5% logic, 60.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7C.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7C.B1 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.091     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.233   (42.3% logic, 57.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.695ns  (40.8% logic, 59.2% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.358      R15C9B.F1 to      R16C7D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C7D.A1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.127      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.024     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.091     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.263   (42.8% logic, 57.2% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.704ns  (39.3% logic, 60.7% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.260      R15C9B.F1 to      R16C9D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9D.A1 to      R16C9D.F1 packetiser/SLICE_225
ROUTE         1     0.310      R16C9D.F1 to      R16C7C.C1 packetiser/rx_len_8_0[4]
C1TOFCO_DE  ---     0.127      R16C7C.C1 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.091     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.269   (41.6% logic, 58.4% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.710ns  (43.0% logic, 57.0% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.174      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     0.305      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.213      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.024     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.091     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.288   (46.1% logic, 53.9% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.715ns  (40.3% logic, 59.7% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7B.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7B.B1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.024     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.091     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.257   (42.9% logic, 57.1% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.717ns  (41.5% logic, 58.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.358      R15C9B.F1 to      R16C7D.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C7D.A0 to      R16C7D.F0 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F0 to      R16C7C.C0 packetiser/rx_len_8_0[3]
C0TOFCO_DE  ---     0.213      R16C7C.C0 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.091     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.325   (44.3% logic, 55.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.732ns  (34.2% logic, 65.8% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.215      R16C9B.F1 to      R16C9D.C0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C9D.C0 to      R16C9D.F0 packetiser/SLICE_225
ROUTE         1     0.214      R16C9D.F0 to      R16C8A.C0 packetiser/rx_len_8_0[5]
CTOF_DEL    ---     0.085      R16C8A.C0 to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.341   (38.3% logic, 61.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[5]  (to ipClk_c +)

   Delay:               1.737ns  (41.0% logic, 59.0% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7A.B1 to     R16C7A.FCO packetiser/SLICE_35
ROUTE         1     0.000     R16C7A.FCO to     R16C7B.FCI packetiser/rx_len_8_cry_0
FCITOFCO_D  ---     0.024     R16C7B.FCI to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.024     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF0_DE  ---     0.091     R16C8A.FCI to      R16C8A.F0 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F0 to     R16C8A.DI0 packetiser/rx_len_8[5] (to ipClk_c)
                  --------
                    2.281   (43.5% logic, 56.5% route), 7 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[6]" ;
            22 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)
                   FF                        packetiser/rx_len[5]

   Delay:               1.221ns  (34.1% logic, 65.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.756       19.PADDI to      R16C9A.B1 ipnReset_c
CTOF_DEL    ---     0.085      R16C9A.B1 to      R16C9A.F1 packetiser/SLICE_223
ROUTE         5     0.274      R16C9A.F1 to     R16C8A.LSR packetiser/rx_len_0_sqmuxa (to ipClk_c)
                  --------
                    1.672   (38.4% logic, 61.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               1.515ns  (37.0% logic, 63.0% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.260      R15C9B.F1 to      R16C9D.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9D.A0 to      R16C9D.F0 packetiser/SLICE_225
ROUTE         1     0.214      R16C9D.F0 to      R16C8A.C0 packetiser/rx_len_8_0[5]
CTOF1_DEL   ---     0.091      R16C8A.C0 to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    2.046   (40.0% logic, 60.0% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               1.558ns  (34.3% logic, 65.7% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C8A.B1 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C8A.B1 to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    2.100   (38.7% logic, 61.3% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               1.582ns  (33.8% logic, 66.2% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.272      R15C9B.F1 to      R15C8A.B1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C8A.B1 to      R15C8A.F1 packetiser/SLICE_224
ROUTE         1     0.310      R15C8A.F1 to      R16C8A.C1 packetiser/rx_len_8_0[6]
CTOF_DEL    ---     0.085      R16C8A.C1 to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    2.148   (37.8% logic, 62.2% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               1.585ns  (35.4% logic, 64.6% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C8A.B0 packetiser/rx_packet_4_sqmuxa
CTOF1_DEL   ---     0.091      R16C8A.B0 to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    2.106   (38.8% logic, 61.2% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               1.716ns  (40.3% logic, 59.7% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7C.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7C.B1 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.117     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    2.259   (43.0% logic, 57.0% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               1.718ns  (41.6% logic, 58.4% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.358      R15C9B.F1 to      R16C7D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C7D.A1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.127      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.024     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.117     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    2.289   (43.5% logic, 56.5% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               1.727ns  (40.1% logic, 59.9% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.260      R15C9B.F1 to      R16C9D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9D.A1 to      R16C9D.F1 packetiser/SLICE_225
ROUTE         1     0.310      R16C9D.F1 to      R16C7C.C1 packetiser/rx_len_8_0[4]
C1TOFCO_DE  ---     0.127      R16C7C.C1 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.117     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    2.295   (42.3% logic, 57.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               1.733ns  (43.7% logic, 56.3% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.174      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     0.305      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.213      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.024     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.117     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    2.314   (46.7% logic, 53.3% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[6]  (to ipClk_c +)

   Delay:               1.738ns  (41.1% logic, 58.9% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7B.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7B.B1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.024     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOF1_DE  ---     0.117     R16C8A.FCI to      R16C8A.F1 packetiser/SLICE_32
ROUTE         1     0.000      R16C8A.F1 to     R16C8A.DI1 packetiser/rx_len_8[6] (to ipClk_c)
                  --------
                    2.283   (43.6% logic, 56.4% route), 6 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[7]" ;
            25 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.221ns  (34.1% logic, 65.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.756       19.PADDI to      R16C9A.B1 ipnReset_c
CTOF_DEL    ---     0.085      R16C9A.B1 to      R16C9A.F1 packetiser/SLICE_223
ROUTE         5     0.274      R16C9A.F1 to     R16C8B.LSR packetiser/rx_len_0_sqmuxa (to ipClk_c)
                  --------
                    1.672   (38.4% logic, 61.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.558ns  (34.3% logic, 65.7% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C8B.B0 packetiser/rx_packet_4_sqmuxa
CTOF_DEL    ---     0.085      R16C8B.B0 to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    2.100   (38.7% logic, 61.3% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.621ns  (32.9% logic, 67.1% route), 4 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.272      R15C9B.F1 to      R15C8A.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C8A.B0 to      R15C8A.F0 packetiser/SLICE_224
ROUTE         1     0.349      R15C8A.F0 to      R16C8B.A0 packetiser/rx_len_8_0[7]
CTOF_DEL    ---     0.085      R16C8B.A0 to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    2.187   (37.1% logic, 62.9% route), 4 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.667ns  (42.8% logic, 57.2% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.260      R15C9B.F1 to      R16C9D.A0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9D.A0 to      R16C9D.F0 packetiser/SLICE_225
ROUTE         1     0.214      R16C9D.F0 to      R16C8A.C0 packetiser/rx_len_8_0[5]
C0TOFCO_DE  ---     0.213      R16C8A.C0 to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.091     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    2.259   (45.6% logic, 54.4% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.693ns  (39.5% logic, 60.5% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C8A.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C8A.B1 to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.091     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    2.233   (42.3% logic, 57.7% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.715ns  (40.3% logic, 59.7% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.273      R16C9B.F1 to      R16C7C.B1 packetiser/rx_packet_4_sqmuxa
C1TOFCO_DE  ---     0.127      R16C7C.B1 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.024     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.091     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    2.257   (42.9% logic, 57.1% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.717ns  (41.5% logic, 58.5% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.358      R15C9B.F1 to      R16C7D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C7D.A1 to      R16C7D.F1 packetiser/SLICE_226
ROUTE         1     0.182      R16C7D.F1 to      R16C7B.C1 packetiser/rx_len_8_0[2]
C1TOFCO_DE  ---     0.127      R16C7B.C1 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.024     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.024     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.091     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    2.287   (43.4% logic, 56.6% route), 7 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.717ns  (39.0% logic, 61.0% route), 5 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.272      R15C9B.F1 to      R15C8A.B1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C8A.B1 to      R15C8A.F1 packetiser/SLICE_224
ROUTE         1     0.310      R15C8A.F1 to      R16C8A.C1 packetiser/rx_len_8_0[6]
C1TOFCO_DE  ---     0.127      R16C8A.C1 to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.091     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    2.281   (41.4% logic, 58.6% route), 5 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.726ns  (40.0% logic, 60.0% route), 6 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.260      R15C9B.F1 to      R16C9D.A1 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R16C9D.A1 to      R16C9D.F1 packetiser/SLICE_225
ROUTE         1     0.310      R16C9D.F1 to      R16C7C.C1 packetiser/rx_len_8_0[4]
C1TOFCO_DE  ---     0.127      R16C7C.C1 to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.024     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.091     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    2.293   (42.3% logic, 57.7% route), 6 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/rx_len[7]  (to ipClk_c +)

   Delay:               1.732ns  (43.7% logic, 56.3% route), 7 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.754       19.PADDI to      R15C9B.D1 ipnReset_c
CTOF_DEL    ---     0.085      R15C9B.D1 to      R15C9B.F1 packetiser/SLICE_204
ROUTE         9     0.174      R15C9B.F1 to      R15C9B.B0 packetiser/un1_ipReset
CTOF_DEL    ---     0.085      R15C9B.B0 to      R15C9B.F0 packetiser/SLICE_204
ROUTE         1     0.305      R15C9B.F0 to      R16C7B.C0 packetiser/rx_len_8_0[1]
C0TOFCO_DE  ---     0.213      R16C7B.C0 to     R16C7B.FCO packetiser/SLICE_34
ROUTE         1     0.000     R16C7B.FCO to     R16C7C.FCI packetiser/rx_len_8_cry_2
FCITOFCO_D  ---     0.024     R16C7C.FCI to     R16C7C.FCO packetiser/SLICE_33
ROUTE         1     0.000     R16C7C.FCO to     R16C8A.FCI packetiser/rx_len_8_cry_4
FCITOFCO_D  ---     0.024     R16C8A.FCI to     R16C8A.FCO packetiser/SLICE_32
ROUTE         1     0.000     R16C8A.FCO to     R16C8B.FCI packetiser/rx_len_8_cry_6
FCITOF0_DE  ---     0.091     R16C8B.FCI to      R16C8B.F0 packetiser/SLICE_31
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 packetiser/rx_len_8[7] (to ipClk_c)
                  --------
                    2.312   (46.7% logic, 53.3% route), 7 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opTxReady" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opTxReady  (to ipClk_c +)

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to    R16C16C.LSR ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Valid" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Valid  (to ipClk_c +)

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to      R16C8C.CE ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Source[1]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Source[0]

   Delay:               1.479ns  (32.1% logic, 67.9% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9A.B0 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9A.B0 to      R16C9A.F0 packetiser/SLICE_223
ROUTE         4     0.268      R16C9A.F0 to     R16C13C.CE packetiser/rx_packet_3_sqmuxa (to ipClk_c)
                  --------
                    2.010   (36.2% logic, 63.8% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Source[3]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Source[2]

   Delay:               1.556ns  (30.5% logic, 69.5% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9A.B0 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9A.B0 to      R16C9A.F0 packetiser/SLICE_223
ROUTE         4     0.366      R16C9A.F0 to     R15C12A.CE packetiser/rx_packet_3_sqmuxa (to ipClk_c)
                  --------
                    2.108   (34.5% logic, 65.5% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Source[5]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Source[4]

   Delay:               1.479ns  (32.1% logic, 67.9% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9A.B0 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9A.B0 to      R16C9A.F0 packetiser/SLICE_223
ROUTE         4     0.268      R16C9A.F0 to     R16C12B.CE packetiser/rx_packet_3_sqmuxa (to ipClk_c)
                  --------
                    2.010   (36.2% logic, 63.8% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Source[7]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Source[6]

   Delay:               1.556ns  (30.5% logic, 69.5% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9A.B0 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9A.B0 to      R16C9A.F0 packetiser/SLICE_223
ROUTE         4     0.366      R16C9A.F0 to     R15C12C.CE packetiser/rx_packet_3_sqmuxa (to ipClk_c)
                  --------
                    2.108   (34.5% logic, 65.5% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Length[1]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Length[0]

   Delay:               1.568ns  (30.3% logic, 69.7% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.372      R16C9B.F1 to     R15C10A.CE packetiser/rx_packet_4_sqmuxa (to ipClk_c)
                  --------
                    2.114   (34.4% logic, 65.6% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Length[3]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Length[2]

   Delay:               1.568ns  (30.3% logic, 69.7% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.369     R16C10C.F1 to      R16C9B.B1 packetiser/N_224
CTOF_DEL    ---     0.085      R16C9B.B1 to      R16C9B.F1 packetiser/SLICE_203
ROUTE        19     0.372      R16C9B.F1 to     R15C10C.CE packetiser/rx_packet_4_sqmuxa (to ipClk_c)
                  --------
                    2.114   (34.4% logic, 65.6% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Destination[1]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Destination[0]

   Delay:               1.345ns  (35.3% logic, 64.7% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.174     R16C10C.F1 to     R16C10C.B0 packetiser/N_224
CTOF_DEL    ---     0.085     R16C10C.B0 to     R16C10C.F0 packetiser/SLICE_208
ROUTE         4     0.283     R16C10C.F0 to     R16C11A.CE packetiser/rx_packet_2_sqmuxa (to ipClk_c)
                  --------
                    1.830   (39.7% logic, 60.3% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Destination[3]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Destination[2]

   Delay:               1.422ns  (33.4% logic, 66.6% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.174     R16C10C.F1 to     R16C10C.B0 packetiser/N_224
CTOF_DEL    ---     0.085     R16C10C.B0 to     R16C10C.F0 packetiser/SLICE_208
ROUTE         4     0.381     R16C10C.F0 to     R17C11A.CE packetiser/rx_packet_2_sqmuxa (to ipClk_c)
                  --------
                    1.928   (37.7% logic, 62.3% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Destination[5]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Destination[4]

   Delay:               1.576ns  (30.1% logic, 69.9% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.174     R16C10C.F1 to     R16C10C.B0 packetiser/N_224
CTOF_DEL    ---     0.085     R16C10C.B0 to     R16C10C.F0 packetiser/SLICE_208
ROUTE         4     0.571     R16C10C.F0 to     R16C10A.CE packetiser/rx_packet_2_sqmuxa (to ipClk_c)
                  --------
                    2.118   (34.3% logic, 65.7% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Destination[7]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Destination[6]

   Delay:               1.576ns  (30.1% logic, 69.9% route), 3 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10C.A1 ipnReset_c
CTOF_DEL    ---     0.085     R16C10C.A1 to     R16C10C.F1 packetiser/SLICE_208
ROUTE         3     0.174     R16C10C.F1 to     R16C10C.B0 packetiser/N_224
CTOF_DEL    ---     0.085     R16C10C.B0 to     R16C10C.F0 packetiser/SLICE_208
ROUTE         4     0.571     R16C10C.F0 to     R16C10B.CE packetiser/rx_packet_2_sqmuxa (to ipClk_c)
                  --------
                    2.118   (34.3% logic, 65.7% route), 3 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Data[1]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Data[0]

   Delay:               1.150ns  (36.2% logic, 63.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10D.A0 ipnReset_c
CTOF_DEL    ---     0.085     R16C10D.A0 to     R16C10D.F0 packetiser/SLICE_201
ROUTE         4     0.282     R16C10D.F0 to     R17C11C.CE packetiser/Data_1_sqmuxa_2 (to ipClk_c)
                  --------
                    1.570   (40.9% logic, 59.1% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Data[3]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Data[2]

   Delay:               1.222ns  (34.0% logic, 66.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10D.A0 ipnReset_c
CTOF_DEL    ---     0.085     R16C10D.A0 to     R16C10D.F0 packetiser/SLICE_201
ROUTE         4     0.374     R16C10D.F0 to     R17C10C.CE packetiser/Data_1_sqmuxa_2 (to ipClk_c)
                  --------
                    1.662   (38.6% logic, 61.4% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Data[5]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Data[4]

   Delay:               1.222ns  (34.0% logic, 66.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10D.A0 ipnReset_c
CTOF_DEL    ---     0.085     R16C10D.A0 to     R16C10D.F0 packetiser/SLICE_201
ROUTE         4     0.374     R16C10D.F0 to     R17C10B.CE packetiser/Data_1_sqmuxa_2 (to ipClk_c)
                  --------
                    1.662   (38.6% logic, 61.4% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/opRxStream.Data[7]  (to ipClk_c +)
                   FF                        packetiser/opRxStream.Data[6]

   Delay:               1.222ns  (34.0% logic, 66.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.646       19.PADDI to     R16C10D.A0 ipnReset_c
CTOF_DEL    ---     0.085     R16C10D.A0 to     R16C10D.F0 packetiser/SLICE_201
ROUTE         4     0.374     R16C10D.F0 to     R17C10A.CE packetiser/Data_1_sqmuxa_2 (to ipClk_c)
                  --------
                    1.662   (38.6% logic, 61.4% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/data_cache[1]  (to ipClk_c +)
                   FF                        packetiser/data_cache[0]

   Delay:               1.595ns  (26.1% logic, 73.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.043       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.473     R16C16D.F1 to     R16C15A.CE packetiser/tx_packet_0_sqmuxa_1 (to ipClk_c)
                  --------
                    2.158   (29.7% logic, 70.3% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/data_cache[3]  (to ipClk_c +)
                   FF                        packetiser/data_cache[2]

   Delay:               1.442ns  (28.8% logic, 71.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.043       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.284     R16C16D.F1 to     R15C16B.CE packetiser/tx_packet_0_sqmuxa_1 (to ipClk_c)
                  --------
                    1.969   (32.6% logic, 67.4% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/data_cache[5]  (to ipClk_c +)
                   FF                        packetiser/data_cache[4]

   Delay:               1.519ns  (27.4% logic, 72.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.043       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.382     R16C16D.F1 to     R15C15B.CE packetiser/tx_packet_0_sqmuxa_1 (to ipClk_c)
                  --------
                    2.067   (31.1% logic, 68.9% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/data_cache[7]  (to ipClk_c +)
                   FF                        packetiser/data_cache[6]

   Delay:               1.519ns  (27.4% logic, 72.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.043       19.PADDI to     R16C16D.B1 ipnReset_c
CTOF_DEL    ---     0.085     R16C16D.B1 to     R16C16D.F1 packetiser/SLICE_186
ROUTE         5     0.382     R16C16D.F1 to     R15C14C.CE packetiser/tx_packet_0_sqmuxa_1 (to ipClk_c)
                  --------
                    2.067   (31.1% logic, 68.9% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxSend" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxSend  (to ipClk_c +)

   Delay:               0.805ns  (44.3% logic, 55.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.611       19.PADDI to     R15C18B.CE ipnReset_c (to ipClk_c)
                  --------
                    1.168   (47.7% logic, 52.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[0]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[0]  (to ipClk_c +)

   Delay:               1.407ns  (29.6% logic, 70.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.029       19.PADDI to     R15C16D.D0 ipnReset_c
CTOF_DEL    ---     0.085     R15C16D.D0 to     R15C16D.F0 packetiser/SLICE_214
ROUTE         4     0.268     R15C16D.F0 to    R16C15B.LSR packetiser/tx_state_RNIRONQ[0] (to ipClk_c)
                  --------
                    1.939   (33.1% logic, 66.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[0]  (to ipClk_c +)

   Delay:               1.515ns  (27.5% logic, 72.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.042       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.085     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     0.359     R15C17D.F0 to     R16C15B.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.043   (31.4% logic, 68.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[1]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[1]  (to ipClk_c +)

   Delay:               1.515ns  (27.5% logic, 72.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.042       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.085     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     0.359     R15C17D.F0 to     R16C15C.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.043   (31.4% logic, 68.6% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[2]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[2]  (to ipClk_c +)

   Delay:               1.532ns  (27.2% logic, 72.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.042       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.085     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     0.380     R15C17D.F0 to     R15C16C.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.064   (31.1% logic, 68.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[2]  (to ipClk_c +)

   Delay:               1.561ns  (26.6% logic, 73.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.029       19.PADDI to     R15C16D.D0 ipnReset_c
CTOF_DEL    ---     0.085     R15C16D.D0 to     R15C16D.F0 packetiser/SLICE_214
ROUTE         4     0.458     R15C16D.F0 to    R15C16C.LSR packetiser/tx_state_RNIRONQ[0] (to ipClk_c)
                  --------
                    2.129   (30.2% logic, 69.8% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[3]  (to ipClk_c +)

   Delay:               1.531ns  (27.2% logic, 72.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.042       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.085     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     0.374     R15C17D.F0 to     R16C16A.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.058   (31.2% logic, 68.8% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[4]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[4]  (to ipClk_c +)

   Delay:               1.484ns  (28.0% logic, 72.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.029       19.PADDI to     R15C16D.D0 ipnReset_c
CTOF_DEL    ---     0.085     R15C16D.D0 to     R15C16D.F0 packetiser/SLICE_214
ROUTE         4     0.366     R15C16D.F0 to    R15C15A.LSR packetiser/tx_state_RNIRONQ[0] (to ipClk_c)
                  --------
                    2.037   (31.5% logic, 68.5% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[4]  (to ipClk_c +)

   Delay:               1.533ns  (27.1% logic, 72.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.042       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.085     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     0.387     R15C17D.F0 to     R15C15A.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.071   (31.0% logic, 69.0% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[5]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[5]  (to ipClk_c +)

   Delay:               1.533ns  (27.1% logic, 72.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.042       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.085     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     0.387     R15C17D.F0 to     R15C15C.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.071   (31.0% logic, 69.0% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[6]" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[6]  (to ipClk_c +)

   Delay:               1.484ns  (28.0% logic, 72.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.029       19.PADDI to     R15C16D.D0 ipnReset_c
CTOF_DEL    ---     0.085     R15C16D.D0 to     R15C16D.F0 packetiser/SLICE_214
ROUTE         4     0.360     R15C16D.F0 to    R15C14A.LSR packetiser/tx_state_RNIRONQ[0] (to ipClk_c)
                  --------
                    2.031   (31.6% logic, 68.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[6]  (to ipClk_c +)

   Delay:               1.609ns  (25.9% logic, 74.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.042       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.085     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     0.478     R15C17D.F0 to     R15C14A.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.162   (29.7% logic, 70.3% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        packetiser/UART_TxData[7]  (to ipClk_c +)

   Delay:               1.609ns  (25.9% logic, 74.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     1.042       19.PADDI to     R15C17D.B0 ipnReset_c
CTOF_DEL    ---     0.085     R15C17D.B0 to     R15C17D.F0 packetiser/SLICE_185
ROUTE         8     0.478     R15C17D.F0 to     R15C14B.CE packetiser/un1_ipReset_4_i (to ipClk_c)
                  --------
                    2.162   (29.7% logic, 70.3% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rst" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipnReset
   Destination:    FF         Data in        control/rst  (to ipClk_c +)

   Delay:               1.187ns  (35.0% logic, 65.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipnReset
ROUTE        35     0.979       19.PADDI to     R25C19B.B0 ipnReset_c
CTOF_DEL    ---     0.085     R25C19B.B0 to     R25C19B.F0 SLICE_53
ROUTE         1     0.000     R25C19B.F0 to    R25C19B.DI0 ipnReset_c_i (to ipClk_c)
                  --------
                    1.621   (39.6% logic, 60.4% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser_UART_Inst_rxio" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipUART_Rx
   Destination:    FF         Data in        packetiser_UART_Inst_rxio  (to ipClk_c +)

   Delay:               0.357ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1     0.000      110.PADDI to    IOL_T28A.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    0.557   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rst" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser_UART_Inst_rxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser_UART_Inst_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_packet[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_packet[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/state[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rst" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipButtons[3]
   Destination:    FF         Data in        register/opRdData[3]  (to ipClk_c +)

   Delay:               0.730ns  (57.0% logic, 43.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         50.PAD to       50.PADDI ipButtons[3]
ROUTE         1     0.400       50.PADDI to     R21C15C.B1 ipButtons_c[3]
CTOF_DEL    ---     0.085     R21C15C.B1 to     R21C15C.F1 register/SLICE_88
ROUTE         1     0.000     R21C15C.F1 to    R21C15C.DI1 register/N_91 (to ipClk_c)
                  --------
                    1.042   (61.6% logic, 38.4% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_rxio" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_rxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_opTxio" TO PORT "opUART_Tx" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              packetiser_UART_Inst_opTxio  (from ipClk_c +)
   Destination:    Port       Pad            opUART_Tx

   Delay:               0.705ns  (100.0% logic, 0.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.199   IOL_T28B.CLK to IOL_T28B.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1     0.000 IOL_T28B.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.506      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    0.705   (100.0% logic, 0.0% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser_UART_Inst_opTxio" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[30]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "clk_cnt[31]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_packet[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/tx_byte_length[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_packet[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/rx_len[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opTxReady" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opTxReady" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Valid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Valid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Source[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Length[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/opRxStream.Data[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/data_cache[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxSend" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxSend" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_TxData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opTxBusy" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opTxBusy" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxValid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxValid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/wr_byte_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/state[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/state[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/state[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/state[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rst" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rst" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[30]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_data[31]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/rd_byte_cnt[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrEnable" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrEnable" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[30]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opWrData[31]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Valid" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Valid" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.SoP" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.SoP" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Destination[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opTxPkt.Data[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "control/opAddress[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[7]" TO PORT "opLED[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register/opWrRegisters.LEDs[7]  (from ipClk_c +)
   Destination:    Port       Pad            opLED[7]

   Delay:               1.231ns  (60.9% logic, 39.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122     R19C9B.CLK to      R19C9B.Q1 register/SLICE_111 (from ipClk_c)
ROUTE         2     0.659      R19C9B.Q1 to       37.PADDO opLED_c[7]
DOPAD_DEL   ---     0.630       37.PADDO to         37.PAD opLED[7]
                  --------
                    1.411   (53.3% logic, 46.7% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[0]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[0]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[1]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[1]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[2]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[2]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[3]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[3]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[4]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[4]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[5]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[5]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[6]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[6]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[7]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[7]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[8]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[8]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[9]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[9]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[10]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[10]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[11]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[11]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[12]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[12]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[13]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[13]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[14]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[14]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[15]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[15]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[16]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[16]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[17]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[17]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[18]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[18]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[19]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[19]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[20]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[20]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[21]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[21]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[22]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[22]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[23]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[23]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[24]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[24]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[25]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[25]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[26]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[26]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[27]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[27]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[28]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[28]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[29]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[29]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[30]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[30]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[31]" TO PORT "opUART_Tx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "register/opRdData[31]" TO PORT "opLED[7]" ;
            0 items scored.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 165
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6292 paths, 1 nets, and 1627 connections (99.39% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

