// Seed: 412327213
module module_0 (
    output supply0 id_0,
    output wand id_1,
    input wire id_2,
    output wor id_3
);
  wire id_5, id_6;
endmodule
module module_1 #(
    parameter id_1  = 32'd20,
    parameter id_11 = 32'd54,
    parameter id_5  = 32'd38
) (
    input wand id_0,
    output tri _id_1,
    input wire id_2,
    input tri0 id_3,
    output tri0 id_4,
    output tri1 _id_5,
    input wand id_6,
    output supply1 id_7,
    output tri id_8,
    output wand id_9
);
  logic _id_11;
  ;
  wire id_12;
  logic [1 'b0 : 1  ==  id_1] id_13;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_6,
      id_9
  );
  assign modCall_1.id_3 = 0;
  logic [id_11 : id_5] id_14;
  ;
  wire id_15;
endmodule
