// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1507\sampleModel1507_1_sub\Mysubsystem_28.v
// Created: 2024-06-10 05:31:22
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_28
// Source Path: sampleModel1507_1_sub/Subsystem/Mysubsystem_28
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_28
          (clk,
           reset,
           enb,
           Out1);


  input   clk;
  input   reset;
  input   enb;
  output  [15:0] Out1;  // ufix16_En7


  wire [7:0] cfblk142_out1;  // uint8
  wire [15:0] cfblk30_out1;  // ufix16_En7
  wire [15:0] cfblk107_const_val_1;  // ufix16_En7
  wire [15:0] cfblk107_out1;  // ufix16_En7


  cfblk142 u_cfblk142 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk142_out1)  // uint8
                       );

  assign cfblk30_out1 = {1'b0, {cfblk142_out1, 7'b0000000}};



  assign cfblk107_const_val_1 = 16'b0000000000000000;



  assign cfblk107_out1 = cfblk30_out1 + cfblk107_const_val_1;



  assign Out1 = cfblk107_out1;

endmodule  // Mysubsystem_28

