<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › dma › ipu › ipu_irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ipu_irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2008</span>
<span class="cm"> * Guennadi Liakhovetski, DENX Software Engineering, &lt;lg@denx.de&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;mach/ipu.h&gt;</span>

<span class="cp">#include &quot;ipu_intern.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * Register read / write - shall be inlined by the compiler</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">ipu_read_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">reg_ipu</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipu_write_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ipu</span><span class="o">-&gt;</span><span class="n">reg_ipu</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * IPU IRQ chip driver</span>
<span class="cm"> */</span>

<span class="cp">#define IPU_IRQ_NR_FN_BANKS 3</span>
<span class="cp">#define IPU_IRQ_NR_ERR_BANKS 2</span>
<span class="cp">#define IPU_IRQ_NR_BANKS (IPU_IRQ_NR_FN_BANKS + IPU_IRQ_NR_ERR_BANKS)</span>

<span class="k">struct</span> <span class="n">ipu_irq_bank</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">control</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">status</span><span class="p">;</span>
	<span class="n">spinlock_t</span>	<span class="n">lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipu</span>	<span class="o">*</span><span class="n">ipu</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ipu_irq_bank</span> <span class="n">irq_bank</span><span class="p">[</span><span class="n">IPU_IRQ_NR_BANKS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* 3 groups of functional interrupts */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">control</span>	<span class="o">=</span> <span class="n">IPU_INT_CTRL_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status</span>		<span class="o">=</span> <span class="n">IPU_INT_STAT_1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">control</span>	<span class="o">=</span> <span class="n">IPU_INT_CTRL_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status</span>		<span class="o">=</span> <span class="n">IPU_INT_STAT_2</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">control</span>	<span class="o">=</span> <span class="n">IPU_INT_CTRL_3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status</span>		<span class="o">=</span> <span class="n">IPU_INT_STAT_3</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* 2 groups of error interrupts */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">control</span>	<span class="o">=</span> <span class="n">IPU_INT_CTRL_4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status</span>		<span class="o">=</span> <span class="n">IPU_INT_STAT_4</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">control</span>	<span class="o">=</span> <span class="n">IPU_INT_CTRL_5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status</span>		<span class="o">=</span> <span class="n">IPU_INT_STAT_5</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ipu_irq_map</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">irq</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">source</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipu_irq_bank</span>	<span class="o">*</span><span class="n">bank</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipu</span>		<span class="o">*</span><span class="n">ipu</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ipu_irq_map</span> <span class="n">irq_map</span><span class="p">[</span><span class="n">CONFIG_MX3_IPU_IRQS</span><span class="p">];</span>
<span class="cm">/* Protects allocations from the above array of maps */</span>
<span class="k">static</span> <span class="n">DEFINE_MUTEX</span><span class="p">(</span><span class="n">map_lock</span><span class="p">);</span>
<span class="cm">/* Protects register accesses and individual mappings */</span>
<span class="k">static</span> <span class="n">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">bank_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ipu_irq_map</span> <span class="o">*</span><span class="nf">src2map</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">CONFIG_MX3_IPU_IRQS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq_map</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">source</span> <span class="o">==</span> <span class="n">src</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">irq_map</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipu_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipu_irq_map</span> <span class="o">*</span><span class="n">map</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ipu_irq_bank</span> <span class="o">*</span><span class="n">bank</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lock_flags</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">,</span> <span class="n">lock_flags</span><span class="p">);</span>

	<span class="n">bank</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">bank</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bank</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">,</span> <span class="n">lock_flags</span><span class="p">);</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;IPU: %s(%u) - unmapped!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">ipu_read_reg</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">ipu</span><span class="p">,</span> <span class="n">bank</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">source</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">));</span>
	<span class="n">ipu_write_reg</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">ipu</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">bank</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">);</span>

	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">,</span> <span class="n">lock_flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipu_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipu_irq_map</span> <span class="o">*</span><span class="n">map</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ipu_irq_bank</span> <span class="o">*</span><span class="n">bank</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lock_flags</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">,</span> <span class="n">lock_flags</span><span class="p">);</span>

	<span class="n">bank</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">bank</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bank</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">,</span> <span class="n">lock_flags</span><span class="p">);</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;IPU: %s(%u) - unmapped!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">ipu_read_reg</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">ipu</span><span class="p">,</span> <span class="n">bank</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">source</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">));</span>
	<span class="n">ipu_write_reg</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">ipu</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">bank</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">);</span>

	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">,</span> <span class="n">lock_flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipu_irq_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipu_irq_map</span> <span class="o">*</span><span class="n">map</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ipu_irq_bank</span> <span class="o">*</span><span class="n">bank</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lock_flags</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">,</span> <span class="n">lock_flags</span><span class="p">);</span>

	<span class="n">bank</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">bank</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bank</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">,</span> <span class="n">lock_flags</span><span class="p">);</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;IPU: %s(%u) - unmapped!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ipu_write_reg</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">ipu</span><span class="p">,</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">source</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">),</span> <span class="n">bank</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">,</span> <span class="n">lock_flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * ipu_irq_status() - returns the current interrupt status of the specified IRQ.</span>
<span class="cm"> * @irq:	interrupt line to get status for.</span>
<span class="cm"> * @return:	true if the interrupt is pending/asserted or false if the</span>
<span class="cm"> *		interrupt is not pending.</span>
<span class="cm"> */</span>
<span class="n">bool</span> <span class="nf">ipu_irq_status</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipu_irq_map</span> <span class="o">*</span><span class="n">map</span> <span class="o">=</span> <span class="n">irq_get_chip_data</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ipu_irq_bank</span> <span class="o">*</span><span class="n">bank</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lock_flags</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">,</span> <span class="n">lock_flags</span><span class="p">);</span>
	<span class="n">bank</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">bank</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">bank</span> <span class="o">&amp;&amp;</span> <span class="n">ipu_read_reg</span><span class="p">(</span><span class="n">bank</span><span class="o">-&gt;</span><span class="n">ipu</span><span class="p">,</span> <span class="n">bank</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">source</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">));</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">,</span> <span class="n">lock_flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * ipu_irq_map() - map an IPU interrupt source to an IRQ number</span>
<span class="cm"> * @source:	interrupt source bit position (see below)</span>
<span class="cm"> * @return:	mapped IRQ number or negative error code</span>
<span class="cm"> *</span>
<span class="cm"> * The source parameter has to be explained further. On i.MX31 IPU has 137 IRQ</span>
<span class="cm"> * sources, they are broken down in 5 32-bit registers, like 32, 32, 24, 32, 17.</span>
<span class="cm"> * However, the source argument of this function is not the sequence number of</span>
<span class="cm"> * the possible IRQ, but rather its bit position. So, first interrupt in fourth</span>
<span class="cm"> * register has source number 96, and not 88. This makes calculations easier,</span>
<span class="cm"> * and also provides forward compatibility with any future IPU implementations</span>
<span class="cm"> * with any interrupt bit assignments.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">ipu_irq_map</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">source</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipu_irq_map</span> <span class="o">*</span><span class="n">map</span><span class="p">;</span>

	<span class="n">might_sleep</span><span class="p">();</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">map_lock</span><span class="p">);</span>
	<span class="n">map</span> <span class="o">=</span> <span class="n">src2map</span><span class="p">(</span><span class="n">source</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">map</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;IPU: Source %u already mapped to IRQ %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">source</span><span class="p">,</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">CONFIG_MX3_IPU_IRQS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq_map</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">source</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lock_flags</span><span class="p">;</span>

			<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">,</span> <span class="n">lock_flags</span><span class="p">);</span>
			<span class="n">irq_map</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">source</span> <span class="o">=</span> <span class="n">source</span><span class="p">;</span>
			<span class="n">irq_map</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">bank</span> <span class="o">=</span> <span class="n">irq_bank</span> <span class="o">+</span> <span class="n">source</span> <span class="o">/</span> <span class="mi">32</span><span class="p">;</span>
			<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">,</span> <span class="n">lock_flags</span><span class="p">);</span>

			<span class="n">ret</span> <span class="o">=</span> <span class="n">irq_map</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">irq</span><span class="p">;</span>
			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;IPU: mapped source %u to IRQ %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">source</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="nl">out:</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">map_lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;IPU: couldn&#39;t map source %u: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">source</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * ipu_irq_map() - map an IPU interrupt source to an IRQ number</span>
<span class="cm"> * @source:	interrupt source bit position (see ipu_irq_map())</span>
<span class="cm"> * @return:	0 or negative error code</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">ipu_irq_unmap</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">source</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">might_sleep</span><span class="p">();</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">map_lock</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">CONFIG_MX3_IPU_IRQS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq_map</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">source</span> <span class="o">==</span> <span class="n">source</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lock_flags</span><span class="p">;</span>

			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;IPU: unmapped source %u from IRQ %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">source</span><span class="p">,</span> <span class="n">irq_map</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">irq</span><span class="p">);</span>

			<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">,</span> <span class="n">lock_flags</span><span class="p">);</span>
			<span class="n">irq_map</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">source</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="n">irq_map</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">bank</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">,</span> <span class="n">lock_flags</span><span class="p">);</span>

			<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">map_lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Chained IRQ handler for IPU error interrupt */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipu_irq_err</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span> <span class="o">=</span> <span class="n">irq_get_handler_data</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">line</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">IPU_IRQ_NR_FN_BANKS</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IPU_IRQ_NR_BANKS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ipu_irq_bank</span> <span class="o">*</span><span class="n">bank</span> <span class="o">=</span> <span class="n">irq_bank</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">ipu_read_reg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">bank</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * Don&#39;t think we have to clear all interrupts here, they will</span>
<span class="cm">		 * be acked by -&gt;handle_irq() (handle_level_irq). However, we</span>
<span class="cm">		 * might want to clear unhandled interrupts after the loop...</span>
<span class="cm">		 */</span>
		<span class="n">status</span> <span class="o">&amp;=</span> <span class="n">ipu_read_reg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">bank</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">);</span>
		<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">((</span><span class="n">line</span> <span class="o">=</span> <span class="n">ffs</span><span class="p">(</span><span class="n">status</span><span class="p">)))</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">ipu_irq_map</span> <span class="o">*</span><span class="n">map</span><span class="p">;</span>

			<span class="n">line</span><span class="o">--</span><span class="p">;</span>
			<span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">line</span><span class="p">);</span>

			<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">);</span>
			<span class="n">map</span> <span class="o">=</span> <span class="n">src2map</span><span class="p">(</span><span class="mi">32</span> <span class="o">*</span> <span class="n">i</span> <span class="o">+</span> <span class="n">line</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">map</span><span class="p">)</span>
				<span class="n">irq</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
			<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">map</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;IPU: Interrupt on unmapped source %u bank %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				       <span class="n">line</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Chained IRQ handler for IPU function interrupt */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipu_irq_fn</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span> <span class="o">=</span> <span class="n">irq_desc_get_handler_data</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">line</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IPU_IRQ_NR_FN_BANKS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ipu_irq_bank</span> <span class="o">*</span><span class="n">bank</span> <span class="o">=</span> <span class="n">irq_bank</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">ipu_read_reg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">bank</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">);</span>
		<span class="cm">/* Not clearing all interrupts, see above */</span>
		<span class="n">status</span> <span class="o">&amp;=</span> <span class="n">ipu_read_reg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">bank</span><span class="o">-&gt;</span><span class="n">control</span><span class="p">);</span>
		<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">((</span><span class="n">line</span> <span class="o">=</span> <span class="n">ffs</span><span class="p">(</span><span class="n">status</span><span class="p">)))</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">ipu_irq_map</span> <span class="o">*</span><span class="n">map</span><span class="p">;</span>

			<span class="n">line</span><span class="o">--</span><span class="p">;</span>
			<span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">line</span><span class="p">);</span>

			<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">);</span>
			<span class="n">map</span> <span class="o">=</span> <span class="n">src2map</span><span class="p">(</span><span class="mi">32</span> <span class="o">*</span> <span class="n">i</span> <span class="o">+</span> <span class="n">line</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">map</span><span class="p">)</span>
				<span class="n">irq</span> <span class="o">=</span> <span class="n">map</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
			<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bank_lock</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">map</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;IPU: Interrupt on unmapped source %u bank %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				       <span class="n">line</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">ipu_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ipu_irq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">ipu_irq_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">ipu_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">ipu_irq_unmask</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Install the IRQ handler */</span>
<span class="kt">int</span> <span class="n">__init</span> <span class="nf">ipu_irq_attach_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span><span class="p">,</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipu_platform_data</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">irq_base</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">irq_base</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IPU_IRQ_NR_BANKS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_bank</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">ipu</span> <span class="o">=</span> <span class="n">ipu</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">CONFIG_MX3_IPU_IRQS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

		<span class="n">irq</span> <span class="o">=</span> <span class="n">irq_base</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">irq_set_chip</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ipu_irq_chip</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">irq_map</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="n">irq_map</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">ipu</span> <span class="o">=</span> <span class="n">ipu</span><span class="p">;</span>
		<span class="n">irq_map</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
		<span class="n">irq_map</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">source</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="n">irq_set_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_ARM</span>
		<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQF_VALID</span> <span class="o">|</span> <span class="n">IRQF_PROBE</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="p">}</span>

	<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">irq_fn</span><span class="p">,</span> <span class="n">ipu</span><span class="p">);</span>
	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">irq_fn</span><span class="p">,</span> <span class="n">ipu_irq_fn</span><span class="p">);</span>

	<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">irq_err</span><span class="p">,</span> <span class="n">ipu</span><span class="p">);</span>
	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">irq_err</span><span class="p">,</span> <span class="n">ipu_irq_err</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">ipu_irq_detach_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span><span class="p">,</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipu_platform_data</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">irq_base</span><span class="p">;</span>

	<span class="n">irq_base</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">;</span>

	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">irq_fn</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">irq_fn</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">irq_err</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">irq_err</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq_base</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;</span> <span class="n">irq_base</span> <span class="o">+</span> <span class="n">CONFIG_MX3_IPU_IRQS</span><span class="p">;</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_ARM</span>
		<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="n">irq_set_chip</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
