# DDR4_SV_Memory_Model
This is a Micron's DDR4 SDRAM behavioral memory model, can be used for verifying Memory controller (MC) pre-synthesis simulation. There is no need of DFI PHY interface between MC and memory as this model has built-in PHY

Credits:
This model is taken from Micron's company official website
https://www.micron.com/products/memory/dram-components/ddr4-sdram/part-catalog?srsltid=AfmBOoraj-hSHLm7VQeY_sghAGqiPQ0dQca3iA5RTFV0XRPs9gqMQ2Nw
