// Seed: 4237468214
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wand id_3;
  output wire id_2;
  input wire id_1;
  wire id_10;
  assign id_3 = 1 + 1 + -1 + (id_7) && 1'b0;
  wire  id_11;
  logic id_12 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd56
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire _id_2;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_4,
      id_1,
      id_4
  );
  inout wire id_1;
  wire id_5;
  ;
  assign id_2 = id_3;
  logic [7:0] id_6 = id_3;
  localparam id_7 = -1'b0;
  logic id_8;
  bit   id_9;
  wire  id_10;
  ;
  wire id_11;
  initial id_9 = #1 1;
  assign id_6 = id_6[1 : id_2];
  always @(*) begin : LABEL_0
    id_8 = 1;
  end
endmodule
