# Simulating-a-GPU-in-Verilog
This is my semester long project for the ECE5545 course. Will be adding the files as the weeks go by. The project involves creating an FSM with minimum 8 inputs and outputs and 32 states.
