 



declare void  
 @llvm.x86.sse2.pslfecg

()



  



 




!3=!       {!3};  

target triple = "nv







deJxfine void @test(i32* nocapture %pFL, i16 signext %nBS, i16* nocapture readonly %pHT) #0 {
entry:
  %0 = load 32,i i32* %pFL, align 4

 
  %1 = tail cptx-unknwn-cuda"

declare i32 @llvm.nvvm.suld.1d.v2i16.zapT(i64, i32)
declare   !3=  i64 @ll


declare i1 @l! 
d ec