

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 76 clock pin(s) of sequential element(s)
0 instances converted, 76 sequential instances remain driven by gated/generated clocks

====================================================================== Gated/Generated Clocks =======================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Unconverted Fanout     Sample Instance            Explanation                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       u_pll.PLLInst_0.CLKOP           EHXPLLJ                53                     spi_sck_xfer_pipe[2:0]     Black box on clock path                   
@KP:ckid0_2       spi_sck_xfer_pipe[2:0].Q[2]     dffr                   23                     u_sid_spi.state[1]         Derived clock on input (not legal for GCC)
=====================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

