Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/TISCI_header","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_proxy","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/dkek_management","2_tisci_msgs/security/extended_otp","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/runtime_debug","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am64x/clocks","5_soc_doc/am64x/devices","5_soc_doc/am64x/dma_cfg","5_soc_doc/am64x/firewalls","5_soc_doc/am64x/hosts","5_soc_doc/am64x/interrupt_cfg","5_soc_doc/am64x/pll_data","5_soc_doc/am64x/processors","5_soc_doc/am64x/proxy_cfg","5_soc_doc/am64x/psil_cfg","5_soc_doc/am64x/ra_cfg","5_soc_doc/am64x/resasg_types","5_soc_doc/am64x/runtime_keystore","5_soc_doc/am64x/sec_proxy","5_soc_doc/am64x/soc_devgrps","5_soc_doc/am65x_sr2/clocks","5_soc_doc/am65x_sr2/devices","5_soc_doc/am65x_sr2/dma_cfg","5_soc_doc/am65x_sr2/firewalls","5_soc_doc/am65x_sr2/hosts","5_soc_doc/am65x_sr2/interrupt_cfg","5_soc_doc/am65x_sr2/pll_data","5_soc_doc/am65x_sr2/processors","5_soc_doc/am65x_sr2/proxy_cfg","5_soc_doc/am65x_sr2/psil_cfg","5_soc_doc/am65x_sr2/ra_cfg","5_soc_doc/am65x_sr2/resasg_types","5_soc_doc/am65x_sr2/runtime_keystore","5_soc_doc/am65x_sr2/sec_proxy","5_soc_doc/am65x_sr2/soc_devgrps","5_soc_doc/am6x/clocks","5_soc_doc/am6x/devices","5_soc_doc/am6x/dma_cfg","5_soc_doc/am6x/extended_otp","5_soc_doc/am6x/firewalls","5_soc_doc/am6x/hosts","5_soc_doc/am6x/interrupt_cfg","5_soc_doc/am6x/pll_data","5_soc_doc/am6x/processors","5_soc_doc/am6x/proxy_cfg","5_soc_doc/am6x/psil_cfg","5_soc_doc/am6x/ra_cfg","5_soc_doc/am6x/resasg_types","5_soc_doc/am6x/runtime_keystore","5_soc_doc/am6x/sec_proxy","5_soc_doc/am6x/soc_devgrps","5_soc_doc/index","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/dma_cfg","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/interrupt_cfg","5_soc_doc/j721e/pll_data","5_soc_doc/j721e/processors","5_soc_doc/j721e/proxy_cfg","5_soc_doc/j721e/psil_cfg","5_soc_doc/j721e/ra_cfg","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","5_soc_doc/j721e/soc_devgrps","5_soc_doc/j721e/soc_domgrps","6_topic_user_guides/devgrp_usage","6_topic_user_guides/dkek_management","6_topic_user_guides/domgrp_usage","6_topic_user_guides/extended_otp","6_topic_user_guides/firewall_faq","6_topic_user_guides/hs_boardcfg_signing","6_topic_user_guides/index","6_topic_user_guides/sa2ul_access","6_topic_user_guides/secure_boot_signing","index"],envversion:{"sphinx.domains.c":1,"sphinx.domains.changeset":1,"sphinx.domains.cpp":1,"sphinx.domains.javascript":1,"sphinx.domains.math":2,"sphinx.domains.python":1,"sphinx.domains.rst":1,"sphinx.domains.std":1,"sphinx.ext.intersphinx":1,sphinx:54},filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/TISCI_header.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_proxy.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/dkek_management.rst","2_tisci_msgs/security/extended_otp.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/runtime_debug.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am64x/clocks.rst","5_soc_doc/am64x/devices.rst","5_soc_doc/am64x/dma_cfg.rst","5_soc_doc/am64x/firewalls.rst","5_soc_doc/am64x/hosts.rst","5_soc_doc/am64x/interrupt_cfg.rst","5_soc_doc/am64x/pll_data.rst","5_soc_doc/am64x/processors.rst","5_soc_doc/am64x/proxy_cfg.rst","5_soc_doc/am64x/psil_cfg.rst","5_soc_doc/am64x/ra_cfg.rst","5_soc_doc/am64x/resasg_types.rst","5_soc_doc/am64x/runtime_keystore.rst","5_soc_doc/am64x/sec_proxy.rst","5_soc_doc/am64x/soc_devgrps.rst","5_soc_doc/am65x_sr2/clocks.rst","5_soc_doc/am65x_sr2/devices.rst","5_soc_doc/am65x_sr2/dma_cfg.rst","5_soc_doc/am65x_sr2/firewalls.rst","5_soc_doc/am65x_sr2/hosts.rst","5_soc_doc/am65x_sr2/interrupt_cfg.rst","5_soc_doc/am65x_sr2/pll_data.rst","5_soc_doc/am65x_sr2/processors.rst","5_soc_doc/am65x_sr2/proxy_cfg.rst","5_soc_doc/am65x_sr2/psil_cfg.rst","5_soc_doc/am65x_sr2/ra_cfg.rst","5_soc_doc/am65x_sr2/resasg_types.rst","5_soc_doc/am65x_sr2/runtime_keystore.rst","5_soc_doc/am65x_sr2/sec_proxy.rst","5_soc_doc/am65x_sr2/soc_devgrps.rst","5_soc_doc/am6x/clocks.rst","5_soc_doc/am6x/devices.rst","5_soc_doc/am6x/dma_cfg.rst","5_soc_doc/am6x/extended_otp.rst","5_soc_doc/am6x/firewalls.rst","5_soc_doc/am6x/hosts.rst","5_soc_doc/am6x/interrupt_cfg.rst","5_soc_doc/am6x/pll_data.rst","5_soc_doc/am6x/processors.rst","5_soc_doc/am6x/proxy_cfg.rst","5_soc_doc/am6x/psil_cfg.rst","5_soc_doc/am6x/ra_cfg.rst","5_soc_doc/am6x/resasg_types.rst","5_soc_doc/am6x/runtime_keystore.rst","5_soc_doc/am6x/sec_proxy.rst","5_soc_doc/am6x/soc_devgrps.rst","5_soc_doc/index.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/dma_cfg.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/interrupt_cfg.rst","5_soc_doc/j721e/pll_data.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/proxy_cfg.rst","5_soc_doc/j721e/psil_cfg.rst","5_soc_doc/j721e/ra_cfg.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","5_soc_doc/j721e/soc_devgrps.rst","5_soc_doc/j721e/soc_domgrps.rst","6_topic_user_guides/devgrp_usage.rst","6_topic_user_guides/dkek_management.rst","6_topic_user_guides/domgrp_usage.rst","6_topic_user_guides/extended_otp.rst","6_topic_user_guides/firewall_faq.rst","6_topic_user_guides/hs_boardcfg_signing.rst","6_topic_user_guides/index.rst","6_topic_user_guides/sa2ul_access.rst","6_topic_user_guides/secure_boot_signing.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00b":22,"01b":22,"0byte":3,"0x0":[3,13,93],"0x00":[3,19,38,53,69,85],"0x00000000":[19,30,45,61,77],"0x0000000070000000":3,"0x00000000700effff":3,"0x00000000701effff":3,"0x0001":20,"0x00010005":19,"0x0002":20,"0x0002u":3,"0x0004":20,"0x0005u":7,"0x0008":20,"0x000au":3,"0x000bu":20,"0x000cu":22,"0x000du":23,"0x000eu":21,"0x001":38,"0x0010":20,"0x0020":20,"0x0020u":3,"0x003":[38,53,69],"0x00300000":[45,61],"0x003000ff":[45,61],"0x0040":38,"0x005":38,"0x006":38,"0x00c0":[38,53,69],"0x01":[5,34,49,53,65,69,81,85],"0x0100":5,"0x0100u":5,"0x0101":5,"0x0101u":5,"0x0102":5,"0x0102u":5,"0x0103":5,"0x0103u":5,"0x0104":5,"0x0104u":5,"0x010c":5,"0x010cu":5,"0x010d":5,"0x010du":5,"0x010e":5,"0x010eu":5,"0x0140":38,"0x0180":38,"0x01a":38,"0x01c":38,"0x01e":38,"0x02":[34,38,49,53,65,69,81,85],"0x0200":6,"0x0200u":6,"0x0201":6,"0x0201u":6,"0x0202":6,"0x0202u":6,"0x020cu":20,"0x021":38,"0x03":[38,53,69,81,85],"0x04":[53,69,81,85],"0x05":[53,69,85],"0x06":[34,81,85],"0x061":[53,69],"0x062":[53,69],"0x064":[53,69],"0x0682":38,"0x0683":38,"0x068d":38,"0x068e":38,"0x068f":38,"0x06a0":38,"0x06a1":38,"0x06a2":38,"0x07":[34,53,69,81,85],"0x070a":38,"0x070d":38,"0x070f":38,"0x0710":38,"0x0711":38,"0x0712":38,"0x0713":38,"0x0714":38,"0x0715":38,"0x0716":38,"0x0717":38,"0x0718":38,"0x0719":38,"0x071a":38,"0x071b":38,"0x071c":38,"0x071d":38,"0x071e":38,"0x0783":38,"0x079":85,"0x0790":38,"0x0791":38,"0x0792":38,"0x0793":38,"0x0794":38,"0x0795":38,"0x0796":38,"0x0797":38,"0x0798":38,"0x0799":38,"0x079a":38,"0x079b":38,"0x079c":38,"0x079d":38,"0x07a":85,"0x07a3":38,"0x07a4":38,"0x07a5":38,"0x07a6":38,"0x07a7":38,"0x07a8":38,"0x07a9":38,"0x07aa":38,"0x07ab":38,"0x07ac":38,"0x07ad":38,"0x07ae":38,"0x07af":38,"0x07b":85,"0x07b0":38,"0x07b1":38,"0x07b2":38,"0x07b3":38,"0x07b4":38,"0x07b5":38,"0x07b6":38,"0x07b7":38,"0x07b8":38,"0x08":[81,85],"0x080":85,"0x082":85,"0x083":85,"0x0840":38,"0x084a":38,"0x084c":38,"0x086":85,"0x087":85,"0x088":85,"0x089":85,"0x09":81,"0x091":[53,69],"0x09c":[53,69],"0x0a":[38,53,69,85],"0x0b":[53,69,85],"0x0b3":[53,69],"0x0b4":[53,69],"0x0b5":[53,69],"0x0b6":[53,69],"0x0b9":[53,69],"0x0bb":[53,69],"0x0bc":[53,69],"0x0bd":[53,69],"0x0be":[53,69],"0x0bf":[53,69],"0x0c":[38,85],"0x0c2":[53,69],"0x0c3":[53,69],"0x0cf":85,"0x0d":[38,53,69,85],"0x0d0":85,"0x0d1":85,"0x0d2":85,"0x0d3":85,"0x0d4":85,"0x0d5":85,"0x0e":[38,53,69,85],"0x0e9":85,"0x0ea":85,"0x0eb":85,"0x0ec":85,"0x0ed":85,"0x0f":[38,53,69,85],"0x1":[13,26],"0x10":[3,38,85],"0x1000":[8,26,36,51,67,83],"0x1000u":8,"0x1001":[8,51,67],"0x1001u":8,"0x1017":36,"0x1018":36,"0x1019":36,"0x1029":36,"0x1077":[51,67],"0x108b":83,"0x11":38,"0x1100":11,"0x1101":11,"0x1102":11,"0x1103":11,"0x1110":11,"0x1110u":11,"0x1111":11,"0x1116100":93,"0x1120":11,"0x1120u":11,"0x12":38,"0x1200":12,"0x1201":12,"0x1205":12,"0x1205u":12,"0x1206":12,"0x1207u":20,"0x1210":12,"0x1211":12,"0x1215":12,"0x1215u":12,"0x1216":12,"0x1220":12,"0x1221":12,"0x1230":12,"0x1230u":12,"0x1231":12,"0x1231u":12,"0x1232":12,"0x1233":12,"0x1234":12,"0x1234u":12,"0x1240":12,"0x1240u":12,"0x1241":12,"0x1280":10,"0x1280u":10,"0x1281":10,"0x1281u":10,"0x1282":10,"0x1282u":10,"0x1283":10,"0x1283u":10,"0x13":38,"0x1300":9,"0x1300u":9,"0x14":38,"0x15":38,"0x1500u":22,"0x16":38,"0x17":38,"0x18":[34,38],"0x1840":[53,69],"0x1880":[53,69],"0x19":38,"0x1900":[53,69],"0x1a":38,"0x1b":38,"0x1c":38,"0x1d":38,"0x1e":38,"0x1e40":85,"0x1e80":85,"0x1ec0":85,"0x1u":[41,56,72,87,88],"0x2":[13,26],"0x20":[3,19,34,38,49,51,65,67,81,83],"0x2000":[36,85],"0x2013":36,"0x20210102":19,"0x2080":85,"0x20c0":85,"0x21":[34,38,49,65,81],"0x2180":85,"0x21c0":85,"0x22":[38,49,65],"0x2200":85,"0x2223":19,"0x2240":85,"0x23":[38,49,65],"0x23be":23,"0x24":38,"0x2440":[53,69],"0x25":38,"0x26":38,"0x27":38,"0x2700":[53,69],"0x28":38,"0x2800u":[39,54,70],"0x283c0000":[30,45,61,77],"0x283c001f":[30,45,61,77],"0x28400000":[30,45,61,77],"0x28401fff":[30,45,61,77],"0x28440000":[30,45,61,77],"0x2847ffff":[30,45,61,77],"0x28480000":[30,45,61,77],"0x28481fff":[30,45,61,77],"0x284a0000":[30,45,61,77],"0x284a3fff":[30,45,61,77],"0x284c0000":[30,45,61,77],"0x284c3fff":[30,45,61,77],"0x28560000":[30,45,61,77],"0x28563fff":[45,61],"0x2856ffff":[30,77],"0x28570000":[30,45,61,77],"0x2857007f":[30,45,61],"0x285701ff":77,"0x28580000":[30,45,61,77],"0x28580fff":[30,45,61,77],"0x28590000":[30,45,61,77],"0x285900ff":[30,45,61,77],"0x285a0000":[30,45,61,77],"0x285a3fff":[30,45,61,77],"0x285b0000":[30,45,61,77],"0x285c0000":[30,45,61,77],"0x285c00ff":[30,45,61,77],"0x285d0000":[30,45,61,77],"0x285d03ff":[30,45,61,77],"0x29":38,"0x2a":38,"0x2a280000":[30,45,61,77],"0x2a29ffff":[30,45,61,77],"0x2a47ffff":[30,45,61,77],"0x2a500000":[30,45,61,77],"0x2a53ffff":[30,45,61,77],"0x2a580000":[30,45,61,77],"0x2a5bffff":[30,45,61,77],"0x2a600000":[30,45,61,77],"0x2a6fffff":[30,45,61,77],"0x2a700000":[30,45,61,77],"0x2a7fffff":[30,45,61,77],"0x2a800000":[30,45,61,77],"0x2a83ffff":[30,45,61,77],"0x2aa00000":[30,45,61,77],"0x2aa3ffff":[30,45,61,77],"0x2b":38,"0x2b000000":[30,45,61,77],"0x2b3fffff":[30,45,61,77],"0x2b800000":[30,45,61,77],"0x2bbfffff":[30,45,61,77],"0x2c":38,"0x2cca":[53,69],"0x2ccd":[53,69],"0x2d":38,"0x2d0a":[53,69],"0x2d0d":[53,69],"0x2d4a":[53,69],"0x2d4d":[53,69],"0x2d80":[53,69],"0x2e":38,"0x2e40":[53,69],"0x2ec0":[53,69],"0x2ec1":[53,69],"0x2ec2":[53,69],"0x2ec3":[53,69],"0x2ec4":[53,69],"0x2ec5":[53,69],"0x2ec7":[53,69],"0x2eca":[53,69],"0x2ecb":[53,69],"0x2f":38,"0x2f00":[53,69],"0x2f01":[53,69],"0x2f02":[53,69],"0x2f03":[53,69],"0x2f0a":[53,69],"0x2f0b":[53,69],"0x2f0d":[53,69],"0x2f0e":[53,69],"0x2f0f":[53,69],"0x2f4a":[53,69],"0x2f4d":[53,69],"0x2f80":[53,69],"0x2fc0":[53,69],"0x3":13,"0x30":[38,81],"0x3080":[53,69],"0x30800000":[30,45,61,77],"0x3080001f":[30,45,61,77],"0x30801000":[30,45,61,77],"0x3080101f":[30,45,61,77],"0x30802000":[30,45,61,77],"0x3080201f":[30,45,61,77],"0x3081":[53,69],"0x3082":[53,69],"0x3083":[53,69],"0x308a":[53,69],"0x308b":[53,69],"0x308d":[53,69],"0x308f":[53,69],"0x30900000":[30,45,61,77],"0x30901fff":[45,61],"0x30907fff":[30,77],"0x30908000":[30,45,61,77],"0x30909fff":[45,61],"0x3090ffff":[30,77],"0x30940000":[30,45,61,77],"0x3094ffff":[45,61],"0x3097ffff":[30,77],"0x30b00000":[30,45,61,77],"0x30b0ffff":[30,45,61],"0x30b1ffff":77,"0x30c0":[53,69],"0x30c00000":[30,45,61,77],"0x30c0ffff":[30,45,61,77],"0x30c1":[53,69],"0x30c2":[53,69],"0x30c3":[53,69],"0x30c5":[53,69],"0x30c7":[53,69],"0x30ca":[53,69],"0x30cb":[53,69],"0x30d00000":[30,45,61,77],"0x30d07fff":[30,45,61,77],"0x31":38,"0x31040000":[30,45,61,77],"0x31043fff":[30,45,61,77],"0x31080000":[30,45,61,77],"0x310bffff":[30,45,61,77],"0x31100000":[30,45,61,77],"0x3110007f":[30,45,61],"0x31100fff":77,"0x31110000":[30,45,61,77],"0x31113fff":[30,45,61,77],"0x31120000":[30,45,61,77],"0x311200ff":[30,45,61,77],"0x31130000":[30,45,61,77],"0x31133fff":[30,45,61,77],"0x31140000":[45,61,77],"0x31150000":[30,45,61,77],"0x311500ff":[30,45,61,77],"0x31160000":[30,45,61,77],"0x311603ff":[30,45,61,77],"0x32":38,"0x32000000":[30,45,61,77],"0x3201ffff":[30,45,61,77],"0x328fffff":[45,61,77],"0x33":38,"0x33000000":[30,45,61,77],"0x3303ffff":[30,45,61,77],"0x33400000":[30,45,61,77],"0x3343ffff":[30,45,61,77],"0x33800000":[30,45,61,77],"0x339fffff":[30,45,61,77],"0x33c00000":[30,45,61,77],"0x33c3ffff":[30,45,61,77],"0x33c40000":[30,45,61,77],"0x33c7ffff":[30,45,61,77],"0x33ca":85,"0x33cd":85,"0x33d00000":[30,45,61,77],"0x33dfffff":[30,45,61,77],"0x34":38,"0x34000000":[30,45,61,77],"0x340a":85,"0x340d":85,"0x340fffff":[30,45,61,77],"0x344a":85,"0x344d":85,"0x3480":85,"0x34c0":85,"0x34c1":85,"0x34c2":85,"0x34c3":85,"0x34c4":85,"0x34c5":85,"0x34c6":85,"0x34c7":85,"0x34c8":85,"0x34ca":85,"0x34cb":85,"0x35":38,"0x3500":85,"0x35000000":[30,45,61,77],"0x3501":85,"0x3502":85,"0x3503":85,"0x350a":85,"0x350b":85,"0x350c":85,"0x350d":85,"0x350e":85,"0x350f":85,"0x350fffff":[30,45,61],"0x3510":85,"0x351fffff":77,"0x3540":85,"0x36":38,"0x37":38,"0x38":38,"0x38000000":[30,45,61,77],"0x383fffff":[30,45,61,77],"0x3a4a":85,"0x3a4d":85,"0x3a80":85,"0x3ac0":85,"0x3ac1":85,"0x3ac2":85,"0x3ac3":85,"0x3ac5":85,"0x3ac7":85,"0x3aca":85,"0x3acb":85,"0x3b00":85,"0x3b01":85,"0x3b02":85,"0x3b03":85,"0x3b0a":85,"0x3b0b":85,"0x3b0d":85,"0x3b0f":85,"0x3b40":85,"0x3c000000":[30,45,61,77],"0x3c3fffff":[30,45,61,77],"0x40":26,"0x4000":[36,51,67,83],"0x4001":[36,51,67],"0x4002":36,"0x4003":[36,51,67,83],"0x4081":23,"0x4081u":20,"0x40c00000":[45,61],"0x40c000ff":[45,61],"0x4100":[36,51,67,83],"0x4104":[36,51,67,83],"0x41c00000":[45,61,77],"0x41c7ffff":[45,61],"0x41cfffff":77,"0x4200":[36,51,67,83],"0x4204":[36,51,67,83],"0x4300":[36,51,67,83],"0x4302":83,"0x4303":36,"0x4304":[36,51,67,83],"0x4305":83,"0x4307":36,"0x4308":36,"0x430b":36,"0x430c":36,"0x430f":36,"0x4310":36,"0x4311":36,"0x4400":[36,51,67,83],"0x4401":[51,67],"0x4402":[51,67,83],"0x4403":36,"0x4404":[36,83],"0x4405":36,"0x4406":36,"0x4407":36,"0x4408":36,"0x44083000":26,"0x4409":36,"0x440b":[36,83],"0x440c":36,"0x440e":36,"0x440f":36,"0x44234000":[45,61,77],"0x44234fff":[45,61,77],"0x44235000":[45,61,77],"0x44237fff":[45,61,77],"0x4500":[36,51,67,83],"0x45000000":[30,45,61,77],"0x4503":[51,67],"0x4504":[51,67],"0x4507":[51,67],"0x4508":[51,67,83],"0x450b":[51,67],"0x450c":[51,67],"0x450f":[51,67],"0x4510":[51,67],"0x4513":[51,67],"0x4514":[51,67],"0x4515":[51,67],"0x4516":[51,67],"0x45d00000":[45,61,77],"0x45dfffff":[45,61,77],"0x45ffffff":[30,45,61,77],"0x4600":[51,67,83],"0x4601":[51,67],"0x4602":[51,67],"0x460a":83,"0x460c":83,"0x4616":83,"0x4618":83,"0x4622":83,"0x4624":83,"0x462e":83,"0x4700":[51,67,83],"0x4701":83,"0x4702":83,"0x4703":83,"0x4704":83,"0x4707":[51,67],"0x4709":83,"0x470c":83,"0x4729":83,"0x4800":[51,67,83],"0x481f":[51,67,83],"0x4820":83,"0x483f":83,"0x4840":83,"0x487f":83,"0x4880":83,"0x489f":83,"0x4900":83,"0x4968b2e9":18,"0x49ff":83,"0x4a00":83,"0x4c41u":20,"0x5170":23,"0x5170u":20,"0x5a":[15,23],"0x6000":[51,67,83],"0x60000000":[30,45,61,77],"0x602d":83,"0x602e":83,"0x602f":[51,67,83],"0x6cffffff":[30,45,61,77],"0x6d000000":[30,45,61,77],"0x6dffffff":[30,45,61,77],"0x6e000000":[30,45,61,77],"0x6effffff":[30,45,61,77],"0x7000":[51,67,83],"0x70000":93,"0x70000000":[30,45,61,77,93],"0x701fffff":[30,45,61,77],"0x7100":[51,67,83],"0x7103":[51,67],"0x7106":83,"0x7200":[51,67,83],"0x7203":[51,67],"0x7204":[51,67],"0x7207":[51,67,83],"0x7208":[51,67],"0x720b":[51,67],"0x720c":[51,67],"0x720e":[51,67],"0x720f":[51,67],"0x7211":[51,67],"0x7212":[51,67],"0x7300":83,"0x7303":83,"0x7400":83,"0x7403":83,"0x7500":83,"0x7501":83,"0x7502":83,"0x7503":83,"0x7b25u":20,"0x8":[51,67,83,93],"0x80":23,"0x8000":10,"0x80b5ae71":18,"0x8d27":23,"0x8d27u":20,"0x9000":[16,36,51,67,83],"0x9000u":16,"0x9001":[16,51,67],"0x9001u":16,"0x9002":[16,51,67],"0x9002u":16,"0x9003":14,"0x9003u":14,"0x9004":14,"0x9004u":14,"0x900c":17,"0x900cu":17,"0x9010":36,"0x9011":36,"0x9012":36,"0x9013":36,"0x901c":36,"0x9021":17,"0x9021u":17,"0x9022":15,"0x9022u":15,"0x9023":15,"0x9023u":15,"0x9024":15,"0x9024u":15,"0x9025":15,"0x9025u":15,"0x9026":15,"0x9026u":15,"0x9029":14,"0x9029u":14,"0x908b":83,"0x9095":[51,67],"0xa000":36,"0xa013":36,"0xa5":15,"0xa5c3u":20,"0xc000":[13,36,51,67,83],"0xc000u":13,"0xc001":[13,36,51,67,83],"0xc001u":13,"0xc005":13,"0xc005u":13,"0xc100":[13,36,51,67,83],"0xc100u":13,"0xc101":13,"0xc101u":13,"0xc108":[36,51,67,83],"0xc120":13,"0xc120u":13,"0xc1d3u":20,"0xc200":[36,51,67,83],"0xc208":[36,51,67,83],"0xc300":[36,51,67],"0xc303":36,"0xc304":36,"0xc307":36,"0xc308":[36,51,67],"0xc30b":36,"0xc30c":36,"0xc30f":36,"0xc310":36,"0xc311":36,"0xc400":[13,36,51,67,83],"0xc400u":13,"0xc401":[13,51,67],"0xc401u":13,"0xc402":[51,67,83],"0xc403":36,"0xc404":[36,83],"0xc405":36,"0xc406":36,"0xc407":36,"0xc408":36,"0xc409":36,"0xc40b":[36,83],"0xc40c":36,"0xc40e":36,"0xc500":[36,51,67,83],"0xc503":[51,67],"0xc504":[51,67],"0xc507":[36,51,67],"0xc508":[51,67,83],"0xc50b":[51,67],"0xc50c":[51,67],"0xc50f":[51,67],"0xc510":[51,67],"0xc513":[51,67],"0xc514":[51,67],"0xc515":[51,67],"0xc516":[51,67],"0xc600":83,"0xc60a":83,"0xc60c":83,"0xc616":83,"0xc618":83,"0xc622":83,"0xc624":83,"0xc62e":83,"0xc700":83,"0xc701":83,"0xc702":83,"0xc703":83,"0xc704":83,"0xc709":83,"0xc70c":83,"0xc729":83,"0xc800":[51,67,83],"0xc81f":[51,67,83],"0xc820":83,"0xc83f":83,"0xc840":83,"0xc87f":83,"0xc880":83,"0xc89f":83,"0xc900":83,"0xc9ff":83,"0xca00":83,"0xca07":83,"0xdead3a17":18,"0xdeadfa17":18,"0xe000":[51,67,83],"0xe022000":93,"0xe02c":83,"0xe02d":83,"0xe02f":[51,67,83],"0xf000":[51,67,83],"0xf007":[51,67,83],"0xf100":[51,67,83],"0xf103":[51,67],"0xf106":83,"0xf1ea":23,"0xf1eau":20,"0xf200":[51,67,83],"0xf203":[51,67],"0xf204":[51,67],"0xf207":[51,67,83],"0xf208":[51,67],"0xf20b":[51,67],"0xf20c":[51,67],"0xf20e":[51,67],"0xf20f":[51,67],"0xf211":[51,67],"0xf212":[51,67],"0xf300":83,"0xf303":83,"0xf3ff":83,"0xf400":83,"0xf500":83,"0xf501":83,"0xffffffff":5,"0xfffffffffff":[30,45,61,77],"10b":[22,23],"11b":22,"128u":23,"18u":20,"1mb":3,"2mb":3,"32bit":13,"32u":14,"41c02100":19,"64k":3,"abstract":[0,19],"break":5,"byte":[2,3,11,12,14,18,19,22,90,94,97],"case":[2,3,5,13,15,16,22,44,56,59,72,76,87,89,93,96],"catch":[46,62],"char":3,"default":[5,7,12,13,18,21,22,26,30,44,45,59,61,73,76,77,93],"export":[21,23],"final":19,"function":[0,2,3,5,12,18,21,22,23,27,40,42,55,57,71,74,86,88,89,90,91,96],"import":[3,13],"int":[5,19],"long":[5,10,12,13,19,26,94,97],"new":[5,13,16,19,26,94],"public":[2,18,19,20,22,93,94],"return":[2,3,5,8,9,10,11,12,14,16,18,21,22,90,92],"short":[12,13,26],"static":[12,20],"switch":13,"true":[15,19,30,45,61,77,90],"try":[5,89],"void":5,"while":[2,5,17,18,20,26,96],AES:[0,19,90,94,97],AND:13,BUT:13,Bus:22,For:[2,5,6,8,10,17,18,19,20,21,22,30,45,61,77,89,90,91,96],IAs:22,IDs:[2,5,6,11,12,13,19,20,22,23,27,30,38,40,42,45,53,55,57,61,69,71,74,77,85,86,93],IPs:5,IRs:22,Ids:5,NOT:[2,11,12,13,89,91],Not:[13,32,47,63,79,96],OES:[8,12,26,47,63,79],OSes:0,One:[19,20,26,27,42,57,74],PEs:[31,38,40,46,53,55,62,69,71,78,85,86],QoS:[20,22,26],Such:89,TIs:96,TRs:12,The:[0,2,3,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,26,27,28,29,30,32,33,36,37,38,42,43,44,45,47,48,50,51,52,53,57,58,59,61,63,64,66,67,68,69,74,75,76,77,79,80,82,83,84,85,89,90,91,92,93,94,96,97],Then:22,There:[5,13,16,18,20,22,27,42,57,74,90,92,94],These:[11,13,20,22,23,27,31,34,40,41,42,46,49,55,56,57,62,65,71,72,74,78,81,86,87,88,92,93],USE:[11,12],Use:[13,23,26,94,97],Used:[46,62,96],Useful:8,Using:[14,15,20,23,95,97,98],With:18,Yes:[3,14,15,20,23,93,94,96],_boardcfg:22,a53:[31,46,62],a53_0:[31,40,46,55,62,71],a53_1:[31,40,46,55,62,71],a53_2:[31,40,46,55,62,71],a53_3:[31,40,46,55,62,71],a53_4:[46,55,62,71],a53_5:[46,55,62,71],a53_6:[46,55,62,71],a53_7:[46,55,62,71],a53_cl0_c0:[49,65],a53_cl0_c1:[49,65],a53_cl1_c0:[49,65],a53_cl1_c1:[49,65],a53_non_secure_supervisor:[30,45,61],a53_secure_supervisor:[30,45,61],a53ss0_core_0:34,a53ss0_core_1:34,a72:[31,78],a72_0:[78,86],a72_1:[78,86],a72_2:[78,86],a72_3:[78,86],a72_4:[78,86],a72_non_secure_supervisor:77,a72_secure_supervisor:77,a72ss0_core0:81,a72ss0_core1:81,abi:[3,5,22,23],abi_major:3,abi_minor:3,abil:[2,26],abl:[2,12,22,26,44,59,76],abort:3,about:[3,5,13,26,94],abov:[2,3,21,22,26,89,90,93,94,97],absolut:89,acceler:[0,2,4,8,12,26,73,90,96],accept:[2,5,13,21,22],acces:23,access:[0,2,6,8,9,10,11,12,18,20,22,26,89,90,92,93,95,98],access_err:[47,63],accommod:92,accompani:19,accord:[8,12,19,21,22],account:[0,5,13],accumul:[21,22],accur:13,achiev:[5,6,13,56,72,87,89],acinactm:13,ack:[2,5,6,7,13,16,22],acp:13,across:[0,22,90,92],action:[2,5,19],activ:[5,13,17,18,21,22,89,94,97],actual:[2,3,5,6,13,19,20,31,34,46,49,62,65,78,81],add:[8,19,26,89,90],addit:[2,5,6,7,12,13,19,22,23,26,89,90,92,93,94,96],addition:5,addr:26,addr_hi:11,addr_lo:11,address:[0,3,10,11,13,17,19,20,21,22,23,26,30,45,61,77,91],adjust:11,adpllljm_hsdiv_wrap_main_0:[48,64],adpllljm_hsdiv_wrap_main_2:[48,64],adpllljm_wrap_main_1:[48,64],adpllljm_wrap_main_3:[48,64],adpllljm_wrap_main_4:[48,64],adpllm_hsdiv_wrap_mcu_0:[48,64],adpllm_hsdiv_wrap_mcu_1:[48,64],adpllm_wrap_main_6:[48,64],adpllm_wrap_main_7:[48,64],advanc:[56,72,87],affect:13,aforement:26,after:[2,5,7,8,10,11,12,13,14,15,18,20,23,33,48,64,80,89,92],again:5,against:[11,19,26,90],aggreg:[0,2,8,22,26,96],agnost:0,aid:[44,59,76],aim:0,ainact:13,akin:2,align:[3,22],all:[0,2,9,13,15,16,18,19,20,21,22,23,26,46,62,90,94,96],alloc:[3,5,8,10,12,13,20,22,31,46,62,78],allow:[0,2,5,6,8,11,12,13,18,20,21,22,23,26,27,28,42,43,57,58,74,75,89,91,92,93],allow_dkek_export_tisci:23,allowed_atyp:22,allowed_orderid:22,allowed_prior:22,allowed_qo:22,allowed_sched_prior:22,along:[13,14,26,90,92],alongsid:15,alphabet:[27,42,57,74],alreadi:[6,11,13,89],also:[0,2,5,6,8,13,17,18,22,23,27,29,42,44,57,59,74,76,92,93,94,97],alter:6,altern:[13,22,90,94],although:[3,5,6,7,13,20,21,22,23],altough:6,alwai:[2,3,13,19,20,26,90,92],am64_main_sec_mmr_main_0:34,am64x:98,am64x_dev_a53ss0:[27,28,41],am64x_dev_a53ss0_core_0:[27,28,41],am64x_dev_a53ss0_core_1:[27,28,41],am64x_dev_adc0:[27,28,41],am64x_dev_board0:[27,28,41],am64x_dev_cmp_event_introuter0:[27,28,32,38,41],am64x_dev_compute_cluster0:[28,41],am64x_dev_compute_cluster0_pbist_0:[28,41],am64x_dev_cpsw0:[27,28,32,41],am64x_dev_cpt2_aggr0:[27,28,41],am64x_dev_cpts0:[27,28,32,41],am64x_dev_dbgsuspendrouter0:[27,28,41],am64x_dev_dcc0:[27,28,41],am64x_dev_dcc1:[27,28,41],am64x_dev_dcc2:[27,28,41],am64x_dev_dcc3:[27,28,41],am64x_dev_dcc4:[27,28,41],am64x_dev_dcc5:[27,28,41],am64x_dev_ddpa0:[27,28,41],am64x_dev_ddr16ss0:[27,28,41],am64x_dev_debugss_wrap0:[27,28,41],am64x_dev_dmass0:[28,36,41],am64x_dev_dmass0_bcdma_0:[27,28,29,37,38,41],am64x_dev_dmass0_cbass_0:[27,28,41],am64x_dev_dmass0_intaggr_0:[27,28,32,38,41],am64x_dev_dmass0_ipcss_0:[27,28,41],am64x_dev_dmass0_pktdma_0:[27,28,29,37,38,41],am64x_dev_dmass0_psilcfg_0:[27,28,41],am64x_dev_dmass0_psilss_0:[27,28,41],am64x_dev_dmass0_ringacc_0:[27,28,32,37,38],am64x_dev_dmsc0:[28,41],am64x_dev_ecap0:[27,28,41],am64x_dev_ecap1:[27,28,41],am64x_dev_ecap2:[27,28,41],am64x_dev_elm0:[27,28,41],am64x_dev_emif_data_0_vd:[28,41],am64x_dev_epwm0:[27,28,32,41],am64x_dev_epwm1:[27,28,41],am64x_dev_epwm2:[27,28,41],am64x_dev_epwm3:[27,28,32,41],am64x_dev_epwm4:[27,28,41],am64x_dev_epwm5:[27,28,41],am64x_dev_epwm6:[27,28,32,41],am64x_dev_epwm7:[27,28,41],am64x_dev_epwm8:[27,28,41],am64x_dev_eqep0:[27,28,41],am64x_dev_eqep1:[27,28,41],am64x_dev_eqep2:[27,28,41],am64x_dev_esm0:[27,28,41],am64x_dev_fsirx0:[27,28,41],am64x_dev_fsirx1:[27,28,41],am64x_dev_fsirx2:[27,28,41],am64x_dev_fsirx3:[27,28,41],am64x_dev_fsirx4:[27,28,41],am64x_dev_fsirx5:[27,28,41],am64x_dev_fsitx0:[27,28,41],am64x_dev_fsitx1:[27,28,41],am64x_dev_fss0:[28,41],am64x_dev_fss0_fsas_0:[27,28,41],am64x_dev_fss0_ospi_0:[27,28,41],am64x_dev_gicss0:[27,28,32,41],am64x_dev_gpio0:[27,28,32,41],am64x_dev_gpio1:[27,28,32,41],am64x_dev_gpmc0:[27,28,41],am64x_dev_gtc0:[27,28,32,41],am64x_dev_i2c0:[27,28,41],am64x_dev_i2c1:[27,28,41],am64x_dev_i2c2:[27,28,41],am64x_dev_i2c3:[27,28,41],am64x_dev_led0:[27,28,41],am64x_dev_mailbox0:[28,41],am64x_dev_main2mcu_vd:[28,41],am64x_dev_main_gpiomux_introuter0:[27,28,32,38,41],am64x_dev_mcan0:[27,28,41],am64x_dev_mcan1:[27,28,41],am64x_dev_mcspi0:[27,28,41],am64x_dev_mcspi1:[27,28,41],am64x_dev_mcspi2:[27,28,41],am64x_dev_mcspi3:[27,28,41],am64x_dev_mcspi4:[27,28,41],am64x_dev_mcu2main_vd:[28,41],am64x_dev_mcu_dcc0:[27,28,41],am64x_dev_mcu_esm0:[27,28,32,41],am64x_dev_mcu_gpio0:[27,28,32,41],am64x_dev_mcu_i2c0:[27,28,41],am64x_dev_mcu_i2c1:[27,28,41],am64x_dev_mcu_m4fss0:[28,41],am64x_dev_mcu_m4fss0_core0:[27,28,32,41],am64x_dev_mcu_mcrc64_0:[27,28,41],am64x_dev_mcu_mcspi0:[27,28,41],am64x_dev_mcu_mcspi1:[27,28,41],am64x_dev_mcu_mcu_gpiomux_introuter0:[27,28,32,38,41],am64x_dev_mcu_psc0:[27,28,41],am64x_dev_mcu_rti0:[27,28,41],am64x_dev_mcu_timer0:[27,28,41],am64x_dev_mcu_timer1:[27,28,41],am64x_dev_mcu_timer2:[27,28,41],am64x_dev_mcu_timer3:[27,28,41],am64x_dev_mcu_uart0:[27,28,41],am64x_dev_mcu_uart1:[27,28,41],am64x_dev_mmcsd0:[27,28,41],am64x_dev_mmcsd1:[27,28,41],am64x_dev_msram_256k0:[27,28,41],am64x_dev_msram_256k1:[27,28,41],am64x_dev_msram_256k2:[27,28,41],am64x_dev_msram_256k3:[27,28,41],am64x_dev_msram_256k4:[27,28,41],am64x_dev_msram_256k5:[27,28,41],am64x_dev_pbist0:[27,28,41],am64x_dev_pbist1:[27,28,41],am64x_dev_pbist2:[27,28,41],am64x_dev_pbist3:[27,28,41],am64x_dev_pcie0:[27,28,32,41],am64x_dev_postdiv1_16fft1:[27,28,41],am64x_dev_postdiv4_16ff0:[27,28,41],am64x_dev_postdiv4_16ff2:[27,28,41],am64x_dev_pru_icssg0:[27,28,32,41],am64x_dev_pru_icssg1:[27,28,32,41],am64x_dev_psc0:[27,28,41],am64x_dev_psramecc0:[27,28,41],am64x_dev_r5fss0:[28,41],am64x_dev_r5fss0_core0:[27,28,32,41],am64x_dev_r5fss0_core1:[27,28,32,41],am64x_dev_r5fss1:[28,41],am64x_dev_r5fss1_core0:[27,28,32,41],am64x_dev_r5fss1_core1:[27,28,32,41],am64x_dev_rti0:[27,28,41],am64x_dev_rti10:[27,28,41],am64x_dev_rti11:[27,28,41],am64x_dev_rti1:[27,28,41],am64x_dev_rti8:[27,28,41],am64x_dev_rti9:[27,28,41],am64x_dev_sa2_ul0:[27,28,41],am64x_dev_serdes_10g0:[27,28,41],am64x_dev_spinlock0:[27,28,41],am64x_dev_stm0:[27,28,41],am64x_dev_timer0:[27,28,32,41],am64x_dev_timer10:[27,28,41],am64x_dev_timer11:[27,28,41],am64x_dev_timer1:[27,28,32,41],am64x_dev_timer2:[27,28,32,41],am64x_dev_timer3:[27,28,32,41],am64x_dev_timer4:[27,28,41],am64x_dev_timer5:[27,28,41],am64x_dev_timer6:[27,28,41],am64x_dev_timer7:[27,28,41],am64x_dev_timer8:[27,28,41],am64x_dev_timer9:[27,28,41],am64x_dev_timermgr0:[27,28,41],am64x_dev_timesync_event_introuter0:[27,28,32,38,41],am64x_dev_uart0:[27,28,41],am64x_dev_uart1:[27,28,41],am64x_dev_uart2:[27,28,41],am64x_dev_uart3:[27,28,41],am64x_dev_uart4:[27,28,41],am64x_dev_uart5:[27,28,41],am64x_dev_uart6:[27,28,41],am64x_dev_usb0:[27,28,41],am64x_dev_vtm0:[27,28,41],am65x:[26,93,98],am65x_sr2:[22,73],am65xx:2,am6:[5,21,22,73],am6_dev_board0:[42,43,56,57,58,72],am6_dev_cal0:[42,43,47,56,57,58,63,72],am6_dev_cbass0:[42,43,47,56,57,58,63,72],am6_dev_cbass_debug0:[42,43,47,56,57,58,63,72],am6_dev_cbass_fw0:[42,43,47,56,57,58,63,72],am6_dev_cbass_infra0:[42,43,47,56,57,58,63,72],am6_dev_ccdebugss0:[42,43,47,56,57,58,63,72],am6_dev_cmpevent_intrtr0:[42,43,47,53,56,57,58,63,69,72],am6_dev_compute_cluster_a53_0:[42,43,56,57,58,72],am6_dev_compute_cluster_a53_1:[42,43,56,57,58,72],am6_dev_compute_cluster_a53_2:[42,43,56,57,58,72],am6_dev_compute_cluster_a53_3:[42,43,56,57,58,72],am6_dev_compute_cluster_cpac0:[43,56,57,58,72],am6_dev_compute_cluster_cpac1:[43,56,57,58,72],am6_dev_compute_cluster_cpac_pbist0:[43,56,58,72],am6_dev_compute_cluster_cpac_pbist1:[43,56,58,72],am6_dev_compute_cluster_msmc0:[42,43,56,57,58,72],am6_dev_compute_cluster_pbist0:[42,43,56,58,72],am6_dev_cpt2_aggr0:[42,43,56,57,58,72],am6_dev_cpt2_probe_vbusm_main_cal0_0:[42,43,56,57,58,72],am6_dev_cpt2_probe_vbusm_main_dss_2:[42,43,56,57,58,72],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[42,43,56,57,58,72],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[42,43,56,57,58,72],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[42,43,56,57,58,72],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[42,43,56,57,58,72],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[42,43,56,57,58,72],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[42,43,56,57,58,72],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[42,43,56,57,58,72],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[42,43,56,57,58,72],am6_dev_ctrl_mmr0:[42,43,47,56,57,58,63,72],am6_dev_dcc0:[42,43,47,56,57,58,63,72],am6_dev_dcc1:[42,43,47,56,57,58,63,72],am6_dev_dcc2:[42,43,47,56,57,58,63,72],am6_dev_dcc3:[42,43,47,56,57,58,63,72],am6_dev_dcc4:[42,43,47,56,57,58,63,72],am6_dev_dcc5:[42,43,47,56,57,58,63,72],am6_dev_dcc6:[42,43,47,56,57,58,63,72],am6_dev_dcc7:[42,43,47,56,57,58,63,72],am6_dev_ddrss0:[42,43,47,56,57,58,63,72],am6_dev_debugss0:[42,43,47,56,57,58,63,72],am6_dev_debugss_wrap0:[42,43,56,57,58,72],am6_dev_debugsuspendrtr0:[42,43,56,57,58,72],am6_dev_dftss0:[42,43,56,57,58,72],am6_dev_dss0:[42,43,47,56,57,58,63,72],am6_dev_dummy_ip_lpsc_debug2dmsc_vd:[43,56,58,72],am6_dev_dummy_ip_lpsc_dmsc_vd:[43,56,58,72],am6_dev_dummy_ip_lpsc_emif_data_vd:[43,56,58,72],am6_dev_dummy_ip_lpsc_main2mcu_vd:[43,56,58,72],am6_dev_dummy_ip_lpsc_mcu2main_infra_vd:[43,56,58,72],am6_dev_dummy_ip_lpsc_mcu2main_vd:[43,56,58,72],am6_dev_dummy_ip_lpsc_mcu2wkup_vd:[43,56,58,72],am6_dev_dummy_ip_lpsc_wkup2main_infra_vd:[43,56,58,72],am6_dev_dummy_ip_lpsc_wkup2mcu_vd:[43,56,58,72],am6_dev_ecap0:[42,43,47,56,57,58,63,72],am6_dev_ecc_aggr0:[42,43,56,57,58,72],am6_dev_ecc_aggr1:[42,43,56,57,58,72],am6_dev_ecc_aggr2:[42,43,56,57,58,72],am6_dev_efuse0:[42,43,56,57,58,72],am6_dev_ehrpwm0:[42,43,47,56,57,58,63,72],am6_dev_ehrpwm1:[42,43,47,56,57,58,63,72],am6_dev_ehrpwm2:[42,43,47,56,57,58,63,72],am6_dev_ehrpwm3:[42,43,47,56,57,58,63,72],am6_dev_ehrpwm4:[42,43,47,56,57,58,63,72],am6_dev_ehrpwm5:[42,43,47,56,57,58,63,72],am6_dev_elm0:[42,43,47,56,57,58,63,72],am6_dev_eqep0:[42,43,47,56,57,58,63,72],am6_dev_eqep1:[42,43,47,56,57,58,63,72],am6_dev_eqep2:[42,43,47,56,57,58,63,72],am6_dev_esm0:[42,43,47,56,57,58,63,72],am6_dev_fss_mcu_0:[43,56],am6_dev_gic0:[42,43,47,56,57,58,63,72],am6_dev_gpio0:[42,43,47,56,57,58,63,72],am6_dev_gpio1:[42,43,47,56,57,58,63,72],am6_dev_gpiomux_intrtr0:[42,43,47,53,56,57,58,63,69,72],am6_dev_gpmc0:[42,43,47,56,57,58,63,72],am6_dev_gpu0:[42,43,47,56,57,58,63,72],am6_dev_gs80prg_mcu_wrap_wkup_0:[42,43,56,57,58,72],am6_dev_gs80prg_soc_wrap_wkup_0:[42,43,56,57,58,72],am6_dev_gtc0:[42,43,47,56,57,58,63,72],am6_dev_i2c0:[42,43,47,56,57,58,63,72],am6_dev_i2c1:[42,43,47,56,57,58,63,72],am6_dev_i2c2:[42,43,47,56,57,58,63,72],am6_dev_i2c3:[42,43,47,56,57,58,63,72],am6_dev_icemelter_wkup_0:[43,56,58,72],am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[42,43,56,57,58,72],am6_dev_k3_led_main_0:[43,56,58,72],am6_dev_main2mcu_lvl_intrtr0:[42,43,47,53,56,57,58,63,69,72],am6_dev_main2mcu_pls_intrtr0:[42,43,47,53,56,57,58,63,69,72],am6_dev_mcasp0:[42,43,47,56,57,58,63,72],am6_dev_mcasp1:[42,43,47,56,57,58,63,72],am6_dev_mcasp2:[42,43,47,56,57,58,63,72],am6_dev_mcspi0:[42,43,47,56,57,58,63,72],am6_dev_mcspi1:[42,43,47,56,57,58,63,72],am6_dev_mcspi2:[42,43,47,56,57,58,63,72],am6_dev_mcspi3:[42,43,47,56,57,58,63,72],am6_dev_mcspi4:[42,43,56,57,58,72],am6_dev_mcu_adc0:[42,43,56,57,58,72],am6_dev_mcu_adc1:[42,43,56,57,58,72],am6_dev_mcu_armss0:[43,56,57,58,72],am6_dev_mcu_armss0_cpu0:[42,43,47,56,57,58,63,72],am6_dev_mcu_armss0_cpu1:[42,43,47,56,57,58,63,72],am6_dev_mcu_cbass0:[42,43,56,57,58,72],am6_dev_mcu_cbass_debug0:[42,43,56,57,58,72],am6_dev_mcu_cbass_fw0:[42,43,56,57,58,72],am6_dev_mcu_cpsw0:[42,43,47,56,57,58,63,72],am6_dev_mcu_cpt2_aggr0:[42,43,56,57,58,72],am6_dev_mcu_ctrl_mmr0:[42,43,56,57,58,72],am6_dev_mcu_dcc0:[42,43,56,57,58,72],am6_dev_mcu_dcc1:[42,43,56,57,58,72],am6_dev_mcu_dcc2:[42,43,56,57,58,72],am6_dev_mcu_debugss0:[42,43,56,57,58,72],am6_dev_mcu_ecc_aggr0:[42,43,56,57,58,72],am6_dev_mcu_ecc_aggr1:[42,43,56,57,58,72],am6_dev_mcu_efuse0:[42,43,56,57,58,72],am6_dev_mcu_esm0:[42,43,56,57,58,72],am6_dev_mcu_fss0_fsas_0:[43,56,58,72],am6_dev_mcu_fss0_hyperbus0:[42,43,56,57,58,72],am6_dev_mcu_fss0_ospi_0:[42,43,56,57,58,72],am6_dev_mcu_fss0_ospi_1:[42,43,56,57,58,72],am6_dev_mcu_i2c0:[42,43,56,57,58,72],am6_dev_mcu_mcan0:[42,43,56,57,58,72],am6_dev_mcu_mcan1:[42,43,56,57,58,72],am6_dev_mcu_mcspi0:[42,43,56,57,58,72],am6_dev_mcu_mcspi1:[42,43,56,57,58,72],am6_dev_mcu_mcspi2:[42,43,56,57,58,72],am6_dev_mcu_msram0:[42,43,56,57,58,72],am6_dev_mcu_navss0:[42,43,51,56,57,58,67,72],am6_dev_mcu_navss0_intr_aggr_0:[43,47,53,56,58,63,69,72],am6_dev_mcu_navss0_intr_router_0:[43,47,53,56,58,63,69,72],am6_dev_mcu_navss0_mcrc0:[43,47,56,58,63,72],am6_dev_mcu_navss0_proxy0:[43,50,53,56,58,66,69,72],am6_dev_mcu_navss0_ringacc0:[43,47,52,53,56,58,63,68,69,72],am6_dev_mcu_navss0_udmap0:[43,44,47,53,56,58,59,63,69,72],am6_dev_mcu_pbist0:[42,43,56,57,58,72],am6_dev_mcu_pdma0:[42,43,56,57,58,72],am6_dev_mcu_pdma1:[42,43,56,57,58,72],am6_dev_mcu_pll_mmr0:[42,43,56,57,58,72],am6_dev_mcu_psram0:[42,43,56,57,58,72],am6_dev_mcu_rom0:[42,43,56,57,58,72],am6_dev_mcu_rti0:[42,43,56,57,58,72],am6_dev_mcu_rti1:[42,43,56,57,58,72],am6_dev_mcu_sec_mmr0:[42,43,56,57,58,72],am6_dev_mcu_timer0:[42,43,56,57,58,72],am6_dev_mcu_timer1:[42,43,56,57,58,72],am6_dev_mcu_timer2:[42,43,56,57,58,72],am6_dev_mcu_timer3:[42,43,56,57,58,72],am6_dev_mcu_uart0:[42,43,56,57,58,72],am6_dev_mmcsd0:[42,43,47,56,57,58,63,72],am6_dev_mmcsd1:[42,43,47,56,57,58,63,72],am6_dev_mx_efuse_main_chain_main_0:[43,56,57,58,72],am6_dev_mx_efuse_mcu_chain_mcu_0:[43,56,57,58,72],am6_dev_mx_wakeup_reset_sync_wkup_0:[43,56,58,72],am6_dev_navss0:[42,43,47,51,56,57,58,63,67,72],am6_dev_navss0_cpts0:[43,47,56,58,63,72],am6_dev_navss0_intr_router_0:[43,47,53,56,58,63,69,72],am6_dev_navss0_mailbox0_cluster0:[43,47,56,58,63,72],am6_dev_navss0_mailbox0_cluster10:[43,47,56,58,63,72],am6_dev_navss0_mailbox0_cluster11:[43,47,56,58,63,72],am6_dev_navss0_mailbox0_cluster1:[43,47,56,58,63,72],am6_dev_navss0_mailbox0_cluster2:[43,47,56,58,63,72],am6_dev_navss0_mailbox0_cluster3:[43,47,56,58,63,72],am6_dev_navss0_mailbox0_cluster4:[43,47,56,58,63,72],am6_dev_navss0_mailbox0_cluster5:[43,47,56,58,63,72],am6_dev_navss0_mailbox0_cluster6:[43,47,56,58,63,72],am6_dev_navss0_mailbox0_cluster7:[43,47,56,58,63,72],am6_dev_navss0_mailbox0_cluster8:[43,47,56,58,63,72],am6_dev_navss0_mailbox0_cluster9:[43,47,56,58,63,72],am6_dev_navss0_mcrc0:[43,47,56,58,63,72],am6_dev_navss0_modss_inta0:[43,47,53,56,58,63,69,72],am6_dev_navss0_modss_inta1:[43,47,53,56,58,63,69,72],am6_dev_navss0_proxy0:[43,50,53,56,58,66,69,72],am6_dev_navss0_pvu0:[43,47,56,58,63,72],am6_dev_navss0_pvu1:[43,47,56,58,63,72],am6_dev_navss0_ringacc0:[43,47,52,53,56,58,63,68,69,72],am6_dev_navss0_timer_mgr0:[43,56,58,72],am6_dev_navss0_timer_mgr1:[43,56,58,72],am6_dev_navss0_udmap0:[43,44,47,53,56,58,59,63,69,72],am6_dev_navss0_udmass_inta0:[43,47,53,56,58,63,69,72],am6_dev_oldi_tx_core_main_0:[42,43,56,57,58,72],am6_dev_pbist0:[42,43,56,57,58,72],am6_dev_pbist1:[42,43,56,57,58,72],am6_dev_pcie0:[42,43,47,56,57,58,63,72],am6_dev_pcie1:[42,43,47,56,57,58,63,72],am6_dev_pdma0:[42,43,56,57,58,72],am6_dev_pdma1:[42,43,47,56,57,58,63,72],am6_dev_pdma_debug0:[42,43,56,57,58,72],am6_dev_pll_mmr0:[42,43,56,57,58,72],am6_dev_pllctrl0:[42,43,56,57,58,72],am6_dev_pru_icssg0:[42,43,47,56,57,58,63,72],am6_dev_pru_icssg1:[42,43,47,56,57,58,63,72],am6_dev_pru_icssg2:[42,43,47,56,57,58,63,72],am6_dev_psc0:[42,43,56,57,58,72],am6_dev_psramecc0:[42,43,56,57,58,72],am6_dev_rti0:[42,43,56,57,58,72],am6_dev_rti1:[42,43,56,57,58,72],am6_dev_rti2:[42,43,56,57,58,72],am6_dev_rti3:[42,43,56,57,58,72],am6_dev_sa2_ul0:[42,43,47,56,57,58,63,72,96],am6_dev_serdes0:[42,43,56,57,58,72],am6_dev_serdes1:[42,43,56,57,58,72],am6_dev_stm0:[42,43,56,57,58,72],am6_dev_timer0:[42,43,47,56,57,58,63,72],am6_dev_timer10:[42,43,47,56,57,58,63,72],am6_dev_timer11:[42,43,47,56,57,58,63,72],am6_dev_timer1:[42,43,47,56,57,58,63,72],am6_dev_timer2:[42,43,47,56,57,58,63,72],am6_dev_timer3:[42,43,47,56,57,58,63,72],am6_dev_timer4:[42,43,47,56,57,58,63,72],am6_dev_timer5:[42,43,47,56,57,58,63,72],am6_dev_timer6:[42,43,47,56,57,58,63,72],am6_dev_timer7:[42,43,47,56,57,58,63,72],am6_dev_timer8:[42,43,47,56,57,58,63,72],am6_dev_timer9:[42,43,47,56,57,58,63,72],am6_dev_timesync_intrtr0:[42,43,47,53,56,57,58,63,69,72],am6_dev_uart0:[42,43,47,56,57,58,63,72],am6_dev_uart1:[42,43,47,56,57,58,63,72],am6_dev_uart2:[42,43,47,56,57,58,63,72],am6_dev_usb3ss0:[42,43,47,56,57,58,63,72],am6_dev_usb3ss1:[42,43,47,56,57,58,63,72],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:[43,56,58,72],am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:[43,56,58,72],am6_dev_vdc_data_vbusm_64b_ref_main2mcu:[43,56,58,72],am6_dev_vdc_data_vbusm_64b_ref_mcu2main:[43,56,58,72],am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[43,56,58,72],am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:[43,56,58,72],am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:[43,56,58,72],am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[43,56,58,72],am6_dev_vdc_nav_psil_128b_ref_main2mcu:[43,56,58,72],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[43,56,58,72],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[43,56,58,72],am6_dev_wkup_cbass0:[42,43,56,57,58,72],am6_dev_wkup_cbass_fw0:[42,43,56,57,58,72],am6_dev_wkup_ctrl_mmr0:[42,43,56,57,58,72],am6_dev_wkup_dmsc0:[43,56,57,58,72],am6_dev_wkup_dmsc0_cortex_m3_0:[43,47,56,58,63,72],am6_dev_wkup_ecc_aggr0:[42,43,56,57,58,72],am6_dev_wkup_esm0:[42,43,47,56,57,58,63,72],am6_dev_wkup_gpio0:[42,43,47,56,57,58,63,72],am6_dev_wkup_gpiomux_intrtr0:[42,43,47,53,56,57,58,63,69,72],am6_dev_wkup_i2c0:[42,43,56,57,58,72],am6_dev_wkup_pllctrl0:[42,43,56,57,58,72],am6_dev_wkup_psc0:[42,43,56,57,58,72],am6_dev_wkup_uart0:[42,43,56,57,58,72],am6_dev_wkup_vtm0:[42,43,56,57,58,72],am6x:[2,96],among:5,amount:[19,26],ani:[0,2,5,8,10,11,12,13,19,21,22,23,26,35,89,90,92,96],anoth:[2,5,6,12,13,14,16,22,26,36,44,51,59,67,76,83,92,93],anti:19,api:[2,4,8,9,10,11,12,19,26,27,28,29,32,33,36,37,42,43,44,47,48,50,51,52,57,58,59,63,64,66,67,68,74,75,76,79,80,82,83,84,89,90,91,93,96],append:[5,19,22,94,97],appli:[5,13,15,18,19,29,93,97],applic:[3,5,8,10,11,12,13,16,17,18,19,20,21,22,29,33,44,48,59,64,76,80,89,90,92,94],approach:[0,94],appropri:[5,6,13,97],aqcmpintr_level:[47,63],arbitrari:26,arch32:13,architectur:[0,8,20,22,89],area:[23,60,92],argument:[7,22,93],arm0:33,arm:[0,26,48,64,80],arrai:[12,14,15,19,20,22,29,32,37,44,47,50,52,59,63,66,68,76,79,82,84,92],ascend:22,asel:11,asn1:19,asn:19,assert:[6,18],assign:[9,11,12,16,20,26,29,32,37,44,46,47,50,52,59,62,63,66,68,73,76,79,82,84,92],associ:[16,18,20,21,27,42,57,74],assum:[9,11,12,22,90],assur:22,asymmetr:[17,94],atcm:13,atcm_en:13,atf:31,attack:13,attempt:[5,6,11,13,18,22,26,89],attribut:[19,22,90,93],atyp:[22,26],audio:80,auth_in_plac:19,authent:[0,2,19,21,23,94,96],authenticate_and_start_imag:13,authinplac:19,automat:[3,5,18,93],avabl:96,avail:[2,3,5,12,14,15,17,18,21,22,23,26,90,92],availabler:96,avoid:13,back:[2,3,9,10,11,15,20,31,46,62,78,93,96],backward:[5,7,21,22,88,91],bad:26,bad_devic:26,base:[0,5,6,8,10,11,12,13,16,18,19,20,21,26,29,33,36,37,44,48,50,51,52,59,64,66,67,68,76,80,82,83,84,90,92,93,96],baseport:[7,20],basi:22,basic:[0,13,19],basicconstraint:19,bc_lvl:[47,63],bcdma:[0,2],bcdma_chan_data_complet:32,bcdma_chan_error:32,bcdma_chan_ring_complet:32,bcdma_rx:36,bcdma_rx_chan_data_complet:32,bcdma_rx_chan_error:32,bcdma_rx_chan_ring_complet:32,bcdma_tx:36,bcdma_tx_chan_data_complet:32,bcdma_tx_chan_error:32,bcdma_tx_chan_ring_complet:32,bcfg:19,bcfg_hash:19,becaus:[11,18,22,29,89],becom:[91,92],been:[2,5,15,18,22,26,92],beenabl:96,befor:[2,5,10,13,18,19,20,22,26,93,94,97],begin:[3,19],behav:88,behavior:[3,6,7,22],behaviour:93,behind:[22,96],being:[2,5,6,8,12,13,19,20,21,29,38,44,53,59,69,76,85,89,90,93],belong:[5,26],below:[0,2,5,13,14,16,18,19,20,21,22,23,26,30,45,61,77,90,92,93,94,97],ber:19,best:5,better:[5,13],between:[0,2,6,8,11,13,18,22],beyond:[2,12,22],big:19,binari:[13,19,22,90,93,94,95,98],binary_fil:22,bit:[2,3,5,6,8,9,10,11,12,13,15,16,18,19,20,21,22,23,26,38,53,60,69,85,89,90,91,92,93],bitfield:[8,9,10,11,12,19,22,89,91],blob:[2,19,20,22,94],block:[0,2,5,6,19,22,29],block_copy_chan:[29,37],block_everyon:[30,45,61,77],bmpk:19,board0:5,board:[0,3,7,8,9,11,12,13,14,15,16,18,26,27,29,32,33,37,42,44,46,47,48,50,52,57,59,62,63,64,66,68,73,74,76,79,80,82,84,89,90,92,95,98],boardcfg:[0,19,21,22,23,30,45,61,77,94],boardcfg_abi_maj:20,boardcfg_abi_min:20,boardcfg_abi_rev:[20,23],boardcfg_cfg:20,boardcfg_control_magic_num:20,boardcfg_dbg_cfg:26,boardcfg_dbg_cfg_magic_num:20,boardcfg_devgrp:20,boardcfg_dkek_cfg_magic_num:20,boardcfg_host_hierarchy_magic_num:20,boardcfg_max_main_host_count:20,boardcfg_max_mcu_host_count:20,boardcfg_msmc:3,boardcfg_msmc_magic_num:20,boardcfg_otp_cfg_magic_num:20,boardcfg_pm_devgrp:21,boardcfg_pm_siz:21,boardcfg_pmp_high:21,boardcfg_pmp_low:21,boardcfg_proc_acl_magic_num:20,boardcfg_rm_devgrp:22,boardcfg_rm_host_cfg:20,boardcfg_rm_host_cfg_magic_num:20,boardcfg_rm_resasg:20,boardcfg_rm_resasg_magic_num:20,boardcfg_rm_siz:22,boardcfg_rmp_high:22,boardcfg_rmp_low:22,boardcfg_sec:23,boardcfg_secproxy_magic_num:20,boardcfg_security_devgrp:23,boardcfg_security_s:23,boardcfg_securityp_high:23,boardcfg_securityp_low:23,boardcfg_siz:20,boardcfg_subhdr:20,boardcfghash:[19,94],boardcfgp_high:20,boardcfgp_low:20,boardconfig:[26,89],bodi:94,boot:[0,3,4,17,20,21,22,23,26,30,31,33,41,45,46,48,56,61,62,64,72,77,78,80,87,89,92,95,96,98],boot_seq:19,bootcor:19,bootcoreopts_clr:19,bootcoreopts_set:19,bootload:[0,3,33,48,64,80,89],bootpin:[33,48,64,80],bootvector:13,bootvector_hi:13,bootvector_lo:13,both:[2,5,8,10,19,20,21,22,23,29,93,94],boundari:22,bp_init_complet:26,bring:[7,89,97],broadcast:22,btcm:13,btcm_en:13,buffer:[12,19,20],build:[26,39,54,70],built:[21,26],burnt:90,burst:[12,26],bus:[11,12,13,22],bus_intr_64:[55,71],bus_intr_65:[55,71],bus_intr_66:[55,71],bus_intr_67:[55,71],bus_spi_64:[55,71],bus_spi_65:[55,71],bus_spi_66:[55,71],bus_spi_67:[55,71],bus_spi_68:[55,71],bus_spi_69:[55,71],bus_spi_70:[55,71],bus_spi_71:[55,71],bus_spi_72:[55,71],bus_spi_73:[55,71],bus_spi_74:[55,71],bus_spi_75:[55,71],bus_spi_76:[55,71],bus_spi_77:[55,71],bus_spi_78:[55,71],bus_spi_79:[55,71],c66:[13,80],c66_event_in_sync:79,c66_event_in_sync_4:86,c66_event_in_sync_5:86,c66_event_in_sync_6:86,c66_event_in_sync_7:86,c66ss0_core0:[81,86],c66ss1_core0:[81,86],c6x_0:78,c6x_0_0:[78,86],c6x_0_1:[78,86],c6x_1:78,c6x_1_0:[78,86],c6x_1_1:[78,86],c71ss0:81,c7x:[78,80],c7x_0:[78,86],c7x_1:[78,86],cach:[3,20,30,45,61,77],cal0_rx:[51,67],calc_val:2,calcul:[11,17,94,97],call:[5,7,8,13,21,89,90,91,94],can:[0,2,5,6,7,8,10,11,12,13,16,18,20,21,22,23,26,27,28,30,33,42,43,44,45,48,57,58,59,61,64,74,75,76,77,80,89,90,91,92,96],cannot:[11,12,13,18,22,23,29,32,36,37,44,46,47,50,51,52,59,62,63,66,67,68,76,79,82,83,84,93,96],canon:19,capabl:[0,5,8,10,21,22,23,89],captur:[21,22],care:[21,89,94],carefulli:6,carri:[90,92],categori:[92,93],caus:[3,22],cba:0,cba_permission_0:[30,45,61,77],cba_permission_1:[30,45,61,77],cba_permission_2:[30,45,61,77],cba_permission_x:[30,45,61,77],cbc:[19,94,97],ccdc_intr_pend:79,center:3,cer:19,cert_key_flags_cust_ssk:19,cert_key_flags_kek:19,certain:[2,5,6,7],certif:[4,13,17,18,97],certifi:90,certificate_address_hi:13,certificate_address_lo:13,cfg:[11,12,13,22,23],challeng:0,chang:[5,8,12,26,94,97],channel:[8,9,10,11,16,20,22,26,47,63,79,93],chapter:[0,5,6,8,9,10,11,12,13,14,15,16,17,27,28,29,30,31,32,33,34,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,92,93,98],character:21,characterist:90,chart:5,check:[5,11,12,13,18,19,20,22,23,89,90,93],chip:94,choic:20,choos:[2,5,22,27,42,57,74,89,94,96,97],chose:2,chosen:[2,7,94,97],claim:[6,13,93,96],cleanup:13,clear:[8,10,12,13,18,19,21,26],clk32:5,clk:[5,26],clk_gate:13,clk_id:5,clk_stop:13,clkout:[33,48,64,80],clock:[0,4,13,26,33,48,64,73,80],clock_dis:26,clock_en:26,clock_set_par:26,clock_set_r:26,clockstatu:5,close:[5,18],closest:5,cluster:[13,34,49,65,81],cmac:90,cnt:11,code:[2,5,13,21,22,26],coher:[13,20,22],cold:92,collect:0,com:[19,22],combin:[0,3,8,11,18,19,21,22,30,45,61,77],come:[26,94],command:[4,5,17],common:[0,12,15,16,17,22,26,44,59,76],commun:[0,3,18,21,40,55,71,86,89],compact:[20,26],compait:88,compar:[19,89,92,94],comparison:12,compat:[7,20,21,22,91],compatibl:2,complet:[2,6,8,11,12,13,18,20,21,22,23,26,33,48,64,80,89,90,97],complex:[0,97],complianc:6,complic:13,compon:[0,3],comprehend:26,comput:[31,46,62,78,90],compute_cluster0_clec:86,compute_cluster0_gic500ss:86,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:81,compute_cluster_msmc0:[49,65],concept:[0,13,89,93],concern:89,condit:[0,13],config:[3,10,13,16,26,89],config_flags_1:13,config_flags_1_clear:13,config_flags_1_set:13,config_security_keystore_s:[39,54,70],configflags_clr:19,configflags_set:19,configur:[0,2,3,7,8,14,15,17,18,29,30,32,33,37,39,44,45,46,47,48,50,52,54,59,61,62,63,64,66,68,70,73,76,77,79,80,82,84,89,90,91,95,98],confirm:[5,13,96],confirugr:[39,54,70],conform:[22,93],confus:[34,49,65,81,89],conjunct:[6,13],connect:[5,8,21,32,33,47,48,63,64,79,80],consecut:13,consid:[2,3,9,11,12,13,21,22],consider:26,consist:[3,5,6,7,13,20,21,22,23],consol:[22,26],constant:12,constraint:13,consum:22,contact:92,contain:[0,2,3,5,6,7,13,14,17,18,19,20,21,22,23,35,90,91,92],content:[0,3,16,19,22,26],context:[2,6,14,31,46,62,78,90,92],context_loss_count:6,contigu:[12,22],continu:[13,22],control:[0,4,8,9,12,16,18,19,20,22,23,26,27,31,41,42,46,56,57,62,72,74,78,87,89,90,93,96,98],control_flags_1:13,control_flags_1_clear:13,control_flags_1_set:13,conveni:89,convent:26,convert:11,copi:[5,19,22,29],core:[0,3,13,19,23,26,90,91,92,93,97],core_halt:13,coredbgen:19,coredbgsecen:19,corepac:13,correct:[12,13],correctli:[2,23],correl:90,correspond:[2,5,8,9,11,12,13,27,30,42,45,57,61,74,77,89,91,93,94],corrupt:20,cortex:[31,46,62,78],could:[7,13,20,22,89,92],count:[10,11,12,21,26,92],counter:[6,11,90,94],cover:[9,10,11,96],cpsw2_rx:36,cpsw2_tx:36,cpsw:[48,64,80],cpsw_rx_chan:[29,37],cpsw_tx_chan:[29,37],cpts0_comp:[47,63,79],cpts0_genf0:[47,63,79],cpts0_genf1:[47,63,79],cpts0_genf2:[47,63,79],cpts0_genf3:[47,63,79],cpts0_genf4:[47,63,79],cpts0_genf5:[47,63,79],cpts0_hw1_push:[47,63,79],cpts0_hw2_push:[47,63,79],cpts0_hw3_push:[47,63,79],cpts0_hw4_push:[47,63,79],cpts0_hw5_push:[47,63,79],cpts0_hw6_push:[47,63,79],cpts0_hw7_push:[47,63,79],cpts0_hw8_push:[47,63,79],cpts0_sync:[47,63,79],cpts_comp:[32,47,63,79],cpts_genf0:[32,47,63,79],cpts_genf1:[32,47,63,79],cpts_genf2:32,cpts_genf3:32,cpts_genf4:32,cpts_genf5:32,cpts_hw1_push:[32,79],cpts_hw2_push:[32,79],cpts_hw3_push:[32,47,63,79],cpts_hw4_push:[32,47,63,79],cpts_hw5_push:[32,79],cpts_hw6_push:[32,79],cpts_hw7_push:[32,79],cpts_hw8_push:[32,79],cpts_sync:[32,47,63,79],cpu:[0,13,90],creat:[3,5,6,7,13,20,21,22,23,90,94],credenti:11,credit:[10,12,20,26],criteria:22,critic:[2,3,13,56,72,87,89],crypto:[0,2,96],cryptograph:96,crystal:[33,48,64,80],csi_err_irq:79,csi_interrupt:79,csi_irq:79,csi_level:79,csl_efail:5,ctm_level:[47,63],ctrl:21,cumul:[21,22],current:[3,5,6,13,15,16,19,20,21,22,23,26,38,53,69,85,93],current_st:[5,6],custom:[5,18,19,20,22,92],dalla:19,data0_v:11,data1_v:11,data:[0,2,9,11,13,19,89,90,92,93,96,98],databas:90,dbg_en:13,dbg_niden:13,dbg_spiden:13,dbg_spniden:13,ddr:[33,48,64,80],ddrss_control:79,ddrss_hs_phy_global_error:79,ddrss_pll_freq_change_req:79,ddrss_v2a_other_err_lvl:79,ddrss_v2h_other_err_lvl:[47,63],deal:[89,92],debug:[0,4,13,18,30,45,61,77,89],debug_cert_addr:17,debug_cfg:20,debug_core_sel:19,debug_dis:19,debug_ful:19,debug_preserv:19,debug_priv_level:19,debug_publ:19,debug_public_us:19,debug_secure_us:19,debugctrl:19,debugg:18,debugss:18,debugtyp:19,debuguid:19,decis:19,decod:[19,26],decoupl:11,decrypt:[2,19,90,92,94,96,97],dedic:[20,96],defer:[23,26],defin:[0,2,7,8,9,10,11,12,16,19,20,21,22,23,26,27,28,39,42,43,46,54,57,58,62,70,74,75,88,89,90,91,93,94],definit:[2,7,20,22],deiniti:7,delai:[13,18],delay_before_iteration_loop_start_u:13,delay_per_iteration_u:13,deleg:[44,59,76],delegated_host:12,deliveri:92,demand:20,denot:91,dep:26,depend:[6,7,8,13,18,19,21,22,23,26,89,92],deprec:93,depth:[12,89],der:19,deriv:[0,4,20,21,30,45,61,77,95,96,98],describ:[0,2,3,5,6,7,8,11,12,17,18,19,20,22,23,26,27,29,32,36,37,42,44,47,50,51,52,57,59,63,66,67,68,74,76,79,82,83,84,90,92,93,94,96,97],descript:[2,3,4,5,6,7,18,19,20,21,22,23,27,42,57,73,74,89,90,91,92,93,96],descriptor:[12,26],design:[3,5,26],desir:[2,5,6,8,13,89,90,93,94],desrib:0,destaddr:19,destin:[2,8,10,12,19,26],detail:[0,2,13,26,30,45,61,77,89,92,96],detect:[22,29,32,37,44,47,50,52,59,63,66,68,76,79,82,84,89],determin:[5,6,10,19,33,48,64,80,97],determinist:90,dev:[22,26],dev_a53ss0_a53_divh_clk4_obsclk_out_clk:27,dev_a53ss0_core_0_a53_core0_arm_clk_clk:27,dev_a53ss0_core_1_a53_core1_arm_clk_clk:27,dev_a53ss0_corepac_arm_clk_clk:27,dev_a53ss0_pll_ctrl_clk:27,dev_a72ss0_arm_clk_clk:74,dev_a72ss0_core0_arm_clk_clk:74,dev_a72ss0_core1_arm_clk_clk:74,dev_a72ss0_msmc_clk:74,dev_a72ss0_pll_ctrl_clk:74,dev_aasrc0_rx0_sync:74,dev_aasrc0_rx0_sync_parent_board_0_ext_refclk1_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsr_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsx_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsr_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsx_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsr_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsx_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsr_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsx_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsr_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsx_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsr_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsx_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsr_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsx_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsr_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsx_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsr_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsx_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsr_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsx_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsr_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsx_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsr_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsx_out:74,dev_aasrc0_rx0_sync_parent_board_0_mcu_ext_refclk0_out:74,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbclk_out:74,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbcp_out2:74,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:74,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:74,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out0:74,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out1:74,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out2:74,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out3:74,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out0:74,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out1:74,dev_aasrc0_rx1_sync:74,dev_aasrc0_rx1_sync_parent_board_0_ext_refclk1_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsr_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsx_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsr_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsx_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsr_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsx_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsr_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsx_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsr_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsx_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsr_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsx_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsr_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsx_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsr_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsx_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsr_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsx_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsr_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsx_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsr_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsx_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsr_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsx_out:74,dev_aasrc0_rx1_sync_parent_board_0_mcu_ext_refclk0_out:74,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbclk_out:74,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbcp_out2:74,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:74,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:74,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out0:74,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out1:74,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out2:74,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out3:74,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out0:74,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out1:74,dev_aasrc0_rx2_sync:74,dev_aasrc0_rx2_sync_parent_board_0_ext_refclk1_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsr_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsx_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsr_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsx_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsr_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsx_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsr_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsx_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsr_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsx_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsr_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsx_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsr_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsx_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsr_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsx_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsr_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsx_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsr_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsx_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsr_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsx_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsr_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsx_out:74,dev_aasrc0_rx2_sync_parent_board_0_mcu_ext_refclk0_out:74,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbclk_out:74,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbcp_out2:74,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:74,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:74,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out0:74,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out1:74,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out2:74,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out3:74,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out0:74,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out1:74,dev_aasrc0_rx3_sync:74,dev_aasrc0_rx3_sync_parent_board_0_ext_refclk1_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsr_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsx_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsr_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsx_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsr_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsx_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsr_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsx_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsr_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsx_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsr_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsx_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsr_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsx_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsr_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsx_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsr_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsx_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsr_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsx_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsr_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsx_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsr_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsx_out:74,dev_aasrc0_rx3_sync_parent_board_0_mcu_ext_refclk0_out:74,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbclk_out:74,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbcp_out2:74,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:74,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:74,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out0:74,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out1:74,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out2:74,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out3:74,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out0:74,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out1:74,dev_aasrc0_sys_clk:74,dev_aasrc0_tx0_sync:74,dev_aasrc0_tx0_sync_parent_board_0_ext_refclk1_out:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out_dup0:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out_dup0:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out_dup0:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out_dup0:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out_dup0:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out_dup0:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out_dup0:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out_dup0:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out_dup0:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out_dup0:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out_dup0:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out:74,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out_dup0:74,dev_aasrc0_tx0_sync_parent_board_0_mcu_ext_refclk0_out:74,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbclk_out:74,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbcp_out2:74,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:74,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:74,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out0:74,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out1:74,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out2:74,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out3:74,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out0:74,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out1:74,dev_aasrc0_tx1_sync:74,dev_aasrc0_tx1_sync_parent_board_0_ext_refclk1_out:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out_dup0:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out_dup0:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out_dup0:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out_dup0:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out_dup0:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out_dup0:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out_dup0:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out_dup0:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out_dup0:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out_dup0:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out_dup0:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out:74,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out_dup0:74,dev_aasrc0_tx1_sync_parent_board_0_mcu_ext_refclk0_out:74,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbclk_out:74,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbcp_out2:74,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:74,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:74,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out0:74,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out1:74,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out2:74,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out3:74,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out0:74,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out1:74,dev_aasrc0_tx2_sync:74,dev_aasrc0_tx2_sync_parent_board_0_ext_refclk1_out:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out_dup0:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out_dup0:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out_dup0:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out_dup0:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out_dup0:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out_dup0:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out_dup0:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out_dup0:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out_dup0:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out_dup0:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out_dup0:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out:74,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out_dup0:74,dev_aasrc0_tx2_sync_parent_board_0_mcu_ext_refclk0_out:74,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbclk_out:74,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbcp_out2:74,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:74,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:74,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out0:74,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out1:74,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out2:74,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out3:74,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out0:74,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out1:74,dev_aasrc0_tx3_sync:74,dev_aasrc0_tx3_sync_parent_board_0_ext_refclk1_out:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out_dup0:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out_dup0:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out_dup0:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out_dup0:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out_dup0:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out_dup0:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out_dup0:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out_dup0:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out_dup0:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out_dup0:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out_dup0:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out:74,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out_dup0:74,dev_aasrc0_tx3_sync_parent_board_0_mcu_ext_refclk0_out:74,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbclk_out:74,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbcp_out2:74,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:74,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:74,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out0:74,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out1:74,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out2:74,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out3:74,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out0:74,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out1:74,dev_aasrc0_vbusp_clk:74,dev_adc0_adc_clk:27,dev_adc0_adc_clk_parent_board_0_ext_refclk1_out:27,dev_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:27,dev_adc0_adc_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:27,dev_adc0_adc_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:27,dev_adc0_sys_clk:27,dev_adc0_vbus_clk:27,dev_atl0_atl_clk:74,dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:74,dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:74,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:74,dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:74,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:74,dev_atl0_atl_io_port_atclk_out:74,dev_atl0_atl_io_port_atclk_out_1:74,dev_atl0_atl_io_port_atclk_out_2:74,dev_atl0_atl_io_port_atclk_out_3:74,dev_atl0_vbus_clk:74,dev_board0_audio_ext_refclk0_in:74,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out:74,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:74,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:74,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk0_out:74,dev_board0_audio_ext_refclk1_in:74,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out:74,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:74,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:74,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk1_out:74,dev_board0_audio_ext_refclk2_in:74,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out:74,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:74,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:74,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk2_out:74,dev_board0_audio_ext_refclk3_in:74,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out:74,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:74,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:74,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout:74,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout:74,dev_board0_audio_ext_refclk3_out:74,dev_board0_bus_ccdc0_pclk_out:[42,57],dev_board0_bus_cpts_rft_clk_out:[42,57],dev_board0_bus_dss0extpclkin_out:[42,57],dev_board0_bus_dss0pclk_in:[42,57],dev_board0_bus_ext_refclk1_out:[42,57],dev_board0_bus_gpmcclk_out:[42,57],dev_board0_bus_mcasp0aclkr_out:[42,57],dev_board0_bus_mcasp0aclkx_out:[42,57],dev_board0_bus_mcasp0ahclkr_out:[42,57],dev_board0_bus_mcasp0ahclkx_out:[42,57],dev_board0_bus_mcasp1aclkr_out:[42,57],dev_board0_bus_mcasp1aclkx_out:[42,57],dev_board0_bus_mcasp1ahclkr_out:[42,57],dev_board0_bus_mcasp1ahclkx_out:[42,57],dev_board0_bus_mcasp2aclkr_out:[42,57],dev_board0_bus_mcasp2aclkx_out:[42,57],dev_board0_bus_mcasp2ahclkr_out:[42,57],dev_board0_bus_mcasp2ahclkx_out:[42,57],dev_board0_bus_mcu_clkout_in:[42,57],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:[42,57],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[42,57],dev_board0_bus_mcu_cpts_rft_clk_out:[42,57],dev_board0_bus_mcu_ext_refclk0_out:[42,57],dev_board0_bus_mcu_hyperbus_clk_in:57,dev_board0_bus_mcu_hyperbus_nclk_in:57,dev_board0_bus_mcu_obsclk_in:[42,57],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:[42,57],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:[42,57],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[42,57],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[42,57],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[42,57],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:[42,57],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[42,57],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:[42,57],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[42,57],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:[42,57],dev_board0_bus_mcu_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:[42,57],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_board0_bus_mcu_ospi0clk_in:[42,57],dev_board0_bus_mcu_ospi0dqs_out:[42,57],dev_board0_bus_mcu_ospi0lbclko_in:[42,57],dev_board0_bus_mcu_ospi1clk_in:[42,57],dev_board0_bus_mcu_ospi1dqs_out:[42,57],dev_board0_bus_mcu_ospi1lbclko_in:[42,57],dev_board0_bus_mcu_rgmii1_rclk_out:[42,57],dev_board0_bus_mcu_rgmii1_tclk_out:[42,57],dev_board0_bus_mcu_rmii1_refclk_out:[42,57],dev_board0_bus_mcu_scl0_in:57,dev_board0_bus_mcu_spi0clk_out:[42,57],dev_board0_bus_mcu_spi1clk_out:[42,57],dev_board0_bus_mcu_sysclkout_in:[42,57],dev_board0_bus_obsclk_in:[42,57],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[42,57],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:[42,57],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:[42,57],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_1_bus_clkout_clk:[42,57],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_3_bus_clkout_clk:[42,57],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_4_bus_clkout_clk:[42,57],dev_board0_bus_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[42,57],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_6_bus_clkout_clk:[42,57],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_7_bus_clkout_clk:[42,57],dev_board0_bus_obsclk_in_parent_board_0_hfosc1_clk_out:[42,57],dev_board0_bus_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_board0_bus_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf2_0:57,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf3_0:57,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf4_0:57,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf5_0:57,dev_board0_bus_pcie1refclkm_out:57,dev_board0_bus_pcie1refclkp_out:57,dev_board0_bus_prg0_rgmii1_rclk_out:[42,57],dev_board0_bus_prg0_rgmii1_tclk_in:57,dev_board0_bus_prg0_rgmii1_tclk_out:42,dev_board0_bus_prg0_rgmii2_rclk_out:[42,57],dev_board0_bus_prg0_rgmii2_tclk_in:57,dev_board0_bus_prg0_rgmii2_tclk_out:42,dev_board0_bus_prg1_rgmii1_rclk_out:[42,57],dev_board0_bus_prg1_rgmii1_tclk_in:57,dev_board0_bus_prg1_rgmii1_tclk_out:42,dev_board0_bus_prg1_rgmii2_rclk_out:[42,57],dev_board0_bus_prg1_rgmii2_tclk_out:42,dev_board0_bus_prg2_rgmii1_rclk_out:[42,57],dev_board0_bus_prg2_rgmii1_tclk_in:57,dev_board0_bus_prg2_rgmii1_tclk_out:42,dev_board0_bus_prg2_rgmii2_rclk_out:[42,57],dev_board0_bus_prg2_rgmii2_tclk_in:57,dev_board0_bus_prg2_rgmii2_tclk_out:42,dev_board0_bus_refclk0m_in:57,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:57,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:57,dev_board0_bus_refclk0m_in_parent_board_0_hfosc1_clk_out:57,dev_board0_bus_refclk0m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:57,dev_board0_bus_refclk0p_in:[42,57],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[42,57],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[42,57],dev_board0_bus_refclk0p_in_parent_board_0_hfosc1_clk_out:[42,57],dev_board0_bus_refclk0p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_board0_bus_refclk1m_in:57,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:57,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:57,dev_board0_bus_refclk1m_in_parent_board_0_hfosc1_clk_out:57,dev_board0_bus_refclk1m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:57,dev_board0_bus_refclk1p_in:[42,57],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[42,57],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[42,57],dev_board0_bus_refclk1p_in_parent_board_0_hfosc1_clk_out:[42,57],dev_board0_bus_refclk1p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_board0_bus_scl0_in:57,dev_board0_bus_scl1_in:57,dev_board0_bus_scl2_in:57,dev_board0_bus_scl3_in:57,dev_board0_bus_spi0clk_out:[42,57],dev_board0_bus_spi1clk_out:[42,57],dev_board0_bus_spi2clk_out:[42,57],dev_board0_bus_spi3clk_out:[42,57],dev_board0_bus_sysclkout_in:[42,57],dev_board0_bus_usb0refclkm_out:57,dev_board0_bus_usb0refclkp_out:57,dev_board0_bus_wkup_scl0_in:57,dev_board0_bus_wkup_tck_out:[42,57],dev_board0_clkout_in:74,dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:74,dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:74,dev_board0_cp_gemac_cpts0_rft_clk_out:27,dev_board0_cpts0_rft_clk_out:[27,74],dev_board0_ddr0_ck0_in:74,dev_board0_ddr0_ck0_n_in:74,dev_board0_dsi_txclkn_in:74,dev_board0_dsi_txclkp_in:74,dev_board0_ext_refclk1_out:[27,74],dev_board0_fsi_rx0_clk_out:27,dev_board0_fsi_rx1_clk_out:27,dev_board0_fsi_rx2_clk_out:27,dev_board0_fsi_rx3_clk_out:27,dev_board0_fsi_rx4_clk_out:27,dev_board0_fsi_rx5_clk_out:27,dev_board0_fsi_tx0_clk_in:27,dev_board0_fsi_tx1_clk_in:27,dev_board0_gpmc0_clk_in:[27,74],dev_board0_gpmc0_clk_out:74,dev_board0_gpmc0_clklb_in:27,dev_board0_gpmc0_clklb_out:27,dev_board0_gpmc0_fclk_mux_in:[27,74],dev_board0_gpmc0_fclk_mux_in_parent_hsdiv4_16fft_main_0_hsdivout3_clk:27,dev_board0_gpmc0_fclk_mux_in_parent_postdiv4_16ff_main_2_hsdivout7_clk:27,dev_board0_hfosc1_clk_out:[42,57,74],dev_board0_i2c0_scl_in:27,dev_board0_i2c0_scl_out:[27,74],dev_board0_i2c1_scl_in:27,dev_board0_i2c1_scl_out:[27,74],dev_board0_i2c2_scl_in:27,dev_board0_i2c2_scl_out:[27,74],dev_board0_i2c3_scl_in:27,dev_board0_i2c3_scl_out:[27,74],dev_board0_i2c4_scl_out:74,dev_board0_i2c5_scl_out:74,dev_board0_i2c6_scl_out:74,dev_board0_i3c0_scl_in:74,dev_board0_i3c0_scl_out:74,dev_board0_led_clk_out:[27,74],dev_board0_mcasp0_aclkr_in:74,dev_board0_mcasp0_aclkr_out:74,dev_board0_mcasp0_aclkx_in:74,dev_board0_mcasp0_aclkx_out:74,dev_board0_mcasp0_afsr_out:74,dev_board0_mcasp0_afsx_out:74,dev_board0_mcasp10_aclkr_in:74,dev_board0_mcasp10_aclkr_out:74,dev_board0_mcasp10_aclkx_in:74,dev_board0_mcasp10_aclkx_out:74,dev_board0_mcasp10_afsr_out:74,dev_board0_mcasp10_afsx_out:74,dev_board0_mcasp11_aclkr_in:74,dev_board0_mcasp11_aclkr_out:74,dev_board0_mcasp11_aclkx_in:74,dev_board0_mcasp11_aclkx_out:74,dev_board0_mcasp11_afsr_out:74,dev_board0_mcasp11_afsx_out:74,dev_board0_mcasp1_aclkr_in:74,dev_board0_mcasp1_aclkr_out:74,dev_board0_mcasp1_aclkx_in:74,dev_board0_mcasp1_aclkx_out:74,dev_board0_mcasp1_afsr_out:74,dev_board0_mcasp1_afsx_out:74,dev_board0_mcasp2_aclkr_in:74,dev_board0_mcasp2_aclkr_out:74,dev_board0_mcasp2_aclkx_in:74,dev_board0_mcasp2_aclkx_out:74,dev_board0_mcasp2_afsr_out:74,dev_board0_mcasp2_afsx_out:74,dev_board0_mcasp3_aclkr_in:74,dev_board0_mcasp3_aclkr_out:74,dev_board0_mcasp3_aclkx_in:74,dev_board0_mcasp3_aclkx_out:74,dev_board0_mcasp3_afsr_out:74,dev_board0_mcasp3_afsx_out:74,dev_board0_mcasp4_aclkr_in:74,dev_board0_mcasp4_aclkr_out:74,dev_board0_mcasp4_aclkx_in:74,dev_board0_mcasp4_aclkx_out:74,dev_board0_mcasp4_afsr_out:74,dev_board0_mcasp4_afsx_out:74,dev_board0_mcasp5_aclkr_in:74,dev_board0_mcasp5_aclkr_out:74,dev_board0_mcasp5_aclkx_in:74,dev_board0_mcasp5_aclkx_out:74,dev_board0_mcasp5_afsr_out:74,dev_board0_mcasp5_afsx_out:74,dev_board0_mcasp6_aclkr_in:74,dev_board0_mcasp6_aclkr_out:74,dev_board0_mcasp6_aclkx_in:74,dev_board0_mcasp6_aclkx_out:74,dev_board0_mcasp6_afsr_out:74,dev_board0_mcasp6_afsx_out:74,dev_board0_mcasp7_aclkr_in:74,dev_board0_mcasp7_aclkr_out:74,dev_board0_mcasp7_aclkx_in:74,dev_board0_mcasp7_aclkx_out:74,dev_board0_mcasp7_afsr_out:74,dev_board0_mcasp7_afsx_out:74,dev_board0_mcasp8_aclkr_in:74,dev_board0_mcasp8_aclkr_out:74,dev_board0_mcasp8_aclkx_in:74,dev_board0_mcasp8_aclkx_out:74,dev_board0_mcasp8_afsr_out:74,dev_board0_mcasp8_afsx_out:74,dev_board0_mcasp9_aclkr_in:74,dev_board0_mcasp9_aclkr_out:74,dev_board0_mcasp9_aclkx_in:74,dev_board0_mcasp9_aclkx_out:74,dev_board0_mcasp9_afsr_out:74,dev_board0_mcasp9_afsx_out:74,dev_board0_mcu_clkout0_in:74,dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk10:74,dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk5:74,dev_board0_mcu_cpts0_rft_clk_out:74,dev_board0_mcu_ext_refclk0_out:[27,74],dev_board0_mcu_hyperbus0_ck_in:74,dev_board0_mcu_hyperbus0_ckn_in:74,dev_board0_mcu_i2c0_scl_in:[27,74],dev_board0_mcu_i2c0_scl_out:[27,74],dev_board0_mcu_i2c1_scl_in:27,dev_board0_mcu_i2c1_scl_out:[27,74],dev_board0_mcu_i3c0_scl_in:74,dev_board0_mcu_i3c0_scl_out:74,dev_board0_mcu_i3c1_scl_in:74,dev_board0_mcu_i3c1_scl_out:74,dev_board0_mcu_mdio0_mdc_in:74,dev_board0_mcu_obsclk0_in:[27,74],dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:[27,74],dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:[27,74],dev_board0_mcu_ospi0_clk_in:74,dev_board0_mcu_ospi0_dqs_out:74,dev_board0_mcu_ospi0_lbclko_in:74,dev_board0_mcu_ospi1_clk_in:74,dev_board0_mcu_ospi1_dqs_out:74,dev_board0_mcu_ospi1_lbclko_in:74,dev_board0_mcu_rgmii1_rxc_out:74,dev_board0_mcu_rgmii1_txc_in:74,dev_board0_mcu_rgmii1_txc_out:74,dev_board0_mcu_rmii1_ref_clk_out:74,dev_board0_mcu_spi0_clk_in:[27,74],dev_board0_mcu_spi0_clk_out:27,dev_board0_mcu_spi1_clk_in:[27,74],dev_board0_mcu_spi1_clk_out:27,dev_board0_mcu_sysclkout0_in:[27,74],dev_board0_mcu_timer_io0_in:27,dev_board0_mcu_timer_io1_in:27,dev_board0_mcu_timer_io2_in:27,dev_board0_mcu_timer_io3_in:27,dev_board0_mdio0_mdc_in:74,dev_board0_mlb0_mlbclk_out:74,dev_board0_mlb0_mlbcp_out:74,dev_board0_mmc0_clk_in:74,dev_board0_mmc1_clk_in:[27,74],dev_board0_mmc1_clklb_out:27,dev_board0_mmc2_clk_in:74,dev_board0_obsclk0_in:[27,74],dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:74,dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf0:27,dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf1:27,dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:[27,74],dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:74,dev_board0_obsclk0_in_parent_gluelogic_rcosc_clk_1p0v_97p65k3:27,dev_board0_obsclk0_in_parent_gluelogic_rcosc_clkout:27,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[27,74],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:74,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:74,dev_board0_obsclk0_in_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:[27,74],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:74,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:74,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:74,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:74,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:74,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:74,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:74,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:74,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:74,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[27,74],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[27,74],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[27,74],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[27,74],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:74,dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf1:27,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf2:27,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf3:27,dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3:74,dev_board0_obsclk0_in_parent_obsclk1_mux_out0:74,dev_board0_obsclk0_in_parent_sam64_a53_256kb_wrap_main_0_arm_corepack_0_a53_divh_clk4_obsclk_out_clk:27,dev_board0_obsclk1_in:74,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk4:74,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk8:74,dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk4:74,dev_board0_ospi0_dqs_out:27,dev_board0_ospi0_lbclko_in:27,dev_board0_ospi0_lbclko_out:27,dev_board0_pcie_refclk0n_out:74,dev_board0_pcie_refclk0p_out:74,dev_board0_pcie_refclk1n_out:74,dev_board0_pcie_refclk1p_out:74,dev_board0_pcie_refclk2n_out:74,dev_board0_pcie_refclk2p_out:74,dev_board0_pcie_refclk3n_out:74,dev_board0_pcie_refclk3p_out:74,dev_board0_prg0_mdio0_mdc_in:[27,74],dev_board0_prg0_rgmii1_rxc_out:[27,74],dev_board0_prg0_rgmii1_txc_in:[27,74],dev_board0_prg0_rgmii1_txc_out:[27,74],dev_board0_prg0_rgmii2_rxc_out:[27,74],dev_board0_prg0_rgmii2_txc_in:[27,74],dev_board0_prg0_rgmii2_txc_out:[27,74],dev_board0_prg1_mdio0_mdc_in:[27,74],dev_board0_prg1_rgmii1_rxc_out:[27,74],dev_board0_prg1_rgmii1_txc_in:[27,74],dev_board0_prg1_rgmii1_txc_out:[27,74],dev_board0_prg1_rgmii2_rxc_out:[27,74],dev_board0_prg1_rgmii2_txc_in:[27,74],dev_board0_prg1_rgmii2_txc_out:[27,74],dev_board0_rgmii1_rxc_out:27,dev_board0_rgmii1_txc_in:27,dev_board0_rgmii1_txc_out:27,dev_board0_rgmii2_rxc_out:27,dev_board0_rgmii2_txc_in:27,dev_board0_rgmii2_txc_out:27,dev_board0_rgmii3_rxc_out:74,dev_board0_rgmii4_rxc_out:74,dev_board0_rgmii5_rxc_out:74,dev_board0_rgmii6_rxc_out:74,dev_board0_rgmii7_rxc_out:74,dev_board0_rgmii8_rxc_out:74,dev_board0_rmii_ref_clk_out:[27,74],dev_board0_spi0_clk_in:[27,74],dev_board0_spi0_clk_out:27,dev_board0_spi1_clk_in:[27,74],dev_board0_spi1_clk_out:27,dev_board0_spi2_clk_in:[27,74],dev_board0_spi2_clk_out:27,dev_board0_spi3_clk_in:[27,74],dev_board0_spi3_clk_out:27,dev_board0_spi4_clk_in:27,dev_board0_spi4_clk_out:27,dev_board0_spi5_clk_in:74,dev_board0_spi6_clk_in:74,dev_board0_spi7_clk_in:74,dev_board0_sysclkout0_in:[27,74],dev_board0_tck_out:[27,74],dev_board0_timer_io0_in:27,dev_board0_timer_io10_in:27,dev_board0_timer_io11_in:27,dev_board0_timer_io1_in:27,dev_board0_timer_io2_in:27,dev_board0_timer_io3_in:27,dev_board0_timer_io4_in:27,dev_board0_timer_io5_in:27,dev_board0_timer_io6_in:27,dev_board0_timer_io7_in:27,dev_board0_timer_io8_in:27,dev_board0_timer_io9_in:27,dev_board0_trc_clk_in:74,dev_board0_ufs0_ref_clk_in:74,dev_board0_vout1_extpclkin_out:74,dev_board0_vout1_pclk_in:74,dev_board0_vout2_extpclkin_out:74,dev_board0_vout2_pclk_in:74,dev_board0_vpfe0_pclk_out:74,dev_board0_wkup_i2c0_scl_in:74,dev_board0_wkup_i2c0_scl_out:74,dev_c66ss0_core0_gem_clk2_out_clk:74,dev_c66ss0_core0_gem_clkin_clk:74,dev_c66ss0_core0_gem_pbist_rom_clk:74,dev_c66ss0_core0_gem_trc_clk:74,dev_c66ss0_introuter0_intr_clk:74,dev_c66ss1_core0_gem_clk2_out_clk:74,dev_c66ss1_core0_gem_clkin_clk:74,dev_c66ss1_core0_gem_pbist_rom_clk:74,dev_c66ss1_core0_gem_trc_clk:74,dev_c66ss1_introuter0_intr_clk:74,dev_c71ss0_c7x_clk:74,dev_c71ss0_mma_mma_clk:74,dev_c71ss0_mma_pll_ctrl_clk:74,dev_c71ss0_pll_ctrl_clk:74,dev_cal0_bus_clk:[42,57],dev_cal0_bus_cp_c_clk:[42,57],dev_cbass0_bus_main_sysclk0_2_clk:[42,57],dev_cbass0_bus_main_sysclk0_4_clk:[42,57],dev_cbass_debug0_bus_main_sysclk0_2_clk:[42,57],dev_cbass_debug0_bus_main_sysclk0_4_clk:[42,57],dev_cbass_fw0_bus_main_sysclk0_2_clk:[42,57],dev_cbass_fw0_bus_main_sysclk0_4_clk:[42,57],dev_cbass_infra0_bus_gtc_clock_1_clk:[42,57],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk_out:[42,57],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[42,57],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[42,57],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[42,57],dev_cbass_infra0_bus_main_sysclk0_2_clk:[42,57],dev_cbass_infra0_bus_main_sysclk0_4_clk:[42,57],dev_ccdebugss0_bus_atb0_clk:[42,57],dev_ccdebugss0_bus_atb1_clk:[42,57],dev_ccdebugss0_bus_cfg_clk:[42,57],dev_ccdebugss0_bus_dbg_clk:[42,57],dev_ccdebugss0_bus_sys_clk:[42,57],dev_cmp_event_introuter0_intr_clk:27,dev_cmpevent_intrtr0_bus_intr_clk:[42,57],dev_cmpevent_intrtr0_intr_clk:74,dev_compute_cluster0_cfg_wrap_clk4_clk:74,dev_compute_cluster0_clec_clk1_clk:74,dev_compute_cluster0_clec_clk4_clk:74,dev_compute_cluster0_core_core_clk1_clk:74,dev_compute_cluster0_core_core_psil_leaf_clk:74,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:74,dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:74,dev_compute_cluster0_debug_wrap_clk1_clk_clk:74,dev_compute_cluster0_debug_wrap_clk2_clk_clk:74,dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:74,dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:74,dev_compute_cluster0_gic500ss_vclk_clk:74,dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:74,dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:74,dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:74,dev_compute_cluster_a53_0_bus_arm0_clk:[42,57],dev_compute_cluster_a53_1_bus_arm0_clk:[42,57],dev_compute_cluster_a53_2_bus_arm1_clk:[42,57],dev_compute_cluster_a53_3_bus_arm1_clk:[42,57],dev_compute_cluster_cpac0_bus_arm0_clk:57,dev_compute_cluster_cpac1_bus_arm1_clk:57,dev_compute_cluster_msmc0_bus_msmc_clk:[42,57],dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:57,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:57,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:57,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:57,dev_compute_cluster_pbist0_bus_divh_clk4_clk_clk:42,dev_compute_cluster_pbist0_bus_divp_clk1_clk_clk:42,dev_cpsw0_cppi_clk_clk:[27,74],dev_cpsw0_cpts_genf0:[27,74],dev_cpsw0_cpts_genf1:27,dev_cpsw0_cpts_rft_clk:[27,74],dev_cpsw0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:27,dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[27,74],dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[27,74],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:74,dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[27,74],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:74,dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:74,dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[27,74],dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:74,dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:27,dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:27,dev_cpsw0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:27,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:74,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:74,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:74,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:74,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:74,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:74,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:74,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:74,dev_cpsw0_gmii1_mr_clk:[27,74],dev_cpsw0_gmii1_mt_clk:[27,74],dev_cpsw0_gmii2_mr_clk:[27,74],dev_cpsw0_gmii2_mt_clk:[27,74],dev_cpsw0_gmii3_mr_clk:74,dev_cpsw0_gmii3_mt_clk:74,dev_cpsw0_gmii4_mr_clk:74,dev_cpsw0_gmii4_mt_clk:74,dev_cpsw0_gmii5_mr_clk:74,dev_cpsw0_gmii5_mt_clk:74,dev_cpsw0_gmii6_mr_clk:74,dev_cpsw0_gmii6_mt_clk:74,dev_cpsw0_gmii7_mr_clk:74,dev_cpsw0_gmii7_mt_clk:74,dev_cpsw0_gmii8_mr_clk:74,dev_cpsw0_gmii8_mt_clk:74,dev_cpsw0_gmii_rft_clk:[27,74],dev_cpsw0_mdio_mdclk_o:74,dev_cpsw0_rgmii1_rxc_i:27,dev_cpsw0_rgmii1_txc_i:27,dev_cpsw0_rgmii1_txc_o:27,dev_cpsw0_rgmii2_rxc_i:27,dev_cpsw0_rgmii2_txc_i:27,dev_cpsw0_rgmii2_txc_o:27,dev_cpsw0_rgmii_mhz_250_clk:[27,74],dev_cpsw0_rgmii_mhz_50_clk:[27,74],dev_cpsw0_rgmii_mhz_5_clk:[27,74],dev_cpsw0_rmii_mhz_50_clk:[27,74],dev_cpsw0_serdes1_refclk:74,dev_cpsw0_serdes1_rxclk:74,dev_cpsw0_serdes1_rxfclk:74,dev_cpsw0_serdes1_txclk:74,dev_cpsw0_serdes1_txfclk:74,dev_cpsw0_serdes1_txmclk:74,dev_cpsw0_serdes2_refclk:74,dev_cpsw0_serdes2_rxclk:74,dev_cpsw0_serdes2_rxfclk:74,dev_cpsw0_serdes2_txclk:74,dev_cpsw0_serdes2_txfclk:74,dev_cpsw0_serdes2_txmclk:74,dev_cpsw0_serdes3_refclk:74,dev_cpsw0_serdes3_rxclk:74,dev_cpsw0_serdes3_rxfclk:74,dev_cpsw0_serdes3_txclk:74,dev_cpsw0_serdes3_txfclk:74,dev_cpsw0_serdes3_txmclk:74,dev_cpsw0_serdes4_refclk:74,dev_cpsw0_serdes4_rxclk:74,dev_cpsw0_serdes4_rxfclk:74,dev_cpsw0_serdes4_txclk:74,dev_cpsw0_serdes4_txfclk:74,dev_cpsw0_serdes4_txmclk:74,dev_cpsw0_serdes5_refclk:74,dev_cpsw0_serdes5_rxclk:74,dev_cpsw0_serdes5_rxfclk:74,dev_cpsw0_serdes5_txclk:74,dev_cpsw0_serdes5_txfclk:74,dev_cpsw0_serdes5_txmclk:74,dev_cpsw0_serdes6_refclk:74,dev_cpsw0_serdes6_rxclk:74,dev_cpsw0_serdes6_rxfclk:74,dev_cpsw0_serdes6_txclk:74,dev_cpsw0_serdes6_txfclk:74,dev_cpsw0_serdes6_txmclk:74,dev_cpsw0_serdes7_refclk:74,dev_cpsw0_serdes7_rxclk:74,dev_cpsw0_serdes7_rxfclk:74,dev_cpsw0_serdes7_txclk:74,dev_cpsw0_serdes7_txfclk:74,dev_cpsw0_serdes7_txmclk:74,dev_cpsw0_serdes8_refclk:74,dev_cpsw0_serdes8_rxclk:74,dev_cpsw0_serdes8_rxfclk:74,dev_cpsw0_serdes8_txclk:74,dev_cpsw0_serdes8_txfclk:74,dev_cpsw0_serdes8_txmclk:74,dev_cpt2_aggr0_bus_vclk_clk:[42,57],dev_cpt2_aggr0_vclk_clk:[27,74],dev_cpt2_aggr1_vclk_clk:74,dev_cpt2_aggr2_vclk_clk:74,dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:[42,57],dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:[42,57],dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:[42,57],dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:[42,57],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:[42,57],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:[42,57],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:[42,57],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:[42,57],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:[42,57],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:[42,57],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:[42,57],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:[42,57],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:[42,57],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:[42,57],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:[42,57],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:[42,57],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:[42,57],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:[42,57],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:[42,57],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:[42,57],dev_cpts0_cpts_genf1:27,dev_cpts0_cpts_genf2:27,dev_cpts0_cpts_genf3:27,dev_cpts0_cpts_genf4:27,dev_cpts0_cpts_rft_clk:27,dev_cpts0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:27,dev_cpts0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:27,dev_cpts0_cpts_rft_clk_parent_board_0_ext_refclk1_out:27,dev_cpts0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:27,dev_cpts0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:27,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:27,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:27,dev_cpts0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:27,dev_cpts0_vbusp_clk:27,dev_csi_psilss0_main_clk:74,dev_csi_rx_if0_main_clk_clk:74,dev_csi_rx_if0_ppi_rx_byte_clk:74,dev_csi_rx_if0_vbus_clk_clk:74,dev_csi_rx_if0_vp_clk_clk:74,dev_csi_rx_if1_main_clk_clk:74,dev_csi_rx_if1_ppi_rx_byte_clk:74,dev_csi_rx_if1_vbus_clk_clk:74,dev_csi_rx_if1_vp_clk_clk:74,dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:74,dev_csi_tx_if0_esc_clk_clk:74,dev_csi_tx_if0_main_clk_clk:74,dev_csi_tx_if0_vbus_clk_clk:74,dev_ctrl_mmr0_bus_vbusp_clk:[42,57],dev_dbgsuspendrouter0_intr_clk:27,dev_dcc0_bus_dcc_clksrc0_clk:[42,57],dev_dcc0_bus_dcc_clksrc1_clk:[42,57],dev_dcc0_bus_dcc_clksrc2_clk:[42,57],dev_dcc0_bus_dcc_clksrc3_clk:[42,57],dev_dcc0_bus_dcc_clksrc4_clk:[42,57],dev_dcc0_bus_dcc_clksrc5_clk:[42,57],dev_dcc0_bus_dcc_clksrc6_clk:[42,57],dev_dcc0_bus_dcc_input00_clk:[42,57],dev_dcc0_bus_dcc_input01_clk:[42,57],dev_dcc0_bus_dcc_input02_clk:[42,57],dev_dcc0_bus_dcc_input10_clk:[42,57],dev_dcc0_bus_vbus_clk:[42,57],dev_dcc0_dcc_clksrc0_clk:[27,74],dev_dcc0_dcc_clksrc1_clk:[27,74],dev_dcc0_dcc_clksrc2_clk:[27,74],dev_dcc0_dcc_clksrc3_clk:[27,74],dev_dcc0_dcc_clksrc4_clk:[27,74],dev_dcc0_dcc_clksrc5_clk:[27,74],dev_dcc0_dcc_clksrc6_clk:[27,74],dev_dcc0_dcc_clksrc7_clk:[27,74],dev_dcc0_dcc_input00_clk:[27,74],dev_dcc0_dcc_input01_clk:[27,74],dev_dcc0_dcc_input02_clk:[27,74],dev_dcc0_dcc_input10_clk:[27,74],dev_dcc0_vbus_clk:[27,74],dev_dcc10_dcc_clksrc0_clk:74,dev_dcc10_dcc_clksrc1_clk:74,dev_dcc10_dcc_clksrc2_clk:74,dev_dcc10_dcc_clksrc3_clk:74,dev_dcc10_dcc_clksrc4_clk:74,dev_dcc10_dcc_clksrc5_clk:74,dev_dcc10_dcc_clksrc6_clk:74,dev_dcc10_dcc_clksrc7_clk:74,dev_dcc10_dcc_input00_clk:74,dev_dcc10_dcc_input01_clk:74,dev_dcc10_dcc_input02_clk:74,dev_dcc10_dcc_input10_clk:74,dev_dcc10_vbus_clk:74,dev_dcc11_dcc_clksrc0_clk:74,dev_dcc11_dcc_clksrc1_clk:74,dev_dcc11_dcc_clksrc2_clk:74,dev_dcc11_dcc_clksrc3_clk:74,dev_dcc11_dcc_clksrc4_clk:74,dev_dcc11_dcc_clksrc5_clk:74,dev_dcc11_dcc_clksrc6_clk:74,dev_dcc11_dcc_clksrc7_clk:74,dev_dcc11_dcc_input00_clk:74,dev_dcc11_dcc_input01_clk:74,dev_dcc11_dcc_input02_clk:74,dev_dcc11_dcc_input10_clk:74,dev_dcc11_vbus_clk:74,dev_dcc12_dcc_clksrc0_clk:74,dev_dcc12_dcc_clksrc1_clk:74,dev_dcc12_dcc_clksrc2_clk:74,dev_dcc12_dcc_clksrc3_clk:74,dev_dcc12_dcc_clksrc4_clk:74,dev_dcc12_dcc_clksrc5_clk:74,dev_dcc12_dcc_clksrc6_clk:74,dev_dcc12_dcc_clksrc7_clk:74,dev_dcc12_dcc_input00_clk:74,dev_dcc12_dcc_input01_clk:74,dev_dcc12_dcc_input02_clk:74,dev_dcc12_dcc_input10_clk:74,dev_dcc12_vbus_clk:74,dev_dcc1_bus_dcc_clksrc0_clk:[42,57],dev_dcc1_bus_dcc_clksrc1_clk:[42,57],dev_dcc1_bus_dcc_clksrc2_clk:[42,57],dev_dcc1_bus_dcc_clksrc3_clk:[42,57],dev_dcc1_bus_dcc_clksrc4_clk:[42,57],dev_dcc1_bus_dcc_clksrc5_clk:[42,57],dev_dcc1_bus_dcc_clksrc6_clk:[42,57],dev_dcc1_bus_dcc_clksrc7_clk:[42,57],dev_dcc1_bus_dcc_input00_clk:[42,57],dev_dcc1_bus_dcc_input01_clk:[42,57],dev_dcc1_bus_dcc_input02_clk:[42,57],dev_dcc1_bus_dcc_input10_clk:[42,57],dev_dcc1_bus_vbus_clk:[42,57],dev_dcc1_dcc_clksrc0_clk:[27,74],dev_dcc1_dcc_clksrc1_clk:[27,74],dev_dcc1_dcc_clksrc2_clk:[27,74],dev_dcc1_dcc_clksrc3_clk:[27,74],dev_dcc1_dcc_clksrc4_clk:[27,74],dev_dcc1_dcc_clksrc5_clk:[27,74],dev_dcc1_dcc_clksrc6_clk:[27,74],dev_dcc1_dcc_clksrc7_clk:[27,74],dev_dcc1_dcc_input00_clk:[27,74],dev_dcc1_dcc_input01_clk:[27,74],dev_dcc1_dcc_input02_clk:[27,74],dev_dcc1_dcc_input10_clk:[27,74],dev_dcc1_vbus_clk:[27,74],dev_dcc2_bus_dcc_clksrc0_clk:[42,57],dev_dcc2_bus_dcc_clksrc1_clk:[42,57],dev_dcc2_bus_dcc_clksrc2_clk:[42,57],dev_dcc2_bus_dcc_clksrc3_clk:[42,57],dev_dcc2_bus_dcc_clksrc4_clk:[42,57],dev_dcc2_bus_dcc_clksrc5_clk:[42,57],dev_dcc2_bus_dcc_clksrc6_clk:[42,57],dev_dcc2_bus_dcc_clksrc7_clk:[42,57],dev_dcc2_bus_dcc_input00_clk:[42,57],dev_dcc2_bus_dcc_input01_clk:[42,57],dev_dcc2_bus_dcc_input02_clk:[42,57],dev_dcc2_bus_dcc_input10_clk:[42,57],dev_dcc2_bus_vbus_clk:[42,57],dev_dcc2_dcc_clksrc0_clk:[27,74],dev_dcc2_dcc_clksrc1_clk:[27,74],dev_dcc2_dcc_clksrc2_clk:[27,74],dev_dcc2_dcc_clksrc3_clk:[27,74],dev_dcc2_dcc_clksrc4_clk:[27,74],dev_dcc2_dcc_clksrc5_clk:[27,74],dev_dcc2_dcc_clksrc6_clk:[27,74],dev_dcc2_dcc_clksrc7_clk:[27,74],dev_dcc2_dcc_input00_clk:[27,74],dev_dcc2_dcc_input01_clk:[27,74],dev_dcc2_dcc_input02_clk:[27,74],dev_dcc2_dcc_input10_clk:[27,74],dev_dcc2_vbus_clk:[27,74],dev_dcc3_bus_dcc_clksrc0_clk:[42,57],dev_dcc3_bus_dcc_clksrc1_clk:[42,57],dev_dcc3_bus_dcc_clksrc2_clk:[42,57],dev_dcc3_bus_dcc_clksrc3_clk:[42,57],dev_dcc3_bus_dcc_clksrc4_clk:[42,57],dev_dcc3_bus_dcc_clksrc5_clk:[42,57],dev_dcc3_bus_dcc_clksrc7_clk:[42,57],dev_dcc3_bus_dcc_input00_clk:[42,57],dev_dcc3_bus_dcc_input01_clk:[42,57],dev_dcc3_bus_dcc_input02_clk:[42,57],dev_dcc3_bus_dcc_input10_clk:[42,57],dev_dcc3_bus_vbus_clk:[42,57],dev_dcc3_dcc_clksrc0_clk:[27,74],dev_dcc3_dcc_clksrc1_clk:[27,74],dev_dcc3_dcc_clksrc2_clk:[27,74],dev_dcc3_dcc_clksrc3_clk:[27,74],dev_dcc3_dcc_clksrc4_clk:[27,74],dev_dcc3_dcc_clksrc5_clk:[27,74],dev_dcc3_dcc_clksrc6_clk:[27,74],dev_dcc3_dcc_clksrc7_clk:[27,74],dev_dcc3_dcc_input00_clk:[27,74],dev_dcc3_dcc_input01_clk:[27,74],dev_dcc3_dcc_input02_clk:[27,74],dev_dcc3_dcc_input10_clk:[27,74],dev_dcc3_vbus_clk:[27,74],dev_dcc4_bus_dcc_clksrc0_clk:[42,57],dev_dcc4_bus_dcc_clksrc2_clk:[42,57],dev_dcc4_bus_dcc_clksrc3_clk:[42,57],dev_dcc4_bus_dcc_clksrc4_clk:[42,57],dev_dcc4_bus_dcc_clksrc5_clk:[42,57],dev_dcc4_bus_dcc_clksrc6_clk:[42,57],dev_dcc4_bus_dcc_clksrc7_clk:[42,57],dev_dcc4_bus_dcc_input00_clk:[42,57],dev_dcc4_bus_dcc_input01_clk:[42,57],dev_dcc4_bus_dcc_input02_clk:[42,57],dev_dcc4_bus_dcc_input10_clk:[42,57],dev_dcc4_bus_vbus_clk:[42,57],dev_dcc4_dcc_clksrc0_clk:[27,74],dev_dcc4_dcc_clksrc0_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:27,dev_dcc4_dcc_clksrc0_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:27,dev_dcc4_dcc_clksrc1_clk:[27,74],dev_dcc4_dcc_clksrc2_clk:[27,74],dev_dcc4_dcc_clksrc3_clk:[27,74],dev_dcc4_dcc_clksrc4_clk:[27,74],dev_dcc4_dcc_clksrc5_clk:[27,74],dev_dcc4_dcc_clksrc6_clk:[27,74],dev_dcc4_dcc_clksrc7_clk:[27,74],dev_dcc4_dcc_input00_clk:[27,74],dev_dcc4_dcc_input01_clk:[27,74],dev_dcc4_dcc_input02_clk:[27,74],dev_dcc4_dcc_input10_clk:[27,74],dev_dcc4_vbus_clk:[27,74],dev_dcc5_bus_dcc_clksrc0_clk:[42,57],dev_dcc5_bus_dcc_clksrc1_clk:[42,57],dev_dcc5_bus_dcc_clksrc2_clk:[42,57],dev_dcc5_bus_dcc_clksrc3_clk:[42,57],dev_dcc5_bus_dcc_clksrc4_clk:[42,57],dev_dcc5_bus_dcc_clksrc5_clk:[42,57],dev_dcc5_bus_dcc_clksrc6_clk:[42,57],dev_dcc5_bus_dcc_clksrc7_clk:[42,57],dev_dcc5_bus_dcc_input00_clk:[42,57],dev_dcc5_bus_dcc_input01_clk:[42,57],dev_dcc5_bus_dcc_input02_clk:[42,57],dev_dcc5_bus_dcc_input10_clk:[42,57],dev_dcc5_bus_vbus_clk:[42,57],dev_dcc5_dcc_clksrc0_clk:[27,74],dev_dcc5_dcc_clksrc1_clk:[27,74],dev_dcc5_dcc_clksrc2_clk:[27,74],dev_dcc5_dcc_clksrc3_clk:[27,74],dev_dcc5_dcc_clksrc4_clk:[27,74],dev_dcc5_dcc_clksrc5_clk:[27,74],dev_dcc5_dcc_clksrc6_clk:[27,74],dev_dcc5_dcc_clksrc7_clk:[27,74],dev_dcc5_dcc_input00_clk:[27,74],dev_dcc5_dcc_input01_clk:[27,74],dev_dcc5_dcc_input02_clk:[27,74],dev_dcc5_dcc_input10_clk:[27,74],dev_dcc5_vbus_clk:[27,74],dev_dcc6_bus_dcc_clksrc0_clk:[42,57],dev_dcc6_bus_dcc_clksrc1_clk:[42,57],dev_dcc6_bus_dcc_clksrc2_clk:[42,57],dev_dcc6_bus_dcc_clksrc3_clk:[42,57],dev_dcc6_bus_dcc_clksrc4_clk:[42,57],dev_dcc6_bus_dcc_clksrc5_clk:[42,57],dev_dcc6_bus_dcc_clksrc6_clk:[42,57],dev_dcc6_bus_dcc_clksrc7_clk:[42,57],dev_dcc6_bus_dcc_input00_clk:[42,57],dev_dcc6_bus_dcc_input01_clk:[42,57],dev_dcc6_bus_dcc_input02_clk:[42,57],dev_dcc6_bus_dcc_input10_clk:[42,57],dev_dcc6_bus_vbus_clk:[42,57],dev_dcc6_dcc_clksrc0_clk:74,dev_dcc6_dcc_clksrc1_clk:74,dev_dcc6_dcc_clksrc2_clk:74,dev_dcc6_dcc_clksrc3_clk:74,dev_dcc6_dcc_clksrc4_clk:74,dev_dcc6_dcc_clksrc5_clk:74,dev_dcc6_dcc_clksrc6_clk:74,dev_dcc6_dcc_clksrc7_clk:74,dev_dcc6_dcc_input00_clk:74,dev_dcc6_dcc_input01_clk:74,dev_dcc6_dcc_input02_clk:74,dev_dcc6_dcc_input10_clk:74,dev_dcc6_vbus_clk:74,dev_dcc7_bus_dcc_clksrc0_clk:[42,57],dev_dcc7_bus_dcc_clksrc1_clk:[42,57],dev_dcc7_bus_dcc_clksrc2_clk:[42,57],dev_dcc7_bus_dcc_clksrc3_clk:[42,57],dev_dcc7_bus_dcc_clksrc4_clk:[42,57],dev_dcc7_bus_dcc_clksrc5_clk:[42,57],dev_dcc7_bus_dcc_clksrc6_clk:[42,57],dev_dcc7_bus_dcc_clksrc7_clk:[42,57],dev_dcc7_bus_dcc_input00_clk:[42,57],dev_dcc7_bus_dcc_input01_clk:[42,57],dev_dcc7_bus_dcc_input02_clk:[42,57],dev_dcc7_bus_dcc_input10_clk:[42,57],dev_dcc7_bus_vbus_clk:[42,57],dev_dcc7_dcc_clksrc0_clk:74,dev_dcc7_dcc_clksrc1_clk:74,dev_dcc7_dcc_clksrc2_clk:74,dev_dcc7_dcc_clksrc3_clk:74,dev_dcc7_dcc_clksrc4_clk:74,dev_dcc7_dcc_clksrc5_clk:74,dev_dcc7_dcc_clksrc6_clk:74,dev_dcc7_dcc_clksrc7_clk:74,dev_dcc7_dcc_input00_clk:74,dev_dcc7_dcc_input01_clk:74,dev_dcc7_dcc_input02_clk:74,dev_dcc7_dcc_input10_clk:74,dev_dcc7_vbus_clk:74,dev_dcc8_dcc_clksrc0_clk:74,dev_dcc8_dcc_clksrc1_clk:74,dev_dcc8_dcc_clksrc2_clk:74,dev_dcc8_dcc_clksrc3_clk:74,dev_dcc8_dcc_clksrc4_clk:74,dev_dcc8_dcc_clksrc5_clk:74,dev_dcc8_dcc_clksrc6_clk:74,dev_dcc8_dcc_clksrc7_clk:74,dev_dcc8_dcc_input00_clk:74,dev_dcc8_dcc_input01_clk:74,dev_dcc8_dcc_input02_clk:74,dev_dcc8_dcc_input10_clk:74,dev_dcc8_vbus_clk:74,dev_dcc9_dcc_clksrc0_clk:74,dev_dcc9_dcc_clksrc1_clk:74,dev_dcc9_dcc_clksrc2_clk:74,dev_dcc9_dcc_clksrc3_clk:74,dev_dcc9_dcc_clksrc4_clk:74,dev_dcc9_dcc_clksrc5_clk:74,dev_dcc9_dcc_clksrc6_clk:74,dev_dcc9_dcc_clksrc7_clk:74,dev_dcc9_dcc_input00_clk:74,dev_dcc9_dcc_input01_clk:74,dev_dcc9_dcc_input02_clk:74,dev_dcc9_dcc_input10_clk:74,dev_dcc9_vbus_clk:74,dev_ddpa0_ddpa_clk:27,dev_ddr0_ddrss_cfg_clk:74,dev_ddr0_ddrss_ddr_pll_clk:74,dev_ddr0_ddrss_io_ck:74,dev_ddr0_ddrss_io_ck_n:74,dev_ddr0_ddrss_vbus_clk:74,dev_ddr0_pll_ctrl_clk:74,dev_ddr16ss0_ddrss_ddr_pll_clk:27,dev_ddr16ss0_pll_ctrl_clk:27,dev_ddrss0_bus_ddrss_byp_4x_clk:[42,57],dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[42,57],dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[42,57],dev_ddrss0_bus_ddrss_cfg_clk:[42,57],dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[42,57],dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[42,57],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[42,57],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[42,57],dev_ddrss0_bus_ddrss_tclk:[42,57],dev_ddrss0_bus_ddrss_vbus_clk:[42,57],dev_debugss0_bus_atb0_clk:[42,57],dev_debugss0_bus_atb1_clk:[42,57],dev_debugss0_bus_atb2_clk:[42,57],dev_debugss0_bus_atb3_clk:[42,57],dev_debugss0_bus_atb4_clk:[42,57],dev_debugss0_bus_atb5_clk:[42,57],dev_debugss0_bus_cfg_clk:[42,57],dev_debugss0_bus_dbg_clk:[42,57],dev_debugss0_bus_sys_clk:[42,57],dev_debugss_wrap0_atb_clk:[27,74],dev_debugss_wrap0_bus_atb_clk:[42,57],dev_debugss_wrap0_bus_core_clk:[42,57],dev_debugss_wrap0_bus_jtag_tck:[42,57],dev_debugss_wrap0_bus_trexpt_clk:[42,57],dev_debugss_wrap0_core_clk:[27,74],dev_debugss_wrap0_cstpiu_traceclk:74,dev_debugss_wrap0_jtag_tck:[27,74],dev_debugss_wrap0_trexpt_clk:[27,74],dev_debugsuspendrtr0_bus_intr_clk:[42,57],dev_decoder0_sys_clk:74,dev_dftss0_bus_vbusp_clk_clk:[42,57],dev_dmass0_bcdma_0_clk:27,dev_dmass0_cbass_0_clk:27,dev_dmass0_intaggr_0_clk:27,dev_dmass0_ipcss_0_clk:27,dev_dmass0_pktdma_0_clk:27,dev_dmass0_psilcfg_0_clk:27,dev_dmass0_psilss_0_pdma_main0_clk:27,dev_dmass0_psilss_0_pdma_main1_clk:27,dev_dmass0_psilss_0_vd2clk:27,dev_dmass0_ringacc_0_clk:27,dev_dmpac0_clk:74,dev_dmpac0_pll_dco_clk:74,dev_dmpac0_sde_0_clk:74,dev_dphy_rx0_main_clk_clk:74,dev_dphy_rx0_ppi_rx_byte_clk:74,dev_dphy_rx1_main_clk_clk:74,dev_dphy_rx1_ppi_rx_byte_clk:74,dev_dphy_tx0_ck_m:74,dev_dphy_tx0_ck_p:74,dev_dphy_tx0_clk:74,dev_dphy_tx0_dphy_ref_clk:74,dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:74,dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:74,dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:74,dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:74,dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:74,dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:74,dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:74,dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:74,dev_dphy_tx0_psm_clk:74,dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:57,dev_dss0_bus_dpi_0_in_clk_bus_in0_dss_bus_out0:42,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:57,dev_dss0_bus_dpi_0_in_clk_bus_in1_dss_bus_out0:42,dev_dss0_bus_dpi_1_in_clk:[42,57],dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin_out:[42,57],dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:57,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:57,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out07:42,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out1:42,dev_dss0_bus_dpi_1_out_clk:[42,57],dev_dss0_bus_dss_func_clk:[42,57],dev_dss0_dpi0_ext_clksel:74,dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:74,dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:74,dev_dss0_dpi1_ext_clksel:74,dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:74,dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:74,dev_dss0_dss_func_clk:74,dev_dss0_dss_inst0_dpi_0_in_2x_clk:74,dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:74,dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:74,dev_dss0_dss_inst0_dpi_0_out_2x_clk:74,dev_dss0_dss_inst0_dpi_0_out_clk:74,dev_dss0_dss_inst0_dpi_1_in_2x_clk:74,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:74,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:74,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:74,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:74,dev_dss0_dss_inst0_dpi_1_out_clk:74,dev_dss0_dss_inst0_dpi_2_in_2x_clk:74,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:74,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:74,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:74,dev_dss0_dss_inst0_dpi_2_out_clk:74,dev_dss0_dss_inst0_dpi_3_in_2x_clk:74,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:74,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:74,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:74,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:74,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:74,dev_dss0_dss_inst0_dpi_3_out_clk:74,dev_dss_dsi0_dphy_0_rx_esc_clk:74,dev_dss_dsi0_dphy_0_tx_esc_clk:74,dev_dss_dsi0_dpi_0_clk:74,dev_dss_dsi0_pll_ctrl_clk:74,dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:74,dev_dss_dsi0_sys_clk:74,dev_dss_edp0_aif_i2s_clk:74,dev_dss_edp0_dpi_2_2x_clk:74,dev_dss_edp0_dpi_2_clk:74,dev_dss_edp0_dpi_3_clk:74,dev_dss_edp0_dpi_4_clk:74,dev_dss_edp0_dpi_5_clk:74,dev_dss_edp0_dptx_mod_clk:74,dev_dss_edp0_phy_ln0_refclk:74,dev_dss_edp0_phy_ln0_rxclk:74,dev_dss_edp0_phy_ln0_rxfclk:74,dev_dss_edp0_phy_ln0_txclk:74,dev_dss_edp0_phy_ln0_txfclk:74,dev_dss_edp0_phy_ln0_txmclk:74,dev_dss_edp0_phy_ln1_refclk:74,dev_dss_edp0_phy_ln1_rxclk:74,dev_dss_edp0_phy_ln1_rxfclk:74,dev_dss_edp0_phy_ln1_txclk:74,dev_dss_edp0_phy_ln1_txfclk:74,dev_dss_edp0_phy_ln1_txmclk:74,dev_dss_edp0_phy_ln2_refclk:74,dev_dss_edp0_phy_ln2_rxclk:74,dev_dss_edp0_phy_ln2_rxfclk:74,dev_dss_edp0_phy_ln2_txclk:74,dev_dss_edp0_phy_ln2_txfclk:74,dev_dss_edp0_phy_ln2_txmclk:74,dev_dss_edp0_phy_ln3_refclk:74,dev_dss_edp0_phy_ln3_rxclk:74,dev_dss_edp0_phy_ln3_rxfclk:74,dev_dss_edp0_phy_ln3_txclk:74,dev_dss_edp0_phy_ln3_txfclk:74,dev_dss_edp0_phy_ln3_txmclk:74,dev_dss_edp0_pll_ctrl_clk:74,dev_ecap0_bus_vbus_clk:[42,57],dev_ecap0_vbus_clk:[27,74],dev_ecap1_vbus_clk:[27,74],dev_ecap2_vbus_clk:[27,74],dev_ecc_aggr0_bus_aggr_clk:[42,57],dev_ecc_aggr1_bus_aggr_clk:[42,57],dev_ecc_aggr2_bus_aggr_clk:[42,57],dev_efuse0_bus_efc0_ctl_fclk:57,dev_efuse0_bus_efc1_ctl_fclk:57,dev_efuse0_bus_vbusp_pll_clk_clk:[42,57],dev_ehrpwm0_bus_vbusp_clk:[42,57],dev_ehrpwm0_vbusp_clk:74,dev_ehrpwm1_bus_vbusp_clk:[42,57],dev_ehrpwm1_vbusp_clk:74,dev_ehrpwm2_bus_vbusp_clk:[42,57],dev_ehrpwm2_vbusp_clk:74,dev_ehrpwm3_bus_vbusp_clk:[42,57],dev_ehrpwm3_vbusp_clk:74,dev_ehrpwm4_bus_vbusp_clk:[42,57],dev_ehrpwm4_vbusp_clk:74,dev_ehrpwm5_bus_vbusp_clk:[42,57],dev_ehrpwm5_vbusp_clk:74,dev_elm0_bus_vbusp_clk:[42,57],dev_elm0_vbusp_clk:[27,74],dev_encoder0_sys_clk:74,dev_epwm0_vbusp_clk:27,dev_epwm1_vbusp_clk:27,dev_epwm2_vbusp_clk:27,dev_epwm3_vbusp_clk:27,dev_epwm4_vbusp_clk:27,dev_epwm5_vbusp_clk:27,dev_epwm6_vbusp_clk:27,dev_epwm7_vbusp_clk:27,dev_epwm8_vbusp_clk:27,dev_eqep0_bus_vbus_clk:[42,57],dev_eqep0_vbus_clk:[27,74],dev_eqep1_bus_vbus_clk:[42,57],dev_eqep1_vbus_clk:[27,74],dev_eqep2_bus_vbus_clk:[42,57],dev_eqep2_vbus_clk:[27,74],dev_esm0_bus_clk:[42,57],dev_esm0_clk:[27,74],dev_fsirx0_fsi_rx_ck:27,dev_fsirx0_fsi_rx_lpbk_ck:27,dev_fsirx0_fsi_rx_vbus_clk:27,dev_fsirx1_fsi_rx_ck:27,dev_fsirx1_fsi_rx_lpbk_ck:27,dev_fsirx1_fsi_rx_vbus_clk:27,dev_fsirx2_fsi_rx_ck:27,dev_fsirx2_fsi_rx_lpbk_ck:27,dev_fsirx2_fsi_rx_vbus_clk:27,dev_fsirx3_fsi_rx_ck:27,dev_fsirx3_fsi_rx_lpbk_ck:27,dev_fsirx3_fsi_rx_vbus_clk:27,dev_fsirx4_fsi_rx_ck:27,dev_fsirx4_fsi_rx_lpbk_ck:27,dev_fsirx4_fsi_rx_vbus_clk:27,dev_fsirx5_fsi_rx_ck:27,dev_fsirx5_fsi_rx_lpbk_ck:27,dev_fsirx5_fsi_rx_vbus_clk:27,dev_fsitx0_fsi_tx_ck:27,dev_fsitx0_fsi_tx_pll_clk:27,dev_fsitx0_fsi_tx_vbus_clk:27,dev_fsitx1_fsi_tx_ck:27,dev_fsitx1_fsi_tx_pll_clk:27,dev_fsitx1_fsi_tx_vbus_clk:27,dev_fss0_fsas_0_gclk:27,dev_fss0_ospi_0_ospi_dqs_clk:27,dev_fss0_ospi_0_ospi_hclk_clk:27,dev_fss0_ospi_0_ospi_iclk_clk:27,dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_dqs_out:27,dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_lbclko_out:27,dev_fss0_ospi_0_ospi_oclk_clk:27,dev_fss0_ospi_0_ospi_pclk_clk:27,dev_fss0_ospi_0_ospi_rclk_clk:27,dev_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:27,dev_fss0_ospi_0_ospi_rclk_clk_parent_postdiv1_16fft_main_1_hsdivout5_clk:27,dev_gic0_bus_vclk_clk:[42,57],dev_gicss0_vclk_clk:27,dev_gpio0_bus_mmr_clk:[42,57],dev_gpio0_mmr_clk:[27,74],dev_gpio1_bus_mmr_clk:[42,57],dev_gpio1_mmr_clk:[27,74],dev_gpio2_mmr_clk:74,dev_gpio3_mmr_clk:74,dev_gpio4_mmr_clk:74,dev_gpio5_mmr_clk:74,dev_gpio6_mmr_clk:74,dev_gpio7_mmr_clk:74,dev_gpiomux_intrtr0_bus_intr_clk:[42,57],dev_gpiomux_intrtr0_intr_clk:74,dev_gpmc0_bus_func_clk:[42,57],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:[42,57],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:[42,57],dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[42,57],dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:[42,57],dev_gpmc0_bus_pi_gpmc_ret_clk:[42,57],dev_gpmc0_bus_po_gpmc_dev_clk:[42,57],dev_gpmc0_bus_vbusp_clk:[42,57],dev_gpmc0_func_clk:[27,74],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[27,74],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk4:74,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk6:74,dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:74,dev_gpmc0_func_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:27,dev_gpmc0_pi_gpmc_ret_clk:[27,74],dev_gpmc0_po_gpmc_dev_clk:[27,74],dev_gpmc0_vbusm_clk:27,dev_gpmc0_vbusp_clk:74,dev_gpu0_bus_hyd_core_clk:[42,57],dev_gpu0_bus_mem_clk:[42,57],dev_gpu0_bus_sgx_core_clk:[42,57],dev_gpu0_bus_sys_clk:[42,57],dev_gpu0_gpu_0_gpu_pll_clk:74,dev_gs80prg_mcu_wrap_wkup_0_bus_clk:[42,57],dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:[42,57],dev_gs80prg_soc_wrap_wkup_0_bus_clk:[42,57],dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:[42,57],dev_gtc0_bus_vbusp_clk:[42,57],dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk_out:[42,57],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[42,57],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[42,57],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[42,57],dev_gtc0_gtc_clk:[27,74],dev_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:27,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:[27,74],dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:[27,74],dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:74,dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:[27,74],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:74,dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:74,dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[27,74],dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:74,dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:27,dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:27,dev_gtc0_gtc_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:27,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:74,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:74,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:74,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:74,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:74,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:74,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:74,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:74,dev_gtc0_vbusp_clk:[27,74],dev_i2c0_bus_clk:[42,57],dev_i2c0_bus_piscl:57,dev_i2c0_bus_pisys_clk:[42,57],dev_i2c0_clk:[27,74],dev_i2c0_piscl:[27,74],dev_i2c0_pisys_clk:[27,74],dev_i2c0_porscl:27,dev_i2c1_bus_clk:[42,57],dev_i2c1_bus_piscl:57,dev_i2c1_bus_pisys_clk:[42,57],dev_i2c1_clk:[27,74],dev_i2c1_piscl:[27,74],dev_i2c1_pisys_clk:[27,74],dev_i2c1_porscl:27,dev_i2c2_bus_clk:[42,57],dev_i2c2_bus_piscl:57,dev_i2c2_bus_pisys_clk:[42,57],dev_i2c2_clk:[27,74],dev_i2c2_piscl:[27,74],dev_i2c2_pisys_clk:[27,74],dev_i2c2_porscl:27,dev_i2c3_bus_clk:[42,57],dev_i2c3_bus_piscl:57,dev_i2c3_bus_pisys_clk:[42,57],dev_i2c3_clk:[27,74],dev_i2c3_piscl:[27,74],dev_i2c3_pisys_clk:[27,74],dev_i2c3_porscl:27,dev_i2c4_clk:74,dev_i2c4_piscl:74,dev_i2c4_pisys_clk:74,dev_i2c5_clk:74,dev_i2c5_piscl:74,dev_i2c5_pisys_clk:74,dev_i2c6_clk:74,dev_i2c6_piscl:74,dev_i2c6_pisys_clk:74,dev_i3c0_i3c_pclk_clk:74,dev_i3c0_i3c_scl_di:74,dev_i3c0_i3c_scl_do:74,dev_i3c0_i3c_sclk_clk:74,dev_id:12,dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:[42,57],dev_led0_led_clk:[27,74],dev_led0_vbus_clk:74,dev_led0_vbusp_clk:27,dev_main2mcu_lvl_intrtr0_bus_intr_clk:[42,57],dev_main2mcu_lvl_intrtr0_intr_clk:74,dev_main2mcu_pls_intrtr0_bus_intr_clk:[42,57],dev_main2mcu_pls_intrtr0_intr_clk:74,dev_main_gpiomux_introuter0_intr_clk:27,dev_mcan0_mcanss_cclk_clk:[27,74],dev_mcan0_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:27,dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:74,dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[27,74],dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[27,74],dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:27,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:74,dev_mcan0_mcanss_hclk_clk:[27,74],dev_mcan10_mcanss_cclk_clk:74,dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:74,dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:74,dev_mcan10_mcanss_hclk_clk:74,dev_mcan11_mcanss_cclk_clk:74,dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:74,dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:74,dev_mcan11_mcanss_hclk_clk:74,dev_mcan12_mcanss_cclk_clk:74,dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:74,dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:74,dev_mcan12_mcanss_hclk_clk:74,dev_mcan13_mcanss_cclk_clk:74,dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:74,dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:74,dev_mcan13_mcanss_hclk_clk:74,dev_mcan1_mcanss_cclk_clk:[27,74],dev_mcan1_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:27,dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:74,dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[27,74],dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[27,74],dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:27,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:74,dev_mcan1_mcanss_hclk_clk:[27,74],dev_mcan2_mcanss_cclk_clk:74,dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:74,dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:74,dev_mcan2_mcanss_hclk_clk:74,dev_mcan3_mcanss_cclk_clk:74,dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:74,dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:74,dev_mcan3_mcanss_hclk_clk:74,dev_mcan4_mcanss_cclk_clk:74,dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:74,dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:74,dev_mcan4_mcanss_hclk_clk:74,dev_mcan5_mcanss_cclk_clk:74,dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:74,dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:74,dev_mcan5_mcanss_hclk_clk:74,dev_mcan6_mcanss_cclk_clk:74,dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:74,dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:74,dev_mcan6_mcanss_hclk_clk:74,dev_mcan7_mcanss_cclk_clk:74,dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:74,dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:74,dev_mcan7_mcanss_hclk_clk:74,dev_mcan8_mcanss_cclk_clk:74,dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:74,dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:74,dev_mcan8_mcanss_hclk_clk:74,dev_mcan9_mcanss_cclk_clk:74,dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:74,dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:74,dev_mcan9_mcanss_hclk_clk:74,dev_mcasp0_aux_clk:74,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:74,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:74,dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:74,dev_mcasp0_bus_aux_clk:[42,57],dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[42,57],dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[42,57],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[42,57],dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:57,dev_mcasp0_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out0:42,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_mcasp0_bus_mcasp_ahclkr_pin:57,dev_mcasp0_bus_mcasp_ahclkx_pin:57,dev_mcasp0_bus_vbusp_clk:[42,57],dev_mcasp0_mcasp_aclkr_pin:74,dev_mcasp0_mcasp_aclkr_pout:74,dev_mcasp0_mcasp_aclkx_pin:74,dev_mcasp0_mcasp_aclkx_pout:74,dev_mcasp0_mcasp_ahclkr_pin:74,dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp0_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp0_mcasp_ahclkr_pout:74,dev_mcasp0_mcasp_ahclkx_pin:74,dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp0_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp0_mcasp_ahclkx_pout:74,dev_mcasp0_vbusp_clk:74,dev_mcasp10_aux_clk:74,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:74,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:74,dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:74,dev_mcasp10_mcasp_aclkr_pin:74,dev_mcasp10_mcasp_aclkr_pout:74,dev_mcasp10_mcasp_aclkx_pin:74,dev_mcasp10_mcasp_aclkx_pout:74,dev_mcasp10_mcasp_ahclkr_pin:74,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp10_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp10_mcasp_ahclkr_pout:74,dev_mcasp10_mcasp_ahclkx_pin:74,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp10_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp10_mcasp_ahclkx_pout:74,dev_mcasp10_vbusp_clk:74,dev_mcasp11_aux_clk:74,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:74,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:74,dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:74,dev_mcasp11_mcasp_aclkr_pin:74,dev_mcasp11_mcasp_aclkr_pout:74,dev_mcasp11_mcasp_aclkx_pin:74,dev_mcasp11_mcasp_aclkx_pout:74,dev_mcasp11_mcasp_ahclkr_pin:74,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp11_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp11_mcasp_ahclkr_pout:74,dev_mcasp11_mcasp_ahclkx_pin:74,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp11_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp11_mcasp_ahclkx_pout:74,dev_mcasp11_vbusp_clk:74,dev_mcasp1_aux_clk:74,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:74,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:74,dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:74,dev_mcasp1_bus_aux_clk:[42,57],dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[42,57],dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[42,57],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[42,57],dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:57,dev_mcasp1_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out1:42,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_mcasp1_bus_mcasp_ahclkr_pin:57,dev_mcasp1_bus_mcasp_ahclkx_pin:57,dev_mcasp1_bus_vbusp_clk:[42,57],dev_mcasp1_mcasp_aclkr_pin:74,dev_mcasp1_mcasp_aclkr_pout:74,dev_mcasp1_mcasp_aclkx_pin:74,dev_mcasp1_mcasp_aclkx_pout:74,dev_mcasp1_mcasp_ahclkr_pin:74,dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp1_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp1_mcasp_ahclkr_pout:74,dev_mcasp1_mcasp_ahclkx_pin:74,dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp1_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp1_mcasp_ahclkx_pout:74,dev_mcasp1_vbusp_clk:74,dev_mcasp2_aux_clk:74,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:74,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:74,dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:74,dev_mcasp2_bus_aux_clk:[42,57],dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[42,57],dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[42,57],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[42,57],dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:57,dev_mcasp2_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out2:42,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_mcasp2_bus_mcasp_ahclkr_pin:57,dev_mcasp2_bus_mcasp_ahclkx_pin:57,dev_mcasp2_bus_vbusp_clk:[42,57],dev_mcasp2_mcasp_aclkr_pin:74,dev_mcasp2_mcasp_aclkr_pout:74,dev_mcasp2_mcasp_aclkx_pin:74,dev_mcasp2_mcasp_aclkx_pout:74,dev_mcasp2_mcasp_ahclkr_pin:74,dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp2_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp2_mcasp_ahclkr_pout:74,dev_mcasp2_mcasp_ahclkx_pin:74,dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp2_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp2_mcasp_ahclkx_pout:74,dev_mcasp2_vbusp_clk:74,dev_mcasp3_aux_clk:74,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:74,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:74,dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:74,dev_mcasp3_mcasp_aclkr_pin:74,dev_mcasp3_mcasp_aclkr_pout:74,dev_mcasp3_mcasp_aclkx_pin:74,dev_mcasp3_mcasp_aclkx_pout:74,dev_mcasp3_mcasp_ahclkr_pin:74,dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp3_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp3_mcasp_ahclkr_pout:74,dev_mcasp3_mcasp_ahclkx_pin:74,dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp3_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp3_mcasp_ahclkx_pout:74,dev_mcasp3_vbusp_clk:74,dev_mcasp4_aux_clk:74,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:74,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:74,dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:74,dev_mcasp4_mcasp_aclkr_pin:74,dev_mcasp4_mcasp_aclkr_pout:74,dev_mcasp4_mcasp_aclkx_pin:74,dev_mcasp4_mcasp_aclkx_pout:74,dev_mcasp4_mcasp_ahclkr_pin:74,dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp4_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp4_mcasp_ahclkr_pout:74,dev_mcasp4_mcasp_ahclkx_pin:74,dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp4_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp4_mcasp_ahclkx_pout:74,dev_mcasp4_vbusp_clk:74,dev_mcasp5_aux_clk:74,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:74,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:74,dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:74,dev_mcasp5_mcasp_aclkr_pin:74,dev_mcasp5_mcasp_aclkr_pout:74,dev_mcasp5_mcasp_aclkx_pin:74,dev_mcasp5_mcasp_aclkx_pout:74,dev_mcasp5_mcasp_ahclkr_pin:74,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp5_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp5_mcasp_ahclkr_pout:74,dev_mcasp5_mcasp_ahclkx_pin:74,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp5_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp5_mcasp_ahclkx_pout:74,dev_mcasp5_vbusp_clk:74,dev_mcasp6_aux_clk:74,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:74,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:74,dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:74,dev_mcasp6_mcasp_aclkr_pin:74,dev_mcasp6_mcasp_aclkr_pout:74,dev_mcasp6_mcasp_aclkx_pin:74,dev_mcasp6_mcasp_aclkx_pout:74,dev_mcasp6_mcasp_ahclkr_pin:74,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp6_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp6_mcasp_ahclkr_pout:74,dev_mcasp6_mcasp_ahclkx_pin:74,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp6_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp6_mcasp_ahclkx_pout:74,dev_mcasp6_vbusp_clk:74,dev_mcasp7_aux_clk:74,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:74,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:74,dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:74,dev_mcasp7_mcasp_aclkr_pin:74,dev_mcasp7_mcasp_aclkr_pout:74,dev_mcasp7_mcasp_aclkx_pin:74,dev_mcasp7_mcasp_aclkx_pout:74,dev_mcasp7_mcasp_ahclkr_pin:74,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp7_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp7_mcasp_ahclkr_pout:74,dev_mcasp7_mcasp_ahclkx_pin:74,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp7_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp7_mcasp_ahclkx_pout:74,dev_mcasp7_vbusp_clk:74,dev_mcasp8_aux_clk:74,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:74,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:74,dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:74,dev_mcasp8_mcasp_aclkr_pin:74,dev_mcasp8_mcasp_aclkr_pout:74,dev_mcasp8_mcasp_aclkx_pin:74,dev_mcasp8_mcasp_aclkx_pout:74,dev_mcasp8_mcasp_ahclkr_pin:74,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp8_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp8_mcasp_ahclkr_pout:74,dev_mcasp8_mcasp_ahclkx_pin:74,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp8_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp8_mcasp_ahclkx_pout:74,dev_mcasp8_vbusp_clk:74,dev_mcasp9_aux_clk:74,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:74,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:74,dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:74,dev_mcasp9_mcasp_aclkr_pin:74,dev_mcasp9_mcasp_aclkr_pout:74,dev_mcasp9_mcasp_aclkx_pin:74,dev_mcasp9_mcasp_aclkx_pout:74,dev_mcasp9_mcasp_ahclkr_pin:74,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp9_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp9_mcasp_ahclkr_pout:74,dev_mcasp9_mcasp_ahclkx_pin:74,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:74,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:74,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:74,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:74,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:74,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:74,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:74,dev_mcasp9_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:74,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:74,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:74,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:74,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:74,dev_mcasp9_mcasp_ahclkx_pout:74,dev_mcasp9_vbusp_clk:74,dev_mcspi0_bus_clkspiref_clk:[42,57],dev_mcspi0_bus_io_clkspii_clk:[42,57],dev_mcspi0_bus_io_clkspio_clk:[42,57],dev_mcspi0_bus_vbusp_clk:[42,57],dev_mcspi0_clkspiref_clk:[27,74],dev_mcspi0_io_clkspii_clk:27,dev_mcspi0_io_clkspii_clk_parent_board_0_spi0_clk_out:27,dev_mcspi0_io_clkspii_clk_parent_spi_main_0_io_clkspio_clk:27,dev_mcspi0_io_clkspio_clk:[27,74],dev_mcspi0_vbusp_clk:[27,74],dev_mcspi1_bus_clkspiref_clk:[42,57],dev_mcspi1_bus_io_clkspii_clk:[42,57],dev_mcspi1_bus_io_clkspio_clk:[42,57],dev_mcspi1_bus_vbusp_clk:[42,57],dev_mcspi1_clkspiref_clk:[27,74],dev_mcspi1_io_clkspii_clk:27,dev_mcspi1_io_clkspii_clk_parent_board_0_spi1_clk_out:27,dev_mcspi1_io_clkspii_clk_parent_spi_main_1_io_clkspio_clk:27,dev_mcspi1_io_clkspio_clk:[27,74],dev_mcspi1_vbusp_clk:[27,74],dev_mcspi2_bus_clkspiref_clk:[42,57],dev_mcspi2_bus_io_clkspii_clk:[42,57],dev_mcspi2_bus_io_clkspio_clk:[42,57],dev_mcspi2_bus_vbusp_clk:[42,57],dev_mcspi2_clkspiref_clk:[27,74],dev_mcspi2_io_clkspii_clk:27,dev_mcspi2_io_clkspii_clk_parent_board_0_spi2_clk_out:27,dev_mcspi2_io_clkspii_clk_parent_spi_main_2_io_clkspio_clk:27,dev_mcspi2_io_clkspio_clk:[27,74],dev_mcspi2_vbusp_clk:[27,74],dev_mcspi3_bus_clkspiref_clk:[42,57],dev_mcspi3_bus_io_clkspii_clk:[42,57],dev_mcspi3_bus_io_clkspio_clk:[42,57],dev_mcspi3_bus_vbusp_clk:[42,57],dev_mcspi3_clkspiref_clk:[27,74],dev_mcspi3_io_clkspii_clk:[27,74],dev_mcspi3_io_clkspii_clk_parent_board_0_spi3_clk_out:27,dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[27,74],dev_mcspi3_io_clkspio_clk:[27,74],dev_mcspi3_vbusp_clk:[27,74],dev_mcspi4_bus_clkspiref_clk:[42,57],dev_mcspi4_bus_io_clkspii_clk:42,dev_mcspi4_bus_io_clkspio_clk:42,dev_mcspi4_bus_vbusp_clk:[42,57],dev_mcspi4_clkspiref_clk:[27,74],dev_mcspi4_io_clkspii_clk:[27,74],dev_mcspi4_io_clkspii_clk_parent_board_0_spi4_clk_out:27,dev_mcspi4_io_clkspii_clk_parent_spi_main_4_io_clkspio_clk:27,dev_mcspi4_io_clkspio_clk:[27,74],dev_mcspi4_vbusp_clk:[27,74],dev_mcspi5_clkspiref_clk:74,dev_mcspi5_io_clkspio_clk:74,dev_mcspi5_vbusp_clk:74,dev_mcspi6_clkspiref_clk:74,dev_mcspi6_io_clkspio_clk:74,dev_mcspi6_vbusp_clk:74,dev_mcspi7_clkspiref_clk:74,dev_mcspi7_io_clkspio_clk:74,dev_mcspi7_vbusp_clk:74,dev_mcu_adc0_bus_adc_clk:[42,57],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[42,57],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[42,57],dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_mcu_adc0_bus_sys_clk:[42,57],dev_mcu_adc0_bus_vbus_clk:[42,57],dev_mcu_adc12_16ffc0_adc_clk:74,dev_mcu_adc12_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcu_adc12_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:74,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:74,dev_mcu_adc12_16ffc0_sys_clk:74,dev_mcu_adc12_16ffc0_vbus_clk:74,dev_mcu_adc12_16ffc1_adc_clk:74,dev_mcu_adc12_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcu_adc12_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:74,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:74,dev_mcu_adc12_16ffc1_sys_clk:74,dev_mcu_adc12_16ffc1_vbus_clk:74,dev_mcu_adc1_bus_adc_clk:[42,57],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[42,57],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[42,57],dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_mcu_adc1_bus_sys_clk:[42,57],dev_mcu_adc1_bus_vbus_clk:[42,57],dev_mcu_armss0_bus_interface_clk:57,dev_mcu_armss0_cpu0_bus_cpu_clk:[42,57],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[42,57],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[42,57],dev_mcu_armss0_cpu0_bus_interface_clk:[42,57],dev_mcu_armss0_cpu0_bus_interface_phas:[42,57],dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[42,57],dev_mcu_armss0_cpu1_bus_cpu_clk:[42,57],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[42,57],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[42,57],dev_mcu_armss0_cpu1_bus_interface_clk:[42,57],dev_mcu_armss0_cpu1_bus_interface_phas:[42,57],dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[42,57],dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:[42,57],dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:[42,57],dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:[42,57],dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:[42,57],dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:[42,57],dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:[42,57],dev_mcu_cpsw0_bus_cppi_clk_clk:[42,57],dev_mcu_cpsw0_bus_cpts_genf0_0:57,dev_mcu_cpsw0_bus_cpts_rft_clk:[42,57],dev_mcu_cpsw0_bus_gmii1_mr_clk:[42,57],dev_mcu_cpsw0_bus_gmii1_mt_clk:[42,57],dev_mcu_cpsw0_bus_gmii_rft_clk:[42,57],dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:[42,57],dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:[42,57],dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:[42,57],dev_mcu_cpsw0_bus_rmii_mhz_50_clk:[42,57],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[42,57],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk_out:[42,57],dev_mcu_cpsw0_cppi_clk_clk:74,dev_mcu_cpsw0_cpts_genf0:74,dev_mcu_cpsw0_cpts_rft_clk:74,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:74,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:74,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:74,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:74,dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:74,dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:74,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:74,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:74,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:74,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:74,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:74,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:74,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:74,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:74,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:74,dev_mcu_cpsw0_gmii1_mr_clk:74,dev_mcu_cpsw0_gmii1_mt_clk:74,dev_mcu_cpsw0_gmii_rft_clk:74,dev_mcu_cpsw0_mdio_mdclk_o:74,dev_mcu_cpsw0_rgmii1_rxc_i:74,dev_mcu_cpsw0_rgmii1_txc_i:74,dev_mcu_cpsw0_rgmii1_txc_o:74,dev_mcu_cpsw0_rgmii_mhz_250_clk:74,dev_mcu_cpsw0_rgmii_mhz_50_clk:74,dev_mcu_cpsw0_rgmii_mhz_5_clk:74,dev_mcu_cpsw0_rmii_mhz_50_clk:74,dev_mcu_cpt2_aggr0_bus_vclk_clk:[42,57],dev_mcu_cpt2_aggr0_vclk_clk:74,dev_mcu_ctrl_mmr0_bus_vbusp_clk:[42,57],dev_mcu_dcc0_bus_dcc_clksrc0_clk:[42,57],dev_mcu_dcc0_bus_dcc_clksrc1_clk:[42,57],dev_mcu_dcc0_bus_dcc_clksrc2_clk:[42,57],dev_mcu_dcc0_bus_dcc_clksrc3_clk:[42,57],dev_mcu_dcc0_bus_dcc_clksrc4_clk:[42,57],dev_mcu_dcc0_bus_dcc_clksrc5_clk:[42,57],dev_mcu_dcc0_bus_dcc_clksrc6_clk:[42,57],dev_mcu_dcc0_bus_dcc_clksrc7_clk:[42,57],dev_mcu_dcc0_bus_dcc_input00_clk:[42,57],dev_mcu_dcc0_bus_dcc_input01_clk:[42,57],dev_mcu_dcc0_bus_dcc_input02_clk:[42,57],dev_mcu_dcc0_bus_dcc_input10_clk:[42,57],dev_mcu_dcc0_bus_vbus_clk:[42,57],dev_mcu_dcc0_dcc_clksrc0_clk:[27,74],dev_mcu_dcc0_dcc_clksrc1_clk:[27,74],dev_mcu_dcc0_dcc_clksrc2_clk:[27,74],dev_mcu_dcc0_dcc_clksrc3_clk:[27,74],dev_mcu_dcc0_dcc_clksrc4_clk:[27,74],dev_mcu_dcc0_dcc_clksrc5_clk:[27,74],dev_mcu_dcc0_dcc_clksrc6_clk:[27,74],dev_mcu_dcc0_dcc_clksrc7_clk:[27,74],dev_mcu_dcc0_dcc_input00_clk:[27,74],dev_mcu_dcc0_dcc_input01_clk:[27,74],dev_mcu_dcc0_dcc_input02_clk:[27,74],dev_mcu_dcc0_dcc_input10_clk:[27,74],dev_mcu_dcc0_vbus_clk:[27,74],dev_mcu_dcc1_bus_dcc_clksrc0_clk:[42,57],dev_mcu_dcc1_bus_dcc_clksrc1_clk:[42,57],dev_mcu_dcc1_bus_dcc_clksrc2_clk:[42,57],dev_mcu_dcc1_bus_dcc_clksrc3_clk:[42,57],dev_mcu_dcc1_bus_dcc_clksrc4_clk:[42,57],dev_mcu_dcc1_bus_dcc_clksrc5_clk:[42,57],dev_mcu_dcc1_bus_dcc_clksrc6_clk:[42,57],dev_mcu_dcc1_bus_dcc_clksrc7_clk:[42,57],dev_mcu_dcc1_bus_dcc_input00_clk:[42,57],dev_mcu_dcc1_bus_dcc_input01_clk:[42,57],dev_mcu_dcc1_bus_dcc_input02_clk:[42,57],dev_mcu_dcc1_bus_dcc_input10_clk:[42,57],dev_mcu_dcc1_bus_vbus_clk:[42,57],dev_mcu_dcc1_dcc_clksrc0_clk:74,dev_mcu_dcc1_dcc_clksrc1_clk:74,dev_mcu_dcc1_dcc_clksrc2_clk:74,dev_mcu_dcc1_dcc_clksrc3_clk:74,dev_mcu_dcc1_dcc_clksrc4_clk:74,dev_mcu_dcc1_dcc_clksrc5_clk:74,dev_mcu_dcc1_dcc_clksrc6_clk:74,dev_mcu_dcc1_dcc_clksrc7_clk:74,dev_mcu_dcc1_dcc_input00_clk:74,dev_mcu_dcc1_dcc_input01_clk:74,dev_mcu_dcc1_dcc_input02_clk:74,dev_mcu_dcc1_dcc_input10_clk:74,dev_mcu_dcc1_vbus_clk:74,dev_mcu_dcc2_bus_dcc_clksrc0_clk:[42,57],dev_mcu_dcc2_bus_dcc_clksrc1_clk:[42,57],dev_mcu_dcc2_bus_dcc_clksrc2_clk:[42,57],dev_mcu_dcc2_bus_dcc_clksrc3_clk:[42,57],dev_mcu_dcc2_bus_dcc_clksrc4_clk:[42,57],dev_mcu_dcc2_bus_dcc_clksrc5_clk:[42,57],dev_mcu_dcc2_bus_dcc_clksrc6_clk:[42,57],dev_mcu_dcc2_bus_dcc_clksrc7_clk:[42,57],dev_mcu_dcc2_bus_dcc_input00_clk:[42,57],dev_mcu_dcc2_bus_dcc_input01_clk:[42,57],dev_mcu_dcc2_bus_dcc_input02_clk:[42,57],dev_mcu_dcc2_bus_dcc_input10_clk:[42,57],dev_mcu_dcc2_bus_vbus_clk:[42,57],dev_mcu_dcc2_dcc_clksrc0_clk:74,dev_mcu_dcc2_dcc_clksrc1_clk:74,dev_mcu_dcc2_dcc_clksrc3_clk:74,dev_mcu_dcc2_dcc_clksrc4_clk:74,dev_mcu_dcc2_dcc_clksrc6_clk:74,dev_mcu_dcc2_dcc_clksrc7_clk:74,dev_mcu_dcc2_dcc_input00_clk:74,dev_mcu_dcc2_dcc_input01_clk:74,dev_mcu_dcc2_dcc_input02_clk:74,dev_mcu_dcc2_dcc_input10_clk:74,dev_mcu_dcc2_vbus_clk:74,dev_mcu_debugss0_bus_atb0_clk:[42,57],dev_mcu_debugss0_bus_atb1_clk:[42,57],dev_mcu_debugss0_bus_atb2_clk:[42,57],dev_mcu_debugss0_bus_atb3_clk:[42,57],dev_mcu_debugss0_bus_cfg_clk:[42,57],dev_mcu_debugss0_bus_dbg_clk:[42,57],dev_mcu_debugss0_bus_sys_clk:[42,57],dev_mcu_ecc_aggr0_bus_aggr_clk:[42,57],dev_mcu_ecc_aggr1_bus_aggr_clk:[42,57],dev_mcu_efuse0_bus_efc0_ctl_fclk:57,dev_mcu_efuse0_bus_efc1_ctl_fclk:57,dev_mcu_efuse0_bus_efc2_ctl_fclk:57,dev_mcu_efuse0_bus_efc3_ctl_fclk:57,dev_mcu_efuse0_bus_vbusp_clk_clk:[42,57],dev_mcu_esm0_bus_clk:[42,57],dev_mcu_esm0_clk:[27,74],dev_mcu_fss0_fsas_0_gclk:74,dev_mcu_fss0_hyperbus0_bus_cba_clk:[42,57],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_clk:[42,57],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_inv_clk:[42,57],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_clk:[42,57],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_inv_clk:57,dev_mcu_fss0_hyperbus0_hpb_out_clk_n:57,dev_mcu_fss0_hyperbus0_hpb_out_clk_p:57,dev_mcu_fss0_hyperbus1p0_0_cba_clk:74,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:74,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:74,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:74,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:74,dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:74,dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:74,dev_mcu_fss0_ospi_0_bus_ospi0_dqs_clk:57,dev_mcu_fss0_ospi_0_bus_ospi0_hclk_clk:57,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk:57,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:57,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi0_oclk_clk:57,dev_mcu_fss0_ospi_0_bus_ospi0_oclk_clk:57,dev_mcu_fss0_ospi_0_bus_ospi0_pclk_clk:57,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk:57,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:57,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:57,dev_mcu_fss0_ospi_0_bus_ospi_dqs_clk:42,dev_mcu_fss0_ospi_0_bus_ospi_hclk_clk:42,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk:42,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:42,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi_oclk_clk:42,dev_mcu_fss0_ospi_0_bus_ospi_oclk_clk:42,dev_mcu_fss0_ospi_0_bus_ospi_pclk_clk:42,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk:42,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:42,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:42,dev_mcu_fss0_ospi_0_ospi_dqs_clk:74,dev_mcu_fss0_ospi_0_ospi_hclk_clk:74,dev_mcu_fss0_ospi_0_ospi_iclk_clk:74,dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:74,dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:74,dev_mcu_fss0_ospi_0_ospi_oclk_clk:74,dev_mcu_fss0_ospi_0_ospi_pclk_clk:74,dev_mcu_fss0_ospi_0_ospi_rclk_clk:74,dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:74,dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:74,dev_mcu_fss0_ospi_1_bus_ospi1_dqs_clk:57,dev_mcu_fss0_ospi_1_bus_ospi1_hclk_clk:57,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk:57,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:57,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi1_oclk_clk:57,dev_mcu_fss0_ospi_1_bus_ospi1_oclk_clk:57,dev_mcu_fss0_ospi_1_bus_ospi1_pclk_clk:57,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk:57,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:57,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:57,dev_mcu_fss0_ospi_1_bus_ospi_dqs_clk:42,dev_mcu_fss0_ospi_1_bus_ospi_hclk_clk:42,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk:42,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:42,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi_oclk_clk:42,dev_mcu_fss0_ospi_1_bus_ospi_oclk_clk:42,dev_mcu_fss0_ospi_1_bus_ospi_pclk_clk:42,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk:42,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:42,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:42,dev_mcu_fss0_ospi_1_ospi_dqs_clk:74,dev_mcu_fss0_ospi_1_ospi_hclk_clk:74,dev_mcu_fss0_ospi_1_ospi_iclk_clk:74,dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:74,dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:74,dev_mcu_fss0_ospi_1_ospi_oclk_clk:74,dev_mcu_fss0_ospi_1_ospi_pclk_clk:74,dev_mcu_fss0_ospi_1_ospi_rclk_clk:74,dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:74,dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:74,dev_mcu_gpio0_mmr_clk:27,dev_mcu_i2c0_bus_clk:[42,57],dev_mcu_i2c0_bus_piscl:57,dev_mcu_i2c0_bus_pisys_clk:[42,57],dev_mcu_i2c0_clk:[27,74],dev_mcu_i2c0_piscl:[27,74],dev_mcu_i2c0_pisys_clk:[27,74],dev_mcu_i2c0_porscl:[27,74],dev_mcu_i2c1_clk:[27,74],dev_mcu_i2c1_piscl:[27,74],dev_mcu_i2c1_pisys_clk:[27,74],dev_mcu_i2c1_porscl:27,dev_mcu_i3c0_i3c_pclk_clk:74,dev_mcu_i3c0_i3c_scl_di:74,dev_mcu_i3c0_i3c_scl_do:74,dev_mcu_i3c0_i3c_sclk_clk:74,dev_mcu_i3c1_i3c_pclk_clk:74,dev_mcu_i3c1_i3c_scl_di:74,dev_mcu_i3c1_i3c_scl_do:74,dev_mcu_i3c1_i3c_sclk_clk:74,dev_mcu_m4fss0_core0_dap_clk:27,dev_mcu_m4fss0_core0_vbus_clk:27,dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:27,dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:27,dev_mcu_mcan0_bus_mcanss_cclk_clk:[42,57],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[42,57],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[42,57],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[42,57],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_mcu_mcan0_bus_mcanss_hclk_clk:[42,57],dev_mcu_mcan0_mcanss_cclk_clk:74,dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:74,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:74,dev_mcu_mcan0_mcanss_hclk_clk:74,dev_mcu_mcan1_bus_mcanss_cclk_clk:[42,57],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[42,57],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[42,57],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[42,57],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_mcu_mcan1_bus_mcanss_hclk_clk:[42,57],dev_mcu_mcan1_mcanss_cclk_clk:74,dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:74,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:74,dev_mcu_mcan1_mcanss_hclk_clk:74,dev_mcu_mcrc64_0_clk:27,dev_mcu_mcspi0_bus_clkspiref_clk:[42,57],dev_mcu_mcspi0_bus_io_clkspii_clk:[42,57],dev_mcu_mcspi0_bus_io_clkspio_clk:[42,57],dev_mcu_mcspi0_bus_vbusp_clk:[42,57],dev_mcu_mcspi0_clkspiref_clk:[27,74],dev_mcu_mcspi0_io_clkspii_clk:27,dev_mcu_mcspi0_io_clkspii_clk_parent_board_0_mcu_spi0_clk_out:27,dev_mcu_mcspi0_io_clkspii_clk_parent_spi_mcu_0_io_clkspio_clk:27,dev_mcu_mcspi0_io_clkspio_clk:[27,74],dev_mcu_mcspi0_vbusp_clk:[27,74],dev_mcu_mcspi1_bus_clkspiref_clk:[42,57],dev_mcu_mcspi1_bus_io_clkspii_clk:[42,57],dev_mcu_mcspi1_bus_io_clkspio_clk:[42,57],dev_mcu_mcspi1_bus_vbusp_clk:[42,57],dev_mcu_mcspi1_clkspiref_clk:[27,74],dev_mcu_mcspi1_io_clkspii_clk:[27,74],dev_mcu_mcspi1_io_clkspii_clk_parent_board_0_mcu_spi1_clk_out:27,dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:74,dev_mcu_mcspi1_io_clkspii_clk_parent_spi_mcu_1_io_clkspio_clk:27,dev_mcu_mcspi1_io_clkspio_clk:[27,74],dev_mcu_mcspi1_vbusp_clk:[27,74],dev_mcu_mcspi2_bus_clkspiref_clk:[42,57],dev_mcu_mcspi2_bus_io_clkspii_clk:42,dev_mcu_mcspi2_bus_io_clkspio_clk:42,dev_mcu_mcspi2_bus_vbusp_clk:[42,57],dev_mcu_mcspi2_clkspiref_clk:74,dev_mcu_mcspi2_io_clkspii_clk:74,dev_mcu_mcspi2_io_clkspio_clk:74,dev_mcu_mcspi2_vbusp_clk:74,dev_mcu_mcu_gpiomux_introuter0_intr_clk:27,dev_mcu_msram0_bus_cclk_clk:[42,57],dev_mcu_msram0_bus_vclk_clk:[42,57],dev_mcu_navss0_bus_cpsw0clk:[42,57],dev_mcu_navss0_bus_modss_vd2clk:[42,57],dev_mcu_navss0_bus_pdma_mcu1clk:[42,57],dev_mcu_navss0_bus_udmass_vd2clk:57,dev_mcu_navss0_intr_0_intr_clk:74,dev_mcu_navss0_mcrc_0_clk:74,dev_mcu_navss0_modss_vd2clk:74,dev_mcu_navss0_proxy0_clk_clk:74,dev_mcu_navss0_ringacc0_sys_clk:74,dev_mcu_navss0_udmap_0_sys_clk:74,dev_mcu_navss0_udmass_inta_0_sys_clk:74,dev_mcu_navss0_udmass_vd2clk:74,dev_mcu_pbist0_bus_clk1_clk:[42,57],dev_mcu_pbist0_bus_clk2_clk:[42,57],dev_mcu_pbist0_bus_clk4_clk:[42,57],dev_mcu_pdma0_bus_vclk:[42,57],dev_mcu_pdma1_bus_vclk:[42,57],dev_mcu_pll_mmr0_bus_vbusp_clk:[42,57],dev_mcu_psc0_clk:27,dev_mcu_psc0_slow_clk:27,dev_mcu_psram0_bus_clk_clk:[42,57],dev_mcu_r5fss0_core0_cpu_clk:74,dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:74,dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:74,dev_mcu_r5fss0_core0_interface_clk:74,dev_mcu_r5fss0_core0_interface_phas:74,dev_mcu_r5fss0_core1_cpu_clk:74,dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:74,dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:74,dev_mcu_r5fss0_core1_interface_clk:74,dev_mcu_r5fss0_core1_interface_phas:74,dev_mcu_rom0_bus_clk_clk:[42,57],dev_mcu_rti0_bus_rti_clk:[42,57],dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_mcu_rti0_bus_vbusp_clk:[42,57],dev_mcu_rti0_rti_clk:[27,74],dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[27,74],dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:74,dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:27,dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clkout:27,dev_mcu_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:74,dev_mcu_rti0_vbusp_clk:[27,74],dev_mcu_rti1_bus_rti_clk:[42,57],dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_mcu_rti1_bus_vbusp_clk:[42,57],dev_mcu_rti1_rti_clk:74,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:74,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:74,dev_mcu_rti1_vbusp_clk:74,dev_mcu_sa2_ul0_pka_in_clk:74,dev_mcu_sa2_ul0_x1_clk:74,dev_mcu_sa2_ul0_x2_clk:74,dev_mcu_sec_mmr0_bus_vbusp_clk:[42,57],dev_mcu_timer0_bus_timer_hclk_clk:[42,57],dev_mcu_timer0_bus_timer_tclk_clk:[42,57],dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[42,57],dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:57,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[42,57],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_mcu_timer0_timer_hclk_clk:[27,74],dev_mcu_timer0_timer_pwm:[27,74],dev_mcu_timer0_timer_tclk_clk:[27,74],dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[27,74],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:74,dev_mcu_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:27,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[27,74],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:74,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:27,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:27,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:27,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:74,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:74,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:27,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:74,dev_mcu_timer1_bus_timer_hclk_clk:[42,57],dev_mcu_timer1_bus_timer_tclk_clk:[42,57],dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[42,57],dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:57,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[42,57],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_mcu_timer1_timer_hclk_clk:[27,74],dev_mcu_timer1_timer_pwm:27,dev_mcu_timer1_timer_tclk_clk:[27,74],dev_mcu_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:27,dev_mcu_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:27,dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm:74,dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:27,dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:27,dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:27,dev_mcu_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_mcu_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:27,dev_mcu_timer1_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:27,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:74,dev_mcu_timer2_bus_timer_hclk_clk:[42,57],dev_mcu_timer2_bus_timer_tclk_clk:[42,57],dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[42,57],dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:57,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[42,57],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_mcu_timer2_timer_hclk_clk:[27,74],dev_mcu_timer2_timer_pwm:[27,74],dev_mcu_timer2_timer_tclk_clk:[27,74],dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[27,74],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:74,dev_mcu_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:27,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[27,74],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:74,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:27,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:27,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:27,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:74,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:74,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:27,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:74,dev_mcu_timer3_bus_timer_hclk_clk:[42,57],dev_mcu_timer3_bus_timer_tclk_clk:[42,57],dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[42,57],dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:57,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[42,57],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_mcu_timer3_timer_hclk_clk:[27,74],dev_mcu_timer3_timer_pwm:27,dev_mcu_timer3_timer_tclk_clk:[27,74],dev_mcu_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:27,dev_mcu_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:27,dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm:74,dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:27,dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:27,dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:27,dev_mcu_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_mcu_timer3_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:27,dev_mcu_timer3_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:27,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:74,dev_mcu_timer4_timer_hclk_clk:74,dev_mcu_timer4_timer_pwm:74,dev_mcu_timer4_timer_tclk_clk:74,dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:74,dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:74,dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:74,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:74,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:74,dev_mcu_timer5_timer_hclk_clk:74,dev_mcu_timer5_timer_tclk_clk:74,dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm:74,dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:74,dev_mcu_timer6_timer_hclk_clk:74,dev_mcu_timer6_timer_pwm:74,dev_mcu_timer6_timer_tclk_clk:74,dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:74,dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:74,dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:74,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:74,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:74,dev_mcu_timer7_timer_hclk_clk:74,dev_mcu_timer7_timer_tclk_clk:74,dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm:74,dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:74,dev_mcu_timer8_timer_hclk_clk:74,dev_mcu_timer8_timer_pwm:74,dev_mcu_timer8_timer_tclk_clk:74,dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:74,dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:74,dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:74,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:74,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:74,dev_mcu_timer9_timer_hclk_clk:74,dev_mcu_timer9_timer_tclk_clk:74,dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm:74,dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:74,dev_mcu_uart0_bus_fclk_clk:[42,57],dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[42,57],dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[42,57],dev_mcu_uart0_bus_vbusp_clk:[42,57],dev_mcu_uart0_fclk_clk:[27,74],dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:74,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:74,dev_mcu_uart0_vbusp_clk:[27,74],dev_mcu_uart1_fclk_clk:27,dev_mcu_uart1_vbusp_clk:27,dev_mlb0_mlbss_amlb_clk:74,dev_mlb0_mlbss_hclk_clk:74,dev_mlb0_mlbss_mlb_clk:74,dev_mlb0_mlbss_pclk_clk:74,dev_mlb0_mlbss_sclk_clk:74,dev_mmcsd0_bus_emmcsdss_vbus_clk:[42,57],dev_mmcsd0_bus_emmcsdss_xin_clk:[42,57],dev_mmcsd0_emmcss_io_clk:74,dev_mmcsd0_emmcss_vbus_clk:[27,74],dev_mmcsd0_emmcss_xin_clk:[27,74],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:74,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:74,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[27,74],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:74,dev_mmcsd0_emmcss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:27,dev_mmcsd1_bus_emmcsdss_vbus_clk:[42,57],dev_mmcsd1_bus_emmcsdss_xin_clk:[42,57],dev_mmcsd1_emmcsdss_io_clk_i:[27,74],dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clklb_out:27,dev_mmcsd1_emmcsdss_io_clk_i_parent_emmcsd4ss_main_0_emmcsdss_io_clk_o:27,dev_mmcsd1_emmcsdss_io_clk_o:[27,74],dev_mmcsd1_emmcsdss_vbus_clk:[27,74],dev_mmcsd1_emmcsdss_xin_clk:[27,74],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:74,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:74,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[27,74],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:74,dev_mmcsd1_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:27,dev_mmcsd2_emmcsdss_io_clk_i:74,dev_mmcsd2_emmcsdss_io_clk_o:74,dev_mmcsd2_emmcsdss_vbus_clk:74,dev_mmcsd2_emmcsdss_xin_clk:74,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:74,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:74,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:74,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:74,dev_msram_256k0_cclk_clk:27,dev_msram_256k0_vclk_clk:27,dev_msram_256k1_cclk_clk:27,dev_msram_256k1_vclk_clk:27,dev_msram_256k2_cclk_clk:27,dev_msram_256k2_vclk_clk:27,dev_msram_256k3_cclk_clk:27,dev_msram_256k3_vclk_clk:27,dev_msram_256k4_cclk_clk:27,dev_msram_256k4_vclk_clk:27,dev_msram_256k5_cclk_clk:27,dev_msram_256k5_vclk_clk:27,dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:57,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:57,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:57,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:57,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:57,dev_navss0_bus_cpts0_genf2_0:57,dev_navss0_bus_cpts0_genf3_0:57,dev_navss0_bus_cpts0_genf4_0:57,dev_navss0_bus_cpts0_genf5_0:57,dev_navss0_bus_icss_g0clk:[42,57],dev_navss0_bus_icss_g1clk:[42,57],dev_navss0_bus_icss_g2clk:[42,57],dev_navss0_bus_modss_vd2clk:57,dev_navss0_bus_msmc0clk:[42,57],dev_navss0_bus_nbss_vclk:[42,57],dev_navss0_bus_nbss_vd2clk:[42,57],dev_navss0_bus_pdma_main1clk:[42,57],dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[42,57],dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk_out:[42,57],dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1_out:[42,57],dev_navss0_bus_udmass_vd2clk:57,dev_navss0_cpts0_genf2:74,dev_navss0_cpts0_genf3:74,dev_navss0_cpts_0_rclk:74,dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:74,dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:74,dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:74,dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:74,dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:74,dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:74,dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:74,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:74,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:74,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:74,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:74,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:74,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:74,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:74,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:74,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:74,dev_navss0_cpts_0_ts_genf0:74,dev_navss0_cpts_0_ts_genf1:74,dev_navss0_cpts_0_vbusp_gclk:74,dev_navss0_dti_0_clk_clk:74,dev_navss0_dti_0_ext0_dti_clk_clk:74,dev_navss0_dti_0_ext1_dti_clk_clk:74,dev_navss0_dti_0_ext2_dti_clk_clk:74,dev_navss0_dti_0_ext3_dti_clk_clk:74,dev_navss0_intr_router_0_intr_clk:74,dev_navss0_mailbox_0_vclk_clk:74,dev_navss0_mailbox_10_vclk_clk:74,dev_navss0_mailbox_11_vclk_clk:74,dev_navss0_mailbox_1_vclk_clk:74,dev_navss0_mailbox_2_vclk_clk:74,dev_navss0_mailbox_3_vclk_clk:74,dev_navss0_mailbox_4_vclk_clk:74,dev_navss0_mailbox_5_vclk_clk:74,dev_navss0_mailbox_6_vclk_clk:74,dev_navss0_mailbox_7_vclk_clk:74,dev_navss0_mailbox_8_vclk_clk:74,dev_navss0_mailbox_9_vclk_clk:74,dev_navss0_mcrc_0_clk:74,dev_navss0_modss_intaggr_0_sys_clk:74,dev_navss0_modss_intaggr_1_sys_clk:74,dev_navss0_modss_vd2clk:74,dev_navss0_proxy_0_clk_clk:74,dev_navss0_ringacc_0_sys_clk:74,dev_navss0_spinlock_0_clk:74,dev_navss0_tbu_0_clk_clk:74,dev_navss0_tcu_0_clk_clk:74,dev_navss0_timermgr_0_eon_tick_evt:74,dev_navss0_timermgr_0_vclk_clk:74,dev_navss0_timermgr_1_eon_tick_evt:74,dev_navss0_timermgr_1_vclk_clk:74,dev_navss0_udmap_0_sys_clk:74,dev_navss0_udmass_intaggr_0_sys_clk:74,dev_navss0_udmass_vd2clk:74,dev_navss0_virtss_vd2clk:74,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:57,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_dss_bus_out0:42,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:57,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_dss_bus_out0:42,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:[42,57],dev_pbist0_bus_clk1_clk:[42,57],dev_pbist0_bus_clk2_clk:[42,57],dev_pbist0_bus_clk4_clk:[42,57],dev_pbist0_clk8_clk:27,dev_pbist1_bus_clk1_clk:[42,57],dev_pbist1_bus_clk2_clk:[42,57],dev_pbist1_bus_clk4_clk:[42,57],dev_pbist1_clk8_clk:27,dev_pbist2_clk8_clk:27,dev_pbist3_clk8_clk:27,dev_pcie0_bus_pcie_cba_clk:[42,57],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[42,57],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[42,57],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[42,57],dev_pcie0_bus_pcie_txi0_clk:[42,57],dev_pcie0_bus_pcie_txr0_clk:[42,57],dev_pcie0_bus_pcie_txr1_clk:[42,57],dev_pcie0_pcie_cba_clk:[27,74],dev_pcie0_pcie_cpts_rclk_clk:[27,74],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:27,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[27,74],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[27,74],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:74,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[27,74],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:74,dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:74,dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[27,74],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:74,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:27,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:27,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:27,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:74,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:74,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:74,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:74,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:74,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:74,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:74,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:74,dev_pcie0_pcie_lane0_refclk:[27,74],dev_pcie0_pcie_lane0_rxclk:[27,74],dev_pcie0_pcie_lane0_rxfclk:[27,74],dev_pcie0_pcie_lane0_txclk:[27,74],dev_pcie0_pcie_lane0_txfclk:[27,74],dev_pcie0_pcie_lane0_txmclk:[27,74],dev_pcie0_pcie_lane1_refclk:74,dev_pcie0_pcie_lane1_rxclk:74,dev_pcie0_pcie_lane1_rxfclk:74,dev_pcie0_pcie_lane1_txclk:74,dev_pcie0_pcie_lane1_txfclk:74,dev_pcie0_pcie_lane1_txmclk:74,dev_pcie0_pcie_pm_clk:[27,74],dev_pcie1_bus_pcie_cba_clk:[42,57],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[42,57],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[42,57],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[42,57],dev_pcie1_bus_pcie_txi0_clk:[42,57],dev_pcie1_bus_pcie_txr0_clk:[42,57],dev_pcie1_pcie_cba_clk:74,dev_pcie1_pcie_cpts_rclk_clk:74,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:74,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:74,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:74,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:74,dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:74,dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:74,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:74,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:74,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:74,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:74,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:74,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:74,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:74,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:74,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:74,dev_pcie1_pcie_lane0_refclk:74,dev_pcie1_pcie_lane0_rxclk:74,dev_pcie1_pcie_lane0_rxfclk:74,dev_pcie1_pcie_lane0_txclk:74,dev_pcie1_pcie_lane0_txfclk:74,dev_pcie1_pcie_lane0_txmclk:74,dev_pcie1_pcie_lane1_refclk:74,dev_pcie1_pcie_lane1_rxclk:74,dev_pcie1_pcie_lane1_rxfclk:74,dev_pcie1_pcie_lane1_txclk:74,dev_pcie1_pcie_lane1_txfclk:74,dev_pcie1_pcie_lane1_txmclk:74,dev_pcie1_pcie_pm_clk:74,dev_pcie2_pcie_cba_clk:74,dev_pcie2_pcie_cpts_rclk_clk:74,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:74,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:74,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:74,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:74,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:74,dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:74,dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:74,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:74,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:74,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:74,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:74,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:74,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:74,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:74,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:74,dev_pcie2_pcie_lane0_refclk:74,dev_pcie2_pcie_lane0_rxclk:74,dev_pcie2_pcie_lane0_rxfclk:74,dev_pcie2_pcie_lane0_txclk:74,dev_pcie2_pcie_lane0_txfclk:74,dev_pcie2_pcie_lane0_txmclk:74,dev_pcie2_pcie_lane1_refclk:74,dev_pcie2_pcie_lane1_rxclk:74,dev_pcie2_pcie_lane1_rxfclk:74,dev_pcie2_pcie_lane1_txclk:74,dev_pcie2_pcie_lane1_txfclk:74,dev_pcie2_pcie_lane1_txmclk:74,dev_pcie2_pcie_pm_clk:74,dev_pcie3_pcie_cba_clk:74,dev_pcie3_pcie_cpts_rclk_clk:74,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:74,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:74,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:74,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:74,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:74,dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:74,dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:74,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:74,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:74,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:74,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:74,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:74,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:74,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:74,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:74,dev_pcie3_pcie_lane0_refclk:74,dev_pcie3_pcie_lane0_rxclk:74,dev_pcie3_pcie_lane0_rxfclk:74,dev_pcie3_pcie_lane0_txclk:74,dev_pcie3_pcie_lane0_txfclk:74,dev_pcie3_pcie_lane0_txmclk:74,dev_pcie3_pcie_lane1_refclk:74,dev_pcie3_pcie_lane1_rxclk:74,dev_pcie3_pcie_lane1_rxfclk:74,dev_pcie3_pcie_lane1_txclk:74,dev_pcie3_pcie_lane1_txfclk:74,dev_pcie3_pcie_lane1_txmclk:74,dev_pcie3_pcie_pm_clk:74,dev_pdma0_bus_vclk:[42,57],dev_pdma1_bus_vclk:[42,57],dev_pdma_debug0_bus_vclk:[42,57],dev_pll_mmr0_bus_vbusp_clk:[42,57],dev_pllctrl0_bus_pll_clkout_clk:[42,57],dev_pllctrl0_bus_pll_refclk_clk:[42,57],dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_pllctrl0_bus_vbus_slv_refclk_clk:[42,57],dev_postdiv1_16fft1_fref_clk:27,dev_postdiv1_16fft1_hsdivout5_clk:27,dev_postdiv1_16fft1_hsdivout6_clk:27,dev_postdiv1_16fft1_postdiv_clkin_clk:27,dev_postdiv4_16ff0_fref_clk:27,dev_postdiv4_16ff0_hsdivout5_clk:27,dev_postdiv4_16ff0_hsdivout6_clk:27,dev_postdiv4_16ff0_hsdivout7_clk:27,dev_postdiv4_16ff0_hsdivout8_clk:27,dev_postdiv4_16ff0_hsdivout9_clk:27,dev_postdiv4_16ff0_postdiv_clkin_clk:27,dev_postdiv4_16ff2_fref_clk:27,dev_postdiv4_16ff2_hsdivout5_clk:27,dev_postdiv4_16ff2_hsdivout6_clk:27,dev_postdiv4_16ff2_hsdivout7_clk:27,dev_postdiv4_16ff2_hsdivout8_clk:27,dev_postdiv4_16ff2_hsdivout9_clk:27,dev_postdiv4_16ff2_postdiv_clkin_clk:27,dev_pru_icssg0_bus_core_clk:[42,57],dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[42,57],dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_pru_icssg0_bus_iep_clk:[42,57],dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[42,57],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[42,57],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[42,57],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[42,57],dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:57,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:57,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:57,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:57,dev_pru_icssg0_bus_rgmii_mhz_250_clk:[42,57],dev_pru_icssg0_bus_rgmii_mhz_50_clk:[42,57],dev_pru_icssg0_bus_rgmii_mhz_5_clk:[42,57],dev_pru_icssg0_bus_uclk_clk:[42,57],dev_pru_icssg0_bus_vclk_clk:[42,57],dev_pru_icssg0_bus_wiz0_rx_slv_clk:[42,57],dev_pru_icssg0_bus_wiz0_tx_slv_clk:[42,57],dev_pru_icssg0_bus_wiz1_rx_slv_clk:[42,57],dev_pru_icssg0_bus_wiz1_tx_slv_clk:[42,57],dev_pru_icssg0_core_clk:[27,74],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[27,74],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:74,dev_pru_icssg0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:27,dev_pru_icssg0_iep_clk:[27,74],dev_pru_icssg0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:27,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:[27,74],dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:[27,74],dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:74,dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:[27,74],dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:74,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:74,dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[27,74],dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:74,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:27,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:27,dev_pru_icssg0_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:27,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:74,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:74,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:74,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:74,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:74,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:74,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:74,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:74,dev_pru_icssg0_pr1_mdio_mdclk_o:[27,74],dev_pru_icssg0_pr1_rgmii0_rxc_i:[27,74],dev_pru_icssg0_pr1_rgmii0_txc_i:[27,74],dev_pru_icssg0_pr1_rgmii0_txc_o:[27,74],dev_pru_icssg0_pr1_rgmii1_rxc_i:[27,74],dev_pru_icssg0_pr1_rgmii1_txc_i:[27,74],dev_pru_icssg0_pr1_rgmii1_txc_o:[27,74],dev_pru_icssg0_rgmii_mhz_250_clk:[27,74],dev_pru_icssg0_rgmii_mhz_50_clk:[27,74],dev_pru_icssg0_rgmii_mhz_5_clk:[27,74],dev_pru_icssg0_uclk_clk:[27,74],dev_pru_icssg0_vclk_clk:[27,74],dev_pru_icssg1_bus_core_clk:[42,57],dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[42,57],dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_pru_icssg1_bus_iep_clk:[42,57],dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[42,57],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[42,57],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[42,57],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[42,57],dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:57,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:57,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:57,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:57,dev_pru_icssg1_bus_rgmii_mhz_250_clk:[42,57],dev_pru_icssg1_bus_rgmii_mhz_50_clk:[42,57],dev_pru_icssg1_bus_rgmii_mhz_5_clk:[42,57],dev_pru_icssg1_bus_uclk_clk:[42,57],dev_pru_icssg1_bus_vclk_clk:[42,57],dev_pru_icssg1_bus_wiz0_rx_slv_clk:[42,57],dev_pru_icssg1_bus_wiz0_tx_slv_clk:[42,57],dev_pru_icssg1_bus_wiz1_rx_slv_clk:[42,57],dev_pru_icssg1_bus_wiz1_tx_slv_clk:[42,57],dev_pru_icssg1_core_clk:[27,74],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[27,74],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:74,dev_pru_icssg1_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:27,dev_pru_icssg1_iep_clk:[27,74],dev_pru_icssg1_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:27,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:[27,74],dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:[27,74],dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:74,dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:[27,74],dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:74,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:74,dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[27,74],dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:74,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:27,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:27,dev_pru_icssg1_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:27,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:74,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:74,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:74,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:74,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:74,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:74,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:74,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:74,dev_pru_icssg1_pr1_mdio_mdclk_o:[27,74],dev_pru_icssg1_pr1_rgmii0_rxc_i:[27,74],dev_pru_icssg1_pr1_rgmii0_txc_i:[27,74],dev_pru_icssg1_pr1_rgmii0_txc_o:[27,74],dev_pru_icssg1_pr1_rgmii1_rxc_i:[27,74],dev_pru_icssg1_pr1_rgmii1_txc_i:[27,74],dev_pru_icssg1_pr1_rgmii1_txc_o:[27,74],dev_pru_icssg1_rgmii_mhz_250_clk:[27,74],dev_pru_icssg1_rgmii_mhz_50_clk:[27,74],dev_pru_icssg1_rgmii_mhz_5_clk:[27,74],dev_pru_icssg1_serdes0_refclk:74,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:74,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:74,dev_pru_icssg1_serdes0_rxclk:74,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:74,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:74,dev_pru_icssg1_serdes0_rxfclk:74,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:74,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:74,dev_pru_icssg1_serdes0_txclk:74,dev_pru_icssg1_serdes0_txfclk:74,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:74,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:74,dev_pru_icssg1_serdes0_txmclk:74,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:74,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:74,dev_pru_icssg1_serdes1_refclk:74,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:74,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:74,dev_pru_icssg1_serdes1_rxclk:74,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:74,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:74,dev_pru_icssg1_serdes1_rxfclk:74,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:74,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:74,dev_pru_icssg1_serdes1_txclk:74,dev_pru_icssg1_serdes1_txfclk:74,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:74,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:74,dev_pru_icssg1_serdes1_txmclk:74,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:74,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:74,dev_pru_icssg1_uclk_clk:[27,74],dev_pru_icssg1_vclk_clk:[27,74],dev_pru_icssg2_bus_core_clk:[42,57],dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[42,57],dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_pru_icssg2_bus_iep_clk:[42,57],dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[42,57],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[42,57],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[42,57],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[42,57],dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:57,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:57,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:57,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:57,dev_pru_icssg2_bus_rgmii_mhz_250_clk:[42,57],dev_pru_icssg2_bus_rgmii_mhz_50_clk:[42,57],dev_pru_icssg2_bus_rgmii_mhz_5_clk:[42,57],dev_pru_icssg2_bus_uclk_clk:[42,57],dev_pru_icssg2_bus_vclk_clk:[42,57],dev_pru_icssg2_bus_wiz0_rx_slv_clk:[42,57],dev_pru_icssg2_bus_wiz0_tx_mst_clk:[42,57],dev_pru_icssg2_bus_wiz0_tx_slv_clk:[42,57],dev_pru_icssg2_bus_wiz1_rx_slv_clk:[42,57],dev_pru_icssg2_bus_wiz1_tx_mst_clk:[42,57],dev_pru_icssg2_bus_wiz1_tx_slv_clk:[42,57],dev_psc0_bus_clk:[42,57],dev_psc0_bus_slow_clk:[42,57],dev_psc0_clk:[27,74],dev_psc0_slow_clk:[27,74],dev_psramecc0_bus_clk_clk:[42,57],dev_psramecc0_clk_clk:27,dev_r5fss0_core0_cpu_clk:[27,74],dev_r5fss0_core0_interface_clk:[27,74],dev_r5fss0_core0_interface_phas:74,dev_r5fss0_core1_cpu_clk:[27,74],dev_r5fss0_core1_interface_clk:[27,74],dev_r5fss0_core1_interface_phas:74,dev_r5fss0_introuter0_intr_clk:74,dev_r5fss1_core0_cpu_clk:[27,74],dev_r5fss1_core0_interface_clk:[27,74],dev_r5fss1_core0_interface_phas:74,dev_r5fss1_core1_cpu_clk:[27,74],dev_r5fss1_core1_interface_clk:[27,74],dev_r5fss1_core1_interface_phas:74,dev_r5fss1_introuter0_intr_clk:74,dev_rti0_bus_rti_clk:[42,57],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[42,57],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[42,57],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[42,57],dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_rti0_bus_vbusp_clk:[42,57],dev_rti0_rti_clk:[27,74],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:74,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:74,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:74,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:74,dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[27,74],dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:74,dev_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:27,dev_rti0_rti_clk_parent_gluelogic_rcosc_clkout:27,dev_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:74,dev_rti0_vbusp_clk:[27,74],dev_rti10_rti_clk:27,dev_rti10_rti_clk_parent_gluelogic_hfosc0_clkout:27,dev_rti10_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:27,dev_rti10_rti_clk_parent_gluelogic_rcosc_clkout:27,dev_rti10_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_rti10_vbusp_clk:27,dev_rti11_rti_clk:27,dev_rti11_rti_clk_parent_gluelogic_hfosc0_clkout:27,dev_rti11_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:27,dev_rti11_rti_clk_parent_gluelogic_rcosc_clkout:27,dev_rti11_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_rti11_vbusp_clk:27,dev_rti15_rti_clk:74,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:74,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:74,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:74,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:74,dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:74,dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:74,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:74,dev_rti15_vbusp_clk:74,dev_rti16_rti_clk:74,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:74,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:74,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:74,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:74,dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:74,dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:74,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:74,dev_rti16_vbusp_clk:74,dev_rti1_bus_rti_clk:[42,57],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[42,57],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[42,57],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[42,57],dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_rti1_bus_vbusp_clk:[42,57],dev_rti1_rti_clk:[27,74],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:74,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:74,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:74,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:74,dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[27,74],dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:74,dev_rti1_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:27,dev_rti1_rti_clk_parent_gluelogic_rcosc_clkout:27,dev_rti1_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:74,dev_rti1_vbusp_clk:[27,74],dev_rti24_rti_clk:74,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:74,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:74,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:74,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:74,dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:74,dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:74,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:74,dev_rti24_vbusp_clk:74,dev_rti25_rti_clk:74,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:74,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:74,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:74,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:74,dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:74,dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:74,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:74,dev_rti25_vbusp_clk:74,dev_rti28_rti_clk:74,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:74,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:74,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:74,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:74,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:74,dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:74,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:74,dev_rti28_vbusp_clk:74,dev_rti29_rti_clk:74,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:74,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:74,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:74,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:74,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:74,dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:74,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:74,dev_rti29_vbusp_clk:74,dev_rti2_bus_rti_clk:[42,57],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[42,57],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[42,57],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[42,57],dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_rti2_bus_vbusp_clk:[42,57],dev_rti30_rti_clk:74,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:74,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:74,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:74,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:74,dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:74,dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:74,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:74,dev_rti30_vbusp_clk:74,dev_rti31_rti_clk:74,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:74,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:74,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:74,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:74,dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:74,dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:74,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:74,dev_rti31_vbusp_clk:74,dev_rti3_bus_rti_clk:[42,57],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[42,57],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[42,57],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[42,57],dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_rti3_bus_vbusp_clk:[42,57],dev_rti8_rti_clk:27,dev_rti8_rti_clk_parent_gluelogic_hfosc0_clkout:27,dev_rti8_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:27,dev_rti8_rti_clk_parent_gluelogic_rcosc_clkout:27,dev_rti8_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_rti8_vbusp_clk:27,dev_rti9_rti_clk:27,dev_rti9_rti_clk_parent_gluelogic_hfosc0_clkout:27,dev_rti9_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:27,dev_rti9_rti_clk_parent_gluelogic_rcosc_clkout:27,dev_rti9_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_rti9_vbusp_clk:27,dev_sa2_ul0_bus_pka_in_clk:[42,57],dev_sa2_ul0_bus_x1_clk:[42,57],dev_sa2_ul0_bus_x2_clk:[42,57],dev_sa2_ul0_pka_in_clk:[27,74],dev_sa2_ul0_x1_clk:[27,74],dev_sa2_ul0_x2_clk:[27,74],dev_serdes0_bus_clk:[42,57],dev_serdes0_bus_ip2_ln0_txrclk:[42,57],dev_serdes0_bus_ip3_ln0_txrclk:[42,57],dev_serdes0_bus_li_refclk:[42,57],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[42,57],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[42,57],dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk_out:[42,57],dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_serdes0_bus_ln0_rxclk:[42,57],dev_serdes0_bus_ln0_txclk:[42,57],dev_serdes0_bus_refclkpn:57,dev_serdes0_bus_refclkpp:57,dev_serdes1_bus_clk:[42,57],dev_serdes1_bus_ip1_ln0_txrclk:[42,57],dev_serdes1_bus_ip2_ln0_txrclk:[42,57],dev_serdes1_bus_ip3_ln0_txrclk:[42,57],dev_serdes1_bus_ln0_rxclk:[42,57],dev_serdes1_bus_ln0_txclk:[42,57],dev_serdes1_bus_refclkpn:57,dev_serdes1_bus_refclkpp:57,dev_serdes1_bus_ri_refclk:[42,57],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[42,57],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[42,57],dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk_out:[42,57],dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_serdes_10g0_clk:[27,74],dev_serdes_10g0_core_ref_clk:[27,74],dev_serdes_10g0_core_ref_clk_parent_board_0_ext_refclk1_out:27,dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:74,dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:[27,74],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[27,74],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:74,dev_serdes_10g0_core_ref_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:27,dev_serdes_10g0_ip1_ln0_refclk:[27,74],dev_serdes_10g0_ip1_ln0_rxclk:[27,74],dev_serdes_10g0_ip1_ln0_rxfclk:[27,74],dev_serdes_10g0_ip1_ln0_txclk:[27,74],dev_serdes_10g0_ip1_ln0_txfclk:[27,74],dev_serdes_10g0_ip1_ln0_txmclk:[27,74],dev_serdes_10g0_ip1_ln1_refclk:74,dev_serdes_10g0_ip1_ln1_rxclk:74,dev_serdes_10g0_ip1_ln1_rxfclk:74,dev_serdes_10g0_ip1_ln1_txclk:74,dev_serdes_10g0_ip1_ln1_txfclk:74,dev_serdes_10g0_ip1_ln1_txmclk:74,dev_serdes_10g0_ip1_ln2_refclk:74,dev_serdes_10g0_ip1_ln2_rxclk:74,dev_serdes_10g0_ip1_ln2_rxfclk:74,dev_serdes_10g0_ip1_ln2_txclk:74,dev_serdes_10g0_ip1_ln2_txfclk:74,dev_serdes_10g0_ip1_ln2_txmclk:74,dev_serdes_10g0_ip1_ln3_refclk:74,dev_serdes_10g0_ip1_ln3_rxclk:74,dev_serdes_10g0_ip1_ln3_rxfclk:74,dev_serdes_10g0_ip1_ln3_txclk:74,dev_serdes_10g0_ip1_ln3_txfclk:74,dev_serdes_10g0_ip1_ln3_txmclk:74,dev_serdes_10g0_ip2_ln0_refclk:27,dev_serdes_10g0_ip2_ln0_rxclk:27,dev_serdes_10g0_ip2_ln0_rxfclk:27,dev_serdes_10g0_ip2_ln0_txclk:27,dev_serdes_10g0_ip2_ln0_txfclk:27,dev_serdes_10g0_ip2_ln0_txmclk:27,dev_serdes_10g0_ip3_ln0_refclk:74,dev_serdes_10g0_ip3_ln0_rxclk:74,dev_serdes_10g0_ip3_ln0_rxfclk:74,dev_serdes_10g0_ip3_ln0_txclk:74,dev_serdes_10g0_ip3_ln0_txfclk:74,dev_serdes_10g0_ip3_ln0_txmclk:74,dev_serdes_10g0_ip3_ln1_refclk:74,dev_serdes_10g0_ip3_ln1_rxclk:74,dev_serdes_10g0_ip3_ln1_rxfclk:74,dev_serdes_10g0_ip3_ln1_txclk:74,dev_serdes_10g0_ip3_ln1_txfclk:74,dev_serdes_10g0_ip3_ln1_txmclk:74,dev_serdes_10g0_ip3_ln2_refclk:74,dev_serdes_10g0_ip3_ln2_rxclk:74,dev_serdes_10g0_ip3_ln2_rxfclk:74,dev_serdes_10g0_ip3_ln2_txclk:74,dev_serdes_10g0_ip3_ln2_txfclk:74,dev_serdes_10g0_ip3_ln2_txmclk:74,dev_serdes_10g0_ip3_ln3_refclk:74,dev_serdes_10g0_ip3_ln3_rxclk:74,dev_serdes_10g0_ip3_ln3_rxfclk:74,dev_serdes_10g0_ip3_ln3_txclk:74,dev_serdes_10g0_ip3_ln3_txfclk:74,dev_serdes_10g0_ip3_ln3_txmclk:74,dev_serdes_10g0_ref_out_clk:[27,74],dev_serdes_16g0_clk:74,dev_serdes_16g0_cmn_refclk1_m:74,dev_serdes_16g0_cmn_refclk1_p:74,dev_serdes_16g0_core_ref1_clk:74,dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:74,dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:74,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:74,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:74,dev_serdes_16g0_core_ref_clk:74,dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:74,dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:74,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:74,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:74,dev_serdes_16g0_ip1_ln0_refclk:74,dev_serdes_16g0_ip1_ln0_rxclk:74,dev_serdes_16g0_ip1_ln0_rxfclk:74,dev_serdes_16g0_ip1_ln0_txclk:74,dev_serdes_16g0_ip1_ln0_txfclk:74,dev_serdes_16g0_ip1_ln0_txmclk:74,dev_serdes_16g0_ip1_ln1_refclk:74,dev_serdes_16g0_ip1_ln1_rxclk:74,dev_serdes_16g0_ip1_ln1_rxfclk:74,dev_serdes_16g0_ip1_ln1_txclk:74,dev_serdes_16g0_ip1_ln1_txfclk:74,dev_serdes_16g0_ip1_ln1_txmclk:74,dev_serdes_16g0_ip2_ln0_refclk:74,dev_serdes_16g0_ip2_ln0_rxclk:74,dev_serdes_16g0_ip2_ln0_rxfclk:74,dev_serdes_16g0_ip2_ln0_txclk:74,dev_serdes_16g0_ip2_ln0_txfclk:74,dev_serdes_16g0_ip2_ln0_txmclk:74,dev_serdes_16g0_ip2_ln1_refclk:74,dev_serdes_16g0_ip2_ln1_rxclk:74,dev_serdes_16g0_ip2_ln1_rxfclk:74,dev_serdes_16g0_ip2_ln1_txclk:74,dev_serdes_16g0_ip2_ln1_txfclk:74,dev_serdes_16g0_ip2_ln1_txmclk:74,dev_serdes_16g0_ip3_ln1_refclk:74,dev_serdes_16g0_ip3_ln1_rxclk:74,dev_serdes_16g0_ip3_ln1_rxfclk:74,dev_serdes_16g0_ip3_ln1_txclk:74,dev_serdes_16g0_ip3_ln1_txfclk:74,dev_serdes_16g0_ip3_ln1_txmclk:74,dev_serdes_16g0_ref1_out_clk:74,dev_serdes_16g0_ref_out_clk:74,dev_serdes_16g1_clk:74,dev_serdes_16g1_cmn_refclk1_m:74,dev_serdes_16g1_cmn_refclk1_p:74,dev_serdes_16g1_core_ref1_clk:74,dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:74,dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:74,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:74,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:74,dev_serdes_16g1_core_ref_clk:74,dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:74,dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:74,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:74,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:74,dev_serdes_16g1_ip1_ln0_refclk:74,dev_serdes_16g1_ip1_ln0_rxclk:74,dev_serdes_16g1_ip1_ln0_rxfclk:74,dev_serdes_16g1_ip1_ln0_txclk:74,dev_serdes_16g1_ip1_ln0_txfclk:74,dev_serdes_16g1_ip1_ln0_txmclk:74,dev_serdes_16g1_ip1_ln1_refclk:74,dev_serdes_16g1_ip1_ln1_rxclk:74,dev_serdes_16g1_ip1_ln1_rxfclk:74,dev_serdes_16g1_ip1_ln1_txclk:74,dev_serdes_16g1_ip1_ln1_txfclk:74,dev_serdes_16g1_ip1_ln1_txmclk:74,dev_serdes_16g1_ip2_ln0_refclk:74,dev_serdes_16g1_ip2_ln0_rxclk:74,dev_serdes_16g1_ip2_ln0_rxfclk:74,dev_serdes_16g1_ip2_ln0_txclk:74,dev_serdes_16g1_ip2_ln0_txfclk:74,dev_serdes_16g1_ip2_ln0_txmclk:74,dev_serdes_16g1_ip2_ln1_refclk:74,dev_serdes_16g1_ip2_ln1_rxclk:74,dev_serdes_16g1_ip2_ln1_rxfclk:74,dev_serdes_16g1_ip2_ln1_txclk:74,dev_serdes_16g1_ip2_ln1_txfclk:74,dev_serdes_16g1_ip2_ln1_txmclk:74,dev_serdes_16g1_ip3_ln1_refclk:74,dev_serdes_16g1_ip3_ln1_rxclk:74,dev_serdes_16g1_ip3_ln1_rxfclk:74,dev_serdes_16g1_ip3_ln1_txclk:74,dev_serdes_16g1_ip3_ln1_txfclk:74,dev_serdes_16g1_ip3_ln1_txmclk:74,dev_serdes_16g1_ip4_ln0_refclk:74,dev_serdes_16g1_ip4_ln0_rxclk:74,dev_serdes_16g1_ip4_ln0_rxfclk:74,dev_serdes_16g1_ip4_ln0_txclk:74,dev_serdes_16g1_ip4_ln0_txfclk:74,dev_serdes_16g1_ip4_ln0_txmclk:74,dev_serdes_16g1_ip4_ln1_refclk:74,dev_serdes_16g1_ip4_ln1_rxclk:74,dev_serdes_16g1_ip4_ln1_rxfclk:74,dev_serdes_16g1_ip4_ln1_txclk:74,dev_serdes_16g1_ip4_ln1_txfclk:74,dev_serdes_16g1_ip4_ln1_txmclk:74,dev_serdes_16g1_ref1_out_clk:74,dev_serdes_16g1_ref_out_clk:74,dev_serdes_16g2_clk:74,dev_serdes_16g2_cmn_refclk1_m:74,dev_serdes_16g2_cmn_refclk1_p:74,dev_serdes_16g2_core_ref1_clk:74,dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:74,dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:74,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:74,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:74,dev_serdes_16g2_core_ref_clk:74,dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:74,dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:74,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:74,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:74,dev_serdes_16g2_ip2_ln0_refclk:74,dev_serdes_16g2_ip2_ln0_rxclk:74,dev_serdes_16g2_ip2_ln0_rxfclk:74,dev_serdes_16g2_ip2_ln0_txclk:74,dev_serdes_16g2_ip2_ln0_txfclk:74,dev_serdes_16g2_ip2_ln0_txmclk:74,dev_serdes_16g2_ip2_ln1_refclk:74,dev_serdes_16g2_ip2_ln1_rxclk:74,dev_serdes_16g2_ip2_ln1_rxfclk:74,dev_serdes_16g2_ip2_ln1_txclk:74,dev_serdes_16g2_ip2_ln1_txfclk:74,dev_serdes_16g2_ip2_ln1_txmclk:74,dev_serdes_16g2_ip3_ln1_refclk:74,dev_serdes_16g2_ip3_ln1_rxclk:74,dev_serdes_16g2_ip3_ln1_rxfclk:74,dev_serdes_16g2_ip3_ln1_txclk:74,dev_serdes_16g2_ip3_ln1_txfclk:74,dev_serdes_16g2_ip3_ln1_txmclk:74,dev_serdes_16g2_ip4_ln0_refclk:74,dev_serdes_16g2_ip4_ln0_rxclk:74,dev_serdes_16g2_ip4_ln0_rxfclk:74,dev_serdes_16g2_ip4_ln0_txclk:74,dev_serdes_16g2_ip4_ln0_txfclk:74,dev_serdes_16g2_ip4_ln0_txmclk:74,dev_serdes_16g2_ip4_ln1_refclk:74,dev_serdes_16g2_ip4_ln1_rxclk:74,dev_serdes_16g2_ip4_ln1_rxfclk:74,dev_serdes_16g2_ip4_ln1_txclk:74,dev_serdes_16g2_ip4_ln1_txfclk:74,dev_serdes_16g2_ip4_ln1_txmclk:74,dev_serdes_16g2_ref1_out_clk:74,dev_serdes_16g2_ref_out_clk:74,dev_serdes_16g3_clk:74,dev_serdes_16g3_cmn_refclk1_m:74,dev_serdes_16g3_cmn_refclk1_p:74,dev_serdes_16g3_core_ref1_clk:74,dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:74,dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:74,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:74,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:74,dev_serdes_16g3_core_ref_clk:74,dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:74,dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:74,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:74,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:74,dev_serdes_16g3_ip2_ln0_refclk:74,dev_serdes_16g3_ip2_ln0_rxclk:74,dev_serdes_16g3_ip2_ln0_rxfclk:74,dev_serdes_16g3_ip2_ln0_txclk:74,dev_serdes_16g3_ip2_ln0_txfclk:74,dev_serdes_16g3_ip2_ln0_txmclk:74,dev_serdes_16g3_ip2_ln1_refclk:74,dev_serdes_16g3_ip2_ln1_rxclk:74,dev_serdes_16g3_ip2_ln1_rxfclk:74,dev_serdes_16g3_ip2_ln1_txclk:74,dev_serdes_16g3_ip2_ln1_txfclk:74,dev_serdes_16g3_ip2_ln1_txmclk:74,dev_serdes_16g3_ip3_ln1_refclk:74,dev_serdes_16g3_ip3_ln1_rxclk:74,dev_serdes_16g3_ip3_ln1_rxfclk:74,dev_serdes_16g3_ip3_ln1_txclk:74,dev_serdes_16g3_ip3_ln1_txfclk:74,dev_serdes_16g3_ip3_ln1_txmclk:74,dev_serdes_16g3_ref1_out_clk:74,dev_serdes_16g3_ref_out_clk:74,dev_spinlock0_vclk_clk:27,dev_stm0_atb_clk:[27,74],dev_stm0_bus_atb_clk:[42,57],dev_stm0_bus_core_clk:[42,57],dev_stm0_bus_vbusp_clk:[42,57],dev_stm0_core_clk:[27,74],dev_stm0_vbusp_clk:[27,74],dev_timer0_bus_timer_hclk_clk:[42,57],dev_timer0_bus_timer_tclk_clk:[42,57],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[42,57],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[42,57],dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[42,57],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:57,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:57,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:57,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:57,dev_timer0_timer_hclk_clk:[27,74],dev_timer0_timer_pwm:[27,74],dev_timer0_timer_tclk_clk:[27,74],dev_timer0_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:27,dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[27,74],dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:[27,74],dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:74,dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[27,74],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:27,dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:27,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:74,dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[27,74],dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:74,dev_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:27,dev_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:74,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:74,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:74,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[27,74],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:74,dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:27,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:27,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:27,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:27,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:74,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:74,dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:74,dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:27,dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:27,dev_timer10_bus_timer_hclk_clk:[42,57],dev_timer10_bus_timer_tclk_clk:[42,57],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[42,57],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[42,57],dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[42,57],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:57,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:57,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:57,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:57,dev_timer10_timer_hclk_clk:[27,74],dev_timer10_timer_pwm:[27,74],dev_timer10_timer_tclk_clk:[27,74],dev_timer10_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:27,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[27,74],dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:[27,74],dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:74,dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[27,74],dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:27,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:27,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:74,dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[27,74],dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:74,dev_timer10_timer_tclk_clk_parent_gluelogic_rcosc_clkout:27,dev_timer10_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:74,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:74,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:74,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[27,74],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:74,dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:27,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:27,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:27,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:27,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:74,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:74,dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:74,dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:27,dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:27,dev_timer11_bus_timer_hclk_clk:[42,57],dev_timer11_bus_timer_tclk_clk:[42,57],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[42,57],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[42,57],dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[42,57],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:57,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:57,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:57,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:57,dev_timer11_timer_hclk_clk:[27,74],dev_timer11_timer_pwm:27,dev_timer11_timer_tclk_clk:[27,74],dev_timer11_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:27,dev_timer11_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:27,dev_timer11_timer_tclk_clk_parent_board_0_ext_refclk1_out:27,dev_timer11_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:27,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:27,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:27,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm:74,dev_timer11_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:27,dev_timer11_timer_tclk_clk_parent_gluelogic_rcosc_clkout:27,dev_timer11_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_timer11_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:27,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:27,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:27,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:27,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:27,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:74,dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:27,dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:27,dev_timer12_timer_hclk_clk:74,dev_timer12_timer_pwm:74,dev_timer12_timer_tclk_clk:74,dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:74,dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:74,dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:74,dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:74,dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:74,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:74,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:74,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:74,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:74,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:74,dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:74,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:74,dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:74,dev_timer13_timer_hclk_clk:74,dev_timer13_timer_tclk_clk:74,dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm:74,dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:74,dev_timer14_timer_hclk_clk:74,dev_timer14_timer_pwm:74,dev_timer14_timer_tclk_clk:74,dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:74,dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:74,dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:74,dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:74,dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:74,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:74,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:74,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:74,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:74,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:74,dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:74,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:74,dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:74,dev_timer15_timer_hclk_clk:74,dev_timer15_timer_tclk_clk:74,dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm:74,dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:74,dev_timer16_timer_hclk_clk:74,dev_timer16_timer_pwm:74,dev_timer16_timer_tclk_clk:74,dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:74,dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:74,dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:74,dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:74,dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:74,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:74,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:74,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:74,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:74,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:74,dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:74,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:74,dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:74,dev_timer17_timer_hclk_clk:74,dev_timer17_timer_tclk_clk:74,dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm:74,dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:74,dev_timer18_timer_hclk_clk:74,dev_timer18_timer_pwm:74,dev_timer18_timer_tclk_clk:74,dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:74,dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:74,dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:74,dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:74,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:74,dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:74,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:74,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:74,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:74,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:74,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:74,dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:74,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:74,dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:74,dev_timer19_timer_hclk_clk:74,dev_timer19_timer_tclk_clk:74,dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm:74,dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:74,dev_timer1_bus_timer_hclk_clk:[42,57],dev_timer1_bus_timer_tclk_clk:[42,57],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[42,57],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[42,57],dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[42,57],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:57,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:57,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:57,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:57,dev_timer1_timer_hclk_clk:[27,74],dev_timer1_timer_pwm:27,dev_timer1_timer_tclk_clk:[27,74],dev_timer1_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:27,dev_timer1_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:27,dev_timer1_timer_tclk_clk_parent_board_0_ext_refclk1_out:27,dev_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:27,dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:27,dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:27,dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm:74,dev_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:27,dev_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:27,dev_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_timer1_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:27,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:27,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:27,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:27,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:27,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:74,dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:27,dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:27,dev_timer2_bus_timer_hclk_clk:[42,57],dev_timer2_bus_timer_tclk_clk:[42,57],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[42,57],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[42,57],dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[42,57],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:57,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:57,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:57,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:57,dev_timer2_timer_hclk_clk:[27,74],dev_timer2_timer_pwm:[27,74],dev_timer2_timer_tclk_clk:[27,74],dev_timer2_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:27,dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[27,74],dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:[27,74],dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:74,dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[27,74],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:27,dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:27,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:74,dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[27,74],dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:74,dev_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:27,dev_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:74,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:74,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:74,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[27,74],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:74,dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:27,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:27,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:27,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:27,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:74,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:74,dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:74,dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:27,dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:27,dev_timer3_bus_timer_hclk_clk:[42,57],dev_timer3_bus_timer_tclk_clk:[42,57],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[42,57],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[42,57],dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[42,57],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:57,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:57,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:57,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:57,dev_timer3_timer_hclk_clk:[27,74],dev_timer3_timer_pwm:27,dev_timer3_timer_tclk_clk:[27,74],dev_timer3_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:27,dev_timer3_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:27,dev_timer3_timer_tclk_clk_parent_board_0_ext_refclk1_out:27,dev_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:27,dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:27,dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:27,dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm:74,dev_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:27,dev_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:27,dev_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_timer3_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:27,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:27,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:27,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:27,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:27,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:74,dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:27,dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:27,dev_timer4_bus_timer_hclk_clk:[42,57],dev_timer4_bus_timer_tclk_clk:[42,57],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[42,57],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[42,57],dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[42,57],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:57,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:57,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:57,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:57,dev_timer4_timer_hclk_clk:[27,74],dev_timer4_timer_pwm:[27,74],dev_timer4_timer_tclk_clk:[27,74],dev_timer4_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:27,dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[27,74],dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:[27,74],dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:74,dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[27,74],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:27,dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:27,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:74,dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[27,74],dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:74,dev_timer4_timer_tclk_clk_parent_gluelogic_rcosc_clkout:27,dev_timer4_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:74,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:74,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:74,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[27,74],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:74,dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:27,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:27,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:27,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:27,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:74,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:74,dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:74,dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:27,dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:27,dev_timer5_bus_timer_hclk_clk:[42,57],dev_timer5_bus_timer_tclk_clk:[42,57],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[42,57],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[42,57],dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[42,57],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:57,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:57,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:57,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:57,dev_timer5_timer_hclk_clk:[27,74],dev_timer5_timer_pwm:27,dev_timer5_timer_tclk_clk:[27,74],dev_timer5_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:27,dev_timer5_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:27,dev_timer5_timer_tclk_clk_parent_board_0_ext_refclk1_out:27,dev_timer5_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:27,dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:27,dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:27,dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm:74,dev_timer5_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:27,dev_timer5_timer_tclk_clk_parent_gluelogic_rcosc_clkout:27,dev_timer5_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_timer5_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:27,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:27,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:27,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:27,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:27,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:74,dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:27,dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:27,dev_timer6_bus_timer_hclk_clk:[42,57],dev_timer6_bus_timer_tclk_clk:[42,57],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[42,57],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[42,57],dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[42,57],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:57,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:57,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:57,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:57,dev_timer6_timer_hclk_clk:[27,74],dev_timer6_timer_pwm:[27,74],dev_timer6_timer_tclk_clk:[27,74],dev_timer6_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:27,dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[27,74],dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:[27,74],dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:74,dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[27,74],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:27,dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:27,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:74,dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[27,74],dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:74,dev_timer6_timer_tclk_clk_parent_gluelogic_rcosc_clkout:27,dev_timer6_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:74,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:74,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:74,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[27,74],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:74,dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:27,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:27,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:27,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:27,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:74,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:74,dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:74,dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:27,dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:27,dev_timer7_bus_timer_hclk_clk:[42,57],dev_timer7_bus_timer_tclk_clk:[42,57],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[42,57],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[42,57],dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[42,57],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:57,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:57,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:57,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:57,dev_timer7_timer_hclk_clk:[27,74],dev_timer7_timer_pwm:27,dev_timer7_timer_tclk_clk:[27,74],dev_timer7_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:27,dev_timer7_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:27,dev_timer7_timer_tclk_clk_parent_board_0_ext_refclk1_out:27,dev_timer7_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:27,dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:27,dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:27,dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm:74,dev_timer7_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:27,dev_timer7_timer_tclk_clk_parent_gluelogic_rcosc_clkout:27,dev_timer7_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_timer7_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:27,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:27,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:27,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:27,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:27,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:74,dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:27,dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:27,dev_timer8_bus_timer_hclk_clk:[42,57],dev_timer8_bus_timer_tclk_clk:[42,57],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[42,57],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[42,57],dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[42,57],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:57,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:57,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:57,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:57,dev_timer8_timer_hclk_clk:[27,74],dev_timer8_timer_pwm:[27,74],dev_timer8_timer_tclk_clk:[27,74],dev_timer8_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:27,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[27,74],dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:[27,74],dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:74,dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[27,74],dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:27,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:27,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:74,dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[27,74],dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:74,dev_timer8_timer_tclk_clk_parent_gluelogic_rcosc_clkout:27,dev_timer8_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:74,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:74,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:74,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[27,74],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:74,dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:74,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:27,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:27,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:27,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:27,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:74,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:74,dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:74,dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:27,dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:27,dev_timer9_bus_timer_hclk_clk:[42,57],dev_timer9_bus_timer_tclk_clk:[42,57],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[42,57],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[42,57],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[42,57],dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[42,57],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[42,57],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[42,57],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[42,57],dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[42,57],dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[42,57],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:57,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:57,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:57,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:57,dev_timer9_timer_hclk_clk:[27,74],dev_timer9_timer_pwm:27,dev_timer9_timer_tclk_clk:[27,74],dev_timer9_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:27,dev_timer9_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:27,dev_timer9_timer_tclk_clk_parent_board_0_ext_refclk1_out:27,dev_timer9_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:27,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:27,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:27,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm:74,dev_timer9_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:27,dev_timer9_timer_tclk_clk_parent_gluelogic_rcosc_clkout:27,dev_timer9_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:27,dev_timer9_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:27,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:27,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:27,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:27,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:27,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:74,dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:27,dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:27,dev_timermgr0_vclk_clk:27,dev_timesync_event_introuter0_intr_clk:27,dev_timesync_intrtr0_bus_intr_clk:[42,57],dev_timesync_intrtr0_intr_clk:74,dev_uart0_bus_fclk_clk:[42,57],dev_uart0_bus_vbusp_clk:[42,57],dev_uart0_fclk_clk:[27,74],dev_uart0_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:27,dev_uart0_fclk_clk_parent_usart_programmable_clock_divider_out0:27,dev_uart0_vbusp_clk:[27,74],dev_uart1_bus_fclk_clk:[42,57],dev_uart1_bus_vbusp_clk:[42,57],dev_uart1_fclk_clk:[27,74],dev_uart1_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:27,dev_uart1_fclk_clk_parent_usart_programmable_clock_divider_out1:27,dev_uart1_vbusp_clk:[27,74],dev_uart2_bus_fclk_clk:[42,57],dev_uart2_bus_vbusp_clk:[42,57],dev_uart2_fclk_clk:[27,74],dev_uart2_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:27,dev_uart2_fclk_clk_parent_usart_programmable_clock_divider_out2:27,dev_uart2_vbusp_clk:[27,74],dev_uart3_fclk_clk:[27,74],dev_uart3_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:27,dev_uart3_fclk_clk_parent_usart_programmable_clock_divider_out3:27,dev_uart3_vbusp_clk:[27,74],dev_uart4_fclk_clk:[27,74],dev_uart4_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:27,dev_uart4_fclk_clk_parent_usart_programmable_clock_divider_out4:27,dev_uart4_vbusp_clk:[27,74],dev_uart5_fclk_clk:[27,74],dev_uart5_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:27,dev_uart5_fclk_clk_parent_usart_programmable_clock_divider_out5:27,dev_uart5_vbusp_clk:[27,74],dev_uart6_fclk_clk:[27,74],dev_uart6_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:27,dev_uart6_fclk_clk_parent_usart_programmable_clock_divider_out6:27,dev_uart6_vbusp_clk:[27,74],dev_uart7_fclk_clk:74,dev_uart7_vbusp_clk:74,dev_uart8_fclk_clk:74,dev_uart8_vbusp_clk:74,dev_uart9_fclk_clk:74,dev_uart9_vbusp_clk:74,dev_ufs0_ufshci_hclk_clk:74,dev_ufs0_ufshci_mclk_clk:74,dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:74,dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:74,dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:74,dev_ufs0_ufshci_mphy_refclk:74,dev_usb0_aclk_clk:[27,74],dev_usb0_buf_clk:74,dev_usb0_clk_lpm_clk:[27,74],dev_usb0_pclk_clk:[27,74],dev_usb0_pipe_refclk:[27,74],dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:74,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:74,dev_usb0_pipe_rxclk:[27,74],dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:74,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:74,dev_usb0_pipe_rxfclk:[27,74],dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:74,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:74,dev_usb0_pipe_txclk:[27,74],dev_usb0_pipe_txfclk:[27,74],dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:74,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:74,dev_usb0_pipe_txmclk:[27,74],dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:74,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:74,dev_usb0_usb2_apb_pclk_clk:[27,74],dev_usb0_usb2_refclock_clk:[27,74],dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:74,dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[27,74],dev_usb0_usb2_refclock_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:27,dev_usb1_aclk_clk:74,dev_usb1_buf_clk:74,dev_usb1_clk_lpm_clk:74,dev_usb1_pclk_clk:74,dev_usb1_pipe_refclk:74,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:74,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:74,dev_usb1_pipe_rxclk:74,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:74,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:74,dev_usb1_pipe_rxfclk:74,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:74,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:74,dev_usb1_pipe_txclk:74,dev_usb1_pipe_txfclk:74,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:74,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:74,dev_usb1_pipe_txmclk:74,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:74,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:74,dev_usb1_usb2_apb_pclk_clk:74,dev_usb1_usb2_refclock_clk:74,dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:74,dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:74,dev_usb3ss0_bus_bus_clk:[42,57],dev_usb3ss0_bus_hsic_clk_clk:[42,57],dev_usb3ss0_bus_phy2_refclk960m_clk:[42,57],dev_usb3ss0_bus_pipe3_txb_clk:[42,57],dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:57,dev_usb3ss0_bus_pipe3_txb_clk_parent_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:42,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[42,57],dev_usb3ss0_bus_ref_clk:[42,57],dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[42,57],dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:57,dev_usb3ss0_bus_ref_clk_parent_hfosc_sel_bus_out0:42,dev_usb3ss0_bus_susp_clk:[42,57],dev_usb3ss0_bus_utmi_clk_clk:[42,57],dev_usb3ss1_bus_bus_clk:[42,57],dev_usb3ss1_bus_hsic_clk_clk:[42,57],dev_usb3ss1_bus_phy2_refclk960m_clk:[42,57],dev_usb3ss1_bus_pipe3_txb_clk:[42,57],dev_usb3ss1_bus_ref_clk:[42,57],dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[42,57],dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:57,dev_usb3ss1_bus_ref_clk_parent_hfosc_sel_bus_out0:42,dev_usb3ss1_bus_susp_clk:[42,57],dev_usb3ss1_bus_utmi_clk_clk:[42,57],dev_vpac0_clk:74,dev_vpac0_pll_dco_clk:74,dev_vpfe0_ccd_pclk_clk:74,dev_vpfe0_vpfe_clk:74,dev_vtm0_fix_ref2_clk:27,dev_vtm0_fix_ref_clk:27,dev_vtm0_vbusp_clk:27,dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:[42,57],dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:[42,57],dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:[42,57],dev_wkup_ctrl_mmr0_bus_vbusp_clk:[42,57],dev_wkup_ddpa0_ddpa_clk:74,dev_wkup_dmsc0_bus_dap_clk:57,dev_wkup_dmsc0_bus_ext_clk:57,dev_wkup_dmsc0_bus_func_32k_rc_clk:57,dev_wkup_dmsc0_bus_func_32k_rt_clk:57,dev_wkup_dmsc0_bus_func_mosc_clk:57,dev_wkup_dmsc0_bus_sec_efc_fclk:57,dev_wkup_dmsc0_bus_vbus_clk:57,dev_wkup_ecc_aggr0_bus_aggr_clk:[42,57],dev_wkup_esm0_bus_clk:[42,57],dev_wkup_esm0_clk:74,dev_wkup_gpio0_bus_mmr_clk:[42,57],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:[42,57],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:[42,57],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[42,57],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[42,57],dev_wkup_gpio0_mmr_clk:74,dev_wkup_gpio1_mmr_clk:74,dev_wkup_gpiomux_intrtr0_bus_intr_clk:[42,57],dev_wkup_gpiomux_intrtr0_intr_clk:74,dev_wkup_i2c0_bus_clk:[42,57],dev_wkup_i2c0_bus_piscl:57,dev_wkup_i2c0_bus_pisys_clk:[42,57],dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[42,57],dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_wkup_i2c0_clk:74,dev_wkup_i2c0_piscl:74,dev_wkup_i2c0_pisys_clk:74,dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:74,dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:74,dev_wkup_i2c0_porscl:74,dev_wkup_pllctrl0_bus_pll_clkout_clk:[42,57],dev_wkup_pllctrl0_bus_pll_refclk_clk:[42,57],dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:[42,57],dev_wkup_porz_sync0_clk_12m_rc_clk:74,dev_wkup_psc0_bus_clk:[42,57],dev_wkup_psc0_bus_slow_clk:[42,57],dev_wkup_psc0_clk:74,dev_wkup_psc0_slow_clk:74,dev_wkup_uart0_bus_fclk_clk:[42,57],dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:57,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[42,57],dev_wkup_uart0_bus_fclk_clk_parent_wkupusart_clk_sel_bus_out0:42,dev_wkup_uart0_bus_vbusp_clk:[42,57],dev_wkup_uart0_fclk_clk:74,dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:74,dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:74,dev_wkup_uart0_vbusp_clk:74,dev_wkup_vtm0_bus_fix_ref_clk:[42,57],dev_wkup_vtm0_bus_vbusp_clk:[42,57],dev_wkup_vtm0_fix_ref2_clk:74,dev_wkup_vtm0_fix_ref_clk:74,dev_wkup_vtm0_vbusp_clk:74,devgrp:[21,22,23,26],devgrp_00:[41,56,72,87,89],devgrp_01:[41,56,72,87,89],devgrp_02:89,devgrp_03:89,devgrp_04:89,devgrp_05:89,devgrp_06:89,devgrp_al:89,devgrp_boardcfg:26,devgrp_devic:26,devgrp_t:[20,21,22,23,89],devgrp_valid:26,devic:[4,5,7,8,9,10,11,12,13,14,15,17,18,19,20,23,26,31,38,39,46,53,54,62,69,70,73,78,85,91,93,95,96,98],device_id:[5,26],device_off:26,device_on:26,devstat:[21,33,48,64,80],diagram:[0,2,94],did:91,dies:13,differ:[0,2,5,11,18,19,20,21,22,31,33,46,48,62,64,78,80,90,91,92,93,94],differenti:[2,91,93],direct:[27,40,42,55,57,71,74,86,93,96],directli:[2,8,11,12,90],directori:19,dirstring_typ:19,disabl:[5,6,8,10,12,13,19,20,26,93],disable_main_nav_secure_proxi:20,discard:[11,18],discoveri:22,discuss:[20,89],dispc_intr_req_0:[47,63],dispc_intr_req_1:[47,63],disregard:2,distinguish:[13,19],distinguished_nam:19,div2:13,div3:13,div4:13,divid:[5,11,13,21],dkek:23,dkek_allowed_host:23,dkek_config:23,dma:[0,2,12,73,90],dma_event_intr:[47,63,79],dmass0_bcdma_0:[29,32,37],dmass0_pktdma_0:[29,37],dmass0_ringacc_0:37,dmsc:[0,3,9,11,16,18,22,23,28,29,30,31,32,36,37,43,44,45,46,47,50,51,52,58,59,61,62,63,66,67,68,75,76,77,78,79,82,83,84,90],document:[0,13,14,15,17,18,22,23,27,33,40,42,48,55,57,64,71,74,80,86,89,90,91,92,93,94,97,98],doe:[0,3,5,7,8,12,13,19,22,23,35,89,90,92,93,96],domain:[0,6,7,8,41,56,72,73,87,89,95,98],domgrp:88,domgrp_00:[88,91],domgrp_01:[88,91],domgrp_02:91,domgrp_03:91,domgrp_04:91,domgrp_05:91,domgrp_06:91,domgrp_compat:[7,88,91],domgrp_t:[7,91],don:89,done:[5,13,33,48,64,80,90,93],doorbel:11,doubl:20,down:[13,89],driven:0,driver:[5,6,8,10,21,22,26],dru:[22,26],dsi_0_func_intr:79,dsp:[0,6],dss:[48,64,80],dss_inst0_dispc_func_irq_proc0:79,dss_inst0_dispc_func_irq_proc1:79,dss_inst0_dispc_safety_error_irq_proc0:79,dss_inst0_dispc_safety_error_irq_proc1:79,dss_inst0_dispc_secure_irq_proc0:79,dss_inst0_dispc_secure_irq_proc1:79,dst_host_irq:8,dst_id:8,dst_thread:10,dual:22,due:[2,5,6,12,13,20,26,90,92,94],dump:93,durat:13,dure:[12,19,22,26,33,39,41,48,54,56,64,70,72,80,87,89,92],each:[0,2,5,8,11,13,16,18,20,21,22,23,26,29,30,36,37,44,45,51,52,59,61,67,68,76,77,83,84,89,90,91,92,93,94,96],earli:[26,91],earlier:89,earliest:26,early_can:91,eas:[27,42,57,74],easili:[26,92],eavesdropp:96,ecap_int:[47,63,79],ecc:[0,96],ecc_intr_err_pend:79,edit:22,effect:[23,26,89],effici:[0,91],efus:[0,15,90,92,94],egress:96,einval:5,either:[2,11,13],el2:31,element:[8,11,20,22,23],elm_porocpsinterrupt_lvl:[47,63,79],els:5,elsiz:11,emailaddress:19,emmcsdss_intr:[47,63,79],emmcss_intr:79,empti:[3,5,6,7,13,20,21,22,23],emu_ctrl:12,emu_ctrl_fre:12,emu_ctrl_soft:12,emul:12,enabl:[0,2,3,5,6,8,10,11,12,13,15,17,19,20,21,23,26,93,96],encod:[11,13,19,22,90],encrypt:[14,20,21,22,23,90,92],end:[3,5,19,22,26,30,45,61,77,89],end_address:16,endian:[13,19],enforc:[13,92,94,96,97],engin:[0,90,96],enodev:5,ensur:[0,5,19,20,21,22,23,94],entir:[26,88,89],entiti:[0,5,6,10,13,20,22,23,31,38,40,46,53,55,62,69,71,78,85,86,93],entitl:0,entri:[11,12,22,38,53,69,85,92],enumer:[2,19,21,22,27,42,57,74],eoe:[12,47,63,79],epwm_etint:[47,63,79],epwm_synco_o:32,epwm_tripzint:[47,63,79],eqep_int:[47,63,79],equal:[5,10,89],equival:[0,7],eras:14,err_level:79,errataid:11,error:[7,9,11,12,22,26,32,40,47,55,63,71,79,86],esd:22,esm_int_cfg_lvl:79,esm_int_hi_lvl:79,esm_int_low_lvl:79,esm_pls_event0:[32,47,63,79],esm_pls_event1:[32,47,63,79],esm_pls_event2:[32,47,63,79],especi:26,essenti:[3,5,6,7,13,20,21,22,23],establish:[13,94],etc:[0,26,89,93],evalu:5,even:[2,11,12,23,31,46,62,78,89,90,92],event:[0,7,8,9,11,12,13,21,22,26],event_pend_intr:[47,63,79],everi:[0,13,22,93],everyon:[30,45,61,77],everyth:89,evnt_pend:79,exact:[20,33,48,64,80],exactli:20,exampl:[2,3,6,19,20,21,22,89,91,93,96],exceed:5,except:[3,13,93],exchang:6,exclus:[6,26,89,94],exclusive_busi:26,exclusive_devic:26,execut:[0,5,8,11,13,26,92],exist:[9,10,11,12,21,22],exit:22,exp_intr:[47,63],expans:[9,10],expect:[2,20,21,22,89,92],explain:13,explicitli:[21,22,94],expon:26,expos:90,extboot_statu:3,extend:[0,3,4,5,12,19,20,26,73,95,98],extens:[2,17,18,94,97],extern:[5,12,18,21],extra:5,extract:[17,92],extrem:[3,13,22],fact:6,factor:20,factori:[90,92],fail:[5,6,13,16,18,21,22,26],failur:[2,5,13,16,22],fals:[15,22,30,45,61,77],famili:[0,5,6,13,22,92,93,96,98],familiar:[89,90],faq:[95,98],far:[3,8],fast:[13,26],faster:[22,56,72,87],fault:20,favour:93,fdepth:[12,26],fdq0:26,fdq1:26,fdq2:26,fdq3:26,featur:[0,2,5,20,22,96],fed:90,fenc:[20,22],fetch:[3,12,26],few:[0,19],field:[2,5,6,8,10,13,14,16,17,18,20,22,23,26,89,90,91,92,94],fieldvalid:19,fifo:12,figur:94,file:22,fill:[17,18,19],filter:26,finalstatu:5,find:[5,8],finer:5,firewal:[2,3,4,8,9,10,11,12,20,22,23,26,73,90,95,96,98],firmwar:[0,2,3,5,6,8,13,14,16,17,18,21,22,26,29,30,32,33,36,37,38,39,44,45,47,48,50,51,52,53,54,59,61,63,64,66,67,68,69,70,76,77,79,80,82,83,84,85,89,90,92,93,96,97],first:[2,13,21,22,23,89,97],fix:[20,21,22,23,92,94],flag:[5,6,7,19,21,22,23,41,56,72,87,88,90],flagsvalid:19,flat:23,flexbl:[17,18],flexibl:94,flow:[5,22,26,47,63,79,89,94,97],flow_index:12,flow_start:12,flowid_cnt:12,flowid_start:12,flush:13,fly:8,focu:91,follow:[2,3,8,11,12,13,16,18,19,20,21,22,23,26,27,33,39,42,48,54,57,64,70,74,80,89,90,91,93,94,96,97],forc:13,form:[22,30,45,61,77],format:[0,2,10,13,17,18,19,20,21,22,23,89,91,93],formula:11,forward:5,found:[5,22,26,93],foundpar:5,fraction:[20,33,48,64,80],fragment:91,framework:19,free:[8,12,13],freed:[8,10],freeli:96,freq:[5,33,48,64,80],freq_hz:5,frequenc:[2,21,26,33,48,64,80],from:[2,3,5,6,7,8,10,11,12,13,15,16,17,18,19,20,21,22,23,26,27,30,33,42,45,48,57,61,64,74,77,80,90,91,92,93,94,96,97],ftbool:20,full:[3,5,6,7,13,19,20,21,22,23,89,94,96],fulli:10,further:[18,40,55,71,86,89,92,96],futur:[2,9,10,19,20,23,26],fwl:93,fwl_id:16,gain:96,gcfg:[12,26],gen_ign_bootvector:13,gen_level:79,gener:[0,6,8,11,12,14,16,22,26,41,56,72,87,88,89,90,91,92,94,96,98],generic_debug:26,generic_ipc:37,get:[2,3,5,6,21,26,89],get_clock_par:5,get_freq_req:5,get_freq_resp:5,get_processor_config:13,get_processor_control:13,get_processor_wake_reason:13,get_reset_cfg:26,gevt:[32,47,63,79],gic500ss_main_0:[55,71],gic_output_waker_gic_pwr0_wake_request:79,gicss0:40,give:[2,5,9,13,33,48,64,80],given:[5,21,89,90],glitch:[13,21],global:[8,11,26],global_ev:8,global_soft_lock:15,goe:[2,13],going:13,gpio:[22,32,47,63],gpio_bank:[32,47,63,79],gpmc_sinterrupt:[47,63,79],gpu:80,gpu_0:[30,45,46,55,61,62,71,77,78,86],gpu_1:[46,55,62,71],gpu_irq:[47,63],grant:[8,11,12],granular:[13,26,27,42,57,74,92],greater:[5,10,11,12,22],group:[20,23,26,73,95,98],gtc_push_ev:[32,47,63,79],guarante:[5,22,26],guid:[0,13,22,30,45,61,77,96],guidanc:[89,91],guidelin:22,had:[0,13],halt:13,hand:13,handl:[0,6,7,8,12,13,19,26,30,45,61,77],handler:[21,22,26],handover_processor:13,handshak:6,happen:2,hard:13,hardwar:[0,3,5,6,7,12,13,15,18,89,90,93],has:[0,2,5,6,13,15,18,22,23,26,27,42,57,74,89,90,92,93,94,96],hash:[19,94,97],have:[0,2,3,5,8,10,13,20,22,23,26,27,30,41,42,45,56,57,61,72,74,77,87,90,91,92,93,96],hdr:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,20,21,22,23],header:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,21,22,23,90,93],help:[13,22,93],henceforth:0,here:[13,23,27,42,57,74,89,94],heterogen:0,hex:[19,93],hfosc:[21,33,48,64,80],hidden:19,hierarchi:20,high:[2,3,11,12,20,21,23,89,94,96],high_prior:[55,71,86],higher:13,highli:20,hlo:[8,89],hold:[5,13],holder:19,hole:20,home:22,hop:8,host:[0,2,3,5,6,7,8,9,10,11,12,13,16,19,20,21,22,26,29,30,32,34,37,40,44,45,47,49,50,52,55,59,61,63,65,66,68,71,73,76,77,79,81,82,84,86,90,92,96],host_cfg:22,host_cfg_entri:22,host_hierarchi:23,host_hierarchy_entri:23,host_id:[13,22,23,34,49,65,81],host_id_al:[22,46,62],host_perm:23,host_system_error:79,how:[0,6,12,13,19,20,21,22,23,26,92,94,96],howev:[0,2,6,11,13,18,20,21,22,26,27,42,57,74,94],hpb_intr:79,hsdiv0:[33,80],hsdiv1:[33,48,64,80],hsdiv2:[33,48,64,80],hsdiv3:[33,48,64,80],hsdiv4:[33,48,64,80],hsdiv5:[33,80],hsdiv6:[33,80],hsdiv7:[33,80],hsdiv8:[33,80],html:22,http:[19,22],huge:26,human:[3,26],hw_key_hide_flag:19,hw_read_lock:15,hw_write_lock:15,hyp:31,hypervisor:11,hypothet:[5,13],i00_lvl:[47,63],i01_lvl:[47,63],i02_lvl:[47,63],i03_lvl:[47,63],i04_lvl:[47,63],i05_lvl:[47,63],i06_lvl:[47,63],i07_lvl:[47,63],i08_lvl:[47,63],i09_lvl:[47,63],i10_lvl:[47,63],i11_lvl:[47,63],i12_lvl:[47,63],i13_lvl:[47,63],i14_lvl:[47,63],i15_lvl:[47,63],i2023:11,i2c:89,i3c__int:79,ia_global_ev:26,ia_id:8,ia_vint:26,ia_vint_status_bit:26,icss:[6,46,62],icssg0_rx:[36,51,67],icssg0_tx:[36,51,67],icssg1_rx:[36,51,67],icssg1_tx:[36,51,67],icssg2_rx:[51,67],icssg2_tx:[51,67],icssg:[30,31,45,61,78],icssg_0:[31,40,46,55,62,71,78,86],icssg_0_rx_chan:[29,37],icssg_0_tx_chan:[29,37],icssg_1:[46,55,62,71],icssg_1_rx_chan:[29,37],icssg_1_tx_chan:[29,37],icssg_2:[46,55,62,71],identif:[31,40,46,55,62,71,78,86,89,91],identifi:[2,5,6,13,17,19,21,22,26,30,45,61,73,77,88,90,91,93],ids:[26,93],iec:19,ignor:[5,6,11,12,15,23,26,90],imag:[3,94,97],image_address_hi:13,image_address_lo:13,image_s:13,images:19,immedi:[20,26],impact:[13,26,89],implement:[0,2,3,5,6,7,8,11,13,20,21,22,23,27,42,57,74,93],impli:[13,21,27,30,42,45,57,61,74,77,89,92],improv:94,in_intr:[47,63,79],inact:20,includ:[0,2,5,6,8,12,19,89,93],inclus:22,incom:[27,42,57,74],increas:[11,89,94,97],indefinit:96,independ:[3,6,13,23,92,94],index:[8,9,10,11,12,15,16,22,26,29,32,37,44,47,50,52,59,63,66,68,76,79,82,84],indic:[2,3,5,6,12,13,15,16,18,19,23,26,31,46,62,78,89],individu:[9,11,12,33,48,64,80,92],infifo_level:79,info:[3,12,16,26],inform:[0,3,5,6,8,9,10,11,12,13,14,15,17,19,22,26,27,28,29,30,31,32,33,34,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93],infrastructur:3,ingress:96,ingroup_level:79,init:[26,33,41,48,56,64,72,80,87],init_err:[47,63],initalvector:19,initi:[2,3,5,19,23,26,41,56,72,87,90,93,94,97],initialvector:[19,94],inlin:22,inline_sort:22,input:[5,8,11,12,14,21,22,26,27,29,33,36,37,42,44,48,50,51,52,57,59,64,66,67,68,74,76,80,82,83,84,90,91,97],insecur:20,insert:2,insid:[26,90],instanc:[13,14,21,22,89,91,96],instead:[5,22,89,90,92,94,97],instrument:[0,4,19,98],insur:6,int_cal_l:[47,63],intact:2,intaggr_levi_pend:[32,79],intaggr_vintr_pend:[47,63,79],integ:19,integ_check:2,integr:[20,22,23,94,97],intend:[3,31,46,62,78],intent:[2,16],intention:20,interact:[0,3,13],interchang:0,interconnect:[19,30,45,61,77,93],interest:[5,26,89],interfac:[0,4,13,17,26,32,47,63,79,90,93,98],intern:[5,8,11,12,13,16,22,30,45,61,77],interpret:[0,2,5,12,19,26,98],interrupt:[0,2,8,13,26,73],intput:22,intr:[32,47,63,79],intr_224:86,intr_225:86,intr_226:86,intr_227:86,intr_64:[40,86],intr_65:[40,86],intr_66:[40,86],intr_67:[40,86],intr_done_level:[47,63,79],intr_pend:[47,63,79],intr_spi:[47,63,79],intr_wwd:79,introduc:[0,89,93],introduct:98,invalid:[5,12,15,19,20,22,26,47,63,79,89],invalid_st:26,invas:13,invoc:13,invok:[6,13,21,89,90,91],involv:[13,18,21,22],invovl:13,io_tbu0_ras_intr:79,ir_input:26,ir_inst:22,ir_output:26,irq:[4,6,11,12,26,40,55,71,79,86,93],irq_dst_host_irq:26,irq_dst_id:26,irq_global_ev:26,irq_ia_id:26,irq_ia_init:26,irq_ia_map_vint:26,irq_ia_oes_get:26,irq_ia_oes_set:26,irq_ia_unmap_vint:26,irq_init:26,irq_ir_cfg:26,irq_ir_clr:26,irq_ir_init:26,irq_releaes_respons:8,irq_releas:[8,26],irq_secondary_host:26,irq_set:[8,26],irq_set_respons:8,irq_src_id:26,irq_src_index:26,irq_vint:26,irq_vint_status_bit_index:26,irrespect:92,isc:11,islana:31,island:[31,46,62,78],iso:19,isol:[6,20,21,23],issu:[5,7,90],iter:[11,13],iterationcnt:[19,94],itm:[20,26],its:[2,5,9,11,12,19,90,96],itself:[13,96],itu:19,j721e:[22,26,96,98],j721e_dev_a72ss0:[74,75,87],j721e_dev_a72ss0_core0:[74,75,87],j721e_dev_a72ss0_core1:[74,75,87],j721e_dev_aasrc0:[74,75,79,87],j721e_dev_atl0:[74,75,87],j721e_dev_board0:[74,75,87],j721e_dev_c66ss0:[75,87],j721e_dev_c66ss0_core0:[74,75,79,87],j721e_dev_c66ss0_introuter0:[74,75,79,85,87],j721e_dev_c66ss0_pbist0:[75,87],j721e_dev_c66ss1:[75,87],j721e_dev_c66ss1_core0:[74,75,79,87],j721e_dev_c66ss1_introuter0:[74,75,79,85,87],j721e_dev_c66ss1_pbist0:[75,87],j721e_dev_c71ss0:[74,75,87],j721e_dev_c71ss0_mma:[74,75,87],j721e_dev_c71x_0_pbist_vd:[75,87],j721e_dev_cmpevent_intrtr0:[74,75,79,85,87],j721e_dev_compute_cluster0:[75,79,87],j721e_dev_compute_cluster0_cfg_wrap:[74,75,87],j721e_dev_compute_cluster0_clec:[74,75,79,87],j721e_dev_compute_cluster0_core_cor:[74,75,87],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[74,75,87],j721e_dev_compute_cluster0_debug_wrap:[74,75,87],j721e_dev_compute_cluster0_divh2_divh0:[75,87],j721e_dev_compute_cluster0_divp_tft0:[75,87],j721e_dev_compute_cluster0_dmsc_wrap:[74,75,87],j721e_dev_compute_cluster0_en_msmc_domain:[74,75,87],j721e_dev_compute_cluster0_gic500ss:[74,75,79,87],j721e_dev_compute_cluster0_pbist_wrap:[74,75,87],j721e_dev_cpsw0:[74,75,79,87],j721e_dev_cpt2_aggr0:[74,75,87],j721e_dev_cpt2_aggr1:[74,75,87],j721e_dev_cpt2_aggr2:[74,75,87],j721e_dev_csi_psilss0:[74,75,87],j721e_dev_csi_rx_if0:[74,75,79,87],j721e_dev_csi_rx_if1:[74,75,79,87],j721e_dev_csi_tx_if0:[74,75,79,87],j721e_dev_dcc0:[74,75,79,87],j721e_dev_dcc10:[74,75,79,87],j721e_dev_dcc11:[74,75,79,87],j721e_dev_dcc12:[74,75,79,87],j721e_dev_dcc1:[74,75,79,87],j721e_dev_dcc2:[74,75,79,87],j721e_dev_dcc3:[74,75,79,87],j721e_dev_dcc4:[74,75,79,87],j721e_dev_dcc5:[74,75,79,87],j721e_dev_dcc6:[74,75,79,87],j721e_dev_dcc7:[74,75,79,87],j721e_dev_dcc8:[74,75,79,87],j721e_dev_dcc9:[74,75,79,87],j721e_dev_ddr0:[74,75,79,87],j721e_dev_debugss_wrap0:[74,75,87],j721e_dev_decoder0:[74,75,79,87],j721e_dev_dmpac0:[74,75,87],j721e_dev_dmpac0_sde_0:[74,75,87],j721e_dev_dphy_rx0:[74,75,87],j721e_dev_dphy_rx1:[74,75,87],j721e_dev_dphy_tx0:[74,75,87],j721e_dev_dss0:[74,75,79,87],j721e_dev_dss_dsi0:[74,75,79,87],j721e_dev_dss_edp0:[74,75,79,87],j721e_dev_ecap0:[74,75,79,87],j721e_dev_ecap1:[74,75,79,87],j721e_dev_ecap2:[74,75,79,87],j721e_dev_ehrpwm0:[74,75,79,87],j721e_dev_ehrpwm1:[74,75,79,87],j721e_dev_ehrpwm2:[74,75,79,87],j721e_dev_ehrpwm3:[74,75,79,87],j721e_dev_ehrpwm4:[74,75,79,87],j721e_dev_ehrpwm5:[74,75,79,87],j721e_dev_elm0:[74,75,79,87],j721e_dev_emif_data_0_vd:[75,87],j721e_dev_encoder0:[74,75,79,87],j721e_dev_eqep0:[74,75,79,87],j721e_dev_eqep1:[74,75,79,87],j721e_dev_eqep2:[74,75,79,87],j721e_dev_esm0:[74,75,79,87],j721e_dev_gpio0:[74,75,79,87],j721e_dev_gpio1:[74,75,79,87],j721e_dev_gpio2:[74,75,79,87],j721e_dev_gpio3:[74,75,79,87],j721e_dev_gpio4:[74,75,79,87],j721e_dev_gpio5:[74,75,79,87],j721e_dev_gpio6:[74,75,79,87],j721e_dev_gpio7:[74,75,79,87],j721e_dev_gpiomux_intrtr0:[74,75,79,85,87],j721e_dev_gpmc0:[74,75,79,87],j721e_dev_gpu0:[75,87],j721e_dev_gpu0_dft_pbist_0:[75,87],j721e_dev_gpu0_gpu_0:[74,75,87],j721e_dev_gpu0_gpucore_0:[75,87],j721e_dev_gtc0:[74,75,79,87],j721e_dev_i2c0:[74,75,79,87],j721e_dev_i2c1:[74,75,79,87],j721e_dev_i2c2:[74,75,79,87],j721e_dev_i2c3:[74,75,79,87],j721e_dev_i2c4:[74,75,79,87],j721e_dev_i2c5:[74,75,79,87],j721e_dev_i2c6:[74,75,79,87],j721e_dev_i3c0:[74,75,79,87],j721e_dev_led0:[74,75,87],j721e_dev_main2mcu_lvl_intrtr0:[74,75,79,85,87],j721e_dev_main2mcu_pls_intrtr0:[74,75,79,85,87],j721e_dev_main2wkupmcu_vd:[75,87],j721e_dev_mcan0:[74,75,79,87],j721e_dev_mcan10:[74,75,79,87],j721e_dev_mcan11:[74,75,79,87],j721e_dev_mcan12:[74,75,79,87],j721e_dev_mcan13:[74,75,79,87],j721e_dev_mcan1:[74,75,79,87],j721e_dev_mcan2:[74,75,79,87],j721e_dev_mcan3:[74,75,79,87],j721e_dev_mcan4:[74,75,79,87],j721e_dev_mcan5:[74,75,79,87],j721e_dev_mcan6:[74,75,79,87],j721e_dev_mcan7:[74,75,79,87],j721e_dev_mcan8:[74,75,79,87],j721e_dev_mcan9:[74,75,79,87],j721e_dev_mcasp0:[74,75,79,87],j721e_dev_mcasp10:[74,75,79,87],j721e_dev_mcasp11:[74,75,79,87],j721e_dev_mcasp1:[74,75,79,87],j721e_dev_mcasp2:[74,75,79,87],j721e_dev_mcasp3:[74,75,79,87],j721e_dev_mcasp4:[74,75,79,87],j721e_dev_mcasp5:[74,75,79,87],j721e_dev_mcasp6:[74,75,79,87],j721e_dev_mcasp7:[74,75,79,87],j721e_dev_mcasp8:[74,75,79,87],j721e_dev_mcasp9:[74,75,79,87],j721e_dev_mcspi0:[74,75,79,87],j721e_dev_mcspi1:[74,75,79,87],j721e_dev_mcspi2:[74,75,79,87],j721e_dev_mcspi3:[74,75,79,87],j721e_dev_mcspi4:[74,75,79,87],j721e_dev_mcspi5:[74,75,79,87],j721e_dev_mcspi6:[74,75,79,87],j721e_dev_mcspi7:[74,75,79,87],j721e_dev_mcu_adc12_16ffc0:[74,75,79,87],j721e_dev_mcu_adc12_16ffc1:[74,75,79,87],j721e_dev_mcu_cpsw0:[74,75,79,87],j721e_dev_mcu_cpt2_aggr0:[74,75,87],j721e_dev_mcu_dcc0:[74,75,79,87],j721e_dev_mcu_dcc1:[74,75,79,87],j721e_dev_mcu_dcc2:[74,75,79,87],j721e_dev_mcu_esm0:[74,75,79,87],j721e_dev_mcu_fss0:[75,87],j721e_dev_mcu_fss0_fsas_0:[74,75,79,87],j721e_dev_mcu_fss0_hyperbus1p0_0:[74,75,79,87],j721e_dev_mcu_fss0_ospi_0:[74,75,79,87],j721e_dev_mcu_fss0_ospi_1:[74,75,79,87],j721e_dev_mcu_i2c0:[74,75,79,87],j721e_dev_mcu_i2c1:[74,75,79,87],j721e_dev_mcu_i3c0:[74,75,79,87],j721e_dev_mcu_i3c1:[74,75,79,87],j721e_dev_mcu_mcan0:[74,75,79,87],j721e_dev_mcu_mcan1:[74,75,79,87],j721e_dev_mcu_mcspi0:[74,75,79,87],j721e_dev_mcu_mcspi1:[74,75,79,87],j721e_dev_mcu_mcspi2:[74,75,79,87],j721e_dev_mcu_navss0:[75,83,87],j721e_dev_mcu_navss0_intr_0:[74,75,79,85,87],j721e_dev_mcu_navss0_mcrc_0:[74,75,79,87],j721e_dev_mcu_navss0_modss:[74,75,87],j721e_dev_mcu_navss0_proxy0:[74,75,82,85,87],j721e_dev_mcu_navss0_ringacc0:[74,75,79,84,85,87],j721e_dev_mcu_navss0_udmap_0:[74,75,76,79,85,87],j721e_dev_mcu_navss0_udmass:[74,75,87],j721e_dev_mcu_navss0_udmass_inta_0:[74,75,79,85,87],j721e_dev_mcu_pbist0:[75,87],j721e_dev_mcu_pbist1:[75,87],j721e_dev_mcu_r5fss0:[75,87],j721e_dev_mcu_r5fss0_core0:[74,75,79,87],j721e_dev_mcu_r5fss0_core1:[74,75,79,87],j721e_dev_mcu_rti0:[74,75,87],j721e_dev_mcu_rti1:[74,75,87],j721e_dev_mcu_sa2_ul0:[74,75,79,87,96],j721e_dev_mcu_timer0:[74,75,79,87],j721e_dev_mcu_timer1:[74,75,79,87],j721e_dev_mcu_timer2:[74,75,79,87],j721e_dev_mcu_timer3:[74,75,79,87],j721e_dev_mcu_timer4:[74,75,79,87],j721e_dev_mcu_timer5:[74,75,79,87],j721e_dev_mcu_timer6:[74,75,79,87],j721e_dev_mcu_timer7:[74,75,79,87],j721e_dev_mcu_timer8:[74,75,79,87],j721e_dev_mcu_timer9:[74,75,79,87],j721e_dev_mcu_uart0:[74,75,79,87],j721e_dev_mlb0:[74,75,79,87],j721e_dev_mmcsd0:[74,75,79,87],j721e_dev_mmcsd1:[74,75,79,87],j721e_dev_mmcsd2:[74,75,79,87],j721e_dev_navss0:[74,75,79,83,87],j721e_dev_navss0_cpts_0:[74,75,79,87],j721e_dev_navss0_dti_0:[74,75,87],j721e_dev_navss0_intr_router_0:[74,75,79,85,87],j721e_dev_navss0_mailbox_0:[74,75,79,87],j721e_dev_navss0_mailbox_10:[74,75,79,87],j721e_dev_navss0_mailbox_11:[74,75,79,87],j721e_dev_navss0_mailbox_1:[74,75,79,87],j721e_dev_navss0_mailbox_2:[74,75,79,87],j721e_dev_navss0_mailbox_3:[74,75,79,87],j721e_dev_navss0_mailbox_4:[74,75,79,87],j721e_dev_navss0_mailbox_5:[74,75,79,87],j721e_dev_navss0_mailbox_6:[74,75,79,87],j721e_dev_navss0_mailbox_7:[74,75,79,87],j721e_dev_navss0_mailbox_8:[74,75,79,87],j721e_dev_navss0_mailbox_9:[74,75,79,87],j721e_dev_navss0_mcrc_0:[74,75,79,87],j721e_dev_navss0_modss:[74,75,87],j721e_dev_navss0_modss_intaggr_0:[74,75,79,85,87],j721e_dev_navss0_modss_intaggr_1:[74,75,79,85,87],j721e_dev_navss0_proxy_0:[74,75,82,85,87],j721e_dev_navss0_ringacc_0:[74,75,79,84,85,87],j721e_dev_navss0_spinlock_0:[74,75,87],j721e_dev_navss0_tbu_0:[74,75,79,87],j721e_dev_navss0_tcu_0:[74,75,79,87],j721e_dev_navss0_timermgr_0:[74,75,87],j721e_dev_navss0_timermgr_1:[74,75,87],j721e_dev_navss0_udmap_0:[74,75,76,79,85,87],j721e_dev_navss0_udmass:[74,75,87],j721e_dev_navss0_udmass_intaggr_0:[74,75,79,85,87],j721e_dev_navss0_virtss:[74,75,87],j721e_dev_pbist0:[75,87],j721e_dev_pbist10:[75,87],j721e_dev_pbist1:[75,87],j721e_dev_pbist2:[75,87],j721e_dev_pbist3:[75,87],j721e_dev_pbist4:[75,87],j721e_dev_pbist5:[75,87],j721e_dev_pbist6:[75,87],j721e_dev_pbist7:[75,87],j721e_dev_pbist9:[75,87],j721e_dev_pcie0:[74,75,79,87],j721e_dev_pcie1:[74,75,79,87],j721e_dev_pcie2:[74,75,79,87],j721e_dev_pcie3:[74,75,79,87],j721e_dev_pru_icssg0:[74,75,79,87],j721e_dev_pru_icssg1:[74,75,79,87],j721e_dev_psc0:[74,75,87],j721e_dev_r5fss0:[75,87],j721e_dev_r5fss0_core0:[74,75,79,87],j721e_dev_r5fss0_core1:[74,75,79,87],j721e_dev_r5fss0_introuter0:[74,75,79,85,87],j721e_dev_r5fss1:[75,87],j721e_dev_r5fss1_core0:[74,75,79,87],j721e_dev_r5fss1_core1:[74,75,79,87],j721e_dev_r5fss1_introuter0:[74,75,79,85,87],j721e_dev_rti0:[74,75,87],j721e_dev_rti15:[74,75,87],j721e_dev_rti16:[74,75,87],j721e_dev_rti1:[74,75,87],j721e_dev_rti24:[74,75,79,87],j721e_dev_rti25:[74,75,79,87],j721e_dev_rti28:[74,75,87],j721e_dev_rti29:[74,75,87],j721e_dev_rti30:[74,75,87],j721e_dev_rti31:[74,75,87],j721e_dev_sa2_ul0:[74,75,79,87,96],j721e_dev_serdes_10g0:[74,75,87],j721e_dev_serdes_16g0:[74,75,87],j721e_dev_serdes_16g1:[74,75,87],j721e_dev_serdes_16g2:[74,75,87],j721e_dev_serdes_16g3:[74,75,87],j721e_dev_stm0:[74,75,87],j721e_dev_timer0:[74,75,79,87],j721e_dev_timer10:[74,75,79,87],j721e_dev_timer11:[74,75,79,87],j721e_dev_timer12:[74,75,79,87],j721e_dev_timer13:[74,75,79,87],j721e_dev_timer14:[74,75,79,87],j721e_dev_timer15:[74,75,79,87],j721e_dev_timer16:[74,75,79,87],j721e_dev_timer17:[74,75,79,87],j721e_dev_timer18:[74,75,79,87],j721e_dev_timer19:[74,75,79,87],j721e_dev_timer1:[74,75,79,87],j721e_dev_timer2:[74,75,79,87],j721e_dev_timer3:[74,75,79,87],j721e_dev_timer4:[74,75,79,87],j721e_dev_timer5:[74,75,79,87],j721e_dev_timer6:[74,75,79,87],j721e_dev_timer7:[74,75,79,87],j721e_dev_timer8:[74,75,79,87],j721e_dev_timer9:[74,75,79,87],j721e_dev_timesync_intrtr0:[74,75,79,85,87],j721e_dev_uart0:[74,75,79,87],j721e_dev_uart1:[74,75,79,87],j721e_dev_uart2:[74,75,79,87],j721e_dev_uart3:[74,75,79,87],j721e_dev_uart4:[74,75,79,87],j721e_dev_uart5:[74,75,79,87],j721e_dev_uart6:[74,75,79,87],j721e_dev_uart7:[74,75,79,87],j721e_dev_uart8:[74,75,79,87],j721e_dev_uart9:[74,75,79,87],j721e_dev_ufs0:[74,75,79,87],j721e_dev_usb0:[74,75,79,87],j721e_dev_usb1:[74,75,79,87],j721e_dev_vpac0:[74,75,87],j721e_dev_vpfe0:[74,75,79,87],j721e_dev_wkup_ddpa0:[74,75,87],j721e_dev_wkup_dmsc0:[75,87],j721e_dev_wkup_esm0:[74,75,79,87],j721e_dev_wkup_gpio0:[74,75,79,87],j721e_dev_wkup_gpio1:[74,75,79,87],j721e_dev_wkup_gpiomux_intrtr0:[74,75,79,85,87],j721e_dev_wkup_i2c0:[74,75,79,87],j721e_dev_wkup_porz_sync0:[74,75,87],j721e_dev_wkup_psc0:[74,75,87],j721e_dev_wkup_uart0:[74,75,79,87],j721e_dev_wkup_vtm0:[74,75,79,87],j721e_dev_wkupmcu2main_vd:[75,87],j7_main_sec_mmr_main_0:81,j7_mcu_sec_mmr_mcu_0:81,jitter:5,job:8,json:22,jtag:[17,19,20],judgement:13,judici:22,just:[13,31,46,62,78,96],kdf:14,kdf_context_len:14,kdf_label_and_context:14,kdf_label_and_context_len_max:14,kdf_label_len:14,keep:[2,3,6,22,26],kei:[0,2,14,17,18,19,20,21,22,92,94,96,97],kek:[4,19,20,95,98],kept:5,keystor:[18,73],knob:[13,18],know:[3,5,89],knowledg:0,known:[7,10,22,44,59,76],l2_access_latency_valu:13,l2_pipeline_latency_valu:13,l2flush_don:13,l2flushreq:13,label:[14,90],lack:[0,5],larg:89,larger:5,last:[6,13,19,21,22],latenc:[13,89],later:[3,89,94],latest:22,layer:[2,25,98],layout:2,lead:7,least:13,leav:[2,7],left:[8,12,26],legal:12,length:[2,14,18,19,22,90,94,97],less:5,lesser:89,let:[3,13],level:[2,13,19,23],levent_in:[47,63],levt:32,like:[2,6,13,18,96],limit:[2,5,13,14,18,20,22,89,90,93,96],line:[6,19],link:[3,31,36,46,51,62,67,78,83,93],linux:[0,2],list:[2,5,9,11,12,13,14,16,18,20,22,26,89,90,93,96,97],lite:2,littl:13,load:[3,6,13,94,97],local:[11,22,26],local_rm_boardcfg:22,locat:[2,9,11,12,13,19,20,21,22,23,34,49,65,81,94,97],lock:[19,21,92],lockstep:13,lockstep_permit:13,log2:11,log:[13,21,22,26],log_output_consol:22,log_output_fil:22,logic:[13,89],longer:13,look:[2,33,48,64,80],loop:[5,13,21],lost:6,low:[2,3,6,11,12,20,21,22,23],low_prior:[40,55,71,86],lower:[13,19,26,90],lpsc:26,lpsc_main_debug_err_intr:[47,63],lpsc_main_infra_err_intr:[47,63],lpsc_per_common_err_intr:[47,63],lsb:[2,11,18,22],m4_0:[31,40],machin:[26,31,46,62,78],macro:20,made:[5,20,22,31,46,62,78,90],magic:[22,23],mai:[2,5,7,12,13,19,21,31,46,62,78,89,91,96],main2mcu:22,main:[19,20,21,22,23,31,33,46,48,62,64,78,80,88,91],main_0_c6x_0_nonsecur:77,main_0_c6x_0_secur:77,main_0_c6x_1_nonsecur:77,main_0_c6x_1_secur:77,main_0_c7x_0_nonsecur:77,main_0_c7x_0_secur:77,main_0_icssg_0:77,main_0_r5_0:[31,40,78,86],main_0_r5_0_nonsecur:77,main_0_r5_0_secur:77,main_0_r5_1:[31,40,78,86],main_0_r5_1_nonsecur:77,main_0_r5_1_secur:77,main_0_r5_2:[31,40,78,86],main_0_r5_3:[31,40,78,86],main_1_r5_0:[31,40,78,86],main_1_r5_0_nonsecur:77,main_1_r5_0_secur:77,main_1_r5_1:[31,40,78,86],main_1_r5_1_nonsecur:77,main_1_r5_1_secur:77,main_1_r5_2:[31,40,78,86],main_1_r5_3:[31,40,78,86],main_isolation_en:20,main_isolation_hostid:20,maintain:[0,2,7,33,48,64,80,90,92,93],major:[2,3,20,26],make:[2,5,8,9,11,12,13,19,21,22,23,89],manag:[3,7,14,15,16,19,20,24,27,28,30,31,42,43,45,46,57,58,61,62,73,74,75,77,78,90,98],mandatori:[2,17,18,23,31,40,46,55,62,71,78,86],mani:[5,6,12,13,21,26],manipul:8,manner:[2,16,89,90],manual:[6,13,93],manufactur:90,map:[8,10,11,12,21,22,23,26,27,32,42,57,74,92,93],mark:[2,5,13,23,27,29,32,36,37,42,44,47,50,51,52,57,59,63,66,67,68,74,76,79,82,83,84,90,92,93],mask:[15,92],maskabl:13,master:[13,23,30,45,61,77],match:[5,13,20,22],materi:90,max:5,max_cpu_cor:19,max_freq_hz:5,max_hz:5,maximum:[2,5,11,12,14,18,20,22,38,53,69,85,92],mcanss_ext_ts_rollover_lvl_int:79,mcanss_mcan_lvl_int:79,mcu0:[48,64],mcu:[20,22,23,33,41,46,56,62,72,78,87,88,91],mcu_0_r5_0:[78,86],mcu_0_r5_1:[78,86],mcu_0_r5_2:[78,86],mcu_0_r5_3:[78,86],mcu_armss0_cpu0:[55,71],mcu_armss0_cpu1:[55,71],mcu_cpsw:80,mcu_m4fss0_core0:34,mcu_navss0_ringacc0:[52,68,84],mcu_navss0_udmap0:[44,47,59,63],mcu_navss0_udmap_0:[76,79],mcu_per:80,mcu_pulsar:80,mcu_r5fss0_core0:[81,86],mcu_r5fss0_core1:[81,86],mcu_sec_mmr0:[49,65],mdio_pend:79,mean:[3,6,13,19,20,22,26],meant:[5,13,91],meanwhil:3,mechan:[2,12,22],mek:[94,97],member:[19,23],memori:[2,3,16,20,21,22,23,31,46,62,78,90,92,94,96,97],memset:5,mention:89,messag:[0,13,26,27,28,29,32,33,36,37,40,42,43,44,47,48,50,51,52,55,57,58,59,63,64,66,67,68,71,74,75,76,79,80,82,83,84,86,90,92,93,97,98],method:[17,18,93],mevt:[32,47,63,79],mhz:[33,48,64,80],micro:13,might:[5,13,31,46,62,78],milli:13,millisecond:94,min:5,min_freq_hz:5,min_hz:5,mind:[3,6,31,46,62,78],minim:11,minimum:[5,13],minor:[3,20,26,97],misc_lvl:[47,63],misconfigur:20,mismatch:20,mitig:[0,90],mix:89,mlbss_mlb_ahb_int:79,mlbss_mlb_int:79,mmr:[21,23,60,92,96],mmr_idx:15,mmr_val:15,mmra:96,mmu:[0,2,13],mode:[2,11,13,26,89,90,94,97],modif:92,modifi:[5,6,11,13,18,26,28,43,58,75,92,96,97],modul:[0,2,5,20,21,26,33,48,64,80,96],module_get:26,module_put:26,moduleclockparentchang:5,moment:[9,10],monitor:[26,47,52,63,68,79,84],monoton:6,more:[0,2,12,17,19,21,22,26,30,38,41,45,53,56,61,69,72,77,85,87,88,89,92,93,96],most:[5,11,18,22,92],motiv:89,mount:[27,42,57,74],move:[19,21],movement:0,mpk:[94,97],mpu:[2,20],msb:[2,11,18],msd:26,msg_device_sw_state_auto_off:6,msg_device_sw_state_on:6,msg_flag_clock_allow_freq_chang:5,msg_param_dev_clk_id:26,msg_param_v:26,msg_receiv:26,msmc0_rx:[51,67],msmc0_tx:[51,67],msmc:20,msmc_cache_s:[3,20],msmc_end_high:3,msmc_end_low:3,msmc_start_high:3,msmc_start_low:3,multi:5,multipl:[0,2,5,6,21,22,26,90,92,93,94,96,97],multipli:5,must:[2,3,5,6,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,29,89,90,92,93,94,96,97],mutual:89,mux:[8,27,42,57,74],n_permission_reg:16,nack:[5,10,12,16,21,22,38,53,69,85],nak:[2,5,6,7,13,20],name:[5,6,8,9,10,11,12,13,14,15,16,17,19,20,26,27,28,29,30,31,32,33,34,36,37,38,40,41,42,43,44,45,46,47,48,49,50,51,52,53,55,56,57,58,59,61,62,63,64,65,66,67,68,69,71,72,74,75,76,77,78,79,80,81,82,83,84,85,86,87,89],natur:2,nav:20,nav_id:[9,10,11,12],navig:[0,2,9,10,11,12],navss0_ringacc0:[52,68],navss0_ringacc_0:84,navss0_udmap0:[44,47,59,63],navss0_udmap_0:[76,79],navss:[16,26,93],navss_main_cpsw9_rx:83,navss_main_cpsw9_tx:83,navss_main_csi_rx:83,navss_main_csi_tx:83,navss_main_dmpac_tc0_cc_rx:83,navss_main_dmpac_tc0_cc_tx:83,navss_main_icssg0_rx:83,navss_main_icssg0_tx:83,navss_main_icssg1_rx:83,navss_main_icssg1_tx:83,navss_main_msmc0_rx:83,navss_main_msmc0_tx:83,navss_main_pdma_main_aasrc_rx:83,navss_main_pdma_main_aasrc_tx:83,navss_main_pdma_main_debug_ccmcu_rx:83,navss_main_pdma_main_debug_mainc66_rx:83,navss_main_pdma_main_mcan_rx:83,navss_main_pdma_main_mcan_tx:83,navss_main_pdma_main_mcasp_g0_rx:83,navss_main_pdma_main_mcasp_g0_tx:83,navss_main_pdma_main_mcasp_g1_rx:83,navss_main_pdma_main_mcasp_g1_tx:83,navss_main_pdma_main_misc_g0_rx:83,navss_main_pdma_main_misc_g0_tx:83,navss_main_pdma_main_misc_g1_rx:83,navss_main_pdma_main_misc_g1_tx:83,navss_main_pdma_main_misc_g2_rx:83,navss_main_pdma_main_misc_g2_tx:83,navss_main_pdma_main_misc_g3_rx:83,navss_main_pdma_main_misc_g3_tx:83,navss_main_pdma_main_usart_g0_rx:83,navss_main_pdma_main_usart_g0_tx:83,navss_main_pdma_main_usart_g1_rx:83,navss_main_pdma_main_usart_g1_tx:83,navss_main_pdma_main_usart_g2_rx:83,navss_main_pdma_main_usart_g2_tx:83,navss_main_saul0_rx:83,navss_main_saul0_tx:83,navss_main_udmap0_rx:83,navss_main_udmap0_tx:83,navss_main_vpac_tc0_cc_rx:83,navss_main_vpac_tc0_cc_tx:83,navss_main_vpac_tc1_cc_rx:83,navss_main_vpac_tc1_cc_tx:83,navss_mcu_pdma_adc_rx:83,navss_mcu_pdma_adc_tx:83,navss_mcu_pdma_cpsw0_rx:83,navss_mcu_pdma_cpsw0_tx:83,navss_mcu_pdma_mcu0_rx:83,navss_mcu_pdma_mcu0_tx:83,navss_mcu_pdma_mcu1_rx:83,navss_mcu_pdma_mcu1_tx:83,navss_mcu_pdma_mcu2_rx:83,navss_mcu_pdma_mcu2_tx:83,navss_mcu_saul0_rx:83,navss_mcu_saul0_tx:83,navss_mcu_udmap0_rx:83,navss_mcu_udmap0_tx:83,necessari:[7,13,23,26,92],need:[2,3,9,10,11,13,18,19,20,21,22,89,94,97],never:92,newer:5,next:[2,21,22,92],nich:22,nist:90,nmfi_en:13,nobmp:19,non:[10,11,12,13,15,19,22,23,30,31,45,46,56,61,62,72,77,78,87,90,92,93],none:[20,22,30,45,61,77,93,96],norepli:19,normal:[3,5,6,7,8,9,10,11,12,13,14,16,19,20,21,22,23,94],notat:19,note:[5,8,13,18,26,27,29,34,42,44,49,57,59,65,74,76,81,93],notif:[2,3,20,21,22,23],notifi:[3,22,55,71,86],notify_resp:[55,71,86],now:[15,19,21,22,89,94],num:5,num_match_iter:13,num_par:5,num_parents32:5,num_resourc:22,num_wait_iter:13,number:[2,3,5,6,8,11,12,13,14,15,16,18,21,22,23,26,38,40,53,55,60,69,71,85,86,89,92,96],numpar:5,nvic:[32,47,63],obtain:[17,19,90,93,96],occup:11,occur:[12,13,18,26,93],ocmc:[20,22,23],oct:19,octet:19,oes_reg_index:26,ofc:21,off:[5,6,13,26],offer:[2,92,94],offici:21,offset:[12,13,26,29],often:[2,92],oid:19,old:5,older:5,onc:[5,6,18,21,22,26,33,48,64,80,90,92],one:[0,5,11,13,14,15,18,20,21,22,23,27,42,57,74,89,90,92,93,94,96],onetim:0,onli:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,26,89,90,92,93,94,96,97],onto:20,open:[19,22,96],oper:[0,2,5,6,10,12,13,15,16,18,19,21,22,23,26,89,90,92,94,97],optim:89,option:[0,2,5,8,11,12,13,18,19,20,22,23,27,41,42,56,57,72,74,87,90,91],order:[2,6,11,12,13,20,21,22,23,26,44,59,76,89,93,96,97],order_id:11,orderid:[11,12],organ:[27,42,57,74,89,92,94],origin:[5,11,12,21,94],origpar:5,os1:31,os2:31,osal:26,ospi_lvl_intr:79,otfa_intr_err_pend:79,otg_lvl:[47,63],otgirq:79,other:[0,2,5,6,8,11,12,13,15,17,18,19,20,22,23,26,89,90,92,93,96,97],otherwis:[2,5,8,12,22],otp:[4,20,73,95,98],otp_config:23,otp_entri:23,out:[6,13,90,93,94,97],outer:19,outfifo_level:79,outgo:[27,42,57,74],outgroup_level:79,outl_intr:[47,63,79],outp:79,output:[5,8,12,19,22,26,27,42,57,74,94,97],output_binary_fil:22,outsid:[95,98],over:[2,13,26,89],overal:[6,13,20,22],overhead:13,overlap:[22,29,32,37,44,47,50,52,59,63,66,68,76,79,82,84,91],overrid:[13,93],overridden:93,overview:[2,96],own:[5,10,11,12,13,20,22,30,44,45,59,61,76,77,90,92,93,96],owner:[10,11,12,22,26,30,45,61,77,92,93,96],owner_index:16,owner_permission_bit:16,owner_privid:16,ownership:[13,16,89,96],packet:[12,26],pad:[94,97],page:0,pair:[26,96],parallel:0,paramet:[2,3,5,6,7,13,14,15,16,17,18,19,20,21,22,23,27,28,29,32,36,37,42,43,44,47,50,51,52,57,58,59,63,66,67,68,74,75,76,79,82,83,84,91,94],paramt:20,parent32:5,parent:[5,26,27,42,57,74],pars:26,parser:19,part:[7,11,12,13,19,21,26,29,32,36,37,44,47,50,51,52,59,63,66,67,68,76,79,82,83,84,89],particular:[27,28,42,43,57,58,74,75],partit:[0,26,91],pass:[5,6,7,9,11,12,19,20,21,22,23],patch:[3,26],patch_vers:3,path:[5,40,55,71,86,93],paus:[12,26],payload:[2,18,19,97],pcie0_pend:[47,63],pcie10_pend:[47,63],pcie11_pend:[47,63],pcie12_pend:[47,63],pcie13_pend:[47,63],pcie14_pend:[47,63],pcie1_pend:[47,63],pcie2_pend:[47,63],pcie3_pend:[47,63],pcie4_pend:[47,63],pcie5_pend:[47,63],pcie6_pend:[47,63],pcie7_pend:[47,63],pcie8_pend:[47,63],pcie9_pend:[47,63],pcie_cpts_comp:[32,47,63,79],pcie_cpts_genf0:[32,47,63,79],pcie_cpts_hw1_push:[32,47,63,79],pcie_cpts_hw2_push:[32,47,63,79],pcie_cpts_pend:[47,63,79],pcie_cpts_sync:[32,47,63,79],pcie_downstream_puls:79,pcie_error_puls:79,pcie_flr_puls:79,pcie_hot_reset_puls:79,pcie_legacy_puls:79,pcie_link_state_puls:79,pcie_local_level:79,pcie_phy_level:79,pcie_ptm_valid_puls:[32,79],pcie_pwr_state_puls:79,pd_get:26,pd_init:26,pd_inv_dep_data:26,pd_put:26,pd_rstdne_timeout:26,pd_trans_timeout:26,pdma_cpsw0_rx:[51,67],pdma_cpsw0_tx:[51,67],pdma_debug_cc_rx:[51,67],pdma_debug_main_rx:[51,67],pdma_debug_mcu_rx:[51,67],pdma_main0_mcasp0_rx:[51,67],pdma_main0_mcasp0_tx:[51,67],pdma_main0_mcasp1_rx:[51,67],pdma_main0_mcasp1_tx:[51,67],pdma_main0_mcasp2_rx:[51,67],pdma_main0_mcasp2_tx:[51,67],pdma_main0_mcspi0_rx:36,pdma_main0_mcspi0_tx:36,pdma_main0_mcspi1_rx:36,pdma_main0_mcspi1_tx:36,pdma_main0_mcspi2_rx:36,pdma_main0_mcspi2_tx:36,pdma_main0_mcspi3_rx:36,pdma_main0_mcspi3_tx:36,pdma_main0_uart0_rx:36,pdma_main0_uart0_tx:36,pdma_main0_uart1_rx:36,pdma_main0_uart1_tx:36,pdma_main1_adc0_rx:36,pdma_main1_mcan0_rx:36,pdma_main1_mcan0_tx:36,pdma_main1_mcan1_rx:36,pdma_main1_mcan1_tx:36,pdma_main1_mcspi4_rx:36,pdma_main1_mcspi4_tx:36,pdma_main1_spi0_rx:[51,67],pdma_main1_spi0_tx:[51,67],pdma_main1_spi1_rx:[51,67],pdma_main1_spi1_tx:[51,67],pdma_main1_spi2_rx:[51,67],pdma_main1_spi2_tx:[51,67],pdma_main1_spi3_rx:[51,67],pdma_main1_spi3_tx:[51,67],pdma_main1_spi4_rx:[51,67],pdma_main1_spi4_tx:[51,67],pdma_main1_uart2_rx:36,pdma_main1_uart2_tx:36,pdma_main1_uart3_rx:36,pdma_main1_uart3_tx:36,pdma_main1_uart4_rx:36,pdma_main1_uart4_tx:36,pdma_main1_uart5_rx:36,pdma_main1_uart5_tx:36,pdma_main1_uart6_rx:36,pdma_main1_uart6_tx:36,pdma_main1_usart0_rx:[51,67],pdma_main1_usart0_tx:[51,67],pdma_main1_usart1_rx:[51,67],pdma_main1_usart1_tx:[51,67],pdma_main1_usart2_rx:[51,67],pdma_main1_usart2_tx:[51,67],pdma_mcu0_adc12_rx:[51,67],pdma_mcu0_adc12_tx:[51,67],pdma_mcu1_mcan0_rx:[51,67],pdma_mcu1_mcan0_tx:[51,67],pdma_mcu1_mcan1_rx:[51,67],pdma_mcu1_mcan1_tx:[51,67],pdma_mcu1_spi0_rx:[51,67],pdma_mcu1_spi0_tx:[51,67],pdma_mcu1_spi1_rx:[51,67],pdma_mcu1_spi1_tx:[51,67],pdma_mcu1_spi2_rx:[51,67],pdma_mcu1_spi2_tx:[51,67],pdma_mcu1_usart0_rx:[51,67],pdma_mcu1_usart0_tx:[51,67],peer:26,pend:6,pend_intr:[47,63,79],per0:[33,48,64,80],per1:[33,48,64,80],per:[2,11,12,13,20,21,22,23,26,27,42,57,60,74,90,93],perf_ctrl:12,perf_ctrl_timeout_cnt:12,perform:[2,7,10,11,12,13,15,16,17,18,19,21,22,23,26,88,89,90,92,93,94,96],peripher:[0,8,21,22,41,56,72,87,89,91],perman:92,permiss:[11,16,23,30,45,61,77,92,96],permit:[13,20,28,31,34,38,40,41,43,46,49,53,55,56,58,62,65,69,71,72,75,78,81,85,86,87,88,89],perspect:[27,42,57,74,93],physic:[2,3,13,17,20,21,22,23,29,34,49,65,81,89],pick:19,piec:[3,92],pin:21,pinmux:21,pipelin:13,piyali:22,pka:[0,96],pkh:94,pktdma:[0,2],pktdma_rx:36,pktdma_rx_chan_error:32,pktdma_rx_flow_complet:32,pktdma_rx_flow_firewal:32,pktdma_rx_flow_starv:32,pktdma_tx:36,pktdma_tx_chan_error:32,pktdma_tx_flow_complet:32,place:[2,5,10,13,19,20,22,23,94],placement:2,plain:[13,20,22],platform:91,pleas:[6,13,18,19,20,21,22,23,89,91,92,93,96,97],pll:[21,73],pllfrac2_ssmod_16fft_main_0:80,pllfrac2_ssmod_16fft_main_13:80,pllfrac2_ssmod_16fft_main_14:80,pllfrac2_ssmod_16fft_main_15:80,pllfrac2_ssmod_16fft_main_16:80,pllfrac2_ssmod_16fft_main_17:80,pllfrac2_ssmod_16fft_main_18:80,pllfrac2_ssmod_16fft_main_19:80,pllfrac2_ssmod_16fft_main_1:80,pllfrac2_ssmod_16fft_main_23:80,pllfrac2_ssmod_16fft_main_25:80,pllfrac2_ssmod_16fft_main_2:80,pllfrac2_ssmod_16fft_main_3:80,pllfrac2_ssmod_16fft_main_4:80,pllfrac2_ssmod_16fft_main_5:80,pllfrac2_ssmod_16fft_main_6:80,pllfrac2_ssmod_16fft_main_7:80,pllfrac2_ssmod_16fft_main_8:80,pllfrac2_ssmod_16fft_mcu_0:80,pllfrac2_ssmod_16fft_mcu_1:80,pllfrac2_ssmod_16fft_mcu_2:80,pllfracf_ssmod_16fft_main_0:33,pllfracf_ssmod_16fft_main_12:[33,80],pllfracf_ssmod_16fft_main_14:33,pllfracf_ssmod_16fft_main_1:33,pllfracf_ssmod_16fft_main_2:33,pllfracf_ssmod_16fft_main_8:33,pllfracf_ssmod_16fft_mcu_0:33,plu:12,pm_bcfg_hash:19,pm_dev_init:26,pm_init:26,pm_sys_reset:26,pmboardcfghash:[19,94],pme_gen_lvl:[47,63],pmmc:5,point:[3,18,21,22,26,89],pointer:[5,11,12,20,21,22,23,94],pointrpend:[47,63,79],polic:[2,13],polici:96,poll:[5,18],pool:13,popul:[2,17,21,22,23,90,94,97],por:92,port:[17,18,19,93],portion:[22,23,96],posit:26,possess:90,possibl:[3,5,6,11,13,22,90],post:[22,26],potenti:26,power:[0,3,6,7,13,20,24,27,28,42,43,57,58,74,75,98],powerdomain:26,pr1_edc0_latch0_in:[32,47,63,79],pr1_edc0_latch1_in:[32,47,63,79],pr1_edc0_sync0_out:[32,47,63,79],pr1_edc0_sync1_out:[32,47,63,79],pr1_edc1_latch0_in:[32,47,63,79],pr1_edc1_latch1_in:[32,47,63,79],pr1_edc1_sync0_out:[32,47,63,79],pr1_edc1_sync1_out:[32,47,63,79],pr1_host_intr_pend:[47,63,79],pr1_host_intr_req:[32,47,63,79],pr1_iep0_cap_intr_req:[32,47,63,79],pr1_iep0_cmp_intr_req:[32,47,63,79],pr1_iep1_cap_intr_req:[32,47,63,79],pr1_iep1_cmp_intr_req:[32,47,63,79],pr1_rx_sof_intr_req:[47,63,79],pr1_slv_intr:[32,47,63,79],pr1_tx_sof_intr_req:[47,63,79],precaut:20,preclud:22,predefin:[89,91,92],prefix:2,prepar:2,prepend:2,present:[2,3,5,12,18,23,26,90],preserv:19,presum:20,prevent:[6,13,15,21,22,89,92,93,96],previou:89,previous:13,prf:90,primari:[2,17,18,22,23,89,96],primer:[95,98],print:26,print_freq:5,printf:5,prior:[5,6,8,12,13,26],prioriti:[2,12,20,22,26],priv:[16,26],privat:[94,97],privid:90,priviledg:2,privileg:[2,19,30,45,61,77,93],privilig:90,probabl:13,proc_access_list:23,proc_access_mast:23,proc_access_secondari:23,proc_id:13,procedur:90,proceess:17,process:[0,2,3,5,6,7,8,9,11,12,13,16,17,18,20,23,31,38,40,46,53,55,62,69,71,78,85,86,91,92,97],processor:[0,2,4,8,19,20,22,31,40,46,55,62,71,73,78,86],processor_access_list:23,processor_acl_list:23,processor_id:[13,23],produc:90,product:[21,89],profil:20,program:[2,6,8,9,10,11,12,16,19,21,22,26,29,33,48,64,80],programm:[11,15,92],programmed_st:[5,6],progress:26,project:22,prompt:19,proper:[2,21],properli:[21,26],protect:[0,21,23,89,90,92,93,94,97],protocol:[2,12],provid:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,26,27,28,29,30,31,32,33,34,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94],proxi:[0,2,4,5,8,10,12,16,20,23,26,73,93],proxy_cfg:[9,26],proxy_cfg_respons:9,proxy_init:26,proxy_oes_get:26,proxy_oes_set:26,psc:[21,26],psc_inv_data:26,pseudo:[5,90],pseudorandom:90,psi:[0,2,4,12,26,73],psil:[10,96],psil_dru_dst_offset:26,psil_dst_thread:26,psil_init:26,psil_pair:26,psil_read:26,psil_src_thread:26,psil_src_thread_p:26,psil_thread:26,psil_thread_cfg_reg_addr:26,psil_thread_cfg_reg_val_hi:26,psil_thread_cfg_reg_val_lo:26,psil_thread_dis:26,psil_thread_en:26,psil_to:12,psil_to_tout:12,psil_to_tout_cnt:12,psil_unpair:26,psil_writ:26,psinfo:26,psuedo:5,pub_boardcfg_rm_tisci:22,pulsar_0:[30,45,61,77],pulsar_1:[30,45,61,77],purpos:[13,19,26,31,46,62,78,90,91,92,94,96],put:26,qmode:11,qos:12,queri:[5,15,16,22,92],query_freq_resp:5,question:16,queue:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,20,21,22,23,26],quick:[89,91],quietli:[11,12],quirk:0,r5_0:[31,46,55,62,71,78],r5_1:[31,46,55,62,71,78],r5_2:[46,55,62,71],r5_3:[46,55,62,71],r5_cl0_c0:[49,65],r5_cl0_c1:[49,65],r5f:[33,80],r5fss0_core0:[34,40,81,86],r5fss0_core1:[34,40,81,86],r5fss1_core0:[34,40,81,86],r5fss1_core1:[34,40,81,86],ra_init:26,ra_inst:22,ram:[3,9,13],random:[19,90,94,97],randomli:90,randomstr:[19,94],rang:[3,5,9,11,12,18,20,26,29,32,36,37,38,44,46,47,50,51,52,53,59,62,63,66,67,68,69,76,79,82,83,84,85],range_num:22,range_num_sec:22,range_start:22,range_start_sec:22,rapidli:5,rare:5,rat:13,rat_exp_intr:79,rate:[5,13],rather:5,rational:13,raw:94,rchan_rcfg:12,rchan_rcq:12,rchan_rflow_rng:12,rchan_rpri_ctrl:12,rchan_rst_sch:12,rchan_thrd_id:10,read:[2,3,9,11,12,13,14,18,21,23,26,30,33,40,45,48,55,61,64,71,77,80,86,89,90,93,96],readabl:[3,26,27,42,57,74],readback:93,readi:[3,13],real:[5,8,10,11,12,22],realli:89,reamin:23,reason:[11,13,20,21,22,89,92],reboot:[26,90,92],rec_intr_pend:[47,63,79],receipt:[21,23],receiv:[2,3,5,10,13,20,23,26,29,44,47,59,63,76,79,90],recept:22,recommend:[20,21,22,89,90],reconfigur:[7,20,21],record:11,recov:13,recoveri:[7,13,23],reduc:[22,23,94],ref:[8,10,11,12,22],refer:[0,2,5,6,13,20,21,22,23,30,33,45,48,61,64,77,80,89,91,92,93,96,97],reflect:[21,22],refresh:92,regard:[0,2,6,12],regardless:5,region:[0,9,10,11,12,26,91,92,96],regist:[2,5,8,9,11,12,13,14,15,16,18,19,21,22,26,33,48,64,80,90,92],regular:[20,22],reject:[12,20,22,29,32,37,44,47,50,52,59,63,66,68,76,79,82,84],rel:5,relat:[12,90,96],relationship:3,releas:[2,6,22,90,96],release_processor:13,relev:[13,19,89],reli:94,relinquish:13,reloc:3,remain:[3,5,18,21,89,93,94],remot:10,remov:20,repeat:[18,89],replac:[11,19,91],report:[13,22,26],repres:[5,22,26,27,28,31,34,38,40,42,43,46,49,53,55,57,58,62,65,69,71,74,75,78,81,85,86],represent:19,reprogram:93,req:19,req_distinguished_nam:19,request:[3,5,6,7,10,14,15,16,17,20,21,22,23,26,29,32,36,37,44,47,50,51,52,59,63,66,67,68,76,79,82,83,84,90],request_processor:13,requir:[0,2,5,6,8,11,13,16,17,18,19,20,21,22,23,26,29,32,36,37,44,47,50,51,52,59,63,66,67,68,76,79,82,83,84,89,90,91,93,94,96,97],requisit:5,resasg:22,resasg_entri:22,resasg_entries_s:22,resasg_firewall_cfg:26,resasg_fwl_ch:26,resasg_fwl_id:26,resasg_subtype_bcdma_block_copy_chan:38,resasg_subtype_bcdma_ring_block_copy_chan:38,resasg_subtype_bcdma_ring_split_tr_rx_chan:38,resasg_subtype_bcdma_ring_split_tr_tx_chan:38,resasg_subtype_bcdma_split_tr_rx_chan:38,resasg_subtype_bcdma_split_tr_tx_chan:38,resasg_subtype_global_event_sevt:[38,53,69,85],resasg_subtype_global_event_trigg:[38,53,69,85],resasg_subtype_ia_bcdma_chan_data_completion_o:38,resasg_subtype_ia_bcdma_chan_error_o:38,resasg_subtype_ia_bcdma_chan_ring_completion_o:38,resasg_subtype_ia_bcdma_rx_chan_data_completion_o:38,resasg_subtype_ia_bcdma_rx_chan_error_o:38,resasg_subtype_ia_bcdma_rx_chan_ring_completion_o:38,resasg_subtype_ia_bcdma_tx_chan_data_completion_o:38,resasg_subtype_ia_bcdma_tx_chan_error_o:38,resasg_subtype_ia_bcdma_tx_chan_ring_completion_o:38,resasg_subtype_ia_pktdma_rx_chan_error_o:38,resasg_subtype_ia_pktdma_rx_flow_completion_o:38,resasg_subtype_ia_pktdma_rx_flow_firewall_o:38,resasg_subtype_ia_pktdma_rx_flow_starvation_o:38,resasg_subtype_ia_pktdma_tx_chan_error_o:38,resasg_subtype_ia_pktdma_tx_flow_completion_o:38,resasg_subtype_ia_timermgr_evt_o:38,resasg_subtype_ia_vint:[38,53,69,85],resasg_subtype_ir_output:[38,53,69,85],resasg_subtype_pktdma_cpsw_rx_chan:38,resasg_subtype_pktdma_cpsw_tx_chan:38,resasg_subtype_pktdma_flow_cpsw_rx_chan:38,resasg_subtype_pktdma_flow_icssg_0_rx_chan:38,resasg_subtype_pktdma_flow_icssg_1_rx_chan:38,resasg_subtype_pktdma_flow_saul_rx_0_chan:38,resasg_subtype_pktdma_flow_saul_rx_1_chan:38,resasg_subtype_pktdma_flow_saul_rx_2_chan:38,resasg_subtype_pktdma_flow_saul_rx_3_chan:38,resasg_subtype_pktdma_flow_unmapped_rx_chan:38,resasg_subtype_pktdma_icssg_0_rx_chan:38,resasg_subtype_pktdma_icssg_0_tx_chan:38,resasg_subtype_pktdma_icssg_1_rx_chan:38,resasg_subtype_pktdma_icssg_1_tx_chan:38,resasg_subtype_pktdma_ring_cpsw_rx_chan:38,resasg_subtype_pktdma_ring_cpsw_tx_chan:38,resasg_subtype_pktdma_ring_icssg_0_rx_chan:38,resasg_subtype_pktdma_ring_icssg_0_tx_chan:38,resasg_subtype_pktdma_ring_icssg_1_rx_chan:38,resasg_subtype_pktdma_ring_icssg_1_tx_chan:38,resasg_subtype_pktdma_ring_saul_rx_0_chan:38,resasg_subtype_pktdma_ring_saul_rx_1_chan:38,resasg_subtype_pktdma_ring_saul_rx_2_chan:38,resasg_subtype_pktdma_ring_saul_rx_3_chan:38,resasg_subtype_pktdma_ring_saul_tx_0_chan:38,resasg_subtype_pktdma_ring_saul_tx_1_chan:38,resasg_subtype_pktdma_ring_unmapped_rx_chan:38,resasg_subtype_pktdma_ring_unmapped_tx_chan:38,resasg_subtype_pktdma_saul_rx_0_chan:38,resasg_subtype_pktdma_saul_rx_1_chan:38,resasg_subtype_pktdma_saul_rx_2_chan:38,resasg_subtype_pktdma_saul_rx_3_chan:38,resasg_subtype_pktdma_saul_tx_0_chan:38,resasg_subtype_pktdma_saul_tx_1_chan:38,resasg_subtype_pktdma_unmapped_rx_chan:38,resasg_subtype_pktdma_unmapped_tx_chan:38,resasg_subtype_proxy_proxi:[53,69,85],resasg_subtype_ra_error_o:[38,53,69,85],resasg_subtype_ra_generic_ipc:38,resasg_subtype_ra_gp:[53,69,85],resasg_subtype_ra_monitor:[53,69,85],resasg_subtype_ra_udmap_rx:[53,69,85],resasg_subtype_ra_udmap_rx_h:[53,69,85],resasg_subtype_ra_udmap_rx_uh:85,resasg_subtype_ra_udmap_tx:[53,69,85],resasg_subtype_ra_udmap_tx_ext:[53,69,85],resasg_subtype_ra_udmap_tx_h:[53,69,85],resasg_subtype_ra_udmap_tx_uh:85,resasg_subtype_ra_virtid:[38,53,69,85],resasg_subtype_udmap_global_config:[38,53,69,85],resasg_subtype_udmap_invalid_flow_o:[53,69,85],resasg_subtype_udmap_rx_chan:[53,69,85],resasg_subtype_udmap_rx_flow_common:[53,69,85],resasg_subtype_udmap_rx_hchan:[53,69,85],resasg_subtype_udmap_rx_uhchan:85,resasg_subtype_udmap_tx_chan:[53,69,85],resasg_subtype_udmap_tx_echan:[53,69,85],resasg_subtype_udmap_tx_hchan:[53,69,85],resasg_subtype_udmap_tx_uhchan:85,resasg_utyp:26,resasg_validate_host:26,resasg_validate_resourc:26,resend:[7,18],resent:18,reserv:[2,3,5,6,11,12,13,19,21,22,26,29,32,36,37,44,47,50,51,52,59,63,66,67,68,76,79,82,83,84,96],reserved_cfg_entri:23,reset:[2,4,5,6,13,18,19,26,88,91,92,97],resetdon:26,resetvec:19,resid:8,resourc:[0,3,6,7,16,20,24,28,29,30,32,37,41,43,44,45,46,47,50,52,56,58,59,61,62,63,66,68,72,73,75,76,77,79,82,84,87,89,98],resource_get:26,resource_get_range_num:26,resource_get_range_start:26,resource_get_secondary_host:26,resource_get_subtyp:26,resource_get_typ:26,respect:94,respfreq_hz:5,respon:15,respond:[3,5],respons:[0,3,5,6,7,10,13,14,16,17,18,20,21,22,23,26,40,55,71,86,89,90,91,92],rest:[2,13,93,94],restor:[5,13],restrict:[12,26,93,96],result:[2,5,8,9,11,12,22,26,38,53,69,85,90,93],ret:5,retain:90,retent:[5,6,26],retention_get:26,retention_put:26,retriev:[3,6,11,16,22,26],reus:19,rev:22,revers:5,review:18,revis:[22,23,92,94,97],rflow_rf:12,rflow_rfa:12,rflow_rfb:12,rflow_rfc:12,rflow_rfd:12,rflow_rff:12,rflow_rfg:12,rflow_rfh:12,rflowfwstat:12,rflowfwstat_pend:12,rgx:78,right:[5,22],ring:[0,2,4,8,12,20,26,32,47,63,73,79,93],ring_ba_hi:11,ring_ba_lo:11,ring_ba_lo_hi:26,ring_ba_lo_lo:26,ring_configur:26,ring_control2:11,ring_count_hi:26,ring_count_lo:26,ring_get_cfg:26,ring_mod:26,ring_mon_cfg:[11,26],ring_mon_cfg_respons:11,ring_monitor_mod:26,ring_monitor_queu:26,ring_monitor_sourc:26,ring_oes_get:26,ring_oes_set:26,ring_orderid:[11,26],ring_siz:[11,26],ring_validate_index:26,ring_virtid:26,ringacc:11,ringacc_control:11,ringacc_data0:11,ringacc_data1:11,ringacc_occ_j:11,ringacc_queu:11,rm_bcfg_hash:19,rm_boardcfg:22,rm_core_init:26,rm_init:26,rmboardcfghash:[19,94],role:20,rollback:[0,19,94,97],rom:[17,19,21,33,48,64,80,94],root:[0,2,17,20,22,92,93,94],round:20,rout:[12,22,26],router:[0,2,8,22],routin:90,row:[60,92],row_idx:15,row_mask:15,row_soft_lock:15,row_val:15,rsa:0,rsdv2:19,rsdv3:19,rsvd1:19,rsvd2:19,rsvd3:19,rsvd:[2,23],rto:[0,2],rule:[19,22],rules_fil:22,run:[0,3,5,18,22,89,90,92,93],runtim:[4,18,22,26,41,56,72,73,87,97],rwcd:[30,45,61,77],rwd:[30,45,61,77],rx_atyp:12,rx_burst_siz:12,rx_chan:[44,59,76],rx_chan_typ:12,rx_desc_typ:12,rx_dest_qnum:12,rx_dest_tag_hi:12,rx_dest_tag_hi_sel:12,rx_dest_tag_lo:12,rx_dest_tag_lo_sel:12,rx_einfo_pres:12,rx_error_handl:12,rx_fdq0_sz0_qnum:12,rx_fdq0_sz1_qnum:12,rx_fdq0_sz2_qnum:12,rx_fdq0_sz3_qnum:12,rx_fdq1_qnum:12,rx_fdq1_sz0_qnum:12,rx_fdq2_qnum:12,rx_fdq2_sz0_qnum:12,rx_fdq3_qnum:12,rx_fdq3_sz0_qnum:12,rx_fetch_siz:12,rx_hchan:[44,59,76],rx_ignore_long:12,rx_ignore_short:12,rx_orderid:12,rx_pause_on_err:12,rx_prioriti:12,rx_ps_locat:12,rx_psinfo_pres:12,rx_qo:12,rx_sched_prior:12,rx_size_thresh0:12,rx_size_thresh1:12,rx_size_thresh2:12,rx_size_thresh_en:12,rx_sop_offset:12,rx_src_tag_hi:12,rx_src_tag_hi_sel:12,rx_src_tag_lo:12,rx_src_tag_lo_sel:12,rx_uhchan:76,rxcq_qnum:12,sa2:2,sa2ul:[14,95,98],sa2ul_dkek_key_len:14,sa2ul_inst:14,sa_ul_pka:[47,63,79],sa_ul_trng:[47,63,79],safeti:91,salt:[19,94],same:[0,2,5,6,11,18,22,23,26,31,46,62,78,88,90,92,94],sane:13,satisfi:5,saul0_rx:[36,51,67],saul0_tx:[36,51,67],saul_rx_0_chan:[29,37],saul_rx_1_chan:[29,37],saul_rx_2_chan:[29,37],saul_rx_3_chan:[29,37],saul_tx_0_chan:[29,37],saul_tx_1_chan:[29,37],save:11,scalabl:22,scale:20,scaling_factor:20,scaling_profil:20,scan:13,scenario:[0,13],schedul:[12,22,26],scheme:89,sci:[2,15,16,17,20,21,23,26],script:22,sdbg_debug_ctrl:19,sdk:2,search:5,sec:18,sec_bcfg_enc_iv:19,sec_bcfg_enc_r:19,sec_bcfg_hash:19,sec_bcfg_key_derive_index:19,sec_bcfg_key_derive_salt:19,sec_bcfg_ver:19,sec_boot_ctrl:19,sec_debug_core_sel:19,secboardcfghash:[19,94],secboardcfgv:[19,94],second:[13,22],secondari:[8,22,26],secondary_host:[8,22],secproxi:20,secreci:90,secret:[19,21,23],section:[2,11,12,13,19,22,27,29,30,32,36,37,42,44,45,47,50,51,52,57,59,61,63,66,67,68,74,76,77,79,82,83,84,89,90,93,96,97],secur:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,20,21,22,24,28,30,31,43,45,46,58,61,62,73,75,77,78,90,92,93,95,96,98],see:[3,5,6,12,13,14,17,18,19,22,23,26,40,55,71,86,90,92,93,94],select:[5,11,20,26],selector:[12,26],self:13,send:[2,3,5,11,20,21,22,23,26,38,53,69,85,93],send_receive_with_timeout:5,sender:2,sensit:[89,96],sent:[2,3,5,20,21,22,23,26,33,48,64,80,93,94],separ:[0,2,11,13,20,22,23,90,94],seq:2,sequenc:[2,3,5,19,21,22,41,56,72,87,89],serv:[20,22],servic:[2,22,23,89,96],set:[0,2,3,5,6,9,10,11,12,15,18,19,20,21,22,23,26,33,41,48,56,64,72,80,87,89,90,92,93,94,96],set_clock_freq:5,set_clock_par:5,set_devic:6,set_freq_req:5,set_local_reset:26,set_processor_config:[13,19],set_processor_control:13,set_processor_suspend_readi:13,setup:[5,9,13,92],sever:3,sevt:[32,47,63,79],sfals:8,sgx544:[46,62],sha2:[0,19,94,97],shall:[13,89],share:[3,6,22,44,59,76,90],shatyp:19,shavalu:19,shift:12,should:[2,5,13,17,18,19,22,26,34,49,65,81,89],show:[19,22,94],shown:[2,19,22,93,94,97],shutdown:13,side:[14,89,90,92],sign:[17,18,20,21,22,23,95,98],signatur:18,significand:26,silicon:[13,21],similar:[2,13,89,93],similarli:5,simpl:16,simplest:89,simplifi:5,simutan:20,sinc:[2,6,13,20,21,89],singl:[0,22,26,90,92,94],situat:90,size:[3,11,13,14,18,19,20,21,22,23,26,90],size_byt:11,sizeof:[5,20],slave:[2,93],slight:0,slightli:6,slot:[30,45,61,77],small:5,smaller:92,smpk:19,snapshot:5,snippet:5,snoop:13,soc:[0,2,3,5,6,7,8,9,10,11,12,13,18,19,20,21,22,23,26,28,29,31,32,33,34,36,37,38,39,40,41,43,44,46,47,48,49,50,51,52,53,54,55,56,58,59,60,62,63,64,65,66,67,68,69,70,71,72,75,76,78,79,80,81,82,83,84,85,86,87,88,89,91,92,93,96,98],soc_doc_am6_public_host_desc_host_list:20,soc_events_in:79,soc_events_in_64:86,soc_events_in_65:86,soc_events_in_66:86,soc_events_in_67:86,soc_events_in_68:86,soc_events_in_69:86,soc_events_in_70:86,soc_events_in_71:86,soc_events_in_72:86,soc_events_in_732:86,soc_events_in_733:86,soc_events_in_734:86,soc_events_in_735:86,soc_events_in_73:86,soc_events_out_level:79,soc_phys_addr_t:16,soc_uid:17,soft:92,softwar:[0,3,7,18,20,21,22,89,90,92,93,94,96,97],some:[5,6,8,9,11,12,13,20,28,29,31,32,36,37,43,44,46,47,50,51,52,58,59,62,63,66,67,68,75,76,78,79,82,83,84,93,97],soon:90,sop:26,sort:22,sound:89,sourc:[5,6,8,10,11,12,26,27,42,57,74,94],space:5,span:[89,93],special:[6,27,42,57,74],specif:[0,2,3,5,6,12,14,15,17,19,20,21,22,26,29,32,36,37,41,44,47,50,51,52,56,59,63,66,67,68,72,76,79,82,83,84,87,88,89,90,91,92,93,98],specifi:[8,10,11,12,13,15,16,17,18,19,20,21,22,23,26,27,28,31,42,43,46,57,58,62,74,75,78,92,94],spectrum:5,speed:89,spi:[32,47,63,79],spi_64:[40,86],spi_65:[40,86],spi_66:[40,86],spi_67:[40,86],spi_68:86,spi_69:86,spi_70:86,spi_71:86,spi_72:86,spi_732:86,spi_733:86,spi_734:86,spi_735:86,spi_73:86,split:13,split_tr_rx_chan:[29,37],split_tr_tx_chan:[29,37],spread:5,sproxi:[40,55,71,86],sproxy_priv:[30,45,61,77],sr1:[93,98],sr2:98,sram:[3,20,22,23],src_id:8,src_index:8,src_thread:10,ss_device_id:26,ssc:5,ssclk_mode_div_clk_mode_valu:13,stabil:0,stabl:13,stack:0,stage:[13,41,56,72,87,89],stai:6,standalon:[23,92],standard:[0,2,8,9,10,11,12,13,21,22,23,26,93],standbywfil2:13,start:[3,6,10,12,13,15,16,19,21,22,26,29,30,38,45,53,61,69,77,85,89],start_address:16,start_resourc:22,startup:[3,13,16,89],stat_pend:79,state:[0,3,5,6,7,11,13,21,22,26,89,92],state_on:6,state_retent:6,statu:[3,5,8,9,11,12,26,31,46,62,78,92,96],status_flags_1:13,status_flags_1_clr_all_wait:13,status_flags_1_clr_any_wait:13,status_flags_1_set_all_wait:13,status_flags_1_set_any_wait:13,steer:[8,22],step:[11,18,21,22,89,94,97],still:[2,5,21,22],stop:13,storag:22,store:[2,5,12,14,21,23,90,92],str:3,stream:0,stricter:96,string:[3,19,26,90,94,97],strongli:[21,89],struct:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23],structur:[13,19,94],strue:8,sub:3,sub_vers:3,subhdr:[20,22,23],subject:8,subordin:[11,12],subsect:[2,93],subsequ:[18,22,23],subset:[12,89],substructur:[21,22],subsystem:[0,2,8,9,10,11,12,26,27,28,42,43,57,58,74,75,96],subtyp:[22,26,38,53,69,85],subvers:26,succe:[5,20],succeed:2,succes:16,success:[2,5,6,10,13,18,19,94,97],successfulli:16,suffic:5,superset:94,superstructur:20,supervisor:[10,11,12,20,23],supervisor_host_id:23,supervisori:23,suppli:[27,42,57,74,93,94],support:[0,2,5,11,12,13,14,17,18,19,20,21,22,26,38,53,69,85,92,94,96,97],suppress:[12,26],sure:[8,12,13,21,22,89],suspend:13,sw_main_warmrst:88,sw_mcu_warmrst:88,swrev:19,swrv:19,symmetr:[0,90],synchron:11,syntax:19,sysfw:[0,13,19,22,89,91,94,95,98],sysfw_boardcfg_rul:22,sysfw_boardcfg_valid:22,sysfw_boot_seq:19,sysfw_hs_boardcfg:19,sysfw_image_integr:19,sysfw_image_load:19,sysfw_vers:26,sysreset:91,system:[0,3,4,5,6,8,10,13,14,16,17,18,21,22,26,29,30,31,32,33,36,37,38,39,44,45,46,47,48,50,51,52,53,54,59,61,62,63,64,66,67,68,69,70,76,77,78,79,80,82,83,84,85,88,89,90,92,93,96,97,98],sz0:26,sz1:26,sz2:26,sz3:26,tabl:[2,8,11,12,19,20,21,27,30,33,42,45,48,57,61,64,74,77,80,94,96],taddr:10,tag:[12,26],take:[0,10,11,20,22,26,29,30,32,36,37,44,45,47,50,51,52,59,61,63,66,67,68,76,77,79,82,83,84,89,92,93],taken:[2,21],target:[5,9,17,18,19,26,94,97],target_err:[47,63],target_freq_hz:5,task:[11,20],tchan_tcfg:12,tchan_tcq:12,tchan_tcredit:12,tchan_tfifo_depth:12,tchan_thrd_id:10,tchan_tpri_ctrl:12,tchan_tst_sch:12,tcm:13,tcm_rstbase:13,tcu_cmd_sync_ns_intr:79,tcu_cmd_sync_s_intr:79,tcu_event_q_ns_intr:79,tcu_event_q_s_intr:79,tcu_global_ns_intr:79,tcu_global_s_intr:79,tcu_ras_intr:79,tdtype:12,te_init:13,teardown:[12,26],technic:[6,13,93],technolog:19,term:89,termin:[5,22],test_image_enc_iv:19,test_image_enc_r:19,test_image_key_derive_index:19,test_image_key_derive_salt:19,test_image_length:19,test_image_sha512:19,tester:90,texa:[0,4,19,98],text:[20,22],than:[5,10,11,12,22,38,53,69,85,89],thei:[2,5,11,12,22,26,92,93,94],them:[26,27,42,44,57,59,74,76],themselv:13,theorit:18,therefor:[10,11,20,22,92],therm_lvl_gt_th1_intr:79,therm_lvl_gt_th2_intr:79,therm_lvl_lt_th0_intr:79,thi:[0,2,3,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,26,27,28,29,30,31,32,33,34,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,96,97],thing:[31,46,62,78],those:3,though:[23,31,46,62,78,89],thrd_id:10,thread:[2,22,23,26,96],three:16,threshold:[11,26,40,55,71,86],through:[2,8,10,11,12,17,18,21,22,23,90,92,93,96],throughout:26,throughput:90,thu:[8,20,22],thumb:13,ti_bcfg_info:19,ti_enc_info:19,ti_load_info:19,tied:[17,92],till:21,time:[6,8,10,11,12,13,15,18,21,22,23,30,45,61,77,89,90,92],timedout:13,timeout:[12,13,26],timer_pwm:[32,79],timermgr_evt:32,tisci:[0,18,19,26,27,28,29,30,32,36,37,42,43,44,45,47,50,51,52,57,58,59,61,63,66,67,68,74,75,76,77,79,82,83,84,92,93,97],tisci_head:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,20,21,22,23],tisci_msg_:2,tisci_msg_board_config:[20,22,26,89],tisci_msg_board_config_pm:[20,21,89],tisci_msg_board_config_pm_handl:21,tisci_msg_board_config_pm_req:21,tisci_msg_board_config_pm_resp:21,tisci_msg_board_config_req:20,tisci_msg_board_config_resp:20,tisci_msg_board_config_rm:[22,89],tisci_msg_board_config_rm_handl:22,tisci_msg_board_config_rm_req:22,tisci_msg_board_config_rm_resp:22,tisci_msg_board_config_secur:[23,89,94],tisci_msg_board_config_security_req:23,tisci_msg_board_config_security_resp:23,tisci_msg_boot_notification_req:3,tisci_msg_boot_notification_resp:3,tisci_msg_change_fwl_own:[93,96],tisci_msg_data:5,tisci_msg_flag_:2,tisci_msg_flag_ack:[2,5],tisci_msg_flag_aop:[2,5],tisci_msg_flag_clock_allow_freq_chang:5,tisci_msg_flag_clock_allow_ssc:5,tisci_msg_flag_clock_input_term:5,tisci_msg_flag_clock_ssc_act:5,tisci_msg_flag_device_exclus:6,tisci_msg_flag_device_reset_iso:6,tisci_msg_flag_device_wake_en:6,tisci_msg_flag_reserved0:2,tisci_msg_fwl_change_owner_info_req:16,tisci_msg_fwl_change_owner_info_resp:16,tisci_msg_fwl_get_firewall_region_req:16,tisci_msg_fwl_get_firewall_region_resp:16,tisci_msg_fwl_set_firewall_region_req:16,tisci_msg_fwl_set_firewall_region_resp:16,tisci_msg_get_clock:21,tisci_msg_get_clock_par:21,tisci_msg_get_clock_parent_req:5,tisci_msg_get_clock_parent_resp:5,tisci_msg_get_clock_req:5,tisci_msg_get_clock_resp:5,tisci_msg_get_devic:21,tisci_msg_get_device_req:6,tisci_msg_get_device_resp:6,tisci_msg_get_freq:21,tisci_msg_get_freq_req:5,tisci_msg_get_freq_resp:5,tisci_msg_get_fwl_region:93,tisci_msg_get_num_clock_par:21,tisci_msg_get_num_clock_parents_req:5,tisci_msg_get_num_clock_parents_resp:5,tisci_msg_get_otp_row_lock_statu:92,tisci_msg_get_otp_row_lock_status_req:15,tisci_msg_get_otp_row_lock_status_resp:15,tisci_msg_get_soc_uid_req:17,tisci_msg_get_soc_uid_resp:17,tisci_msg_lock_otp_row:92,tisci_msg_lock_otp_row_req:15,tisci_msg_lock_otp_row_resp:15,tisci_msg_open_debug_fwls_req:17,tisci_msg_open_debug_fwls_resp:17,tisci_msg_pm_board_config_pm:21,tisci_msg_proc_auth_boot:97,tisci_msg_proc_auth_boot_req:13,tisci_msg_proc_auth_boot_resp:13,tisci_msg_proc_get_status_req:13,tisci_msg_proc_get_status_resp:13,tisci_msg_proc_handover_req:13,tisci_msg_proc_handover_resp:13,tisci_msg_proc_release_req:13,tisci_msg_proc_release_resp:13,tisci_msg_proc_request_req:13,tisci_msg_proc_request_resp:13,tisci_msg_proc_set_config_req:13,tisci_msg_proc_set_config_resp:13,tisci_msg_proc_set_control_req:13,tisci_msg_proc_set_control_resp:13,tisci_msg_proc_status_wait_req:13,tisci_msg_proc_status_wait_resp:13,tisci_msg_query_freq:[21,33,48,64,80],tisci_msg_query_freq_req:5,tisci_msg_query_freq_resp:5,tisci_msg_queue_nonsec_high_tx:5,tisci_msg_read_otp_mmr:92,tisci_msg_read_otp_mmr_req:15,tisci_msg_read_otp_mmr_resp:15,tisci_msg_receiv:26,tisci_msg_rm_board_config_rm:22,tisci_msg_rm_get_resource_rang:22,tisci_msg_rm_get_resource_range_req:22,tisci_msg_rm_get_resource_range_resp:22,tisci_msg_rm_irq_releas:22,tisci_msg_rm_irq_release_req:8,tisci_msg_rm_irq_release_resp:8,tisci_msg_rm_irq_set:22,tisci_msg_rm_irq_set_req:8,tisci_msg_rm_irq_set_resp:8,tisci_msg_rm_proxy_cfg:22,tisci_msg_rm_proxy_cfg_req:9,tisci_msg_rm_proxy_cfg_resp:9,tisci_msg_rm_psil_pair:[22,96],tisci_msg_rm_psil_pair_req:10,tisci_msg_rm_psil_pair_resp:10,tisci_msg_rm_psil_read:22,tisci_msg_rm_psil_read_req:10,tisci_msg_rm_psil_read_resp:10,tisci_msg_rm_psil_unpair:22,tisci_msg_rm_psil_unpair_req:10,tisci_msg_rm_psil_unpair_resp:10,tisci_msg_rm_psil_writ:[22,96],tisci_msg_rm_psil_write_req:10,tisci_msg_rm_psil_write_resp:10,tisci_msg_rm_ring_cfg:22,tisci_msg_rm_ring_cfg_req:11,tisci_msg_rm_ring_cfg_resp:11,tisci_msg_rm_ring_mon_cfg:22,tisci_msg_rm_ring_mon_cfg_req:11,tisci_msg_rm_ring_mon_cfg_resp:11,tisci_msg_rm_udmap_flow_cfg:22,tisci_msg_rm_udmap_flow_cfg_req:12,tisci_msg_rm_udmap_flow_cfg_resp:12,tisci_msg_rm_udmap_flow_deleg:[44,59,76],tisci_msg_rm_udmap_flow_delegate_req:12,tisci_msg_rm_udmap_flow_delegate_resp:12,tisci_msg_rm_udmap_flow_size_thresh_cfg:22,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:12,tisci_msg_rm_udmap_flow_size_thresh_cfg_resp:12,tisci_msg_rm_udmap_gcfg_cfg:22,tisci_msg_rm_udmap_gcfg_cfg_req:12,tisci_msg_rm_udmap_gcfg_cfg_resp:12,tisci_msg_rm_udmap_rx_ch_cfg:22,tisci_msg_rm_udmap_rx_ch_cfg_req:12,tisci_msg_rm_udmap_rx_ch_cfg_resp:12,tisci_msg_rm_udmap_tx_ch_cfg:[22,29],tisci_msg_rm_udmap_tx_ch_cfg_req:12,tisci_msg_rm_udmap_tx_ch_cfg_resp:12,tisci_msg_sa2ul_get_dkek:90,tisci_msg_sa2ul_get_dkek_req:14,tisci_msg_sa2ul_get_dkek_resp:14,tisci_msg_sa2ul_release_dkek:90,tisci_msg_sa2ul_release_dkek_req:14,tisci_msg_sa2ul_release_dkek_resp:14,tisci_msg_sa2ul_set_dkek:90,tisci_msg_sa2ul_set_dkek_req:14,tisci_msg_sa2ul_set_dkek_resp:14,tisci_msg_sender_host_id:26,tisci_msg_set_clock:21,tisci_msg_set_clock_par:21,tisci_msg_set_clock_parent_req:5,tisci_msg_set_clock_parent_resp:5,tisci_msg_set_clock_req:5,tisci_msg_set_clock_resp:5,tisci_msg_set_devic:21,tisci_msg_set_device_req:6,tisci_msg_set_device_reset:21,tisci_msg_set_device_resets_req:6,tisci_msg_set_device_resets_resp:6,tisci_msg_set_device_resp:6,tisci_msg_set_freq:[21,33,48,64,80],tisci_msg_set_freq_req:5,tisci_msg_set_freq_resp:5,tisci_msg_set_fwl_region:[93,96],tisci_msg_soft_lock_otp_write_glob:92,tisci_msg_soft_lock_otp_write_global_req:15,tisci_msg_soft_lock_otp_write_global_resp:15,tisci_msg_sys_reset:[21,91],tisci_msg_sys_reset_req:7,tisci_msg_sys_reset_resp:7,tisci_msg_value_clock_hw_state_not_readi:5,tisci_msg_value_clock_hw_state_readi:5,tisci_msg_value_clock_sw_state_auto:5,tisci_msg_value_clock_sw_state_req:5,tisci_msg_value_clock_sw_state_unreq:5,tisci_msg_value_device_hw_state_off:6,tisci_msg_value_device_hw_state_on:6,tisci_msg_value_device_hw_state_tran:6,tisci_msg_value_device_sw_state_auto_off:6,tisci_msg_value_device_sw_state_on:6,tisci_msg_value_device_sw_state_retent:6,tisci_msg_value_rm_dst_host_irq_valid:8,tisci_msg_value_rm_dst_id_valid:8,tisci_msg_value_rm_global_event_valid:8,tisci_msg_value_rm_ia_id_valid:8,tisci_msg_value_rm_mon_data0_val_valid:11,tisci_msg_value_rm_mon_data1_val_valid:11,tisci_msg_value_rm_mon_mode_dis:11,tisci_msg_value_rm_mon_mode_push_pop:11,tisci_msg_value_rm_mon_mode_starv:11,tisci_msg_value_rm_mon_mode_threshold:11,tisci_msg_value_rm_mon_mode_valid:11,tisci_msg_value_rm_mon_mode_watermark:11,tisci_msg_value_rm_mon_queue_valid:11,tisci_msg_value_rm_mon_source_valid:11,tisci_msg_value_rm_mon_src_accum_q_s:11,tisci_msg_value_rm_mon_src_elem_cnt:11,tisci_msg_value_rm_mon_src_head_pkt_s:11,tisci_msg_value_rm_ring_addr_hi_valid:11,tisci_msg_value_rm_ring_addr_lo_valid:11,tisci_msg_value_rm_ring_asel_valid:11,tisci_msg_value_rm_ring_count_valid:11,tisci_msg_value_rm_ring_mode_credenti:11,tisci_msg_value_rm_ring_mode_messag:11,tisci_msg_value_rm_ring_mode_qm:11,tisci_msg_value_rm_ring_mode_r:11,tisci_msg_value_rm_ring_mode_valid:11,tisci_msg_value_rm_ring_order_id_valid:11,tisci_msg_value_rm_ring_size_128b:11,tisci_msg_value_rm_ring_size_16b:11,tisci_msg_value_rm_ring_size_256b:11,tisci_msg_value_rm_ring_size_32b:11,tisci_msg_value_rm_ring_size_4b:11,tisci_msg_value_rm_ring_size_64b:11,tisci_msg_value_rm_ring_size_8b:11,tisci_msg_value_rm_ring_size_valid:11,tisci_msg_value_rm_ring_virtid_valid:11,tisci_msg_value_rm_udmap_ch_atype_intermedi:12,tisci_msg_value_rm_udmap_ch_atype_phi:12,tisci_msg_value_rm_udmap_ch_atype_valid:12,tisci_msg_value_rm_udmap_ch_atype_virtu:12,tisci_msg_value_rm_udmap_ch_burst_size_128_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_256_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_64_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_valid:12,tisci_msg_value_rm_udmap_ch_chan_type_valid:12,tisci_msg_value_rm_udmap_ch_cq_qnum_valid:12,tisci_msg_value_rm_udmap_ch_fetch_size_max:12,tisci_msg_value_rm_udmap_ch_fetch_size_valid:12,tisci_msg_value_rm_udmap_ch_order_id_max:12,tisci_msg_value_rm_udmap_ch_order_id_valid:12,tisci_msg_value_rm_udmap_ch_pause_on_err_valid:12,tisci_msg_value_rm_udmap_ch_pause_on_error_dis:12,tisci_msg_value_rm_udmap_ch_pause_on_error_en:12,tisci_msg_value_rm_udmap_ch_priority_max:12,tisci_msg_value_rm_udmap_ch_priority_valid:12,tisci_msg_value_rm_udmap_ch_qos_max:12,tisci_msg_value_rm_udmap_ch_qos_valid:12,tisci_msg_value_rm_udmap_ch_rx_flowid_cnt_valid:12,tisci_msg_value_rm_udmap_ch_rx_flowid_start_valid:12,tisci_msg_value_rm_udmap_ch_rx_ignore_long_valid:12,tisci_msg_value_rm_udmap_ch_rx_ignore_short_valid:12,tisci_msg_value_rm_udmap_ch_sched_prior_high:12,tisci_msg_value_rm_udmap_ch_sched_prior_low:12,tisci_msg_value_rm_udmap_ch_sched_prior_medhigh:12,tisci_msg_value_rm_udmap_ch_sched_prior_medlow:12,tisci_msg_value_rm_udmap_ch_sched_priority_valid:12,tisci_msg_value_rm_udmap_ch_tx_credit_count_valid:12,tisci_msg_value_rm_udmap_ch_tx_fdepth_valid:12,tisci_msg_value_rm_udmap_ch_tx_filt_einfo_valid:12,tisci_msg_value_rm_udmap_ch_tx_filt_pswords_valid:12,tisci_msg_value_rm_udmap_ch_tx_supr_tdpkt_valid:12,tisci_msg_value_rm_udmap_ch_tx_tdtype_valid:12,tisci_msg_value_rm_udmap_ch_type_3p_block_ref:12,tisci_msg_value_rm_udmap_ch_type_3p_block_v:12,tisci_msg_value_rm_udmap_ch_type_3p_dma_ref:12,tisci_msg_value_rm_udmap_ch_type_3p_dma_v:12,tisci_msg_value_rm_udmap_ch_type_packet:12,tisci_msg_value_rm_udmap_ch_type_packet_single_buf:12,tisci_msg_value_rm_udmap_flow_delegate_clear:12,tisci_msg_value_rm_udmap_flow_delegate_clear_valid:12,tisci_msg_value_rm_udmap_flow_delegate_host_valid:12,tisci_msg_value_rm_udmap_flow_desc_type_valid:12,tisci_msg_value_rm_udmap_flow_dest_qnum_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_hi_sel_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_hi_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_lo_sel_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_lo_valid:12,tisci_msg_value_rm_udmap_flow_einfo_present_valid:12,tisci_msg_value_rm_udmap_flow_error_handling_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz0_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz1_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz2_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz3_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq1_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq2_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq3_qnum_valid:12,tisci_msg_value_rm_udmap_flow_ps_location_valid:12,tisci_msg_value_rm_udmap_flow_psinfo_present_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh0_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh1_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh2_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh_en_valid:12,tisci_msg_value_rm_udmap_flow_sop_offset_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_hi_sel_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_hi_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_lo_sel_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_lo_valid:12,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:12,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:12,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:12,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:12,tisci_msg_value_rm_udmap_rx_ch_packet_except:12,tisci_msg_value_rm_udmap_rx_ch_packet_ignor:12,tisci_msg_value_rm_udmap_rx_flow_desc_host:12,tisci_msg_value_rm_udmap_rx_flow_desc_mono:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_cfg_tag:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_hi:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_lo:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_flow_id:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_non:12,tisci_msg_value_rm_udmap_rx_flow_einfo_not_pres:12,tisci_msg_value_rm_udmap_rx_flow_einfo_pres:12,tisci_msg_value_rm_udmap_rx_flow_err_drop:12,tisci_msg_value_rm_udmap_rx_flow_err_retri:12,tisci_msg_value_rm_udmap_rx_flow_ps_begin_db:12,tisci_msg_value_rm_udmap_rx_flow_ps_end_pd:12,tisci_msg_value_rm_udmap_rx_flow_psinfo_not_pres:12,tisci_msg_value_rm_udmap_rx_flow_psinfo_pres:12,tisci_msg_value_rm_udmap_rx_flow_size_thresh_max:12,tisci_msg_value_rm_udmap_rx_flow_sop_max:12,tisci_msg_value_rm_udmap_rx_flow_src_select_cfg_tag:12,tisci_msg_value_rm_udmap_rx_flow_src_select_flow_id:12,tisci_msg_value_rm_udmap_rx_flow_src_select_non:12,tisci_msg_value_rm_udmap_rx_flow_src_select_src_tag:12,tisci_msg_value_rm_udmap_tx_ch_credit_cnt_max:12,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_dis:12,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_en:12,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_dis:12,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_en:12,tisci_msg_value_rm_udmap_tx_ch_suppress_td_dis:12,tisci_msg_value_rm_udmap_tx_ch_suppress_td_en:12,tisci_msg_value_rm_udmap_tx_ch_tdtype_immedi:12,tisci_msg_value_rm_udmap_tx_ch_tdtype_wait:12,tisci_msg_value_rm_unused_secondary_host:22,tisci_msg_value_rm_vint_status_bit_index_valid:8,tisci_msg_value_rm_vint_valid:8,tisci_msg_version_req:3,tisci_msg_version_resp:3,tisci_msg_write_otp_row:92,tisci_msg_write_otp_row_req:15,tisci_msg_write_otp_row_resp:15,tisci_query_msmc_req:3,tisci_query_msmc_resp:3,tisci_sec_head:2,todo:94,togeth:12,toler:[5,20],tool:22,top:[13,23],topic:[0,98],total:[11,13,14,60,90,96],trace:[0,8,20,93,98],trace_data_vers:26,trace_dst:20,trace_dst_en:20,trace_dst_itm:20,trace_dst_mem:20,trace_dst_uart0:20,trace_src:20,trace_src_bas:20,trace_src_en:20,trace_src_pm:20,trace_src_rm:20,trace_src_sec:20,trace_src_supr:20,trace_src_us:20,track:[2,89],tradit:0,transact:[18,90,93],transfer:[2,12,16,93],transit:[6,26,96],translat:8,transmit:[2,10,26,29,47,63,79],transmitt:2,travers:93,treatment:12,tree:[21,23],tremend:0,tri:13,tricki:90,trigger:[8,32,47,63,79],tripl:20,trivial:13,trm:[12,13,16,30,45,61,77,93,96],trng:96,trust:[0,2,17,18,20,92,94],tune:23,turn:[6,26],tweak:[21,33,48,64,80],two:[2,13,18,20,22,89,92,93,94],tx_atyp:12,tx_burst_siz:12,tx_chan:[44,59,76],tx_chan_typ:12,tx_credit_count:12,tx_echan:[44,59,76],tx_fetch_siz:12,tx_filt_einfo:12,tx_filt_psword:12,tx_hchan:[44,59,76],tx_orderid:12,tx_pause_on_err:12,tx_prioriti:12,tx_qo:12,tx_sched_prior:12,tx_supr_tdpkt:12,tx_tdtype:12,tx_uhchan:76,txcq_qnum:12,type:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,20,21,22,23,26,29,36,37,44,51,52,59,67,68,73,76,83,84,89,91,94],typic:[5,6,11,13,31,46,62,78,89],u16:[2,3,8,9,10,11,12,16,19,20,21,22,23],u32:[2,3,5,6,8,9,10,11,12,13,15,16,17,19,20,21,22,23,26],u64:[5,17,19],uart0:20,uart:[21,26,89],udma:[0,47,63,79,93],udma_ch_atyp:26,udma_ch_burst_s:26,udma_ch_cq_qnum:26,udma_ch_fetch_s:26,udma_ch_orderid:26,udma_ch_pause_on_err:26,udma_ch_prior:26,udma_ch_qo:26,udma_ch_sched_prior:26,udma_ch_thread_id:26,udma_ch_typ:26,udma_flow_desc_typ:26,udma_flow_dest_tag_sel:26,udma_flow_rx_dest_qnum:26,udma_flow_rx_einfo_pres:26,udma_flow_rx_error_handl:26,udma_flow_rx_fdq0_sz0_qnum:26,udma_flow_rx_fdq0_sz1_qnum:26,udma_flow_rx_fdq0_sz2_qnum:26,udma_flow_rx_fdq0_sz3_qnum:26,udma_flow_rx_fdq1_qnum:26,udma_flow_rx_fdq2_qnum:26,udma_flow_rx_fdq3_qnum:26,udma_flow_rx_ps_loc:26,udma_flow_rx_psinfo_pres:26,udma_flow_rx_size_thresh_en:26,udma_flow_rx_sop_offset:26,udma_flow_src_tag_sel:26,udma_rx_ch_flow_id_count:26,udma_rx_ch_flow_id_start:26,udma_rx_ch_ignore_long:26,udma_rx_ch_ignore_short:26,udma_tx_ch_credit_count:26,udma_tx_ch_fdepth:26,udma_tx_ch_filt_einfo:26,udma_tx_ch_filt_psword:26,udma_tx_ch_supr_tdpkt:26,udma_tx_ch_tdtyp:26,udma_utc_ctrl:22,udmap0_cfgstrm_tx:[51,67,83],udmap0_rx:[51,67],udmap0_trstrm_tx:[51,67,83],udmap0_tx:[51,67],udmap:[2,4,8,10,11,22,26],udmap_flow_cfg:26,udmap_flow_get_cfg:26,udmap_flow_sz_cfg:26,udmap_flow_sz_get_cfg:26,udmap_gcfg_cfg:[12,26],udmap_gcfg_cfg_respons:12,udmap_gcfg_get_cfg:26,udmap_init:26,udmap_oes_get:26,udmap_oes_set:26,udmap_rx:[51,52,67,68,84],udmap_rx_ch_cfg:26,udmap_rx_ch_get_cfg:26,udmap_rx_ch_set_thrd_id:26,udmap_rx_h:[52,68,84],udmap_rx_uh:84,udmap_tx:[51,52,67,68,84],udmap_tx_ch_cfg:26,udmap_tx_ch_get_cfg:26,udmap_tx_ch_set_thrd_id:26,udmap_tx_ext:[52,68,84],udmap_tx_h:[52,68,84],udmap_tx_uh:84,ufs_intr:79,uid:19,uid_len_word:17,uint32_t:5,unawar:2,undefin:[22,93],under:[2,21,22,93],underli:[5,92,93],understand:[2,3,23,89],understood:[33,48,64,80],unifi:0,uniqu:[0,17,18,19,20,21,22,26,30,38,45,53,61,69,77,85,90],unit:[0,12,20],unknown:12,unless:[5,13],unlock:[0,17,18,19,21],unmap:[8,26],unmapped_rx_chan:[29,37],unmapped_tx_chan:[29,37],unown:96,unpair:[26,96],unprivileg:93,unrel:93,unsign:[20,22,94],unsuccess:18,until:[3,13,18,21,22,23,26,90,92,94,97],unus:[5,9,10,16,22,23,26],updat:[13,21,22,94,96],upfront:89,upon:[22,23,89],upper:[11,19,26],upto:13,url:22,usag:[2,14,16,26,90,91],usart_irq:[47,63,79],use:[2,3,6,7,9,10,11,12,13,19,20,22,23,26,29,31,32,36,37,41,44,46,47,50,51,52,56,59,62,63,66,67,68,72,76,78,79,82,83,84,87,89,90,91,92,93,94,96],use_dkek:90,useabl:[46,62],usecas:[3,5,13,19,20,21,33,48,64,80,97],used:[0,2,3,5,6,7,8,9,10,11,12,13,16,17,18,19,20,21,22,23,26,27,31,32,36,37,41,42,46,47,50,51,52,56,57,62,63,66,67,68,72,74,78,79,82,83,84,87,88,89,90,91,92,94,96,97],useful:26,user:[0,2,5,7,12,13,19,20,21,22,26,27,28,30,33,42,43,45,48,57,58,61,64,74,75,77,80,89,90,91],uses:[2,3,8,19,90],using:[0,10,12,13,16,17,18,20,21,22,26,44,59,76,89,90,92,93,94,97],usual:[2,5],utc:26,utc_chan_start:12,util:[0,8,10,26,56,72,87],v3_ca:19,valid:[2,3,5,10,13,19,20,26,29,32,36,37,44,47,50,51,52,59,63,66,67,68,76,79,82,83,84,89],valid_param:[8,9,10,11,12,26],valid_param_hi:26,valid_param_lo:26,valu:[2,3,5,7,8,9,10,11,12,13,14,15,18,19,20,21,22,23,26,29,32,33,36,37,41,44,47,48,50,51,52,56,59,60,63,64,66,67,68,72,76,79,80,82,83,84,87,88,90,92,93,96,97],vari:[6,7,13,22,89,92],variabl:22,variant:19,variat:0,variou:[0,2,5,6,13,18,19,23,26,89,93,94,96,97],vector:[13,19,94,97],veri:[5,13],verifi:[2,10,12,18,19,21,22,94,97],version:[3,5,19,20,22,23,26,94],via:[0,2,3,5,8,9,10,11,12,13,14,17,18,20,22,23,27,28,29,42,43,57,58,74,75,93],video:80,view:[0,5,6],vint:[8,32,47,63,79],vint_status_bit_index:8,virt:[11,26],virtid:11,virtual:[0,8,22,26,31,46,62,78],vision:80,vm2:31,voltag:89,wai:[2,19,26,90,94],wait:[18,26],wake:[6,91],wake_arm:26,wake_handl:26,wakeup:[13,26,56,72,87],wakeupss:20,warm:[7,92],warn:[2,13,38,53,69,85],well:[2,5,11,18,20,21,22,23,26,94],wfe:13,wfi:13,what:[5,8,10,20,22,33,48,64,80,89,91],whatev:2,when:[2,3,5,6,7,8,9,11,12,13,18,19,20,22,23,26,29,33,48,64,80,89,90,91,93,94,97],whenev:22,where:[5,8,9,11,12,18,19,21,22,30,45,61,77,89,90,96,97],wherev:90,whether:[2,9,11,12,19,22,23],which:[0,2,5,6,8,10,11,12,13,19,20,21,22,23,26,27,31,33,40,42,46,48,55,57,62,64,71,74,78,80,86,89,90,92,96],who:[11,12,22,23,90],whole:[21,22],whose:[10,22],wide:[5,7,11,21,23,26],wider:89,width:[10,92],wildcard:23,within:[5,6,8,9,10,11,12,13,18,22,23,26,29,32,37,44,47,50,52,59,63,66,68,76,79,82,84],without:2,wkup:[21,88,91],word:[10,12,17,18,22,26,93],work:[12,22,92],workaround:[0,11],worst:13,would:[5,7,13,20,21,22,27,42,57,74,96],wrap:[2,11],writabl:93,write:[2,3,9,11,12,13,18,23,26,30,40,45,55,61,71,77,86,90,96],write_host:[23,92],writeback:[20,22],writer:92,written:[10,11,15,18,26,90,92],www:19,x509:[4,13,17,18,94,97],x509_extens:19,xmit_intr_pend:[47,63,79],xyz:[27,42,57,74],yes:13,yet:[5,8,18,19],you:[2,89],your:[5,6,13],zero:[2,5,8,11,12,13,15,16,18,19,21,22,29,94,97]},titles:["Introduction","Chapter 1: Introduction","Texas Instruments System Controller Interface (TISCI)","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management Proxy TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Derived KEK TISCI Description","Extended OTP TISCI Description","Firewall TISCI Description","Runtime Debug TISCI Description","Secure AP Command Interface","Security X509 Certificate Documentation","Board Configuration","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM64X Clock Identifiers","AM64X Devices Descriptions","AM64X DMA Device Descriptions","AM6 Firewall Descriptions","AM64X Host Descriptions","AM64X Interrupt Management Device Descriptions","AM64X PLL Defaults","AM64X Processor Descriptions","AM64X Proxy Device Descriptions","AM64X PSI-L Device Descriptions","AM64X Ring Accelerator Device Descriptions","AM64X Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM64X Secure Proxy Descriptions","AM64X Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM65X_SR2 DMA Device Descriptions","AM6 Firewall Descriptions","AM6 Host Descriptions","AM65X_SR2 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM65X_SR2 Proxy Device Descriptions","AM65X_SR2 PSI-L Device Descriptions","AM65X_SR2 Ring Accelerator Device Descriptions","AM65X_SR2 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM6 DMA Device Descriptions","AM65x Extended OTP Information","AM6 Firewall Descriptions","AM6 Host Descriptions","AM6 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM6 Proxy Device Descriptions","AM6 PSI-L Device Descriptions","AM6 Ring Accelerator Device Descriptions","AM6 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","Chapter 5: SoC Family Specific Documentation","J721E Clock Identifiers","J721E Devices Descriptions","J721E DMA Device Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","J721E Interrupt Management Device Descriptions","J721E PLL Defaults","J721E Processor Descriptions","J721E Proxy Device Descriptions","J721E PSI-L Device Descriptions","J721E Ring Accelerator Device Descriptions","J721E Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","J721E Domain Group descriptions","Device Group Primer","Using Derived KEK on HS devices","Domain Group Primer","Using Extended OTP on HS devices","Firewall FAQ","Signing Board Configuration on HS devices","Chapter 6: Topic User Guides","SA2UL Access Outside of SYSFW","Signing binaries for Secure Boot on HS Devices","TISCI User Guide"],titleterms:{"default":[33,48,64,80],"function":20,"static":22,Are:93,IDs:[26,28,29,31,32,34,36,37,41,43,44,46,47,49,50,51,52,56,58,59,62,63,65,66,67,68,72,75,76,78,79,81,82,83,84,87,88],Used:[5,6,7],Using:[90,92],a53ss0:27,a53ss0_core_0:27,a53ss0_core_1:27,a72ss0:74,a72ss0_core0:74,a72ss0_core1:74,aasrc0:74,abi:20,acceler:[11,22,37,52,68,84],access:[13,23,41,56,72,87,96],action:26,adc0:27,after:[21,22],aggreg:[32,47,63,79],all:[89,93],alloc:[40,55,71,86],am64x:[27,28,29,31,32,33,34,35,36,37,38,40,41,73],am65x:[60,73],am65x_sr2:[44,47,50,51,52,53],am6:[30,39,42,43,45,46,48,49,54,55,56,57,58,59,61,62,63,64,65,66,67,68,69,70,71,72],ani:93,api:[3,5,6,7,13,14,15,16,17,20,21,22,23,92],approach:90,arm:13,armv8:13,arrai:23,assign:[22,38,53,69,85],atl0:74,authent:13,avail:96,background:[16,93],base:[22,30,32,45,47,61,63,77,79],baseport:26,between:93,binari:97,board0:[27,42,57,74],board:[19,20,21,22,23,24,38,53,69,85,94],boardcfg:20,boardcfg_control:20,boardcfg_dbg_cfg:20,boardcfg_dbg_dst_port:20,boardcfg_dbg_src:20,boardcfg_host_hierarchi:23,boardcfg_msmc:20,boardcfg_pm:21,boardcfg_proc:23,boardcfg_rm:22,boardcfg_rm_host_cfg:22,boardcfg_rm_host_cfg_entri:22,boardcfg_rm_resasg:22,boardcfg_rm_resasg_entri:22,boardcfg_secproxi:20,book:13,boot:[13,19,94,97],buffer:26,c66ss0:74,c66ss0_core0:74,c66ss0_introuter0:[74,79],c66ss0_pbist0:74,c66ss1:74,c66ss1_core0:74,c66ss1_introuter0:[74,79],c66ss1_pbist0:74,c6x:13,c71ss0:74,c71ss0_mma:74,c71x_0_pbist_vd:74,c7x:13,cal0:[42,57],calcul:2,can:93,caveat:90,cbass0:[42,57],cbass_debug0:[42,57],cbass_fw0:[42,57],cbass_infra0:[42,57],ccdebugss0:[42,57],central:0,certif:[19,94],chang:16,channel:[12,29,30,44,45,59,61,76,77],chapter:[1,4,24,25,73,95],check:2,clock:[2,5,21,27,42,57,74],cmp_event_introuter0:[27,32],cmpevent_intrtr0:[42,47,57,63,74,79],command:18,commun:2,compar:90,comparison:90,compat:5,compil:20,compute_cluster0:[27,74],compute_cluster0_cfg_wrap:74,compute_cluster0_clec:74,compute_cluster0_core_cor:74,compute_cluster0_ddr32ss_emif0_ew:74,compute_cluster0_debug_wrap:74,compute_cluster0_dmsc_wrap:74,compute_cluster0_en_msmc_domain:74,compute_cluster0_gic500ss:74,compute_cluster0_pbist_0:27,compute_cluster0_pbist_wrap:74,compute_cluster_a53_0:[42,57],compute_cluster_a53_1:[42,57],compute_cluster_a53_2:[42,57],compute_cluster_a53_3:[42,57],compute_cluster_cpac0:[42,57],compute_cluster_cpac1:[42,57],compute_cluster_cpac_pbist0:[42,57],compute_cluster_cpac_pbist1:[42,57],compute_cluster_msmc0:[42,57],compute_cluster_pbist0:[42,57],config:[20,21,22,23],configur:[5,6,9,10,11,12,13,16,19,20,21,22,23,24,26,38,53,69,85,92,93,94],consol:20,control:[2,5,6,13],core:[21,22,94],cpsw0:[27,74],cpt2_aggr0:[27,42,57,74],cpt2_aggr1:74,cpt2_aggr2:74,cpt2_probe_vbusm_main_cal0_0:[42,57],cpt2_probe_vbusm_main_dss_2:[42,57],cpt2_probe_vbusm_main_navddrhi_5:[42,57],cpt2_probe_vbusm_main_navddrlo_6:[42,57],cpt2_probe_vbusm_main_navsramhi_3:[42,57],cpt2_probe_vbusm_main_navsramlo_4:[42,57],cpt2_probe_vbusm_mcu_export_slv_0:[42,57],cpt2_probe_vbusm_mcu_fss_s0_2:[42,57],cpt2_probe_vbusm_mcu_fss_s1_3:[42,57],cpt2_probe_vbusm_mcu_sram_slv_1:[42,57],cpts0:27,csi_psilss0:74,csi_rx_if0:74,csi_rx_if1:74,csi_tx_if0:74,ctrl_mmr0:[42,57],data:[3,5,6,7,10,18,20,21,22,23,25,26],dbgsuspendrouter0:27,dcc0:[27,42,57,74],dcc10:74,dcc11:74,dcc12:74,dcc1:[27,42,57,74],dcc2:[27,42,57,74],dcc3:[27,42,57,74],dcc4:[27,42,57,74],dcc5:[27,42,57,74],dcc6:[42,57,74],dcc7:[42,57,74],dcc8:74,dcc9:74,ddpa0:27,ddr0:74,ddr16ss0:27,ddrss0:[42,57],debug:[17,19,20,26,93],debugss0:[42,57],debugss_wrap0:[27,42,57,74],debugsuspendrtr0:[42,57],decoder0:74,definit:[13,89,91],deleg:12,deriv:[14,23,90],descript:[8,9,10,11,12,13,14,15,16,17,28,29,30,31,32,34,35,36,37,38,40,41,43,44,45,46,47,49,50,51,52,53,55,56,58,59,61,62,63,65,66,67,68,69,71,72,75,76,77,78,79,81,82,83,84,85,86,87,88],design:[20,22],destin:[32,36,47,51,63,67,79,83],detail:[20,22],develop:94,devgrp:[41,56,72,87,89],devic:[0,2,6,21,22,27,28,29,32,33,35,36,37,41,42,43,44,47,48,50,51,52,56,57,58,59,63,64,66,67,68,72,74,75,76,79,80,82,83,84,87,89,90,92,94,97],dftss0:[42,57],directli:93,dkek:[14,90],dma:[22,29,44,59,76],dmass0:27,dmass0_bcdma_0:27,dmass0_cbass_0:27,dmass0_intaggr_0:[27,32],dmass0_ipcss_0:27,dmass0_pktdma_0:27,dmass0_psilcfg_0:27,dmass0_psilss_0:27,dmass0_ringacc_0:27,dmass0_sec_proxy_0:40,dmpac0:74,dmpac0_sde_0:74,dmsc0:27,dmsc:[21,93],document:[3,4,5,6,7,19,73],domain:[26,88,91],domgrp:91,dphy_rx0:74,dphy_rx1:74,dphy_tx0:74,dsp:13,dss0:[42,57,74],dss_dsi0:74,dss_edp0:74,dummy_ip_lpsc_debug2dmsc_vd:[42,57],dummy_ip_lpsc_dmsc_vd:[42,57],dummy_ip_lpsc_emif_data_vd:[42,57],dummy_ip_lpsc_main2mcu_vd:[42,57],dummy_ip_lpsc_mcu2main_infra_vd:[42,57],dummy_ip_lpsc_mcu2main_vd:[42,57],dummy_ip_lpsc_mcu2wkup_vd:[42,57],dummy_ip_lpsc_wkup2main_infra_vd:[42,57],dummy_ip_lpsc_wkup2mcu_vd:[42,57],dure:[18,94],ecap0:[27,42,57,74],ecap1:[27,74],ecap2:[27,74],ecc_aggr0:[42,57],ecc_aggr1:[42,57],ecc_aggr2:[42,57],efuse0:[42,57],ehrpwm0:[42,57,74],ehrpwm1:[42,57,74],ehrpwm2:[42,57,74],ehrpwm3:[42,57,74],ehrpwm4:[42,57,74],ehrpwm5:[42,57,74],elig:2,elm0:[27,42,57,74],emif_data_0_vd:[27,74],enabl:89,encoder0:74,encrypt:[19,94,97],entiti:2,entri:23,enumer:[20,23,28,31,34,40,41,43,46,49,55,56,58,62,65,71,72,75,78,81,86,87,88],epwm0:27,epwm1:27,epwm2:27,epwm3:27,epwm4:27,epwm5:27,epwm6:27,epwm7:27,epwm8:27,eqep0:[27,42,57,74],eqep1:[27,42,57,74],eqep2:[27,42,57,74],esm0:[27,42,57,74],event:[32,47,63,79],exampl:[5,13],extend:[15,23,60,92],extens:19,famili:73,faq:93,field:[9,11,12,19],firewal:[16,17,30,45,61,77,93],firmwar:[19,20,23,94],flag:[2,13],flow:[12,29,44,59,76],foreground:93,format:[26,94],foundat:[0,2],frequenc:5,fsirx0:27,fsirx1:27,fsirx2:27,fsirx3:27,fsirx4:27,fsirx5:27,fsitx0:27,fsitx1:27,fss0:27,fss0_fsas_0:27,fss0_ospi_0:27,fss_mcu_0:42,further:0,gener:[2,3,4,13],get:[13,14,15,16,17,18,22],gic0:[42,57],gicss0:27,global:[12,15,32,47,63,79],goal:20,gpio0:[27,42,57,74],gpio1:[27,42,57,74],gpio2:74,gpio3:74,gpio4:74,gpio5:74,gpio6:74,gpio7:74,gpiomux_intrtr0:[42,47,57,63,74,79],gpmc0:[27,42,57,74],gpu0:[42,57,74],gpu0_dft_pbist_0:74,gpu0_gpu_0:74,gpu0_gpucore_0:74,group:[21,22,41,56,72,87,88,89,91],gs80prg_mcu_wrap_wkup_0:[42,57],gs80prg_soc_wrap_wkup_0:[42,57],gtc0:[27,42,57,74],guid:[95,98],handov:13,hardwar:92,header:[2,20],hierarchi:23,high:22,host:[23,31,46,62,78,93],how:93,i2c0:[27,42,57,74],i2c1:[27,42,57,74],i2c2:[27,42,57,74],i2c3:[27,42,57,74],i2c4:74,i2c5:74,i2c6:74,i3c0:74,icemelter_wkup_0:[42,57],identifi:[27,42,57,74],ids:[30,45,61,77],imag:[13,19],includ:94,increment:89,index:5,indic:[29,37,44,50,52,59,66,68,76,82,84],inform:[16,60,94],init:[21,22],initi:[16,21,22,89],input:[32,47,63,79],instrument:2,integr:[2,19],interfac:[2,18],interpret:25,interrupt:[22,32,47,63,79],introduct:[0,1,5,6,8,9,10,11,12,13,17,18,19,21,22,28,29,30,31,32,34,36,37,38,39,40,41,43,44,45,46,47,49,50,51,52,53,54,55,56,58,59,60,61,62,63,65,66,67,68,69,70,71,72,75,76,77,78,79,81,82,83,84,85,86,87,88,89,91,96],irq:[8,22],issu:93,j721e:[73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88],jtag:18,k3_arm_atb_funnel_3_32_mcu_0:[42,57],k3_led_main_0:[42,57],keep:13,kei:90,kek:[14,23,90],keystor:[39,54,70],know:93,larg:5,layer:26,led0:[27,74],level:22,list:[23,27,30,42,45,57,61,74,77],load:19,locat:26,lock:15,m4f:13,macro:[5,6,7],magic:20,mailbox0:27,main2mcu_lvl_intrtr0:[42,47,57,63,74,79],main2mcu_pls_intrtr0:[42,47,57,63,74,79],main2mcu_vd:27,main2wkupmcu_vd:74,main:[41,56,72,87],main_gpiomux_introuter0:[27,32],main_sec_proxy0:[55,71],manag:[0,2,4,5,8,9,10,11,12,13,21,22,23,26,32,47,63,79,93],mcan0:[27,74],mcan10:74,mcan11:74,mcan12:74,mcan13:74,mcan1:[27,74],mcan2:74,mcan3:74,mcan4:74,mcan5:74,mcan6:74,mcan7:74,mcan8:74,mcan9:74,mcasp0:[42,57,74],mcasp10:74,mcasp11:74,mcasp1:[42,57,74],mcasp2:[42,57,74],mcasp3:74,mcasp4:74,mcasp5:74,mcasp6:74,mcasp7:74,mcasp8:74,mcasp9:74,mcspi0:[27,42,57,74],mcspi1:[27,42,57,74],mcspi2:[27,42,57,74],mcspi3:[27,42,57,74],mcspi4:[27,42,57,74],mcspi5:74,mcspi6:74,mcspi7:74,mcu2main_vd:27,mcu_adc0:[42,57],mcu_adc12_16ffc0:74,mcu_adc12_16ffc1:74,mcu_adc1:[42,57],mcu_armss0:[42,57],mcu_armss0_cpu0:[42,57],mcu_armss0_cpu1:[42,57],mcu_cbass0:[42,57],mcu_cbass_debug0:[42,57],mcu_cbass_fw0:[42,57],mcu_cpsw0:[42,57,74],mcu_cpt2_aggr0:[42,57,74],mcu_ctrl_mmr0:[42,57],mcu_dcc0:[27,42,57,74],mcu_dcc1:[42,57,74],mcu_dcc2:[42,57,74],mcu_debugss0:[42,57],mcu_ecc_aggr0:[42,57],mcu_ecc_aggr1:[42,57],mcu_efuse0:[42,57],mcu_esm0:[27,42,57,74],mcu_fss0:74,mcu_fss0_fsas_0:[42,57,74],mcu_fss0_hyperbus0:[42,57],mcu_fss0_hyperbus1p0_0:74,mcu_fss0_ospi_0:[42,57,74],mcu_fss0_ospi_1:[42,57,74],mcu_gpio0:27,mcu_i2c0:[27,42,57,74],mcu_i2c1:[27,74],mcu_i3c0:74,mcu_i3c1:74,mcu_m4fss0:27,mcu_m4fss0_core0:27,mcu_mcan0:[42,57,74],mcu_mcan1:[42,57,74],mcu_mcrc64_0:27,mcu_mcspi0:[27,42,57,74],mcu_mcspi1:[27,42,57,74],mcu_mcspi2:[42,57,74],mcu_mcu_gpiomux_introuter0:[27,32],mcu_msram0:[42,57],mcu_navss0:[42,57,74],mcu_navss0_intr_0:[74,79],mcu_navss0_intr_aggr_0:[42,47,57,63],mcu_navss0_intr_router_0:[42,47,57,63],mcu_navss0_mcrc0:[42,57],mcu_navss0_mcrc_0:74,mcu_navss0_modss:74,mcu_navss0_proxy0:[42,57,74],mcu_navss0_ringacc0:[42,57,74],mcu_navss0_sec_proxy0:86,mcu_navss0_udmap0:[42,57],mcu_navss0_udmap_0:74,mcu_navss0_udmass:74,mcu_navss0_udmass_inta_0:[74,79],mcu_pbist0:[42,57,74],mcu_pbist1:74,mcu_pdma0:[42,57],mcu_pdma1:[42,57],mcu_pll_mmr0:[42,57],mcu_psc0:27,mcu_psram0:[42,57],mcu_r5fss0:74,mcu_r5fss0_core0:74,mcu_r5fss0_core1:74,mcu_rom0:[42,57],mcu_rti0:[27,42,57,74],mcu_rti1:[42,57,74],mcu_sa2_ul0:74,mcu_sec_mmr0:[42,57],mcu_sec_proxy0:[55,71],mcu_timer0:[27,42,57,74],mcu_timer1:[27,42,57,74],mcu_timer2:[27,42,57,74],mcu_timer3:[27,42,57,74],mcu_timer4:74,mcu_timer5:74,mcu_timer6:74,mcu_timer7:74,mcu_timer8:74,mcu_timer9:74,mcu_uart0:[27,42,57,74],mcu_uart1:27,mcu_wakeup:[41,56,72,87],memori:26,messag:[2,3,4,5,6,7,8,9,10,11,12,14,15,16,17,20,21,22,23,94],method:90,mlb0:74,mmcsd0:[27,42,57,74],mmcsd1:[27,42,57,74],mmcsd2:74,mmr:15,model:89,monitor:11,msmc:3,msram_256k0:27,msram_256k1:27,msram_256k2:27,msram_256k3:27,msram_256k4:27,msram_256k5:27,multiplex:5,mux:5,mx_efuse_main_chain_main_0:[42,57],mx_efuse_mcu_chain_mcu_0:[42,57],mx_wakeup_reset_sync_wkup_0:[42,57],navss0:[42,57,74],navss0_cpts0:[42,57],navss0_cpts_0:74,navss0_dti_0:74,navss0_intr_router_0:[42,47,57,63,74,79],navss0_mailbox0_cluster0:[42,57],navss0_mailbox0_cluster10:[42,57],navss0_mailbox0_cluster11:[42,57],navss0_mailbox0_cluster1:[42,57],navss0_mailbox0_cluster2:[42,57],navss0_mailbox0_cluster3:[42,57],navss0_mailbox0_cluster4:[42,57],navss0_mailbox0_cluster5:[42,57],navss0_mailbox0_cluster6:[42,57],navss0_mailbox0_cluster7:[42,57],navss0_mailbox0_cluster8:[42,57],navss0_mailbox0_cluster9:[42,57],navss0_mailbox_0:74,navss0_mailbox_10:74,navss0_mailbox_11:74,navss0_mailbox_1:74,navss0_mailbox_2:74,navss0_mailbox_3:74,navss0_mailbox_4:74,navss0_mailbox_5:74,navss0_mailbox_6:74,navss0_mailbox_7:74,navss0_mailbox_8:74,navss0_mailbox_9:74,navss0_mcrc0:[42,57],navss0_mcrc_0:74,navss0_modss:74,navss0_modss_inta0:[42,47,57,63],navss0_modss_inta1:[42,47,57,63],navss0_modss_intaggr_0:[74,79],navss0_modss_intaggr_1:[74,79],navss0_proxy0:[42,57],navss0_proxy_0:74,navss0_pvu0:[42,57],navss0_pvu1:[42,57],navss0_ringacc0:[42,57],navss0_ringacc_0:74,navss0_sec_proxy_0:86,navss0_spinlock_0:74,navss0_tbu_0:74,navss0_tcu_0:74,navss0_timer_mgr0:[42,57],navss0_timer_mgr1:[42,57],navss0_timermgr_0:74,navss0_timermgr_1:74,navss0_udmap0:[42,57],navss0_udmap_0:74,navss0_udmass:74,navss0_udmass_inta0:[42,47,57,63],navss0_udmass_intaggr_0:[74,79],navss0_virtss:74,non:2,note:14,number:20,object:[3,5,6,7],oldi_tx_core_main_0:[42,57],open:[17,18],optim:94,option:26,osal:[21,22],otp:[15,23,60,92],outer:94,output:[32,47,63,79],outsid:96,overlap:93,overview:26,owner:16,ownership:93,pair:10,paramet:[8,9,10,11,12,60],part:22,path:2,payload:94,pbist0:[27,42,57,74],pbist10:74,pbist1:[27,42,57,74],pbist2:[27,74],pbist3:[27,74],pbist4:74,pbist5:74,pbist6:74,pbist7:74,pbist9:74,pcie0:[27,42,57,74],pcie1:[42,57,74],pcie2:74,pcie3:74,pdma0:[42,57],pdma1:[42,57],pdma_debug0:[42,57],per:[40,55,71,86],permiss:93,pll:[33,48,64,80],pll_mmr0:[42,57],pllctrl0:[42,57],popul:19,postdiv1_16fft1:27,postdiv4_16ff0:27,postdiv4_16ff2:27,power:[2,4,5,21,26],pre:22,primer:[89,91],priv:[30,45,61,77,93],procedu:94,procedur:[11,94],process:22,processor:[13,23,34,49,65,81],program:[5,90,92,93],programm:93,protocol:18,proxi:[9,22,35,36,40,50,51,55,66,67,71,82,83,86],pru_icssg0:[27,42,57,74],pru_icssg1:[27,42,57,74],pru_icssg2:[42,57],psc0:[27,42,57,74],psi:[10,36,51,67,83],psil:22,psramecc0:[27,42,57],queri:3,r5fss0:[27,74],r5fss0_core0:[27,74],r5fss0_core1:[27,74],r5fss0_introuter0:[74,79],r5fss1:[27,74],r5fss1_core0:[27,74],r5fss1_core1:[27,74],r5fss1_introuter0:[74,79],rang:22,read:[0,10,15,92],receiv:[12,18,21,22],refer:19,region:[16,30,45,61,77,93],regist:[10,93],relationship:93,releas:[8,13,14],request:[2,9,11,12,13],reserv:23,reset:[7,11],resourc:[2,4,8,9,10,11,12,22,26,38,53,69,85,93,96],respons:[2,8,9,11,12],revis:[19,20],ring:[11,22,37,52,68,84],rout:8,router:[32,47,63,79],row:[15,23],rti0:[27,42,57,74],rti10:27,rti11:27,rti15:74,rti16:74,rti1:[27,42,57,74],rti24:74,rti25:74,rti28:74,rti29:74,rti2:[42,57],rti30:74,rti31:74,rti3:[42,57],rti8:27,rti9:27,runtim:[17,39,54,70],sa2_ul0:[27,42,57,74],sa2ul:[90,96],same:93,sampl:19,sci:22,secur:[0,2,4,18,19,23,26,40,55,71,86,94,97],sequenc:13,serdes0:[42,57],serdes1:[42,57],serdes_10g0:[27,74],serdes_16g0:74,serdes_16g1:74,serdes_16g2:74,serdes_16g3:74,set:[8,13,14,16],sign:[94,97],size:[12,39,54,70],soc:[17,27,42,57,73,74],soft:15,softwar:19,sourc:[32,36,47,51,63,67,79,83],specif:[13,73],specifi:93,spinlock0:27,sr1:73,sr2:73,statu:[13,15],stm0:[27,42,57,74],structur:[3,5,6,7,10,20,21,22,23],sub:26,substructur:[20,23],subsystem:[21,22],suppli:90,support:93,sysfw:96,system:[2,7,19,20,23,94],templat:19,texa:2,thi:[5,6,7],thread:[10,36,40,51,55,67,71,83,86],threshold:12,time:[20,94],timeout:18,timer0:[27,42,57,74],timer10:[27,42,57,74],timer11:[27,42,57,74],timer12:74,timer13:74,timer14:74,timer15:74,timer16:74,timer17:74,timer18:74,timer19:74,timer1:[27,42,57,74],timer2:[27,42,57,74],timer3:[27,42,57,74],timer4:[27,42,57,74],timer5:[27,42,57,74],timer6:[27,42,57,74],timer7:[27,42,57,74],timer8:[27,42,57,74],timer9:[27,42,57,74],timermgr0:27,timesync_event_introuter0:[27,32],timesync_intrtr0:[42,47,57,63,74,79],tisci:[2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,20,21,22,23,90,94,98],tisci_msg_board_config:3,tisci_msg_board_config_pm:3,tisci_msg_board_config_rm:3,tisci_msg_board_config_secur:3,tisci_msg_boot_notif:3,tisci_msg_change_fwl_own:16,tisci_msg_get_clock:5,tisci_msg_get_clock_par:5,tisci_msg_get_devic:6,tisci_msg_get_freq:5,tisci_msg_get_fwl_region:16,tisci_msg_get_num_clock_par:5,tisci_msg_get_otp_row_lock_statu:15,tisci_msg_get_soc_uid:17,tisci_msg_lock_otp_row:15,tisci_msg_open_debug_fwl:17,tisci_msg_proc_auth_boot:13,tisci_msg_proc_get_statu:13,tisci_msg_proc_handov:13,tisci_msg_proc_releas:13,tisci_msg_proc_request:13,tisci_msg_proc_set_config:13,tisci_msg_proc_set_control:13,tisci_msg_proc_wait_statu:13,tisci_msg_query_freq:5,tisci_msg_query_msmc:3,tisci_msg_read_otp_mmr:15,tisci_msg_rm_irq_releas:8,tisci_msg_rm_irq_set:8,tisci_msg_rm_proxy_cfg:9,tisci_msg_rm_psil_pair:10,tisci_msg_rm_psil_read:10,tisci_msg_rm_psil_unpair:10,tisci_msg_rm_psil_writ:10,tisci_msg_rm_ring_cfg:11,tisci_msg_rm_ring_mon_cfg:11,tisci_msg_rm_udmap_flow_cfg:12,tisci_msg_rm_udmap_flow_deleg:12,tisci_msg_rm_udmap_flow_size_thresh_cfg:12,tisci_msg_rm_udmap_gcfg_cfg:12,tisci_msg_rm_udmap_rx_ch_cfg:12,tisci_msg_rm_udmap_tx_ch_cfg:12,tisci_msg_sa2ul_get_dkek:14,tisci_msg_sa2ul_release_dkek:14,tisci_msg_sa2ul_set_dkek:14,tisci_msg_set_clock:5,tisci_msg_set_clock_par:5,tisci_msg_set_devic:6,tisci_msg_set_device_reset:6,tisci_msg_set_freq:5,tisci_msg_set_fwl_region:16,tisci_msg_soft_lock_otp_write_glob:15,tisci_msg_sys_reset:7,tisci_msg_vers:3,tisci_msg_write_otp_row:15,topic:95,trace:[25,26],transfer:18,transmit:[12,18],transport:2,two:90,type:[38,53,69,85],uart0:[27,42,57,74],uart1:[27,42,57,74],uart2:[27,42,57,74],uart3:[27,74],uart4:[27,74],uart5:[27,74],uart6:[27,74],uart7:74,uart8:74,uart9:74,udmap:12,ufs0:74,uid:[17,18],unencrypt:97,unpair:10,usag:[3,5,6,7,8,9,10,11,12,13,15,20,21,22,23,89],usb0:[27,74],usb1:74,usb3ss0:[42,57],usb3ss1:[42,57],user:[93,95,98],valid:[8,9,11,12,21,22],valu:[89,91],vdc_data_vbusm_32b_ref_mcu2wkup:[42,57],vdc_data_vbusm_32b_ref_wkup2mcu:[42,57],vdc_data_vbusm_64b_ref_main2mcu:[42,57],vdc_data_vbusm_64b_ref_mcu2main:[42,57],vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[42,57],vdc_infra_vbusp_32b_ref_mcu2main_infra:[42,57],vdc_infra_vbusp_32b_ref_wkup2main_infra:[42,57],vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[42,57],vdc_nav_psil_128b_ref_main2mcu:[42,57],vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[42,57],vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[42,57],via:90,virtual:[32,47,63,79],vpac0:74,vpfe0:74,vtm0:27,wait:13,what:93,which:93,wise:[27,42,57,74],without:5,wkup_cbass0:[42,57],wkup_cbass_fw0:[42,57],wkup_ctrl_mmr0:[42,57],wkup_ddpa0:74,wkup_dmsc0:[42,57,74],wkup_dmsc0_cortex_m3_0:[42,57],wkup_ecc_aggr0:[42,57],wkup_esm0:[42,57,74],wkup_gpio0:[42,57,74],wkup_gpio1:74,wkup_gpiomux_intrtr0:[42,47,57,63,74,79],wkup_i2c0:[42,57,74],wkup_pllctrl0:[42,57],wkup_porz_sync0:74,wkup_psc0:[42,57,74],wkup_uart0:[42,57,74],wkup_vtm0:[42,57,74],wkupmcu2main_vd:74,write:[10,15,92,93],x509:19}})