[2021-09-09 09:45:02,987]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-09 09:45:02,988]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:45:03,717]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; ".

Peak memory: 14368768 bytes

[2021-09-09 09:45:03,718]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:45:03,853]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34824192 bytes

[2021-09-09 09:45:03,856]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-09 09:45:03,856]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:45:03,915]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :252
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :252
score:100
	Report mapping result:
		klut_size()     :286
		klut.num_gates():253
		max delay       :7
		max area        :252
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :178
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 8716288 bytes

[2021-09-09 09:45:03,916]mapper_test.py:220:[INFO]: area: 253 level: 7
[2021-09-09 11:36:46,350]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-09 11:36:46,350]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:36:47,035]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; ".

Peak memory: 14311424 bytes

[2021-09-09 11:36:47,035]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:36:47,167]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 35213312 bytes

[2021-09-09 11:36:47,170]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-09 11:36:47,170]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:36:49,103]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :252
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :280
score:100
	Report mapping result:
		klut_size()     :313
		klut.num_gates():280
		max delay       :6
		max area        :280
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :199
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 17555456 bytes

[2021-09-09 11:36:49,103]mapper_test.py:220:[INFO]: area: 280 level: 6
[2021-09-09 13:07:39,762]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-09 13:07:39,763]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:07:40,447]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; ".

Peak memory: 14680064 bytes

[2021-09-09 13:07:40,447]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:07:40,578]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34942976 bytes

[2021-09-09 13:07:40,581]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-09 13:07:40,581]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:07:42,520]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :253
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :281
score:100
	Report mapping result:
		klut_size()     :314
		klut.num_gates():281
		max delay       :6
		max area        :281
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :199
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 17412096 bytes

[2021-09-09 13:07:42,521]mapper_test.py:220:[INFO]: area: 281 level: 6
[2021-09-09 14:57:49,011]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-09 14:57:49,011]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:57:49,011]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:57:49,161]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34930688 bytes

[2021-09-09 14:57:49,163]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-09 14:57:49,164]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:57:51,350]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 17408000 bytes

[2021-09-09 14:57:51,351]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-09-09 15:26:52,538]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-09 15:26:52,538]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:26:52,538]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:26:52,719]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34693120 bytes

[2021-09-09 15:26:52,721]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-09 15:26:52,722]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:26:54,878]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 17395712 bytes

[2021-09-09 15:26:54,879]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-09-09 16:04:54,994]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-09 16:04:54,995]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:04:54,995]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:04:55,177]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34881536 bytes

[2021-09-09 16:04:55,179]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-09 16:04:55,180]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:04:57,345]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 17412096 bytes

[2021-09-09 16:04:57,345]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-09-09 16:39:36,270]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-09 16:39:36,270]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:39:36,271]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:39:36,448]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 35217408 bytes

[2021-09-09 16:39:36,451]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-09 16:39:36,451]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:39:38,608]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 17551360 bytes

[2021-09-09 16:39:38,608]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-09-09 17:16:10,126]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-09 17:16:10,127]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:16:10,127]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:16:10,269]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34979840 bytes

[2021-09-09 17:16:10,272]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-09 17:16:10,273]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:16:12,428]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 17457152 bytes

[2021-09-09 17:16:12,428]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-09-13 23:22:56,317]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-13 23:22:56,317]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:22:56,318]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:22:56,494]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34562048 bytes

[2021-09-13 23:22:56,497]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-13 23:22:56,497]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:22:58,386]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :305
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :305
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 14798848 bytes

[2021-09-13 23:22:58,387]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-09-13 23:40:49,052]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-13 23:40:49,052]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:49,053]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:49,183]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34459648 bytes

[2021-09-13 23:40:49,185]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-13 23:40:49,186]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:49,242]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 8155136 bytes

[2021-09-13 23:40:49,243]mapper_test.py:220:[INFO]: area: 257 level: 7
[2021-09-14 08:52:00,758]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-14 08:52:00,758]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:52:00,759]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:52:00,890]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34508800 bytes

[2021-09-14 08:52:00,893]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-14 08:52:00,893]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:52:02,826]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 17039360 bytes

[2021-09-14 08:52:02,827]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-09-14 09:19:45,671]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-14 09:19:45,671]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:45,672]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:45,842]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34398208 bytes

[2021-09-14 09:19:45,845]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-14 09:19:45,845]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:45,909]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 8695808 bytes

[2021-09-14 09:19:45,909]mapper_test.py:220:[INFO]: area: 257 level: 7
[2021-09-15 15:26:46,334]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-15 15:26:46,334]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:26:46,335]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:26:46,502]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34488320 bytes

[2021-09-15 15:26:46,505]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-15 15:26:46,505]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:26:48,215]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 15794176 bytes

[2021-09-15 15:26:48,216]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-09-15 15:53:19,171]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-15 15:53:19,172]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:19,172]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:19,295]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34480128 bytes

[2021-09-15 15:53:19,298]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-15 15:53:19,298]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:19,355]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 8605696 bytes

[2021-09-15 15:53:19,355]mapper_test.py:220:[INFO]: area: 257 level: 7
[2021-09-18 13:57:28,429]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-18 13:57:28,430]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:57:28,430]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:57:28,553]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34623488 bytes

[2021-09-18 13:57:28,555]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-18 13:57:28,556]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:57:30,275]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 14004224 bytes

[2021-09-18 13:57:30,276]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-09-18 16:22:11,429]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-18 16:22:11,430]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:22:11,430]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:22:11,618]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34512896 bytes

[2021-09-18 16:22:11,620]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-18 16:22:11,621]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:22:13,370]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 13180928 bytes

[2021-09-18 16:22:13,371]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-09-22 08:55:08,631]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-22 08:55:08,632]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:55:08,632]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:55:08,800]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34738176 bytes

[2021-09-22 08:55:08,803]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-22 08:55:08,803]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:55:09,733]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 12394496 bytes

[2021-09-22 08:55:09,734]mapper_test.py:220:[INFO]: area: 257 level: 7
[2021-09-22 11:20:51,889]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-22 11:20:51,889]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:20:51,890]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:20:52,064]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34738176 bytes

[2021-09-22 11:20:52,067]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-22 11:20:52,067]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:20:53,765]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 12619776 bytes

[2021-09-22 11:20:53,766]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-09-23 16:39:19,129]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-23 16:39:19,129]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:39:19,129]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:39:19,249]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34381824 bytes

[2021-09-23 16:39:19,252]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-23 16:39:19,252]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:39:20,973]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
balancing!
	current map manager:
		current min nodes:469
		current min depth:14
rewriting!
	current map manager:
		current min nodes:469
		current min depth:14
balancing!
	current map manager:
		current min nodes:469
		current min depth:14
rewriting!
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 13123584 bytes

[2021-09-23 16:39:20,973]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-09-23 17:02:53,605]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-23 17:02:53,605]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:02:53,605]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:02:53,727]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34672640 bytes

[2021-09-23 17:02:53,730]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-23 17:02:53,730]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:02:55,466]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
balancing!
	current map manager:
		current min nodes:469
		current min depth:14
rewriting!
	current map manager:
		current min nodes:469
		current min depth:14
balancing!
	current map manager:
		current min nodes:469
		current min depth:14
rewriting!
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 12587008 bytes

[2021-09-23 17:02:55,467]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-09-23 18:03:58,029]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-23 18:03:58,029]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:03:58,029]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:03:58,150]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34443264 bytes

[2021-09-23 18:03:58,152]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-23 18:03:58,153]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:03:59,870]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
balancing!
	current map manager:
		current min nodes:469
		current min depth:14
rewriting!
	current map manager:
		current min nodes:469
		current min depth:14
balancing!
	current map manager:
		current min nodes:469
		current min depth:14
rewriting!
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 13201408 bytes

[2021-09-23 18:03:59,870]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-09-27 16:31:15,036]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-27 16:31:15,036]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:31:15,037]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:31:15,212]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34586624 bytes

[2021-09-27 16:31:15,215]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-27 16:31:15,215]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:31:16,932]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
balancing!
	current map manager:
		current min nodes:469
		current min depth:14
rewriting!
	current map manager:
		current min nodes:469
		current min depth:14
balancing!
	current map manager:
		current min nodes:469
		current min depth:14
rewriting!
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 13058048 bytes

[2021-09-27 16:31:16,933]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-09-27 17:38:02,456]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-27 17:38:02,457]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:38:02,457]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:38:02,632]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34574336 bytes

[2021-09-27 17:38:02,635]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-27 17:38:02,635]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:38:04,424]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
balancing!
	current map manager:
		current min nodes:469
		current min depth:14
rewriting!
	current map manager:
		current min nodes:469
		current min depth:14
balancing!
	current map manager:
		current min nodes:469
		current min depth:14
rewriting!
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 13176832 bytes

[2021-09-27 17:38:04,425]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-09-28 02:04:16,959]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-28 02:04:16,959]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:04:16,959]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:04:17,080]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34414592 bytes

[2021-09-28 02:04:17,083]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-28 02:04:17,083]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:04:18,834]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 13189120 bytes

[2021-09-28 02:04:18,834]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-09-28 16:44:00,602]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-28 16:44:00,603]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:44:00,603]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:44:00,783]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34467840 bytes

[2021-09-28 16:44:00,785]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-28 16:44:00,786]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:44:02,553]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 12750848 bytes

[2021-09-28 16:44:02,553]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-09-28 17:22:59,702]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-09-28 17:22:59,702]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:22:59,702]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:22:59,877]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34721792 bytes

[2021-09-28 17:22:59,880]mapper_test.py:156:[INFO]: area: 205 level: 7
[2021-09-28 17:22:59,880]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:23:01,673]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 13651968 bytes

[2021-09-28 17:23:01,674]mapper_test.py:220:[INFO]: area: 305 level: 6
[2021-10-09 10:39:25,731]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-09 10:39:25,731]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:25,732]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:25,851]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34344960 bytes

[2021-10-09 10:39:25,853]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-09 10:39:25,854]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:25,987]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 8577024 bytes

[2021-10-09 10:39:25,988]mapper_test.py:224:[INFO]: area: 305 level: 6
[2021-10-09 11:22:04,005]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-09 11:22:04,006]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:04,006]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:04,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34635776 bytes

[2021-10-09 11:22:04,129]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-09 11:22:04,130]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:04,259]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 8310784 bytes

[2021-10-09 11:22:04,259]mapper_test.py:224:[INFO]: area: 305 level: 6
[2021-10-09 16:29:58,208]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-09 16:29:58,229]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:29:58,229]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:29:58,361]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34570240 bytes

[2021-10-09 16:29:58,364]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-09 16:29:58,364]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:29:59,306]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 11911168 bytes

[2021-10-09 16:29:59,307]mapper_test.py:224:[INFO]: area: 257 level: 7
[2021-10-09 16:47:08,764]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-09 16:47:08,764]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:08,764]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:08,889]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34811904 bytes

[2021-10-09 16:47:08,892]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-09 16:47:08,892]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:09,823]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 11837440 bytes

[2021-10-09 16:47:09,823]mapper_test.py:224:[INFO]: area: 257 level: 7
[2021-10-12 10:53:57,982]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-12 10:53:57,983]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:53:57,983]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:53:58,162]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34791424 bytes

[2021-10-12 10:53:58,166]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-12 10:53:58,166]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:54:00,012]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 12468224 bytes

[2021-10-12 10:54:00,012]mapper_test.py:224:[INFO]: area: 305 level: 6
[2021-10-12 11:16:05,904]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-12 11:16:05,904]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:16:05,904]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:16:06,071]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34476032 bytes

[2021-10-12 11:16:06,073]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-12 11:16:06,074]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:16:06,217]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 8200192 bytes

[2021-10-12 11:16:06,217]mapper_test.py:224:[INFO]: area: 305 level: 6
[2021-10-12 13:29:24,063]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-12 13:29:24,063]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:29:24,064]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:29:24,190]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34693120 bytes

[2021-10-12 13:29:24,193]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-12 13:29:24,193]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:29:26,115]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 12468224 bytes

[2021-10-12 13:29:26,116]mapper_test.py:224:[INFO]: area: 305 level: 6
[2021-10-12 15:00:01,020]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-12 15:00:01,020]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:00:01,020]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:00:01,144]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34603008 bytes

[2021-10-12 15:00:01,147]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-12 15:00:01,148]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:00:02,944]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 11984896 bytes

[2021-10-12 15:00:02,944]mapper_test.py:224:[INFO]: area: 305 level: 6
[2021-10-12 18:44:49,807]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-12 18:44:49,808]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:44:49,808]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:44:49,979]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34492416 bytes

[2021-10-12 18:44:49,982]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-12 18:44:49,982]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:44:51,814]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 12079104 bytes

[2021-10-12 18:44:51,814]mapper_test.py:224:[INFO]: area: 305 level: 6
[2021-10-18 11:38:17,351]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-18 11:38:17,353]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:38:17,353]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:38:17,550]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34643968 bytes

[2021-10-18 11:38:17,555]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-18 11:38:17,555]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:38:19,393]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 11980800 bytes

[2021-10-18 11:38:19,394]mapper_test.py:224:[INFO]: area: 305 level: 6
[2021-10-18 12:03:06,748]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-18 12:03:06,749]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:06,749]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:06,919]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34353152 bytes

[2021-10-18 12:03:06,922]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-18 12:03:06,922]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:06,968]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 6676480 bytes

[2021-10-18 12:03:06,968]mapper_test.py:224:[INFO]: area: 257 level: 7
[2021-10-19 14:11:04,217]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-19 14:11:04,217]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:04,218]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:04,339]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34312192 bytes

[2021-10-19 14:11:04,342]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-19 14:11:04,342]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:04,377]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 6909952 bytes

[2021-10-19 14:11:04,377]mapper_test.py:224:[INFO]: area: 257 level: 7
[2021-10-22 13:30:10,488]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-22 13:30:10,489]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:30:10,489]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:30:10,660]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34463744 bytes

[2021-10-22 13:30:10,663]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-22 13:30:10,663]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:30:10,788]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 9789440 bytes

[2021-10-22 13:30:10,789]mapper_test.py:224:[INFO]: area: 257 level: 7
[2021-10-22 13:51:03,782]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-22 13:51:03,782]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:51:03,782]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:51:03,908]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34545664 bytes

[2021-10-22 13:51:03,910]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-22 13:51:03,911]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:51:04,033]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 9617408 bytes

[2021-10-22 13:51:04,033]mapper_test.py:224:[INFO]: area: 257 level: 7
[2021-10-22 14:01:25,202]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-22 14:01:25,202]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:25,202]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:25,328]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34533376 bytes

[2021-10-22 14:01:25,330]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-22 14:01:25,331]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:25,368]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 6844416 bytes

[2021-10-22 14:01:25,369]mapper_test.py:224:[INFO]: area: 257 level: 7
[2021-10-22 14:04:45,878]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-22 14:04:45,879]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:45,879]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:46,005]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34455552 bytes

[2021-10-22 14:04:46,007]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-22 14:04:46,008]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:46,046]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 6717440 bytes

[2021-10-22 14:04:46,047]mapper_test.py:224:[INFO]: area: 257 level: 7
[2021-10-23 13:28:11,799]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-23 13:28:11,799]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:28:11,800]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:28:11,925]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34316288 bytes

[2021-10-23 13:28:11,928]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-23 13:28:11,928]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:28:13,711]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :310
score:100
	Report mapping result:
		klut_size()     :344
		klut.num_gates():311
		max delay       :6
		max area        :310
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :106
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 12099584 bytes

[2021-10-23 13:28:13,712]mapper_test.py:224:[INFO]: area: 311 level: 6
[2021-10-24 17:39:36,001]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-24 17:39:36,001]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:39:36,001]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:39:36,169]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34684928 bytes

[2021-10-24 17:39:36,172]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-24 17:39:36,172]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:39:37,979]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :310
score:100
	Report mapping result:
		klut_size()     :344
		klut.num_gates():311
		max delay       :6
		max area        :310
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :106
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 11984896 bytes

[2021-10-24 17:39:37,980]mapper_test.py:224:[INFO]: area: 311 level: 6
[2021-10-24 18:00:02,662]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-24 18:00:02,662]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:00:02,662]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:00:02,788]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34291712 bytes

[2021-10-24 18:00:02,791]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-24 18:00:02,791]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:00:04,587]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
	current map manager:
		current min nodes:469
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :256
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :304
score:100
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 12169216 bytes

[2021-10-24 18:00:04,588]mapper_test.py:224:[INFO]: area: 305 level: 6
[2021-10-26 10:24:45,789]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-26 10:24:45,789]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:45,789]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:45,957]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34467840 bytes

[2021-10-26 10:24:45,960]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-26 10:24:45,960]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:46,008]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	current map manager:
		current min nodes:469
		current min depth:16
	Report mapping result:
		klut_size()     :297
		klut.num_gates():264
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :96
		LUT fanins:4	 numbers :116
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 6660096 bytes

[2021-10-26 10:24:46,009]mapper_test.py:224:[INFO]: area: 264 level: 7
[2021-10-26 10:57:41,490]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-26 10:57:41,490]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:57:41,491]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:57:41,617]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34586624 bytes

[2021-10-26 10:57:41,620]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-26 10:57:41,620]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:57:43,465]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	Report mapping result:
		klut_size()     :325
		klut.num_gates():292
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :58
		LUT fanins:3	 numbers :111
		LUT fanins:4	 numbers :122
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 11935744 bytes

[2021-10-26 10:57:43,466]mapper_test.py:224:[INFO]: area: 292 level: 6
[2021-10-26 11:18:57,460]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-26 11:18:57,461]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:18:57,461]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:18:57,629]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34705408 bytes

[2021-10-26 11:18:57,633]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-26 11:18:57,633]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:18:59,425]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	Report mapping result:
		klut_size()     :329
		klut.num_gates():296
		max delay       :6
		max area        :310
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :104
		LUT fanins:4	 numbers :138
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 11821056 bytes

[2021-10-26 11:18:59,425]mapper_test.py:224:[INFO]: area: 296 level: 6
[2021-10-26 12:17:05,833]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-26 12:17:05,833]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:17:05,834]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:17:05,987]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34344960 bytes

[2021-10-26 12:17:05,989]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-26 12:17:05,990]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:17:07,794]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 11939840 bytes

[2021-10-26 12:17:07,795]mapper_test.py:224:[INFO]: area: 305 level: 6
[2021-10-26 14:12:20,504]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-26 14:12:20,504]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:20,504]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:20,678]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34811904 bytes

[2021-10-26 14:12:20,681]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-26 14:12:20,681]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:20,722]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	Report mapping result:
		klut_size()     :297
		klut.num_gates():264
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :96
		LUT fanins:4	 numbers :116
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 6496256 bytes

[2021-10-26 14:12:20,722]mapper_test.py:224:[INFO]: area: 264 level: 7
[2021-10-29 16:09:25,158]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-10-29 16:09:25,159]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:25,160]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:25,290]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34762752 bytes

[2021-10-29 16:09:25,293]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-10-29 16:09:25,293]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:25,355]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	Report mapping result:
		klut_size()     :365
		klut.num_gates():332
		max delay       :7
		max area        :331
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :69
		LUT fanins:3	 numbers :124
		LUT fanins:4	 numbers :138
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
Peak memory: 6561792 bytes

[2021-10-29 16:09:25,356]mapper_test.py:224:[INFO]: area: 332 level: 7
[2021-11-03 09:50:45,630]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-03 09:50:45,634]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:45,635]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:45,764]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34406400 bytes

[2021-11-03 09:50:45,767]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-03 09:50:45,767]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:45,831]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	Report mapping result:
		klut_size()     :365
		klut.num_gates():332
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :69
		LUT fanins:3	 numbers :124
		LUT fanins:4	 numbers :138
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig_output.v
	Peak memory: 7397376 bytes

[2021-11-03 09:50:45,831]mapper_test.py:226:[INFO]: area: 332 level: 7
[2021-11-03 10:02:51,558]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-03 10:02:51,559]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:51,559]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:51,737]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34312192 bytes

[2021-11-03 10:02:51,739]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-03 10:02:51,740]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:02:51,809]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	Report mapping result:
		klut_size()     :372
		klut.num_gates():339
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :70
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :146
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig_output.v
	Peak memory: 7512064 bytes

[2021-11-03 10:02:51,809]mapper_test.py:226:[INFO]: area: 339 level: 7
[2021-11-03 13:42:50,948]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-03 13:42:50,949]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:50,949]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:51,118]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34430976 bytes

[2021-11-03 13:42:51,121]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-03 13:42:51,121]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:42:51,188]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	Report mapping result:
		klut_size()     :372
		klut.num_gates():339
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :70
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :146
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig_output.v
	Peak memory: 7335936 bytes

[2021-11-03 13:42:51,189]mapper_test.py:226:[INFO]: area: 339 level: 7
[2021-11-03 13:49:06,832]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-03 13:49:06,833]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:06,833]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:07,001]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34619392 bytes

[2021-11-03 13:49:07,004]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-03 13:49:07,004]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:07,073]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	Report mapping result:
		klut_size()     :372
		klut.num_gates():339
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :70
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :146
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig_output.v
	Peak memory: 7491584 bytes

[2021-11-03 13:49:07,074]mapper_test.py:226:[INFO]: area: 339 level: 7
[2021-11-04 15:55:58,076]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-04 15:55:58,077]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:55:58,077]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:55:58,257]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34623488 bytes

[2021-11-04 15:55:58,259]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-04 15:55:58,260]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:55:58,359]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :91
		LUT fanins:4	 numbers :114
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig_output.v
	Peak memory: 7237632 bytes

[2021-11-04 15:55:58,360]mapper_test.py:226:[INFO]: area: 257 level: 7
[2021-11-16 12:27:27,014]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-16 12:27:27,015]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:27,015]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:27,202]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34480128 bytes

[2021-11-16 12:27:27,204]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-16 12:27:27,205]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:27,250]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
Mapping time: 0.008593 secs
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :91
		LUT fanins:4	 numbers :114
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
	Peak memory: 6713344 bytes

[2021-11-16 12:27:27,251]mapper_test.py:228:[INFO]: area: 257 level: 7
[2021-11-16 14:16:22,474]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-16 14:16:22,475]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:22,475]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:22,606]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34304000 bytes

[2021-11-16 14:16:22,609]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-16 14:16:22,609]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:22,652]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
Mapping time: 0.008687 secs
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :91
		LUT fanins:4	 numbers :114
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
	Peak memory: 6778880 bytes

[2021-11-16 14:16:22,653]mapper_test.py:228:[INFO]: area: 257 level: 7
[2021-11-16 14:22:42,611]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-16 14:22:42,611]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:42,611]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:42,804]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34537472 bytes

[2021-11-16 14:22:42,807]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-16 14:22:42,807]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:42,849]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
Mapping time: 0.008662 secs
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :91
		LUT fanins:4	 numbers :114
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
	Peak memory: 6860800 bytes

[2021-11-16 14:22:42,850]mapper_test.py:228:[INFO]: area: 257 level: 7
[2021-11-17 16:35:22,173]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-17 16:35:22,174]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:22,174]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:22,343]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34607104 bytes

[2021-11-17 16:35:22,346]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-17 16:35:22,347]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:22,397]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
Mapping time: 0.010148 secs
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
	Peak memory: 6582272 bytes

[2021-11-17 16:35:22,398]mapper_test.py:228:[INFO]: area: 257 level: 7
[2021-11-18 10:17:50,898]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-18 10:17:50,898]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:50,898]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:51,076]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34263040 bytes

[2021-11-18 10:17:51,079]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-18 10:17:51,080]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:51,129]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
Mapping time: 0.016862 secs
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :257
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
	Peak memory: 7012352 bytes

[2021-11-18 10:17:51,130]mapper_test.py:228:[INFO]: area: 257 level: 7
[2021-11-23 16:10:41,690]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-23 16:10:41,691]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:41,691]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:41,867]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34594816 bytes

[2021-11-23 16:10:41,870]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-23 16:10:41,871]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:41,924]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
Mapping time: 0.01764 secs
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :257
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
	Peak memory: 7028736 bytes

[2021-11-23 16:10:41,925]mapper_test.py:228:[INFO]: area: 257 level: 7
[2021-11-23 16:41:39,660]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-23 16:41:39,660]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:39,660]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:39,831]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34492416 bytes

[2021-11-23 16:41:39,834]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-23 16:41:39,835]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:39,913]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
Mapping time: 0.026844 secs
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :257
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
	Peak memory: 7135232 bytes

[2021-11-23 16:41:39,914]mapper_test.py:228:[INFO]: area: 257 level: 7
[2021-11-24 11:38:15,529]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-24 11:38:15,529]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:15,530]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:15,657]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34574336 bytes

[2021-11-24 11:38:15,659]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-24 11:38:15,660]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:15,694]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
Mapping time: 0.000556 secs
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
	Peak memory: 6729728 bytes

[2021-11-24 11:38:15,694]mapper_test.py:228:[INFO]: area: 257 level: 7
[2021-11-24 12:01:29,976]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-24 12:01:29,976]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:29,976]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:30,150]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34410496 bytes

[2021-11-24 12:01:30,152]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-24 12:01:30,153]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:30,191]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
Mapping time: 0.000534 secs
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
	Peak memory: 6799360 bytes

[2021-11-24 12:01:30,192]mapper_test.py:228:[INFO]: area: 257 level: 7
[2021-11-24 12:05:04,388]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-24 12:05:04,389]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:04,389]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:04,514]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34590720 bytes

[2021-11-24 12:05:04,517]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-24 12:05:04,518]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:04,560]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
Mapping time: 0.008994 secs
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
	Peak memory: 6737920 bytes

[2021-11-24 12:05:04,560]mapper_test.py:228:[INFO]: area: 257 level: 7
[2021-11-24 12:10:50,308]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-24 12:10:50,308]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:50,308]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:50,434]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34799616 bytes

[2021-11-24 12:10:50,437]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-24 12:10:50,438]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:50,471]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00271 secs
	Report mapping result:
		klut_size()     :230
		klut.num_gates():197
		max delay       :10
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :132
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
	Peak memory: 6877184 bytes

[2021-11-24 12:10:50,472]mapper_test.py:228:[INFO]: area: 197 level: 10
[2021-11-24 12:57:02,884]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-24 12:57:02,886]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:02,886]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:03,008]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34545664 bytes

[2021-11-24 12:57:03,011]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-24 12:57:03,011]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:03,054]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
Mapping time: 0.008553 secs
	Report mapping result:
		klut_size()     :290
		klut.num_gates():257
		max delay       :7
		max area        :256
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :87
		LUT fanins:4	 numbers :104
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
	Peak memory: 6868992 bytes

[2021-11-24 12:57:03,054]mapper_test.py:228:[INFO]: area: 257 level: 7
[2021-11-24 13:05:01,304]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-24 13:05:01,304]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:05:01,304]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:05:01,429]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34652160 bytes

[2021-11-24 13:05:01,432]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-24 13:05:01,432]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:05:03,247]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
Mapping time: 0.008401 secs
Mapping time: 0.009697 secs
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
	Peak memory: 11743232 bytes

[2021-11-24 13:05:03,248]mapper_test.py:228:[INFO]: area: 305 level: 6
[2021-11-24 13:28:22,322]mapper_test.py:79:[INFO]: run case "s1196_comb"
[2021-11-24 13:28:22,323]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:28:22,323]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:28:22,446]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     437.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     256.0.  Edge =      807.  Cut =     2123.  T =     0.00 sec
P:  Del =    7.00.  Ar =     232.0.  Edge =      816.  Cut =     2077.  T =     0.00 sec
P:  Del =    7.00.  Ar =     212.0.  Edge =      728.  Cut =     2079.  T =     0.00 sec
E:  Del =    7.00.  Ar =     211.0.  Edge =      727.  Cut =     2079.  T =     0.00 sec
F:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
E:  Del =    7.00.  Ar =     205.0.  Edge =      722.  Cut =     1779.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
A:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
E:  Del =    7.00.  Ar =     204.0.  Edge =      685.  Cut =     1719.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %
Peak memory: 34336768 bytes

[2021-11-24 13:28:22,449]mapper_test.py:160:[INFO]: area: 205 level: 7
[2021-11-24 13:28:22,449]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:28:24,252]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
Mapping time: 0.0005 secs
Mapping time: 0.000571 secs
	Report mapping result:
		klut_size()     :338
		klut.num_gates():305
		max delay       :6
		max area        :304
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :109
		LUT fanins:4	 numbers :110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v
	Peak memory: 11624448 bytes

[2021-11-24 13:28:24,253]mapper_test.py:228:[INFO]: area: 305 level: 6
