digraph "0_linux_d2b9d2a5ad5ef04ff978c9923d19730cb05efd55_0@API" {
"1000695" [label="(Call,MSR_FP | current->thread.fpexc_mode)"];
"1000682" [label="(Call,msr & MSR_FP)"];
"1000675" [label="(Call,tm_recheckpoint(&current->thread, msr))"];
"1000608" [label="(Call,msr & MSR_VSX)"];
"1000460" [label="(Call,msr & MSR_VEC)"];
"1000224" [label="(Call,msr & MSR_LE)"];
"1000211" [label="(Call,msr & MSR_TS_MASK)"];
"1000196" [label="(Call,MSR_TM_RESV(msr))"];
"1000187" [label="(Call,__get_user(msr, &sc->gp_regs[PT_MSR]))"];
"1000145" [label="(Call,__copy_from_user(&current->thread.ckpt_regs, sc->gp_regs,\n\t\t\t\tsizeof(regs->gpr)))"];
"1000399" [label="(Call,MSR_VEC | MSR_VSX)"];
"1000393" [label="(Call,MSR_FP | MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX)"];
"1000395" [label="(Call,MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX)"];
"1000397" [label="(Call,MSR_FE1 | MSR_VEC | MSR_VSX)"];
"1000691" [label="(Call,regs->msr |= (MSR_FP | current->thread.fpexc_mode))"];
"1000712" [label="(Call,regs->msr |= MSR_VEC)"];
"1000226" [label="(Identifier,MSR_LE)"];
"1000145" [label="(Call,__copy_from_user(&current->thread.ckpt_regs, sc->gp_regs,\n\t\t\t\tsizeof(regs->gpr)))"];
"1000697" [label="(Call,current->thread.fpexc_mode)"];
"1000392" [label="(Call,~(MSR_FP | MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX))"];
"1000394" [label="(Identifier,MSR_FP)"];
"1000155" [label="(Call,sizeof(regs->gpr))"];
"1000277" [label="(Call,__get_user(current->thread.ckpt_regs.ctr,\n\t\t\t  &sc->gp_regs[PT_CTR]))"];
"1000293" [label="(Call,__get_user(current->thread.ckpt_regs.link,\n\t\t\t  &sc->gp_regs[PT_LNK]))"];
"1000185" [label="(Call,err |= __get_user(msr, &sc->gp_regs[PT_MSR]))"];
"1000461" [label="(Identifier,msr)"];
"1000187" [label="(Call,__get_user(msr, &sc->gp_regs[PT_MSR]))"];
"1000393" [label="(Call,MSR_FP | MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX)"];
"1000706" [label="(Block,)"];
"1000143" [label="(Call,err |= __copy_from_user(&current->thread.ckpt_regs, sc->gp_regs,\n\t\t\t\tsizeof(regs->gpr)))"];
"1000401" [label="(Identifier,MSR_VSX)"];
"1000398" [label="(Identifier,MSR_FE1)"];
"1000713" [label="(Call,regs->msr)"];
"1000691" [label="(Call,regs->msr |= (MSR_FP | current->thread.fpexc_mode))"];
"1000703" [label="(Call,msr & MSR_VEC)"];
"1000224" [label="(Call,msr & MSR_LE)"];
"1000716" [label="(Identifier,MSR_VEC)"];
"1000675" [label="(Call,tm_recheckpoint(&current->thread, msr))"];
"1000197" [label="(Identifier,msr)"];
"1000463" [label="(Literal,0)"];
"1000395" [label="(Call,MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX)"];
"1000195" [label="(ControlStructure,if (MSR_TM_RESV(msr)))"];
"1000152" [label="(Call,sc->gp_regs)"];
"1000692" [label="(Call,regs->msr)"];
"1000188" [label="(Identifier,msr)"];
"1000365" [label="(Call,__get_user(regs->dsisr, &sc->gp_regs[PT_DSISR]))"];
"1000707" [label="(Call,do_load_up_transact_altivec(&current->thread))"];
"1000397" [label="(Call,MSR_FE1 | MSR_VEC | MSR_VSX)"];
"1000695" [label="(Call,MSR_FP | current->thread.fpexc_mode)"];
"1000200" [label="(Identifier,EINVAL)"];
"1000684" [label="(Identifier,MSR_FP)"];
"1000173" [label="(Call,__get_user(current->thread.tm_tfhar, &sc->gp_regs[PT_NIP]))"];
"1000689" [label="(Identifier,current)"];
"1000685" [label="(Block,)"];
"1000121" [label="(Block,)"];
"1000203" [label="(Identifier,regs)"];
"1000205" [label="(Call,(regs->msr & ~MSR_TS_MASK) | (msr & MSR_TS_MASK))"];
"1000377" [label="(Call,__get_user(regs->result, &sc->gp_regs[PT_RESULT]))"];
"1000189" [label="(Call,&sc->gp_regs[PT_MSR])"];
"1000680" [label="(Identifier,msr)"];
"1000676" [label="(Call,&current->thread)"];
"1000341" [label="(Call,__get_user(regs->trap, &sc->gp_regs[PT_TRAP]))"];
"1000696" [label="(Identifier,MSR_FP)"];
"1000686" [label="(Call,do_load_up_transact_fpu(&current->thread))"];
"1000459" [label="(Call,(msr & MSR_VEC) != 0)"];
"1000462" [label="(Identifier,MSR_VEC)"];
"1000196" [label="(Call,MSR_TM_RESV(msr))"];
"1000212" [label="(Identifier,msr)"];
"1000609" [label="(Identifier,msr)"];
"1000211" [label="(Call,msr & MSR_TS_MASK)"];
"1000396" [label="(Identifier,MSR_FE0)"];
"1000681" [label="(ControlStructure,if (msr & MSR_FP))"];
"1000213" [label="(Identifier,MSR_TS_MASK)"];
"1000225" [label="(Identifier,msr)"];
"1000309" [label="(Call,__get_user(current->thread.ckpt_regs.xer,\n\t\t\t  &sc->gp_regs[PT_XER]))"];
"1000683" [label="(Identifier,msr)"];
"1000719" [label="(MethodReturn,static long)"];
"1000460" [label="(Call,msr & MSR_VEC)"];
"1000218" [label="(Call,(regs->msr & ~MSR_LE) | (msr & MSR_LE))"];
"1000704" [label="(Identifier,msr)"];
"1000712" [label="(Call,regs->msr |= MSR_VEC)"];
"1000718" [label="(Identifier,err)"];
"1000353" [label="(Call,__get_user(regs->dar, &sc->gp_regs[PT_DAR]))"];
"1000682" [label="(Call,msr & MSR_FP)"];
"1000610" [label="(Identifier,MSR_VSX)"];
"1000388" [label="(Call,regs->msr &= ~(MSR_FP | MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX))"];
"1000608" [label="(Call,msr & MSR_VSX)"];
"1000146" [label="(Call,&current->thread.ckpt_regs)"];
"1000325" [label="(Call,__get_user(current->thread.ckpt_regs.ccr,\n\t\t\t  &sc->gp_regs[PT_CCR]))"];
"1000399" [label="(Call,MSR_VEC | MSR_VSX)"];
"1000611" [label="(Literal,0)"];
"1000607" [label="(Call,(msr & MSR_VSX) != 0)"];
"1000400" [label="(Identifier,MSR_VEC)"];
"1000695" -> "1000691"  [label="AST: "];
"1000695" -> "1000697"  [label="CFG: "];
"1000696" -> "1000695"  [label="AST: "];
"1000697" -> "1000695"  [label="AST: "];
"1000691" -> "1000695"  [label="CFG: "];
"1000695" -> "1000719"  [label="DDG: MSR_FP"];
"1000695" -> "1000719"  [label="DDG: current->thread.fpexc_mode"];
"1000695" -> "1000691"  [label="DDG: MSR_FP"];
"1000695" -> "1000691"  [label="DDG: current->thread.fpexc_mode"];
"1000682" -> "1000695"  [label="DDG: MSR_FP"];
"1000682" -> "1000681"  [label="AST: "];
"1000682" -> "1000684"  [label="CFG: "];
"1000683" -> "1000682"  [label="AST: "];
"1000684" -> "1000682"  [label="AST: "];
"1000689" -> "1000682"  [label="CFG: "];
"1000704" -> "1000682"  [label="CFG: "];
"1000682" -> "1000719"  [label="DDG: msr & MSR_FP"];
"1000682" -> "1000719"  [label="DDG: MSR_FP"];
"1000675" -> "1000682"  [label="DDG: msr"];
"1000393" -> "1000682"  [label="DDG: MSR_FP"];
"1000682" -> "1000703"  [label="DDG: msr"];
"1000675" -> "1000121"  [label="AST: "];
"1000675" -> "1000680"  [label="CFG: "];
"1000676" -> "1000675"  [label="AST: "];
"1000680" -> "1000675"  [label="AST: "];
"1000683" -> "1000675"  [label="CFG: "];
"1000675" -> "1000719"  [label="DDG: &current->thread"];
"1000675" -> "1000719"  [label="DDG: tm_recheckpoint(&current->thread, msr)"];
"1000608" -> "1000675"  [label="DDG: msr"];
"1000460" -> "1000675"  [label="DDG: msr"];
"1000224" -> "1000675"  [label="DDG: msr"];
"1000675" -> "1000686"  [label="DDG: &current->thread"];
"1000675" -> "1000707"  [label="DDG: &current->thread"];
"1000608" -> "1000607"  [label="AST: "];
"1000608" -> "1000610"  [label="CFG: "];
"1000609" -> "1000608"  [label="AST: "];
"1000610" -> "1000608"  [label="AST: "];
"1000611" -> "1000608"  [label="CFG: "];
"1000608" -> "1000719"  [label="DDG: MSR_VSX"];
"1000608" -> "1000607"  [label="DDG: msr"];
"1000608" -> "1000607"  [label="DDG: MSR_VSX"];
"1000460" -> "1000608"  [label="DDG: msr"];
"1000224" -> "1000608"  [label="DDG: msr"];
"1000399" -> "1000608"  [label="DDG: MSR_VSX"];
"1000460" -> "1000459"  [label="AST: "];
"1000460" -> "1000462"  [label="CFG: "];
"1000461" -> "1000460"  [label="AST: "];
"1000462" -> "1000460"  [label="AST: "];
"1000463" -> "1000460"  [label="CFG: "];
"1000460" -> "1000459"  [label="DDG: msr"];
"1000460" -> "1000459"  [label="DDG: MSR_VEC"];
"1000224" -> "1000460"  [label="DDG: msr"];
"1000399" -> "1000460"  [label="DDG: MSR_VEC"];
"1000460" -> "1000703"  [label="DDG: MSR_VEC"];
"1000224" -> "1000218"  [label="AST: "];
"1000224" -> "1000226"  [label="CFG: "];
"1000225" -> "1000224"  [label="AST: "];
"1000226" -> "1000224"  [label="AST: "];
"1000218" -> "1000224"  [label="CFG: "];
"1000224" -> "1000719"  [label="DDG: msr"];
"1000224" -> "1000719"  [label="DDG: MSR_LE"];
"1000224" -> "1000218"  [label="DDG: msr"];
"1000224" -> "1000218"  [label="DDG: MSR_LE"];
"1000211" -> "1000224"  [label="DDG: msr"];
"1000211" -> "1000205"  [label="AST: "];
"1000211" -> "1000213"  [label="CFG: "];
"1000212" -> "1000211"  [label="AST: "];
"1000213" -> "1000211"  [label="AST: "];
"1000205" -> "1000211"  [label="CFG: "];
"1000211" -> "1000719"  [label="DDG: MSR_TS_MASK"];
"1000211" -> "1000205"  [label="DDG: msr"];
"1000211" -> "1000205"  [label="DDG: MSR_TS_MASK"];
"1000196" -> "1000211"  [label="DDG: msr"];
"1000196" -> "1000195"  [label="AST: "];
"1000196" -> "1000197"  [label="CFG: "];
"1000197" -> "1000196"  [label="AST: "];
"1000200" -> "1000196"  [label="CFG: "];
"1000203" -> "1000196"  [label="CFG: "];
"1000196" -> "1000719"  [label="DDG: msr"];
"1000196" -> "1000719"  [label="DDG: MSR_TM_RESV(msr)"];
"1000187" -> "1000196"  [label="DDG: msr"];
"1000187" -> "1000185"  [label="AST: "];
"1000187" -> "1000189"  [label="CFG: "];
"1000188" -> "1000187"  [label="AST: "];
"1000189" -> "1000187"  [label="AST: "];
"1000185" -> "1000187"  [label="CFG: "];
"1000187" -> "1000719"  [label="DDG: &sc->gp_regs[PT_MSR]"];
"1000187" -> "1000185"  [label="DDG: msr"];
"1000187" -> "1000185"  [label="DDG: &sc->gp_regs[PT_MSR]"];
"1000145" -> "1000187"  [label="DDG: sc->gp_regs"];
"1000145" -> "1000143"  [label="AST: "];
"1000145" -> "1000155"  [label="CFG: "];
"1000146" -> "1000145"  [label="AST: "];
"1000152" -> "1000145"  [label="AST: "];
"1000155" -> "1000145"  [label="AST: "];
"1000143" -> "1000145"  [label="CFG: "];
"1000145" -> "1000719"  [label="DDG: sc->gp_regs"];
"1000145" -> "1000719"  [label="DDG: &current->thread.ckpt_regs"];
"1000145" -> "1000143"  [label="DDG: &current->thread.ckpt_regs"];
"1000145" -> "1000143"  [label="DDG: sc->gp_regs"];
"1000145" -> "1000173"  [label="DDG: sc->gp_regs"];
"1000145" -> "1000277"  [label="DDG: sc->gp_regs"];
"1000145" -> "1000293"  [label="DDG: sc->gp_regs"];
"1000145" -> "1000309"  [label="DDG: sc->gp_regs"];
"1000145" -> "1000325"  [label="DDG: sc->gp_regs"];
"1000145" -> "1000341"  [label="DDG: sc->gp_regs"];
"1000145" -> "1000353"  [label="DDG: sc->gp_regs"];
"1000145" -> "1000365"  [label="DDG: sc->gp_regs"];
"1000145" -> "1000377"  [label="DDG: sc->gp_regs"];
"1000399" -> "1000397"  [label="AST: "];
"1000399" -> "1000401"  [label="CFG: "];
"1000400" -> "1000399"  [label="AST: "];
"1000401" -> "1000399"  [label="AST: "];
"1000397" -> "1000399"  [label="CFG: "];
"1000399" -> "1000719"  [label="DDG: MSR_VSX"];
"1000399" -> "1000719"  [label="DDG: MSR_VEC"];
"1000399" -> "1000397"  [label="DDG: MSR_VEC"];
"1000399" -> "1000397"  [label="DDG: MSR_VSX"];
"1000399" -> "1000703"  [label="DDG: MSR_VEC"];
"1000393" -> "1000392"  [label="AST: "];
"1000393" -> "1000395"  [label="CFG: "];
"1000394" -> "1000393"  [label="AST: "];
"1000395" -> "1000393"  [label="AST: "];
"1000392" -> "1000393"  [label="CFG: "];
"1000393" -> "1000719"  [label="DDG: MSR_FP"];
"1000393" -> "1000719"  [label="DDG: MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX"];
"1000393" -> "1000392"  [label="DDG: MSR_FP"];
"1000393" -> "1000392"  [label="DDG: MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX"];
"1000395" -> "1000393"  [label="DDG: MSR_FE0"];
"1000395" -> "1000393"  [label="DDG: MSR_FE1 | MSR_VEC | MSR_VSX"];
"1000395" -> "1000397"  [label="CFG: "];
"1000396" -> "1000395"  [label="AST: "];
"1000397" -> "1000395"  [label="AST: "];
"1000395" -> "1000719"  [label="DDG: MSR_FE0"];
"1000395" -> "1000719"  [label="DDG: MSR_FE1 | MSR_VEC | MSR_VSX"];
"1000397" -> "1000395"  [label="DDG: MSR_FE1"];
"1000397" -> "1000395"  [label="DDG: MSR_VEC | MSR_VSX"];
"1000398" -> "1000397"  [label="AST: "];
"1000397" -> "1000719"  [label="DDG: MSR_FE1"];
"1000397" -> "1000719"  [label="DDG: MSR_VEC | MSR_VSX"];
"1000691" -> "1000685"  [label="AST: "];
"1000692" -> "1000691"  [label="AST: "];
"1000704" -> "1000691"  [label="CFG: "];
"1000691" -> "1000719"  [label="DDG: MSR_FP | current->thread.fpexc_mode"];
"1000691" -> "1000719"  [label="DDG: regs->msr"];
"1000691" -> "1000719"  [label="DDG: regs->msr |= (MSR_FP | current->thread.fpexc_mode)"];
"1000388" -> "1000691"  [label="DDG: regs->msr"];
"1000691" -> "1000712"  [label="DDG: regs->msr"];
"1000712" -> "1000706"  [label="AST: "];
"1000712" -> "1000716"  [label="CFG: "];
"1000713" -> "1000712"  [label="AST: "];
"1000716" -> "1000712"  [label="AST: "];
"1000718" -> "1000712"  [label="CFG: "];
"1000712" -> "1000719"  [label="DDG: MSR_VEC"];
"1000712" -> "1000719"  [label="DDG: regs->msr |= MSR_VEC"];
"1000712" -> "1000719"  [label="DDG: regs->msr"];
"1000388" -> "1000712"  [label="DDG: regs->msr"];
"1000703" -> "1000712"  [label="DDG: MSR_VEC"];
}
