
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.66

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
     1    1.18    0.01    0.06    0.06 ^ counter_reg[3]$_SDFFE_PN0P_/QN (DFF_X1)
                                         _00_ (net)
                  0.01    0.00    0.06 ^ _14_/B (MUX2_X1)
     1    1.02    0.01    0.03    0.09 ^ _14_/Z (MUX2_X1)
                                         _06_ (net)
                  0.01    0.00    0.09 ^ _15_/A2 (AND2_X1)
     1    1.30    0.01    0.03    0.12 ^ _15_/ZN (AND2_X1)
                                         _01_ (net)
                  0.01    0.00    0.12 ^ counter_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    7.17    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _13_/A (BUF_X4)
     4    8.73    0.01    0.02    0.22 ^ _13_/Z (BUF_X4)
                                         _05_ (net)
                  0.01    0.00    0.22 ^ _18_/S (MUX2_X1)
     1    1.02    0.01    0.06    0.27 v _18_/Z (MUX2_X1)
                                         _08_ (net)
                  0.01    0.00    0.27 v _19_/A2 (AND2_X1)
     1    1.24    0.01    0.03    0.30 v _19_/ZN (AND2_X1)
                                         _03_ (net)
                  0.01    0.00    0.30 v counter_reg[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.30   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.66   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    7.17    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _13_/A (BUF_X4)
     4    8.73    0.01    0.02    0.22 ^ _13_/Z (BUF_X4)
                                         _05_ (net)
                  0.01    0.00    0.22 ^ _18_/S (MUX2_X1)
     1    1.02    0.01    0.06    0.27 v _18_/Z (MUX2_X1)
                                         _08_ (net)
                  0.01    0.00    0.27 v _19_/A2 (AND2_X1)
     1    1.24    0.01    0.03    0.30 v _19_/ZN (AND2_X1)
                                         _03_ (net)
                  0.01    0.00    0.30 v counter_reg[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.30   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.66   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.17918412387371063

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9025

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
53.30081558227539

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
60.72999954223633

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8777

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 v counter_reg[0]$_SDFFE_PN0P_/Q (DFF_X1)
   0.06    0.14 v _16_/Z (MUX2_X1)
   0.03    0.17 v _17_/ZN (AND2_X1)
   0.00    0.17 v counter_reg[1]$_SDFFE_PN0P_/D (DFF_X1)
           0.17   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ counter_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.17   data arrival time
---------------------------------------------------------
           0.79   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
   0.06    0.06 ^ counter_reg[3]$_SDFFE_PN0P_/QN (DFF_X1)
   0.03    0.09 ^ _14_/Z (MUX2_X1)
   0.03    0.12 ^ _15_/ZN (AND2_X1)
   0.00    0.12 ^ counter_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
           0.12   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.12   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.3048

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.6562

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
215.288714

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.60e-05   1.04e-06   3.10e-07   2.74e-05  82.9%
Combinational          3.88e-06   1.36e-06   4.22e-07   5.66e-06  17.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.99e-05   2.41e-06   7.31e-07   3.30e-05 100.0%
                          90.5%       7.3%       2.2%
