<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: firmware/chibios/os/hal/platforms/STM32F37x/stm32_rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d9edf6c004b4a7ff14fe9ae7a92214ee.html">firmware</a></li><li class="navelem"><a class="el" href="dir_21a48cc84fab37df13f3d66c9e3784e7.html">chibios</a></li><li class="navelem"><a class="el" href="dir_9cd46e37c9b5ff49bb4c3562e3d00204.html">os</a></li><li class="navelem"><a class="el" href="dir_ef0a6b7d63c1f4e6004e5ea956b42934.html">hal</a></li><li class="navelem"><a class="el" href="dir_8cdcfaf9c6bf82c091f53d562f90f3fd.html">platforms</a></li><li class="navelem"><a class="el" href="dir_64dbcf73bbe3f5cf38db1bb45e541a50.html">STM32F37x</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">stm32_rcc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>RCC helper driver header.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="STM32F37x_2stm32__rcc_8h__dep__incl.png" border="0" usemap="#firmware_2chibios_2os_2hal_2platforms_2STM32F37x_2stm32__rcc_8hdep" alt=""/></div>
<map name="firmware_2chibios_2os_2hal_2platforms_2STM32F37x_2stm32__rcc_8hdep" id="firmware_2chibios_2os_2hal_2platforms_2STM32F37x_2stm32__rcc_8hdep">
<area shape="rect" title="RCC helper driver header." alt="" coords="5,5,199,61"/>
<area shape="rect" href="chibios_2os_2hal_2platforms_2STM32F37x_2hal__lld_8h.html" title="STM32F37x HAL subsystem low level driver header." alt="" coords="5,109,199,165"/>
</map>
</div>
</div>
<p><a href="STM32F37x_2stm32__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf26b8603fa741ad046d08a3b7531a952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gaf26b8603fa741ad046d08a3b7531a952.html#gaf26b8603fa741ad046d08a3b7531a952">rccEnableTIM7</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gab595fbaf4167297d8fe2825e41f41990.html#gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</a>, lp)</td></tr>
<tr class="memdesc:gaf26b8603fa741ad046d08a3b7531a952"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM7 peripheral clock.  <a href="group__STM32F37x__RCC_gaf26b8603fa741ad046d08a3b7531a952.html#gaf26b8603fa741ad046d08a3b7531a952">More...</a><br /></td></tr>
<tr class="separator:gaf26b8603fa741ad046d08a3b7531a952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4cadaf28f5242286558b01496d84a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gaa4cadaf28f5242286558b01496d84a5b.html#gaa4cadaf28f5242286558b01496d84a5b">rccDisableTIM7</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gab595fbaf4167297d8fe2825e41f41990.html#gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</a>, lp)</td></tr>
<tr class="memdesc:gaa4cadaf28f5242286558b01496d84a5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM7 peripheral clock.  <a href="group__STM32F37x__RCC_gaa4cadaf28f5242286558b01496d84a5b.html#gaa4cadaf28f5242286558b01496d84a5b">More...</a><br /></td></tr>
<tr class="separator:gaa4cadaf28f5242286558b01496d84a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46dceef6536e1036dc4552a9c537b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gab46dceef6536e1036dc4552a9c537b41.html#gab46dceef6536e1036dc4552a9c537b41">rccResetTIM7</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga40b1d355ee76ad9a044ad37f1629e760.html#ga40b1d355ee76ad9a044ad37f1629e760">RCC_APB1RSTR_TIM7RST</a>)</td></tr>
<tr class="memdesc:gab46dceef6536e1036dc4552a9c537b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM7 peripheral.  <a href="group__STM32F37x__RCC_gab46dceef6536e1036dc4552a9c537b41.html#gab46dceef6536e1036dc4552a9c537b41">More...</a><br /></td></tr>
<tr class="separator:gab46dceef6536e1036dc4552a9c537b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab834491548d1869715b475d85d8174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F37x_2stm32__rcc_8h_a5ab834491548d1869715b475d85d8174.html#a5ab834491548d1869715b475d85d8174">rccEnableTIM12</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gaecd88b56485ee4ee3e406b1d6c062081.html#gaecd88b56485ee4ee3e406b1d6c062081">RCC_APB1ENR_TIM12EN</a>, lp)</td></tr>
<tr class="memdesc:a5ab834491548d1869715b475d85d8174"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM12 peripheral clock.  <a href="STM32F37x_2stm32__rcc_8h_a5ab834491548d1869715b475d85d8174.html#a5ab834491548d1869715b475d85d8174">More...</a><br /></td></tr>
<tr class="separator:a5ab834491548d1869715b475d85d8174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf03f9e4f2035ff20df7228e5f5a8e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F37x_2stm32__rcc_8h_acf03f9e4f2035ff20df7228e5f5a8e3a.html#acf03f9e4f2035ff20df7228e5f5a8e3a">rccDisableTIM12</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gaecd88b56485ee4ee3e406b1d6c062081.html#gaecd88b56485ee4ee3e406b1d6c062081">RCC_APB1ENR_TIM12EN</a>, lp)</td></tr>
<tr class="memdesc:acf03f9e4f2035ff20df7228e5f5a8e3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM12 peripheral clock.  <a href="STM32F37x_2stm32__rcc_8h_acf03f9e4f2035ff20df7228e5f5a8e3a.html#acf03f9e4f2035ff20df7228e5f5a8e3a">More...</a><br /></td></tr>
<tr class="separator:acf03f9e4f2035ff20df7228e5f5a8e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05d1832ee41b868b74cf7ada9745387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F37x_2stm32__rcc_8h_ab05d1832ee41b868b74cf7ada9745387.html#ab05d1832ee41b868b74cf7ada9745387">rccResetTIM12</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga067deb756dd4100c901c6b25229678e4.html#ga067deb756dd4100c901c6b25229678e4">RCC_APB1RSTR_TIM12RST</a>)</td></tr>
<tr class="memdesc:ab05d1832ee41b868b74cf7ada9745387"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM12 peripheral.  <a href="STM32F37x_2stm32__rcc_8h_ab05d1832ee41b868b74cf7ada9745387.html#ab05d1832ee41b868b74cf7ada9745387">More...</a><br /></td></tr>
<tr class="separator:ab05d1832ee41b868b74cf7ada9745387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a601abd5826ff64befc6f40dbe2796eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F37x_2stm32__rcc_8h_a601abd5826ff64befc6f40dbe2796eff.html#a601abd5826ff64befc6f40dbe2796eff">rccEnableTIM14</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gaca040bd66d4a54d4d9e9b261c8102799.html#gaca040bd66d4a54d4d9e9b261c8102799">RCC_APB1ENR_TIM14EN</a>, lp)</td></tr>
<tr class="memdesc:a601abd5826ff64befc6f40dbe2796eff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM14 peripheral clock.  <a href="STM32F37x_2stm32__rcc_8h_a601abd5826ff64befc6f40dbe2796eff.html#a601abd5826ff64befc6f40dbe2796eff">More...</a><br /></td></tr>
<tr class="separator:a601abd5826ff64befc6f40dbe2796eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33ee5477bb99a4c9290e04eca60c66ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F37x_2stm32__rcc_8h_a33ee5477bb99a4c9290e04eca60c66ad.html#a33ee5477bb99a4c9290e04eca60c66ad">rccDisableTIM14</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gaca040bd66d4a54d4d9e9b261c8102799.html#gaca040bd66d4a54d4d9e9b261c8102799">RCC_APB1ENR_TIM14EN</a>, lp)</td></tr>
<tr class="memdesc:a33ee5477bb99a4c9290e04eca60c66ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM14 peripheral clock.  <a href="STM32F37x_2stm32__rcc_8h_a33ee5477bb99a4c9290e04eca60c66ad.html#a33ee5477bb99a4c9290e04eca60c66ad">More...</a><br /></td></tr>
<tr class="separator:a33ee5477bb99a4c9290e04eca60c66ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a423fab932d699b91ac8e0d66bf1cdd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F37x_2stm32__rcc_8h_a423fab932d699b91ac8e0d66bf1cdd58.html#a423fab932d699b91ac8e0d66bf1cdd58">rccResetTIM14</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga773e6d5b419eb2d4b6291c862e04b002.html#ga773e6d5b419eb2d4b6291c862e04b002">RCC_APB1RSTR_TIM14RST</a>)</td></tr>
<tr class="memdesc:a423fab932d699b91ac8e0d66bf1cdd58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM14 peripheral.  <a href="STM32F37x_2stm32__rcc_8h_a423fab932d699b91ac8e0d66bf1cdd58.html#a423fab932d699b91ac8e0d66bf1cdd58">More...</a><br /></td></tr>
<tr class="separator:a423fab932d699b91ac8e0d66bf1cdd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Generic RCC operations</div></td></tr>
<tr class="memitem:gaafa687dc52b5eda8f4f313a71f84591e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(mask,  lp)</td></tr>
<tr class="memdesc:gaafa687dc52b5eda8f4f313a71f84591e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the clock of one or more peripheral on the APB1 bus.  <a href="group__STM32F37x__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">More...</a><br /></td></tr>
<tr class="separator:gaafa687dc52b5eda8f4f313a71f84591e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7109de45cf5660144f5eafba94d40a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a>(mask,  lp)</td></tr>
<tr class="memdesc:ga7109de45cf5660144f5eafba94d40a1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the clock of one or more peripheral on the APB1 bus.  <a href="group__STM32F37x__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">More...</a><br /></td></tr>
<tr class="separator:ga7109de45cf5660144f5eafba94d40a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9952955eccb552dd5d2bb86383345296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(mask)</td></tr>
<tr class="memdesc:ga9952955eccb552dd5d2bb86383345296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets one or more peripheral on the APB1 bus.  <a href="group__STM32F37x__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">More...</a><br /></td></tr>
<tr class="separator:ga9952955eccb552dd5d2bb86383345296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec39939b8fca24f2cb80110309bcde33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gaec39939b8fca24f2cb80110309bcde33.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(mask,  lp)</td></tr>
<tr class="memdesc:gaec39939b8fca24f2cb80110309bcde33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the clock of one or more peripheral on the APB2 bus.  <a href="group__STM32F37x__RCC_gaec39939b8fca24f2cb80110309bcde33.html#gaec39939b8fca24f2cb80110309bcde33">More...</a><br /></td></tr>
<tr class="separator:gaec39939b8fca24f2cb80110309bcde33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca0f1c34445b1eb1841fc4de2c3a5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga2ca0f1c34445b1eb1841fc4de2c3a5f8.html#ga2ca0f1c34445b1eb1841fc4de2c3a5f8">rccDisableAPB2</a>(mask,  lp)</td></tr>
<tr class="memdesc:ga2ca0f1c34445b1eb1841fc4de2c3a5f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the clock of one or more peripheral on the APB2 bus.  <a href="group__STM32F37x__RCC_ga2ca0f1c34445b1eb1841fc4de2c3a5f8.html#ga2ca0f1c34445b1eb1841fc4de2c3a5f8">More...</a><br /></td></tr>
<tr class="separator:ga2ca0f1c34445b1eb1841fc4de2c3a5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd2fdf2327264051656ade6037427ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga7cd2fdf2327264051656ade6037427ed.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(mask)</td></tr>
<tr class="memdesc:ga7cd2fdf2327264051656ade6037427ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets one or more peripheral on the APB2 bus.  <a href="group__STM32F37x__RCC_ga7cd2fdf2327264051656ade6037427ed.html#ga7cd2fdf2327264051656ade6037427ed">More...</a><br /></td></tr>
<tr class="separator:ga7cd2fdf2327264051656ade6037427ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1004f17866ff80e223f078d61e8aacce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga1004f17866ff80e223f078d61e8aacce.html#ga1004f17866ff80e223f078d61e8aacce">rccEnableAHB</a>(mask,  lp)</td></tr>
<tr class="memdesc:ga1004f17866ff80e223f078d61e8aacce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the clock of one or more peripheral on the AHB bus.  <a href="group__STM32F37x__RCC_ga1004f17866ff80e223f078d61e8aacce.html#ga1004f17866ff80e223f078d61e8aacce">More...</a><br /></td></tr>
<tr class="separator:ga1004f17866ff80e223f078d61e8aacce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5dceb5d3d40396ac3a75282a7e156ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gaf5dceb5d3d40396ac3a75282a7e156ad.html#gaf5dceb5d3d40396ac3a75282a7e156ad">rccDisableAHB</a>(mask,  lp)</td></tr>
<tr class="memdesc:gaf5dceb5d3d40396ac3a75282a7e156ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the clock of one or more peripheral on the AHB bus.  <a href="group__STM32F37x__RCC_gaf5dceb5d3d40396ac3a75282a7e156ad.html#gaf5dceb5d3d40396ac3a75282a7e156ad">More...</a><br /></td></tr>
<tr class="separator:gaf5dceb5d3d40396ac3a75282a7e156ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1bbedaab26ae56a94cda08806b7695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga4f1bbedaab26ae56a94cda08806b7695.html#ga4f1bbedaab26ae56a94cda08806b7695">rccResetAHB</a>(mask)</td></tr>
<tr class="memdesc:ga4f1bbedaab26ae56a94cda08806b7695"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets one or more peripheral on the AHB bus.  <a href="group__STM32F37x__RCC_ga4f1bbedaab26ae56a94cda08806b7695.html#ga4f1bbedaab26ae56a94cda08806b7695">More...</a><br /></td></tr>
<tr class="separator:ga4f1bbedaab26ae56a94cda08806b7695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">ADC1 peripheral specific RCC operations</div></td></tr>
<tr class="memitem:gafdefbc807f4a3e24583bb1bdace2c067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gafdefbc807f4a3e24583bb1bdace2c067.html#gafdefbc807f4a3e24583bb1bdace2c067">rccEnableADC1</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaec39939b8fca24f2cb80110309bcde33.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga57b9f50cb96a2e4ceba37728b4a32a42.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>, lp)</td></tr>
<tr class="memdesc:gafdefbc807f4a3e24583bb1bdace2c067"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the ADC peripheral clock.  <a href="group__STM32F37x__RCC_gafdefbc807f4a3e24583bb1bdace2c067.html#gafdefbc807f4a3e24583bb1bdace2c067">More...</a><br /></td></tr>
<tr class="separator:gafdefbc807f4a3e24583bb1bdace2c067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83c0cbc4663534dee9d1efa20f4b5496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga83c0cbc4663534dee9d1efa20f4b5496.html#ga83c0cbc4663534dee9d1efa20f4b5496">rccDisableADC1</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga2ca0f1c34445b1eb1841fc4de2c3a5f8.html#ga2ca0f1c34445b1eb1841fc4de2c3a5f8">rccDisableAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga57b9f50cb96a2e4ceba37728b4a32a42.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>, lp)</td></tr>
<tr class="memdesc:ga83c0cbc4663534dee9d1efa20f4b5496"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the ADC1 peripheral clock.  <a href="group__STM32F37x__RCC_ga83c0cbc4663534dee9d1efa20f4b5496.html#ga83c0cbc4663534dee9d1efa20f4b5496">More...</a><br /></td></tr>
<tr class="separator:ga83c0cbc4663534dee9d1efa20f4b5496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584948fd6c97350af926c42891274e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga584948fd6c97350af926c42891274e54.html#ga584948fd6c97350af926c42891274e54">rccResetADC1</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7cd2fdf2327264051656ade6037427ed.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga7b818d0d9747621c936ad16c93a4956a.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>)</td></tr>
<tr class="memdesc:ga584948fd6c97350af926c42891274e54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the ADC1 peripheral.  <a href="group__STM32F37x__RCC_ga584948fd6c97350af926c42891274e54.html#ga584948fd6c97350af926c42891274e54">More...</a><br /></td></tr>
<tr class="separator:ga584948fd6c97350af926c42891274e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN peripherals specific RCC operations</div></td></tr>
<tr class="memitem:ga7961c144e75d12959015ebe38365b8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga7961c144e75d12959015ebe38365b8f1.html#ga7961c144e75d12959015ebe38365b8f1">rccEnableCAN1</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga66b5172158cf0170d29091064ea63a29.html#ga66b5172158cf0170d29091064ea63a29">RCC_APB1ENR_CAN1EN</a>, lp)</td></tr>
<tr class="memdesc:ga7961c144e75d12959015ebe38365b8f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the CAN1 peripheral clock.  <a href="group__STM32F37x__RCC_ga7961c144e75d12959015ebe38365b8f1.html#ga7961c144e75d12959015ebe38365b8f1">More...</a><br /></td></tr>
<tr class="separator:ga7961c144e75d12959015ebe38365b8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec1d0a5c02f60bca70544b65237b7c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gadec1d0a5c02f60bca70544b65237b7c4.html#gadec1d0a5c02f60bca70544b65237b7c4">rccDisableCAN1</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga66b5172158cf0170d29091064ea63a29.html#ga66b5172158cf0170d29091064ea63a29">RCC_APB1ENR_CAN1EN</a>, lp)</td></tr>
<tr class="memdesc:gadec1d0a5c02f60bca70544b65237b7c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the CAN1 peripheral clock.  <a href="group__STM32F37x__RCC_gadec1d0a5c02f60bca70544b65237b7c4.html#gadec1d0a5c02f60bca70544b65237b7c4">More...</a><br /></td></tr>
<tr class="separator:gadec1d0a5c02f60bca70544b65237b7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade224a119aefb55818b9374be9c91cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gade224a119aefb55818b9374be9c91cf3.html#gade224a119aefb55818b9374be9c91cf3">rccResetCAN1</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga23f9a8bfc02baedd992d13e489234242.html#ga23f9a8bfc02baedd992d13e489234242">RCC_APB1RSTR_CAN1RST</a>)</td></tr>
<tr class="memdesc:gade224a119aefb55818b9374be9c91cf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the CAN1 peripheral.  <a href="group__STM32F37x__RCC_gade224a119aefb55818b9374be9c91cf3.html#gade224a119aefb55818b9374be9c91cf3">More...</a><br /></td></tr>
<tr class="separator:gade224a119aefb55818b9374be9c91cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DMA peripheral specific RCC operations</div></td></tr>
<tr class="memitem:gaf8c09ac2912a6b387e10aaf6a466a855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gaf8c09ac2912a6b387e10aaf6a466a855.html#gaf8c09ac2912a6b387e10aaf6a466a855">rccEnableDMA1</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga1004f17866ff80e223f078d61e8aacce.html#ga1004f17866ff80e223f078d61e8aacce">rccEnableAHB</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gac8c3053f1ce37c9f643f0e31471927ea.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>, lp)</td></tr>
<tr class="memdesc:gaf8c09ac2912a6b387e10aaf6a466a855"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the DMA1 peripheral clock.  <a href="group__STM32F37x__RCC_gaf8c09ac2912a6b387e10aaf6a466a855.html#gaf8c09ac2912a6b387e10aaf6a466a855">More...</a><br /></td></tr>
<tr class="separator:gaf8c09ac2912a6b387e10aaf6a466a855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a17fb2000a5d2179f961d544c360454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga4a17fb2000a5d2179f961d544c360454.html#ga4a17fb2000a5d2179f961d544c360454">rccDisableDMA1</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaf5dceb5d3d40396ac3a75282a7e156ad.html#gaf5dceb5d3d40396ac3a75282a7e156ad">rccDisableAHB</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gac8c3053f1ce37c9f643f0e31471927ea.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>, lp)</td></tr>
<tr class="memdesc:ga4a17fb2000a5d2179f961d544c360454"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the DMA1 peripheral clock.  <a href="group__STM32F37x__RCC_ga4a17fb2000a5d2179f961d544c360454.html#ga4a17fb2000a5d2179f961d544c360454">More...</a><br /></td></tr>
<tr class="separator:ga4a17fb2000a5d2179f961d544c360454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31025d36af8c1854942fb421118b3f1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga31025d36af8c1854942fb421118b3f1f.html#ga31025d36af8c1854942fb421118b3f1f">rccResetDMA1</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga4f1bbedaab26ae56a94cda08806b7695.html#ga4f1bbedaab26ae56a94cda08806b7695">rccResetAHB</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga97c9487ca04b0a1a992d0f2e00df739c.html#ga97c9487ca04b0a1a992d0f2e00df739c">RCC_AHBRSTR_DMA1RST</a>)</td></tr>
<tr class="memdesc:ga31025d36af8c1854942fb421118b3f1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the DMA1 peripheral.  <a href="group__STM32F37x__RCC_ga31025d36af8c1854942fb421118b3f1f.html#ga31025d36af8c1854942fb421118b3f1f">More...</a><br /></td></tr>
<tr class="separator:ga31025d36af8c1854942fb421118b3f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5e5d06b905fb51ccd93d568f3f6cfd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gaa5e5d06b905fb51ccd93d568f3f6cfd8.html#gaa5e5d06b905fb51ccd93d568f3f6cfd8">rccEnableDMA2</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga1004f17866ff80e223f078d61e8aacce.html#ga1004f17866ff80e223f078d61e8aacce">rccEnableAHB</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga5c1919d23da5027f6d44fda6963fc984.html#ga5c1919d23da5027f6d44fda6963fc984">RCC_AHBENR_DMA2EN</a>, lp)</td></tr>
<tr class="memdesc:gaa5e5d06b905fb51ccd93d568f3f6cfd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the DMA2 peripheral clock.  <a href="group__STM32F37x__RCC_gaa5e5d06b905fb51ccd93d568f3f6cfd8.html#gaa5e5d06b905fb51ccd93d568f3f6cfd8">More...</a><br /></td></tr>
<tr class="separator:gaa5e5d06b905fb51ccd93d568f3f6cfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab09c0d8665ac55fbf252e4d9042d4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gaab09c0d8665ac55fbf252e4d9042d4a2.html#gaab09c0d8665ac55fbf252e4d9042d4a2">rccDisableDMA2</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaf5dceb5d3d40396ac3a75282a7e156ad.html#gaf5dceb5d3d40396ac3a75282a7e156ad">rccDisableAHB</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga5c1919d23da5027f6d44fda6963fc984.html#ga5c1919d23da5027f6d44fda6963fc984">RCC_AHBENR_DMA2EN</a>, lp)</td></tr>
<tr class="memdesc:gaab09c0d8665ac55fbf252e4d9042d4a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the DMA2 peripheral clock.  <a href="group__STM32F37x__RCC_gaab09c0d8665ac55fbf252e4d9042d4a2.html#gaab09c0d8665ac55fbf252e4d9042d4a2">More...</a><br /></td></tr>
<tr class="separator:gaab09c0d8665ac55fbf252e4d9042d4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ec13bef70e6eaefe6b62d80769c0a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga0ec13bef70e6eaefe6b62d80769c0a68.html#ga0ec13bef70e6eaefe6b62d80769c0a68">rccResetDMA2</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga4f1bbedaab26ae56a94cda08806b7695.html#ga4f1bbedaab26ae56a94cda08806b7695">rccResetAHB</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga1443b5b3b8808f0b619597431f4acfe7.html#ga1443b5b3b8808f0b619597431f4acfe7">RCC_AHBRSTR_DMA2RST</a>)</td></tr>
<tr class="memdesc:ga0ec13bef70e6eaefe6b62d80769c0a68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the DMA2 peripheral.  <a href="group__STM32F37x__RCC_ga0ec13bef70e6eaefe6b62d80769c0a68.html#ga0ec13bef70e6eaefe6b62d80769c0a68">More...</a><br /></td></tr>
<tr class="separator:ga0ec13bef70e6eaefe6b62d80769c0a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PWR interface specific RCC operations</div></td></tr>
<tr class="memitem:gaf04440822c1098fc73a0a656b21436f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gaf04440822c1098fc73a0a656b21436f2.html#gaf04440822c1098fc73a0a656b21436f2">rccEnablePWRInterface</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga5c19997ccd28464b80a7c3325da0ca60.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>, lp)</td></tr>
<tr class="memdesc:gaf04440822c1098fc73a0a656b21436f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the PWR interface clock.  <a href="group__STM32F37x__RCC_gaf04440822c1098fc73a0a656b21436f2.html#gaf04440822c1098fc73a0a656b21436f2">More...</a><br /></td></tr>
<tr class="separator:gaf04440822c1098fc73a0a656b21436f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b73d107d69ccfb2d32fc9e28697759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gac8b73d107d69ccfb2d32fc9e28697759.html#gac8b73d107d69ccfb2d32fc9e28697759">rccDisablePWRInterface</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga5c19997ccd28464b80a7c3325da0ca60.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>, lp)</td></tr>
<tr class="memdesc:gac8b73d107d69ccfb2d32fc9e28697759"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables PWR interface clock.  <a href="group__STM32F37x__RCC_gac8b73d107d69ccfb2d32fc9e28697759.html#gac8b73d107d69ccfb2d32fc9e28697759">More...</a><br /></td></tr>
<tr class="separator:gac8b73d107d69ccfb2d32fc9e28697759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f9688987250c3fea5db46e534efec86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga6f9688987250c3fea5db46e534efec86.html#ga6f9688987250c3fea5db46e534efec86">rccResetPWRInterface</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga274d8cb48f0e89831efabea66d64af2a.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>)</td></tr>
<tr class="memdesc:ga6f9688987250c3fea5db46e534efec86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the PWR interface.  <a href="group__STM32F37x__RCC_ga6f9688987250c3fea5db46e534efec86.html#ga6f9688987250c3fea5db46e534efec86">More...</a><br /></td></tr>
<tr class="separator:ga6f9688987250c3fea5db46e534efec86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">I2C peripherals specific RCC operations</div></td></tr>
<tr class="memitem:gac57776fa3fce641e10d9b5a336d7eb0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gac57776fa3fce641e10d9b5a336d7eb0f.html#gac57776fa3fce641e10d9b5a336d7eb0f">rccEnableI2C1</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga5ca3afe0c517702b2d1366b692c8db0e.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>, lp)</td></tr>
<tr class="memdesc:gac57776fa3fce641e10d9b5a336d7eb0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the I2C1 peripheral clock.  <a href="group__STM32F37x__RCC_gac57776fa3fce641e10d9b5a336d7eb0f.html#gac57776fa3fce641e10d9b5a336d7eb0f">More...</a><br /></td></tr>
<tr class="separator:gac57776fa3fce641e10d9b5a336d7eb0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0696fa8ef3d023b52d96c184804f9108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga0696fa8ef3d023b52d96c184804f9108.html#ga0696fa8ef3d023b52d96c184804f9108">rccDisableI2C1</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga5ca3afe0c517702b2d1366b692c8db0e.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>, lp)</td></tr>
<tr class="memdesc:ga0696fa8ef3d023b52d96c184804f9108"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the I2C1 peripheral clock.  <a href="group__STM32F37x__RCC_ga0696fa8ef3d023b52d96c184804f9108.html#ga0696fa8ef3d023b52d96c184804f9108">More...</a><br /></td></tr>
<tr class="separator:ga0696fa8ef3d023b52d96c184804f9108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5868bb00a63d03d7321bc06d5c00fc7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga5868bb00a63d03d7321bc06d5c00fc7a.html#ga5868bb00a63d03d7321bc06d5c00fc7a">rccResetI2C1</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gadcd25346a7d7b0009090adfbca899b93.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>)</td></tr>
<tr class="memdesc:ga5868bb00a63d03d7321bc06d5c00fc7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the I2C1 peripheral.  <a href="group__STM32F37x__RCC_ga5868bb00a63d03d7321bc06d5c00fc7a.html#ga5868bb00a63d03d7321bc06d5c00fc7a">More...</a><br /></td></tr>
<tr class="separator:ga5868bb00a63d03d7321bc06d5c00fc7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950216e1951a65fffbb5da0f2207909c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga950216e1951a65fffbb5da0f2207909c.html#ga950216e1951a65fffbb5da0f2207909c">rccEnableI2C2</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gafd7d1c3c7dbe20aea87a694ae15840f6.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>, lp)</td></tr>
<tr class="memdesc:ga950216e1951a65fffbb5da0f2207909c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the I2C2 peripheral clock.  <a href="group__STM32F37x__RCC_ga950216e1951a65fffbb5da0f2207909c.html#ga950216e1951a65fffbb5da0f2207909c">More...</a><br /></td></tr>
<tr class="separator:ga950216e1951a65fffbb5da0f2207909c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga909447936f6893333b9293619d95ead9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga909447936f6893333b9293619d95ead9.html#ga909447936f6893333b9293619d95ead9">rccDisableI2C2</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gafd7d1c3c7dbe20aea87a694ae15840f6.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>, lp)</td></tr>
<tr class="memdesc:ga909447936f6893333b9293619d95ead9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the I2C2 peripheral clock.  <a href="group__STM32F37x__RCC_ga909447936f6893333b9293619d95ead9.html#ga909447936f6893333b9293619d95ead9">More...</a><br /></td></tr>
<tr class="separator:ga909447936f6893333b9293619d95ead9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105502b78411680e50ec9c1b3877973f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga105502b78411680e50ec9c1b3877973f.html#ga105502b78411680e50ec9c1b3877973f">rccResetI2C2</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>)</td></tr>
<tr class="memdesc:ga105502b78411680e50ec9c1b3877973f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the I2C2 peripheral.  <a href="group__STM32F37x__RCC_ga105502b78411680e50ec9c1b3877973f.html#ga105502b78411680e50ec9c1b3877973f">More...</a><br /></td></tr>
<tr class="separator:ga105502b78411680e50ec9c1b3877973f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SDADC peripherals specific RCC operations</div></td></tr>
<tr class="memitem:gab63679f1c487e79b4abc2acc7ca2d4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gab63679f1c487e79b4abc2acc7ca2d4c9.html#gab63679f1c487e79b4abc2acc7ca2d4c9">rccEnableSDADC1</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaec39939b8fca24f2cb80110309bcde33.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga205bd61a4b3ca3ed04bf6950c7b9694d.html#ga205bd61a4b3ca3ed04bf6950c7b9694d">RCC_APB2ENR_SDADC1EN</a>, lp)</td></tr>
<tr class="memdesc:gab63679f1c487e79b4abc2acc7ca2d4c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SDADC1 peripheral clock.  <a href="group__STM32F37x__RCC_gab63679f1c487e79b4abc2acc7ca2d4c9.html#gab63679f1c487e79b4abc2acc7ca2d4c9">More...</a><br /></td></tr>
<tr class="separator:gab63679f1c487e79b4abc2acc7ca2d4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e595113eda4a585251f71294d75aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gaf0e595113eda4a585251f71294d75aea.html#gaf0e595113eda4a585251f71294d75aea">rccDisableSDADC1</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga2ca0f1c34445b1eb1841fc4de2c3a5f8.html#ga2ca0f1c34445b1eb1841fc4de2c3a5f8">rccDisableAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga205bd61a4b3ca3ed04bf6950c7b9694d.html#ga205bd61a4b3ca3ed04bf6950c7b9694d">RCC_APB2ENR_SDADC1EN</a>, lp)</td></tr>
<tr class="memdesc:gaf0e595113eda4a585251f71294d75aea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the SDADC1 peripheral clock.  <a href="group__STM32F37x__RCC_gaf0e595113eda4a585251f71294d75aea.html#gaf0e595113eda4a585251f71294d75aea">More...</a><br /></td></tr>
<tr class="separator:gaf0e595113eda4a585251f71294d75aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab76fb3b9ed3db065abc9ea64d577373d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gab76fb3b9ed3db065abc9ea64d577373d.html#gab76fb3b9ed3db065abc9ea64d577373d">rccResetSDADC1</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7cd2fdf2327264051656ade6037427ed.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gad6a3dfe10029313e02fa4ca1f1919f21.html#gad6a3dfe10029313e02fa4ca1f1919f21">RCC_APB2RSTR_SDADC1RST</a>)</td></tr>
<tr class="memdesc:gab76fb3b9ed3db065abc9ea64d577373d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the SDADC1 peripheral.  <a href="group__STM32F37x__RCC_gab76fb3b9ed3db065abc9ea64d577373d.html#gab76fb3b9ed3db065abc9ea64d577373d">More...</a><br /></td></tr>
<tr class="separator:gab76fb3b9ed3db065abc9ea64d577373d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f26dc37ec6f1c1fffd7ea9e02e941c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga41f26dc37ec6f1c1fffd7ea9e02e941c.html#ga41f26dc37ec6f1c1fffd7ea9e02e941c">rccEnableSDADC2</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaec39939b8fca24f2cb80110309bcde33.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gaba6d520ead8ef33a7605e09eb77f67d3.html#gaba6d520ead8ef33a7605e09eb77f67d3">RCC_APB2ENR_SDADC2EN</a>, lp)</td></tr>
<tr class="memdesc:ga41f26dc37ec6f1c1fffd7ea9e02e941c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SDADC2 peripheral clock.  <a href="group__STM32F37x__RCC_ga41f26dc37ec6f1c1fffd7ea9e02e941c.html#ga41f26dc37ec6f1c1fffd7ea9e02e941c">More...</a><br /></td></tr>
<tr class="separator:ga41f26dc37ec6f1c1fffd7ea9e02e941c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15972f7258a55504e5488485892ef0a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga15972f7258a55504e5488485892ef0a6.html#ga15972f7258a55504e5488485892ef0a6">rccDisableSDADC2</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga2ca0f1c34445b1eb1841fc4de2c3a5f8.html#ga2ca0f1c34445b1eb1841fc4de2c3a5f8">rccDisableAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gaba6d520ead8ef33a7605e09eb77f67d3.html#gaba6d520ead8ef33a7605e09eb77f67d3">RCC_APB2ENR_SDADC2EN</a>, lp)</td></tr>
<tr class="memdesc:ga15972f7258a55504e5488485892ef0a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the SDADC2 peripheral clock.  <a href="group__STM32F37x__RCC_ga15972f7258a55504e5488485892ef0a6.html#ga15972f7258a55504e5488485892ef0a6">More...</a><br /></td></tr>
<tr class="separator:ga15972f7258a55504e5488485892ef0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f06788382cf40eb9f30fe13adaa5c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga0f06788382cf40eb9f30fe13adaa5c7f.html#ga0f06788382cf40eb9f30fe13adaa5c7f">rccResetSDADC2</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7cd2fdf2327264051656ade6037427ed.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga5a483e78db664a721407a1a9e96b9a7c.html#ga5a483e78db664a721407a1a9e96b9a7c">RCC_APB2RSTR_SDADC2RST</a>)</td></tr>
<tr class="memdesc:ga0f06788382cf40eb9f30fe13adaa5c7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the SDADC2 peripheral.  <a href="group__STM32F37x__RCC_ga0f06788382cf40eb9f30fe13adaa5c7f.html#ga0f06788382cf40eb9f30fe13adaa5c7f">More...</a><br /></td></tr>
<tr class="separator:ga0f06788382cf40eb9f30fe13adaa5c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20a30a7a8a4889bb9628c0cc89b43e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gaa20a30a7a8a4889bb9628c0cc89b43e0.html#gaa20a30a7a8a4889bb9628c0cc89b43e0">rccEnableSDADC3</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaec39939b8fca24f2cb80110309bcde33.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga52814944d7d9dc0773240be77d5a68bb.html#ga52814944d7d9dc0773240be77d5a68bb">RCC_APB2ENR_SDADC3EN</a>, lp)</td></tr>
<tr class="memdesc:gaa20a30a7a8a4889bb9628c0cc89b43e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SDADC3 peripheral clock.  <a href="group__STM32F37x__RCC_gaa20a30a7a8a4889bb9628c0cc89b43e0.html#gaa20a30a7a8a4889bb9628c0cc89b43e0">More...</a><br /></td></tr>
<tr class="separator:gaa20a30a7a8a4889bb9628c0cc89b43e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f90fbe2c124970b7cc5685118caa8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gaa1f90fbe2c124970b7cc5685118caa8a.html#gaa1f90fbe2c124970b7cc5685118caa8a">rccDisableSDADC3</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga2ca0f1c34445b1eb1841fc4de2c3a5f8.html#ga2ca0f1c34445b1eb1841fc4de2c3a5f8">rccDisableAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga52814944d7d9dc0773240be77d5a68bb.html#ga52814944d7d9dc0773240be77d5a68bb">RCC_APB2ENR_SDADC3EN</a>, lp)</td></tr>
<tr class="memdesc:gaa1f90fbe2c124970b7cc5685118caa8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the SDADC3 peripheral clock.  <a href="group__STM32F37x__RCC_gaa1f90fbe2c124970b7cc5685118caa8a.html#gaa1f90fbe2c124970b7cc5685118caa8a">More...</a><br /></td></tr>
<tr class="separator:gaa1f90fbe2c124970b7cc5685118caa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52efdf8b8567f1e8321d93f7f59303b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga52efdf8b8567f1e8321d93f7f59303b6.html#ga52efdf8b8567f1e8321d93f7f59303b6">rccResetSDADC3</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7cd2fdf2327264051656ade6037427ed.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga74115dddc973707cc798a2eb21243314.html#ga74115dddc973707cc798a2eb21243314">RCC_APB2RSTR_SDADC3RST</a>)</td></tr>
<tr class="memdesc:ga52efdf8b8567f1e8321d93f7f59303b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the SDADC3 peripheral.  <a href="group__STM32F37x__RCC_ga52efdf8b8567f1e8321d93f7f59303b6.html#ga52efdf8b8567f1e8321d93f7f59303b6">More...</a><br /></td></tr>
<tr class="separator:ga52efdf8b8567f1e8321d93f7f59303b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SPI peripherals specific RCC operations</div></td></tr>
<tr class="memitem:ga32a7d290b6314e3d151b1ba8e429ec1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga32a7d290b6314e3d151b1ba8e429ec1d.html#ga32a7d290b6314e3d151b1ba8e429ec1d">rccEnableSPI1</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaec39939b8fca24f2cb80110309bcde33.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gae08a3510371b9234eb96369c91d3552f.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>, lp)</td></tr>
<tr class="memdesc:ga32a7d290b6314e3d151b1ba8e429ec1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SPI1 peripheral clock.  <a href="group__STM32F37x__RCC_ga32a7d290b6314e3d151b1ba8e429ec1d.html#ga32a7d290b6314e3d151b1ba8e429ec1d">More...</a><br /></td></tr>
<tr class="separator:ga32a7d290b6314e3d151b1ba8e429ec1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84bf6e4c034ff2fb0d9c51d8621bf3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga84bf6e4c034ff2fb0d9c51d8621bf3e7.html#ga84bf6e4c034ff2fb0d9c51d8621bf3e7">rccDisableSPI1</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga2ca0f1c34445b1eb1841fc4de2c3a5f8.html#ga2ca0f1c34445b1eb1841fc4de2c3a5f8">rccDisableAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gae08a3510371b9234eb96369c91d3552f.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>, lp)</td></tr>
<tr class="memdesc:ga84bf6e4c034ff2fb0d9c51d8621bf3e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the SPI1 peripheral clock.  <a href="group__STM32F37x__RCC_ga84bf6e4c034ff2fb0d9c51d8621bf3e7.html#ga84bf6e4c034ff2fb0d9c51d8621bf3e7">More...</a><br /></td></tr>
<tr class="separator:ga84bf6e4c034ff2fb0d9c51d8621bf3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0928935b64555f138e37911bc3a6cd3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga0928935b64555f138e37911bc3a6cd3d.html#ga0928935b64555f138e37911bc3a6cd3d">rccResetSPI1</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7cd2fdf2327264051656ade6037427ed.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga345f05d3508a9fd5128208761feb29fb.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>)</td></tr>
<tr class="memdesc:ga0928935b64555f138e37911bc3a6cd3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the SPI1 peripheral.  <a href="group__STM32F37x__RCC_ga0928935b64555f138e37911bc3a6cd3d.html#ga0928935b64555f138e37911bc3a6cd3d">More...</a><br /></td></tr>
<tr class="separator:ga0928935b64555f138e37911bc3a6cd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4b15e941d7fc57d79d6f88d9eb2660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga2f4b15e941d7fc57d79d6f88d9eb2660.html#ga2f4b15e941d7fc57d79d6f88d9eb2660">rccEnableSPI2</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gafdce64692c44bf95efbf2fed054e59be.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>, lp)</td></tr>
<tr class="memdesc:ga2f4b15e941d7fc57d79d6f88d9eb2660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SPI2 peripheral clock.  <a href="group__STM32F37x__RCC_ga2f4b15e941d7fc57d79d6f88d9eb2660.html#ga2f4b15e941d7fc57d79d6f88d9eb2660">More...</a><br /></td></tr>
<tr class="separator:ga2f4b15e941d7fc57d79d6f88d9eb2660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga649feacd720cbaa3b7c44b227507e954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga649feacd720cbaa3b7c44b227507e954.html#ga649feacd720cbaa3b7c44b227507e954">rccDisableSPI2</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gafdce64692c44bf95efbf2fed054e59be.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>, lp)</td></tr>
<tr class="memdesc:ga649feacd720cbaa3b7c44b227507e954"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the SPI2 peripheral clock.  <a href="group__STM32F37x__RCC_ga649feacd720cbaa3b7c44b227507e954.html#ga649feacd720cbaa3b7c44b227507e954">More...</a><br /></td></tr>
<tr class="separator:ga649feacd720cbaa3b7c44b227507e954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab322c75195330d73b4bf77bfe2df6043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gab322c75195330d73b4bf77bfe2df6043.html#gab322c75195330d73b4bf77bfe2df6043">rccResetSPI2</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga0a6289a35547cf0d5300706f9baa18ea.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>)</td></tr>
<tr class="memdesc:gab322c75195330d73b4bf77bfe2df6043"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the SPI2 peripheral.  <a href="group__STM32F37x__RCC_gab322c75195330d73b4bf77bfe2df6043.html#gab322c75195330d73b4bf77bfe2df6043">More...</a><br /></td></tr>
<tr class="separator:gab322c75195330d73b4bf77bfe2df6043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e0ab2177dd8d6093f674ec929fb465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gac9e0ab2177dd8d6093f674ec929fb465.html#gac9e0ab2177dd8d6093f674ec929fb465">rccEnableSPI3</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga8757f8d1e1ff1447e08e5abea4615083.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>, lp)</td></tr>
<tr class="memdesc:gac9e0ab2177dd8d6093f674ec929fb465"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SPI3 peripheral clock.  <a href="group__STM32F37x__RCC_gac9e0ab2177dd8d6093f674ec929fb465.html#gac9e0ab2177dd8d6093f674ec929fb465">More...</a><br /></td></tr>
<tr class="separator:gac9e0ab2177dd8d6093f674ec929fb465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a59f96595d4444bec6b08eb3b0e1f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga1a59f96595d4444bec6b08eb3b0e1f37.html#ga1a59f96595d4444bec6b08eb3b0e1f37">rccDisableSPI3</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga8757f8d1e1ff1447e08e5abea4615083.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>, lp)</td></tr>
<tr class="memdesc:ga1a59f96595d4444bec6b08eb3b0e1f37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the SPI3 peripheral clock.  <a href="group__STM32F37x__RCC_ga1a59f96595d4444bec6b08eb3b0e1f37.html#ga1a59f96595d4444bec6b08eb3b0e1f37">More...</a><br /></td></tr>
<tr class="separator:ga1a59f96595d4444bec6b08eb3b0e1f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f560f980b7c9ce4ff55398390eec449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga3f560f980b7c9ce4ff55398390eec449.html#ga3f560f980b7c9ce4ff55398390eec449">rccResetSPI3</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga261e0f1b39cd1cab41ec6bf40c21867b.html#ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</a>)</td></tr>
<tr class="memdesc:ga3f560f980b7c9ce4ff55398390eec449"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the SPI3 peripheral.  <a href="group__STM32F37x__RCC_ga3f560f980b7c9ce4ff55398390eec449.html#ga3f560f980b7c9ce4ff55398390eec449">More...</a><br /></td></tr>
<tr class="separator:ga3f560f980b7c9ce4ff55398390eec449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TIM peripherals specific RCC operations</div></td></tr>
<tr class="memitem:gaeacda594e089b1ad1d461bbe00bf3968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gaeacda594e089b1ad1d461bbe00bf3968.html#gaeacda594e089b1ad1d461bbe00bf3968">rccEnableTIM2</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gacd3966a4d6ae47f06b3c095eaf26a610.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>, lp)</td></tr>
<tr class="memdesc:gaeacda594e089b1ad1d461bbe00bf3968"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM2 peripheral clock.  <a href="group__STM32F37x__RCC_gaeacda594e089b1ad1d461bbe00bf3968.html#gaeacda594e089b1ad1d461bbe00bf3968">More...</a><br /></td></tr>
<tr class="separator:gaeacda594e089b1ad1d461bbe00bf3968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43833c00f6358305c5385cc48cf527c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga43833c00f6358305c5385cc48cf527c1.html#ga43833c00f6358305c5385cc48cf527c1">rccDisableTIM2</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gacd3966a4d6ae47f06b3c095eaf26a610.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>, lp)</td></tr>
<tr class="memdesc:ga43833c00f6358305c5385cc48cf527c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM2 peripheral clock.  <a href="group__STM32F37x__RCC_ga43833c00f6358305c5385cc48cf527c1.html#ga43833c00f6358305c5385cc48cf527c1">More...</a><br /></td></tr>
<tr class="separator:ga43833c00f6358305c5385cc48cf527c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0741eb64aa5db31164a6c2d1521bef9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga0741eb64aa5db31164a6c2d1521bef9e.html#ga0741eb64aa5db31164a6c2d1521bef9e">rccResetTIM2</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga51ca4659706d0e00333d4abff049dc0d.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>)</td></tr>
<tr class="memdesc:ga0741eb64aa5db31164a6c2d1521bef9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM2 peripheral.  <a href="group__STM32F37x__RCC_ga0741eb64aa5db31164a6c2d1521bef9e.html#ga0741eb64aa5db31164a6c2d1521bef9e">More...</a><br /></td></tr>
<tr class="separator:ga0741eb64aa5db31164a6c2d1521bef9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99793cd1a89368567e3be916eddf5f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga99793cd1a89368567e3be916eddf5f8b.html#ga99793cd1a89368567e3be916eddf5f8b">rccEnableTIM3</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga75bfa33eb00ee30c6e22f7ceea464ac7.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>, lp)</td></tr>
<tr class="memdesc:ga99793cd1a89368567e3be916eddf5f8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM3 peripheral clock.  <a href="group__STM32F37x__RCC_ga99793cd1a89368567e3be916eddf5f8b.html#ga99793cd1a89368567e3be916eddf5f8b">More...</a><br /></td></tr>
<tr class="separator:ga99793cd1a89368567e3be916eddf5f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc4adbceb39ec3fc2b9786c3f2e70a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gadfc4adbceb39ec3fc2b9786c3f2e70a3.html#gadfc4adbceb39ec3fc2b9786c3f2e70a3">rccDisableTIM3</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga75bfa33eb00ee30c6e22f7ceea464ac7.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>, lp)</td></tr>
<tr class="memdesc:gadfc4adbceb39ec3fc2b9786c3f2e70a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM3 peripheral clock.  <a href="group__STM32F37x__RCC_gadfc4adbceb39ec3fc2b9786c3f2e70a3.html#gadfc4adbceb39ec3fc2b9786c3f2e70a3">More...</a><br /></td></tr>
<tr class="separator:gadfc4adbceb39ec3fc2b9786c3f2e70a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba1ac6d6f2b45a2c19659a0fad9ccce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gacba1ac6d6f2b45a2c19659a0fad9ccce.html#gacba1ac6d6f2b45a2c19659a0fad9ccce">rccResetTIM3</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga8680c562fd372b494a160594525d7ce9.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>)</td></tr>
<tr class="memdesc:gacba1ac6d6f2b45a2c19659a0fad9ccce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM3 peripheral.  <a href="group__STM32F37x__RCC_gacba1ac6d6f2b45a2c19659a0fad9ccce.html#gacba1ac6d6f2b45a2c19659a0fad9ccce">More...</a><br /></td></tr>
<tr class="separator:gacba1ac6d6f2b45a2c19659a0fad9ccce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710945be38858fcc6cdcd37344adec56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga710945be38858fcc6cdcd37344adec56.html#ga710945be38858fcc6cdcd37344adec56">rccEnableTIM4</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gad4fbbf6b1beeec92c7d80e9e05bd1461.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>, lp)</td></tr>
<tr class="memdesc:ga710945be38858fcc6cdcd37344adec56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM4 peripheral clock.  <a href="group__STM32F37x__RCC_ga710945be38858fcc6cdcd37344adec56.html#ga710945be38858fcc6cdcd37344adec56">More...</a><br /></td></tr>
<tr class="separator:ga710945be38858fcc6cdcd37344adec56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4571ddc34860885242f3064abaa6fb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga4571ddc34860885242f3064abaa6fb64.html#ga4571ddc34860885242f3064abaa6fb64">rccDisableTIM4</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gad4fbbf6b1beeec92c7d80e9e05bd1461.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>, lp)</td></tr>
<tr class="memdesc:ga4571ddc34860885242f3064abaa6fb64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM4 peripheral clock.  <a href="group__STM32F37x__RCC_ga4571ddc34860885242f3064abaa6fb64.html#ga4571ddc34860885242f3064abaa6fb64">More...</a><br /></td></tr>
<tr class="separator:ga4571ddc34860885242f3064abaa6fb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf485cadb34263a4d8f608575b850fc78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gaf485cadb34263a4d8f608575b850fc78.html#gaf485cadb34263a4d8f608575b850fc78">rccResetTIM4</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga6a720364de988965b6d2f91ed6519570.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>)</td></tr>
<tr class="memdesc:gaf485cadb34263a4d8f608575b850fc78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM4 peripheral.  <a href="group__STM32F37x__RCC_gaf485cadb34263a4d8f608575b850fc78.html#gaf485cadb34263a4d8f608575b850fc78">More...</a><br /></td></tr>
<tr class="separator:gaf485cadb34263a4d8f608575b850fc78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe0624733a44e472d0eed40fbdf9f1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gafe0624733a44e472d0eed40fbdf9f1a4.html#gafe0624733a44e472d0eed40fbdf9f1a4">rccEnableTIM5</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga49abbbc8fd297c544df2d337b28f80e4.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>, lp)</td></tr>
<tr class="memdesc:gafe0624733a44e472d0eed40fbdf9f1a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM5 peripheral clock.  <a href="group__STM32F37x__RCC_gafe0624733a44e472d0eed40fbdf9f1a4.html#gafe0624733a44e472d0eed40fbdf9f1a4">More...</a><br /></td></tr>
<tr class="separator:gafe0624733a44e472d0eed40fbdf9f1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46e3715627981b5f7534505d26c33afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga46e3715627981b5f7534505d26c33afa.html#ga46e3715627981b5f7534505d26c33afa">rccDisableTIM5</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga49abbbc8fd297c544df2d337b28f80e4.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>, lp)</td></tr>
<tr class="memdesc:ga46e3715627981b5f7534505d26c33afa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM5 peripheral clock.  <a href="group__STM32F37x__RCC_ga46e3715627981b5f7534505d26c33afa.html#ga46e3715627981b5f7534505d26c33afa">More...</a><br /></td></tr>
<tr class="separator:ga46e3715627981b5f7534505d26c33afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab521bf98ffeed08422ea249ebc0a03cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gab521bf98ffeed08422ea249ebc0a03cd.html#gab521bf98ffeed08422ea249ebc0a03cd">rccResetTIM5</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga1d1233dd5266ba55d9951e3b1a334552.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>)</td></tr>
<tr class="memdesc:gab521bf98ffeed08422ea249ebc0a03cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM5 peripheral.  <a href="group__STM32F37x__RCC_gab521bf98ffeed08422ea249ebc0a03cd.html#gab521bf98ffeed08422ea249ebc0a03cd">More...</a><br /></td></tr>
<tr class="separator:gab521bf98ffeed08422ea249ebc0a03cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf70b91678b9750faad856b66ffa08dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gaf70b91678b9750faad856b66ffa08dbb.html#gaf70b91678b9750faad856b66ffa08dbb">rccEnableTIM6</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gafb0279b1f0ff35c2df728d9653cabc0c.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>, lp)</td></tr>
<tr class="memdesc:gaf70b91678b9750faad856b66ffa08dbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the TIM6 peripheral clock.  <a href="group__STM32F37x__RCC_gaf70b91678b9750faad856b66ffa08dbb.html#gaf70b91678b9750faad856b66ffa08dbb">More...</a><br /></td></tr>
<tr class="separator:gaf70b91678b9750faad856b66ffa08dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988cb35cb58365f6813149580bc6db56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_ga988cb35cb58365f6813149580bc6db56.html#ga988cb35cb58365f6813149580bc6db56">rccDisableTIM6</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gafb0279b1f0ff35c2df728d9653cabc0c.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>, lp)</td></tr>
<tr class="memdesc:ga988cb35cb58365f6813149580bc6db56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TIM6 peripheral clock.  <a href="group__STM32F37x__RCC_ga988cb35cb58365f6813149580bc6db56.html#ga988cb35cb58365f6813149580bc6db56">More...</a><br /></td></tr>
<tr class="separator:ga988cb35cb58365f6813149580bc6db56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf68bc608a4cf6bc6c3ec4d6543582241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F37x__RCC_gaf68bc608a4cf6bc6c3ec4d6543582241.html#gaf68bc608a4cf6bc6c3ec4d6543582241">rccResetTIM6</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga8d64bd82cf47a209afebc7d663e28383.html#ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</a>)</td></tr>
<tr class="memdesc:gaf68bc608a4cf6bc6c3ec4d6543582241"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the TIM6 peripheral.  <a href="group__STM32F37x__RCC_gaf68bc608a4cf6bc6c3ec4d6543582241.html#gaf68bc608a4cf6bc6c3ec4d6543582241">More...</a><br /></td></tr>
<tr class="separator:gaf68bc608a4cf6bc6c3ec4d6543582241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">USART/UART peripherals specific RCC operations</div></td></tr>
<tr class="memitem:af7f82c9293b5cd47a0da99889d9da1b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F37x_2stm32__rcc_8h_af7f82c9293b5cd47a0da99889d9da1b9.html#af7f82c9293b5cd47a0da99889d9da1b9">rccEnableUSART1</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaec39939b8fca24f2cb80110309bcde33.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga4666bb90842e8134b32e6a34a0f165f3.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>, lp)</td></tr>
<tr class="memdesc:af7f82c9293b5cd47a0da99889d9da1b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the USART1 peripheral clock.  <a href="STM32F37x_2stm32__rcc_8h_af7f82c9293b5cd47a0da99889d9da1b9.html#af7f82c9293b5cd47a0da99889d9da1b9">More...</a><br /></td></tr>
<tr class="separator:af7f82c9293b5cd47a0da99889d9da1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc28b625c0ddbe0a6869e7f35e7ef909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F37x_2stm32__rcc_8h_adc28b625c0ddbe0a6869e7f35e7ef909.html#adc28b625c0ddbe0a6869e7f35e7ef909">rccDisableUSART1</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga2ca0f1c34445b1eb1841fc4de2c3a5f8.html#ga2ca0f1c34445b1eb1841fc4de2c3a5f8">rccDisableAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga4666bb90842e8134b32e6a34a0f165f3.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>, lp)</td></tr>
<tr class="memdesc:adc28b625c0ddbe0a6869e7f35e7ef909"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the USART1 peripheral clock.  <a href="STM32F37x_2stm32__rcc_8h_adc28b625c0ddbe0a6869e7f35e7ef909.html#adc28b625c0ddbe0a6869e7f35e7ef909">More...</a><br /></td></tr>
<tr class="separator:adc28b625c0ddbe0a6869e7f35e7ef909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5422278c2febdbde3bd47f66b90ac6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F37x_2stm32__rcc_8h_aa5422278c2febdbde3bd47f66b90ac6e.html#aa5422278c2febdbde3bd47f66b90ac6e">rccResetUSART1</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7cd2fdf2327264051656ade6037427ed.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>)</td></tr>
<tr class="memdesc:aa5422278c2febdbde3bd47f66b90ac6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the USART1 peripheral.  <a href="STM32F37x_2stm32__rcc_8h_aa5422278c2febdbde3bd47f66b90ac6e.html#aa5422278c2febdbde3bd47f66b90ac6e">More...</a><br /></td></tr>
<tr class="separator:aa5422278c2febdbde3bd47f66b90ac6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219ed1246e851ae3bbc9899254cb5dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F37x_2stm32__rcc_8h_a219ed1246e851ae3bbc9899254cb5dd1.html#a219ed1246e851ae3bbc9899254cb5dd1">rccEnableUSART2</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gab840af4f735ec36419d61c7db3cfa00d.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>, lp)</td></tr>
<tr class="memdesc:a219ed1246e851ae3bbc9899254cb5dd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the USART2 peripheral clock.  <a href="STM32F37x_2stm32__rcc_8h_a219ed1246e851ae3bbc9899254cb5dd1.html#a219ed1246e851ae3bbc9899254cb5dd1">More...</a><br /></td></tr>
<tr class="separator:a219ed1246e851ae3bbc9899254cb5dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff087c30fa685d3b712987c9a0313f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F37x_2stm32__rcc_8h_a9ff087c30fa685d3b712987c9a0313f5.html#a9ff087c30fa685d3b712987c9a0313f5">rccDisableUSART2</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_gab840af4f735ec36419d61c7db3cfa00d.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>, lp)</td></tr>
<tr class="memdesc:a9ff087c30fa685d3b712987c9a0313f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the USART2 peripheral clock.  <a href="STM32F37x_2stm32__rcc_8h_a9ff087c30fa685d3b712987c9a0313f5.html#a9ff087c30fa685d3b712987c9a0313f5">More...</a><br /></td></tr>
<tr class="separator:a9ff087c30fa685d3b712987c9a0313f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e67542700f88b13ebf6471e90362ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F37x_2stm32__rcc_8h_a70e67542700f88b13ebf6471e90362ae.html#a70e67542700f88b13ebf6471e90362ae">rccResetUSART2</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga195c39f08384ca1fa13b53a31d65d0a5.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>)</td></tr>
<tr class="memdesc:a70e67542700f88b13ebf6471e90362ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the USART2 peripheral.  <a href="STM32F37x_2stm32__rcc_8h_a70e67542700f88b13ebf6471e90362ae.html#a70e67542700f88b13ebf6471e90362ae">More...</a><br /></td></tr>
<tr class="separator:a70e67542700f88b13ebf6471e90362ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d13d208e8c991890475d98c1d43984b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F37x_2stm32__rcc_8h_a9d13d208e8c991890475d98c1d43984b.html#a9d13d208e8c991890475d98c1d43984b">rccEnableUSART3</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga8033e0312aea02ae7eb2d57da13e8298.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>, lp)</td></tr>
<tr class="memdesc:a9d13d208e8c991890475d98c1d43984b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the USART3 peripheral clock.  <a href="STM32F37x_2stm32__rcc_8h_a9d13d208e8c991890475d98c1d43984b.html#a9d13d208e8c991890475d98c1d43984b">More...</a><br /></td></tr>
<tr class="separator:a9d13d208e8c991890475d98c1d43984b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0865b2507ae86f3fbd832a98f9aa9ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F37x_2stm32__rcc_8h_af0865b2507ae86f3fbd832a98f9aa9ca.html#af0865b2507ae86f3fbd832a98f9aa9ca">rccDisableUSART3</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga8033e0312aea02ae7eb2d57da13e8298.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>, lp)</td></tr>
<tr class="memdesc:af0865b2507ae86f3fbd832a98f9aa9ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the USART3 peripheral clock.  <a href="STM32F37x_2stm32__rcc_8h_af0865b2507ae86f3fbd832a98f9aa9ca.html#af0865b2507ae86f3fbd832a98f9aa9ca">More...</a><br /></td></tr>
<tr class="separator:af0865b2507ae86f3fbd832a98f9aa9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16116df24b3195fc7e5cef080381c251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F37x_2stm32__rcc_8h_a16116df24b3195fc7e5cef080381c251.html#a16116df24b3195fc7e5cef080381c251">rccResetUSART3</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga766478ebdcbb647eb3f32962543bd194.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>)</td></tr>
<tr class="memdesc:a16116df24b3195fc7e5cef080381c251"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the USART3 peripheral.  <a href="STM32F37x_2stm32__rcc_8h_a16116df24b3195fc7e5cef080381c251.html#a16116df24b3195fc7e5cef080381c251">More...</a><br /></td></tr>
<tr class="separator:a16116df24b3195fc7e5cef080381c251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">USB peripheral specific RCC operations</div></td></tr>
<tr class="memitem:a09878bafcd0998f5716bb90351a810b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F37x_2stm32__rcc_8h_a09878bafcd0998f5716bb90351a810b2.html#a09878bafcd0998f5716bb90351a810b2">rccEnableUSB</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga563ec3f13e60adc91bc8741c5cc8184f.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>, lp)</td></tr>
<tr class="memdesc:a09878bafcd0998f5716bb90351a810b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the USB peripheral clock.  <a href="STM32F37x_2stm32__rcc_8h_a09878bafcd0998f5716bb90351a810b2.html#a09878bafcd0998f5716bb90351a810b2">More...</a><br /></td></tr>
<tr class="separator:a09878bafcd0998f5716bb90351a810b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aeef0e100f36dd6e70d46d3fe5dae1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F37x_2stm32__rcc_8h_a9aeef0e100f36dd6e70d46d3fe5dae1d.html#a9aeef0e100f36dd6e70d46d3fe5dae1d">rccDisableUSB</a>(lp)&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga563ec3f13e60adc91bc8741c5cc8184f.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>, lp)</td></tr>
<tr class="memdesc:a9aeef0e100f36dd6e70d46d3fe5dae1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the USB peripheral clock.  <a href="STM32F37x_2stm32__rcc_8h_a9aeef0e100f36dd6e70d46d3fe5dae1d.html#a9aeef0e100f36dd6e70d46d3fe5dae1d">More...</a><br /></td></tr>
<tr class="separator:a9aeef0e100f36dd6e70d46d3fe5dae1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237bc7b25b51c258f68483c5b02418c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F37x_2stm32__rcc_8h_a237bc7b25b51c258f68483c5b02418c3.html#a237bc7b25b51c258f68483c5b02418c3">rccResetUSB</a>()&#160;&#160;&#160;<a class="el" href="group__STM32L1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a>(<a class="el" href="group__Peripheral__Registers__Bits__Definition_ga51baa4f973f66eb9781d690fa061f97f.html#ga51baa4f973f66eb9781d690fa061f97f">RCC_APB1RSTR_USBRST</a>)</td></tr>
<tr class="memdesc:a237bc7b25b51c258f68483c5b02418c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the USB peripheral.  <a href="STM32F37x_2stm32__rcc_8h_a237bc7b25b51c258f68483c5b02418c3.html#a237bc7b25b51c258f68483c5b02418c3">More...</a><br /></td></tr>
<tr class="separator:a237bc7b25b51c258f68483c5b02418c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>RCC helper driver header. </p>
<dl class="section note"><dt>Note</dt><dd>This file requires definitions from the ST header file <code><a class="el" href="stm32f30x_8h.html" title="CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...">stm32f30x.h</a></code>. </dd></dl>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
