// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DCEQueue_1(	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
  input         clock,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
  input         reset,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
  output        io_enq_ready,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input         io_enq_valid,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input  [31:0] io_enq_bits_bits,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input  [10:0] io_enq_bits_vconfig_vl,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input  [2:0]  io_enq_bits_vconfig_vtype_vsew,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input         io_enq_bits_vconfig_vtype_vlmul_sign,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input  [1:0]  io_enq_bits_vconfig_vtype_vlmul_mag,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input  [9:0]  io_enq_bits_vstart,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input  [2:0]  io_enq_bits_segstart,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input  [2:0]  io_enq_bits_segend,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input  [63:0] io_enq_bits_rs1_data,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input  [4:0]  io_enq_bits_vat,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input  [2:0]  io_enq_bits_rm,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input  [1:0]  io_enq_bits_emul,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input  [15:0] io_enq_bits_debug_id,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input  [1:0]  io_enq_bits_mop,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input         io_enq_bits_reduction,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input         io_enq_bits_scalar_to_vd0,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input         io_enq_bits_wide_vd,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input         io_enq_bits_wide_vs2,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input         io_enq_bits_writes_mask,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input         io_enq_bits_reads_vs1_mask,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input         io_enq_bits_reads_vs2_mask,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input  [1:0]  io_enq_bits_nf_log2,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input         io_enq_bits_renv1,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input         io_enq_bits_renv2,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input         io_enq_bits_renvd,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input         io_enq_bits_renvm,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input         io_enq_bits_wvd,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input         io_enq_bits_seq,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input         io_deq_ready,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_deq_valid,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [31:0] io_deq_bits_bits,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [10:0] io_deq_bits_vconfig_vl,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [2:0]  io_deq_bits_vconfig_vtype_vsew,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_deq_bits_vconfig_vtype_vlmul_sign,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [1:0]  io_deq_bits_vconfig_vtype_vlmul_mag,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [9:0]  io_deq_bits_vstart,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [2:0]  io_deq_bits_segstart,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [2:0]  io_deq_bits_segend,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [63:0] io_deq_bits_rs1_data,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [4:0]  io_deq_bits_vat,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [2:0]  io_deq_bits_rm,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [1:0]  io_deq_bits_emul,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [15:0] io_deq_bits_debug_id,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [1:0]  io_deq_bits_mop,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_deq_bits_reduction,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_deq_bits_scalar_to_vd0,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_deq_bits_wide_vd,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_deq_bits_wide_vs2,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_deq_bits_writes_mask,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_deq_bits_reads_vs1_mask,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_deq_bits_reads_vs2_mask,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_deq_bits_renv1,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_deq_bits_renv2,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_deq_bits_renvd,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_deq_bits_renvm,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_deq_bits_wvd,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_deq_bits_seq,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_0_valid,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [31:0] io_peek_0_bits_bits,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [4:0]  io_peek_0_bits_vat,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [1:0]  io_peek_0_bits_emul,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_0_bits_reduction,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_0_bits_scalar_to_vd0,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_0_bits_wide_vd,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_0_bits_wide_vs2,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_0_bits_reads_vs1_mask,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_0_bits_reads_vs2_mask,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [1:0]  io_peek_0_bits_nf_log2,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_0_bits_renv1,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_0_bits_renv2,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_0_bits_renvd,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_0_bits_renvm,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_0_bits_wvd,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_1_valid,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [31:0] io_peek_1_bits_bits,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [4:0]  io_peek_1_bits_vat,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [1:0]  io_peek_1_bits_emul,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_1_bits_reduction,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_1_bits_scalar_to_vd0,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_1_bits_wide_vd,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_1_bits_wide_vs2,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_1_bits_reads_vs1_mask,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_1_bits_reads_vs2_mask,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [1:0]  io_peek_1_bits_nf_log2,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_1_bits_renv1,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_1_bits_renv2,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_1_bits_renvd,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_1_bits_renvm,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_1_bits_wvd,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_2_valid,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [31:0] io_peek_2_bits_bits,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [4:0]  io_peek_2_bits_vat,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [1:0]  io_peek_2_bits_emul,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_2_bits_reduction,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_2_bits_scalar_to_vd0,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_2_bits_wide_vd,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_2_bits_wide_vs2,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_2_bits_reads_vs1_mask,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_2_bits_reads_vs2_mask,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output [1:0]  io_peek_2_bits_nf_log2,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_2_bits_renv1,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_2_bits_renv2,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_2_bits_renvd,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_2_bits_renvm,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output        io_peek_2_bits_wvd	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
);

  reg              valids_0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:23:23]
  reg              valids_1;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:23:23]
  reg              valids_2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:23:23]
  reg  [31:0]      ram_0_bits;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [10:0]      ram_0_vconfig_vl;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [2:0]       ram_0_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_0_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [1:0]       ram_0_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [9:0]       ram_0_vstart;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [2:0]       ram_0_segstart;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [2:0]       ram_0_segend;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [63:0]      ram_0_rs1_data;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [4:0]       ram_0_vat;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [2:0]       ram_0_rm;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [1:0]       ram_0_emul;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [15:0]      ram_0_debug_id;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [1:0]       ram_0_mop;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_0_reduction;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_0_scalar_to_vd0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_0_wide_vd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_0_wide_vs2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_0_writes_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_0_reads_vs1_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_0_reads_vs2_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [1:0]       ram_0_nf_log2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_0_renv1;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_0_renv2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_0_renvd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_0_renvm;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_0_wvd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_0_seq;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [31:0]      ram_1_bits;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [10:0]      ram_1_vconfig_vl;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [2:0]       ram_1_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_1_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [1:0]       ram_1_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [9:0]       ram_1_vstart;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [2:0]       ram_1_segstart;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [2:0]       ram_1_segend;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [63:0]      ram_1_rs1_data;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [4:0]       ram_1_vat;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [2:0]       ram_1_rm;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [1:0]       ram_1_emul;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [15:0]      ram_1_debug_id;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [1:0]       ram_1_mop;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_1_reduction;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_1_scalar_to_vd0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_1_wide_vd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_1_wide_vs2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_1_writes_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_1_reads_vs1_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_1_reads_vs2_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [1:0]       ram_1_nf_log2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_1_renv1;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_1_renv2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_1_renvd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_1_renvm;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_1_wvd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_1_seq;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [31:0]      ram_2_bits;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [10:0]      ram_2_vconfig_vl;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [2:0]       ram_2_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_2_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [1:0]       ram_2_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [9:0]       ram_2_vstart;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [2:0]       ram_2_segstart;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [2:0]       ram_2_segend;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [63:0]      ram_2_rs1_data;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [4:0]       ram_2_vat;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [2:0]       ram_2_rm;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [1:0]       ram_2_emul;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [15:0]      ram_2_debug_id;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [1:0]       ram_2_mop;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_2_reduction;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_2_scalar_to_vd0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_2_wide_vd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_2_wide_vs2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_2_writes_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_2_reads_vs1_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_2_reads_vs2_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [1:0]       ram_2_nf_log2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_2_renv1;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_2_renv2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_2_renvd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_2_renvm;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_2_wvd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg              ram_2_seq;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [1:0]       enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [1:0]       deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg              maybe_full;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:27:27]
  wire             ptr_match = enq_ptr_value == deq_ptr_value;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:28:33, src/main/scala/chisel3/util/Counter.scala:61:40]
  wire             empty = ptr_match & ~maybe_full;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:27:27, :28:33, :29:{25,28}]
  wire [3:0][31:0] _GEN = {{ram_0_bits}, {ram_2_bits}, {ram_1_bits}, {ram_0_bits}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0][10:0] _GEN_0 = {{ram_0_vconfig_vl}, {ram_2_vconfig_vl}, {ram_1_vconfig_vl}, {ram_0_vconfig_vl}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0][2:0]  _GEN_1 = {{ram_0_vconfig_vtype_vsew}, {ram_2_vconfig_vtype_vsew}, {ram_1_vconfig_vtype_vsew}, {ram_0_vconfig_vtype_vsew}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0]       _GEN_2 = {{ram_0_vconfig_vtype_vlmul_sign}, {ram_2_vconfig_vtype_vlmul_sign}, {ram_1_vconfig_vtype_vlmul_sign}, {ram_0_vconfig_vtype_vlmul_sign}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0][1:0]  _GEN_3 = {{ram_0_vconfig_vtype_vlmul_mag}, {ram_2_vconfig_vtype_vlmul_mag}, {ram_1_vconfig_vtype_vlmul_mag}, {ram_0_vconfig_vtype_vlmul_mag}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0][9:0]  _GEN_4 = {{ram_0_vstart}, {ram_2_vstart}, {ram_1_vstart}, {ram_0_vstart}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0][2:0]  _GEN_5 = {{ram_0_segstart}, {ram_2_segstart}, {ram_1_segstart}, {ram_0_segstart}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0][2:0]  _GEN_6 = {{ram_0_segend}, {ram_2_segend}, {ram_1_segend}, {ram_0_segend}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0][63:0] _GEN_7 = {{ram_0_rs1_data}, {ram_2_rs1_data}, {ram_1_rs1_data}, {ram_0_rs1_data}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0][4:0]  _GEN_8 = {{ram_0_vat}, {ram_2_vat}, {ram_1_vat}, {ram_0_vat}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0][2:0]  _GEN_9 = {{ram_0_rm}, {ram_2_rm}, {ram_1_rm}, {ram_0_rm}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0][1:0]  _GEN_10 = {{ram_0_emul}, {ram_2_emul}, {ram_1_emul}, {ram_0_emul}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0][15:0] _GEN_11 = {{ram_0_debug_id}, {ram_2_debug_id}, {ram_1_debug_id}, {ram_0_debug_id}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0][1:0]  _GEN_12 = {{ram_0_mop}, {ram_2_mop}, {ram_1_mop}, {ram_0_mop}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0]       _GEN_13 = {{ram_0_reduction}, {ram_2_reduction}, {ram_1_reduction}, {ram_0_reduction}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0]       _GEN_14 = {{ram_0_scalar_to_vd0}, {ram_2_scalar_to_vd0}, {ram_1_scalar_to_vd0}, {ram_0_scalar_to_vd0}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0]       _GEN_15 = {{ram_0_wide_vd}, {ram_2_wide_vd}, {ram_1_wide_vd}, {ram_0_wide_vd}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0]       _GEN_16 = {{ram_0_wide_vs2}, {ram_2_wide_vs2}, {ram_1_wide_vs2}, {ram_0_wide_vs2}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0]       _GEN_17 = {{ram_0_writes_mask}, {ram_2_writes_mask}, {ram_1_writes_mask}, {ram_0_writes_mask}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0]       _GEN_18 = {{ram_0_reads_vs1_mask}, {ram_2_reads_vs1_mask}, {ram_1_reads_vs1_mask}, {ram_0_reads_vs1_mask}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0]       _GEN_19 = {{ram_0_reads_vs2_mask}, {ram_2_reads_vs2_mask}, {ram_1_reads_vs2_mask}, {ram_0_reads_vs2_mask}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0]       _GEN_20 = {{ram_0_renv1}, {ram_2_renv1}, {ram_1_renv1}, {ram_0_renv1}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0]       _GEN_21 = {{ram_0_renv2}, {ram_2_renv2}, {ram_1_renv2}, {ram_0_renv2}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0]       _GEN_22 = {{ram_0_renvd}, {ram_2_renvd}, {ram_1_renvd}, {ram_0_renvd}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0]       _GEN_23 = {{ram_0_renvm}, {ram_2_renvm}, {ram_1_renvm}, {ram_0_renvm}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0]       _GEN_24 = {{ram_0_wvd}, {ram_2_wvd}, {ram_1_wvd}, {ram_0_wvd}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [3:0]       _GEN_25 = {{ram_0_seq}, {ram_2_seq}, {ram_1_seq}, {ram_0_seq}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire             _io_enq_ready_output = io_deq_ready | ~(ptr_match & maybe_full);	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:27:27, :28:33, :30:24, :55:{16,19}, :69:{24,39}]
  wire             do_deq = io_deq_ready & ~empty;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:29:25, :54:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             do_enq = _io_enq_ready_output & io_enq_valid;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:55:16, :69:{24,39}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_26 = do_enq & enq_ptr_value == 2'h0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_27 = do_enq & enq_ptr_value == 2'h1;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :41:27, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_28 = do_enq & enq_ptr_value == 2'h2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
    if (reset) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
      valids_0 <= 1'h0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14, :23:23]
      valids_1 <= 1'h0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14, :23:23]
      valids_2 <= 1'h0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14, :23:23]
      enq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14, :27:27]
    end
    else begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
      valids_0 <= _GEN_26 | ~(do_deq & deq_ptr_value == 2'h0) & valids_0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:23:23, :24:16, :39:16, :41:27, :44:16, :45:24, :46:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      valids_1 <= _GEN_27 | ~(do_deq & deq_ptr_value == 2'h1) & valids_1;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:23:23, :24:16, :39:16, :41:27, :44:16, :45:24, :46:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      valids_2 <= _GEN_28 | ~(do_deq & deq_ptr_value == 2'h2) & valids_2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:23:23, :24:16, :39:16, :41:27, :44:16, :45:24, :46:27, src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (do_enq) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        if (enq_ptr_value == 2'h2)	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :73:24]
          enq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
        else	// @[src/main/scala/chisel3/util/Counter.scala:73:24]
          enq_ptr_value <= enq_ptr_value + 2'h1;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:41:27, src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      end
      if (do_deq) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        if (deq_ptr_value == 2'h2)	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :73:24]
          deq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
        else	// @[src/main/scala/chisel3/util/Counter.scala:73:24]
          deq_ptr_value <= deq_ptr_value + 2'h1;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:41:27, src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      end
      if (do_enq != do_deq)	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:27:27, :50:{15,27}, :51:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        maybe_full <= do_enq;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:27:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    end
    if (_GEN_26) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :44:16, :45:24]
      ram_0_bits <= io_enq_bits_bits;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_vconfig_vl <= io_enq_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_vconfig_vtype_vsew <= io_enq_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_vconfig_vtype_vlmul_sign <= io_enq_bits_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_vconfig_vtype_vlmul_mag <= io_enq_bits_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_vstart <= io_enq_bits_vstart;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_segstart <= io_enq_bits_segstart;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_segend <= io_enq_bits_segend;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_rs1_data <= io_enq_bits_rs1_data;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_vat <= io_enq_bits_vat;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_rm <= io_enq_bits_rm;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_emul <= io_enq_bits_emul;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_debug_id <= io_enq_bits_debug_id;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_mop <= io_enq_bits_mop;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_reduction <= io_enq_bits_reduction;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_scalar_to_vd0 <= io_enq_bits_scalar_to_vd0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_wide_vd <= io_enq_bits_wide_vd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_wide_vs2 <= io_enq_bits_wide_vs2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_writes_mask <= io_enq_bits_writes_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_reads_vs1_mask <= io_enq_bits_reads_vs1_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_reads_vs2_mask <= io_enq_bits_reads_vs2_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_nf_log2 <= io_enq_bits_nf_log2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_renv1 <= io_enq_bits_renv1;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_renv2 <= io_enq_bits_renv2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_renvd <= io_enq_bits_renvd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_renvm <= io_enq_bits_renvm;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_wvd <= io_enq_bits_wvd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_seq <= io_enq_bits_seq;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
    if (_GEN_27) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :44:16, :45:24]
      ram_1_bits <= io_enq_bits_bits;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_vconfig_vl <= io_enq_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_vconfig_vtype_vsew <= io_enq_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_vconfig_vtype_vlmul_sign <= io_enq_bits_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_vconfig_vtype_vlmul_mag <= io_enq_bits_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_vstart <= io_enq_bits_vstart;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_segstart <= io_enq_bits_segstart;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_segend <= io_enq_bits_segend;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_rs1_data <= io_enq_bits_rs1_data;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_vat <= io_enq_bits_vat;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_rm <= io_enq_bits_rm;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_emul <= io_enq_bits_emul;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_debug_id <= io_enq_bits_debug_id;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_mop <= io_enq_bits_mop;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_reduction <= io_enq_bits_reduction;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_scalar_to_vd0 <= io_enq_bits_scalar_to_vd0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_wide_vd <= io_enq_bits_wide_vd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_wide_vs2 <= io_enq_bits_wide_vs2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_writes_mask <= io_enq_bits_writes_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_reads_vs1_mask <= io_enq_bits_reads_vs1_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_reads_vs2_mask <= io_enq_bits_reads_vs2_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_nf_log2 <= io_enq_bits_nf_log2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_renv1 <= io_enq_bits_renv1;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_renv2 <= io_enq_bits_renv2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_renvd <= io_enq_bits_renvd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_renvm <= io_enq_bits_renvm;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_wvd <= io_enq_bits_wvd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_seq <= io_enq_bits_seq;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
    if (_GEN_28) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :44:16, :45:24]
      ram_2_bits <= io_enq_bits_bits;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_vconfig_vl <= io_enq_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_vconfig_vtype_vsew <= io_enq_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_vconfig_vtype_vlmul_sign <= io_enq_bits_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_vconfig_vtype_vlmul_mag <= io_enq_bits_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_vstart <= io_enq_bits_vstart;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_segstart <= io_enq_bits_segstart;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_segend <= io_enq_bits_segend;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_rs1_data <= io_enq_bits_rs1_data;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_vat <= io_enq_bits_vat;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_rm <= io_enq_bits_rm;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_emul <= io_enq_bits_emul;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_debug_id <= io_enq_bits_debug_id;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_mop <= io_enq_bits_mop;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_reduction <= io_enq_bits_reduction;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_scalar_to_vd0 <= io_enq_bits_scalar_to_vd0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_wide_vd <= io_enq_bits_wide_vd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_wide_vs2 <= io_enq_bits_wide_vs2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_writes_mask <= io_enq_bits_writes_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_reads_vs1_mask <= io_enq_bits_reads_vs1_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_reads_vs2_mask <= io_enq_bits_reads_vs2_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_nf_log2 <= io_enq_bits_nf_log2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_renv1 <= io_enq_bits_renv1;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_renv2 <= io_enq_bits_renv2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_renvd <= io_enq_bits_renvd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_renvm <= io_enq_bits_renvm;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_wvd <= io_enq_bits_wvd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_seq <= io_enq_bits_seq;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:33];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
    initial begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
        `INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
        for (logic [5:0] i = 6'h0; i < 6'h22; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
        end	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
        valids_0 = _RANDOM[6'h0][0];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :23:23]
        valids_1 = _RANDOM[6'h0][1];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :23:23]
        valids_2 = _RANDOM[6'h0][2];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :23:23]
        ram_0_bits = {_RANDOM[6'h1][31:11], _RANDOM[6'h2][10:0]};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_vconfig_vl = _RANDOM[6'h2][21:11];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_vconfig_vtype_vsew = _RANDOM[6'h4][18:16];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_vconfig_vtype_vlmul_sign = _RANDOM[6'h4][19];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_vconfig_vtype_vlmul_mag = _RANDOM[6'h4][21:20];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_vstart = _RANDOM[6'h4][31:22];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_segstart = _RANDOM[6'h5][2:0];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_segend = _RANDOM[6'h5][5:3];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_rs1_data = {_RANDOM[6'h5][31:6], _RANDOM[6'h6], _RANDOM[6'h7][5:0]};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_vat = _RANDOM[6'h9][30:26];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_rm = {_RANDOM[6'h9][31], _RANDOM[6'hA][1:0]};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_emul = _RANDOM[6'hA][3:2];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_debug_id = _RANDOM[6'hA][20:5];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_mop = _RANDOM[6'hA][22:21];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_reduction = _RANDOM[6'hA][23];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_scalar_to_vd0 = _RANDOM[6'hA][24];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_wide_vd = _RANDOM[6'hA][25];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_wide_vs2 = _RANDOM[6'hA][26];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_writes_mask = _RANDOM[6'hA][27];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_reads_vs1_mask = _RANDOM[6'hA][28];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_reads_vs2_mask = _RANDOM[6'hA][29];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_nf_log2 = {_RANDOM[6'hA][31], _RANDOM[6'hB][0]};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_renv1 = _RANDOM[6'hB][1];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_renv2 = _RANDOM[6'hB][2];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_renvd = _RANDOM[6'hB][3];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_renvm = _RANDOM[6'hB][4];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_wvd = _RANDOM[6'hB][5];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_seq = _RANDOM[6'hB][6];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_bits = {_RANDOM[6'hC][31:15], _RANDOM[6'hD][14:0]};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_vconfig_vl = _RANDOM[6'hD][25:15];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_vconfig_vtype_vsew = _RANDOM[6'hF][22:20];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_vconfig_vtype_vlmul_sign = _RANDOM[6'hF][23];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_vconfig_vtype_vlmul_mag = _RANDOM[6'hF][25:24];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_vstart = {_RANDOM[6'hF][31:26], _RANDOM[6'h10][3:0]};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_segstart = _RANDOM[6'h10][6:4];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_segend = _RANDOM[6'h10][9:7];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_rs1_data = {_RANDOM[6'h10][31:10], _RANDOM[6'h11], _RANDOM[6'h12][9:0]};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_vat = {_RANDOM[6'h14][31:30], _RANDOM[6'h15][2:0]};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_rm = _RANDOM[6'h15][5:3];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_emul = _RANDOM[6'h15][7:6];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_debug_id = _RANDOM[6'h15][24:9];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_mop = _RANDOM[6'h15][26:25];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_reduction = _RANDOM[6'h15][27];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_scalar_to_vd0 = _RANDOM[6'h15][28];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_wide_vd = _RANDOM[6'h15][29];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_wide_vs2 = _RANDOM[6'h15][30];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_writes_mask = _RANDOM[6'h15][31];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_reads_vs1_mask = _RANDOM[6'h16][0];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_reads_vs2_mask = _RANDOM[6'h16][1];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_nf_log2 = _RANDOM[6'h16][4:3];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_renv1 = _RANDOM[6'h16][5];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_renv2 = _RANDOM[6'h16][6];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_renvd = _RANDOM[6'h16][7];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_renvm = _RANDOM[6'h16][8];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_wvd = _RANDOM[6'h16][9];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_seq = _RANDOM[6'h16][10];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_bits = {_RANDOM[6'h17][31:19], _RANDOM[6'h18][18:0]};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_vconfig_vl = _RANDOM[6'h18][29:19];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_vconfig_vtype_vsew = _RANDOM[6'h1A][26:24];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_vconfig_vtype_vlmul_sign = _RANDOM[6'h1A][27];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_vconfig_vtype_vlmul_mag = _RANDOM[6'h1A][29:28];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_vstart = {_RANDOM[6'h1A][31:30], _RANDOM[6'h1B][7:0]};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_segstart = _RANDOM[6'h1B][10:8];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_segend = _RANDOM[6'h1B][13:11];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_rs1_data = {_RANDOM[6'h1B][31:14], _RANDOM[6'h1C], _RANDOM[6'h1D][13:0]};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_vat = _RANDOM[6'h20][6:2];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_rm = _RANDOM[6'h20][9:7];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_emul = _RANDOM[6'h20][11:10];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_debug_id = _RANDOM[6'h20][28:13];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_mop = _RANDOM[6'h20][30:29];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_reduction = _RANDOM[6'h20][31];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_scalar_to_vd0 = _RANDOM[6'h21][0];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_wide_vd = _RANDOM[6'h21][1];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_wide_vs2 = _RANDOM[6'h21][2];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_writes_mask = _RANDOM[6'h21][3];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_reads_vs1_mask = _RANDOM[6'h21][4];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_reads_vs2_mask = _RANDOM[6'h21][5];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_nf_log2 = _RANDOM[6'h21][8:7];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_renv1 = _RANDOM[6'h21][9];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_renv2 = _RANDOM[6'h21][10];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_renvd = _RANDOM[6'h21][11];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_renvm = _RANDOM[6'h21][12];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_wvd = _RANDOM[6'h21][13];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_seq = _RANDOM[6'h21][14];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        enq_ptr_value = _RANDOM[6'h21][16:15];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, src/main/scala/chisel3/util/Counter.scala:61:40]
        deq_ptr_value = _RANDOM[6'h21][18:17];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, src/main/scala/chisel3/util/Counter.scala:61:40]
        maybe_full = _RANDOM[6'h21][19];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, :27:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = _io_enq_ready_output;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :55:16, :69:{24,39}]
  assign io_deq_valid = ~empty;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :29:25, :54:19]
  assign io_deq_bits_bits = _GEN[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_vconfig_vl = _GEN_0[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_vconfig_vtype_vsew = _GEN_1[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_vconfig_vtype_vlmul_sign = _GEN_2[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_vconfig_vtype_vlmul_mag = _GEN_3[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_vstart = _GEN_4[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_segstart = _GEN_5[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_segend = _GEN_6[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_rs1_data = _GEN_7[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_vat = _GEN_8[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_rm = _GEN_9[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_emul = _GEN_10[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_debug_id = _GEN_11[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_mop = _GEN_12[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_reduction = _GEN_13[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_scalar_to_vd0 = _GEN_14[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_wide_vd = _GEN_15[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_wide_vs2 = _GEN_16[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_writes_mask = _GEN_17[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_reads_vs1_mask = _GEN_18[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_reads_vs2_mask = _GEN_19[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_renv1 = _GEN_20[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_renv2 = _GEN_21[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_renvd = _GEN_22[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_renvm = _GEN_23[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_wvd = _GEN_24[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_seq = _GEN_25[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_peek_0_valid = valids_0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :23:23]
  assign io_peek_0_bits_bits = ram_0_bits;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_0_bits_vat = ram_0_vat;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_0_bits_emul = ram_0_emul;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_0_bits_reduction = ram_0_reduction;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_0_bits_scalar_to_vd0 = ram_0_scalar_to_vd0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_0_bits_wide_vd = ram_0_wide_vd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_0_bits_wide_vs2 = ram_0_wide_vs2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_0_bits_reads_vs1_mask = ram_0_reads_vs1_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_0_bits_reads_vs2_mask = ram_0_reads_vs2_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_0_bits_nf_log2 = ram_0_nf_log2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_0_bits_renv1 = ram_0_renv1;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_0_bits_renv2 = ram_0_renv2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_0_bits_renvd = ram_0_renvd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_0_bits_renvm = ram_0_renvm;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_0_bits_wvd = ram_0_wvd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_1_valid = valids_1;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :23:23]
  assign io_peek_1_bits_bits = ram_1_bits;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_1_bits_vat = ram_1_vat;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_1_bits_emul = ram_1_emul;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_1_bits_reduction = ram_1_reduction;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_1_bits_scalar_to_vd0 = ram_1_scalar_to_vd0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_1_bits_wide_vd = ram_1_wide_vd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_1_bits_wide_vs2 = ram_1_wide_vs2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_1_bits_reads_vs1_mask = ram_1_reads_vs1_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_1_bits_reads_vs2_mask = ram_1_reads_vs2_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_1_bits_nf_log2 = ram_1_nf_log2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_1_bits_renv1 = ram_1_renv1;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_1_bits_renv2 = ram_1_renv2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_1_bits_renvd = ram_1_renvd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_1_bits_renvm = ram_1_renvm;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_1_bits_wvd = ram_1_wvd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_2_valid = valids_2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :23:23]
  assign io_peek_2_bits_bits = ram_2_bits;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_2_bits_vat = ram_2_vat;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_2_bits_emul = ram_2_emul;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_2_bits_reduction = ram_2_reduction;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_2_bits_scalar_to_vd0 = ram_2_scalar_to_vd0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_2_bits_wide_vd = ram_2_wide_vd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_2_bits_wide_vs2 = ram_2_wide_vs2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_2_bits_reads_vs1_mask = ram_2_reads_vs1_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_2_bits_reads_vs2_mask = ram_2_reads_vs2_mask;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_2_bits_nf_log2 = ram_2_nf_log2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_2_bits_renv1 = ram_2_renv1;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_2_bits_renv2 = ram_2_renv2;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_2_bits_renvd = ram_2_renvd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_2_bits_renvm = ram_2_renvm;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
  assign io_peek_2_bits_wvd = ram_2_wvd;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
endmodule

