module tb;
  reg [3:0] d;
  wire [1:0] y;

  priority_encoder4to2 DUT (.d(d), .y(y));

  initial begin
    $monitor("%t =0t: d = %b , y = %b", $time, d, y);

    d = 4'b0000; #2; 
    d = 4'b0001; #2; 
    d = 4'b0010; #2; 
    d = 4'b0100; #2; 
    d = 4'b1000; #2; 
    d = 4'b0011; #2; 
    d = 4'b0111; #2; 
    d = 4'b1111; #2; 
    #4 $finish;
  end
endmodule
