INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:23:55 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 buffer23/dataReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.565ns period=5.130ns})
  Destination:            buffer4/dataReg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.565ns period=5.130ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.130ns  (clk rise@5.130ns - clk rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.015ns (20.829%)  route 3.858ns (79.172%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.613 - 5.130 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1264, unset)         0.508     0.508    buffer23/clk
    SLICE_X2Y108         FDRE                                         r  buffer23/dataReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer23/dataReg_reg[6]/Q
                         net (fo=3, routed)           0.569     1.331    buffer24/fifo/minusOp_carry_i_10_0[6]
    SLICE_X5Y104         LUT5 (Prop_lut5_I2_O)        0.043     1.374 r  buffer24/fifo/minusOp_carry_i_80/O
                         net (fo=2, routed)           0.340     1.714    cmpi1/buffer24_outs[6]
    SLICE_X5Y104         LUT6 (Prop_lut6_I0_O)        0.043     1.757 r  cmpi1/minusOp_carry_i_60/O
                         net (fo=1, routed)           0.179     1.935    cmpi1/minusOp_carry_i_60_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     2.119 r  cmpi1/minusOp_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000     2.119    cmpi1/minusOp_carry_i_39_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.168 r  cmpi1/minusOp_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.168    cmpi1/minusOp_carry_i_18_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.217 r  cmpi1/minusOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.217    cmpi1/minusOp_carry_i_9_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.266 f  cmpi1/minusOp_carry_i_6/CO[3]
                         net (fo=39, routed)          0.464     2.731    buffer14/control/result[0]
    SLICE_X8Y108         LUT4 (Prop_lut4_I0_O)        0.043     2.774 r  buffer14/control/minusOp_carry_i_8/O
                         net (fo=9, routed)           0.305     3.078    control_merge2/tehb/control/dataReg_reg[0]_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I4_O)        0.043     3.121 r  control_merge2/tehb/control/i___7_i_4/O
                         net (fo=26, routed)          0.301     3.422    fork11/control/generateBlocks[0].regblock/i__i_18
    SLICE_X8Y109         LUT3 (Prop_lut3_I1_O)        0.043     3.465 f  fork11/control/generateBlocks[0].regblock/transmitValue_i_4__2/O
                         net (fo=4, routed)           0.176     3.641    buffer10/fifo/buffer19_outs_valid
    SLICE_X8Y110         LUT6 (Prop_lut6_I2_O)        0.043     3.684 f  buffer10/fifo/i__i_18/O
                         net (fo=1, routed)           0.248     3.932    buffer10/fifo/i__i_18_n_0
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.043     3.975 r  buffer10/fifo/i__i_7/O
                         net (fo=2, routed)           0.268     4.243    buffer10/fifo/i__i_7_n_0
    SLICE_X8Y112         LUT5 (Prop_lut5_I3_O)        0.043     4.286 r  buffer10/fifo/i__i_2/O
                         net (fo=2, routed)           0.418     4.703    buffer8/control/dataReg_reg[0]
    SLICE_X10Y112        LUT6 (Prop_lut6_I2_O)        0.043     4.746 f  buffer8/control/join_inputs//i_/O
                         net (fo=2, routed)           0.226     4.972    buffer8/control/buffer5_outs_ready
    SLICE_X10Y112        LUT6 (Prop_lut6_I2_O)        0.043     5.015 r  buffer8/control/dataReg[31]_i_1__5/O
                         net (fo=32, routed)          0.366     5.381    buffer4/E[0]
    SLICE_X10Y109        FDRE                                         r  buffer4/dataReg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.130     5.130 r  
                                                      0.000     5.130 r  clk (IN)
                         net (fo=1264, unset)         0.483     5.613    buffer4/clk
    SLICE_X10Y109        FDRE                                         r  buffer4/dataReg_reg[29]/C
                         clock pessimism              0.000     5.613    
                         clock uncertainty           -0.035     5.577    
    SLICE_X10Y109        FDRE (Setup_fdre_C_CE)      -0.169     5.408    buffer4/dataReg_reg[29]
  -------------------------------------------------------------------
                         required time                          5.408    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  0.027    




