# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 12
attribute \dynports 1
attribute \src "dut.sv:4.1-72.10"
module \asym_ram_sdp_read_wider
  parameter \WIDTHA 4
  parameter \SIZEA 1024
  parameter \ADDRWIDTHA 10
  parameter \WIDTHB 16
  parameter \SIZEB 256
  parameter \ADDRWIDTHB 8
  parameter \maxSIZE 1024
  parameter \maxWIDTH 16
  parameter \minWIDTH 4
  parameter \RATIO 4
  parameter \log2RATIO 64'0000000000000000000000000000000000000000000000000000000000000010
  wire width 10 $memwr$\RAM$addr
  wire width 10 $memwr$\RAM$addr$1
  wire width 4 $memwr$\RAM$data
  wire width 4 $memwr$\RAM$data$2
  wire $memwr$\RAM$en
  wire $memwr$\RAM$en$3
  attribute \src "dut.sv:4.62-4.67"
  wire width 10 input 6 \addrA
  attribute \src "dut.sv:4.69-4.74"
  wire width 8 input 7 \addrB
  attribute \src "dut.sv:4.33-4.37"
  wire input 1 \clkA
  attribute \src "dut.sv:4.39-4.43"
  wire input 2 \clkB
  attribute \src "dut.sv:4.76-4.79"
  wire width 4 input 8 \diA
  attribute \src "dut.sv:4.81-4.84"
  wire width 16 output 9 \doB
  attribute \src "dut.sv:4.45-4.49"
  wire input 3 \enaA
  attribute \src "dut.sv:4.56-4.60"
  wire input 5 \enaB
  wire width 4 \memrd_RAM_DATA_11
  wire width 4 \memrd_RAM_DATA_5
  wire width 4 \memrd_RAM_DATA_7
  wire width 4 \memrd_RAM_DATA_9
  attribute \reg 1
  attribute \src "dut.sv:50.19-50.24"
  wire width 16 \readB
  attribute \src "dut.sv:4.51-4.54"
  wire input 4 \weA
  attribute \src "dut.sv:49.21-49.24"
  memory width 4 size 1024 \RAM
  cell $memrd \memrd_RAM_10
    parameter \ABITS 10
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\RAM"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR { \addrB 2'11 }
    connect \CLK 1'x
    connect \DATA \memrd_RAM_DATA_11
    connect \EN 1'1
  end
  cell $memrd \memrd_RAM_4
    parameter \ABITS 10
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\RAM"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR { \addrB 2'00 }
    connect \CLK 1'x
    connect \DATA \memrd_RAM_DATA_5
    connect \EN 1'1
  end
  cell $memrd \memrd_RAM_6
    parameter \ABITS 10
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\RAM"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR { \addrB 2'01 }
    connect \CLK 1'x
    connect \DATA \memrd_RAM_DATA_7
    connect \EN 1'1
  end
  cell $memrd \memrd_RAM_8
    parameter \ABITS 10
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\RAM"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR { \addrB 2'10 }
    connect \CLK 1'x
    connect \DATA \memrd_RAM_DATA_9
    connect \EN 1'1
  end
  attribute \always_ff 1
  attribute \src "dut.sv:52.2-58.5"
  process $proc$dut.sv:52$1
    assign $memwr$\RAM$en 1'0
    assign $memwr$\RAM$en$3 1'0
    attribute \src "dut.sv:54.3-57.6"
    switch \enaA
      attribute \src "dut.sv:54.3-57.6"
      case 1'1
        attribute \src "dut.sv:55.4-56.23"
        switch \weA
          attribute \src "dut.sv:55.4-56.23"
          case 1'1
            assign $memwr$\RAM$addr$1 \addrA
            assign $memwr$\RAM$data$2 \diA
            assign $memwr$\RAM$en$3 1'1
          attribute \src "dut.sv:55.4-56.23"
          case 
        end
      attribute \src "dut.sv:54.3-57.6"
      case 
    end
    sync posedge \clkA
      memwr \RAM $memwr$\RAM$addr$1 $memwr$\RAM$data$2 { $memwr$\RAM$en$3 $memwr$\RAM$en$3 $memwr$\RAM$en$3 $memwr$\RAM$en$3 } 0'x
  end
  attribute \always_ff 1
  attribute \src "dut.sv:60.2-70.5"
  process $proc$dut.sv:60$1
    sync posedge \clkB
      update \readB [3:0] \memrd_RAM_DATA_5
      update \readB [7:4] \memrd_RAM_DATA_7
      update \readB [11:8] \memrd_RAM_DATA_9
      update \readB [15:12] \memrd_RAM_DATA_11
  end
  connect \doB \readB
end
