"http://ieeexplore.ieee.org/search/searchresult.jsp?bulkSetSize=2000&queryText%3DComputer-Aided+Design+.LB.ICCAD.RB.%2C+2001+IEEE%2FACM+International+Conference",2015/06/23 15:02:59
"Document Title",Authors,"Author Affiliations","Publication Title",Date Added To Xplore,"Year","Volume","Issue","Start Page","End Page","Abstract","ISSN","ISBN","EISBN","DOI",PDF Link,"Author Keywords","IEEE Terms","INSPEC Controlled Terms","INSPEC Non-Controlled Terms","MeSH Terms",Article Citation Count,Patent Citation Count,"Reference Count","Copyright Year","Online Date",Issue Date,"Meeting Date","Publisher",Document Identifier
"IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers [Front Cover and Table of Contents]","","","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","i","","Presents the table of contents/splash page of the proceedings record.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968589","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968589","","","binary decision diagrams;circuit CAD;circuit optimisation;field programmable gate arrays;high level synthesis;integrated circuit design;integrated circuit interconnections;integrated circuit modelling;low-power electronics;nanotechnology;production testing;program compilers;reduced order systems;reliability;scheduling;timing","BDDs;FPGAs;analog macromodeling;analog synthesis;architecture oriented scheduling;combinational optimization;compiler techniques;dynamic verification;high-level synthesis;interconnect planning;manufacturing test;model order reduction;nanotechnology;physical synthesis;power analysis;power saving techniques;reliability optimization;sequential synthesis;signal integrity;substrate coupling;system-level exploration;timing","","0","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Author index","","","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","657","659","The author index contains an entry for each author and coauthor included in the proceedings record.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968731","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968731","","Indexes","","","","0","","","","","4-8 Nov. 2001","","IEEE","IEEE Conference Publications"
"System-level exploration for Pareto-optimal configurations in parameterized systems-on-a-chip","Givargis, T.; Vahid, F.; Henkel, J.","Center for Embedded Comput. Syst., California Univ., Irvine, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","25","30","Provides a technique for efficiently exploring the configuration space of a parameterized system-on-a-chip (SOC) architecture to find all Pareto-optimal configurations. These configurations represent the range of meaningful power and performance tradeoffs that are obtainable by adjusting parameter values for a fixed application mapped onto the SOC architecture. The approach extensively prunes the potentially large configuration space by taking advantage of parameter dependencies. The authors have successfully incorporated the technique into the parameterized SOC tuning environment (Platune) and applied it to a number of applications.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968593","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968593","","Circuit simulation;Computer architecture;Computer science;Embedded computing;Embedded system;Energy consumption;Laboratories;National electric code;Space exploration;System-on-a-chip","Pareto distribution;application specific integrated circuits;circuit CAD;circuit optimisation;circuit tuning;integrated circuit design;network parameters","Pareto-optimal configurations;Platune;SOC architecture;configuration space;fixed application;low-power system design;parameter dependencies;parameter values;parameterized system-on-a-chip architecture;power-performance tradeoffs;system-level exploration;tuning environment","","6","3","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Recursive bipartitioning of BDDs for performance driven synthesis of pass transistor logic circuits","Shelar, R.S.; Sapatnekar, S.S.","Dept. of Electr. & Comput. Eng., Minnesota Univ., Minneapolis, MN, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","449","452","In this paper, we address the problem of performance oriented synthesis of pass transistor logic (PTL) circuits using a binary decision diagram (BDD) decomposition technique. We transform the BDD decomposition problem into a recursive bipartitioning problem and solve the latter using a max-flow min-cut technique. We use the area and delay cost of the PTL implementation of the logic function to guide the bipartitioning scheme. Using recursive bipartitioning and a one-hot multiplexer circuit, we show that our PTL implementation has logarithmic delay in the number of inputs, under certain assumptions. The experimental results on benchmark circuits are promising, since they show the significant delay reductions with small or no area overheads as compared to previous approaches.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968674","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968674","","Binary decision diagrams;Boolean functions;CMOS logic circuits;Circuit synthesis;Cost function;Data structures;Delay;Logic circuits;Multiplexing;Permission","binary decision diagrams;circuit CAD;delays;directed graphs;high level synthesis;integrated circuit design;integrated logic circuits","BDD decomposition problem;PTL circuits;area cost;binary decision diagram;delay cost;delay reductions;logarithmic delay;logic function;max-flow min-cut technique;one-hot multiplexer circuit;pass transistor logic circuits;performance oriented synthesis;recursive bipartitioning problem","","3","2","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Interconnect resource-aware placement for hierarchical FPGAs","Singh, A.; Parthasarathy, G.; Marek-Sadowska, M.","Dept. of Electr. & Comput. Eng., California Univ., Santa Barbara, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","132","136","Utilizes Rent's rule as an empirical measure for efficient clustering and placement of circuits on hierarchical FPGAs. We show that careful matching of design complexity and architecture resources of hierarchical FPGAs can have a positive impact on the overall device area. We propose a circuit placement algorithm based on Rent's parameter and show that our clustering and placement techniques can improve the overall device routing area by as much as 21% for the same array size, when compared to a state-of-art FPGA placement and routing tool.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968609","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968609","","Clustering algorithms;Computer architecture;Cost function;Delay;Field programmable gate arrays;Integrated circuit interconnections;Logic devices;Routing;Steiner trees;Tree graphs","circuit layout CAD;delays;field programmable gate arrays;integrated circuit interconnections;integrated circuit layout;logic CAD;logic gates;network routing","Rent's rule;architecture resources;array size;circuit placement algorithm;clustering;design complexity;empirical measure;hierarchical FPGAs;interconnect resource-aware placement;overall device area","","4","27","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Analysis of substrate thermal gradient effects on optimal buffer insertion","Ajami, A.H.; Banerjee, K.; Pedram, M.","Dept. of Electr. Eng. Syst., Univ. of Southern California, Los Angeles, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","44","48","Studies the effects of the substrate thermal gradients on the buffer insertion techniques. Using a non-uniform temperature-dependent distributed RC interconnect delay model, the buffer insertion problem is analyzed and design guidelines are provided to ensure the near-optimality of the signal performance in the presence of the thermal gradients. In addition, the effect of temperature-dependent driver resistance on the buffer insertion is studied. Experimental results show that neglecting thermal gradients in the substrate and the interconnect lines can result in non-optimal solutions when using standard buffer insertion techniques and that these effects intensify with technology scaling.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968596","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968596","","Current density;Delay;Guidelines;Integrated circuit interconnections;Power dissipation;Signal analysis;Temperature dependence;Thermal management;Topology;Wire","ULSI;buffer circuits;circuit optimisation;circuit simulation;delays;integrated circuit design;integrated circuit interconnections;integrated circuit modelling;thermal analysis","buffer insertion problem;design guidelines;distributed RC interconnect model;interconnect lines;nonuniform temperature-dependent delay model;optimal buffer insertion;signal performance;substrate thermal gradient effects;technology scaling;temperature-dependent driver resistance;thermal gradients","","10","4","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices","Rewienski, M.; White, J.","Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","252","257","In this paper we present an approach to the nonlinear model reduction based on representing the nonlinear system with a piecewise-linear system and then reducing each of the pieces with a Krylov projection. However, rather than approximating the individual components as piecewise-linear and then composing hundreds of components to make a system with exponentially many different linear regions, we instead generate a small set of linearizations about the state trajectory which is the response to a 'training input'. Computational results and performance data are presented for a nonlinear circuit and a micromachined fixed-fixed beam example. These examples demonstrate that the macromodels obtained with the proposed reduction algorithm are significantly more accurate than models obtained with linear or the recently developed quadratic reduction techniques. Finally, it is shown that the proposed technique is computationally inexpensive, and that the models can be constructed 'on-the-fly', to accelerate simulation of the system response.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968627","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968627","","Acceleration;Capacitors;Circuit simulation;Computational modeling;Nonlinear circuits;Nonlinear equations;Nonlinear systems;Piecewise linear techniques;Reduced order systems;Resistors","circuit simulation;digital simulation;micromechanical devices;nonlinear network analysis;piecewise linear techniques;reduced order systems","Krylov projection;fast simulation;linearizations;macromodels;micromachined devices;micromachined fixed-fixed beam;model order reduction;nonlinear circuits;nonlinear model reduction;state trajectory;system response simulation;trajectory piecewise-linear approach","","25","1","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Efficient canonical form for Boolean matching of complex functions in large libraries","Ciric, J.; Sechen, C.","Synplicity Inc., Sunnyvale, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","610","617","A new algorithm is developed which transforms the truth table or implicant table of a Boolean function into a canonical form under any permutation of inputs. The algorithm is used for Boolean matching for large libraries that contain cells with large numbers of inputs and implicants. The minimum cost canonical form is used as a unique identifier for searching for the cell in the library. The search time is nearly constant if a hash table is used for storing the cells' canonical representations in the library. Experimental results on more than 100,000 gates confirm the validity and feasible run-time of the algorithm.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968724","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968724","","Binary decision diagrams;Boolean functions;Costs;Data structures;Input variables;Libraries;Logic testing;Network synthesis;Runtime;Sufficient conditions","Boolean algebra;cellular arrays;circuit CAD;formal verification;logic CAD;logic gates;software libraries","Boolean function;Boolean matching;canonical form;cell libraries;complex functions;feasible run-time;hash table;implicant table;logic gates;logic synthesis;logic verification;truth table","","2","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Induction-based gate-level verification of multipliers","Ying-Tsai Chang; Kwang-Ting Cheng","Dept. of Electr. & Comput. Eng., California Univ., Santa Barbara, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","190","193","We propose a method based on unrolling the inductive definition of binary number multiplication to verify gate-level implementations of multipliers. The induction steps successively reduce the size of the multiplier under verification. Through induction, the verification of an n-bit multiplier is decomposed into n equivalence checking problems. The resulting equivalence checking problems could be significantly sped up by simple structural analysis. This method could be generalized to the verification of more general arithmetic circuits and the equivalence checking of complex datapaths.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968617","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968617","","Adders;Arithmetic;Boolean functions;Circuits;Data structures;Hardware;Manuals;Polynomials;Timing;Very large scale integration","formal verification;integrated circuit design;integrated logic circuits;logic design;multiplying circuits","arithmetic circuits;binary number multiplication;complex datapath equivalence checking;equivalence checking problems;induction steps;induction-based gate-level verification;inductive definition;multiplier decomposition;multiplier gate-level implementations;multiplier size;multiplier verification;multipliers;structural analysis","","4","2","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Accurate CMOS bridge fault modeling with neural network-based VHDL saboteurs","Shaw, D.; Al-Khalili, D.; Rozon, C.","Gennum Corp., Burlington, Ont., Canada","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","531","536","This paper presents a new bridge fault model that is based on a multiple layer feedforward neural network and implemented within the framework of a VHDL saboteur cell. Empirical evidence and experimental results show that it satisfies a prescribed set of bridge fault model criteria better than existing approaches. The new model computes exact bridged node voltages and propagation delay times with due attention to surrounding circuit elements. This is significant since, with the exception of full analog simulation, no other technique attempts to model the delay effects of bridge defects. Yet, compared to these analog simulations, the new approach is orders of magnitude faster and achieves reasonable accuracy; computing bridged node voltages with an average error near 0.006 volts and propagation delay times with an average error near 14 ps.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968700","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968700","","Bridge circuits;Circuit faults;Circuit simulation;Computational modeling;Delay effects;Feedforward neural networks;Neural networks;Propagation delay;Semiconductor device modeling;Voltage","CMOS integrated circuits;circuit simulation;fault simulation;feedforward neural nets;hardware description languages;integrated circuit testing;learning (artificial intelligence)","CMOS IC;VHDL saboteur cell;bridge defects;bridge fault model;bridge node voltage;bridged node voltages;delay effects;fault simulation;multiple layer feedforward neural network;neural network;propagation delay times;training","","1","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"REDI: an efficient fault oriented procedure to identify redundant faults in combinational logic circuits","Chen Wang; Pomeranz, I.; Reddy, S.M.","Dept. of Electr. & Comput. Eng., Iowa Univ., Iowa City, IA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","370","374","In this work, a new and effective procedure, called REDI, to efficiently identify redundant single stuck-at faults in combinational logic circuits is proposed. The method is fault oriented and uses sensitizability of partial paths to determine redundant faults. It uses only implications and hence may not determine all the redundant faults of a circuit. However, experimental results presented on benchmark circuits show that the procedure identifies nearly all the redundant faults in most of the benchmark circuits. The key features of REDI that make it efficient are: partial path sensitization, blockage learning, dynamic branch ordering and fault grouping. Experimental results on benchmark circuits demonstrate the efficiency of the proposed procedure in identifying redundant faults in combinational logic circuits.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968649","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968649","","Automatic test pattern generation;Benchmark testing;Circuit faults;Circuit testing;Cities and towns;Combinational circuits;Fault diagnosis;Logic circuits;Logic testing;Optimization methods","combinational circuits;fault diagnosis;logic testing;redundancy","REDI;blockage leaming;combinational logic circuit;dynamic branch ordering;fault grouping;fault oriented procedure;partial path sensitization;redundant fault identification;stuck-at fault","","3","1","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Power grid transient simulation in linear time based on transmission-line-modeling alternating-direction-implicit method","Yu-Min Lee; Chem, C.C.-P.","Dept. of Electr. & Comput. Eng., Wisconsin Univ., Madison, WI, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","75","80","The soaring clocking frequency and integration density demand robust and stable power delivery to support tens of millions of transistors switching. To ensure the design quality of power delivery, extensive transient power grid simulations need to be performed during design process. However, the traditional circuit simulation engines are not scaled as well as the complexity of power delivery, as a result, it often takes a long runtime and huge memory requirement to simulate a medium size power grid circuit. We develop and present a new efficient transient simulation algorithm for power distribution. The proposed algorithm, TLM-ADI (transmission-line-modeling alternatingdirection-implicit), first models the power delivery structure as transmission line mesh structure, then solves the transient MNA matrices by the alternating-direction-implicit method. The proposed algorithm, with linear runtime and memory requirement, is also unconditionally stable which ensures that the time-step is not limited by any stability requirement. Extensive experimental results show that the proposed algorithm is not only orders of magnitude faster than SPICE but also extremely accurate.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968601","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968601","","Circuit simulation;Clocks;Engines;Frequency;Power distribution;Power grids;Power system transients;Process design;Robustness;Runtime","VLSI;circuit simulation;circuit stability;finite difference methods;integrated circuit modelling;transient analysis;transmission line theory","TLM-ADI;VLSI;circuit simulation;clocking frequency;integration density;linear time;memory requirement;power delivery;power grid transient simulation;transient MNA matrices;transmission line mesh structure;transmission-line-modeling alternating-direction-implicit method;unconditionally stable design","","12","4","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Partition-based decision heuristics for image computation using SAT and BDDs","Gupta, A.; Zijiang Yang; Ashar, P.; Lintao Zhang; Malik, S.","C&C Res. Labs., NEC, Princeton, NJ, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","286","292","Methods based on Boolean satisfiability (SAT) typically use a conjunctive normal form (CNF) representation of the Boolean formula, and exploit the structure of the given problem through use of various decision heuristics and implication methods. We propose a new decision heuristic based on separator-set induced partitioning of the underlying CNF graph. It targets those variables whose choice generates clause partitions with disjoint variable supports. This can potentially improve performance of SAT applications by decomposing the problem dynamically within the search. In the context of a recently proposed image computation method combining SAT and BDDs, this results in simpler BDD subproblems. We provide algorithms for CNF partitioning - one based on a clause-variable dependency matrix, and another based on standard hypergraph partitioning techniques, and also for the use of partitioning information in decision heuristics for SAT. The effectiveness of the proposed partition-based heuristic is shown with practical results for reachability analysis of benchmark sequential circuits.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968635","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968635","","Binary decision diagrams;Boolean functions;Data structures;National electric code;Particle separators;Partitioning algorithms;Permission;Reachability analysis;Sequential circuits;Zinc","Boolean functions;binary decision diagrams;computability;formal verification;graph theory;logic CAD;logic partitioning;reachability analysis;sequential circuits","BDDs;Boolean satisfiability;CNF graph;SAT;benchmark sequential circuits;clause partitions;clause-variable dependency matrix;conjunctive normal form;decision heuristics;disjoint variable supports;hypergraph partitioning techniques;image computation;partition-based decision heuristics;partitioning information;reachability analysis;separator-set induced partitioning","","9","1","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Compatible observability don't cares revisited","Brayton, R.K.","Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","618","623","CODCs stands for compatible observability don't cares. We first examine the definition of compatibility and when a set of CODCs is compatible. We then discuss Savoj's CODC computation for propagating CODCs from a node's output to its fanins, and show by example, that the results can depend on the current implementation of the node. Then we generalize the computation so that the result is independent of the implementation at the node. The CODCs propagated by this computation are proved to be maximal in some sense. Local don't cares (LDCs) are CODCs of a node, pre-imaged to the primary inputs and then imaged and projected to the local fanins of the node. LDCs combine CODCs with SDCs (satisfiability don't cares), but only the CODC part is propagated to the fanin network. Another form of local don't cares, propagates both the CODC and SDC parts to the fanin network. Both are shown to be compatible in some sense, but conservative. We give a method for updating both kinds of local don't cares incrementally when other nodes in the network are changed.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968725","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968725","","Aging;Circuits;Computer networks;Observability","Boolean functions;circuit optimisation;logic CAD;observability","Boolean networks;CODCs;SDCs;compatible observability don't cares;local don't cares;local fanins;local updating;logic synthesis;permissible functions;satisfiability don't cares","","3","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Symbolic algebra and timing driven data-flow synthesis","Peymandoust, A.; De Micheli, G.","Comput. Syst. Lab., Stanford Univ., CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","300","305","The growing market of multi-media applications has required the development of complex ASICs with significant data-path portions. Unfortunately, most high-level synthesis tools and methods cannot automatically synthesize data paths such that complex arithmetic library blocks are intelligently used. Symbolic computer algebra has been previously used to automate mapping data flow into a minimal set of complex arithmetic components. In this paper, we present extensions to the previous methods in order to find the minimal critical path delay (CPD) mapping. A new algorithm is proposed that incorporates symbolic manipulations such as tree-height-reduction, factorization, expansion, and Horner transformation. Such manipulations are used as guidelines in initial library element selection. Furthermore, we demonstrate how substitution can be used for multi-expression component sharing and critical path delay optimization.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968637","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968637","","Algebra;Arithmetic;Delay;Guidelines;Hardware;High level synthesis;Libraries;Polynomials;Resource management;Timing","application specific integrated circuits;data flow computing;digital arithmetic;high level synthesis;multimedia computing;software libraries;symbol manipulation;timing","Horner transformation;complex ASICs;complex arithmetic components;complex arithmetic library blocks;data-path portions;expansion;factorization;high-level synthesis tools;library element selection;minimal critical path delay mapping;multi-expression component sharing;multi-media applications;symbolic algebra;symbolic manipulations;timing driven data-flow synthesis;tree-height-reduction","","11","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"A super-scheduler for embedded reconfigurable systems","Ogrenci Memik, S.; Bozorgzadeh, E.; Kastner, R.; Sarrafzadeh, M.","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","391","394","Emerging reconfigurable systems attain high performance with embedded optimized cores. For mapping designs on such special architectures, synthesis tools, that are aware of the special capabilities of the underlying architecture are necessary. We propose an algorithm to perform simultaneous scheduling and binding, targeting embedded reconfigurable systems. The algorithm differs from traditional scheduling methods in its capability of efficiently utilizing embedded blocks within the reconfigurable system. The algorithm can be used to implement several other scheduling techniques, such as ASAP, ALAP, and list scheduling. Hence we refer to it as a super-scheduler. The algorithm is a path-based scheduling algorithm. At each step, an individual path from the input DFG is scheduled. The experiments with several DFGs extracted from MediaBench suite indicate promising results. The scheduler presents the capability to perform the trade-off between maximally utilizing the high-performance embedded blocks and exploiting parallelism in the schedule.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968653","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968653","","Computer architecture;Computer science;Digital signal processing chips;Fabrics;High level synthesis;Parallel processing;Reconfigurable architectures;Scheduling algorithm;System performance;System-on-a-chip","application specific integrated circuits;circuit optimisation;computational complexity;data flow graphs;high level synthesis;reconfigurable architectures;scheduling","ALAP;ASAP;DFG;embedded blocks;embedded reconfigurable systems;high-level synthesis framework;list scheduling;parallelism;path-based scheduling algorithm;super-scheduler;synthesis tools","","2","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Compact modeling and SPICE-based simulation for electrothermal analysis of multilevel ULSI interconnects","Ting-Yen Chiang; Banerjee, K.; Saraswat, K.C.","Center for Integrated Syst., Stanford Univ., CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","165","172","Presents both compact analytical models and fast SPICE based 3-D electro-thermal simulation methodology to characterize thermal effects due to Joule heating in high performance Cu/low-k interconnects under steady-state and transient stress conditions. The results agree with experimental data and those using finite element (FE) thermal simulations (ANSYS). The effect of vias, as additional heat sinking paths to alleviate the temperature rise in the metal wires, is included in the analysis to provide more accurate and realistic thermal diagnosis. It shows that the effectiveness of vias in reducing the temperature rise in interconnects is highly dependent on the via separation and the dielectric materials used. The analytical model is then applied to estimate the temperature distribution in multi-level interconnects. We discuss the possibility that, under the impact of thermal effects, the performance improvement expected from the use of low-k dielectric materials may be degraded. Furthermore, thermal coupling between wires is evaluated and found to be significant. Finally, the impact of metal wire aspect ratio on interconnect thermal characteristics is discussed.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968613","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968613","","Analytical models;Dielectric materials;Electrothermal effects;Finite element methods;Heating;SPICE;Steady-state;Thermal stresses;Transient analysis;Wires","SPICE;ULSI;circuit simulation;heat sinks;integrated circuit interconnections;integrated circuit modelling;temperature distribution;thermal analysis;transient analysis","Cu;Joule heating;SPICE-based simulation;aspect ratio;compact modeling;electrothermal analysis;heat sinking paths;high performance Cu/low-k interconnects;interconnect thermal characteristics;low-k dielectric materials;metal wires;multi-level interconnects;multilevel ULSI interconnects;steady-state conditions;temperature distribution;thermal coupling;thermal diagnosis;transient stress conditions;via separation","","27","5","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Fast 3-D inductance extraction in lossy multi-layer substrate","Minqing Liu; Tiejun Yu; Dai, W.W.-M.","Dept. of Comput. Eng., California Univ., Santa Cruz, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","424","429","A mixed potential integral equation (MPIE) technique combined with fast multi-layer Green's functions and Gaussian Jacobi high order techniques is used to compute the 3-D frequency dependent inductances and resistances in lossy multi-layered substrates. Compared to FastHenry, a multipole-accelerated 3-D inductance extraction program, the algorithm presented here is more accurate and faster for lossy multi-layer structures for two reasons. First, substrate and optional ground plane loss and coupling effect are efficiently modeled by multilayer Green's functions, while the Green's functions are efficiently calculated via a window-based acceleration technique. Second, Gaussian Jacobi-based high order techniques are used to capture the singularity of the current distribution at metal edges, leading to significant reduction of problem size and speed-up of computation.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968663","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968663","","Acceleration;Current distribution;Distributed computing;Frequency dependence;Green's function methods;Inductance;Integral equations;Jacobian matrices;Lead;Nonhomogeneous media","Green's function methods;MMIC;UHF integrated circuits;current distribution;inductance;integral equations;integrated circuit modelling;substrates","3D frequency dependent inductances;3D frequency dependent resistances;Gaussian Jacobi high order techniques;MMIC;MPIE technique;RFICs;coupling effect;current distribution;fast 3D inductance extraction;fast multilayer Green's functions;ground plane;lossy multilayer substrate;metal edges;mixed potential integral equation technique;monolithic microwave ICs;spiral inductors;substrate loss;window-based acceleration technique","","2","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"A probabilistic constructive approach to optimization problems","Wong, J.L.; Koushanfar, F.; Meguerdichian, S.; Potkonjak, M.","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","453","456","We propose a new optimization paradigm for solving intractable combinatorial problems. The technique, named Probabilistic Constructive (PC), combines the advantages of both constructive and probabilistic algorithms. The constructive aspect provides relatively short runtime and makes the technique amenable for the inclusion of insights through heuristic rules. The probabilistic nature facilitates a flexible trade-off between runtime and the quality of solution. In addition to presenting the generic technique, we apply it to the Maximal Independent Set problem. Extensive experimentation indicates that the new approach provides very attractive trade-offs between the quality of the solution and runtime, often outperforming the best previously published approaches.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968676","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968676","","Computer science;Delay;Design automation;Dynamic programming;Iterative algorithms;Partitioning algorithms;Predictive models;Runtime;Software quality;User interfaces","CAD;combinatorial mathematics;optimisation;probability;set theory","CAD algorithms;CAD software components;generic technique;heuristic rules;intractable combinatorial problems;maximal independent set problem;optimization paradigm;probabilistic constructive approach;runtime reduction;synthesis problems","","0","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Optimisation problems for dynamic concurrent task-based systems","Verkest, D.; Yang, P.; Wong, C.; Marchal, P.","IMEC, Leuven, Belgium","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","265","268","One of the most critical bottlenecks in many novel multi-media applications is their very dynamic concurrent behaviour. This is especially true because of the quality-of-service (QoS) aspects of these applications. Prominent examples of this can be found in MPEG4 and JPEG2000 standards and especially the new MPEG21 standard. In order to deal with these dynamic issues where tasks and complex data types are created and deleted at run-time based on non-deterministic events, a novel system design paradigm is required. Because of the high computation and communicating requirement from these kind of applications, multi-processor SoC (system on chip) is accepted as a solution (e.g., TriMedia), which is also promised by the advance of the processing technology. It is different from traditional general-purpose computers because it is application specific and it is an embedded system, which means costs like energy consumption are of major concern. This paper focused on the new requirements in system-level synthesis. In particular a ""task concurrency management"" problem formulation is proposed, with special focus on the formal definition of the most crucial optimization problems. The concept of Pareto curve based exploration is crucial in these formulations.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968632","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968632","","Application software;Concurrent computing;Costs;Embedded computing;Embedded system;Energy consumption;MPEG 4 Standard;Quality of service;Runtime;System-on-a-chip","Pareto distribution;application specific integrated circuits;circuit optimisation;low-power electronics;multimedia computing;multiprocessing systems;optimisation;quality of service","JPEG2000;MPEG21;MPEG4;Pareto curve based exploration;complex data types;dynamic concurrent task-based systems;energy consumption;multi-media applications;multiprocessor SoC;nondeterministic events;quality-of-service;system design paradigm;system-level synthesis","","0","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"STARS in VCC: complementing simulation with worst-case analysis","Balarin, F.","Cadence Berkeley Labs, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","471","478","STARS is a methodology for worst-case analysis of embedded systems. STARS manipulates abstract representations of system components to obtain upper bounds on the number of various events in the system, as well as a bound on the response time. VCC is a commercial discrete event simulator, that can be used both for functional and performance verification. We describe an extension of VCC to facilitate STARS. The extension allows the user to specify abstract representations of VCC modules. These abstractions are used by STARS, but their validity can also be checked by VCC simulation. We also propose a mostly automatic procedure to generate these abstractions. Finally, we illustrate on an example how STARS can be combined with simulation to find bugs that would be hard to find by simulation alone.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968683","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968683","","Analytical models;Bandwidth;Computer bugs;Delay;Discrete event simulation;Embedded system;Energy consumption;Resource management;Timing;Upper bound","discrete event simulation;embedded systems;performance evaluation;program debugging","STARS methodology;VCC discrete event simulator;VCC modules;abstract representations;embedded systems;performance verification;response time bound;static analysis of reactive systems;upper bounds;worst-case analysis","","0","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Practical considerations in RLCK crosstalk analysis for digital integrated circuits","Chan, S.C.; Shepard, K.L.","Cadence Design Syst. Inc., San Jose, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","598","604","Inductance and inductive crosstalk has become an important new concern for on-chip wires in deep-submicron integrated circuits. Recent advances in extractors to include inductance make possible the extraction of coupled RLCK interconnect networks from large, complex on-chip layouts. We describe the techniques we use in a commercial static noise analysis tool to analyze crosstalk noise due to fully-coupled RLCK networks extracted from layout. Notable are the approaches we use to filter and lump aggressor couplings, as well as the techniques used to handle degeneracies in the modified nodal analysis (MNA)formulation. Furthermore, the nonmonotonicity of interconnect responses in the presence of inductance require additional ""sensitizations"" in searching the possible switching events inducing the worst-case noise. Comparisons with silicon indicate the need to include the substrate in the extracted models in certain cases.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968721","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968721","","Circuit noise;Coupling circuits;Crosstalk;Digital integrated circuits;Inductance;Integrated circuit interconnections;Integrated circuit noise;Network-on-a-chip;Timing;Wires","VLSI;circuit layout CAD;crosstalk;digital integrated circuits;integrated circuit interconnections;integrated circuit layout;integrated circuit modelling;integrated circuit noise;wiring","RLCK crosstalk analysis;aggressor couplings;complex on-chip layouts;deep-submicron integrated circuits;degeneracies;digital integrated circuits;extracted models;inductive crosstalk;interconnect responses;modified nodal analysis;nonmonotonicity;on-chip wires;static noise analysis tool;switching events;worst-case noise","","6","3","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"An assembly-level execution-time model for pipelined architectures","Beltrame, G.; Brandolese, C.; Fornaciari, W.; Salice, F.; Sciuto, D.; Trianni, V.","CEFRIEL, Milan, Italy","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","195","200","The aim of this work is to provide an elegant and accurate static execution timing model for 32-bit microprocessor instruction sets, covering also inter-instruction effects. Such effects depend on the processor state and the pipeline behavior, and are related to the dynamic execution of assembly code. The paper proposes a mathematical model of the delays deriving from instruction dependencies and gives a statistical characterization of such timing overheads. The model has been validated on a commercial architecture, the Intel486, by means of timing analysis of a set of benchmarks, obtaining an error within 5%. This model can be seamlessly integrated with a static energy consumption model in order to obtain precise software power and energy estimations.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968618","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968618","","Assembly;Computer architecture;Delay;Embedded software;Energy consumption;Mathematical model;Microprocessors;Pipelines;Power system modeling;Timing","assembly language;delays;embedded systems;hardware-software codesign;instruction sets;microprocessor chips;pipeline processing;statistical analysis;timing","32 bit;Intel486;assembly-level execution-time model;benchmarks;delays;dynamic execution;energy estimations;instruction dependencies;inter-instruction effects;microprocessor instruction sets;pipeline behavior;pipelined architectures;processor state;software power estimations;static energy consumption model;static execution timing model;statistical characterization;timing overheads","","0","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Transient power management through high level synthesis","Raghunathan, V.; Ravi, S.; Raghunathan, A.; Lakshminarayana, G.","Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","545","552","The use of nanometer technologies is making it increasingly important to consider transient characteristics of a circuit's power dissipation (e.g., peak power, and power gradient or differential) in addition to its average power consumption. Current transient power analysis and reduction approaches are mostly at the transistor- and logic-levels. We argue that, as was the case with average power minimization, architectural solutions to transient power problems can complement and significantly extend the scope of lower-level techniques. In this work, we present a high-level synthesis approach to transient power management. We demonstrate how high-level synthesis can impact the cycle-by-cycle peak power and peak power differential for the synthesized implementation. Further, we demonstrate that it is necessary to consider transient power metrics judiciously in order to minimize or avoid area and performance overheads. In order to alleviate the limits on parallelism imposed by peak power constraints, we propose a novel technique based on the selective insertion of data monitor operations in the behavioral description. We present enhanced scheduling algorithms that can accept constraints on transient power characteristics (in addition to the conventional resource and performance constraints). Experimental results on several example designs obtained using a state-of-the-art commercial design flow and technology library indicate that high-level synthesis with transient power management results in significant benefits-peak power reductions of up to 32% (average of 25%), and peak power differential reductions of up to 59% (average of 42%)-with minimal performance overheads.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968703","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968703","","Circuits;Energy consumption;Energy management;High level synthesis;Libraries;Minimization;Monitoring;Power dissipation;Scheduling algorithm;Transient analysis","VLSI;high level synthesis;nanotechnology;power supply circuits;power system transients","cycle-by-cycle peak power;enhanced scheduling algorithms;high-level synthesis;logic-levels;nanometer technologies;power consumption;power dissipation;power gradient;transient characteristics;transient power analysis;transistor levels","","7","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"NetBench: a benchmarking suite for network processors","Memik, G.; Mangione-Smith, W.H.; Hu, W.","Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","39","42","Introduces NetBench, a benchmarking suite for network processors. NetBench contains a total of 9 applications that are representative of commercial applications for network processors. These applications are from all levels of packet processing; small, low-level code fragments as well as large application level programs are included in the suite. Using SimpleScalar simulator we study the NetBench programs in detail and characterize the network processor workloads. We also compare key characteristics such as instructions per cycle, instruction distribution, branch prediction accuracy, and cache behavior with the programs from MediaBench. Although the architectures are similar for MediaBench and NetBench suites, we show that these workloads have significantly different characteristics. Hence a separate benchmarking suite for network processors is a necessity. Finally, we present performance measurements from Intel IXP1200 Network Processor to show how NetBench can be utilized.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968595","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968595","","Accuracy;Application specific integrated circuits;Bandwidth;Process design;Product design;Protocols;Quality of service;Routing;System-on-a-chip;Tail","application specific integrated circuits;circuit simulation;digital simulation;embedded systems;integrated circuit modelling;microprocessor chips;network computers;quality of service","Intel IXPI200;MediaBench;NetBench;SimpleScalar simulator;application level programs;benchmarking suite;branch prediction accuracy;cache behavior;instruction distribution;instructions per cycle;low-level code fragments;network processor workloads;network processors;packet processing","","50","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Simulation-based automatic generation of signomial and posynomial performance models for analog integrated circuit sizing","Daems, W.; Gielen, G.; Sansen, W.","Dept. of Electr. Eng., Katholieke Univ., Leuven, Belgium","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","70","74","This paper presents a method to automatically generate posynomial response surface models for the performance parameters of analog integrated circuits. The posynomial models enable the use of efficient geometric programming techniques for circuit sizing and optimization. To avoid manual derivation of approximate symbolic equations and subsequent casting to posynomial format, techniques from design of experiments and response surface modeling in combination with SPICE simulations are used to generate signomial and posynomial models in an automatic way. Attention is paid to estimating the relative 'goodness-of-fit' of the generated models. Experimental results allow one to assess both the quality of the generated models as well as the strengths and the limitations of the presented approach.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968600","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968600","","Analog circuits;Analog integrated circuits;Circuit simulation;Equations;Integrated circuit modeling;Knowledge acquisition;Manuals;Response surface methodology;SPICE;Solid modeling","SPICE;analogue integrated circuits;circuit optimisation;circuit simulation;geometric programming;integrated circuit modelling;symbol manipulation","SPICE simulations;analog integrated circuits;approximate symbolic equations;circuit optimization;circuit sizing;geometric programming techniques;goodness-of-fit;integrated circuit sizing;performance parameters;posynomial format;posynomial performance models;response surface modeling;signomial performance models;simulation-based automatic generation;surface models","","23","9","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Color permutation: an iterative algorithm for memory packing","Jianwen Zhu; Rogers, E.S., Sr.","Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","380","383","It is predicted that 70% of silicon real-estate will be occupied by memories in future system-on-chips. The minimization of on-chip memory hence becomes increasingly important for cost, performance and energy consumption. In this paper, we present a reasonably fast algorithm based on iterative improvement, which packs a large number of memory blocks into a minimum-size address space. The efficiency of the algorithm is achieved by two new techniques. First, in order to evaluate each solution in linear time, we propose a new algorithm based on the acyclic orientation of the memory conflict graph. Second, we propose a novel representation of the solution which effectively compresses the potentially infinite solution space to a finite value of n!, where n is the number of vertices in the memory conflict graph. Furthermore, if a near-optimal solution is satisfactory, this value can be dramatically reduced to /spl chi/!, where /spl chi/! is the chromatic number of the memory conflict graph. Experiments show that consistent improvement over scalar method by 30% can be achieved.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968651","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968651","","Costs;Energy consumption;Heuristic algorithms;Iterative algorithms;Logic;Minimization methods;Random access memory;Silicon;Strontium;System-on-a-chip","application specific integrated circuits;circuit layout CAD;graph colouring;integrated circuit layout;iterative methods;low-power electronics;semiconductor storage;storage allocation","CAD;acyclic orientation;chromatic number;color permutation;energy consumption;iterative algorithm;linear time;memory allocation;memory blocks;memory conflict graph;memory packing;minimum-size address space;near-optimal solution;on-chip memory;silicon real-estate;system-on-chips","","1","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Multigrid-like technique for power grid analysis","Kozhaya, J.N.; Nassif, S.R.; Najm, F.N.","Illinois Univ., Urbana, IL, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","480","487","Modern sub-micron VLSI designs include huge power grids that are required to distribute large amounts of current, at ever lower voltages. The resulting voltage drop on the grid reduces noise margin and increases gate delay, resulting in a serious performance impact. Checking the integrity of the supply voltage using traditional circuit simulation is not practical, for reasons of time and memory complexity. We propose a novel multigrid-like technique for the analysis of power grids. The grid is reduced to a coarser structure, and the solution is mapped back to the original grid. Experimental results show that the proposed method is very efficient as well as suitable for both DC and transient analysis of power grids.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968685","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968685","","Circuit noise;Circuit simulation;Delay;Logic gates;Multigrid methods;Noise reduction;Power grids;Power system modeling;Very large scale integration;Voltage","VLSI;circuit CAD;circuit simulation;delays;integrated circuit design;integrated circuit noise;power supply circuits;transient analysis","DC analysis;VLSI designs;circuit simulation;coarse grid structure;current distribution;gate delay;grid solution mapping;grid voltage drop;memory complexity;multigrid-like technique;noise margin;performance impact;power grid analysis;power grids;supply voltage integrity;transient analysis","","16","6","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Faster SAT and smaller BDDs via common function structure","Aloul, F.A.; Markov, I.L.; Sakallah, K.A.","Dept. of Electr. Eng. & Comput. Sci., Michigan Univ., Ann Arbor, MI, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","443","448","The increasing popularity of SAT and BDD techniques in verification and synthesis encourages the search for additional speed-ups. Since typical SAT and BDD algorithms are exponential in the worst-case, the structure of real-world instances is a natural source of improvements. While SAT and BDD techniques are often presented as mutually exclusive alternatives, our work points out that both can be improved via the use of the same structural properties of instances. Our proposed methods are based on efficient problem partitioning and can be easily applied as pre-processing with arbitrary SAT solvers and BDD packages without source code modifications. Our contribution is validated on the ISCAS circuits and the DIMACS benchmarks. Empirically, our technique often outperforms existing techniques by a factor of two or more. Our results motivate search for stronger dynamic ordering heuristics and combined static/dynamic techniques.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968669","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968669","","Binary decision diagrams;Boolean functions;Circuits;Computer science;Data structures;Heuristic algorithms;Manipulator dynamics;Packaging;Partitioning algorithms;Runtime","Boolean functions;automatic test pattern generation;binary decision diagrams;circuit CAD;formal verification;logic CAD;network routing","ATPG;BDD techniques;Boolean formula preprocessing;EDA;SAT techniques;binary decision diagrams;common function structure;complete Boolean satisfiability solvers;computer-aided design;conjunctive normal form;efficient problem partitioning;electronic design automation;formal verification;hypergraph placement;routing;synthesis;timing verification;universal variable-ordering MINCE","","8","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"CALiBeR: a software pipelining algorithm for clustered embedded VLIW processors","Akturan, C.; Jacome, M.F.","Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","112","118","In this paper, we describe a software pipelining framework, CALiBeR (cluster aware load balancing retiming algorithm), suitable for compilers targeting clustered embedded VLIW processors. CALiBeR can be effectively used by embedded system designers to explore different code optimization alternatives, i.e. it can assist the generation of high-quality customized retiming solutions for desired program memory size and throughput requirements, while minimizing register pressure. An extensive set of experimental results is presented, considering several representative benchmark loop kernels and a wide variety of clustered datapath configurations, demonstrating that our algorithm compares favorably with one of the best state-of-the-art algorithms, achieving up to 50% improvement in performance and up to 47% improvement in register requirements.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968606","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968606","","Clustering algorithms;Design optimization;Embedded software;Embedded system;Load management;Pipeline processing;Registers;Software algorithms;Throughput;VLIW","embedded systems;instruction sets;multiprocessing systems;optimising compilers;parallel algorithms;parallelising compilers;pipeline processing;processor scheduling;timing","CALiBeR software pipelining algorithm;benchmark loop kernels;cluster aware load balancing retiming algorithm;clustered datapath configurations;clustered embedded VLIW processors;code optimization;compilers;customized retiming;embedded system design;performance improvement;program memory size requirements;register requirements improvement;software pipelining framework;throughput requirements","","6","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Highly accurate fast methods for extraction and sparsification of substrate coupling based on low-rank approximation","Kanapka, J.; White, J.","MIT, Cambridge, MA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","417","423","More aggressive design practices have created renewed interest in techniques for analyzing substrate coupling problems. Most previous work has focused primarily on faster techniques for extracting coupling resistances, but has offered little help for reducing the resulting resistance matrix, whose number of nonzero entries grows quadratically with the number of contacts. Wavelet-like methods have been applied to sparsifying the resistance matrix representing the substrate coupling, but the accuracy of the method is very sensitive to the particulars of the contact layout. In this paper we show that for the substrate problem it is possible to improve considerably on the wavelet-like methods by making use of the algorithmic structure common to the fast multipole and wavelet-like algorithms, but making judicious use of low-rank approximations. The approach, motivated by the hierarchical SVD algorithm, can achieve more than an order of magnitude better accuracy for commensurate sparsity, or can achieve much better sparsity at commensurate accuracy, when compared to the wavelet-like algorithm.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968661","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968661","","Analog computers;Computational modeling;Conductivity;Contact resistance;Coupling circuits;Interference;Mixed analog digital integrated circuits;Permission;Signal design;Sparse matrices","approximation theory;circuit layout CAD;circuit simulation;integrated circuit layout;integrated circuit modelling;mixed analogue-digital integrated circuits;singular value decomposition;sparse matrices;substrates","IC substrates;accurate fast methods;algorithmic structure;contact layout;extraction;hierarchical SVD algorithm;low-rank approximations;resistance matrix;sparsification;substrate coupling problems","","2","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Nonlinear quantification scheduling in image computation","Chauhan, P.; Clarke, E.M.; Jha, S.; Kukula, J.; Shiple, T.; Veith, H.; Wang, D.","Carnegie Mellon Univ., Pittsburgh, PA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","293","298","Computing the set of states reachable in one step from a given set of states, i.e. image computation, is a crucial step in several symbolic verification algorithms, including model checking and reachability analysis. So far, the best methods for quantification scheduling in image computation, with a conjunctively partitioned transition relation, have been restricted to a linear schedule. This results in a loss of flexibility during image computation. We view image computation as a problem of constructing an optimal parse tree for the image set. The optimality of a parse tree is defined by the largest BDD that is encountered during the computation of the tree. We present dynamic and static versions of a new algorithm, VarScore, which exploits the flexibility offered by the parse tree approach to the image computation. We show by extensive experimentation that our techniques outperform the best known techniques so far.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968636","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968636","","Binary decision diagrams;Boolean functions;Data structures;Equations;Partitioning algorithms;Permission;Processor scheduling;Reachability analysis;Scheduling algorithm;US Government","binary decision diagrams;formal verification;logic CAD;logic partitioning;reachability analysis;scheduling;symbol manipulation;trees (mathematics)","BDD;conjunctively partitioned transition relation;dynamic versions;image computation;model checking;nonlinear quantification scheduling;optimal parse tree;parse tree approach;reachability analysis;static versions;symbolic verification algorithms","","3","2","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Software-assisted cache replacement mechanisms for embedded systems","Jain, P.; Devadas, S.; Engels, D.; Rudolph, L.","Lab. for Comput. Sci., MIT, Cambridge, MA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","119","126","We address the problem of improving cache predictability and performance in embedded systems through the use of software-assisted replacement mechanisms. These mechanisms require additional software controlled state information that affects the cache replacement decision. Software instructions allow a program to kill a particular cache element, i.e. effectively make the element the least recently used element, or keep that cache element, i.e. the element will never be evicted. We prove basic theorems that provide conditions under which kill and keep instructions can be inserted into program code, such that the resulting performance is guaranteed to be as good as or better than the original program run using the standard LRU policy. We developed a compiler algorithm based on the theoretical results that, given an arbitrary program, determines when to perform software-assisted replacement, i.e., when to insert either a kill or keep instruction. Empirical evidence is provided that shows that performance and predictability (worst-case performance) can be improved for many programs.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968607","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968607","","Code standards;Computer science;Embedded software;Embedded system;Hardware;Laboratories;Program processors;Random access memory;Software performance;System-on-a-chip","cache storage;embedded systems;program compilers;storage management","LRU policy;cache element;cache element keep instructions;cache element kill instructions;cache performance;cache predictability;cache replacement decision;compiler algorithm;embedded systems;program code;software controlled state information;software instructions;software-assisted cache replacement mechanisms;software-assisted replacement;software-assisted replacement mechanisms;worst-case performance","","3","1","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"The design and optimization of SOC test solutions","Larsson, E.; Peng, Z.; Carlsson, G.","Dept. of Comput. Sci., Linkoping Univ., Sweden","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","523","530","We propose an integrated technique for extensive optimization of the final test solution for System-on-Chip using Simulated Annealing. The produced results from the technique are a minimized test schedule fulfilling test conflicts under test power constraints and an optimized design of the test access mechanism. We have implemented the proposed algorithm and performed experiments with several benchmarks and industrial designs to show the usefulness and efficiency of our technique.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968697","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968697","","Algorithm design and analysis;Benchmark testing;Cost function;Design optimization;Job shop scheduling;Performance evaluation;Processor scheduling;Simulated annealing;System testing;System-on-a-chip","VLSI;circuit optimisation;design for testability;integrated circuit design;integrated circuit testing;minimisation;simulated annealing","System-on-Chip;benchmarks;efficiency;industrial designs;minimized test schedule;optimized design;simulated annealing;usefulness","","3","1","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Low power system scheduling and synthesis","Jha, N.K.","Dept. of Electr. Eng., Princeton Univ., NJ, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","259","263","Many scheduling techniques have been presented recently which exploit dynamic voltage scaling (DVS) and dynamic power management (DPM) for both uniprocessors, and distributed systems, as well as both real-time and non-real-time systems. While such techniques are power-aware and aim at extending battery lifetimes for portable systems, they need to be augmented to make them battery-aware as well. This paper surveys such power-aware and battery-aware scheduling algorithms. In addition system synthesis algorithms for real-time systems-on-a-chip (SOCs), distributed and wireless client-server embedded systems, etc., have begun optimizing power consumption in addition to system price. The paper also surveys such algorithms as well, and points out some open problems.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968629","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968629","","Batteries;Dynamic scheduling;Dynamic voltage scaling;Energy management;Power system dynamics;Power system management;Power systems;Real time systems;Scheduling algorithm;Voltage control","VLSI;application specific integrated circuits;circuit CAD;client-server systems;genetic algorithms;high level synthesis;low-power electronics;multiprocessing systems;processor scheduling;real-time systems","battery-aware scheduling algorithms;distributed systems;dynamic power management;dynamic voltage scaling;low power system scheduling;low power system synthesis;power consumption optimisation;power-aware scheduling algorithms;real-time SoCs;system synthesis algorithms;systems-on-a-chip;wireless client-server embedded systems","","31","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Application-driven processor design exploration for power-performance trade-off analysis","Marculescu, D.; Iyer, A.","Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","306","313","This paper presents an efficient design exploration environment for high-end core processors. The heart of the proposed design exploration framework is a two-level simulation engine that combines detailed simulation for critical portions of the code with fast profiling for the rest. Our two-level simulation methodology relies on the inherent clustered structure of application programs and is completely general and applicable to any microarchitectural power/performance simulation engine. The proposed simulation methodology is 3-17/spl times/ faster, while being sufficiently accurate (within 5%) when compared to the fully detailed simulator The design exploration environment is able to vary different microarchitectural configurations and find the optimal one as far as energy/spl times/delay product is concerned in a matter of minutes. The parameters that are found to affect drastically the core processor power/performance metrics are issue width, instruction window size, and pipeline depth, along with correlated clock frequency. For very high-end configurations for which balanced pipelining, may not be possible, opportunities for running faster stages at lower voltage exist. In such cases, by using up to 3 voltage levels, the energy/spl times/delay product is reduced by 23-30% when compared to the single voltage implementation.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968638","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968638","","Circuits;Computational modeling;Engines;Microarchitecture;Pipeline processing;Power engineering and energy;Power engineering computing;Power system modeling;Process design;Voltage","computer architecture;computer power supplies;microprocessor chips;power consumption;virtual machines","application programs;balanced pipelining;clustered structure;delays;design exploration envirvnmentfor;energy delay product;fast proflling;high-end core processors;power dissipation;power performance;two-level simulation engine","","5","2","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Improving memory energy using access pattern classification","Kandemir, M.; Sezer, U.; Delaluz, V.","Microsystems Design Lab, Pennsylvania State Univ., University Park, PA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","201","206","In this paper, we propose a data-driven strategy to optimize the memory energy consumption in a banked memory system. Our compiler-based strategy modifies the original execution order of loop iterations in array-dominated applications to increase the length of the time period(s) in which memory banks axe idle (i.e., not accessed by any loop iteration). To achieve this it first classifies loop iterations according to their bank access patterns and then, with the help of a polyhedral tool, tries to bring the iterations with similar bank access patterns close together. Increasing the idle periods of memory banks brings two major benefits; first, it allows us to place more memory banks into low-power operating modes, and second, it enables us to use a more aggressive (i.e., more energy saving) operating mode for a given bank. Our strategy has been evaluated using seven array-dominated applications on both a cacheless system and a system with cache memory. Our results indicate that the strategy is very successful in reducing the memory system energy, and improves the memory energy by as much as 34% on the average.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968619","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968619","","Batteries;Cache memory;Costs;Design optimization;Embedded system;Energy consumption;Pattern classification;Runtime;Signal design;Signal processing","cache storage;digital storage;optimisation;program compilers;storage allocation","access pattern classification;array-dominated applications;bank access patterns;banked memory system;cache memory;cacheless system;compiler-based strategy;data-driven strategy;energy saving operating mode;idle periods;loop iterations classification;low-power operating modes;memory energy consumption optimisation;polyhedral tool","","5","9","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Placement driven retiming with a coupled edge timing model","Neumann, I.; Kunz, W.","Dept. of Comput. Sci., Frankfurt Univ., Germany","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","95","102","Retiming is a widely investigated technique for performance optimization. It performs powerful modifications on a circuit netlist. However, often it is not clear whether the predicted performance improvement will still be valid after placement has been performed. This paper presents a new retiming algorithm using a highly accurate timing model taking into account the effect of retiming on capacitive loads of single wires as well as fanout systems. We propose the integration of retiming into a timing-driven standard cell placement environment based on simulated annealing. Retiming is used as an optimization technique throughout the whole placement process. The experimental results show the benefit of the proposed approach. In comparison with the conventional design flow based on standard FEAS (Leiserson and Saxe, J. VLSI and Computer Sys., pp. 41-67, 1983; and Algorithmica vol. 6, no 1, pp. 5-35, 1991.), our approach achieved an improvement in cycle time of up to 34% and 17% on the average.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968604","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968604","","CMOS technology;Circuit testing;Coupling circuits;Delay;Logic testing;Optimization;Registers;Semiconductor device modeling;Timing;Wires","circuit layout;circuit optimisation;logic design;sequential circuits;simulated annealing;timing","FEAS algorithin;capacitive loads;circuit netlist modifications;coupled edge timing model;cycle time;fanout systems;optimization technique;performance improvement;performance optimization;placement driven retiming;placement process;retiming;retiming algorithm;retiming integration;sequential circuits;simulated annealing;timing model;timing-driven standard cell placement environment","","3","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Min-area retiming on flexible circuit structures","Baumgartner, J.; Kuehlmann, A.","IBM Enterprise Syst. Group, Austin, TX, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","176","182","In this paper, we present two techniques for improving min-area retiming that combine the actual register minimization with combinational optimization. First, we discuss an on-the-fly retiming approach based on a sequential AND/inverter/register graph. With this method, the circuit structure is sequentially compacted using a combination of register ""dragging"" and AND vertex hashing. Second, we present an extension of the classical retiming formulation that allows an optimal sharing of fan-in registers of AND clusters, similar to traditional fan-out register sharing. The combination of both techniques is capable of minimizing the circuit size beyond that possible with a standard Leiserson and Saxe retiming approach on a static netlist structure. Our work is primarily aimed at optimizing the performance of reachability-based verification methods. However, the presented techniques are equally applicable to sequential redundancy removal in technology-independent logic synthesis. A large set of experiments using benchmark and industrial circuits demonstrate the effectiveness of the described techniques.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968615","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968615","","Circuit optimization;Circuit synthesis;Compaction;Flexible printed circuits;Flexible structures;Inverters;Logic circuits;Minimization;Optimization methods;Registers","circuit optimisation;combinational circuits;logic CAD;logic gates;minimisation;sequential circuits;shift registers;synchronisation;timing","AND clusters;AND vertex hashing;Leiserson Saxe retiming approach;benchmark circuits;circuit size minimization;combinational optimization;fan-in registers;fan-out register sharing;flexible circuit structures;industrial circuits;logic circuit registers;min-area retiming;optimal sharing;reachability-based verification methods;register dragging;register minimization;retiming formulation;sequential AND/inverter/register graph;sequential redundancy removal;sequentially compacted circuit structure;static netlist structure;structural optimization technique;technology-independent logic synthesis","","9","1","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Predicting the performance of synchronous discrete event simulation systems","Jinsheng Xu; Moon Jung Chung","Dept. of Comput. Sci., Michigan State Univ., East Lansing, MI, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","18","23","In this paper we propose a model to predict the performance of synchronous discrete event simulation. The model considers parameters including the number of active objects per cycle, event execution granularity and communication cost. We, derive a single formula that predicts the performance of synchronous simulation. We have benchmarked several VHDL circuits on SGI Origin 2000. The benchmark results show that the prediction model explains more than 90% of parallel simulation execution time. We also measure the effect of computation granularity over performance. The benchmark results show that although higher granularity can have better speedup because of dominance of computation over communication, the computational granularity cannot overshadow the inherent synchronization cost. This model can be used to predict the speed-up expected for synchronous simulation, and to decide whether it is worthwhile to use synchronous simulation before actually implementing it.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968592","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968592","","Circuit simulation;Computational efficiency;Computational modeling;Computer science;Costs;Discrete event simulation;Moon;Parallel programming;Predictive models;Random variables","discrete event simulation;hardware description languages;probability;software performance evaluation;synchronisation","SGI Origin 2000;VHDL circuits;benchmark;communication cost;computation granularity;event execution granularity;multinomial distribution;parallel simulation execution time;performance model;prediction model;synchronous discrete event simulation;synchronous simulation","","0","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"A search-based bump-and-refit approach to incremental routing for ECO applications in FPGAs","Verma, V.; Dutt, S.","Dept. of Electr. Eng. & Comput. Sci., Illinois Univ., Chicago, IL, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","144","151","Incremental physical CAD is encountered frequently in the so-called engineering change order (ECO) process in which design changes are made typically late in the design process in order to correct logical and/or technological problems in the circuit. As far as routing is concerned, in order to capitalize on the enormous resources and time already spent on routing the circuit, and to meet time-to-market requirements, it is desirable to re-route only the ECO-affected portion of the circuit, while minimizing any routing changes in the much larger unaffected part of the circuit. Incremental re-routing also needs to be fast and to effectively use available routing resources. We develop a complete incremental routing methodology for FPGAs using a novel approach called bump and refit (B&R). We significantly extend this concept to global and detailed incremental routing for FPGAs with complex switchboxes such as those in Lucent's ORCA and Minx's Virtex series. We also introduce new concepts such as B&R cost estimation during global routing, and determination of the optimal subnet set to bump for each bumped net, which we obtain using an efficient dynamic programming formulation.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968611","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968611","","Circuits;Cost function;Fault tolerance;Field programmable gate arrays;Logic devices;Logic programming;Process design;Programmable logic arrays;Programmable logic devices;Routing","circuit CAD;circuit layout CAD;dynamic programming;field programmable gate arrays;integrated circuit layout;logic CAD;network routing","ECO applications;FPGAs;ORCA;Virtex;available routing resources;bumped net;complex switchboxes;cost estimation;design changes;dynamic programming formulation;engineering change order;global routing;incremental physical CAD;incremental routing;optimal subnet set;search-based bump-and-refit approach","","0","1","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Area and power reduction of embedded DSP systems using instruction compression and re-configurable encoding","Chandar, S.G.; Mehendale, M.; Govindarajan, R.","Texas Instruments India Ltd., Bangalore, India","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","631","634","Proposes a run-time reconfiguration mechanism to map multiple instructions on a single compressed bit pattern, thus enabling significant code compression. This results in reduced area due to smaller program memory size and also reduces instruction fetch related power dissipation. We enhance Texas Instruments DSP core TMS320C27x to incorporate this mechanism and evaluate the improvements on code size and instruction fetch energy using real life embedded control application programs. We show that with minimal hardware overhead, we can reduce code size by over 10% and instruction fetch energy by over 40%.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968727","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968727","","Buffer storage;Control systems;Costs;Digital signal processing;Encoding;Hardware;Instruments;Power dissipation;Runtime;Size control","data compression;digital signal processing chips;embedded systems;instruction sets;low-power electronics;reconfigurable architectures","DSP core;Texas Instruments TMS32OC27x;area reduction;code compression;code size;embedded DSP systems;hardware overhead;instruction compression;instruction fetch energy;multiple instructions;power dissipation;power reduction;program memory size;re-configurable encoding;real life embedded control application programs;single compressed bit pattern","","1","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Direct transistor-level layout for digital blocks","Gopalakrishnan, P.; Rutenbar, R.A.","Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","577","584","We present a complete transistor-level layout flow, from logic netlist to final shapes, for blocks of combinational logic up to a few thousand transistors in size. The direct transistor-level attack easily accommodates the demands for careful custom sizing necessary in high-speed design, and is also significantly denser than a comparable cell-based layout. The key algorithmic innovations are (a) early identification of essential diffusion-merged MOS device groups called clusters, but (b) deferred binding of clusters to a specific shape-level layout until the very end of a multi-phase placement strategy. A global placer arranges uncommitted clusters; a detailed placer optimizes clusters at shape level for density and for overall routability. A commercial router completes the flow. Experiments comparing to a commercial standard cell-level layout flow show that, when flattened to transistors, our tool consistently achieves 100% routed layouts that average 23% less area.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968713","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968713","","Circuits;Clustering algorithms;Design methodology;Logic devices;MOS devices;Shape;Software libraries;Technological innovation;Timing;Very large scale integration","VLSI;cellular arrays;circuit layout CAD;circuit optimisation;combinational circuits;integrated circuit layout;integrated logic circuits;logic CAD;network routing","cluster binding;combinational logic;diffusion-merged MOS device groups;digital VLSI circuit;global routability;high-speed design;multi-phase placement algorithm;optimization;standard cell;transistor-level layout","","4","1","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"An algorithm for simultaneous pin assignment and routing","Hua Xiang; Xiaoping Tang; Wong, D.F.","Texas Univ., Austin, TX, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","232","238","Macro-block pin assignment and routing are important tasks in physical design planning. Existing algorithms for these problems can be classified into two categories: 1) a two-step approach where pin assignment is followed by routing, and 2) a net-by-net approach where pin assignment and routing for a single net are performed simultaneously. None of the existing algorithms is ""exact"" in the sense that the algorithm may fail to route all nets even though a feasible solution exists. This remains to be true even if only 2-pin nets between two blocks are concerned. In this paper, we present the first polynomial-time exact algorithm for simultaneous pin assignment and routing for 2-pin nets from one block (source block) to all other blocks. In addition to finding a feasible solution whenever one exists, it guarantees to find a pin-assignment/routing solution with minimum cost /spl alpha//spl middot/W + /spl beta//spl middot/V, where W is the total wirelength and V is the total number of vias. Our algorithm has various applications and is applicable to both global and detailed routing with arbitrary routing obstacles on multiple layers. Experimental results demonstrate its efficiency and effectiveness.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968623","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968623","","Algorithm design and analysis;Circuits;Costs;Design engineering;Pins;Polynomials;Routing;Runtime;Shape;Very large scale integration","VLSI;circuit layout CAD;graph theory;integrated circuit layout;network routing","2-pin nets;VLSI design;detailed routing;engineering change order situations;global routing;macro-block tasks;minimum cost;physical design planning;polynomial-time exact algorithm;routing cost;simultaneous pin assignment and routing","","3","2","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Behavior-to-placed RTL synthesis with performance-driven placement","Daehong Kim; Jinyong Jung; Sunghyun Lee; Jinhwan Jeon; Kiyoung Choi","Electr. Eng. & Comput. Sci., Seoul Nat. Univ., South Korea","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","320","325","Interconnect delay should be considered together with computation delay during architectural synthesis in order to achieve timing closure in deep submicrometer technology. In this paper, we propose an architectural synthesis technique for distributed-register architecture, which separates interconnect delay for data transfer from component delay for computation. The technique incorporates performance-driven placement into the architectural synthesis to minimize performance overhead due to interconnect delay. Experimental results show that our methodology achieves performance improvement of up to 60% and 22% on the average.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968640","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968640","","Clocks;Computer architecture;Computer science;Delay effects;Delay estimation;Delay systems;Distributed computing;Inductance;Logic;Timing","computer architecture;delays;distributed processing;integrated circuit interconnections;integrated circuit layout;logic CAD","architectural synthesis;component delay;computation delay;deep submicrometer technology;distributed-register architecture;interconnect delay;performance-driven placement;timing closure","","12","1","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Simulation approaches for strongly coupled interconnect systems","Phillips, J.R.; Silveira, L.M.","Cadence Berkeley Labs., Cadence Design Syst. Inc., San Jose, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","430","437","Shrinking feature sizes and increasing speeds of operation make interconnect-related effects very relevant for current circuit verification methodologies. Reliable and accurate system verification requires the full analysis of circuits together with the environment that surrounds them, including the common substrate, the packaging structures, and perhaps even board information. In this paper we discuss circuit-level simulation algorithms that enable the analysis of the impact of strongly coupled interconnect structures on nonlinear circuit operation, so as to allow reliable and accurate system verification.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968665","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968665","","Buildings;Circuit analysis;Circuit noise;Circuit simulation;Coupling circuits;Inductance;Information analysis;Integrated circuit interconnections;Laboratories;Packaging","circuit simulation;integrated circuit interconnections;integrated circuit layout;integrated circuit modelling;integration;iterative methods;matrix algebra;substrates","circuit verification;circuit-level simulation algorithms;common substrate;full substrate models;matrix truncations;nonlinear circuit operation;strongly coupled interconnect systems;substrate coupling modelling;system verification;truncated substrate models","","12","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Hybrid structured clock network construction","Haihua Su; Sapatnekar, S.S.","Dept. of Electr. & Comput. Eng., Minnesota Univ., Minneapolis, MN, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","333","336","This paper hierarchically constructs a hybrid mesh/tree clock network structure consisting of overlying zero-skew clock meshes, with underlying zero-skew clock trees originating from the mesh nodes. We propose a mesh construction procedure, which guarantees zero skew under the Elmore delay model, using a simple and efficient linear programming formulation. Buffers are inserted to reduce the transition time (or rise time). As a post-processing step, wire width optimization under an accurate higher-order delay metric is performed to further minimize the transition time and propagation delay/skew. Experimental results show that the hybrid mesh/tree construction scheme can provide smaller propagation delay and transition time than a comparable clock tree.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968643","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968643","","Algorithm design and analysis;Circuits;Clocks;Delay effects;Linear programming;Propagation delay;Routing;Tree data structures;Very large scale integration;Wire","clocks;linear programming;trees (mathematics)","Elmore delay model;buffer circuit;hierarchical construction;hybrid clock network;linear programming;propagation delay;rise time;transition time;wire width optimization;zero-skew clock mesh;zero-skew clock tree","","16","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Energy efficient real-time scheduling [microprocessors]","Sinha, A.; Chandrakasan, A.P.","Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","458","463","Real-time scheduling on processors that support dynamic voltage and frequency scaling is analyzed. The Slacked Earliest Deadline First (SEDF) algorithm is proposed and it is shown that the algorithm is optimal in minimizing processor energy consumption and maximum lateness. An upper bound on the processor energy savings is also derived. Real-time scheduling of periodic tasks is also analyzed and optimal voltage and frequency allocation for a given task set is determined that guarantees schedulability and minimizes energy consumption.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968679","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968679","","Batteries;Dynamic scheduling;Dynamic voltage scaling;Energy consumption;Energy efficiency;Frequency;Heuristic algorithms;Job shop scheduling;Processor scheduling;Scheduling algorithm","microprocessor chips;processor scheduling;real-time systems","SEDF algorithm;dynamic frequency scaling;dynamic voltage scaling;energy efficient scheduling;energy saving upper bound;microprocessors;optimal frequency allocation;optimal voltage allocation;periodic task scheduling;processor energy consumption;real-time scheduling;schedulability criteria;slacked earliest deadline first algorithm","","7","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"ASF: a practical simulation-based methodology for the synthesis of custom analog circuits","Krasnicki, M.J.; Phelps, R.; Hellums, J.R.; McClung, M.; Rutenbar, R.A.; Carley, L.R.","Texas Instrum. Inc., Dallas, TX, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","350","357","This paper describes ASF, a novel cell-level analog synthesis framework that can size and bias a given circuit topology subject to a set of performance objectives and a manufacturing process. To manage complexity and time-to-market, SoC designs require a high level of automation and reuse. Digital methodologies are inapplicable to analog IP, which relies on tight control of low-level device and circuit properties that vary widely across manufacturing processes. This analog synthesis solution automates these tedious, technology specific aspects of analog design. Unlike previously proposed approaches, ASF extends the prevalent ""schematic and SPICE"" methodology used to design analog and mixed-signal circuits. ASF is topology and technology independent and can be easily integrated into a commercial schematic capture design environment. Furthermore, ASF employs a novel numerical optimization formulation that incorporates classical downhill techniques into stochastic search. ASF consistently produces results comparable to expert manual design with 10/spl times/ fewer candidate solution evaluations than previously published approaches that rely on traditional stochastic optimization methods.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968646","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968646","","Automatic control;Circuit simulation;Circuit synthesis;Circuit topology;Design automation;Integrated circuit technology;Manufacturing automation;Manufacturing processes;Stochastic processes;Time to market","SPICE;analogue integrated circuits;application specific integrated circuits;circuit CAD;circuit optimisation;circuit simulation;integrated circuit design;network topology","ASF;analog IP;cell-level simulation;circuit topology;custom analog circuit synthesis;design automation;downhill technique;numerical optimization;schematic and SPICE methodology;schematic capture design;stochastic search;system-on-chip","","19","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Challenges in power-ground integrity","Shen Lin; Chang, N.","Apache Design Solutions Inc., Palo Alto, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","651","654","With the advance of semiconductor manufacturing, EDA, and VLSI design technologies, circuits with increasingly higher speed are being integrated at an increasingly higher density. This trend causes correspondingly larger voltage fluctuations in the on-chip power distribution network due to IR-drop, L di/dt noise, or LC resonance. Therefore, power-ground integrity becomes a serious challenge in designing future high-performance circuits. In this paper, we introduce power-ground integrity, addressing its importance, verification methodology, and problem solution.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968730","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968730","","Electronic design automation and methodology;Integrated circuit manufacture;Integrated circuit technology;Network-on-a-chip;Power systems;Resonance;Semiconductor device manufacture;Semiconductor device noise;Very large scale integration;Voltage fluctuations","VLSI;circuit CAD;integrated circuit design;integrated circuit noise;power supply circuits","EDA;IR-drop;L di/dt noise;LC resonance;VLSI;density;design technologies;on-chip power distribution network;power-ground integrity;semiconductor manufacturing;speed;verification methodology;voltage fluctuations","","16","37","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Algorithm level re-computing-a register transfer level concurrent error detection technique","Wu, K.; Karri, R.","Dept. of Electr. & Comput. Eng., Polytech. Univ. Brooklyn, NY, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","537","543","In this paper we propose two algorithm-level time redundancy based Concurrent Error Detection (CED) schemes that exploit diversity in a Register Transfer (RT) level implementation. RT level diversity can be achieved either by changing the operation-to-operator allocation (allocation diversity) or by shifting the operands before re-computation (data diversity). By enabling a fault to affect the normal result and the re-computed result in two different ways, RT level diversity yields good CED capability with low area overhead. We used Synopsys Behavior Compiler (BC) to implement the technique.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968702","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968702","","Circuit faults;Combinational circuits;Computer errors;Data flow computing;Error correction;Fault detection;Hardware;Logic;Redundancy;Registers","VLSI;automatic testing;error detection;fault diagnosis;integrated circuit testing;logic testing;program compilers;redundancy","FIR filter;algorithm-level time redundancy;area overhead;concurrent error detection;data diversity;deep submicron VLSI;operation-to-operator allocation;re-computation;register transfer level;stuck at fault;synopsys behavior complier","","6","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"An analytical high-level battery model for use in energy management of portable electronic systems","Rakhmatov, D.N.; Vrudhula, S.B.K.","Dept. of Electr. & Comput. Eng., Arizona Univ., Tucson, AZ, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","488","493","Once the battery becomes fully discharged, a battery-powered portable electronic system goes off-line. Therefore, it is important to take the battery behavior into account. A system designer needs an adequate high-level model in order to make battery-aware decisions that target maximization of the system's lifetime on-line. We propose such a model: it allows a designer to predict the battery time-to-failure for a given load and provides a cost metric for lifetime optimization algorithms. Our model also allows for a tradeoff between the accuracy and the amount of computation performed. The quality of the proposed model is evaluated using a detailed low-level simulation of a lithium-ion electrochemical cell.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968687","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968687","","Algorithm design and analysis;Analytical models;Batteries;Cost function;Energy management;Job shop scheduling;Low power electronics;Permission;Power system modeling;Predictive models","cells (electric);digital simulation;electronic design automation;modelling","Li;Li-ion electrochemical cell;analytical high-level battery model;battery time-to-failure prediction;battery-powered electronic system;cost metric;energy management;lifetime optimization algorithms;low-level simulation;portable electronic systems","","55","1","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"False-noise analysis using logic implications","Glebov, A.; Gavrilov, S.; Blaauw, D.; Sirichotiyakul, S.; Chanhee Oh; Zolotov, V.","MicroStyle, Moscow, Russia","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","515","521","Cross-coupled noise analysis has become a critical concern in VLSI design. Typically, noise analysis makes the assumption that all aggressing nets can simultaneously switch in the same direction. This creates a worst-case noise pulse on the victim net that often leads to false noise violations. In this paper, we present a new approach that uses logic implications to identify the maximum set of aggressor nets that can inject noise simultaneously under the logic constraints of the circuit. We propose an approach to efficiently generate logic implications from a transistor-level description and propagate them in the circuit using ROBDD representations of the DC-connected components and a newly proposed lateral propagation method. We then show that the problem of finding the worst case logically feasible noise can be represented as a maximum weighted independent set problem and show how to efficiently solve it. Initially, we restrict our discussion to zero-delay implications, which are valid for glitch-free circuits and then extend our approach to timed implications. The proposed approaches were implemented in an industrial noise analysis tool and results are shown for a number of industrial test cases. We demonstrate that a significant reduction in the number of noise failures can be obtained from considering the logic implications as proposed in this paper, underscoring the need for false-noise analysis.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968695","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968695","","Capacitance;Circuit noise;Delay effects;Integrated circuit interconnections;Logic circuits;Noise reduction;Switches;Switching circuits;Timing;Very large scale integration","VLSI;circuit CAD;circuit analysis computing;delays;integrated circuit design;integrated circuit interconnections;integrated circuit noise;logic CAD;logic simulation;timing","ROBDD representations;VLSI designs;VLSI interconnects;cross-coupled noise analysis;false noise violations;false-noise analysis;glitch-free circuits;industrial noise analysis tool;industrial test cases;lateral propagation method;logic constraints;logic implications;maximum aggressor net set;maximum weighted independent set problem;noise analysis;noise failures;simultaneous noise injection;simultaneously switching aggressing nets;timed implications;transistor-level description;victim net;worst case logically feasible noise;worst-case noise pulse;zero-delay implications","","20","3","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Instruction generation for hybrid reconfigurable systems","Kastner, R.; Ogrenci-Memik, S.; Bozorgzadeh, E.; Sarrafzadeh, M.","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","127","130","We present an algorithm for simultaneous template generation and matching. The algorithm profiles the graph and iteratively contracts edges to create the templates. The algorithm is general and can be applied to any type of graph, including directed graphs and hypergraphs. We discuss how to target the algorithm towards the novel problem of instruction generation and selection for a hybrid (re)configurable systems. In particular, we target the strategically programmable system, which embeds complex computational units like ALUs, IP blocks, etc. into a configurable fabric. We argue that an essential compilation step for these systems is instruction generation, as it is needed to specify the functionality of the embedded computational units. Additionally, instruction generation can be used to create soft macros tightly sequenced pre-specified operations placed in the configurable fabric.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968608","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968608","","Circuits;Computer aided instruction;Computer science;Contracts;Embedded computing;Fabrics;Finite impulse response filter;Hybrid power systems;Iterative algorithms;Logic","VLSI;application specific integrated circuits;directed graphs;field programmable gate arrays;integrated circuit design;logic CAD;logic partitioning;reconfigurable architectures","FPGA;compilation step;complex computational units;configurable fabric;directed graphs;edges;hybrid reconfigurable systems;hypergraphs;instruction generation;iterative contracting;logic synthesis;partitioning;pre-specified operations;soft macros;strategically programmable system;template generation;template matching","","6","1","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Single-pass redundancy-addition-and-removal","Chih-Wei Chang; Marek-Sadowska, M.","Dept. of Electr. & Comput. Eng., California Univ., Santa Barbara, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","606","609","Redundancy-addition-and-removal is a rewiring technique which for a given target wire w/sub t/ finds a redundant alternative wire w/sub a/. Addition of w/sub a/ makes w/sub t/ redundant and hence removable without changing the overall circuit functionality. Incremental logic restructuring based on this technique has been used in many applications. However, the search for valid alternative wires requires trial-and-error redundancy testing of a potentially large set of candidate Wires. We study the fundamental theory behind this technique and propose a new reasoning scheme which directly identifies alternative wires without performing trial-and-error tests. Experimental results show up to 15 times speedup in comparison to the best techniques in literature.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968723","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968723","","Circuit testing;Engines;Field programmable gate arrays;Filters;Logic gates;Performance evaluation;Redundancy;Routing;Timing;Wires","combinational circuits;logic CAD;logic gates;logic testing;redundancy;timing;wiring","candidate wires;combinational logic restructuring technique;incremental logic restructuring;logic gates;logic synthesis;overall circuit functionality;reasoning scheme;redundancy-addition-and-removal;rewiring technique;single-pass technique;speedup;target wire;timing estimation;trial-and-error redundancy testing","","7","1","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"An integrated data path optimization for low power based on network flow method","Chun-Gi Lyuh; Taewhan Kim; Liu, C.L.","Dept. of Electr. Eng. & Comput. Sci., Korea Adv. Inst. of Sci. & Technol., Seoul, South Korea","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","553","559","We propose an effective algorithm for power optimization in behavioral synthesis. In previous work, it has been shown that several hardware allocation/binding problems for power optimization can be formulated as network flow problems and be solved optimally. However, in these formulations, a fixed schedule was assumed. In such context, one key problem is: given an optimal network flow solution to a hardware allocation/binding problem for a schedule, how to generate a new optimal network flow solution rapidly for a local change of the schedule. To this end, from a comprehensive analysis of the relation between network structure and flow computation, we devise a two-step procedure: (Step 1) max-flow computation step which finds a valid (maximum) flow solution while retaining the previous (maximum flow of minimum cost) solution as much as possible; (Step 2) min-cost computation step which incrementally refines the flow solution obtained in Step 1, using the concept of finding a negative cost cycle in the residual graph for the flow. The proposed algorithm can be applied effectively to several important high-level data path optimization problems (e.g., allocations/bindings of functional units, registers, buses, and memory ports) when we have the freedom to choose a schedule that will minimize power consumption. Experimental results (for bus synthesis) on benchmark problems show that our designs are 5.2% more power-efficient over the best known results, which is due to (a) exploitation of the effect of scheduling and (b) optimal binding for every schedule instance. Furthermore, our algorithm is about 2.8 times faster in run time over the full network flow based (optimal) bus synthesis algorithm, which is due to (c) our novel (two-step) mechanism which utilize the previous flow solution to reduce redundant flow computations.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968704","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968704","","Computer networks;Computer science;Costs;Hardware;Network synthesis;Optimization methods;Portable computers;Power dissipation;Processor scheduling;Very large scale integration","circuit optimisation;high level synthesis;power supplies to apparatus;scheduling;system buses","behavioral synthesis;fixed schedule;flow computation;high-level data path optimization;network structure;optimal network flow solution;power consumption;power optimization;two-step procedure","","3","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Efficient conflict driven learning in a Boolean satisfiability solver","Lintao Zhang; Madigan, C.F.; Moskewicz, M.H.; Malik, S.","Dept. of Electr. Eng., Princeton Univ., NJ, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","279","285","One of the most important features of current state-of-the-art SAT solvers is the use of conflict based backtracking and learning techniques. In this paper, we generalize various conflict driven learning strategies in terms of different partitioning schemes of the implication graph. We re-examine the learning techniques used in various SAT solvers and propose an array of new learning schemes. Extensive experiments with real world examples show that the best performing new learning scheme has at least a 2/spl times/ speedup compared with learning schemes employed in state-of-the-art SAT solvers.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968634","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968634","","Automatic test pattern generation;Data mining;Databases;Electronic design automation and methodology;Formal verification;NP-complete problem;Polynomials","Boolean functions;computability;computational complexity;electronic design automation;graph theory;learning systems;logic CAD;logic partitioning","Boolean satisfiability solver;SAT solvers;conflict based backtracking;conflict driven learning;implication graph;learning techniques;partitioning schemes;speedup","","55","3","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Congestion aware layout driven logic synthesis","Kutzschebauch, T.; Stok, L.","IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","216","223","In this paper, we present novel algorithms that effectively combine physical layout and early logic synthesis to improve overall design quality. In addition, we employ partitioning and clustering algorithms to achieve faster turn around times. With the increasing complexity of designs, the traditional separation of logic and physical design leads to sub-optimal results as the cost functions employed during logic synthesis do not accurately represent physical design information. While this problem has been addressed extensively, the existing solutions apply only simple synthesis transforms during physical layout and are generally unable to reverse decisions made during logic minimization and technology mapping, that have a major negative impact on circuit structure. In our novel approach, we propose congestion aware algorithms for layout driven decomposition and technology mapping, two of the steps that affect congestion the most during logic synthesis, to effectively decrease wire length and improve congestion. In addition, to improve design turn-around-time and handle large designs, we present an approach in which synthesis partitioning and placement clustering co-exist, reflecting the different characteristics of logical and physical domain.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968621","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968621","","Circuit synthesis;Clustering algorithms;Cost function;Integrated circuit synthesis;Logic circuits;Logic design;Minimization;Partitioning algorithms;Timing;Wire","VLSI;circuit CAD;circuit layout CAD;high level synthesis;integrated circuit layout;integrated logic circuits;logic partitioning;minimisation of switching nets","VLSI circuits;clustering algorithms;congestion aware algorithms;congestion aware layout driven logic synthesis;design quality;layout driven decomposition;layout-driven technology mapping;logic minimization;partitioning algorithms;physical layout;placement clustering;synthesis partitioning;wire length reduction","","14","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Constraint satisfaction for relative location assignment and scheduling","Alba-Pinto, C.; Mesman, B.; Jess, J.","Design Autom. Sect., Eindhoven Univ. of Technol., Netherlands","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","384","390","Tight data- and timing constraints are imposed by communication and multimedia applications. The architecture for the embedded processor implies resource constraints. Instead of random-access registers, relative location storages or rotating register files are used to exploit the available parallelism of resources by means of reducing the initiation interval in pipelined schedules. Therefore, the compiler or synthesis tool must deal with the difficult tasks of scheduling of operations and location assignment of values while respecting all the constraints including the storage file capacity. This paper presents a method that handles constraints of relative location storages during scheduling together with timing and resource constraints. The characteristics of the coloring of conflict graphs, representing the relative overlap of value instances, are analyzed in order to identify the bottlenecks for location assignment with the aim of serializing their lifetimes. This is done with pairs of loop instances of values until it can be guaranteed that all constraints will be satisfied.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968652","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968652","","Clocks;Design automation;Embedded system;Kernel;Laboratories;Multimedia communication;Multimedia systems;Processor scheduling;Registers;Timing","constraint theory;embedded systems;multimedia computing;pipeline processing;resource allocation;scheduling;timing","bottlenecks;conflict graphs;constraint satisfaction;embedded processor;initiation interval;loop instances;multimedia applications;pipelined schedules;relative location assignment;relative location storages;resource constraints;rotating register files;scheduling;storage file capacity;timing constraints;value instances","","0","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Improving the robustness of a surface integral formulation for wideband impedance extraction of 3D structures","Zhenhai Zhu; Jingfang Huang; Song, B.; White, J.","Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","592","597","In order for parasitic extraction of high-speed integrated circuit interconnect to be sufficiently efficient, and fit with model-order reduction techniques, a robust wideband surface integral formulation is essential. One recently developed surface integral formulation has shown promise, but was plagued with numerical difficulties of poorly understood origin. We show that one of that formulation's difficulties was related to the inaccuracy in the approach to evaluate integrals over discretization panels, and we present an accurate approach based on an adapted piecewise quadrature scheme. We also show that the condition number of the original system of integral equations can be reduced by differentiating one of the integral equations. Computational results on a ring and a spiral inductor are used to show that the new quadrature scheme and the differentiated integral formulation improve accuracy and accelerate the convergence of iterative solution methods.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968718","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968718","","Acceleration;High speed integrated circuits;Inductors;Integral equations;Integrated circuit interconnections;Integrated circuit modeling;Robustness;Spirals;Surface fitting;Wideband","circuit layout CAD;high-speed integrated circuits;inductors;integral equations;integrated circuit interconnections;integrated circuit layout;iterative methods;piecewise polynomial techniques;reduced order systems","3D structures;adapted piecewise quadrature scheme;differentiated integral formulation;discretization panels;high-speed integrated circuit interconnect;integral equations;iterative solution methods;model-order reduction techniques;parasitic extraction;robustness;spiral inductor;surface integral formulation;wideband impedance extraction","","4","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Power-delay modeling of dynamic CMOS gates for circuit optimization","Rossello, J.L.; Segura, J.","Phys. Dept., Balearic Islands Univ., Palma de Mallorca, Spain","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","494","499","We present an accurate analytical expression to compute power and delay of domino CMOS circuits from a detailed description of internal capacitor switching and discharging currents. The expression obtained accounts for the main effects in complex sub-micron gates like velocity saturation effects, body effect, device sizes and coupling capacitors. The energy-delay product is also evaluated and analyzed. Results are compared to HSPICE simulations (level 50) for a 0.18 /spl mu/m CMOS technology.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968689","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968689","","CMOS logic circuits;Capacitance;Capacitors;Circuit optimization;Clocks;Delay;Energy consumption;MOSFETs;Power dissipation;Semiconductor device modeling","CMOS digital integrated circuits;SPICE;VLSI;capacitors;circuit optimisation;circuit simulation;delays;electric current;integrated circuit design;integrated circuit modelling","0.18 micron;CMOS technology;HSPICE simulations;body effect;circuit optimization;coupling capacitors;device sizes;domino CMOS circuits;dynamic CMOS gates;energy-delay product;internal capacitor discharging currents;internal capacitor switching currents;power-delay modeling;velocity saturation effects","","5","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"A router for symmetrical FPGAs based on exact routing density evaluation","Nak-Woong Eum; Taewhan Kim; Chong-Min Kyung","Electron. & Telecom. Res. Inst., Taejon, South Korea","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","137","143","This paper presents a new performance and routability driven routing algorithm for symmetrical array based field-programmable gate arrays (FPGAs). A key contribution of our work is to overcome one essential limitation of the previous routing algorithms: inaccurate estimations of routing density which were too general for symmetrical FPGAs. To this end, we derive an exact routing density calculation that is based on a precise analysis of the structure (switch block) of symmetrical FPGAs, and utilize it consistently in global and detailed routings. With an introduction of the proposed accurate routing metrics, we design a new routing algorithm called a cost-effective net-decomposition based routing which is fast, and yet produces remarkable routing results in terms of both mutability and path/net delays. We performed an extensive experiment to show the effectiveness of our algorithm based on the proposed cost metrics.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968610","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968610","","Algorithm design and analysis;Costs;Delay;Field programmable gate arrays;Programmable logic arrays;Routing;Switches;Table lookup;Telecommunications;Wire","circuit layout CAD;delays;field programmable gate arrays;high level synthesis;integrated circuit layout;network routing","accurate routing metrics;cost-effective net-decomposition based routing;detailed routing;exact routing density calculation;field-programmable gate arrays;global routing;path/net delays;performance driven routing algorithm;routability driven routing algorithm;switch block;symmetrical array based FPGAs","","1","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Behavioral modeling of analog circuits by wavelet collocation method","Xin Li; Xuan Zeng; Dian Zhou; Xieting Ling","ASIC & Syst. State Key Lab., Fudan Univ., Shanghai, China","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","65","69","In this paper, we develop a wavelet collocation method with nonlinear companding for behavioral modeling of analog circuits. To construct the behavioral models, the circuit is first partitioned into building blocks and the input-output function of each block is then approximated by wavelets. As the blocks are mathematically represented by sets of simple wavelet basis functions, the computation cost for the behavioral simulation is significantly reduced. The proposed method presents several merits compared with those conventional techniques. First, the algorithm for expanding input-output functions by wavelets is a general-purpose approach, which can be applied in automatically modeling of different analog circuit blocks with different structures. Second, both the small signal effect and the large signal effect are modeled in a unified formulation, which eases the process of modeling and simulation. Third, a nonlinear companding method is developed to control the modeling error distribution, To demonstrate the promising features of the proposed method, a 4th order switched-current filter is employed to build the behavioral model.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968599","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968599","","Analog circuits;Circuit simulation;Computational efficiency;Computational modeling;Cost function;Error correction;Microelectronics;Polynomials;Predictive models;Signal processing","analogue computer circuits;analogue integrated circuits;circuit simulation;mixed analogue-digital integrated circuits;nonlinear network analysis;wavelet transforms","4th order SI filter;analog circuits;behavioral modeling;behavioral-level simulations;building blocks;circuit partitioning;computation cost reduction;input-output function approximation;large signal effect;modeling error distribution control;nonlinear circuits;nonlinear companding method;small signal effect;switched-current filter;wavelet basis functions;wavelet collocation method","","2","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Solution of parallel language equations for logic synthesis","Yevtushenko, N.; Villa, T.; Brayton, R.K.; Petrenko, A.","Dept. of EECS, Tomsk State Univ., Russia","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","103","110","The problem of designing a component that, combined with a known part of a system, conforms to a given overall specification arises in several applications ranging from logic synthesis to the design of discrete controllers. We cast the problem as solving abstract equations over languages. Language equations can be defined with respect to several language composition operators such as synchronous composition, /spl middot/, and parallel composition, /spl square/; conformity can be checked by language containment. In this paper, we address parallel language equations. Parallel composition arises in the context of modeling delay-insensitive processes and their environments. The parallel composition operator models an exchange protocol by which an input is followed by an output after a finite exchange of internal signals. It abstracts a system with two components with a single message in transit, such that at each instance either the components exchange messages or one of them communicates with its environment, which submits the next external input to the system only after the system has produced an external output in response to the previous input. We study the most general solutions of the language equation A/spl square/X/spl sube/C, and define the language operators needed to express them. Then we specialize such equations to languages associated with important classes of automata used for modeling systems, e.g., regular languages and FSM languages. In particular, for A/spl square/X/spl sube/C, we give algorithms for computing: the largest FSM language solution, the largest complete solution, and the largest solution whose composition with A yields a complete FSM language. We solve also FSM equations under bounded parallel composition. In this paper, we give concrete algorithms for computing such solutions, and state and prove their correctness.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968605","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968605","","Abstracts;Automata;Concrete;Context modeling;Control system synthesis;Delay;Equations;Logic design;Parallel languages;Protocols","finite state machines;formal languages;logic CAD;parallel languages","FSM equations;FSM languages;abstract equations;automata;bounded parallel composition;component design;component specification;computing algorithms;conformity;delay-insensitive process environments;delay-insensitive process modeling;discrete controller design;exchange protocol models;external input;external output;finite internal signal exchange;language composition operators;language containment;language equation;language equations;language operators;logic synthesis;message exchange;message transit;modeling systems;parallel composition;parallel composition operator;parallel language equations;regular languages;synchronous composition;system abstracting","","6","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"On identifying don't care inputs of test patterns for combinational circuits","Kajihara, S.; Miyase, K.","Dept. of Comput. Sci. & Electron., Kyushu Inst. of Technol., Iizuka, Japan","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","364","369","Given a test set for stuck at faults, some of primary input values may be changed to opposite logic values without losing fault coverage. We can regard such input values as don't care (X). In this paper, we propose a method for identifying X inputs of test vectors in a given test set. While there are many combinations of X inputs in the test set generally, the proposed method finds one including X inputs as many as possible, by using fault simulation and procedures similar to implication and justification of ATPG algorithms. Experimental results for ISCAS benchmark circuits show that approximately 66% of inputs of un-compacted test sets could be X in average. Even for compacted test sets, the method found that approximately 47% of inputs are X. Finally, we discuss how logic values are reassigned to the identified X inputs where several applications exist to make test vectors more desirable.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968648","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968648","","Benchmark testing;Circuit faults;Circuit simulation;Circuit testing;Combinational circuits;Electronic equipment testing;Fault detection;Logic testing;Microelectronics;Test pattern generators","automatic test pattern generation;combinational circuits;fault simulation;logic testing","ATPG algorithm;combinational circuit;don't care inputs;fault coverage;fault simulation;logic values;stuck-at fault;test pattern","","31","3","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"CASh: a novel ""Clock As Shield"" design methodology for noise immune precharge-evaluate logic","Yonghee Im; Roy, K.","Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","337","341","In gigascale integrated circuits (GSI), interconnects are expected to play a more dominant role in circuit performance than transistor cells. The circuit performance is affected by signal integrity as cross-talk becomes more significant with the sealing of feature sizes. Many attempts have been made to improve noise immunity, but all require the sacrifice of speed as a tradeoff, especially in dynamic circuits. Avoiding noise problems while maintaining the desired speed would involve increased wire spacing or extensive shielding, both of which are unfavorable due to demands for high density and a relatively higher cost of wires in current process technologies. We propose a novel methodology in which clock lines are used as shielding wires to reduce cross-talk effects in domino circuits, thereby minimizing the possibility of functional failures. In addition, this method provides another benefit: a small buffer size is required for driving a long interconnect for iso-noise immunity. Since clock lines, which are always required in domino circuits, are used to shield signal lines, speed penalty and area overhead which are drawbacks of previous work can be avoided. This design methodology CASh (Clock As Shielding) demonstrates the superiority over conventional methods. HSPICE simulations on a 2-input domino AND gate and 4 and 8-bit full adders designed in CASh show higher noise immunity over conventional design.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968644","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968644","","Circuit noise;Circuit optimization;Circuit simulation;Clocks;Costs;Crosstalk;Design methodology;Integrated circuit interconnections;Integrated circuit noise;Wires","SPICE;adders;clocks;crosstalk;integrated circuit noise;logic design;logic gates;shielding","4 bit;8 bit;AND gate;CASh;Clock as Shield design methodology;HSPICE simulation;buffer size;crosstalk;domino circuit;dynamic circuit;full adder;gigascale integrated circuit;interconnect;noise immunity;precharge-evaluate logic;signal integrity","","1","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Crosstalk fault detection by dynamic I/sub dd/","Xiaoyun Sun; Seonki Kim; Vinnakota, B.","Dept. of Electr. & Comput. Eng., Minnesota Univ., Minneapolis, MN, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","375","378","Undesired capacitive crosstalk between signals is expected to be a significant concern in deep submicron circuits. New test techniques are needed for these crosstalk faults since they may cause unacceptable performance degradation. We analyze the impact of crosstalk faults on a circuit's power dissipation. Crosstalk faults can be detected by monitoring the dynamic supply current. The test method is based on a recently developed dynamic I/sub dd/ test metric, the energy consumption ratio (ECR). ECR-based test has been shown to be effective at tolerating the impact of process variations. In this paper, we apply an ECR-based test method called ECR-VDD test to detect the crosstalk faults. The effectiveness of the method is demonstrated by simulation results.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968650","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968650","","Circuit faults;Circuit testing;Crosstalk;Current supplies;Degradation;Electrical fault detection;Energy consumption;Fault detection;Monitoring;Power dissipation","CMOS digital integrated circuits;VLSI;crosstalk;delays;fault diagnosis;integrated circuit testing;logic simulation;logic testing;low-power electronics","CMOS;capacitive crosstalk;crosstalk fault detection;deep submicron circuits;delays;dynamic I/sub dd/;dynamic supply current;energy consumption ratio;performance degradation;power dissipation;process variations;test techniques","","0","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Bus encoding to prevent crosstalk delay","Victor, B.; Keutzer, K.","Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","57","63","The propagation delay across long on-chip buses is increasingly becoming a limiting factor in high-speed designs. Crosstalk between adjacent wires on the bus may create a significant portion of this delay. Placing a shield wire between each signal wire alleviates the crosstalk problem but doubles the area used by the bus, an unacceptable consequence when the bus is routed using scarce top-level metal resources. Instead, we propose to employ data encoding to eliminate crosstalk delay within a bus. This paper presents a rigorous analysis of the theory behind ""self-shielding codes"", and gives the fundamental theoretical limits on the performance of codes with and without memory. Specifically, we find that a 32-bit bus can be encoded with 40 wires using a code with memory or 46 wires with a memoryless code, in comparison to the 63 wires required with simple shielding.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968598","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968598","","Capacitance;Clocks;Crosstalk;Delay effects;Encoding;Geometry;Logic;Performance analysis;Propagation delay;Wires","circuit layout CAD;crosstalk;delays;high-speed integrated circuits;integrated circuit design;network routing;shielding","32 bit;adjacent wires;bus encoding;crosstalk delay;high-speed designs;memoryless code;on-chip buses;propagation delay;scarce top-level metal resources;self-shielding codes;shield wire","","106","3","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"A new algorithm for routing tree construction with buffer insertion and wire sizing under obstacle constraints","Xiaoping Tang; Ruiqi Tian; Hua Xiang; Wong, D.F.","Texas Univ., Austin, TX, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","49","56","Buffer insertion and wire sizing are critical in deep submicron VLSI design. This paper studies the problem of constructing routing trees with simultaneous buffer insertion and wire sizing in the presence of routing and buffer obstacles. No previous algorithms consider all these factors simultaneously. Previous dynamic programming based algorithm is first extended to solve the problem. However, with the size of routing graph increasing and with wire sizing taken into account, the time and space requirement increases enormously. Then a new approach is proposed to formulate the problem as a series of graph problems. The routing tree solution is obtained by finding shortest paths in a series of graphs. In the new approach, wire sizing can be handled almost without any additional time and space requirement, Moreover, the time and space requirement is only polynomial in terms of the size of routing graph. Our algorithm differs from traditional dynamic programming, and is capable of addressing the problem of inverter insertion and sink polarity. Both theoretical and experimental results show that the graph-based algorithm outperforms the DP-based algorithm by a large margin. We also propose a hierarchical approach to construct routing tree for a large number of sinks.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968597","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968597","","Delay;Dynamic programming;Heuristic algorithms;Integrated circuit interconnections;Inverters;Polynomials;Routing;Tree graphs;Very large scale integration;Wire","VLSI;circuit CAD;computational complexity;constraint handling;delays;graphs;integrated circuit design;network routing;trees (mathematics)","buffer insertion;buffer obstacles;deep submicron VLSI design;dynamic programming;graph;routing graph;routing trees;shortest paths;simultaneous buffer insertion;wire sizing","","21","3","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"On the optimization power of redundancy addition and removal techniques for sequential circuits","San Millan, E.; Entrena, L.; Espejo, J.A.","Electrical, Electron. & Autom. Eng. Dept., Univ. Carlos III, Madrid, Spain","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","91","94","This paper attempts to determine the capabilities of existing redundancy addition and removal (SRAR) techniques for logic optimization of sequential circuits. To this purpose, we compare this method with the retiming and resynthesis (RaR) techniques. For the RaR case, the set of possible transformations has been established by relating them to STG transformations by other authors. Following these works, we first formally demonstrate that logic transformations provided by RaR are covered by SRAR as well. Then, we also show that SRAR is able to identify transformations that cannot be found by RaR. This way we prove the higher potential of the sequential redundancy addition and removal techniques over the retiming and resynthesis techniques.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968603","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968603","","Automation;Combinational circuits;Equivalent circuits;Flip-flops;Logic gates;Merging;Optimization methods;Power engineering and energy;Sequential circuits","circuit optimisation;logic design;redundancy;sequential circuits","RaR techniques;RaR transformations;SRAR techniques;SRAR transformations;STG transformations;logic optimization;logic transformations;optimization power;redundancy addition and removal techniques;retiming and resynthesis techniques;sequential circuits;sequential redundancy addition and removal techniques","","1","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"A simulation-based method for the verification of shared memory in multiprocessor systems","Taylor, S.; Ramey, C.; Barner, C.; Asher, D.","Compaq Comput. Corp., Houston, TX, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","10","17","As processor architectural complexity increases, greater effort must be focused on functional verification of the chip as a component of the system. Multiprocessor verification presents a particular challenge in terms of both difficulty and importance. While formal methods have made significant progress in the validation of coherence protocols, these methods are not always practical to apply to the structural implementation of a complex microprocessor. This paper describes a simulation-based approach to modeling and checking the shared-memory properties of the Alpha architecture by using a directed acyclic graph to represent memory-access orderings. The resulting tool is integrated with a simulation model of an Alpha implementation, allowing the user to verify aspects of the implementation with respect to the overall architectural specification. Both an implementation-independent and an implementation-specific version of the tool are discussed.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968591","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968591","","Coherence;Computational modeling;Concurrent computing;Law;Microprocessors;Multiprocessing systems;Programming profession;Protocols;Random access memory;Read-write memory","circuit simulation;directed graphs;formal verification;integrated circuit design;logic simulation;microprocessor chips;parallel architectures;shared memory systems","Alpha architecture;complex microprocessor;directed acyclic graph;functional verification;implementation-independent version;implementation-specific version;memory-access orderings;multiprocessor verification;overall architectural specification;processor architectural complexity;shared memory verification;simulation-based method","","7","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA","Hoffmann, A.; Schliebusch, O.; Nohl, A.; Braun, G.; Wahlen, O.; Meyr, H.","Integrated Signal Process. Syst., RWTH Aachen, Germany","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","625","630","The development of application specific instruction set processors (ASIP) is currently the exclusive domain of the semiconductor houses and core vendors. This is due to the fact that building such an architecture is a difficult task that requires expert knowledge in different domains: application software development tools, processor hardware implementation, and system integration and verification. This paper presents a retargetable framework for ASIP design which is based on machine descriptions in the LISA language. From that, software development tools can be automatically generated including HLL C-compiler, assembler, linker, simulator and debugger frontend. Moreover, synthesizable HDL code can be derived which can then be processed by standard synthesis tools. Implementation results for a low-power ASIP for DVB-T acquisition and tracking algorithms designed with the presented methodology are given.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968726","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968726","","Application software;Application specific processors;Assembly;Buildings;Code standards;Computer architecture;Design methodology;Digital video broadcasting;Hardware design languages;Programming","C language;application specific integrated circuits;circuit CAD;development systems;formal verification;hardware description languages;instruction sets;integrated circuit design;logic CAD;microprocessor chips","DV13-T acquisition and tracking algorithms;HLL C-compiler;LISA;application software development tools;application specific instruction set processors;assembler;debugger frontend;linker;machine description language;processor hardware implementation;retargetable framework;simulator;software development tools;synthesizable HDL code;system integration;system verification","","22","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Addressing the timing closure problem by integrating logic optimization and placement","Gosti, W.; Khatri, S.R.; Sangiovanni-Vincentelli, A.L.","Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","224","231","Timing closure problems occur when timing estimates computed during logic synthesis do not match with timing estimates computed from the layout of the circuit. In such a situation, logic synthesis and layout synthesis are iterated until the estimates match. The number of such iterations is becoming larger as technology scales. Timing closure problems occur mainly due to the difficulty in accurately predicting interconnect delay during logic synthesis. In this paper, we present an algorithm that integrates logic synthesis and global placement to address the timing closure problem. We introduce technology independent algorithms as well as technology dependent algorithms. Our technology independent algorithms are based on the notion of ""wire-planning"". All these algorithms interleave their logic operations with local and incremental/full global placement, in order to maintain a consistent placement while the algorithm is run. We show that by integrating logic synthesis and placement, we avoid the need to predict interconnect delay during logic synthesis. We demonstrate that our scheme significantly enhances the predictability of wire delays, thereby solving the timing closure problem. This is the main result of our paper. Our results also show that our algorithms result in a significant reduction in total circuit delay. In addition, our technology independent algorithms result in a significant circuit area reduction.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968622","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968622","","Circuit synthesis;Delay;Fabrication;Integrated circuit interconnections;Logic circuits;Pins;Radio access networks;Scattering;Timing;Wire","circuit CAD;circuit layout CAD;circuit optimisation;delay estimation;high level synthesis;integrated circuit layout;timing","IC design;IC layout;circuit area reduction;delay minimization;global placement;interconnect delay;logic optimization;logic synthesis;technology dependent algorithms;technology dependent optimization;technology independent algorithms;technology independent optimization;timing closure problems;timing estimates;wire delays;wire-planning","","17","2","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"A system for synthesizing optimized FPGA hardware from Matlab(R)","Haldar, M.; Nayak, A.; Choudhary, A.; Banerjee, P.","","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","314","319","Efficient high level design tools that can map behavioral descriptions to FPGA architectures are one of the key requirements to fully leverage FPGA for high throughput computations and meet time-to-market pressures. We present a compiler that takes as input algorithms described in MATLAB and generates RTL VHDL. The RTL VHDL then can be mapped to FPGAs using existing commercial tools. The input application is mapped to multiple FPGAs by parallelizing the application and embedding communication and synchronization primitives automatically. Our compiler infers the minimum number of bits required to represent the variable through a precision analysis framework. The compiler can leverage optimized IP cores to enhance the hardware generated. The compiler also exploits parallelism in the input algorithm by pipelining in the presence of resource constraints. We demonstrate the utility of the compiler by synthesizing hardware for a couple of signal/image processing algorithms and comparing them with manually designed hardware.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968639","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968639","","Computer architecture;Computer languages;Field programmable gate arrays;Hardware;MATLAB;Optimizing compilers;Parallel processing;Pipeline processing;Throughput;Time to market","circuit optimisation;field programmable gate arrays;hardware description languages;image processing;logic CAD;parallelising compilers;pipeline processing","FPGA architectures;MATLAB;RTL VHDL;compiler;high throughput computations;input algorithm;multi-FPGA parallelisation;optimisation;pipelining;signal image processing algorithms;synchronization;time-to-market pressures","","19","1","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Formulae and applications of interconnect estimation considering shield insertion and net ordering","Ma, J.D.Z.; Lei He","Dept. of Electr. & Comput. Eng., Wisconsin Univ., Madison, WI, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","327","332","It has been shown recently that simultaneous shield insertion and net ordering (called SINO/R as only random shields are used) provides an area-efficient solution to reduce the RLC noise. In this paper, we first develop simple formulae with errors less than 10% to estimate the number of shields in the min-area SINO/R solution. In order to accommodate pre-routed P/G wires that also serve as shields, we then formulate two new SINO problems: SINO/SPR and SINO/UPG, and propose effective and efficient two-phase algorithms to solve them. Compared to the existing dense wiring fabric scheme, the resulting SINO/SPR and SINO/UPG schemes maintain the regularity of the P/G structure, have negligible penalty on noise and delay variation, and reduce the total routing area by up to 42% and 36%, respectively. Further, we develop various pre-layout estimation formulae for shielding areas and optimal P/G structures under different routing styles. These formulae can be readily used to guide global routing and high-level design decisions.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968641","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968641","","Circuits and systems;Coupling circuits;Crosstalk;Delay;Fabrics;Noise reduction;Routing;Switches;Wires;Wiring","circuit CAD;high level synthesis;integrated circuit layout;random processes;shielding","RLC noise;SINO SPR schemes;SINO UPG schemes;curve fitting;global routing;high-level design;min area SINO R solution;net ordering;nonlinear regression analysis;pre-layout estimation;random shields;routing area;simultaneous shield insertion","","11","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"IC power distribution challenges","Bobba, S.; Thorp, T.; Aingaran, K.; Liu, D.","","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","643","650","With each technology generation, delivering a time-varying current with reduced nominal supply voltage variation is becoming more difficult due to increasing current and power requirements. The power delivery network design becomes much more complex and requires accurate analysis and optimizations at all levels of abstraction in order to meet the specifications. We describe techniques for estimation of the supply voltage variations that can be used in the design of the power delivery network. We also describe the decoupling capacitor hierarchy that provides a low impedance to the increasing high-frequency current demand and limits the supply voltage variations. Techniques for high-level power estimation that can be used for performance vs. power trade-offs to reduce the current and power requirements of the circuit are also presented.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968729","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968729","","Capacitors;Circuits;Clocks;Frequency;Heat transfer;Impedance;Power distribution;Power supplies;Power systems;Threshold voltage","VLSI;circuit optimisation;integrated circuit design;low-power electronics;power supply circuits","IC power distribution;decoupling capacitor hierarchy;high-frequency current demand;nominal supply voltage variation;optimizations;power delivery network;supply voltage variations;time-varying current","","25","4","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"On the signal bounding problem in timing analysis","Jin-Fuw Lee; Ostapko, D.L.; Soreff, J.; Wong, C.K.","IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","507","514","In this paper, we study the propagation of slew dependent bounding signals and the corresponding slew problem in static timing analysis. The selection of slew from the latest arriving signal, a commonly used strategy, may violate the rule of monotonic delay. Several methods for generating bounding signals to overcome this difficulty are described. The accuracy and monotonicity of each method is analyzed. These methods can be easily implemented in a static timer to improve the accuracy.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968693","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968693","","Chip scale packaging;Circuit optimization;Circuit simulation;Computer science;Delay lines;Propagation delay;Signal analysis;Signal generators;Switches;Timing","circuit CAD;circuit analysis computing;integrated circuit design;timing","bounding signals;chip design;latest arriving signal;monotonic delay rule;monotonicity;signal bounding problem;slew dependent bounding signal propagation;slew problem;slew selection;static timer;static timing analysis;timing accuracy;timing analysis","","4","1","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Sequential SPFDs","Sinha, S.; Kuehlmann, A.; Brayton, R.K.","California Univ., Berkeley, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","84","90","SPFDs are a mechanism to express flexibility in Boolean networks. Introduced by Yamashita et al. in the context of FPGA synthesis [1996], they were extended later to general combinational networks. We introduce the concept of sequential SPFDs and provide an algorithm to compute them based on a partition of the state bits. The SPFDs, of each component in the partition are used to generate equivalence classes of states. We provide a formal relation between the resulting state classification and the equivalence classes produced by classical state minimization of completely specified machines. The SPFDs, associated with the state bits can be applied for re-encoding the state space. For this, we give an algorithm to re-synthesize the sequential circuit using sequential SPFDs and the new state re-encoding.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968602","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968602","","Automata;Cows;Explosions;Field programmable gate arrays;Minimization;Network synthesis;Observability;Partitioning algorithms;Sequential circuits;State-space methods","Boolean functions;formal verification;logic CAD;logic partitioning;sequential circuits;state-space methods","Boolean networks;equivalence classes;formal relation;partition;sequential SPFDs;sequential circuit;sets of pairs of functions to be distinguished;state bits;state classification;state space re-encoding","","3","1","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Minimum-buffered routing of non-critical nets for slew rate and reliability control","Alpert, C.; Kahng, A.B.; Bao Liu; Mandoiu, I.; Zelikovsky, A.","Dept. of Comput. Sci. & Eng., California Univ., San Diego, La Jolla, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","408","415","In high-speed digital VLSI design, bounding the load capacitance at gate outputs is a well-known methodology to improve coupling noise immunity, reduce degradation of signal transition edges, and reduce delay uncertainty due to coupling noise. Bounding load capacitance also improves reliability with respect to hot-carrier oxide breakdown and AC self-heating in interconnects, and guarantees bounded input rise/fall times at buffers and sinks. This paper introduces a new minimum-buffer routing problem (MBRP) formulation which requires that the capacitive load of each buffer, and of the source driver, be upper-bounded by a given constant. Our contributions include the following. (i) We give linear-time algorithms for optimal buffering of a given routing tree with a single (inverting or noninverting) buffer type. (ii) For simultaneous routing and buffering with a single noninverting buffer type, we give a factor 2(1+/spl epsiv/) approximation algorithm and prove that no algorithm can guarantee a factor smaller than 2 unless P=NP. For the case of a single inverting buffer type, we give a factor 4(1+/spl epsiv/) approximation algorithm. (iii) We give local-improvement and clustering based MBRP heuristics with improved practical performance, and present a comprehensive experimental study comparing the runtime/quality trade-offs of the proposed MBRP heuristics on test cases extracted from recent industrial designs.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968659","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968659","","Approximation algorithms;Capacitance;Clustering algorithms;Degradation;Delay;Noise reduction;Routing;Signal design;Uncertainty;Very large scale integration","VLSI;buffer circuits;capacitance;dielectric thin films;digital integrated circuits;high-speed integrated circuits;hot carriers;integrated circuit design;integrated circuit interconnections;integrated circuit noise;integrated circuit reliability;network routing","AC self-heating;MBRP formulation;MBRP heuristics;approximation algorithm;bounded input rise/fall times;buffer capacitive load;buffering;buffers;clustering based MBRP heuristics;coupling noise;coupling noise immunity;delay uncertainty;gate outputs;high-speed digital VLSI design;hot-carrier oxide breakdown;interconnects;inverting buffer type;linear-time algorithms;load capacitance bounding;local-improvement based MBRP heuristics;minimum-buffer routing problem formulation;minimum-buffered routing;noncritical nets;noninverting buffer type;optimal buffering;reliability;reliability control;routing;routing tree;runtime/quality trade-offs;signal transition edges;sinks;slew rate control;source driver capacitive load","","5","2","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"CAD solutions and outstanding challenges for mixed-signal and RF IC design","Leenaerts, D.; Gielen, G.; Rutenbar, R.A.","Integrated Transceivers, Philips Res. Lab., Eindhoven, Netherlands","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","270","277","Addresses the problems and solutions that are posed by the design of mixed-signal integrated systems on chip (SoC). These include problems in mixed-signal design methodologies and flows, problems in analog design productivity, as well as open problems in analog, mixed-signal and RF design, modeling and verification tools. The tutorial explains the problems that are posed by these mixed-signal/RF SoC designs, describes the solutions and their underlying methods that exist today and outlines the challenges that still remain to be solved at present. In the first part the design of analog and mixed-signal circuits is addressed, while the second part focuses on the specific problems raised by RF wireless circuits.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968633","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968633","","Analog circuits;CMOS technology;Design automation;Design methodology;Integrated circuit technology;Productivity;Radio frequency;Radiofrequency integrated circuits;System-on-a-chip;Telecommunications","MMIC;UHF integrated circuits;circuit CAD;integrated circuit design;mixed analogue-digital integrated circuits","CAD solutions;RF IC design;SoC;analog design productivity;design flows;design methodologies;mixed-signal IC design;verification tools;wireless circuits","","22","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"The sizing rules method for analog integrated circuit design","Graeb, H.; Zizala, S.; Eckmueller, J.; Antreich, K.","Inst. of Electron. Design Autom., Tech. Univ. of Munich, Germany","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","343","349","Presents the sizing rules method for analog CMOS circuit design that consists of: first, the development of a hierarchical library of transistor pair groups as basic building blocks for analog CMOS circuits; second, the derivation of a hierarchical generic list of constraints that must be satisfied to guarantee the function of each block and its reliability with respect to physical effects; and third, the development of an automatic recognition of building blocks in a circuit schematic. The sizing rules method efficiently captures design knowledge on the technology-specific level of transistor pair groups. This reduces the preparatory modeling effort for analog circuit synthesis. Results of industrial applications to circuit sizing, design centering, response surface modeling and analog placement show the significance of the sizing rules method. Sizing rules especially make sure that automatic circuit sizing and design centering lead to technically meaningful and robust results.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968645","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968645","","Analog circuits;Analog integrated circuits;CMOS analog integrated circuits;CMOS technology;Circuit optimization;Circuit synthesis;Design automation;Electronic design automation and methodology;Equations;Response surface methodology","CMOS analogue integrated circuits;VLSI;circuit optimisation;integrated circuit layout;integrated circuit reliability;software libraries;surface fitting","CMOS design;analog circuit synthesis;analog integrated circuits;analog placement;automatic recognition;circuit schematic;constraints;design centering;design knowledge;hierarchical generic list;hierarchical library;industrial applications;integrated circuit design;physical effects;preparatory modeling effort;reliability;response surface modeling;sizing rules method;transistor pair groups","","35","2","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"System-level power/performance analysis of portable multimedia systems communicating over wireless channels","Marculescu, R.; Nandi, A.; Lavagno, L.; Sangiovanni-Vincentelli, A.","Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","207","214","This paper presents a new methodology for system-level power and performance analysis of wireless multimedia systems. More precisely, we introduce an analytical approach based on concurrent processes modeled as Stochastic Automata Networks (SANs) that can be effectively used to integrate power and performance metrics in system-level design. We show that 1) under various input traces and wireless channel conditions, the average-case behavior of a multimedia system consisting of a video encoder/decoder pair is characterized by very different probability distributions and power consumption values and 2) in order to identify the best trade-off between power and performance figures, one must take into consideration the entire environment (i.e., encoder, decoder and channel) for which the system is being designed. Compared to using simulation, our analytical technique reduces the time needed to find the steady-state behavior by orders of magnitude, with some limited loss in accuracy compared to the exact solution. We illustrate the potential of our methodology using the MPEG-2 video as the driver application.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968620","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968620","","Automata;Decoding;Energy consumption;Measurement;Multimedia systems;Performance analysis;Power system modeling;Probability distribution;Stochastic systems;System-level design","Markov processes;embedded systems;mobile radio;multimedia communication;performance evaluation;probability;stochastic automata;synchronisation","MPEG-2 video;concurrent Markov chains;concurrent processes;performance analysis;performance metrics;portable embedded multimedia;power consumption;probability distributions;sink modeling;stochastic automata networks;system-level design;system-level power analysis;video encoderldecoder pair;wireless multimedia","","3","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"System level design with SPADE: an M-JPEG case study","Lieverse, P.; Stefanov, T.; van der Wolf, P.; Deprettere, E.","Delft Univ. of Technol., Netherlands","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","31","38","Presents and evaluates the SPADE (System level Performance Analysis and Design space Exploration) methodology through an illustrative case study. SPADE is a method and tool for architecture exploration of heterogeneous signal processing systems. In this case study we start from an M-JPEG application and use SPADE to evaluate alternative multiprocessor architectures for implementing this application. SPADE follows the Y-chart paradigm for system level design; application and architecture are modeled separately and mapped onto each other in an explicit design step. SPADE permits architectures to be modeled at an abstract level using a library of generic building blocks, thereby reducing the cost of model construction and simulation. The case study shows that SPADE supports efficient exploration of candidate architectures; models can be easily constructed, modified and simulated in order to quickly evaluate alternative system implementations.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968594","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968594","","Buildings;Computer aided software engineering;Computer architecture;Costs;Laboratories;Libraries;Signal processing;Space exploration;Space technology;System-level design","application specific integrated circuits;circuit CAD;data compression;image sequences;integrated circuit design;multiprocessing systems;video coding","M-JPEG case study;SPADE;Y-chart paradigm;design space exploration;explicit design step;generic building blocks;heterogeneous signal processing systems;model construction;multi-processor architectures;system level design;system level performance analysis","","15","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"A convex programming approach to positive real rational approximation","Coelho, C.P.; Phillips, J.R.; Silveira, L.M.","Dept. of Electr. & Comput. Eng., Tech. Univ. Lisbon, Portugal","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","245","251","As system integration evolves and tighter design constraints must be met, it becomes necessary to account for the non-ideal behavior of all the elements in a system. Certain devices common in high-frequency integrated circuit applications, such as spiral inductors, SAW filters, etc., are often described and studied in the frequency domain. Models take the form of frequency domain data obtained through measurement or through physical simulation. Usually the available data is sampled, incomplete, noisy, and covers only a finite range of the spectrum. In this paper we present a methodology for generating guaranteed passive time-domain models of frequency-described subsystems. The methodology presented is based on convex programming based algorithms for fixed denominator system identification. The algorithm is guaranteed to produce a passive system model that is optimal in the sense of having minimum weighted square error in the frequency band of interest over all models with a prescribed set of system poles. An incremental-fitting reformulation of the problem is also introduced that trades optimality for efficiency while still guaranteeing passivity. Results of the application of the proposed methodologies to the modeling of a variety of subsystems are presented and discussed.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968626","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968626","","Application specific integrated circuits;Circuit simulation;Frequency domain analysis;Frequency measurement;Inductors;Integrated circuit measurements;Integrated circuit noise;SAW filters;Spirals;Time domain analysis","computational complexity;convex programming;frequency response;frequency-domain synthesis;identification;inductors;integrated circuit design;surface acoustic wave filters","SAW filters;computational cost;frequency-described subsystems;highfrequency integrated circuit;incremental-fitting reformulation;passive time-domain models;spiral inductors;system integration","","22","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Verification of integer multipliers on the arithmetic bit level","Stoffel, D.; Kunz, W.","Inst. of Comput. Sci., Frankfurt Univ., Germany","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","183","189","One of the most severe shortcomings of currently available equivalence checkers is their inability to verify integer multipliers. In this paper, we present a bit level reverse-engineering technique that can be integrated into standard equivalence checking flows. We propose a Boolean mapping algorithm that extracts a network of half adders from the gate netlist of an addition circuit. Once the arithmetic bit level representation of the circuit is obtained, equivalence checking can be performed using simple arithmetic operations. Experimental results show the promise of our approach.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968616","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968616","","Adders;Arithmetic;Circuit simulation;Circuit synthesis;Combinational circuits;Computer science;Engines;Equations;Modems;Registers","Boolean functions;adders;formal verification;logic design;multiplying circuits;reverse engineering","Boolean mapping algorithm;addition circuit;arithmetic bit level circuit representation;arithmetic bit level verification;arithmetic operations;bit level reverse-engineering technique;equivalence checkers;equivalence checking;equivalence checking flows;gate netlist;half adder network extraction;integer multiplier verification;integer multipliers","","11","3","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Static scheduling of multi-domain memories for functional verification","Kudlugi, M.; Selvidge, C.; Tessier, R.","Emulation Syst. Group, IKOS Syst. Inc, Waltham, MA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","2","9","The presence of multiple clock domains presents significant challenges for large parallel verification systems such as parallel simulators and logic emulators that model both design logic and memory. Specifically, multiple asynchronous design clocks make it difficult to verify that design hold times are met during memory model execution and causality along memory data/control paths is preserved during signal communication. We describe new scheduling heuristics for memory-based designs with multiple asynchronous clock domains that are mapped to parallel verification systems. The scheduling approach scales to an unlimited number of clock domains and converges quickly to a feasible solution if one exists. It is shown that when the technique is applied to an FPGA-based emulator containing 48MB of SRAM, evaluation fidelity. is maintained and increased verification performance is achieved for large, memory-intensive circuits with multiple asynchronous clock domains.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968590","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968590","","Application specific integrated circuits;Clocks;Emulation;Fabrication;Logic design;Logic devices;Logic functions;Performance evaluation;Signal design;System performance","SRAM chips;asynchronous circuits;formal verification;integrated circuit design;integrated circuit modelling;logic CAD;scheduling","48 MB;FPGA-based emulator;SRAM;causality;clock domains;design hold times;evaluation fidelity;functional verification;memory model execution;memory-intensive circuits;multi-domain memories;multiple asynchronous design clocks;parallel verification systems;scheduling heuristics;signal communication;static scheduling","","1","1","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Area minimization of power distribution network using efficient nonlinear programming techniques","Xiaohai Wu; Xianlong Hon; Yici Ca; Cheng, C.K.; Jun Gu; Dai, W.","Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing, China","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","153","157","This paper deals with area minimization of power distribution networks for VLSIs. A new algorithm based on efficient nonlinear programming techniques is presented to solve this problem. Experimental results prove that this algorithm has achieved the objectives of minimizing the area of power/ground networks with higher speeds.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968612","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968612","","Circuits;Computer science;Constraint optimization;Electromigration;Power engineering and energy;Power systems;Very large scale integration;Voltage;Wire;Wiring","VLSI;circuit layout CAD;circuit optimisation;integrated circuit design;nonlinear programming","VLSI design;VLSIs;nonlinear programming techniques;nonlinear programming-based algorithm;power distribution network;power distribution network area minimization;power/ground networks","","1","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"I-CoPES: fast instruction code placement for embedded systems to improve performance and energy efficiency","Parameswaran, S.; Henkel, J.","Dept. of Comput. Sci. & Eng., New South Wales Univ., Kensington, NSW, Australia","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","635","641","The ratio of cache hits to cache misses in a computer system is, to a large extent, responsible for its characteristics such as energy consumption and performance. In recent years energy efficiency has become one of the dominating design constraints, due to the rapid growth in market share for mobile computing/communication/internet devices. We present a novel fast constructive technique that relocates the instruction code in such a manner into the main memory that the cache is utilized more efficiently. The technique is applied as a re-processing step, i.e. before the code is executed. it is applicable for embedded systems where the number and characteristics of tasks running on the system are known a priori. The technique does not impose any computational overhead to the system. As a result of applying our technique to a variety of real-world applications we measured (through simulation) that the number of cache misses drops significantly. Further, this reduces the energy consumption of a whole system (CPU, caches, buses, main memory) by up to 65% at an only slightly increased memory size of 13% on average.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968728","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968728","","Computer science;Costs;Embedded system;Energy consumption;Energy efficiency;Heuristic algorithms;Mobile computing;Modems;National electric code;Power engineering and energy","cache storage;embedded systems;instruction sets;low-power electronics;storage allocation","I-CoPES;cache hits;cache misses;computational overhead;embedded systems;energy consumption;energy efficiency;instruction code placement;re-processing step","","4","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"A symbolic simulation-based methodology for generating black-box timing models of custom macrocells","McDonald, C.B.; Bryant, R.E.","Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","501","506","We present a methodology for generating black-box timing models for full-custom transistor-level CMOS circuits. Our approach utilizes transistor-level ternary symbolic timing simulation to explore the input arrival time space and determine the input arrival time windows that result in proper operation. This approach integrates symbolic timing simulation into existing static timing analysis flows and allows automated modelling of the timing behavior of aggressive full-custom circuit design styles.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968691","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968691","","Analytical models;Circuit simulation;Computational modeling;Delay;Integrated circuit modeling;Logic;Macrocell networks;Semiconductor device modeling;Sociotechnical systems;Timing","CMOS logic circuits;application specific integrated circuits;circuit CAD;circuit simulation;integrated circuit design;integrated circuit modelling;logic CAD;logic simulation;symbol manipulation;timing","automated modelling;black-box timing models;custom macrocells;full-custom circuit design;full-custom transistor-level CMOS circuits;input arrival time space;input arrival time windows;static timing analysis flows;symbolic simulation-based methodology;symbolic timing simulation;timing behavior;transistor-level ternary symbolic timing simulation","","1","2","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"A force-directed maze router","Mo, F.; Tabbara, A.; Brayton, R.K.","Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","404","407","A new routing algorithm is presented. It is based on a multiple star net model, force-directed placement and maze searching techniques. The algorithm inherits the power of maze routing in that it is able to route complex layouts with various obstructions. The large memory requirement of the conventional maze algorithm is alleviated through successive net refinement, which constrains the maze searching to small regions. The algorithm shows advantages in routing designs with complicated layout obstructions.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968658","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968658","","Algorithm design and analysis;Clocks;Design automation;Integrated circuit technology;Power system reliability;Routing;Shape;System-on-a-chip;Topology;Wires","cellular arrays;circuit layout CAD;integrated circuit layout;logic CAD;network routing;network topology","complex layouts;force-directed maze router;force-directed placement;integrated circuit layout;macro-cell placement benchmarks;maze searching;multiple star net model;obstructions;routing algorithm;successive net refinement","","7","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Model reduction of variable-geometry interconnects using variational spectrally-weighted balanced truncation","Heydari, P.; Pedram, M.","Dept. of Electr. & Comput. Eng., California Univ., Irvine, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","586","591","This paper presents a spectrally-weighted balanced truncation technique for RLC interconnects, a technique needed when the interconnect circuit parameters change as a result of variations in the manufacturing process. The salient features of this algorithm are the inclusion of parameter variations in the RLC interconnect, the guaranteed stability of the reduced transfer function, and the availability of provable frequency-weighted error bounds for the reduced-order system. This paper shows that the balanced truncation technique is an effective model-order reduction technique when variations in the circuit parameters are taken into consideration. Experimental results show that the new variational spectrally-weighted balanced truncation attains, on average, 20% more accuracy than the variational Krylov-subspace-based model-order reduction techniques while the run-time is also, on average, 5% faster.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968716","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968716","","Computer aided manufacturing;Controllability;Equations;Frequency;Integrated circuit interconnections;Observability;RLC circuits;Reduced order systems;Transfer functions;Virtual manufacturing","integrated circuit interconnections;integrated circuit modelling;network parameters;reduced order systems;transfer functions;variational techniques","circuit parameters;frequency-weighted error bounds;manufacturing process;model-order reduction;transfer function;variable-geometry RLC interconnect;variational spectrally-weighted balanced truncation algorithm","","27","5","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Techniques for including dielectrics when extracting passive low-order models of high speed interconnect","Daniel, L.; Sangiovanni-Vincentelli, A.; White, J.","California Univ., Berkeley, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","240","244","Interconnect structures including dielectrics can be modeled by an integral equation method using volume currents and surface charges for the conductors, and volume polarization currents and surface charges for the dielectrics. In this paper we describe a mesh analysis approach for computing the discretized currents in both the conductors and the dielectrics. We then show that this fully mesh-based formulation can be cast into a form using provably positive semidefinite matrices, making for easy application of Krylov-subspace based model-reduction schemes to generate accurate guaranteed passive reduced-order models. Several printed circuit board examples are given to demonstrate the effectiveness of the strategy.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968625","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968625","","Conductors;Dielectrics;Electronic circuits;Integral equations;Integrated circuit interconnections;Jacobian matrices;Maxwell equations;Permission;Printed circuits;Shape","dielectric thin films;high-speed integrated circuits;integral equations;integrated circuit interconnections;integrated circuit layout;interconnections;matrix algebra;multichip modules;printed circuit layout;reduced order systems","Krylov-subspace based model-reduction schemes;MCMs;PCBs;conductors;dielectrics;discretized currents;high speed interconnect;integral equation method;integrated circuits;mesh analysis approach;multi-chip modules;passive low-order models;passive reduced-order models;positive semidefinite matrices;printed circuit board;surface charges;volume currents;volume integral equation;volume polarization currents","","2","1","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"BOOM-a heuristic Boolean minimizer","Hlavicka, J.; Fiser, P.","Dept. of Comput. Sci. & Eng., Czech Tech. Univ., Prague, Czech Republic","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","439","442","We present a two-level Boolean minimization tool (BOOM) based on a new implicant generation paradigm. In contrast to all previous minimization methods, where the implicants are generated bottom-up, the proposed method uses a top-down approach. Thus instead of increasing the dimensionality of implicants by omitting literals from their terms, the dimension of a term is gradually decreased by adding new literals. Unlike most other minimization tools like ESPRESSO, BOOM does not use the definition of the function to be minimized as a basis for the solution, and thus the original coverage influences the solution only indirectly through the number of literals used. Most minimization methods use two basic phases introduced by Quine-McCluskey, known as prime implicant (PI) generation and the covering problem solution. Some more modern methods, like ESPRESSO, combine these two phases, reducing the number of PIs to be processed. This approach is also used in BOOM, where the search for new literals to be included into a term aims at maximum coverage of the output function. The function to be minimized is defined by its on-set and off-set, listed in a truth table. Thus the don't care set, often representing the dominant part of the truth table, need not be specified explicitly. The proposed minimization method is efficient above all for functions with a large number of input variables while only few care terms are defined. The minimization procedure is very fast, hence if the first solution does not meet the requirements, it can be improved in an iterative manner. The method has been tested on several different kinds of problems, like the MCNC standard benchmarks or larger problems generated randomly.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968667","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968667","","Benchmark testing;Circuit testing;Computer science;Digital circuits;Electronic mail;Field programmable gate arrays;Input variables;Minimization methods;Programmable logic arrays;Switching circuits","Boolean functions;heuristic programming;iterative methods;logic CAD;minimisation;software tools","BOOM heuristic Boolean minimizer;ESPRESSO minimization tool;MCNC standard benchmarks;PI generation;bottom-up implicant generation;care terms;covering problem solution;function don't care set;function minimization;function off-set;function on-set;implicant dimensionality;implicant generation paradigm;input variables;iterative method;literals;maximum output function coverage;minimization methods;minimization procedure;prime implicant generation;top-down implicant generation;truth table;two-level Boolean minimization tool","","7","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Internal design representations for embedded systems","Thiele, L.","Comput. Eng. & Networks Lab, Swiss Fed. Inst. of Technol., Zurich, Switzerland","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","264","","Modern embedded computing systems tend to be heterogeneous assemblages of concurrent subsystems, typically described in different languages and semantics which are well established in the various application fields. For example, the specification of the functional and timing behavior necessitates a mixture of different basic models of computation and communication which come from transformatlive or reactive domains. There is little hope that a single language will replace this heterogeneous set of languages. In fact, experiments with system specification languages show that there is not a unique universal specification language to support the whole life cycle. A similar problem occurs when reused components shall be integrated, possibly described in another language and incompletely documented. Examples would be components of other companies or ""legacy code"". The lack of coherency of the different languages, methods and toots is a substantial obstacle on the way to higher design productivity and design quality. A design process must be able to bridge the semantic differences for verification and synthesis and should account for limited knowledge of system properties. This paper describes approaches which allow for the common representation of different languages and incomplete specifications. In particular, recent results on the use of internal design representations targeted to scheduling and design space exploration are reviewed. The information useful for methods like allocation of resources, partitioning the design and scheduling must be estimated or extracted from the various input languages and mapped onto internal representations which describe properties of the subsystems and their coordination. Design methods work on these internal representations and eventually refine them by adding components and reducing non-determinism.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968631","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968631","","Assembly systems;Bridges;Computational modeling;Embedded computing;Embedded system;Process design;Productivity;Specification languages;Timing","embedded systems;processor scheduling;specification languages","concurrent subsystems;design productivity;design quality;design space exploration;embedded systems;functional behavior;heterogeneous assemblages;internal design representations;reactive domains;semantics;system specification languages;timing behavior","","0","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Efficient performance estimation for general real-time task systems","Hongchao Liu; Xiaobo Hu","Dept. of Comput. Sci. & Eng., Notre Dame Univ., IN, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","464","470","The paper presents a novel approach to compute tight upper bounds on the processor utilization independent of the implementation for general real-time systems where tasks are composed of subtasks and precedence constraints may exist among subtasks of the same task. We formulate the problem as a set of linear programming (LP) problems. Observations are made to reduce the number of LP problem instances required to be solved, which greatly improves the computation time of the utilization bounds. Furthermore, additional constraints are allowed to be included under certain circumstances to improve the quality of the bounds.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968681","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968681","","Computer science;Failure analysis;Linear programming;Process design;Processor scheduling;Real time systems;System-level design;System-on-a-chip;Timing;Upper bound","directed graphs;linear programming;performance evaluation;processor scheduling;real-time systems","bound computation;computation time;general real-time task systems;linear programming problems;precedence constraints;processor utilization;upper bounds;utilizatoin bounds","","1","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Multilevel approach to full-chip gridless routing","Cong, J.; Fang, J.; Zhang, Y.","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","396","403","Presents a novel gridless detailed routing approach based on multilevel optimization. The multilevel framework with recursive coarsening and refinement in a ""V-shaped"" flow allows efficient scaling of the gridless detailed router to very large designs. The downward pass of recursive coarsening builds the representations of routing regions at different levels, while the upward pass of iterative refinement allows a gradual convergence to a globally optimized solution. The use of a multicommodity flow-based routing algorithm for the initial routing at the coarsest level and a modified maze algorithm for the refinement at each level considerably improves the quality of gridless routing results. Compared with the recently published gridless detailed routing algorithm using wire planning, the multilevel gridless routing algorithm is 3/spl times/ to 75/spl times/faster. We also compared the multilevel framework with a recently developed three-level routing approach and a traditional hierarchical routing approach.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968655","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968655","","Approximation algorithms;Computer science;Delay;Iterative algorithms;Partitioning algorithms;Routing;Silicon;Tiles;Very large scale integration;Wire","VLSI;circuit layout CAD;circuit optimisation;iterative methods;network routing;wiring","V-shaped flow;completion rates;full-chip gridless routing;globally optimized solution;hierarchical routing approach;iterative refinement;maze algorithm;multicommodity flow-based routing algorithm;multilevel approach;multilevel optimization;recursive coarsening;routing regions;wire planning","","27","73","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Congestion reduction during placement based on integer programming","Xiaojian Yang; Kastner, R.; Sarrafzadeh, M.","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","573","576","This paper presents a novel method to reduce routing congestion during placement stage. The proposed approach is used as a post-processing step in placement. Congestion reduction is based on local improvement on the existing layout. However, the approach has a global view of the congestion over the entire design. It uses integer linear programming (ILP) to formulate the conflicts between multiple congested regions, and performs local improvement according to the solution of ILP. Experiments show that the proposed approach can effectively reduce the total overflow of global routing result. The short running time of the algorithm indicates good scalability on large designs.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968712","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968712","","Algorithm design and analysis;Computer science;Integer linear programming;Length measurement;Linear programming;Routing;Scalability;Velocity measurement;Very large scale integration;Wire","VLSI;circuit layout CAD;integer programming;integrated circuit layout;linear programming;network routing","VLSI design;circuit layout;congestion reduction;global routing;integer linear programming;placement algorithm","","14","2","13","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"Local search for final placement in VLSI design","Faroe, O.; Pisinger, D.; Zachariasen, M.","Dept. of Comput. Sci., Copenhagen Univ., Denmark","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","565","572","A new heuristic is presented for the general cell placement problem where the objective is to minimize total bounding box netlength. The heuristic is based on the Guided Local Search (GLS) metaheuristic. GLS modifies the objective function in a constructive way to escape local minima. Previous attempts to use local search on final (or detailed) placement problems have often failed as the neighborhood quickly becomes too excessive for large circuits. Nevertheless, by combining GLS with Fast Local Search it is possible to focus the search on appropriate sub-neighborhoods, thus reducing the time complexity considerably. Comprehensive computational experiments with the developed algorithm are reported on small, medium and large industrial circuits, and for standard cell and general cell variants of the problem. The experiments demonstrate that the developed algorithm is able to improve the estimated routing length of large-sized general cell layouts with as much as 20 percent. The general nature of the proposed method makes it easy to incorporate other goals, such as routability and timing constraints, into the objective function. Current layout algorithms use a feedback approach in which a placement is evaluated by performing (partial) routing and timing analysis; the output of this analysis is then used to construct an improved placement. This iterative nature of the design process calls for placement algorithms that take an existing placement and construct an improved placement that resembles the original one, but in which the information from the routing/timing analysis is taken into account.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968708","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968708","","Algorithm design and analysis;Circuits;Computer industry;Iterative algorithms;Output feedback;Performance analysis;Routing;Standards development;Timing;Very large scale integration","VLSI;cellular arrays;integrated circuit layout;iterative methods;network routing;search problems","VLSI design;bounding box netlength;fast local search;feedback;final placement;guided local search;heuristic;industrial circuit;iterative method;layout algorithm;metaheuristic;objective function;routing length;standard cell;time complexity;timing analysis","","3","13","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"A layout-aware synthesis methodology for RF circuits","Vancorenland, P.; Van der Plas, G.; Steyaert, M.; Gielen, G.; Sansen, W.","Dept. of Electr. Eng., Katholieke Univ., Leuven, Belgium","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","358","362","In this paper a layout-aware RF synthesis methodology is presented. The methodology combines the power of a differential evolution algorithm with cost function response modeling and integrated layout generation to synthesize RF Circuits efficiently, taking into account all layout parasitics during the circuit optimization. The proposed approach has successfully been applied to the design of a high-performance downconverter mixer circuit, proving the effectiveness of the implemented design methodology.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968647","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968647","","Central Processing Unit;Circuit noise;Circuit simulation;Circuit synthesis;Cost function;Design optimization;Integrated circuit synthesis;Power generation;Programmable logic arrays;Radio frequency","analogue integrated circuits;circuit optimisation;evolutionary computation;integrated circuit layout;mixers (circuits)","RF circuit;circuit optimization;cost function response model;differential evolution algorithm;downconverter mixer circuit design;layout generation;layout-aware synthesis methodology;parasitics","","18","5","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"What is the limit of energy saving by dynamic voltage scaling?","Gang Qu","Dept. of Electr. & Comput. Eng., Maryland Univ., College Park, MD, USA","Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on","20020807","2001","","","560","563","Dynamic voltage scaling (DVS) is a technique that varies the supply voltage and clock frequency based on the computation load to provide desired performance with the minimal amount of energy consumption. It has been demonstrated as one of the most effective low power system design techniques, in particular for real time systems. Previously, there are works on both ends of the DVS systems: the ideal variable voltage system which can change its voltage with no physical constraints, and the multiple voltage system which has a number of discrete voltages available simultaneously. In this paper, we study the DVS systems between these two extreme cases. We consider systems that can vary the operating voltage dynamically under various real-life physical constraints. Based on the system's different behavior during voltage transition, we define the feasible DVS system and the practical DVS system. We build mathematical model to analyze the potential of DVS on energy saving for these different systems. Finally, we simulate the behavior of a secure wireless communication networks with DVS systems. The results show that DVS results in energy reduction from 36% to 79%, and the real life DVS systems can be very close to the ideal system in energy saving.","1092-3152","0-7803-7247-6","","10.1109/ICCAD.2001.968707","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=968707","","Clocks;Dynamic voltage scaling;Energy consumption;Frequency;Mathematical model;Power system dynamics;Power systems;Real time systems;Voltage control;Wireless communication","low-power electronics;mobile radio;power supply circuits;radio networks","dynamic voltage scaling;energy consumption;energy saving;mathematical model;multiple voltage system;power reduction 36% to 79%;power system design;secure wireless communication networks","","18","","","","","4-8 Nov. 2001","04 Nov 2001-08 Nov 2001","IEEE","IEEE Conference Publications"
"A New RLC Buffer Insertion Algorithm","Zhanyuan Jiang; Shiyan Hu; Jiang Hu; Zhuo Li; Weiping Shi","Texas A&M Univ., College Station, TX","Computer-Aided Design, 2006. ICCAD '06. IEEE/ACM International Conference on","20070226","2006","","","553","557","Most existing buffering algorithms neglect the impact of inductance on circuit performance, which causes large error in circuit analysis and optimization. Even for the approaches considering inductance effects, their delay models are too simplistic to catch the actual performance. As delay-length dependence is approaching linear with inductance effect (Ismail and Friedman, 1999), fewer buffers are needed to reduce RLC delay. This motivates this work to propose a new algorithm for RLC buffer insertion. In this paper, a new buffer insertion algorithm considering inductance for intermediate and global interconnect is proposed, based on downstream impedance instead of traditional downstream capacitance. A new pruning technique that provides tremendous speedup and a new frequency estimation method that is very accurate in delay computation are also proposed. Experiments on industrial netlists demonstrate that our new algorithm reduces the number of buffers up to 34.4% over the traditional van Ginneken's algorithm that ignores inductance. Our impedance delay estimation is very accurate compared to SPICE simulations, with only 10% error while the delay model used in the previous RLC algorithm has 20% error (Ismael et al., 2001). The accurate delay model not only reduces the number of buffers, but also brings high fidelity to the buffer solutions. Incorporating slew constraints, the algorithm is accelerated by about 4times with only slight degradation in solution quality","1092-3152","1-59593-389-1","1-59593-389-1","10.1109/ICCAD.2006.320173","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4110230","","Capacitance;Circuit analysis;Circuit optimization;Delay effects;Delay estimation;Frequency estimation;Impedance;Inductance;Integrated circuit interconnections;SPICE","RLC circuits;buffer circuits;delay estimation;inductance","RLC buffer insertion algorithm;RLC delay;delay computation;downstream impedance;frequency estimation;impedance delay estimation;pruning technique","","1","","10","","","5-9 Nov. 2006","","IEEE","IEEE Conference Publications"
"The care and feeding of your statistical static timer","Nassif, S.R.; Boning, D.; Hakim, N.","","Computer Aided Design, 2004. ICCAD-2004. IEEE/ACM International Conference on","20050131","2004","","","138","139","The integrated circuit fabrication process has inevitable imperfections and fluctuations that had resulted in ever-growing systematic and random variations in the electrical parameters of active and passive devices fabricated as stated in S. Nassif (2001). The impact of such variations on various aspects of chip performance has been the subject of numerous recent papers, and techniques for analyzing and dealing with such variability roadly labeled design for manufacturability (DFM) - are emerging from research laboratories to practical implementation and deployment, and several service companies are actively engaged in implementing and promoting DFM techniques amongst semiconductor design and manufacturing organizations.","1092-3152","0-7803-8702-3","","10.1109/ICCAD.2004.1382559","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1382559","","Design for manufacture;Fabrication;Fluctuations;Integrated circuit reliability;Integrated circuit technology;Laboratories;Performance analysis;Predictive models;Semiconductor device modeling;Timing","design for manufacture;integrated circuit design;statistical process control","active devices;broadly labeled design for manufacturability;chip performance;electrical parameters;integrated circuit fabrication;manufacturing organizations;passive devices;semiconductor design;statistical static timer","","9","","12","","","7-11 Nov. 2004","","IEEE","IEEE Conference Publications"
"A High-Quality Mixed-Size Analytical Placer Considering Preplaced Blocks and Density Constraints","Tung-Chieh Chen; Zhe-Wei Jiang; Tien-Chang Hsu; Hsin-Chen Chen; Yao-Wen Chang","Graduate Inst. of Electron. Eng., National Taiwan Univ., Taipei","Computer-Aided Design, 2006. ICCAD '06. IEEE/ACM International Conference on","20070226","2006","","","187","192","In addition to wirelength, modern placers need to consider various constraints such as preplaced blocks and density. We propose a high-quality analytical placement algorithm considering wirelength, preplaced blocks, and density based on the log-sum-exp wirelength model proposed by Naylor et al. (2001) and the multilevel framework. To handle preplaced blocks, we use a two-stage smoothing technique, Gaussian smoothing followed by level smoothing, to facilitate block spreading during global placement. The density is controlled by white-space re-allocation using partitioning and cut-line shifting during global placement and cell sliding during detailed placement. We further use the conjugate gradient method with dynamic step-size control to speed up the global placement and macro shifting to find better macro positions. Experimental results show that our placer obtains the best published results","1092-3152","1-59593-389-1","1-59593-389-1","10.1109/ICCAD.2006.320084","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4110172","","Algorithm design and analysis;Gradient methods;Law;Legal factors;Minimization methods;Routing;Runtime;Sliding mode control;Smoothing methods;White spaces","Gaussian processes;integrated circuit design","Gaussian smoothing;block spreading;cell sliding;cut-line shifting;density constraints;global placement;high-quality analytical placement algorithm;high-quality mixed-size analytical placer;log-sum-exp wirelength model;preplaced blocks;two-stage smoothing technique;white-space reallocation","","27","","24","","","5-9 Nov. 2006","","IEEE","IEEE Conference Publications"
"Fullwave Volumetric Maxwell solver using Conduction Modes","Ortiz, S.; Suaya, R.","Mentor Graphics Ireland French Branch, Ismier","Computer-Aided Design, 2006. ICCAD '06. IEEE/ACM International Conference on","20070226","2006","","","13","18","We present a gridless method for solving the interior problem for a set of conductors in an homogeneous dielectric, at sufficiently high frequencies, valid for conductor lengths that are not small compared to the minimum wavelength, and transverse dimensions that are large compared to the skin depth. For IC applications, we cover the regime 10-100 GHz and the inclusion of all relevant wire dimensions. We decompose the electromagnetic field in terms of the eigenfunctions of the Helmholtz equation for three dimensional current distributions inside the conductors. Using a relatively small number of modes per conductor we obtain results comparable to filament or mesh decompositions using a much larger dimensionality for the resulting linear problem. The method is an extension to the fullwave regime of a method introduced in (Daniel et al., 2001)","1092-3152","1-59593-389-1","1-59593-389-1","10.1109/ICCAD.2006.320099","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4110147","","Application specific integrated circuits;Conductors;Current distribution;Dielectrics;Eigenvalues and eigenfunctions;Electromagnetic fields;Equations;Frequency;Skin;Wire","Helmholtz equations;Maxwell equations;conductors (electric);current distribution;dielectric materials;eigenvalues and eigenfunctions;signal processing","10 to 100 GHz;3D current distribution;Helmholtz equation;conduction mode;eigenfunction;electromagnetic field;full wave volumetric Maxwell solver;gridless method;homogeneous dielectric;wire dimension","","3","2","12","","","5-9 Nov. 2006","","IEEE","IEEE Conference Publications"
"An enhanced multilevel routing system","Cong, J.; Min Xie; Yan Zhang","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Computer Aided Design, 2002. ICCAD 2002. IEEE/ACM International Conference on","20030129","2002","","","51","58","In this paper, we present several novel techniques that make the recently published multilevel routing scheme (J. Cong et al, Proc. IEEE Int. Conf. on CAD, pp. 396-403, 2001) more effective and complete. Our contributions include: (1) resource reservation for local nets during the coarsening process, (2) congestion-driven, graph-based Steiner tree construction during the initial routing and the refinement process and (3) multi-iteration refinement considering the congestion history. The experiments show that each of these techniques helps to improve the completion rate considerably. Compared to the authors' previous work, the new routing system reduces the number of failed nets by 2 to 18, with less than 50% increase in runtime in most cases.","1092-3152","0-7803-7607-2","","10.1109/ICCAD.2002.1167513","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1167513","","Computer science;History;Iterative algorithms;Iterative methods;Mars;Optimization;Partitioning algorithms;Routing;Runtime;Tiles","VLSI;circuit layout CAD;integrated circuit layout;iterative methods;trees (mathematics)","coarsening process;completion rate;congestion history;congestion-driven graph-based Steiner tree construction;failed net reduction;initial routing;local net resource reservation;multi-iteration refinement;multilevel routing system;refinement process;routing system runtime","","23","","","","","10-14 Nov. 2002","","IEEE","IEEE Conference Publications"
"Coupling-aware high-level interconnect synthesis for low power","Chun-Gi Lyuh; Taewhan Kim; Ki-Wook Kim","Dept. of Electr. Eng. & Comput. Sci., KAIST, South Korea","Computer Aided Design, 2002. ICCAD 2002. IEEE/ACM International Conference on","20030129","2002","","","609","613","Ultra deep submicron (UDSM) technology and system-on-chip (SoC) have resulted in a considerable portion of power dissipated on buses, in which the major sources of the power dissipation are (1) the transition activities on the signal lines and (2) the coupling capacitances of the lines. However, there has been no easy way of optimizing (1) and (2) simultaneously at an early stage of the synthesis process. In this paper, we propose a new (onchip) bus synthesis algorithm to minimize the total sum of (1) and (2) in the microarchitecture synthesis. Specifically, unlike the previous approaches in which (1) and (2) are minimized sequentially without any interaction between them, or only one of them is minimized, we, given a scheduled dataflow graph to be synthesized, minimize (1) and (2) simultaneously by formulating and solving the two important issues in an integrated fashion: binding data transfers to buses and determining a (physical) order of signal lines in each bus, both of which are the most critical factors that affect the results of (1) and (2). Experimental results on a number of benchmark problems show that the proposed integrated low-power bus synthesis algorithm reduces power consumption by 24.8%, 40.3% and 18.1% on average over those in (J. Chang et al, Proc. of DAC, 1995) (for minimizing (1) only), (Y. Shin et al, Proc. of DAC, 2001) (for (2) only) and (both references) (for (1) and then (2)), respectively.","1092-3152","0-7803-7607-2","","10.1109/ICCAD.2002.1167595","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1167595","","Capacitance;Circuits;Computer science;Energy consumption;Information technology;Power dissipation;Power system interconnection;Signal synthesis;System-on-a-chip;Very large scale integration","VLSI;circuit CAD;circuit optimisation;high level synthesis;integrated circuit design;integrated circuit interconnections;low-power electronics;system buses;system-on-chip","SoC;bus data transfer binding;bus power dissipation;bus synthesis algorithms;circuit optimization;coupling-aware high-level interconnect synthesis;integrated low-power bus synthesis;line coupling capacitances;low power UDSM VLSI;microarchitecture synthesis;power consumption reduction;scheduled dataflow graphs;signal line transition activities;system-on-chip;ultra deep submicron technology","","2","1","","","","10-14 Nov. 2002","","IEEE","IEEE Conference Publications"
"A Revisit to Floorplan Optimization by Lagrangian Relaxation","Chuan Lin; Hai Zhou; Chu, C.","Magma Design Autom., Santa Clara, CA","Computer-Aided Design, 2006. ICCAD '06. IEEE/ACM International Conference on","20070226","2006","","","164","171","With the advent of deep sub-micron (DSM) era, floorplanning has become increasingly important in physical design process. In this paper we clarify a misunderstanding in using Lagrangian relaxation for the minimum area floorplanning problem. We show that the problem is not convex and its optimal solution cannot be obtained by solving its Lagrangian dual problem. We then propose a modified convex formulation and solve it using min-cost flow technique and trust region method. Experimental results under module aspect ratio bound [0.5, 2.0] show that the running time of our floorplanner scales well with the problem size in MCNC benchmark. Compared with the floorplanner in the work of Young et al. (2001), our floorplanner is 9.5times faster for the largest case ""ami49"". It also generates a floorplan with smaller deadspace for almost all test cases. In addition, since the generated floorplan has an aspect ratio closer to 1, it is more friendly to packaging. Our floorplanner is also amicable to including interconnect cost and other physical design metrics","1092-3152","1-59593-389-1","1-59593-389-1","10.1109/ICCAD.2006.320081","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4110169","Floorplan;Lagrangian relaxation","Benchmark testing;Binary trees;Design automation;Design optimization;Integrated circuit interconnections;Lagrangian functions;Packaging;Permission;Process design;Shape","circuit layout;circuit optimisation;relaxation theory","Lagrangian relaxation;convex formulation;deep submicron;floorplan optimization;min-cost flow technique;physical design metrics;physical design process;trust region","","7","","29","","","5-9 Nov. 2006","","IEEE","IEEE Conference Publications"
"Solving the Minimum-Cost Satisfiability Problem Using SAT Based Branch-and-Bound Search","Zhaohui Fu; Malik, S.","Dept. of Electr. Eng., Princeton Univ., NJ","Computer-Aided Design, 2006. ICCAD '06. IEEE/ACM International Conference on","20070226","2006","","","852","859","Boolean satisfiability (SAT) has seen many successful applications in various fields, such as electronic design automation (EDA) and artificial intelligence (AI). However, in some cases it may be required/preferable to use variations of the general SAT problem. In this paper we consider one important variation, the minimum-cost satisfiability problem (MinCostSAT). MinCostSAT is a SAT problem which minimizes the cost of the satisfying assignment. MinCostSAT has various applications, e.g. automatic test pattern generation (ATPG), FPGA routing, AI planning, etc. This problem has been tackled before - first by covering algorithms, e.g. scherzo (Coudert, 1996), and more recently by SAT based algorithms, e.g. bsolo (Manquinho and Marques-Silva, 2002). However the SAT algorithms they are based on are not the current generation of highly efficient solvers. The solvers in this generation, e.g. Chaff (Moskewicz et al., 2001), MiniSat (Een and Sorensson, 2006) etc., incorporate several new advances, e.g. two literal watching based Boolean Constraint Propagation, that have delivered order of magnitude speedups. We first point out the challenges in using this class of solvers for the MinCostSAT problem and then present techniques to overcome these challenges. The resulting solver MinCostChaff shows order of magnitude improvement over several current best known branch-and-bound solvers for a large class of problems, ranging from minimum test pattern generation, bounded model checking in EDA to graph coloring and planning in AI","1092-3152","1-59593-389-1","1-59593-389-1","10.1109/ICCAD.2006.320089","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4110137","Boolean Satisfiability;Branch-and-Bound;MinCostSAT","Artificial intelligence;Automatic test pattern generation;Business continuity;Costs;Counting circuits;Design optimization;Electronic design automation and methodology;Field programmable gate arrays;Permission;Test pattern generators","computability;constraint handling;tree searching","Boolean constraint propagation;Boolean satisfiability;SAT based branch-and-bound search;minimum-cost satisfiability problem","","4","2","21","","","5-9 Nov. 2006","","IEEE","IEEE Conference Publications"
"True crosstalk aware incremental placement with noise map","Haoxing Ren; Pan, D.Z.; Villarubia, P.G.","Dept. of EElectr. & Comput. Eng., Texas Univ., Austin, TX, USA","Computer Aided Design, 2004. ICCAD-2004. IEEE/ACM International Conference on","20050131","2004","","","402","409","Crosstalk noise has become an important issue as technology scales down for timing and signal integrity closure. Existing works to fix crosstalk noise are mostly done at the routing or post routing stage, which may be too late. Since placement determines the overall routing congestion, which correlates with the coupling capacitance, which in turn correlates with the crosstalk noise, placement shall be a good level to do early noise mitigation. The only existing work for the crosstalk aware placement (to our best knowledge) is by Lou and Chen (2004), which uses the coupling capacitance map to guide placement. However, crosstalk is determined not only by the coupling capacitance, but also by many other factors, such as the driver resistance of the victim net and the coupling location (near source vs near sink coupling) (Cong et al., 2001). We introduce a concept of noise map which takes those factors into account. Guided by this accurate noise map explicitly, we propose an incremental placement technique to mitigate noise without disturbing the global placement order. Our incremental placement has two key steps, namely noise aware cell inflation and local refinement. Experimental results on industrial circuits show that our approach is able to reduce the number of top noise nets by 25% and improve the timing (300ps on the worst slack), with no wire length penalty or CPU overhead. Our incremental approach is also able to maintain the placement stability.","1092-3152","0-7803-8702-3","","10.1109/ICCAD.2004.1382608","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1382608","","Capacitance;Central Processing Unit;Circuit noise;Crosstalk;Noise level;Noise reduction;Refining;Routing;Timing;Wire","crosstalk;digital integrated circuits;integrated circuit layout;integrated circuit noise","coupling capacitance map;coupling location;crosstalk noise;driver resistance;global placement order;industrial circuits;local refinement;near sink coupling;near source coupling;noise aware cell inflation;noise map;noise mitigation;overall routing congestion;placement stability;true crosstalk aware incremental placement","","7","","26","","","7-11 Nov. 2004","","IEEE","IEEE Conference Publications"
