Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port awlen [E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/soc_axi_lite_top.v:238]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port awlen [E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/mips.v:509]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port arlen [E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/soc_axi_lite_top.v:410]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port awlen [E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/soc_axi_lite_top.v:426]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=7)
Compiling module xil_defaultlib.flopenrc(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.flopenrc(WIDTH=25)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=6)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.divider_Primary
Compiling module xil_defaultlib.memsel
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.inst_sram_port
Compiling module xil_defaultlib.d_sram_port
Compiling module xil_defaultlib.TLB
Compiling module xil_defaultlib.axi_interface
Compiling module xil_defaultlib.mycpu_top
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_15.axi_data_fifo_v2_1_15_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_15.axi_data_fifo_v2_1_15_axic_srl_f...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_si_transact...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
Compiling module axi_data_fifo_v2_1_15.axi_data_fifo_v2_1_15_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_15.axi_data_fifo_v2_1_15_axic_reg_s...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_wdata_route...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_15.axi_data_fifo_v2_1_15_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_...
Compiling module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_...
Compiling module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_...
Compiling module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axi_r...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_15.axi_data_fifo_v2_1_15_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_15.axi_data_fifo_v2_1_15_axic_srl_f...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbite...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slav...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar(C_...
Compiling module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar_1x2
Compiling module blk_mem_gen_v8_4_1.beh_vlog_ff_clr_v8_4(INIT=1'b0)
Compiling module blk_mem_gen_v8_4_1.beh_vlog_ff_pre_v8_4(INIT=1'b1)
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_1.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_1.beh_vlog_ff_ce_clr_v8_4(INIT=1'b...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_1.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_1.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_1.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.axi_ram
Compiling module xil_defaultlib.axi_wrap_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_axi_lite_top(SIMULATION=1'b1...
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/testbench/mycpu_tb.v" Line 130. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
