
*** Running vivado
    with args -log voter.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source voter.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source voter.tcl -notrace
Command: link_design -top voter -part xc7z010clg400-1 -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1126.785 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Dusan/Desktop/MASTER/Otporni/otporni/fir_bez_toleranicje/fir_filtar.srcs/constrs_1/new/clock_constraint.xdc]
Finished Parsing XDC File [C:/Users/Dusan/Desktop/MASTER/Otporni/otporni/fir_bez_toleranicje/fir_filtar.srcs/constrs_1/new/clock_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1126.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1126.785 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1126.785 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 46b97085

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.230 ; gain = 435.445

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 46b97085

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1759.344 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 46b97085

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1759.344 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 46b97085

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1759.344 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 46b97085

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1759.344 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 46b97085

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1759.344 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 46b97085

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1759.344 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1759.344 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 46b97085

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1759.344 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 46b97085

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1759.344 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 46b97085

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1759.344 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1759.344 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 46b97085

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1759.344 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1759.344 ; gain = 632.559
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dusan/Desktop/MASTER/Otporni/otporni/fir_bez_toleranicje/fir_filtar.runs/impl_1/voter_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file voter_drc_opted.rpt -pb voter_drc_opted.pb -rpx voter_drc_opted.rpx
Command: report_drc -file voter_drc_opted.rpt -pb voter_drc_opted.pb -rpx voter_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Dusan/Desktop/MASTER/Otporni/otporni/fir_bez_toleranicje/fir_filtar.runs/impl_1/voter_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1813.148 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1813.148 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1813.148 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1813.148 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 65530690

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1813.148 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 65530690

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1813.148 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 65530690

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.189 . Memory (MB): peak = 1813.148 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 65530690

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1813.148 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 65530690

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1813.148 ; gain = 0.000

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 31b000f5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.148 ; gain = 0.000
Phase 2 Global Placement | Checksum: 31b000f5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.148 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 31b000f5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.148 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 0100dc2d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.148 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fcc70dd2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.148 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fcc70dd2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.148 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1642a2a50

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.148 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1642a2a50

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.148 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1642a2a50

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.148 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1642a2a50

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.148 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1642a2a50

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.148 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1642a2a50

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.148 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1642a2a50

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.148 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1642a2a50

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.148 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1813.148 ; gain = 0.000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.148 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1642a2a50

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.148 ; gain = 0.000
Ending Placer Task | Checksum: e7c2277b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.148 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1813.148 ; gain = 1.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1813.148 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dusan/Desktop/MASTER/Otporni/otporni/fir_bez_toleranicje/fir_filtar.runs/impl_1/voter_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file voter_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1813.148 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file voter_utilization_placed.rpt -pb voter_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file voter_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1813.148 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1813.148 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dusan/Desktop/MASTER/Otporni/otporni/fir_bez_toleranicje/fir_filtar.runs/impl_1/voter_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e7c2277b ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "m_i[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_i[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_i[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 118faa9e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1853.176 ; gain = 35.844
Post Restoration Checksum: NetGraph: 70c8c7d5 NumContArr: a831e213 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 118faa9e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1874.000 ; gain = 56.668

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 118faa9e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1874.000 ; gain = 56.668

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 118faa9e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1874.000 ; gain = 56.668

Phase 2.4 Timing Verification

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 118faa9e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1874.000 ; gain = 56.668
Phase 2.4 Timing Verification | Checksum: 118faa9e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1874.000 ; gain = 56.668
INFO: [Route 35-61] The design met the timing requirement.

Phase 2.5 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.5 Route finalize | Checksum: 118faa9e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1874.000 ; gain = 56.668

Phase 2.6 Verifying routed nets

 Verification completed successfully
Phase 2.6 Verifying routed nets | Checksum: 118faa9e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1874.000 ; gain = 56.668

Phase 2.7 Depositing Routes
Phase 2.7 Depositing Routes | Checksum: 118faa9e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1874.000 ; gain = 56.668
Phase 2 Router Initialization | Checksum: 118faa9e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1874.000 ; gain = 56.668

Phase 3 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 3 Route finalize | Checksum: 118faa9e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1874.000 ; gain = 56.668

Phase 4 Verifying routed nets

 Verification completed successfully
Phase 4 Verifying routed nets | Checksum: 118faa9e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1874.000 ; gain = 56.668

Phase 5 Depositing Routes
Phase 5 Depositing Routes | Checksum: 118faa9e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1874.000 ; gain = 56.668

Phase 6 Post Router Timing

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 118faa9e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1874.000 ; gain = 56.668
Phase 6 Post Router Timing | Checksum: 118faa9e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1874.000 ; gain = 56.668
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1874.000 ; gain = 56.668

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1874.000 ; gain = 60.852
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1874.070 ; gain = 0.070
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dusan/Desktop/MASTER/Otporni/otporni/fir_bez_toleranicje/fir_filtar.runs/impl_1/voter_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file voter_drc_routed.rpt -pb voter_drc_routed.pb -rpx voter_drc_routed.rpx
Command: report_drc -file voter_drc_routed.rpt -pb voter_drc_routed.pb -rpx voter_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Dusan/Desktop/MASTER/Otporni/otporni/fir_bez_toleranicje/fir_filtar.runs/impl_1/voter_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file voter_methodology_drc_routed.rpt -pb voter_methodology_drc_routed.pb -rpx voter_methodology_drc_routed.rpx
Command: report_methodology -file voter_methodology_drc_routed.rpt -pb voter_methodology_drc_routed.pb -rpx voter_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Dusan/Desktop/MASTER/Otporni/otporni/fir_bez_toleranicje/fir_filtar.runs/impl_1/voter_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file voter_power_routed.rpt -pb voter_power_summary_routed.pb -rpx voter_power_routed.rpx
Command: report_power -file voter_power_routed.rpt -pb voter_power_summary_routed.pb -rpx voter_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file voter_route_status.rpt -pb voter_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file voter_timing_summary_routed.rpt -pb voter_timing_summary_routed.pb -rpx voter_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file voter_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file voter_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file voter_bus_skew_routed.rpt -pb voter_bus_skew_routed.pb -rpx voter_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Mar  7 00:24:45 2023...
