# riscv-fr
This is an example implementation for Flush and Reload on RISC-V, not meant for production.

Facts:
 - The 'rdcycle' instruction has a resolution of 1 cycle, different to newer AMD processors (which have a resolution of 36? cycles).


 00000000000007ee
 00000000000006a4