Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/media/ubermensch/AMAN_14072/cs220/codes/lab2_2/eight_bit_comp_top_isim_beh.exe" -prj "/media/ubermensch/AMAN_14072/cs220/codes/lab2_2/eight_bit_comp_top_beh.prj" "work.eight_bit_comp_top" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/media/ubermensch/AMAN_14072/cs220/codes/lab2_2/one_bit_comp.v" into library work
Analyzing Verilog file "/media/ubermensch/AMAN_14072/cs220/codes/lab2_2/eight_bit_comp.v" into library work
Analyzing Verilog file "/media/ubermensch/AMAN_14072/cs220/codes/lab2_2/eight_bit_comp_top.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94672 KB
Fuse CPU Usage: 1280 ms
Compiling module one_bit_comp
Compiling module eight_bit_comp
Compiling module eight_bit_comp_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /media/ubermensch/AMAN_14072/cs220/codes/lab2_2/eight_bit_comp_top_isim_beh.exe
Fuse Memory Usage: 654928 KB
Fuse CPU Usage: 1290 ms
GCC CPU Usage: 150 ms
