$date
	Thu Aug 12 07:22:31 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module punto5simp_t_tb $end
$var wire 1 ! outF $end
$var reg 1 " inA $end
$var reg 1 # inB $end
$var reg 1 $ inC $end
$scope module EJR $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#2000
1!
1$
#4000
0!
0$
1#
#6000
1$
#8000
1!
0$
0#
1"
#10000
1$
#12000
0!
0$
1#
#14000
1!
1$
#16000
