==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7eg-ffvf1517-1l-i'
INFO: [HLS 200-10] Analyzing design file 'CCodedFiles/2nd/AES_Encrypt.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'KeyExpansion_label5' does not exist in function 'KeyExpansion'. 
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'KeyExpansion_label6' does not exist in function 'KeyExpansion'. 
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'KeyExpansion_label7' does not exist in function 'KeyExpansion'. 
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'KeyExpansion_label8' does not exist in function 'KeyExpansion'. 
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'KeyExpansion_label9' does not exist in function 'KeyExpansion'. 
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'AddRoundKey_label10' does not exist in function 'AddRoundKey'. 
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'AddRoundKey_label11' does not exist in function 'AddRoundKey'. 
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'AddRoundKey_label12' does not exist in function 'AddRoundKey'. 
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'KeyExpansion_label13' does not exist in function 'KeyExpansion'. 
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'AddRoundKey_label14' does not exist in function 'AddRoundKey'. 
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'AddRoundKey_label15' does not exist in function 'AddRoundKey'. 
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'AddRoundKey_label16' does not exist in function 'AddRoundKey'. 
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'AddRoundKey_label18' does not exist in function 'AddRoundKey'. 
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'SubBytes_label21' does not exist in function 'SubBytes'. 
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'SubBytes_label22' does not exist in function 'SubBytes'. 
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'SubBytes_label23' does not exist in function 'SubBytes'. 
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'SubBytes_label25' does not exist in function 'SubBytes'. 
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Function 'MixColumns' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'MixColumns' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'SubBytes_label28' does not exist in function 'SubBytes'. 
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'MixColumns' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'SubBytes_label30' does not exist in function 'SubBytes'. 
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'SubBytes_label31' does not exist in function 'SubBytes'. 
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'Cipher_label32' does not exist in function 'Cipher'. 
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'SubBytes_label1' does not exist in function 'SubBytes'. 
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'SubBytes_label2' does not exist in function 'SubBytes'. 
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'SubBytes_label3' does not exist in function 'SubBytes'. 
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'SubBytes_label4' does not exist in function 'SubBytes'. 
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'SubBytes_label5' does not exist in function 'SubBytes'. 
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'Cipher_label0' does not exist in function 'Cipher'. 
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'Cipher_label1' does not exist in function 'Cipher'. 
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 97.227 ; gain = 47.703
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 97.246 ; gain = 47.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 101.207 ; gain = 51.684
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (CCodedFiles/2nd/AES_Encrypt.c:60) automatically.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'SubBytes' (CCodedFiles/2nd/AES_Encrypt.c:104) automatically.
INFO: [XFORM 203-602] Inlining function 'AddRoundKey' into 'Cipher' (CCodedFiles/2nd/AES_Encrypt.c:208) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 101.207 ; gain = 51.684
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (CCodedFiles/2nd/AES_Encrypt.c:97).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KeyExpansion_label4' (CCodedFiles/2nd/AES_Encrypt.c:48) in function 'KeyExpansion' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (CCodedFiles/2nd/AES_Encrypt.c:100) in function 'SubBytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (CCodedFiles/2nd/AES_Encrypt.c:102) in function 'SubBytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (CCodedFiles/2nd/AES_Encrypt.c:136) in function 'SubBytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (CCodedFiles/2nd/AES_Encrypt.c:146) in function 'SubBytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (CCodedFiles/2nd/AES_Encrypt.c:148) in function 'SubBytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (CCodedFiles/2nd/AES_Encrypt.c:156) in function 'SubBytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1' (CCodedFiles/2nd/AES_Encrypt.c:158) in function 'SubBytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'AddRoundKey_label19' (CCodedFiles/2nd/AES_Encrypt.c:89) in function 'AddRoundKey' completely.
INFO: [XFORM 203-501] Unrolling loop 'KeyExpansion_label17' (CCodedFiles/2nd/AES_Encrypt.c:39) in function 'KeyExpansion' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (CCodedFiles/2nd/AES_Encrypt.c:49) in function 'KeyExpansion' completely.
INFO: [XFORM 203-102] Partitioning array 'temp' (CCodedFiles/2nd/AES_Encrypt.c:35) automatically.
INFO: [XFORM 203-131] Reshaping array 'state' (CCodedFiles/2nd/AES_Encrypt.c:181) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'sbox'  accessed through non-constant indices on dimension 1 (CCodedFiles/2nd/AES_Encrypt.c:23:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (CCodedFiles/2nd/AES_Encrypt.c:60) automatically.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'SubBytes' (CCodedFiles/2nd/AES_Encrypt.c:104) automatically.
INFO: [XFORM 203-602] Inlining function 'AddRoundKey' into 'Cipher' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (CCodedFiles/2nd/AES_Encrypt.c:48:3) to (CCodedFiles/2nd/AES_Encrypt.c:78:2) in function 'KeyExpansion'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'SubBytes' (CCodedFiles/2nd/AES_Encrypt.c:97)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 123.648 ; gain = 74.125
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 137.883 ; gain = 88.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KeyExpansion_label4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (CCodedFiles/2nd/AES_Encrypt.c:73) of variable 'tmp_19', CCodedFiles/2nd/AES_Encrypt.c:73 on array 'RoundKey' and 'load' operation ('RoundKey_load', CCodedFiles/2nd/AES_Encrypt.c:51) on array 'RoundKey'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('RoundKey_load', CCodedFiles/2nd/AES_Encrypt.c:51) on array 'RoundKey' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 6, Depth: 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.212 seconds; current allocated memory: 99.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 100.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (CCodedFiles/2nd/AES_Encrypt.c:125) of variable 'tmp_s', CCodedFiles/2nd/AES_Encrypt.c:125 on array 'state' and 'load' operation ('state_load', CCodedFiles/2nd/AES_Encrypt.c:104) on array 'state'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (CCodedFiles/2nd/AES_Encrypt.c:160) of variable 'tmp_80', CCodedFiles/2nd/AES_Encrypt.c:160 on array 'state' and 'load' operation ('state_load', CCodedFiles/2nd/AES_Encrypt.c:104) on array 'state'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state_load_2', CCodedFiles/2nd/AES_Encrypt.c:104) on array 'state' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 8, Depth: 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.089 seconds; current allocated memory: 101.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 105.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label34'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 8, Depth: 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 105.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 106.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_2568_32_1' to 'Cipher_mux_2568_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_2568_3bkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 110.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'Cipher_mux_2568_3bkb' is changed to 'Cipher_mux_2568_3bkb_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_2568_3bkb': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 1.729 seconds; current allocated memory: 124.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 1.924 seconds; current allocated memory: 126.355 MB.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Cipher_RoundKey_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 187.945 ; gain = 138.422
INFO: [SYSC 207-301] Generating SystemC RTL for Cipher.
INFO: [VHDL 208-304] Generating VHDL RTL for Cipher.
INFO: [VLOG 209-307] Generating Verilog RTL for Cipher.
INFO: [HLS 200-112] Total elapsed time: 28.105 seconds; peak allocated memory: 126.355 MB.
