V 000052 55 705           1714421678243 rx_buff_reg
(_unit VHDL(rx_buff_reg 0 25(rx_buff_reg 0 38))
	(_version vef)
	(_time 1714421678244 2024.04.29 16:14:38)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters tan)
	(_code 212f2324287523372225347b762727247726232724)
	(_ent
		(_time 1714421678234)
	)
	(_object
		(_port(_int rst_bar -1 0 27(_ent(_in))))
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int load_en -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 30(_ent(_in))))
		(_port(_int rx_buff_out 0 0 31(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1080          1714422810360 Behavioral
(_unit VHDL(rx_buff_reg 0 25(behavioral 0 35))
	(_version vef)
	(_time 1714422810361 2024.04.29 16:33:30)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters tan)
	(_code 6f3c6b6e313b6d796c3b7a353869696a39686d696a)
	(_ent
		(_time 1714421678233)
	)
	(_object
		(_port(_int rst_bar -1 0 27(_ent(_in)(_event))))
		(_port(_int clk -1 0 28(_ent(_in)(_event))))
		(_port(_int load_en -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 30(_ent(_in))))
		(_port(_int rx_buff_out 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int memory 1 0 36(_arch(_uni))))
		(_prcs
			(double_buffer(_arch 0 0 38(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1714422821246 Behavioral
(_unit VHDL(rx_buff_reg 0 25(behavioral 0 35))
	(_version vef)
	(_time 1714422821247 2024.04.29 16:33:41)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters tan)
	(_code f9fefba8f8adfbeffaaceca3aefffffcaffefbfffc)
	(_ent
		(_time 1714421678233)
	)
	(_object
		(_port(_int rst_bar -1 0 27(_ent(_in)(_event))))
		(_port(_int clk -1 0 28(_ent(_in)(_event))))
		(_port(_int load_en -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 30(_ent(_in))))
		(_port(_int rx_buff_out 0 0 31(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 0 37(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1714422824990 Behavioral
(_unit VHDL(rx_buff_reg 0 25(behavioral 0 35))
	(_version vef)
	(_time 1714422824991 2024.04.29 16:33:44)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters tan)
	(_code 9f98cb91c1cb9d899cca8ac5c899999ac9989d999a)
	(_ent
		(_time 1714421678233)
	)
	(_object
		(_port(_int rst_bar -1 0 27(_ent(_in)(_event))))
		(_port(_int clk -1 0 28(_ent(_in)(_event))))
		(_port(_int load_en -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 30(_ent(_in))))
		(_port(_int rx_buff_out 0 0 31(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 0 37(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1714435870132 Behavioral
(_unit VHDL(rx_buff_reg 0 25(behavioral 0 35))
	(_version vef)
	(_time 1714435870133 2024.04.29 20:11:10)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters tan)
	(_code 8edbd881d3da8c988ddb9bd4d988888bd8898c888b)
	(_ent
		(_time 1714421678233)
	)
	(_object
		(_port(_int rst_bar -1 0 27(_ent(_in)(_event))))
		(_port(_int clk -1 0 28(_ent(_in)(_event))))
		(_port(_int load_en -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 30(_ent(_in))))
		(_port(_int rx_buff_out 0 0 31(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 0 37(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000055 55 1548          1714435975554 rx_buff_reg_tb
(_unit VHDL(rx_buff_reg_tb 0 26(rx_buff_reg_tb 0 29))
	(_version vef)
	(_time 1714435975555 2024.04.29 20:12:55)
	(_source(\../src/rx_buff_reg_tb.vhd\))
	(_parameters tan)
	(_code 6b69606a313f697d6d6c7e313c6d6d6e3d6c696d6e)
	(_ent
		(_time 1714435520644)
	)
	(_inst UUT 0 37(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(load_en))
			((rx_buff_in)(rx_buff_in))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 30(_arch(_uni))))
		(_sig(_int clk -1 0 30(_arch(_uni))))
		(_sig(_int load_en -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_buff_in 0 0 31(_arch(_uni))))
		(_sig(_int rx_buff_out 0 0 32(_arch(_uni))))
		(_cnst(_int clk_period -2 0 34(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_tb(_arch 0 0 46(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 56(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(1869771333 1952522354 32)
	)
	(_model . rx_buff_reg_tb 3 -1)
)
I 000055 55 1548          1714435977473 rx_buff_reg_tb
(_unit VHDL(rx_buff_reg_tb 0 26(rx_buff_reg_tb 0 29))
	(_version vef)
	(_time 1714435977474 2024.04.29 20:12:57)
	(_source(\../src/rx_buff_reg_tb.vhd\))
	(_parameters tan)
	(_code dddcdf8e8189dfcbdbdac8878adbdbd88bdadfdbd8)
	(_ent
		(_time 1714435520644)
	)
	(_inst UUT 0 37(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(load_en))
			((rx_buff_in)(rx_buff_in))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 30(_arch(_uni))))
		(_sig(_int clk -1 0 30(_arch(_uni))))
		(_sig(_int load_en -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_buff_in 0 0 31(_arch(_uni))))
		(_sig(_int rx_buff_out 0 0 32(_arch(_uni))))
		(_cnst(_int clk_period -2 0 34(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_tb(_arch 0 0 46(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 56(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(1869771333 1952522354 32)
	)
	(_model . rx_buff_reg_tb 3 -1)
)
I 000051 55 955           1714435978212 Behavioral
(_unit VHDL(rx_buff_reg 0 25(behavioral 0 35))
	(_version vef)
	(_time 1714435978213 2024.04.29 20:12:58)
	(_source(\../src/rx_buff_reg.vhd\))
	(_parameters tan)
	(_code cbcaca9f919fc9ddc89ede919ccdcdce9dccc9cdce)
	(_ent
		(_time 1714421678233)
	)
	(_object
		(_port(_int rst_bar -1 0 27(_ent(_in)(_event))))
		(_port(_int clk -1 0 28(_ent(_in)(_event))))
		(_port(_int load_en -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 30(_ent(_in))))
		(_port(_int rx_buff_out 0 0 31(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 0 37(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000055 55 1548          1714435978266 rx_buff_reg_tb
(_unit VHDL(rx_buff_reg_tb 0 26(rx_buff_reg_tb 0 29))
	(_version vef)
	(_time 1714435978267 2024.04.29 20:12:58)
	(_source(\../src/rx_buff_reg_tb.vhd\))
	(_parameters tan)
	(_code fafbfbaba3aef8ecfcfdefa0adfcfcffacfdf8fcff)
	(_ent
		(_time 1714435520644)
	)
	(_inst UUT 0 37(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(load_en))
			((rx_buff_in)(rx_buff_in))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 30(_arch(_uni))))
		(_sig(_int clk -1 0 30(_arch(_uni))))
		(_sig(_int load_en -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_buff_in 0 0 31(_arch(_uni))))
		(_sig(_int rx_buff_out 0 0 32(_arch(_uni))))
		(_cnst(_int clk_period -2 0 34(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clock_tb(_arch 0 0 46(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 56(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(1869771333 1952522354 32)
	)
	(_model . rx_buff_reg_tb 3 -1)
)
I 000051 55 989           1714436907127 behavioral
(_unit VHDL(hex_digit_reg 0 25(behavioral 0 36))
	(_version vef)
	(_time 1714436907128 2024.04.29 20:28:27)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters tan)
	(_code 56595e5555000a430102420c0e5051505f51525300)
	(_ent
		(_time 1714436907109)
	)
	(_object
		(_port(_int rst_bar -1 0 27(_ent(_in)(_event))))
		(_port(_int clk -1 0 28(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 29(_ent(_in))))
		(_port(_int load_en2 -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 31(_ent(_in))))
		(_port(_int hex_dig_out 0 0 32(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000057 55 1339          1714440221090 hex_digit_reg_tb
(_unit VHDL(hex_digit_reg_tb 0 26(hex_digit_reg_tb 0 30))
	(_version vef)
	(_time 1714440221091 2024.04.29 21:23:41)
	(_source(\../src/hex_digit_reg_tb.vhd\))
	(_parameters tan)
	(_code 4e1d174c1e18125b1b4e5a141648494847494a4b18)
	(_ent
		(_time 1714440221076)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 31(_arch(_uni))))
		(_sig(_int load_en1 -1 0 31(_arch(_uni))))
		(_sig(_int load_en2 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int hex_dig_in 0 0 32(_arch(_uni))))
		(_sig(_int hex_dig_out 0 0 33(_arch(_uni))))
		(_cnst(_int clk_period -2 0 35(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_tb(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1869771333 1952522354 32)
	)
	(_model . hex_digit_reg_tb 3 -1)
)
I 000051 55 989           1714440464620 behavioral
(_unit VHDL(hex_digit_reg 0 25(behavioral 0 36))
	(_version vef)
	(_time 1714440464621 2024.04.29 21:27:44)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters tan)
	(_code 9acd9395ceccc68fcdce8ec0c29c9d9c939d9e9fcc)
	(_ent
		(_time 1714436907108)
	)
	(_object
		(_port(_int rst_bar -1 0 27(_ent(_in)(_event))))
		(_port(_int clk -1 0 28(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 29(_ent(_in))))
		(_port(_int load_en2 -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 31(_ent(_in))))
		(_port(_int hex_dig_out 0 0 32(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000057 55 1339          1714440464685 hex_digit_reg_tb
(_unit VHDL(hex_digit_reg_tb 0 26(hex_digit_reg_tb 0 30))
	(_version vef)
	(_time 1714440464686 2024.04.29 21:27:44)
	(_source(\../src/hex_digit_reg_tb.vhd\))
	(_parameters tan)
	(_code d88fd18ad58e84cd8dd8cc8280dedfded1dfdcdd8e)
	(_ent
		(_time 1714440221075)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 31(_arch(_uni))))
		(_sig(_int load_en1 -1 0 31(_arch(_uni))))
		(_sig(_int load_en2 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int hex_dig_in 0 0 32(_arch(_uni))))
		(_sig(_int hex_dig_out 0 0 33(_arch(_uni))))
		(_cnst(_int clk_period -2 0 35(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_tb(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1869771333 1952522354 32)
	)
	(_model . hex_digit_reg_tb 3 -1)
)
I 000057 55 1339          1714440821950 hex_digit_reg_tb
(_unit VHDL(hex_digit_reg_tb 0 26(hex_digit_reg_tb 0 30))
	(_version vef)
	(_time 1714440821951 2024.04.29 21:33:41)
	(_source(\../src/hex_digit_reg_tb.vhd\))
	(_parameters tan)
	(_code 5a5d57590e0c064f0f5b4e00025c5d5c535d5e5f0c)
	(_ent
		(_time 1714440221075)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 31(_arch(_uni))))
		(_sig(_int load_en1 -1 0 31(_arch(_uni))))
		(_sig(_int load_en2 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int hex_dig_in 0 0 32(_arch(_uni))))
		(_sig(_int hex_dig_out 0 0 33(_arch(_uni))))
		(_cnst(_int clk_period -2 0 35(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_tb(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1869771333 1952522354 32)
	)
	(_model . hex_digit_reg_tb 3 -1)
)
I 000057 55 1393          1714440911694 hex_digit_reg_tb
(_unit VHDL(hex_digit_reg_tb 0 26(hex_digit_reg_tb 0 30))
	(_version vef)
	(_time 1714440911695 2024.04.29 21:35:11)
	(_source(\../src/hex_digit_reg_tb.vhd\))
	(_parameters tan)
	(_code f0f1fba0f5a6ace5a5f3e4aaa8f6f7f6f9f7f4f5a6)
	(_ent
		(_time 1714440221075)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 31(_arch(_uni))))
		(_sig(_int load_en1 -1 0 31(_arch(_uni))))
		(_sig(_int load_en2 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int hex_dig_in 0 0 32(_arch(_uni))))
		(_sig(_int hex_dig_out 0 0 33(_arch(_uni))))
		(_cnst(_int clk_period -2 0 35(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_tb(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(1869771333 1952522354 32)
	)
	(_model . hex_digit_reg_tb 3 -1)
)
I 000051 55 983           1714441081859 behavioral
(_unit VHDL(hex_digit_reg 0 25(behavioral 0 36))
	(_version vef)
	(_time 1714441081860 2024.04.29 21:38:01)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters tan)
	(_code acaaf7fbfafaf0b9fbf8b8f6f4aaabaaa5aba8a9fa)
	(_ent
		(_time 1714436907108)
	)
	(_object
		(_port(_int rst_bar -1 0 27(_ent(_in)(_event))))
		(_port(_int clk -1 0 28(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 29(_ent(_in))))
		(_port(_int load_en2 -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 31(_ent(_in))))
		(_port(_int hex_dig_out 0 0 32(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 989           1714441135938 behavioral
(_unit VHDL(hex_digit_reg 0 25(behavioral 0 36))
	(_version vef)
	(_time 1714441135939 2024.04.29 21:38:55)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters tan)
	(_code eab8b4b9bebcb6ffbdbefeb0b2ecedece3edeeefbc)
	(_ent
		(_time 1714436907108)
	)
	(_object
		(_port(_int rst_bar -1 0 27(_ent(_in)(_event))))
		(_port(_int clk -1 0 28(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 29(_ent(_in))))
		(_port(_int load_en2 -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 31(_ent(_in))))
		(_port(_int hex_dig_out 0 0 32(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000057 55 1393          1714441351879 hex_digit_reg_tb
(_unit VHDL(hex_digit_reg_tb 0 26(hex_digit_reg_tb 0 30))
	(_version vef)
	(_time 1714441351880 2024.04.29 21:42:31)
	(_source(\../src/hex_digit_reg_tb.vhd\))
	(_parameters tan)
	(_code 6c68366c3a3a3079396d7836346a6b6a656b68693a)
	(_ent
		(_time 1714440221075)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 31(_arch(_uni))))
		(_sig(_int load_en1 -1 0 31(_arch(_uni))))
		(_sig(_int load_en2 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int hex_dig_in 0 0 32(_arch(_uni))))
		(_sig(_int hex_dig_out 0 0 33(_arch(_uni))))
		(_cnst(_int clk_period -2 0 35(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_tb(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(1869771333 1952522354 32)
	)
	(_model . hex_digit_reg_tb 3 -1)
)
I 000057 55 1407          1714441437069 hex_digit_reg_tb
(_unit VHDL(hex_digit_reg_tb 0 26(hex_digit_reg_tb 0 30))
	(_version vef)
	(_time 1714441437070 2024.04.29 21:43:57)
	(_source(\../src/hex_digit_reg_tb.vhd\))
	(_parameters tan)
	(_code 2f2e2f2b7c79733a7a203b757729282926282b2a79)
	(_ent
		(_time 1714440221075)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 31(_arch(_uni))))
		(_sig(_int load_en1 -1 0 31(_arch(_uni))))
		(_sig(_int load_en2 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int hex_dig_in 0 0 32(_arch(_uni))))
		(_sig(_int hex_dig_out 0 0 33(_arch(_uni))))
		(_cnst(_int clk_period -2 0 35(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_tb(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(1869771333 1952522354 32)
	)
	(_model . hex_digit_reg_tb 3 -1)
)
I 000057 55 1407          1714441470367 hex_digit_reg_tb
(_unit VHDL(hex_digit_reg_tb 0 26(hex_digit_reg_tb 0 30))
	(_version vef)
	(_time 1714441470368 2024.04.29 21:44:30)
	(_source(\../src/hex_digit_reg_tb.vhd\))
	(_parameters tan)
	(_code 4010194245161c55154f541a184647464947444516)
	(_ent
		(_time 1714440221075)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 31(_arch(_uni))))
		(_sig(_int load_en1 -1 0 31(_arch(_uni))))
		(_sig(_int load_en2 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int hex_dig_in 0 0 32(_arch(_uni))))
		(_sig(_int hex_dig_out 0 0 33(_arch(_uni))))
		(_cnst(_int clk_period -2 0 35(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_tb(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(1869771333 1952522354 32)
	)
	(_model . hex_digit_reg_tb 3 -1)
)
I 000057 55 1407          1714441702767 hex_digit_reg_tb
(_unit VHDL(hex_digit_reg_tb 0 26(hex_digit_reg_tb 0 30))
	(_version vef)
	(_time 1714441702768 2024.04.29 21:48:22)
	(_source(\../src/hex_digit_reg_tb.vhd\))
	(_parameters tan)
	(_code 1618181115404a034341024c4e1011101f11121340)
	(_ent
		(_time 1714440221075)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 31(_arch(_uni))))
		(_sig(_int load_en1 -1 0 31(_arch(_uni))))
		(_sig(_int load_en2 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int hex_dig_in 0 0 32(_arch(_uni))))
		(_sig(_int hex_dig_out 0 0 33(_arch(_uni))))
		(_cnst(_int clk_period -2 0 35(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_tb(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(1869771333 1952522354 32)
	)
	(_model . hex_digit_reg_tb 3 -1)
)
I 000057 55 1793          1714441924930 hex_digit_reg_tb
(_unit VHDL(hex_digit_reg_tb 0 25(hex_digit_reg_tb 0 28))
	(_version vef)
	(_time 1714441924931 2024.04.29 21:52:04)
	(_source(\../src/hex_digit_reg_tb.vhd\))
	(_parameters tan)
	(_code e2b1e3b1e5b4bef7b0e2f6b8bae4e5e4ebe5e6e7b4)
	(_ent
		(_time 1714441898901)
	)
	(_object
		(_sig(_int rst_bar -1 0 29(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 29(_arch(_uni((i 2))))))
		(_sig(_int load_en1 -1 0 29(_arch(_uni((i 2))))))
		(_sig(_int load_en2 -1 0 29(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int hex_dig_in 0 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int hex_dig_out 0 0 31(_arch(_uni))))
		(_cnst(_int clk_period -2 0 33(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(1836280141 1751348321 544108320 1953719668 1935762208 976298085 1886938400 1702126437 808525924 1730162737 2126959)
		(50463491)
		(1836280141 1751348321 544108320 1953719668 1935762208 976363621 1886938400 1702126437 825303140 1730162992 2126959)
		(50463234)
		(1836280141 1751348321 544108320 1953719668 1935762208 976429157 1886938400 1702126437 808460388 1730162992 2126959)
		(50529027)
		(1869771333 1327512178 1970304117 1752375412 1684829551 1953459744 1685091616 543519841 1852139639 1634692128 1768169572 1818386803 25701)
	)
	(_model . hex_digit_reg_tb 3 -1)
)
I 000057 55 1407          1714442256946 hex_digit_reg_tb
(_unit VHDL(hex_digit_reg_tb 0 26(hex_digit_reg_tb 0 30))
	(_version vef)
	(_time 1714442256947 2024.04.29 21:57:36)
	(_source(\../src/hex_digit_reg_tb.vhd\))
	(_parameters tan)
	(_code e2b2bbb1e5b4bef7b7b5f6b8bae4e5e4ebe5e6e7b4)
	(_ent
		(_time 1714442256934)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 31(_arch(_uni))))
		(_sig(_int load_en1 -1 0 31(_arch(_uni))))
		(_sig(_int load_en2 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int hex_dig_in 0 0 32(_arch(_uni))))
		(_sig(_int hex_dig_out 0 0 33(_arch(_uni))))
		(_cnst(_int clk_period -2 0 35(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_tb(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(1869771333 1952522354 32)
	)
	(_model . hex_digit_reg_tb 3 -1)
)
I 000051 55 989           1714442260670 behavioral
(_unit VHDL(hex_digit_reg 0 25(behavioral 0 36))
	(_version vef)
	(_time 1714442260671 2024.04.29 21:57:40)
	(_source(\../src/hex_digit_reg.vhd\))
	(_parameters tan)
	(_code 686e6968653e347d3f3c7c32306e6f6e616f6c6d3e)
	(_ent
		(_time 1714436907108)
	)
	(_object
		(_port(_int rst_bar -1 0 27(_ent(_in)(_event))))
		(_port(_int clk -1 0 28(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 29(_ent(_in))))
		(_port(_int load_en2 -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 31(_ent(_in))))
		(_port(_int hex_dig_out 0 0 32(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000057 55 1407          1714442285927 hex_digit_reg_tb
(_unit VHDL(hex_digit_reg_tb 0 26(hex_digit_reg_tb 0 30))
	(_version vef)
	(_time 1714442285928 2024.04.29 21:58:05)
	(_source(\../src/hex_digit_reg_tb.vhd\))
	(_parameters tan)
	(_code 0a0a510c5e5c561f5f5d1e50520c0d0c030d0e0f5c)
	(_ent
		(_time 1714442256933)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 31(_arch(_uni))))
		(_sig(_int load_en1 -1 0 31(_arch(_uni))))
		(_sig(_int load_en2 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int hex_dig_in 0 0 32(_arch(_uni))))
		(_sig(_int hex_dig_out 0 0 33(_arch(_uni))))
		(_cnst(_int clk_period -2 0 35(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_tb(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(1869771333 1952522354 32)
	)
	(_model . hex_digit_reg_tb 3 -1)
)
I 000057 55 1407          1714442328592 hex_digit_reg_tb
(_unit VHDL(hex_digit_reg_tb 0 26(hex_digit_reg_tb 0 30))
	(_version vef)
	(_time 1714442328593 2024.04.29 21:58:48)
	(_source(\../src/hex_digit_reg_tb.vhd\))
	(_parameters tan)
	(_code babdb0eeeeece6afefe8aee0e2bcbdbcb3bdbebfec)
	(_ent
		(_time 1714442256933)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 31(_arch(_uni))))
		(_sig(_int load_en1 -1 0 31(_arch(_uni))))
		(_sig(_int load_en2 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int hex_dig_in 0 0 32(_arch(_uni))))
		(_sig(_int hex_dig_out 0 0 33(_arch(_uni))))
		(_cnst(_int clk_period -2 0 35(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_tb(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(1869771333 1952522354 32)
	)
	(_model . hex_digit_reg_tb 3 -1)
)
I 000057 55 1407          1714442495632 hex_digit_reg_tb
(_unit VHDL(hex_digit_reg_tb 0 26(hex_digit_reg_tb 0 30))
	(_version vef)
	(_time 1714442495633 2024.04.29 22:01:35)
	(_source(\../src/hex_digit_reg_tb.vhd\))
	(_parameters tan)
	(_code 323d6c3735646e27676026686a3435343b35363764)
	(_ent
		(_time 1714442256933)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 31(_arch(_uni))))
		(_sig(_int load_en1 -1 0 31(_arch(_uni))))
		(_sig(_int load_en2 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int hex_dig_in 0 0 32(_arch(_uni))))
		(_sig(_int hex_dig_out 0 0 33(_arch(_uni))))
		(_cnst(_int clk_period -2 0 35(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_tb(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(1869771333 1952522354 32)
	)
	(_model . hex_digit_reg_tb 3 -1)
)
I 000057 55 1626          1714442919414 hex_digit_reg_tb
(_unit VHDL(hex_digit_reg_tb 0 26(hex_digit_reg_tb 0 30))
	(_version vef)
	(_time 1714442919415 2024.04.29 22:08:39)
	(_source(\../src/hex_digit_reg_tb.vhd\))
	(_parameters tan)
	(_code 9790999895c1cb82c59983cdcf9190919e909392c1)
	(_ent
		(_time 1714442256933)
	)
	(_inst UUT 0 37(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(load_en1))
			((load_en2)(load_en2))
			((hex_dig_in)(hex_dig_in))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 31(_arch(_uni))))
		(_sig(_int load_en1 -1 0 31(_arch(_uni))))
		(_sig(_int load_en2 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int hex_dig_in 0 0 32(_arch(_uni))))
		(_sig(_int hex_dig_out 0 0 33(_arch(_uni))))
		(_cnst(_int clk_period -2 0 35(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_tb(_arch 0 0 48(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 58(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33751555)
		(1869771333 1952522354 32)
	)
	(_model . hex_digit_reg_tb 3 -1)
)
I 000057 55 1623          1714442976673 hex_digit_reg_tb
(_unit VHDL(hex_digit_reg_tb 0 26(hex_digit_reg_tb 0 30))
	(_version vef)
	(_time 1714442976674 2024.04.29 22:09:36)
	(_source(\../src/hex_digit_reg_tb.vhd\))
	(_parameters tan)
	(_code 4818464a451e145d1a495c12104e4f4e414f4c4d1e)
	(_ent
		(_time 1714442256933)
	)
	(_inst UUT 0 37(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(load_en1))
			((load_en2)(load_en2))
			((hex_dig_in)(hex_dig_in))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 31(_arch(_uni))))
		(_sig(_int load_en1 -1 0 31(_arch(_uni))))
		(_sig(_int load_en2 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int hex_dig_in 0 0 32(_arch(_uni))))
		(_sig(_int hex_dig_out 0 0 33(_arch(_uni))))
		(_cnst(_int clk_period -2 0 35(_arch((ns 4626322717216342016)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_tb(_arch 0 0 48(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 59(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(2)(3)(5)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(1869771333 1952522354 2112032)
	)
	(_model . hex_digit_reg_tb 3 -1)
)
I 000049 55 830           1714444360971 dataflow
(_unit VHDL(decoder_2to4 0 25(dataflow 0 33))
	(_version vef)
	(_time 1714444360972 2024.04.29 22:32:40)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters tan)
	(_code 5b5b5a580c0c0c4d0c5e4f010f5c595e0d58595c5f)
	(_ent
		(_time 1714444360953)
	)
	(_object
		(_port(_int b -1 0 27(_ent(_in))))
		(_port(_int a -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
I 000056 55 1528          1714445543808 decoder_2to4_tb
(_unit VHDL(decoder_2to4_tb 0 27(decoder_2to4_tb 0 30))
	(_version vef)
	(_time 1714445543809 2024.04.29 22:52:23)
	(_source(\../src/decoder_2to4_tb.vhd\))
	(_parameters dbg tan)
	(_code c7c6c292c59090d192c2d39d93c0c5c291c4c5c0c3)
	(_coverage d)
	(_ent
		(_time 1714445446513)
	)
	(_inst UUT 0 52(_ent . decoder_2to4)
		(_port
			((b)(b))
			((a)(a))
			((Y)(Y))
		)
	)
	(_object
		(_sig(_int a -1 0 31(_arch(_uni))))
		(_sig(_int b -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int Y 0 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int test_vector 0 34(_record(a -1)(b -1)(Y 1))))
		(_type(_int test_vector_table 0 40(_array 2((_uto i 0 i 2147483647)))))
		(_type(_int ~test_vector_table~13 0 42(_array 2((_to i 0 i 3)))))
		(_cnst(_int LUT 4 0 42(_arch((((i 2))((i 2))((_string \"0001"\)))(((i 2))((i 3))((_string \"0010"\)))(((i 3))((i 2))((_string \"0100"\)))(((i 3))((i 3))((_string \"1000"\)))))))
		(_prcs
			(tb(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(0)(1)(2)))))
		)
		(_subprogram
			(_ext resolved(0 0))
			(_ext FINISH(1 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(ENV))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1869771333 1952522354 1886284064 975205493 32)
	)
	(_model . decoder_2to4_tb 1 -1)
)
I 000049 55 850           1714445558197 dataflow
(_unit VHDL(decoder_2to4 0 25(dataflow 0 33))
	(_version vef)
	(_time 1714445558198 2024.04.29 22:52:38)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code fea9f3aeaea9a9e8a9fbeaa4aaf9fcfba8fdfcf9fa)
	(_coverage d)
	(_ent
		(_time 1714445558192)
	)
	(_object
		(_port(_int b -1 0 27(_ent(_in))))
		(_port(_int a -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
I 000056 55 1528          1714445558287 decoder_2to4_tb
(_unit VHDL(decoder_2to4_tb 0 27(decoder_2to4_tb 0 30))
	(_version vef)
	(_time 1714445558288 2024.04.29 22:52:38)
	(_source(\../src/decoder_2to4_tb.vhd\))
	(_parameters dbg tan)
	(_code 5c0b095f0a0b0b4a09594806085b5e590a5f5e5b58)
	(_coverage d)
	(_ent
		(_time 1714445446513)
	)
	(_inst UUT 0 52(_ent . decoder_2to4)
		(_port
			((b)(b))
			((a)(a))
			((Y)(Y))
		)
	)
	(_object
		(_sig(_int a -1 0 31(_arch(_uni))))
		(_sig(_int b -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int Y 0 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int test_vector 0 34(_record(a -1)(b -1)(Y 1))))
		(_type(_int test_vector_table 0 40(_array 2((_uto i 0 i 2147483647)))))
		(_type(_int ~test_vector_table~13 0 42(_array 2((_to i 0 i 3)))))
		(_cnst(_int LUT 4 0 42(_arch((((i 2))((i 2))((_string \"0001"\)))(((i 2))((i 3))((_string \"0010"\)))(((i 3))((i 2))((_string \"0100"\)))(((i 3))((i 3))((_string \"1000"\)))))))
		(_prcs
			(tb(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(0)(1)(2)))))
		)
		(_subprogram
			(_ext resolved(0 0))
			(_ext FINISH(1 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(ENV))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1869771333 1952522354 1886284064 975205493 32)
	)
	(_model . decoder_2to4_tb 1 -1)
)
I 000050 55 1171          1714452027380 moore_fsm
(_unit VHDL(load_digit_fsm 0 26(moore_fsm 0 36))
	(_version vef)
	(_time 1714452027381 2024.04.30 00:40:27)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code baedbdeebdedefacbabffce0efbcb3bcbdbcb3bdbe)
	(_coverage d)
	(_ent
		(_time 1714451967230)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 30(_ent(_in))))
		(_port(_int ld_cmd -1 0 31(_ent(_in))))
		(_port(_int load_dig -1 0 32(_ent(_out))))
		(_type(_int state 0 37(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 0 38(_arch(_uni))))
		(_sig(_int next_state 0 0 38(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 41(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 51(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 59(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000058 55 958           1714453811911 load_digit_fsm_tb
(_unit VHDL(load_digit_fsm_tb 0 26(load_digit_fsm_tb 0 29))
	(_version vef)
	(_time 1714453811912 2024.04.30 01:10:11)
	(_source(\../src/load_digit_fsm_tb.vhd\))
	(_parameters dbg tan)
	(_code 8dded6838fdad89b8a8fcbd7d88b848b8a8b848a89)
	(_coverage d)
	(_ent
		(_time 1714453811890)
	)
	(_inst UUT 0 38(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmd)(ld_cmd))
			((load_dig)(load_dig))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 32(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 33(_arch(_uni))))
		(_sig(_int ld_cmd -1 0 34(_arch(_uni))))
		(_sig(_int load_dig -1 0 35(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm_tb 1 -1)
)
I 000058 55 1015          1714453938028 load_digit_fsm_tb
(_unit VHDL(load_digit_fsm_tb 0 26(load_digit_fsm_tb 0 29))
	(_version vef)
	(_time 1714453938029 2024.04.30 01:12:18)
	(_source(\../src/load_digit_fsm_tb.vhd\))
	(_parameters dbg tan)
	(_code 3a686c3f3d6d6f2c3a3e7c606f3c333c3d3c333d3e)
	(_coverage d)
	(_ent
		(_time 1714453811889)
	)
	(_inst UUT 0 38(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmd)(ld_cmd))
			((load_dig)(load_dig))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 32(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 33(_arch(_uni))))
		(_sig(_int ld_cmd -1 0 34(_arch(_uni))))
		(_sig(_int load_dig -1 0 35(_arch(_uni))))
		(_prcs
			(clocking(_arch 0 0 48(_prcs(_wait_for)(_trgt(1)))))
			(stim_proc(_arch 1 0 58(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm_tb 2 -1)
)
I 000058 55 1015          1714454040519 load_digit_fsm_tb
(_unit VHDL(load_digit_fsm_tb 0 26(load_digit_fsm_tb 0 29))
	(_version vef)
	(_time 1714454040520 2024.04.30 01:14:00)
	(_source(\../src/load_digit_fsm_tb.vhd\))
	(_parameters dbg tan)
	(_code 8e8ed8808dd9db988e8cc8d4db888788898887898a)
	(_coverage d)
	(_ent
		(_time 1714453811889)
	)
	(_inst UUT 0 38(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmd)(ld_cmd))
			((load_dig)(load_dig))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 32(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 33(_arch(_uni))))
		(_sig(_int ld_cmd -1 0 34(_arch(_uni))))
		(_sig(_int load_dig -1 0 35(_arch(_uni))))
		(_prcs
			(clocking(_arch 0 0 48(_prcs(_wait_for)(_trgt(1)))))
			(stim_proc(_arch 1 0 58(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm_tb 2 -1)
)
I 000058 55 1015          1714454060757 load_digit_fsm_tb
(_unit VHDL(load_digit_fsm_tb 0 26(load_digit_fsm_tb 0 29))
	(_version vef)
	(_time 1714454060758 2024.04.30 01:14:20)
	(_source(\../src/load_digit_fsm_tb.vhd\))
	(_parameters dbg tan)
	(_code 99cdce96c6cecc8f999bdfc3cc9f909f9e9f909e9d)
	(_coverage d)
	(_ent
		(_time 1714453811889)
	)
	(_inst UUT 0 38(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmd)(ld_cmd))
			((load_dig)(load_dig))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 32(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 33(_arch(_uni))))
		(_sig(_int ld_cmd -1 0 34(_arch(_uni))))
		(_sig(_int load_dig -1 0 35(_arch(_uni))))
		(_prcs
			(clocking(_arch 0 0 48(_prcs(_wait_for)(_trgt(1)))))
			(stim_proc(_arch 1 0 58(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm_tb 2 -1)
)
I 000050 55 1171          1714487417212 moore_fsm
(_unit VHDL(load_digit_fsm 0 26(moore_fsm 0 36))
	(_version vef)
	(_time 1714487417213 2024.04.30 10:30:17)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code dbdd8e89df8c8ecddbd99d818eddd2dddcddd2dcdf)
	(_coverage d)
	(_ent
		(_time 1714451967230)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 30(_ent(_in))))
		(_port(_int ld_cmd -1 0 31(_ent(_in))))
		(_port(_int load_dig -1 0 32(_ent(_out))))
		(_type(_int state 0 37(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 0 38(_arch(_uni))))
		(_sig(_int next_state 0 0 38(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 41(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 51(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 59(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000058 55 1015          1714489698880 load_digit_fsm_tb
(_unit VHDL(load_digit_fsm_tb 0 26(load_digit_fsm_tb 0 29))
	(_version vef)
	(_time 1714489698881 2024.04.30 11:08:18)
	(_source(\../src/load_digit_fsm_tb.vhd\))
	(_parameters dbg tan)
	(_code 9597ce9ac6c2c0839597d3cfc0939c9392939c9291)
	(_coverage d)
	(_ent
		(_time 1714453811889)
	)
	(_inst UUT 0 38(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmd)(ld_cmd))
			((load_dig)(load_dig))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 32(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 33(_arch(_uni))))
		(_sig(_int ld_cmd -1 0 34(_arch(_uni))))
		(_sig(_int load_dig -1 0 35(_arch(_uni))))
		(_prcs
			(clocking(_arch 0 0 48(_prcs(_wait_for)(_trgt(1)))))
			(stim_proc(_arch 1 0 58(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm_tb 2 -1)
)
I 000049 55 850           1714492477974 dataflow
(_unit VHDL(decoder_2to4 0 25(dataflow 0 33))
	(_version vef)
	(_time 1714492477975 2024.04.30 11:54:37)
	(_source(\../src/decoder_2to4.vhd\))
	(_parameters dbg tan)
	(_code 848a868a85d3d392d38190ded0838681d287868380)
	(_coverage d)
	(_ent
		(_time 1714445558191)
	)
	(_object
		(_port(_int b -1 0 27(_ent(_in))))
		(_port(_int a -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
I 000056 55 1528          1714492478076 decoder_2to4_tb
(_unit VHDL(decoder_2to4_tb 0 27(decoder_2to4_tb 0 30))
	(_version vef)
	(_time 1714492478077 2024.04.30 11:54:38)
	(_source(\../src/decoder_2to4_tb.vhd\))
	(_parameters dbg tan)
	(_code e2ece0b1e5b5b5f4b7e7f6b8b6e5e0e7b4e1e0e5e6)
	(_coverage d)
	(_ent
		(_time 1714445446513)
	)
	(_inst UUT 0 52(_ent . decoder_2to4)
		(_port
			((b)(b))
			((a)(a))
			((Y)(Y))
		)
	)
	(_object
		(_sig(_int a -1 0 31(_arch(_uni))))
		(_sig(_int b -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int Y 0 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int test_vector 0 34(_record(a -1)(b -1)(Y 1))))
		(_type(_int test_vector_table 0 40(_array 2((_uto i 0 i 2147483647)))))
		(_type(_int ~test_vector_table~13 0 42(_array 2((_to i 0 i 3)))))
		(_cnst(_int LUT 4 0 42(_arch((((i 2))((i 2))((_string \"0001"\)))(((i 2))((i 3))((_string \"0010"\)))(((i 3))((i 2))((_string \"0100"\)))(((i 3))((i 3))((_string \"1000"\)))))))
		(_prcs
			(tb(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(0)(1)(2)))))
		)
		(_subprogram
			(_ext resolved(0 0))
			(_ext FINISH(1 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(ENV))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1869771333 1952522354 1886284064 975205493 32)
	)
	(_model . decoder_2to4_tb 1 -1)
)
I 000050 55 1171          1714492478126 moore_fsm
(_unit VHDL(load_digit_fsm 0 26(moore_fsm 0 36))
	(_version vef)
	(_time 1714492478127 2024.04.30 11:54:38)
	(_source(\../src/load_digit_fsm.vhd\))
	(_parameters dbg tan)
	(_code 202e7424767775362022667a752629262726292724)
	(_coverage d)
	(_ent
		(_time 1714451967230)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 30(_ent(_in))))
		(_port(_int ld_cmd -1 0 31(_ent(_in))))
		(_port(_int load_dig -1 0 32(_ent(_out))))
		(_type(_int state 0 37(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 0 38(_arch(_uni))))
		(_sig(_int next_state 0 0 38(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 41(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 51(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 59(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000058 55 1015          1714492478168 load_digit_fsm_tb
(_unit VHDL(load_digit_fsm_tb 0 26(load_digit_fsm_tb 0 29))
	(_version vef)
	(_time 1714492478169 2024.04.30 11:54:38)
	(_source(\../src/load_digit_fsm_tb.vhd\))
	(_parameters dbg tan)
	(_code 3f316b3a3f686a293f3d79656a393639383936383b)
	(_coverage d)
	(_ent
		(_time 1714453811889)
	)
	(_inst UUT 0 38(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmd)(ld_cmd))
			((load_dig)(load_dig))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 32(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 33(_arch(_uni))))
		(_sig(_int ld_cmd -1 0 34(_arch(_uni))))
		(_sig(_int load_dig -1 0 35(_arch(_uni))))
		(_prcs
			(clocking(_arch 0 0 48(_prcs(_wait_for)(_trgt(1)))))
			(stim_proc(_arch 1 0 58(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm_tb 2 -1)
)
I 000058 55 1015          1714492924131 load_digit_fsm_tb
(_unit VHDL(load_digit_fsm_tb 0 26(load_digit_fsm_tb 0 29))
	(_version vef)
	(_time 1714492924132 2024.04.30 12:02:04)
	(_source(\../src/load_digit_fsm_tb.vhd\))
	(_parameters dbg tan)
	(_code 6063366036373576606c263a356669666766696764)
	(_coverage d)
	(_ent
		(_time 1714453811889)
	)
	(_inst UUT 0 38(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmd)(ld_cmd))
			((load_dig)(load_dig))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 32(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 33(_arch(_uni))))
		(_sig(_int ld_cmd -1 0 34(_arch(_uni))))
		(_sig(_int load_dig -1 0 35(_arch(_uni))))
		(_prcs
			(clocking(_arch 0 0 48(_prcs(_wait_for)(_trgt(1)))))
			(stim_proc(_arch 1 0 58(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm_tb 2 -1)
)
I 000051 55 1035          1714496734504 behavioral
(_unit VHDL(hex_dig_mux 0 24(behavioral 0 35))
	(_version vef)
	(_time 1714496734505 2024.04.30 13:05:34)
	(_source(\../src/hex_dig_mux.vhd\))
	(_parameters dbg tan)
	(_code a7a2aaf0a5f1fbb2f0a9b3fdffa1a0a2f1a1f3a0a2)
	(_coverage d)
	(_ent
		(_time 1714496473113)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 26(_ent(_in))))
		(_port(_int hex_dig_1 0 0 27(_ent(_in))))
		(_port(_int hex_dig_2 0 0 28(_ent(_in))))
		(_port(_int hex_dig_3 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 30(_ent(_in))))
		(_port(_int hex_dig_out 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(134744072)
	)
	(_model . behavioral 1 -1)
)
I 000055 55 2760          1714505893778 hex_dig_mux_tb
(_unit VHDL(hex_dig_mux_tb 0 26(hex_dig_mux_tb 0 29))
	(_version vef)
	(_time 1714505893779 2024.04.30 15:38:13)
	(_source(\../src/hex_dig_mux_tb.vhd\))
	(_parameters dbg tan)
	(_code cdcb94989c9b91d8989ed99795cbcac89bcb99cac8)
	(_coverage d)
	(_ent
		(_time 1714505796498)
	)
	(_inst UUT 0 54(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_dig_0))
			((hex_dig_1)(hex_dig_1))
			((hex_dig_2)(hex_dig_2))
			((hex_dig_3)(hex_dig_3))
			((sel)(sel))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int hex_dig_0 0 0 30(_arch(_uni))))
		(_sig(_int hex_dig_1 0 0 30(_arch(_uni))))
		(_sig(_int hex_dig_2 0 0 30(_arch(_uni))))
		(_sig(_int hex_dig_3 0 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 1 0 31(_arch(_uni))))
		(_sig(_int hex_dig_out 0 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 38(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int test_vector 0 34(_record(hex_dig_0 2)(hex_dig_1 3)(hex_dig_2 4)(hex_dig_3 5)(sel 6)(hex_dig_out 7))))
		(_type(_int test_table 0 43(_array 8((_uto i 0 i 2147483647)))))
		(_type(_int ~test_table~13 0 45(_array 8((_to i 0 i 3)))))
		(_cnst(_int LUT 10 0 45(_arch((((_string \"0001"\))((_string \"0010"\))((_string \"0100"\))((_string \"1000"\))((_string \"00"\))((_string \"0001"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0100"\))((_string \"1000"\))((_string \"01"\))((_string \"0010"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0100"\))((_string \"1000"\))((_string \"10"\))((_string \"0100"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0100"\))((_string \"1000"\))((_string \"11"\))((_string \"1000"\)))))))
		(_prcs
			(tb(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(4)(5)))))
		)
		(_subprogram
			(_ext FINISH(1 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(ENV))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1869771333 1952522354 1818587936 544498533 1970302569 540680308)
	)
	(_model . hex_dig_mux_tb 1 -1)
)
I 000051 55 971           1714506594469 Behavioral
(_unit VHDL(rx_buff_reg 0 26(behavioral 0 36))
	(_version vef)
	(_time 1714506594470 2024.04.30 15:49:54)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code dd888d8e8189dfcbde88c8878adbdbd88bdadfdbd8)
	(_coverage d)
	(_ent
		(_time 1714506594458)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int load_en -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 31(_ent(_in))))
		(_port(_int rx_buff_out 0 0 32(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 0 38(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1003          1714506594509 behavioral
(_unit VHDL(hex_digit_reg 0 56(behavioral 0 67))
	(_version vef)
	(_time 1714506594510 2024.04.30 15:49:54)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code fca8a6acaaaaa0e9aba8e8a6a4fafbfaf5fbf8f9aa)
	(_coverage d)
	(_ent
		(_time 1714506594501)
	)
	(_object
		(_port(_int rst_bar -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 59(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 60(_ent(_in))))
		(_port(_int load_en2 -1 0 61(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 62(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 62(_ent(_in))))
		(_port(_int hex_dig_out 0 0 63(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 69(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000049 55 885           1714506594528 dataflow
(_unit VHDL(decoder_2to4 0 25(dataflow 1 95))
	(_version vef)
	(_time 1714506594529 2024.04.30 15:49:54)
	(_source(\../src/decoder_2to4.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 0c585b0a5a5b5b1a5b091856580b0e095a0f0e0b08)
	(_coverage d)
	(_ent
		(_time 1714445558191)
	)
	(_object
		(_port(_int b -1 0 27(_ent(_in))))
		(_port(_int a -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 29(_ent(_out))))
		(_prcs
			(line__97(_arch 0 1 97(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
I 000050 55 1213          1714506594546 moore_fsm
(_unit VHDL(load_digit_fsm 0 26(moore_fsm 1 120))
	(_version vef)
	(_time 1714506594547 2024.04.30 15:49:54)
	(_source(\../src/load_digit_fsm.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 1b4f1b1c1f4c4e0d1b195d414e1d121d1c1d121c1f)
	(_coverage d)
	(_ent
		(_time 1714451967230)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 30(_ent(_in))))
		(_port(_int ld_cmd -1 0 31(_ent(_in))))
		(_port(_int load_dig -1 0 32(_ent(_out))))
		(_type(_int state 1 121(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 1 122(_arch(_uni))))
		(_sig(_int next_state 0 1 122(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 1 125(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 1 135(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 1 143(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 1073          1714506594561 behavioral
(_unit VHDL(hex_dig_mux 0 24(behavioral 1 196))
	(_version vef)
	(_time 1714506594562 2024.04.30 15:49:54)
	(_source(\../src/hex_dig_mux.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 2b7f702f7c7d773e7c253f71732d2c2e7d2d7f2c2e)
	(_coverage d)
	(_ent
		(_time 1714496473113)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 26(_ent(_in))))
		(_port(_int hex_dig_1 0 0 27(_ent(_in))))
		(_port(_int hex_dig_2 0 0 28(_ent(_in))))
		(_port(_int hex_dig_3 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 30(_ent(_in))))
		(_port(_int hex_dig_out 0 0 31(_ent(_out))))
		(_prcs
			(line__198(_arch 0 1 198(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(134744072)
	)
	(_model . behavioral 1 -1)
)
I 000061 55 916           1714506594574 spi_mux_digit_driver
(_unit VHDL(spi_mux_digit_driver 0 212(spi_mux_digit_driver 0 224))
	(_version vef)
	(_time 1714506594575 2024.04.30 15:49:54)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 3a6f6a3e6b6d672f6d397e616e3d323f6c3c3e3c33)
	(_coverage d)
	(_ent
		(_time 1714506594572)
	)
	(_object
		(_port(_int rst_bar -1 0 214(_ent(_in))))
		(_port(_int clk -1 0 215(_ent(_in))))
		(_port(_int mosi -1 0 216(_ent(_in))))
		(_port(_int sck -1 0 217(_ent(_in))))
		(_port(_int ss_bar -1 0 218(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 219(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 219(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 220(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 220(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000059 55 1038          1714510480578 slv_spi_rx_shifter
(_unit VHDL(slv_spi_rx_shifter 0 27(slv_spi_rx_shifter 0 39))
	(_version vef)
	(_time 1714510480579 2024.04.30 16:54:40)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code eaedeeb9e8bcb8ffbeecf9b1bbece3efbcede8ede2)
	(_coverage d)
	(_ent
		(_time 1714510480548)
	)
	(_object
		(_port(_int rxd -1 0 29(_ent(_in))))
		(_port(_int rst_bar -1 0 30(_ent(_in))))
		(_port(_int sel_bar -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 34(_ent(_out))))
		(_prcs
			(shift(_arch 0 0 41(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)(5(d_6_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . slv_spi_rx_shifter 1 -1)
)
I 000050 55 1141          1714510480619 moore_fsm
(_unit VHDL(edge_det 0 65(moore_fsm 0 76))
	(_version vef)
	(_time 1714510480620 2024.04.30 16:54:40)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 0a0c070c5f5d591c0b0f4c505f0c0f0d0e0c0f0c0e)
	(_coverage d)
	(_ent
		(_time 1714510480615)
	)
	(_object
		(_port(_int rst_bar -1 0 67(_ent(_in))))
		(_port(_int clk -1 0 68(_ent(_in)(_event))))
		(_port(_int sig -1 0 69(_ent(_in))))
		(_port(_int pos -1 0 70(_ent(_in))))
		(_port(_int sig_edge -1 0 71(_ent(_out))))
		(_type(_int state 0 77(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 78(_arch(_uni))))
		(_sig(_int next_state 0 0 78(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 81(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 91(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 99(_prcs(_simple)(_trgt(6))(_sens(2)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1714510480643 Behavioral
(_unit VHDL(rx_buff_reg 0 26(behavioral 0 143))
	(_version vef)
	(_time 1714510480644 2024.04.30 16:54:40)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 292e232c287d2b3f2a7c3c737e2f2f2c7f2e2b2f2c)
	(_coverage d)
	(_ent
		(_time 1714506594457)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int load_en -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 31(_ent(_in))))
		(_port(_int rx_buff_out 0 0 32(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 0 145(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1005          1714510480660 behavioral
(_unit VHDL(hex_digit_reg 0 56(behavioral 0 174))
	(_version vef)
	(_time 1714510480661 2024.04.30 16:54:40)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 393f393c356f652c6e6d2d63613f3e3f303e3d3c6f)
	(_coverage d)
	(_ent
		(_time 1714506594500)
	)
	(_object
		(_port(_int rst_bar -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 59(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 60(_ent(_in))))
		(_port(_int load_en2 -1 0 61(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 62(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 62(_ent(_in))))
		(_port(_int hex_dig_out 0 0 63(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 176(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000049 55 888           1714510480672 dataflow
(_unit VHDL(decoder_2to4 0 25(dataflow 1 202))
	(_version vef)
	(_time 1714510480673 2024.04.30 16:54:40)
	(_source(\../src/decoder_2to4.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 484e444a451f1f5e1f4d5c121c4f4a4d1e4b4a4f4c)
	(_coverage d)
	(_ent
		(_time 1714445558191)
	)
	(_object
		(_port(_int b -1 0 27(_ent(_in))))
		(_port(_int a -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 29(_ent(_out))))
		(_prcs
			(line__204(_arch 0 1 204(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
I 000050 55 1213          1714510480688 moore_fsm
(_unit VHDL(load_digit_fsm 0 26(moore_fsm 1 227))
	(_version vef)
	(_time 1714510480689 2024.04.30 16:54:40)
	(_source(\../src/load_digit_fsm.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 585e035b060f0d4e585a1e020d5e515e5f5e515f5c)
	(_coverage d)
	(_ent
		(_time 1714451967230)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 30(_ent(_in))))
		(_port(_int ld_cmd -1 0 31(_ent(_in))))
		(_port(_int load_dig -1 0 32(_ent(_out))))
		(_type(_int state 1 228(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 1 229(_arch(_uni))))
		(_sig(_int next_state 0 1 229(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 1 232(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 1 242(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 1 250(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 1073          1714510480701 behavioral
(_unit VHDL(hex_dig_mux 0 24(behavioral 1 303))
	(_version vef)
	(_time 1714510480702 2024.04.30 16:54:40)
	(_source(\../src/hex_dig_mux.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 6761676765313b723069733d3f6160623161336062)
	(_coverage d)
	(_ent
		(_time 1714496473113)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 26(_ent(_in))))
		(_port(_int hex_dig_1 0 0 27(_ent(_in))))
		(_port(_int hex_dig_2 0 0 28(_ent(_in))))
		(_port(_int hex_dig_3 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 30(_ent(_in))))
		(_port(_int hex_dig_out 0 0 31(_ent(_out))))
		(_prcs
			(line__305(_arch 0 1 305(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(134744072)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1173          1714510480711 behavioral
(_unit VHDL(hex_seven 0 320(behavioral 0 329))
	(_version vef)
	(_time 1714510480712 2024.04.30 16:54:40)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 6761676765313b723361743d33606161626132616f)
	(_coverage d)
	(_ent
		(_time 1714510480709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 322(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 324(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 324(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 33751811)
		(50528770 33686018)
		(33751810 50463491)
		(50529026 50463235)
		(50528770 50528770)
		(50463490 50528771)
		(50463490 50529027)
		(50529026 33686018)
		(50529026 50529027)
		(50529026 50528771)
		(50529026 50529026)
		(50463234 50529027)
		(33686274 33751811)
		(50528770 50463491)
		(33686274 50529027)
		(33686274 50529026)
	)
	(_model . behavioral 1 -1)
)
I 000059 55 1038          1714510487397 slv_spi_rx_shifter
(_unit VHDL(slv_spi_rx_shifter 0 27(slv_spi_rx_shifter 0 39))
	(_version vef)
	(_time 1714510487398 2024.04.30 16:54:47)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 97929698c3c1c582c39184ccc6919e92c19095909f)
	(_coverage d)
	(_ent
		(_time 1714510480547)
	)
	(_object
		(_port(_int rxd -1 0 29(_ent(_in))))
		(_port(_int rst_bar -1 0 30(_ent(_in))))
		(_port(_int sel_bar -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 34(_ent(_out))))
		(_prcs
			(shift(_arch 0 0 41(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)(5(d_6_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . slv_spi_rx_shifter 1 -1)
)
I 000050 55 1141          1714510487409 moore_fsm
(_unit VHDL(edge_det 0 65(moore_fsm 0 76))
	(_version vef)
	(_time 1714510487410 2024.04.30 16:54:47)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 9793909894c0c4819692d1cdc29192909391929193)
	(_coverage d)
	(_ent
		(_time 1714510480614)
	)
	(_object
		(_port(_int rst_bar -1 0 67(_ent(_in))))
		(_port(_int clk -1 0 68(_ent(_in)(_event))))
		(_port(_int sig -1 0 69(_ent(_in))))
		(_port(_int pos -1 0 70(_ent(_in))))
		(_port(_int sig_edge -1 0 71(_ent(_out))))
		(_type(_int state 0 77(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 78(_arch(_uni))))
		(_sig(_int next_state 0 0 78(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 81(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 91(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 99(_prcs(_simple)(_trgt(6))(_sens(2)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1714510487415 Behavioral
(_unit VHDL(rx_buff_reg 0 26(behavioral 0 143))
	(_version vef)
	(_time 1714510487416 2024.04.30 16:54:47)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code a6a3a6f0a8f2a4b0a5f3b3fcf1a0a0a3f0a1a4a0a3)
	(_coverage d)
	(_ent
		(_time 1714506594457)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int load_en -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 31(_ent(_in))))
		(_port(_int rx_buff_out 0 0 32(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 0 145(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1005          1714510487421 behavioral
(_unit VHDL(hex_digit_reg 0 56(behavioral 0 174))
	(_version vef)
	(_time 1714510487422 2024.04.30 16:54:47)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code a6a2acf1a5f0fab3f1f2b2fcfea0a1a0afa1a2a3f0)
	(_coverage d)
	(_ent
		(_time 1714506594500)
	)
	(_object
		(_port(_int rst_bar -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 59(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 60(_ent(_in))))
		(_port(_int load_en2 -1 0 61(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 62(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 62(_ent(_in))))
		(_port(_int hex_dig_out 0 0 63(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 176(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000049 55 888           1714510487427 dataflow
(_unit VHDL(decoder_2to4 0 25(dataflow 1 202))
	(_version vef)
	(_time 1714510487428 2024.04.30 16:54:47)
	(_source(\../src/decoder_2to4.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code a6a2a0f1a5f1f1b0f1a3b2fcf2a1a4a3f0a5a4a1a2)
	(_coverage d)
	(_ent
		(_time 1714445558191)
	)
	(_object
		(_port(_int b -1 0 27(_ent(_in))))
		(_port(_int a -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 29(_ent(_out))))
		(_prcs
			(line__204(_arch 0 1 204(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
I 000050 55 1213          1714510487433 moore_fsm
(_unit VHDL(load_digit_fsm 0 26(moore_fsm 1 227))
	(_version vef)
	(_time 1714510487434 2024.04.30 16:54:47)
	(_source(\../src/load_digit_fsm.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code b6b2e7e2e6e1e3a0b6b4f0ece3b0bfb0b1b0bfb1b2)
	(_coverage d)
	(_ent
		(_time 1714451967230)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 30(_ent(_in))))
		(_port(_int ld_cmd -1 0 31(_ent(_in))))
		(_port(_int load_dig -1 0 32(_ent(_out))))
		(_type(_int state 1 228(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 1 229(_arch(_uni))))
		(_sig(_int next_state 0 1 229(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 1 232(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 1 242(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 1 250(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 1073          1714510487439 behavioral
(_unit VHDL(hex_dig_mux 0 24(behavioral 1 303))
	(_version vef)
	(_time 1714510487440 2024.04.30 16:54:47)
	(_source(\../src/hex_dig_mux.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code b6b2bce2b5e0eaa3e1b8a2eceeb0b1b3e0b0e2b1b3)
	(_coverage d)
	(_ent
		(_time 1714496473113)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 26(_ent(_in))))
		(_port(_int hex_dig_1 0 0 27(_ent(_in))))
		(_port(_int hex_dig_2 0 0 28(_ent(_in))))
		(_port(_int hex_dig_3 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 30(_ent(_in))))
		(_port(_int hex_dig_out 0 0 31(_ent(_out))))
		(_prcs
			(line__305(_arch 0 1 305(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(134744072)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1173          1714510487448 behavioral
(_unit VHDL(hex_seven 0 320(behavioral 0 329))
	(_version vef)
	(_time 1714510487449 2024.04.30 16:54:47)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code c5c1cf90c59399d091c3d69f91c2c3c3c0c390c3cd)
	(_coverage d)
	(_ent
		(_time 1714510480708)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 322(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 324(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 324(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 33751811)
		(50528770 33686018)
		(33751810 50463491)
		(50529026 50463235)
		(50528770 50528770)
		(50463490 50528771)
		(50463490 50529027)
		(50529026 33686018)
		(50529026 50529027)
		(50529026 50528771)
		(50529026 50529026)
		(50463234 50529027)
		(33686274 33751811)
		(50528770 50463491)
		(33686274 50529027)
		(33686274 50529026)
	)
	(_model . behavioral 1 -1)
)
I 000059 55 1038          1714510492973 slv_spi_rx_shifter
(_unit VHDL(slv_spi_rx_shifter 0 27(slv_spi_rx_shifter 0 39))
	(_version vef)
	(_time 1714510492974 2024.04.30 16:54:52)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 51555a52030703440557420a005758540756535659)
	(_coverage d)
	(_ent
		(_time 1714510480547)
	)
	(_object
		(_port(_int rxd -1 0 29(_ent(_in))))
		(_port(_int rst_bar -1 0 30(_ent(_in))))
		(_port(_int sel_bar -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 34(_ent(_out))))
		(_prcs
			(shift(_arch 0 0 41(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)(5(d_6_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . slv_spi_rx_shifter 1 -1)
)
I 000050 55 1141          1714510492984 moore_fsm
(_unit VHDL(edge_det 0 65(moore_fsm 0 76))
	(_version vef)
	(_time 1714510492985 2024.04.30 16:54:52)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 61646c61643632776064273b346764666567646765)
	(_coverage d)
	(_ent
		(_time 1714510480614)
	)
	(_object
		(_port(_int rst_bar -1 0 67(_ent(_in))))
		(_port(_int clk -1 0 68(_ent(_in)(_event))))
		(_port(_int sig -1 0 69(_ent(_in))))
		(_port(_int pos -1 0 70(_ent(_in))))
		(_port(_int sig_edge -1 0 71(_ent(_out))))
		(_type(_int state 0 77(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 78(_arch(_uni))))
		(_sig(_int next_state 0 0 78(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 81(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 91(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 99(_prcs(_simple)(_trgt(6))(_sens(2)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1714510492990 Behavioral
(_unit VHDL(rx_buff_reg 0 26(behavioral 0 143))
	(_version vef)
	(_time 1714510492991 2024.04.30 16:54:52)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 61656b60683563776234743b366767643766636764)
	(_coverage d)
	(_ent
		(_time 1714506594457)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int load_en -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 31(_ent(_in))))
		(_port(_int rx_buff_out 0 0 32(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 0 145(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1005          1714510492996 behavioral
(_unit VHDL(hex_digit_reg 0 56(behavioral 0 174))
	(_version vef)
	(_time 1714510492997 2024.04.30 16:54:52)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 7075707175262c652724642a287677767977747526)
	(_coverage d)
	(_ent
		(_time 1714506594500)
	)
	(_object
		(_port(_int rst_bar -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 59(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 60(_ent(_in))))
		(_port(_int load_en2 -1 0 61(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 62(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 62(_ent(_in))))
		(_port(_int hex_dig_out 0 0 63(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 176(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000049 55 888           1714510493002 dataflow
(_unit VHDL(decoder_2to4 0 25(dataflow 1 202))
	(_version vef)
	(_time 1714510493003 2024.04.30 16:54:52)
	(_source(\../src/decoder_2to4.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 70757c71752727662775642a247772752673727774)
	(_coverage d)
	(_ent
		(_time 1714445558191)
	)
	(_object
		(_port(_int b -1 0 27(_ent(_in))))
		(_port(_int a -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 29(_ent(_out))))
		(_prcs
			(line__204(_arch 0 1 204(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
I 000050 55 1213          1714510493008 moore_fsm
(_unit VHDL(load_digit_fsm 0 26(moore_fsm 1 227))
	(_version vef)
	(_time 1714510493009 2024.04.30 16:54:52)
	(_source(\../src/load_digit_fsm.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 70752b71262725667072362a257679767776797774)
	(_coverage d)
	(_ent
		(_time 1714451967230)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 30(_ent(_in))))
		(_port(_int ld_cmd -1 0 31(_ent(_in))))
		(_port(_int load_dig -1 0 32(_ent(_out))))
		(_type(_int state 1 228(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 1 229(_arch(_uni))))
		(_sig(_int next_state 0 1 229(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 1 232(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 1 242(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 1 250(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 1073          1714510493014 behavioral
(_unit VHDL(hex_dig_mux 0 24(behavioral 1 303))
	(_version vef)
	(_time 1714510493015 2024.04.30 16:54:52)
	(_source(\../src/hex_dig_mux.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 7075707175262c65277e642a287677752676247775)
	(_coverage d)
	(_ent
		(_time 1714496473113)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 26(_ent(_in))))
		(_port(_int hex_dig_1 0 0 27(_ent(_in))))
		(_port(_int hex_dig_2 0 0 28(_ent(_in))))
		(_port(_int hex_dig_3 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 30(_ent(_in))))
		(_port(_int hex_dig_out 0 0 31(_ent(_out))))
		(_prcs
			(line__305(_arch 0 1 305(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(134744072)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1173          1714510493020 behavioral
(_unit VHDL(hex_seven 0 320(behavioral 0 329))
	(_version vef)
	(_time 1714510493021 2024.04.30 16:54:53)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 8085808e85d6dc95d48693dad48786868586d58688)
	(_coverage d)
	(_ent
		(_time 1714510480708)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 322(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 324(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 324(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 33751811)
		(50528770 33686018)
		(33751810 50463491)
		(50529026 50463235)
		(50528770 50528770)
		(50463490 50528771)
		(50463490 50529027)
		(50529026 33686018)
		(50529026 50529027)
		(50529026 50528771)
		(50529026 50529026)
		(50463234 50529027)
		(33686274 33751811)
		(50528770 50463491)
		(33686274 50529027)
		(33686274 50529026)
	)
	(_model . behavioral 1 -1)
)
I 000059 55 1038          1714510501067 slv_spi_rx_shifter
(_unit VHDL(slv_spi_rx_shifter 0 27(slv_spi_rx_shifter 0 39))
	(_version vef)
	(_time 1714510501068 2024.04.30 16:55:01)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code efedebbceab9bdfabbe9fcb4bee9e6eab9e8ede8e7)
	(_coverage d)
	(_ent
		(_time 1714510480547)
	)
	(_object
		(_port(_int rxd -1 0 29(_ent(_in))))
		(_port(_int rst_bar -1 0 30(_ent(_in))))
		(_port(_int sel_bar -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 34(_ent(_out))))
		(_prcs
			(shift(_arch 0 0 41(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)(5(d_6_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . slv_spi_rx_shifter 1 -1)
)
I 000050 55 1141          1714510501079 moore_fsm
(_unit VHDL(edge_det 0 65(moore_fsm 0 76))
	(_version vef)
	(_time 1714510501080 2024.04.30 16:55:01)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code fefdfcaeafa9ade8fffbb8a4abf8fbf9faf8fbf8fa)
	(_coverage d)
	(_ent
		(_time 1714510480614)
	)
	(_object
		(_port(_int rst_bar -1 0 67(_ent(_in))))
		(_port(_int clk -1 0 68(_ent(_in)(_event))))
		(_port(_int sig -1 0 69(_ent(_in))))
		(_port(_int pos -1 0 70(_ent(_in))))
		(_port(_int sig_edge -1 0 71(_ent(_out))))
		(_type(_int state 0 77(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 78(_arch(_uni))))
		(_sig(_int next_state 0 0 78(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 81(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 91(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 99(_prcs(_simple)(_trgt(6))(_sens(2)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1714510501089 Behavioral
(_unit VHDL(rx_buff_reg 0 26(behavioral 0 143))
	(_version vef)
	(_time 1714510501090 2024.04.30 16:55:01)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 0e0c0409535a0c180d5b1b545908080b58090c080b)
	(_coverage d)
	(_ent
		(_time 1714506594457)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int load_en -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 31(_ent(_in))))
		(_port(_int rx_buff_out 0 0 32(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 0 145(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1005          1714510501095 behavioral
(_unit VHDL(hex_digit_reg 0 56(behavioral 0 174))
	(_version vef)
	(_time 1714510501096 2024.04.30 16:55:01)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 0e0d0e085e58521b595a1a545608090807090a0b58)
	(_coverage d)
	(_ent
		(_time 1714506594500)
	)
	(_object
		(_port(_int rst_bar -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 59(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 60(_ent(_in))))
		(_port(_int load_en2 -1 0 61(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 62(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 62(_ent(_in))))
		(_port(_int hex_dig_out 0 0 63(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 176(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000049 55 888           1714510501103 dataflow
(_unit VHDL(decoder_2to4 0 25(dataflow 1 202))
	(_version vef)
	(_time 1714510501104 2024.04.30 16:55:01)
	(_source(\../src/decoder_2to4.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 1e1d12194e494908491b0a444a191c1b481d1c191a)
	(_coverage d)
	(_ent
		(_time 1714445558191)
	)
	(_object
		(_port(_int b -1 0 27(_ent(_in))))
		(_port(_int a -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 29(_ent(_out))))
		(_prcs
			(line__204(_arch 0 1 204(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
I 000050 55 1213          1714510501112 moore_fsm
(_unit VHDL(load_digit_fsm 0 26(moore_fsm 1 227))
	(_version vef)
	(_time 1714510501113 2024.04.30 16:55:01)
	(_source(\../src/load_digit_fsm.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 1e1d45191d494b081e1c58444b181718191817191a)
	(_coverage d)
	(_ent
		(_time 1714451967230)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 30(_ent(_in))))
		(_port(_int ld_cmd -1 0 31(_ent(_in))))
		(_port(_int load_dig -1 0 32(_ent(_out))))
		(_type(_int state 1 228(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 1 229(_arch(_uni))))
		(_sig(_int next_state 0 1 229(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 1 232(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 1 242(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 1 250(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 1073          1714510501129 behavioral
(_unit VHDL(hex_dig_mux 0 24(behavioral 1 303))
	(_version vef)
	(_time 1714510501130 2024.04.30 16:55:01)
	(_source(\../src/hex_dig_mux.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 2d2e2d297c7b71387a233977752b2a287b2b792a28)
	(_coverage d)
	(_ent
		(_time 1714496473113)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 26(_ent(_in))))
		(_port(_int hex_dig_1 0 0 27(_ent(_in))))
		(_port(_int hex_dig_2 0 0 28(_ent(_in))))
		(_port(_int hex_dig_3 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 30(_ent(_in))))
		(_port(_int hex_dig_out 0 0 31(_ent(_out))))
		(_prcs
			(line__305(_arch 0 1 305(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(134744072)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1173          1714510501140 behavioral
(_unit VHDL(hex_seven 0 320(behavioral 0 329))
	(_version vef)
	(_time 1714510501141 2024.04.30 16:55:01)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 3d3e3d386c6b6128693b2e67693a3b3b383b683b35)
	(_coverage d)
	(_ent
		(_time 1714510480708)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 322(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 324(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 324(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 33751811)
		(50528770 33686018)
		(33751810 50463491)
		(50529026 50463235)
		(50528770 50528770)
		(50463490 50528771)
		(50463490 50529027)
		(50529026 33686018)
		(50529026 50529027)
		(50529026 50528771)
		(50529026 50529026)
		(50463234 50529027)
		(33686274 33751811)
		(50528770 50463491)
		(33686274 50529027)
		(33686274 50529026)
	)
	(_model . behavioral 1 -1)
)
I 000059 55 1038          1714510566519 slv_spi_rx_shifter
(_unit VHDL(slv_spi_rx_shifter 0 27(slv_spi_rx_shifter 0 39))
	(_version vef)
	(_time 1714510566520 2024.04.30 16:56:06)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 9c9e98939ccace89c89a8fc7cd9a9599ca9b9e9b94)
	(_coverage d)
	(_ent
		(_time 1714510480547)
	)
	(_object
		(_port(_int rxd -1 0 29(_ent(_in))))
		(_port(_int rst_bar -1 0 30(_ent(_in))))
		(_port(_int sel_bar -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 34(_ent(_out))))
		(_prcs
			(shift(_arch 0 0 41(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)(5(d_6_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . slv_spi_rx_shifter 1 -1)
)
I 000050 55 1141          1714510566536 moore_fsm
(_unit VHDL(edge_det 0 65(moore_fsm 0 76))
	(_version vef)
	(_time 1714510566537 2024.04.30 16:56:06)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code acafaefbfbfbffbaada9eaf6f9aaa9aba8aaa9aaa8)
	(_coverage d)
	(_ent
		(_time 1714510480614)
	)
	(_object
		(_port(_int rst_bar -1 0 67(_ent(_in))))
		(_port(_int clk -1 0 68(_ent(_in)(_event))))
		(_port(_int sig -1 0 69(_ent(_in))))
		(_port(_int pos -1 0 70(_ent(_in))))
		(_port(_int sig_edge -1 0 71(_ent(_out))))
		(_type(_int state 0 77(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 78(_arch(_uni))))
		(_sig(_int next_state 0 0 78(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 81(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 91(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 99(_prcs(_simple)(_trgt(6))(_sens(2)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1714510566543 Behavioral
(_unit VHDL(rx_buff_reg 0 26(behavioral 0 143))
	(_version vef)
	(_time 1714510566544 2024.04.30 16:56:06)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code acaea9faf7f8aebaaff9b9f6fbaaaaa9faabaeaaa9)
	(_coverage d)
	(_ent
		(_time 1714506594457)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int load_en -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 31(_ent(_in))))
		(_port(_int rx_buff_out 0 0 32(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 0 145(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1005          1714510566550 behavioral
(_unit VHDL(hex_digit_reg 0 56(behavioral 0 174))
	(_version vef)
	(_time 1714510566551 2024.04.30 16:56:06)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code bbb8b4efecede7aeecefafe1e3bdbcbdb2bcbfbeed)
	(_coverage d)
	(_ent
		(_time 1714506594500)
	)
	(_object
		(_port(_int rst_bar -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 59(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 60(_ent(_in))))
		(_port(_int load_en2 -1 0 61(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 62(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 62(_ent(_in))))
		(_port(_int hex_dig_out 0 0 63(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 176(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000049 55 888           1714510566556 dataflow
(_unit VHDL(decoder_2to4 0 25(dataflow 1 202))
	(_version vef)
	(_time 1714510566557 2024.04.30 16:56:06)
	(_source(\../src/decoder_2to4.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code bbb8b8efecececadecbeafe1efbcb9beedb8b9bcbf)
	(_coverage d)
	(_ent
		(_time 1714445558191)
	)
	(_object
		(_port(_int b -1 0 27(_ent(_in))))
		(_port(_int a -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 29(_ent(_out))))
		(_prcs
			(line__204(_arch 0 1 204(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
I 000050 55 1213          1714510566562 moore_fsm
(_unit VHDL(load_digit_fsm 0 26(moore_fsm 1 227))
	(_version vef)
	(_time 1714510566563 2024.04.30 16:56:06)
	(_source(\../src/load_digit_fsm.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code cbc89f9ecf9c9eddcbc98d919ecdc2cdcccdc2cccf)
	(_coverage d)
	(_ent
		(_time 1714451967230)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 30(_ent(_in))))
		(_port(_int ld_cmd -1 0 31(_ent(_in))))
		(_port(_int load_dig -1 0 32(_ent(_out))))
		(_type(_int state 1 228(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 1 229(_arch(_uni))))
		(_sig(_int next_state 0 1 229(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 1 232(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 1 242(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 1 250(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 1073          1714510566568 behavioral
(_unit VHDL(hex_dig_mux 0 24(behavioral 1 303))
	(_version vef)
	(_time 1714510566569 2024.04.30 16:56:06)
	(_source(\../src/hex_dig_mux.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code cbc8c49e9c9d97de9cc5df9193cdccce9dcd9fccce)
	(_coverage d)
	(_ent
		(_time 1714496473113)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 26(_ent(_in))))
		(_port(_int hex_dig_1 0 0 27(_ent(_in))))
		(_port(_int hex_dig_2 0 0 28(_ent(_in))))
		(_port(_int hex_dig_3 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 30(_ent(_in))))
		(_port(_int hex_dig_out 0 0 31(_ent(_out))))
		(_prcs
			(line__305(_arch 0 1 305(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(134744072)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1173          1714510566585 behavioral
(_unit VHDL(hex_seven 0 320(behavioral 0 329))
	(_version vef)
	(_time 1714510566586 2024.04.30 16:56:06)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code dad9d5888e8c86cf8edcc9808edddcdcdfdc8fdcd2)
	(_coverage d)
	(_ent
		(_time 1714510480708)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 322(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 324(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 324(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 33751811)
		(50528770 33686018)
		(33751810 50463491)
		(50529026 50463235)
		(50528770 50528770)
		(50463490 50528771)
		(50463490 50529027)
		(50529026 33686018)
		(50529026 50529027)
		(50529026 50528771)
		(50529026 50529026)
		(50463234 50529027)
		(33686274 33751811)
		(50528770 50463491)
		(33686274 50529027)
		(33686274 50529026)
	)
	(_model . behavioral 1 -1)
)
I 000059 55 1038          1714510709535 slv_spi_rx_shifter
(_unit VHDL(slv_spi_rx_shifter 0 27(slv_spi_rx_shifter 0 39))
	(_version vef)
	(_time 1714510709536 2024.04.30 16:58:29)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 535c5650030501460755400802555a56055451545b)
	(_coverage d)
	(_ent
		(_time 1714510480547)
	)
	(_object
		(_port(_int rxd -1 0 29(_ent(_in))))
		(_port(_int rst_bar -1 0 30(_ent(_in))))
		(_port(_int sel_bar -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 34(_ent(_out))))
		(_prcs
			(shift(_arch 0 0 41(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)(5(d_6_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . slv_spi_rx_shifter 1 -1)
)
I 000050 55 1141          1714510709551 moore_fsm
(_unit VHDL(edge_det 0 65(moore_fsm 0 76))
	(_version vef)
	(_time 1714510709552 2024.04.30 16:58:29)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 636d60636434307562662539366566646765666567)
	(_coverage d)
	(_ent
		(_time 1714510480614)
	)
	(_object
		(_port(_int rst_bar -1 0 67(_ent(_in))))
		(_port(_int clk -1 0 68(_ent(_in)(_event))))
		(_port(_int sig -1 0 69(_ent(_in))))
		(_port(_int pos -1 0 70(_ent(_in))))
		(_port(_int sig_edge -1 0 71(_ent(_out))))
		(_type(_int state 0 77(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 78(_arch(_uni))))
		(_sig(_int next_state 0 0 78(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 81(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 91(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 99(_prcs(_simple)(_trgt(6))(_sens(2)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1714510709559 Behavioral
(_unit VHDL(rx_buff_reg 0 26(behavioral 0 143))
	(_version vef)
	(_time 1714510709560 2024.04.30 16:58:29)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 636c67626837617560367639346565663564616566)
	(_coverage d)
	(_ent
		(_time 1714506594457)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int load_en -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 31(_ent(_in))))
		(_port(_int rx_buff_out 0 0 32(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 0 145(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1005          1714510709567 behavioral
(_unit VHDL(hex_digit_reg 0 56(behavioral 0 174))
	(_version vef)
	(_time 1714510709568 2024.04.30 16:58:29)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 727c7c7375242e67252666282a7475747b75767724)
	(_coverage d)
	(_ent
		(_time 1714506594500)
	)
	(_object
		(_port(_int rst_bar -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 59(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 60(_ent(_in))))
		(_port(_int load_en2 -1 0 61(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 62(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 62(_ent(_in))))
		(_port(_int hex_dig_out 0 0 63(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 176(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000049 55 888           1714510709575 dataflow
(_unit VHDL(decoder_2to4 0 25(dataflow 1 202))
	(_version vef)
	(_time 1714510709576 2024.04.30 16:58:29)
	(_source(\../src/decoder_2to4.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 727c70737525256425776628267570772471707576)
	(_coverage d)
	(_ent
		(_time 1714445558191)
	)
	(_object
		(_port(_int b -1 0 27(_ent(_in))))
		(_port(_int a -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 29(_ent(_out))))
		(_prcs
			(line__204(_arch 0 1 204(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
I 000050 55 1213          1714510709583 moore_fsm
(_unit VHDL(load_digit_fsm 0 26(moore_fsm 1 227))
	(_version vef)
	(_time 1714510709584 2024.04.30 16:58:29)
	(_source(\../src/load_digit_fsm.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 828cd78cd6d5d7948280c4d8d7848b8485848b8586)
	(_coverage d)
	(_ent
		(_time 1714451967230)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 30(_ent(_in))))
		(_port(_int ld_cmd -1 0 31(_ent(_in))))
		(_port(_int load_dig -1 0 32(_ent(_out))))
		(_type(_int state 1 228(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 1 229(_arch(_uni))))
		(_sig(_int next_state 0 1 229(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 1 232(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 1 242(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 1 250(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 1073          1714510709590 behavioral
(_unit VHDL(hex_dig_mux 0 24(behavioral 1 303))
	(_version vef)
	(_time 1714510709591 2024.04.30 16:58:29)
	(_source(\../src/hex_dig_mux.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 828c8c8c85d4de97d58c96d8da848587d484d68587)
	(_coverage d)
	(_ent
		(_time 1714496473113)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 26(_ent(_in))))
		(_port(_int hex_dig_1 0 0 27(_ent(_in))))
		(_port(_int hex_dig_2 0 0 28(_ent(_in))))
		(_port(_int hex_dig_3 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 30(_ent(_in))))
		(_port(_int hex_dig_out 0 0 31(_ent(_out))))
		(_prcs
			(line__305(_arch 0 1 305(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(134744072)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1173          1714510709619 behavioral
(_unit VHDL(hex_seven 0 320(behavioral 0 329))
	(_version vef)
	(_time 1714510709620 2024.04.30 16:58:29)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code a1afaff6a5f7fdb4f5a7b2fbf5a6a7a7a4a7f4a7a9)
	(_coverage d)
	(_ent
		(_time 1714510480708)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 322(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 324(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 324(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 33751811)
		(50528770 33686018)
		(33751810 50463491)
		(50529026 50463235)
		(50528770 50528770)
		(50463490 50528771)
		(50463490 50529027)
		(50529026 33686018)
		(50529026 50529027)
		(50529026 50528771)
		(50529026 50529026)
		(50463234 50529027)
		(33686274 33751811)
		(50528770 50463491)
		(33686274 50529027)
		(33686274 50529026)
	)
	(_model . behavioral 1 -1)
)
I 000061 55 4009          1714510709635 spi_mux_digit_driver
(_unit VHDL(spi_mux_digit_driver 0 358(spi_mux_digit_driver 0 370))
	(_version vef)
	(_time 1714510709636 2024.04.30 16:58:29)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code b1beb4e4b0e6eca4e0b0f5eae5b6b9b4e7b7b5b7b8)
	(_coverage d)
	(_ent
		(_time 1714510501147)
	)
	(_inst u1 0 380(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sig_edge_to_shift_en))
		)
	)
	(_inst u2 0 381(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sig_edge_to_shift_en))
			((rx_data_out)(rx_8bits))
		)
	)
	(_inst u3 0 390(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(ss_bar))
			((pos)(_code 1))
			((sig_edge)(u3_to_u4))
		)
	)
	(_inst u4 0 391(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(u3_to_u4))
			((rx_buff_in)(rx_8bits))
			((rx_buff_out)(u4_output_8bits))
		)
	)
	(_inst u5 0 399(_ent . decoder_2to4)
		(_port
			((b)(u4_output_8bits(5)))
			((a)(u4_output_8bits(4)))
			((Y)(u5_output))
		)
	)
	(_inst u6 0 405(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(0)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_0))
		)
	)
	(_inst u7 0 415(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(1)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_1))
		)
	)
	(_inst u8 0 425(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(2)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_2))
		)
	)
	(_inst u9 0 435(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(3)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_3))
		)
	)
	(_inst u10 0 445(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_reg_0))
			((hex_dig_1)(hex_reg_1))
			((hex_dig_2)(hex_reg_2))
			((hex_dig_3)(hex_reg_3))
			((sel)(sel))
			((hex_dig_out)(u10_output))
		)
	)
	(_inst u11 0 455(_ent . hex_seven)
		(_port
			((hex)(u10_output))
			((seg_drive)(seg_drive))
		)
	)
	(_inst u12 0 462(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(u3_to_u4))
			((ld_cmd)(u4_output_8bits(7)))
			((load_dig)(u12_output))
		)
	)
	(_object
		(_port(_int rst_bar -1 0 360(_ent(_in))))
		(_port(_int clk -1 0 361(_ent(_in))))
		(_port(_int mosi -1 0 362(_ent(_in))))
		(_port(_int sck -1 0 363(_ent(_in))))
		(_port(_int ss_bar -1 0 364(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 365(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 365(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 366(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 366(_ent(_out))))
		(_sig(_int sig_edge_to_shift_en -1 0 371(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 372(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_8bits 2 0 372(_arch(_uni))))
		(_sig(_int u3_to_u4 -1 0 373(_arch(_uni))))
		(_sig(_int u4_output_8bits 2 0 374(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 375(_array -1((_dto i 3 i 0)))))
		(_sig(_int u5_output 3 0 375(_arch(_uni))))
		(_sig(_int u12_output -1 0 376(_arch(_uni))))
		(_sig(_int hex_reg_0 3 0 377(_arch(_uni))))
		(_sig(_int hex_reg_1 3 0 377(_arch(_uni))))
		(_sig(_int hex_reg_2 3 0 377(_arch(_uni))))
		(_sig(_int hex_reg_3 3 0 377(_arch(_uni))))
		(_sig(_int u10_output 3 0 378(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . spi_mux_digit_driver 2 -1)
)
I 000059 55 1038          1714510737361 slv_spi_rx_shifter
(_unit VHDL(slv_spi_rx_shifter 0 27(slv_spi_rx_shifter 0 39))
	(_version vef)
	(_time 1714510737362 2024.04.30 16:58:57)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code f8a9f9a8a3aeaaedacfeeba3a9fef1fdaefffafff0)
	(_coverage d)
	(_ent
		(_time 1714510480547)
	)
	(_object
		(_port(_int rxd -1 0 29(_ent(_in))))
		(_port(_int rst_bar -1 0 30(_ent(_in))))
		(_port(_int sel_bar -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 34(_ent(_out))))
		(_prcs
			(shift(_arch 0 0 41(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)(5(d_6_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . slv_spi_rx_shifter 1 -1)
)
I 000050 55 1141          1714510737379 moore_fsm
(_unit VHDL(edge_det 0 65(moore_fsm 0 76))
	(_version vef)
	(_time 1714510737380 2024.04.30 16:58:57)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 07570101045054110602415d520102000301020103)
	(_coverage d)
	(_ent
		(_time 1714510480614)
	)
	(_object
		(_port(_int rst_bar -1 0 67(_ent(_in))))
		(_port(_int clk -1 0 68(_ent(_in)(_event))))
		(_port(_int sig -1 0 69(_ent(_in))))
		(_port(_int pos -1 0 70(_ent(_in))))
		(_port(_int sig_edge -1 0 71(_ent(_out))))
		(_type(_int state 0 77(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 78(_arch(_uni))))
		(_sig(_int next_state 0 0 78(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 81(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 91(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 99(_prcs(_simple)(_trgt(6))(_sens(2)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 973           1714510737387 Behavioral
(_unit VHDL(rx_buff_reg 0 26(behavioral 0 143))
	(_version vef)
	(_time 1714510737388 2024.04.30 16:58:57)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 17461611184315011442024d401111124110151112)
	(_coverage d)
	(_ent
		(_time 1714506594457)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int load_en -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 31(_ent(_in))))
		(_port(_int rx_buff_out 0 0 32(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 0 145(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1005          1714510737394 behavioral
(_unit VHDL(hex_digit_reg 0 56(behavioral 0 174))
	(_version vef)
	(_time 1714510737395 2024.04.30 16:58:57)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 17471c1015414b024043034d4f1110111e10131241)
	(_coverage d)
	(_ent
		(_time 1714506594500)
	)
	(_object
		(_port(_int rst_bar -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 59(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 60(_ent(_in))))
		(_port(_int load_en2 -1 0 61(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 62(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 62(_ent(_in))))
		(_port(_int hex_dig_out 0 0 63(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 176(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000049 55 888           1714510737400 dataflow
(_unit VHDL(decoder_2to4 0 25(dataflow 1 202))
	(_version vef)
	(_time 1714510737401 2024.04.30 16:58:57)
	(_source(\../src/decoder_2to4.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 27772023257070317022337d732025227124252023)
	(_coverage d)
	(_ent
		(_time 1714445558191)
	)
	(_object
		(_port(_int b -1 0 27(_ent(_in))))
		(_port(_int a -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 29(_ent(_out))))
		(_prcs
			(line__204(_arch 0 1 204(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
I 000050 55 1213          1714510737412 moore_fsm
(_unit VHDL(load_digit_fsm 0 26(moore_fsm 1 227))
	(_version vef)
	(_time 1714510737413 2024.04.30 16:58:57)
	(_source(\../src/load_digit_fsm.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 27777723767072312725617d72212e2120212e2023)
	(_coverage d)
	(_ent
		(_time 1714451967230)
	)
	(_object
		(_port(_int rst_bar -1 0 28(_ent(_in))))
		(_port(_int clk -1 0 29(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 30(_ent(_in))))
		(_port(_int ld_cmd -1 0 31(_ent(_in))))
		(_port(_int load_dig -1 0 32(_ent(_out))))
		(_type(_int state 1 228(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 1 229(_arch(_uni))))
		(_sig(_int next_state 0 1 229(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 1 232(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 1 242(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 1 250(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 1073          1714510737422 behavioral
(_unit VHDL(hex_dig_mux 0 24(behavioral 1 303))
	(_version vef)
	(_time 1714510737423 2024.04.30 16:58:57)
	(_source(\../src/hex_dig_mux.vhd\(\../src/spi_mux_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 36663d3335606a236138226c6e3031336030623133)
	(_coverage d)
	(_ent
		(_time 1714496473113)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 26(_ent(_in))))
		(_port(_int hex_dig_1 0 0 27(_ent(_in))))
		(_port(_int hex_dig_2 0 0 28(_ent(_in))))
		(_port(_int hex_dig_3 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 30(_ent(_in))))
		(_port(_int hex_dig_out 0 0 31(_ent(_out))))
		(_prcs
			(line__305(_arch 0 1 305(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(134744072)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1173          1714510737436 behavioral
(_unit VHDL(hex_seven 0 320(behavioral 0 329))
	(_version vef)
	(_time 1714510737437 2024.04.30 16:58:57)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 46164d4445101a531240551c12414040434013404e)
	(_coverage d)
	(_ent
		(_time 1714510480708)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 322(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 324(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 324(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 33751811)
		(50528770 33686018)
		(33751810 50463491)
		(50529026 50463235)
		(50528770 50528770)
		(50463490 50528771)
		(50463490 50529027)
		(50529026 33686018)
		(50529026 50529027)
		(50529026 50528771)
		(50529026 50529026)
		(50463234 50529027)
		(33686274 33751811)
		(50528770 50463491)
		(33686274 50529027)
		(33686274 50529026)
	)
	(_model . behavioral 1 -1)
)
I 000061 55 4009          1714510737450 spi_mux_digit_driver
(_unit VHDL(spi_mux_digit_driver 0 358(spi_mux_digit_driver 0 370))
	(_version vef)
	(_time 1714510737451 2024.04.30 16:58:57)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 55045557500208400454110e01525d50035351535c)
	(_coverage d)
	(_ent
		(_time 1714510501147)
	)
	(_inst u1 0 380(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sig_edge_to_shift_en))
		)
	)
	(_inst u2 0 381(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sig_edge_to_shift_en))
			((rx_data_out)(rx_8bits))
		)
	)
	(_inst u3 0 390(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(ss_bar))
			((pos)(_code 1))
			((sig_edge)(u3_to_u4))
		)
	)
	(_inst u4 0 391(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(u3_to_u4))
			((rx_buff_in)(rx_8bits))
			((rx_buff_out)(u4_output_8bits))
		)
	)
	(_inst u5 0 399(_ent . decoder_2to4)
		(_port
			((b)(u4_output_8bits(5)))
			((a)(u4_output_8bits(4)))
			((Y)(u5_output))
		)
	)
	(_inst u6 0 405(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(0)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_0))
		)
	)
	(_inst u7 0 415(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(1)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_1))
		)
	)
	(_inst u8 0 425(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(2)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_2))
		)
	)
	(_inst u9 0 435(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(3)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_3))
		)
	)
	(_inst u10 0 445(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_reg_0))
			((hex_dig_1)(hex_reg_1))
			((hex_dig_2)(hex_reg_2))
			((hex_dig_3)(hex_reg_3))
			((sel)(sel))
			((hex_dig_out)(u10_output))
		)
	)
	(_inst u11 0 455(_ent . hex_seven)
		(_port
			((hex)(u10_output))
			((seg_drive)(seg_drive))
		)
	)
	(_inst u12 0 462(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(u3_to_u4))
			((ld_cmd)(u4_output_8bits(7)))
			((load_dig)(u12_output))
		)
	)
	(_object
		(_port(_int rst_bar -1 0 360(_ent(_in))))
		(_port(_int clk -1 0 361(_ent(_in))))
		(_port(_int mosi -1 0 362(_ent(_in))))
		(_port(_int sck -1 0 363(_ent(_in))))
		(_port(_int ss_bar -1 0 364(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 365(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 365(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 366(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 366(_ent(_out))))
		(_sig(_int sig_edge_to_shift_en -1 0 371(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 372(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_8bits 2 0 372(_arch(_uni))))
		(_sig(_int u3_to_u4 -1 0 373(_arch(_uni))))
		(_sig(_int u4_output_8bits 2 0 374(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 375(_array -1((_dto i 3 i 0)))))
		(_sig(_int u5_output 3 0 375(_arch(_uni))))
		(_sig(_int u12_output -1 0 376(_arch(_uni))))
		(_sig(_int hex_reg_0 3 0 377(_arch(_uni))))
		(_sig(_int hex_reg_1 3 0 377(_arch(_uni))))
		(_sig(_int hex_reg_2 3 0 377(_arch(_uni))))
		(_sig(_int hex_reg_3 3 0 377(_arch(_uni))))
		(_sig(_int u10_output 3 0 378(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . spi_mux_digit_driver 2 -1)
)
I 000056 55 2234          1714510737591 TB_ARCHITECTURE
(_unit VHDL(spi_mux_digit_driver_tb 0 11(tb_architecture 0 14))
	(_version vef)
	(_time 1714510737592 2024.04.30 16:58:57)
	(_source(\../src/spi_mux_digit_driver_TB.vhd\))
	(_parameters dbg tan)
	(_code e2b3e2b0e0b5bff7b2e6a6b9b6e5eae7b4e4e6e4eb)
	(_coverage d)
	(_ent
		(_time 1714510737566)
	)
	(_inst UUT 0 38(_ent . spi_mux_digit_driver)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((mosi)(mosi))
			((sck)(sck))
			((ss_bar)(ss_bar))
			((sel)(sel))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 17(_arch(_uni))))
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_sig(_int mosi -1 0 19(_arch(_uni))))
		(_sig(_int sck -1 0 20(_arch(_uni))))
		(_sig(_int ss_bar -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 0 0 22(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int seg_drive 1 0 25(_arch(_uni))))
		(_cnst(_int sck_period -2 0 30(_arch((us 4616189618054758400)))))
		(_cnst(_int period -2 0 31(_arch gms(_code 3))))
		(_sig(_int end_sim -3 0 32(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69(_array -1((_dto i 7 i 0)))))
		(_var(_int data_in 2 0 69(_prcs 2)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_var(_int addr 3 0 70(_prcs 2(_string \"00000000"\))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(0)))))
			(clock_gen(_arch 1 0 55(_prcs(_wait_for)(_trgt(1))(_read(1)(7)))))
			(send_spi_byte(_arch 2 0 68(_prcs(_wait_for)(_trgt(2)(3)(4)(5)(7))(_mon)(_read(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018)
		(50463234 33686018)
		(50528770 33686018)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000059 55 1046          1714567046628 slv_spi_rx_shifter
(_unit VHDL(slv_spi_rx_shifter 0 27(slv_spi_rx_shifter 0 39))
	(_version ve8)
	(_time 1714567046629 2024.05.01 08:37:26)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 191d1a1e434f4b0c4d1f0a42481f101c4f1e1b1e11)
	(_coverage d)
	(_ent
		(_time 1714567046601)
	)
	(_object
		(_port(_int rxd -1 0 29(_ent(_in))))
		(_port(_int rst_bar -1 0 30(_ent(_in))))
		(_port(_int sel_bar -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 34(_ent(_out))))
		(_prcs
			(shift(_arch 0 0 41(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)(5(d_6_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . slv_spi_rx_shifter 1 -1)
)
I 000050 55 1149          1714567046861 moore_fsm
(_unit VHDL(edge_det 0 65(moore_fsm 0 76))
	(_version ve8)
	(_time 1714567046862 2024.05.01 08:37:26)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code f4f1f1a4f4a3a7e2f5f1b2aea1f2f1f3f0f2f1f2f0)
	(_coverage d)
	(_ent
		(_time 1714567046714)
	)
	(_object
		(_port(_int rst_bar -1 0 67(_ent(_in))))
		(_port(_int clk -1 0 68(_ent(_in)(_event))))
		(_port(_int sig -1 0 69(_ent(_in))))
		(_port(_int pos -1 0 70(_ent(_in))))
		(_port(_int sig_edge -1 0 71(_ent(_out))))
		(_type(_int state 0 77(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 78(_arch(_uni))))
		(_sig(_int next_state 0 0 78(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 81(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 91(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 99(_prcs(_simple)(_trgt(6))(_sens(2)(5))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 988           1714567046968 Behavioral
(_unit VHDL(rx_buff_reg 0 133(behavioral 0 143))
	(_version ve8)
	(_time 1714567046969 2024.05.01 08:37:26)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 61656260683563776234743b366767643766636764)
	(_coverage d)
	(_ent
		(_time 1714567046937)
	)
	(_object
		(_port(_int rst_bar -1 0 135(_ent(_in))))
		(_port(_int clk -1 0 136(_ent(_in)(_event))))
		(_port(_int load_en -1 0 137(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 138(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 138(_ent(_in))))
		(_port(_int rx_buff_out 0 0 139(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 0 145(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1021          1714567047069 behavioral
(_unit VHDL(hex_digit_reg 0 163(behavioral 0 174))
	(_version ve8)
	(_time 1714567047070 2024.05.01 08:37:27)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code cfcac69a9c9993da989bdb9597c9c8c9c6c8cbca99)
	(_coverage d)
	(_ent
		(_time 1714567047038)
	)
	(_object
		(_port(_int rst_bar -1 0 165(_ent(_in))))
		(_port(_int clk -1 0 166(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 167(_ent(_in))))
		(_port(_int load_en2 -1 0 168(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 169(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 169(_ent(_in))))
		(_port(_int hex_dig_out 0 0 170(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 176(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000049 55 870           1714567047179 dataflow
(_unit VHDL(decoder_2to4 0 194(dataflow 0 202))
	(_version ve8)
	(_time 1714567047180 2024.05.01 08:37:27)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 3c393a396a6b6b2a6b392866683b3e396a3f3e3b38)
	(_coverage d)
	(_ent
		(_time 1714567047139)
	)
	(_object
		(_port(_int b -1 0 196(_ent(_in))))
		(_port(_int a -1 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 198(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 198(_ent(_out))))
		(_prcs
			(line__204(_arch 0 0 204(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
I 000050 55 1198          1714567047371 moore_fsm
(_unit VHDL(load_digit_fsm 0 217(moore_fsm 0 227))
	(_version ve8)
	(_time 1714567047372 2024.05.01 08:37:27)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 07025701565052110705415d52010e0100010e0003)
	(_coverage d)
	(_ent
		(_time 1714567047270)
	)
	(_object
		(_port(_int rst_bar -1 0 219(_ent(_in))))
		(_port(_int clk -1 0 220(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 221(_ent(_in))))
		(_port(_int ld_cmd -1 0 222(_ent(_in))))
		(_port(_int load_dig -1 0 223(_ent(_out))))
		(_type(_int state 0 228(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 0 229(_arch(_uni))))
		(_sig(_int next_state 0 0 229(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 232(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 242(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 250(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 1060          1714567047499 behavioral
(_unit VHDL(hex_dig_mux 0 292(behavioral 0 303))
	(_version ve8)
	(_time 1714567047500 2024.05.01 08:37:27)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 84818f8a85d2d891d38a90dedc828381d282d08381)
	(_coverage d)
	(_ent
		(_time 1714567047450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 294(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 294(_ent(_in))))
		(_port(_int hex_dig_1 0 0 295(_ent(_in))))
		(_port(_int hex_dig_2 0 0 296(_ent(_in))))
		(_port(_int hex_dig_3 0 0 297(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 298(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 298(_ent(_in))))
		(_port(_int hex_dig_out 0 0 299(_ent(_out))))
		(_prcs
			(line__305(_arch 0 0 305(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(134744072)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1177          1714567047639 behavioral
(_unit VHDL(hex_seven 0 320(behavioral 0 329))
	(_version ve8)
	(_time 1714567047645 2024.05.01 08:37:27)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 11141d1615474d044517024b451617171417441719)
	(_coverage d)
	(_ent
		(_time 1714567047569)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 322(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 324(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 324(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 33751811)
		(50528770 33686018)
		(33751810 50463491)
		(50529026 50463235)
		(50528770 50528770)
		(50463490 50528771)
		(50463490 50529027)
		(50529026 33686018)
		(50529026 50529027)
		(50529026 50528771)
		(50529026 50529026)
		(50463234 50529027)
		(33686274 33751811)
		(50528770 50463491)
		(33686274 50529027)
		(33686274 50529026)
	)
	(_model . behavioral 1 -1)
)
I 000061 55 4013          1714567047952 spi_mux_digit_driver
(_unit VHDL(spi_mux_digit_driver 0 358(spi_mux_digit_driver 0 370))
	(_version ve8)
	(_time 1714567047953 2024.05.01 08:37:27)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 494d4f4a401e145c18480d121d4e414c1f4f4d4f40)
	(_coverage d)
	(_ent
		(_time 1714567047719)
	)
	(_inst u1 0 380(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sig_edge_to_shift_en))
		)
	)
	(_inst u2 0 381(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sig_edge_to_shift_en))
			((rx_data_out)(rx_8bits))
		)
	)
	(_inst u3 0 390(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(ss_bar))
			((pos)(_code 1))
			((sig_edge)(u3_to_u4))
		)
	)
	(_inst u4 0 391(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(u3_to_u4))
			((rx_buff_in)(rx_8bits))
			((rx_buff_out)(u4_output_8bits))
		)
	)
	(_inst u5 0 399(_ent . decoder_2to4)
		(_port
			((b)(u4_output_8bits(5)))
			((a)(u4_output_8bits(4)))
			((Y)(u5_output))
		)
	)
	(_inst u6 0 405(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(0)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_0))
		)
	)
	(_inst u7 0 415(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(1)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_1))
		)
	)
	(_inst u8 0 425(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(2)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_2))
		)
	)
	(_inst u9 0 435(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(3)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_3))
		)
	)
	(_inst u10 0 445(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_reg_0))
			((hex_dig_1)(hex_reg_1))
			((hex_dig_2)(hex_reg_2))
			((hex_dig_3)(hex_reg_3))
			((sel)(sel))
			((hex_dig_out)(u10_output))
		)
	)
	(_inst u11 0 455(_ent . hex_seven)
		(_port
			((hex)(u10_output))
			((seg_drive)(seg_drive))
		)
	)
	(_inst u12 0 462(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(u3_to_u4))
			((ld_cmd)(u4_output_8bits(7)))
			((load_dig)(u12_output))
		)
	)
	(_object
		(_port(_int rst_bar -1 0 360(_ent(_in))))
		(_port(_int clk -1 0 361(_ent(_in))))
		(_port(_int mosi -1 0 362(_ent(_in))))
		(_port(_int sck -1 0 363(_ent(_in))))
		(_port(_int ss_bar -1 0 364(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 365(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 365(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 366(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 366(_ent(_out))))
		(_sig(_int sig_edge_to_shift_en -1 0 371(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 372(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_8bits 2 0 372(_arch(_uni))))
		(_sig(_int u3_to_u4 -1 0 373(_arch(_uni))))
		(_sig(_int u4_output_8bits 2 0 374(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 375(_array -1((_dto i 3 i 0)))))
		(_sig(_int u5_output 3 0 375(_arch(_uni))))
		(_sig(_int u12_output -1 0 376(_arch(_uni))))
		(_sig(_int hex_reg_0 3 0 377(_arch(_uni))))
		(_sig(_int hex_reg_1 3 0 377(_arch(_uni))))
		(_sig(_int hex_reg_2 3 0 377(_arch(_uni))))
		(_sig(_int hex_reg_3 3 0 377(_arch(_uni))))
		(_sig(_int u10_output 3 0 378(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . spi_mux_digit_driver 2 -1)
)
V 000056 55 2258          1714567048121 TB_ARCHITECTURE
(_unit VHDL(spi_mux_digit_driver_tb 0 11(tb_architecture 0 14))
	(_version ve8)
	(_time 1714567048122 2024.05.01 08:37:28)
	(_source(\../src/spi_mux_digit_driver_TB.vhd\))
	(_parameters dbg tan)
	(_code e6e2e0b4e0b1bbf3b6e2a2bdb2e1eee3b0e0e2e0ef)
	(_coverage d)
	(_ent
		(_time 1714567048111)
	)
	(_inst UUT 0 38(_ent . spi_mux_digit_driver)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((mosi)(mosi))
			((sck)(sck))
			((ss_bar)(ss_bar))
			((sel)(sel))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 17(_arch(_uni))))
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_sig(_int mosi -1 0 19(_arch(_uni))))
		(_sig(_int sck -1 0 20(_arch(_uni))))
		(_sig(_int ss_bar -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 0 0 22(_arch(_uni(_string \"00"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int seg_drive 1 0 25(_arch(_uni))))
		(_cnst(_int sck_period -2 0 30(_arch((us 4616189618054758400)))))
		(_cnst(_int period -2 0 31(_arch gms(_code 3))))
		(_sig(_int end_sim -3 0 32(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69(_array -1((_dto i 7 i 0)))))
		(_var(_int data_in 2 0 69(_prcs 2)))
		(_type(_int ~UNSIGNED{7~downto~0}~13 0 70(_array -1((_dto i 7 i 0)))))
		(_var(_int addr 3 0 70(_prcs 2(_string \"00000000"\))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(0)))))
			(clock_gen(_arch 1 0 55(_prcs(_wait_for)(_trgt(1))(_read(1)(7)))))
			(send_spi_byte(_arch 2 0 68(_prcs(_wait_for)(_trgt(2)(3)(4)(5)(7))(_mon)(_read(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018)
		(50463234 33686018)
		(50528770 33686018)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000049 55 894           1714567048196 dataflow
(_unit VHDL(decoder_2to4 0 194(dataflow 1 33))
	(_version ve8)
	(_time 1714567048197 2024.05.01 08:37:28)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/decoder_2to4.vhd\)))
	(_parameters dbg tan)
	(_code 34313631356363226331206e603336316237363330)
	(_coverage d)
	(_ent
		(_time 1714567047138)
	)
	(_object
		(_port(_int b -1 0 196(_ent(_in))))
		(_port(_int a -1 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 198(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 198(_ent(_out))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
V 000056 55 1536          1714567048297 decoder_2to4_tb
(_unit VHDL(decoder_2to4_tb 0 27(decoder_2to4_tb 0 30))
	(_version ve8)
	(_time 1714567048298 2024.05.01 08:37:28)
	(_source(\../src/decoder_2to4_tb.vhd\))
	(_parameters dbg tan)
	(_code a1a4a3f6a5f6f6b7f4a4b5fbf5a6a3a4f7a2a3a6a5)
	(_coverage d)
	(_ent
		(_time 1714567048282)
	)
	(_inst UUT 0 52(_ent . decoder_2to4)
		(_port
			((b)(b))
			((a)(a))
			((Y)(Y))
		)
	)
	(_object
		(_sig(_int a -1 0 31(_arch(_uni))))
		(_sig(_int b -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int Y 0 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int test_vector 0 34(_record(a -1)(b -1)(Y 1))))
		(_type(_int test_vector_table 0 40(_array 2((_uto i 0 i 2147483647)))))
		(_type(_int ~test_vector_table~13 0 42(_array 2((_to i 0 i 3)))))
		(_cnst(_int LUT 4 0 42(_arch((((i 2))((i 2))((_string \"0001"\)))(((i 2))((i 3))((_string \"0010"\)))(((i 3))((i 2))((_string \"0100"\)))(((i 3))((i 3))((_string \"1000"\)))))))
		(_prcs
			(tb(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(0)(1)(2)))))
		)
		(_subprogram
			(_ext resolved(0 0))
			(_ext FINISH(1 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(ENV))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1869771333 1952522354 1886284064 975205493 32)
	)
	(_model . decoder_2to4_tb 1 -1)
)
I 000050 55 1172          1714567048372 moore_fsm
(_unit VHDL(edge_det 0 65(moore_fsm 1 37))
	(_version ve8)
	(_time 1714567048373 2024.05.01 08:37:28)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/edge_det.vhd\)))
	(_parameters dbg tan)
	(_code e0e5e3b3e4b7b3f6e1e5a6bab5e6e5e7e4e6e5e6e4)
	(_coverage d)
	(_ent
		(_time 1714567046713)
	)
	(_object
		(_port(_int rst_bar -1 0 67(_ent(_in))))
		(_port(_int clk -1 0 68(_ent(_in)(_event))))
		(_port(_int sig -1 0 69(_ent(_in))))
		(_port(_int pos -1 0 70(_ent(_in))))
		(_port(_int sig_edge -1 0 71(_ent(_out))))
		(_type(_int state 1 38(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 1 39(_arch(_uni))))
		(_sig(_int next_state 0 1 39(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 1 42(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 1 52(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 1 60(_prcs(_simple)(_trgt(6))(_sens(2)(5))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 1083          1714567048444 behavioral
(_unit VHDL(hex_dig_mux 0 292(behavioral 1 35))
	(_version ve8)
	(_time 1714567048445 2024.05.01 08:37:28)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/hex_dig_mux.vhd\)))
	(_parameters dbg tan)
	(_code 2e2b212a7e78723b79203a747628292b78287a292b)
	(_coverage d)
	(_ent
		(_time 1714567047449)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 294(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 294(_ent(_in))))
		(_port(_int hex_dig_1 0 0 295(_ent(_in))))
		(_port(_int hex_dig_2 0 0 296(_ent(_in))))
		(_port(_int hex_dig_3 0 0 297(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 298(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 298(_ent(_in))))
		(_port(_int hex_dig_out 0 0 299(_ent(_out))))
		(_prcs
			(line__37(_arch 0 1 37(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(134744072)
	)
	(_model . behavioral 1 -1)
)
V 000055 55 2772          1714567048540 hex_dig_mux_tb
(_unit VHDL(hex_dig_mux_tb 0 26(hex_dig_mux_tb 0 29))
	(_version ve8)
	(_time 1714567048541 2024.05.01 08:37:28)
	(_source(\../src/hex_dig_mux_tb.vhd\))
	(_parameters dbg tan)
	(_code 8b8e8485dcddd79eded89fd1d38d8c8edd8ddf8c8e)
	(_coverage d)
	(_ent
		(_time 1714567048522)
	)
	(_inst UUT 0 54(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_dig_0))
			((hex_dig_1)(hex_dig_1))
			((hex_dig_2)(hex_dig_2))
			((hex_dig_3)(hex_dig_3))
			((sel)(sel))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int hex_dig_0 0 0 30(_arch(_uni))))
		(_sig(_int hex_dig_1 0 0 30(_arch(_uni))))
		(_sig(_int hex_dig_2 0 0 30(_arch(_uni))))
		(_sig(_int hex_dig_3 0 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 1 0 31(_arch(_uni))))
		(_sig(_int hex_dig_out 0 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 38(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int test_vector 0 34(_record(hex_dig_0 2)(hex_dig_1 3)(hex_dig_2 4)(hex_dig_3 5)(sel 6)(hex_dig_out 7))))
		(_type(_int test_table 0 43(_array 8((_uto i 0 i 2147483647)))))
		(_type(_int ~test_table~13 0 45(_array 8((_to i 0 i 3)))))
		(_cnst(_int LUT 10 0 45(_arch((((_string \"0001"\))((_string \"0010"\))((_string \"0100"\))((_string \"1000"\))((_string \"00"\))((_string \"0001"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0100"\))((_string \"1000"\))((_string \"01"\))((_string \"0010"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0100"\))((_string \"1000"\))((_string \"10"\))((_string \"0100"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0100"\))((_string \"1000"\))((_string \"11"\))((_string \"1000"\)))))))
		(_prcs
			(tb(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(4)(5)))))
		)
		(_subprogram
			(_ext FINISH(1 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(ENV))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1869771333 1952522354 1818587936 544498533 1970302569 540680308)
	)
	(_model . hex_dig_mux_tb 1 -1)
)
I 000051 55 1047          1714567048615 behavioral
(_unit VHDL(hex_digit_reg 0 163(behavioral 1 36))
	(_version ve8)
	(_time 1714567048616 2024.05.01 08:37:28)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/hex_digit_reg.vhd\)))
	(_parameters dbg tan)
	(_code cacfc59f9e9c96df9d9ede9092cccdccc3cdcecf9c)
	(_coverage d)
	(_ent
		(_time 1714567047037)
	)
	(_object
		(_port(_int rst_bar -1 0 165(_ent(_in))))
		(_port(_int clk -1 0 166(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 167(_ent(_in))))
		(_port(_int load_en2 -1 0 168(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 169(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 169(_ent(_in))))
		(_port(_int hex_dig_out 0 0 170(_ent(_out))))
		(_prcs
			(reg(_arch 0 1 38(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
V 000057 55 1605          1714567048750 hex_digit_reg_tb
(_unit VHDL(hex_digit_reg_tb 0 26(hex_digit_reg_tb 0 30))
	(_version ve8)
	(_time 1714567048751 2024.05.01 08:37:28)
	(_source(\../src/hex_digit_reg_tb.vhd\))
	(_parameters dbg tan)
	(_code 6663666665303a733467723c3e6061606f61626330)
	(_coverage d)
	(_ent
		(_time 1714567048727)
	)
	(_inst UUT 0 37(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(load_en1))
			((load_en2)(load_en2))
			((hex_dig_in)(hex_dig_in))
			((hex_dig_out)(hex_dig_out))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 31(_arch(_uni))))
		(_sig(_int load_en1 -1 0 31(_arch(_uni))))
		(_sig(_int load_en2 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int hex_dig_in 0 0 32(_arch(_uni))))
		(_sig(_int hex_dig_out 0 0 33(_arch(_uni))))
		(_cnst(_int clk_period -2 0 35(_arch((ns 4626322717216342016)))))
		(_prcs
			(clk_tb(_arch 0 0 48(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 59(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(2)(3)(5)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(1869771333 1952522354 2112032)
	)
	(_model . hex_digit_reg_tb 2 -1)
)
I 000051 55 1198          1714567048875 behavioral
(_unit VHDL(hex_seven 0 320(behavioral 1 35))
	(_version ve8)
	(_time 1714567048876 2024.05.01 08:37:28)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/hex_seven.vhd\)))
	(_parameters dbg tan)
	(_code d4d1d486d58288c180d2c78e80d3d2d2d1d281d2dc)
	(_coverage d)
	(_ent
		(_time 1714567047568)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 322(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 324(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 324(_ent(_out))))
		(_prcs
			(line__37(_arch 0 1 37(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 33751811)
		(50528770 33686018)
		(33751810 50463491)
		(50529026 50463235)
		(50528770 50528770)
		(50463490 50528771)
		(50463490 50529027)
		(50529026 33686018)
		(50529026 50529027)
		(50529026 50528771)
		(50529026 50529026)
		(50463234 50529027)
		(33686274 33751811)
		(50528770 50463491)
		(33686274 50529027)
		(33686274 50529026)
	)
	(_model . behavioral 1 -1)
)
I 000050 55 1220          1714567048975 moore_fsm
(_unit VHDL(load_digit_fsm 0 217(moore_fsm 1 36))
	(_version ve8)
	(_time 1714567048976 2024.05.01 08:37:28)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/load_digit_fsm.vhd\)))
	(_parameters dbg tan)
	(_code 41441b43161614574143071b144748474647484645)
	(_coverage d)
	(_ent
		(_time 1714567047269)
	)
	(_object
		(_port(_int rst_bar -1 0 219(_ent(_in))))
		(_port(_int clk -1 0 220(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 221(_ent(_in))))
		(_port(_int ld_cmd -1 0 222(_ent(_in))))
		(_port(_int load_dig -1 0 223(_ent(_out))))
		(_type(_int state 1 37(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 1 38(_arch(_uni))))
		(_sig(_int next_state 0 1 38(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 1 41(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 1 51(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 1 59(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
V 000058 55 1019          1714567049087 load_digit_fsm_tb
(_unit VHDL(load_digit_fsm_tb 0 26(load_digit_fsm_tb 0 29))
	(_version ve8)
	(_time 1714567049088 2024.05.01 08:37:29)
	(_source(\../src/load_digit_fsm_tb.vhd\))
	(_parameters dbg tan)
	(_code aeabf4f9adf9fbb8aea2e8f4fba8a7a8a9a8a7a9aa)
	(_coverage d)
	(_ent
		(_time 1714567049070)
	)
	(_inst UUT 0 38(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(ss_bar_pe))
			((ld_cmd)(ld_cmd))
			((load_dig)(load_dig))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 31(_arch(_uni))))
		(_sig(_int clk -1 0 32(_arch(_uni))))
		(_sig(_int ss_bar_pe -1 0 33(_arch(_uni))))
		(_sig(_int ld_cmd -1 0 34(_arch(_uni))))
		(_sig(_int load_dig -1 0 35(_arch(_uni))))
		(_prcs
			(clocking(_arch 0 0 48(_prcs(_wait_for)(_trgt(1)))))
			(stim_proc(_arch 1 0 58(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . load_digit_fsm_tb 2 -1)
)
I 000051 55 1012          1714567049161 Behavioral
(_unit VHDL(rx_buff_reg 0 133(behavioral 1 35))
	(_version ve8)
	(_time 1714567049162 2024.05.01 08:37:29)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/rx_buff_reg.vhd\)))
	(_parameters dbg tan)
	(_code fcf8f7ada7a8feeaffa9e9a6abfafaf9aafbfefaf9)
	(_coverage d)
	(_ent
		(_time 1714567046936)
	)
	(_object
		(_port(_int rst_bar -1 0 135(_ent(_in))))
		(_port(_int clk -1 0 136(_ent(_in)(_event))))
		(_port(_int load_en -1 0 137(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 138(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 138(_ent(_in))))
		(_port(_int rx_buff_out 0 0 139(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 1 37(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000055 55 1530          1714567049249 rx_buff_reg_tb
(_unit VHDL(rx_buff_reg_tb 0 26(rx_buff_reg_tb 0 29))
	(_version ve8)
	(_time 1714567049250 2024.05.01 08:37:29)
	(_source(\../src/rx_buff_reg_tb.vhd\))
	(_parameters dbg tan)
	(_code 4b4f1848111f495d4d4c5e111c4d4d4e1d4c494d4e)
	(_coverage d)
	(_ent
		(_time 1714567049232)
	)
	(_inst UUT 0 37(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(load_en))
			((rx_buff_in)(rx_buff_in))
			((rx_buff_out)(rx_buff_out))
		)
	)
	(_object
		(_sig(_int rst_bar -1 0 30(_arch(_uni))))
		(_sig(_int clk -1 0 30(_arch(_uni))))
		(_sig(_int load_en -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_buff_in 0 0 31(_arch(_uni))))
		(_sig(_int rx_buff_out 0 0 32(_arch(_uni))))
		(_cnst(_int clk_period -2 0 34(_arch((ns 4621819117588971520)))))
		(_prcs
			(clock_tb(_arch 0 0 46(_prcs(_wait_for)(_trgt(1)))))
			(tb(_arch 1 0 56(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555)
		(1869771333 1952522354 32)
	)
	(_model . rx_buff_reg_tb 2 -1)
)
I 000059 55 1079          1714567049332 slv_spi_rx_shifter
(_unit VHDL(slv_spi_rx_shifter 0 27(slv_spi_rx_shifter 1 38))
	(_version ve8)
	(_time 1714567049333 2024.05.01 08:37:29)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/slv_spi_rx_shifter.vhd\)))
	(_parameters dbg tan)
	(_code a8acfafff3fefabdfcaebbf3f9aea1adfeafaaafa0)
	(_coverage d)
	(_ent
		(_time 1714567046600)
	)
	(_object
		(_port(_int rxd -1 0 29(_ent(_in))))
		(_port(_int rst_bar -1 0 30(_ent(_in))))
		(_port(_int sel_bar -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 34(_ent(_out))))
		(_prcs
			(shift(_arch 0 1 40(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)(5(d_6_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . slv_spi_rx_shifter 1 -1)
)
I 000050 55 1180          1714567049422 moore_fsm
(_unit VHDL(edge_det 0 65(moore_fsm 1 38))
	(_version ve8)
	(_time 1714567049423 2024.05.01 08:37:29)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/spi_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 06035100045155100703405c530003010200030002)
	(_coverage d)
	(_ent
		(_time 1714567046713)
	)
	(_object
		(_port(_int rst_bar -1 0 67(_ent(_in))))
		(_port(_int clk -1 0 68(_ent(_in)(_event))))
		(_port(_int sig -1 0 69(_ent(_in))))
		(_port(_int pos -1 0 70(_ent(_in))))
		(_port(_int sig_edge -1 0 71(_ent(_out))))
		(_type(_int state 1 39(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 1 40(_arch(_uni))))
		(_sig(_int next_state 0 1 40(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 1 43(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 1 53(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 1 61(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000059 55 1079          1714567049496 slv_spi_rx_shifter
(_unit VHDL(slv_spi_rx_shifter 0 27(slv_spi_rx_shifter 1 107))
	(_version ve8)
	(_time 1714567049497 2024.05.01 08:37:29)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/spi_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 45411447131317501143561e14434c40134247424d)
	(_coverage d)
	(_ent
		(_time 1714567046600)
	)
	(_object
		(_port(_int rxd -1 0 29(_ent(_in))))
		(_port(_int rst_bar -1 0 30(_ent(_in))))
		(_port(_int sel_bar -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 34(_ent(_out))))
		(_prcs
			(shift(_arch 0 1 109(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)(5(d_6_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . slv_spi_rx_shifter 1 -1)
)
I 000051 55 1208          1714567049566 behavioral
(_unit VHDL(hex_seven 0 320(behavioral 1 141))
	(_version ve8)
	(_time 1714567049567 2024.05.01 08:37:29)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/spi_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 9396c99c95c5cf86c79580c9c79495959695c6959b)
	(_coverage d)
	(_ent
		(_time 1714567047568)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 322(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 324(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 324(_ent(_out))))
		(_prcs
			(line__143(_arch 0 1 143(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 33751811)
		(50528770 33686018)
		(33751810 50463491)
		(50529026 50463235)
		(50528770 50528770)
		(50463490 50528771)
		(50463490 50529027)
		(50529026 33686018)
		(50529026 50529027)
		(50529026 50528771)
		(50529026 50529026)
		(50463234 50529027)
		(33686274 33751811)
		(50528770 50463491)
		(33686274 50529027)
		(33686274 50529026)
	)
	(_model . behavioral 1 -1)
)
I 000057 55 1410          1714567049628 spi_digit_driver
(_unit VHDL(spi_digit_driver 0 171(spi_digit_driver 0 184))
	(_version ve8)
	(_time 1714567049629 2024.05.01 08:37:29)
	(_source(\../src/spi_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code d1d58082d0868cc485d7c58b89d7d6d7d8d6d5d487)
	(_coverage d)
	(_ent
		(_time 1714567049606)
	)
	(_inst uut0 0 187(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sig2shift_en))
		)
	)
	(_inst uut1 0 189(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sig2shift_en))
			((rx_data_out)(data_out))
		)
	)
	(_inst uut2 0 198(_ent . hex_seven)
		(_port
			((hex)(data_out(d_3_0)))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_port(_int rst_bar -1 0 173(_ent(_in))))
		(_port(_int clk -1 0 174(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 175(_array -1((_dto i 7 i 0)))))
		(_port(_int data_out 0 0 175(_ent(_out))))
		(_port(_int mosi -1 0 176(_ent(_in))))
		(_port(_int sck -1 0 177(_ent(_in))))
		(_port(_int ss_bar -1 0 178(_ent(_in))))
		(_port(_int seg_drive 0 0 179(_ent(_out))))
		(_sig(_int sig2shift_en -1 0 185(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . spi_digit_driver 1 -1)
)
I 000050 55 1180          1714567062398 moore_fsm
(_unit VHDL(edge_det 0 65(moore_fsm 1 38))
	(_version ve8)
	(_time 1714567062399 2024.05.01 08:37:42)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/spi_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code afaffef8fdf8fcb9aeaae9f5faa9aaa8aba9aaa9ab)
	(_coverage d)
	(_ent
		(_time 1714567046713)
	)
	(_object
		(_port(_int rst_bar -1 0 67(_ent(_in))))
		(_port(_int clk -1 0 68(_ent(_in)(_event))))
		(_port(_int sig -1 0 69(_ent(_in))))
		(_port(_int pos -1 0 70(_ent(_in))))
		(_port(_int sig_edge -1 0 71(_ent(_out))))
		(_type(_int state 1 39(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 1 40(_arch(_uni))))
		(_sig(_int next_state 0 1 40(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 1 43(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 1 53(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 1 61(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000059 55 1079          1714567062448 slv_spi_rx_shifter
(_unit VHDL(slv_spi_rx_shifter 0 27(slv_spi_rx_shifter 1 107))
	(_version ve8)
	(_time 1714567062449 2024.05.01 08:37:42)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/spi_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code dedf898cd8888ccb8ad8cd858fd8d7db88d9dcd9d6)
	(_coverage d)
	(_ent
		(_time 1714567046600)
	)
	(_object
		(_port(_int rxd -1 0 29(_ent(_in))))
		(_port(_int rst_bar -1 0 30(_ent(_in))))
		(_port(_int sel_bar -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 34(_ent(_out))))
		(_prcs
			(shift(_arch 0 1 109(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)(5(d_6_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . slv_spi_rx_shifter 1 -1)
)
I 000051 55 1208          1714567062492 behavioral
(_unit VHDL(hex_seven 0 320(behavioral 1 141))
	(_version ve8)
	(_time 1714567062493 2024.05.01 08:37:42)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/spi_digit_driver.vhd\)))
	(_parameters dbg tan)
	(_code 0d0d500b5c5b5118590b1e57590a0b0b080b580b05)
	(_coverage d)
	(_ent
		(_time 1714567047568)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 322(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 324(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 324(_ent(_out))))
		(_prcs
			(line__143(_arch 0 1 143(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 33751811)
		(50528770 33686018)
		(33751810 50463491)
		(50529026 50463235)
		(50528770 50528770)
		(50463490 50528771)
		(50463490 50529027)
		(50529026 33686018)
		(50529026 50529027)
		(50529026 50528771)
		(50529026 50529026)
		(50463234 50529027)
		(33686274 33751811)
		(50528770 50463491)
		(33686274 50529027)
		(33686274 50529026)
	)
	(_model . behavioral 1 -1)
)
V 000057 55 1410          1714567062532 spi_digit_driver
(_unit VHDL(spi_digit_driver 0 171(spi_digit_driver 0 184))
	(_version ve8)
	(_time 1714567062533 2024.05.01 08:37:42)
	(_source(\../src/spi_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 3b3a6d3f696c662e6f3d2f61633d3c3d323c3f3e6d)
	(_coverage d)
	(_ent
		(_time 1714567049605)
	)
	(_inst uut0 0 187(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sig2shift_en))
		)
	)
	(_inst uut1 0 189(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sig2shift_en))
			((rx_data_out)(data_out))
		)
	)
	(_inst uut2 0 198(_ent . hex_seven)
		(_port
			((hex)(data_out(d_3_0)))
			((seg_drive)(seg_drive))
		)
	)
	(_object
		(_port(_int rst_bar -1 0 173(_ent(_in))))
		(_port(_int clk -1 0 174(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 175(_array -1((_dto i 7 i 0)))))
		(_port(_int data_out 0 0 175(_ent(_out))))
		(_port(_int mosi -1 0 176(_ent(_in))))
		(_port(_int sck -1 0 177(_ent(_in))))
		(_port(_int ss_bar -1 0 178(_ent(_in))))
		(_port(_int seg_drive 0 0 179(_ent(_out))))
		(_sig(_int sig2shift_en -1 0 185(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . spi_digit_driver 1 -1)
)
I 000059 55 1079          1714567066275 slv_spi_rx_shifter
(_unit VHDL(slv_spi_rx_shifter 0 27(slv_spi_rx_shifter 1 38))
	(_version ve8)
	(_time 1714567066276 2024.05.01 08:37:46)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/slv_spi_rx_shifter.vhd\)))
	(_parameters dbg tan)
	(_code d2d28280838480c786d4c18983d4dbd784d5d0d5da)
	(_coverage d)
	(_ent
		(_time 1714567046600)
	)
	(_object
		(_port(_int rxd -1 0 29(_ent(_in))))
		(_port(_int rst_bar -1 0 30(_ent(_in))))
		(_port(_int sel_bar -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 34(_ent(_out))))
		(_prcs
			(shift(_arch 0 1 40(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)(5(d_6_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . slv_spi_rx_shifter 1 -1)
)
I 000051 55 1012          1714567070159 Behavioral
(_unit VHDL(rx_buff_reg 0 133(behavioral 1 35))
	(_version ve8)
	(_time 1714567070160 2024.05.01 08:37:50)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/rx_buff_reg.vhd\)))
	(_parameters dbg tan)
	(_code 040b5503085006120751115e530202015203060201)
	(_coverage d)
	(_ent
		(_time 1714567046936)
	)
	(_object
		(_port(_int rst_bar -1 0 135(_ent(_in))))
		(_port(_int clk -1 0 136(_ent(_in)(_event))))
		(_port(_int load_en -1 0 137(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 138(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 138(_ent(_in))))
		(_port(_int rx_buff_out 0 0 139(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 1 37(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 1220          1714567072525 moore_fsm
(_unit VHDL(load_digit_fsm 0 217(moore_fsm 1 36))
	(_version ve8)
	(_time 1714567072526 2024.05.01 08:37:52)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/load_digit_fsm.vhd\)))
	(_parameters dbg tan)
	(_code 4b441d494f1c1e5d4b490d111e4d424d4c4d424c4f)
	(_coverage d)
	(_ent
		(_time 1714567047269)
	)
	(_object
		(_port(_int rst_bar -1 0 219(_ent(_in))))
		(_port(_int clk -1 0 220(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 221(_ent(_in))))
		(_port(_int ld_cmd -1 0 222(_ent(_in))))
		(_port(_int load_dig -1 0 223(_ent(_out))))
		(_type(_int state 1 37(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 1 38(_arch(_uni))))
		(_sig(_int next_state 0 1 38(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 1 41(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 1 51(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 1 59(_prcs(_simple)(_trgt(6))(_sens(5)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 1198          1714567075107 behavioral
(_unit VHDL(hex_seven 0 320(behavioral 1 35))
	(_version ve8)
	(_time 1714567075108 2024.05.01 08:37:55)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/hex_seven.vhd\)))
	(_parameters dbg tan)
	(_code 4e41104c1e18125b1a485d141a4948484b481b4846)
	(_coverage d)
	(_ent
		(_time 1714567047568)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 322(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 324(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 324(_ent(_out))))
		(_prcs
			(line__37(_arch 0 1 37(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 33751811)
		(50528770 33686018)
		(33751810 50463491)
		(50529026 50463235)
		(50528770 50528770)
		(50463490 50528771)
		(50463490 50529027)
		(50529026 33686018)
		(50529026 50529027)
		(50529026 50528771)
		(50529026 50529026)
		(50463234 50529027)
		(33686274 33751811)
		(50528770 50463491)
		(33686274 50529027)
		(33686274 50529026)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1047          1714567078934 behavioral
(_unit VHDL(hex_digit_reg 0 163(behavioral 1 36))
	(_version ve8)
	(_time 1714567078935 2024.05.01 08:37:58)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/hex_digit_reg.vhd\)))
	(_parameters dbg tan)
	(_code 42151f4045141e57151656181a4445444b45464714)
	(_coverage d)
	(_ent
		(_time 1714567047037)
	)
	(_object
		(_port(_int rst_bar -1 0 165(_ent(_in))))
		(_port(_int clk -1 0 166(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 167(_ent(_in))))
		(_port(_int load_en2 -1 0 168(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 169(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 169(_ent(_in))))
		(_port(_int hex_dig_out 0 0 170(_ent(_out))))
		(_prcs
			(reg(_arch 0 1 38(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1083          1714567081518 behavioral
(_unit VHDL(hex_dig_mux 0 292(behavioral 1 35))
	(_version ve8)
	(_time 1714567081519 2024.05.01 08:38:01)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/hex_dig_mux.vhd\)))
	(_parameters dbg tan)
	(_code 5400545755020841035a400e0c5253510252005351)
	(_coverage d)
	(_ent
		(_time 1714567047449)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 294(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 294(_ent(_in))))
		(_port(_int hex_dig_1 0 0 295(_ent(_in))))
		(_port(_int hex_dig_2 0 0 296(_ent(_in))))
		(_port(_int hex_dig_3 0 0 297(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 298(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 298(_ent(_in))))
		(_port(_int hex_dig_out 0 0 299(_ent(_out))))
		(_prcs
			(line__37(_arch 0 1 37(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(134744072)
	)
	(_model . behavioral 1 -1)
)
I 000050 55 1172          1714567083911 moore_fsm
(_unit VHDL(edge_det 0 65(moore_fsm 1 37))
	(_version ve8)
	(_time 1714567083912 2024.05.01 08:38:03)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/edge_det.vhd\)))
	(_parameters dbg tan)
	(_code baefbeeeefede9acbbbffce0efbcbfbdbebcbfbcbe)
	(_coverage d)
	(_ent
		(_time 1714567046713)
	)
	(_object
		(_port(_int rst_bar -1 0 67(_ent(_in))))
		(_port(_int clk -1 0 68(_ent(_in)(_event))))
		(_port(_int sig -1 0 69(_ent(_in))))
		(_port(_int pos -1 0 70(_ent(_in))))
		(_port(_int sig_edge -1 0 71(_ent(_out))))
		(_type(_int state 1 38(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 1 39(_arch(_uni))))
		(_sig(_int next_state 0 1 39(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 1 42(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 1 52(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 1 60(_prcs(_simple)(_trgt(6))(_sens(5)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000049 55 894           1714567086193 dataflow
(_unit VHDL(decoder_2to4 0 194(dataflow 1 33))
	(_version ve8)
	(_time 1714567086194 2024.05.01 08:38:06)
	(_source(\../src/spi_mux_digit_driver.vhd\(\../src/decoder_2to4.vhd\)))
	(_parameters dbg tan)
	(_code a4f1f1f3a5f3f3b2f3a1b0fef0a3a6a1f2a7a6a3a0)
	(_coverage d)
	(_ent
		(_time 1714567047138)
	)
	(_object
		(_port(_int b -1 0 196(_ent(_in))))
		(_port(_int a -1 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 198(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 198(_ent(_out))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
I 000059 55 1046          1714570078596 slv_spi_rx_shifter
(_unit VHDL(slv_spi_rx_shifter 0 27(slv_spi_rx_shifter 0 39))
	(_version ve8)
	(_time 1714570078597 2024.05.01 09:27:58)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 9b9b9b949acdc98ecf9d88c0ca9d929ecd9c999c93)
	(_coverage d)
	(_ent
		(_time 1714567046600)
	)
	(_object
		(_port(_int rxd -1 0 29(_ent(_in))))
		(_port(_int rst_bar -1 0 30(_ent(_in))))
		(_port(_int sel_bar -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 34(_ent(_out))))
		(_prcs
			(shift(_arch 0 0 41(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)(5(d_6_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . slv_spi_rx_shifter 1 -1)
)
I 000050 55 1149          1714570078765 moore_fsm
(_unit VHDL(edge_det 0 65(moore_fsm 0 76))
	(_version ve8)
	(_time 1714570078766 2024.05.01 09:27:58)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 47464645441014514642011d124142404341424143)
	(_coverage d)
	(_ent
		(_time 1714567046713)
	)
	(_object
		(_port(_int rst_bar -1 0 67(_ent(_in))))
		(_port(_int clk -1 0 68(_ent(_in)(_event))))
		(_port(_int sig -1 0 69(_ent(_in))))
		(_port(_int pos -1 0 70(_ent(_in))))
		(_port(_int sig_edge -1 0 71(_ent(_out))))
		(_type(_int state 0 77(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 78(_arch(_uni))))
		(_sig(_int next_state 0 0 78(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 81(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 91(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 99(_prcs(_simple)(_trgt(6))(_sens(2)(5))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 988           1714570078862 Behavioral
(_unit VHDL(rx_buff_reg 0 133(behavioral 0 143))
	(_version ve8)
	(_time 1714570078863 2024.05.01 09:27:58)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code a4a4a2f2a8f0a6b2a7f1b1fef3a2a2a1f2a3a6a2a1)
	(_coverage d)
	(_ent
		(_time 1714567046936)
	)
	(_object
		(_port(_int rst_bar -1 0 135(_ent(_in))))
		(_port(_int clk -1 0 136(_ent(_in)(_event))))
		(_port(_int load_en -1 0 137(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 138(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 138(_ent(_in))))
		(_port(_int rx_buff_out 0 0 139(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 0 145(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1021          1714570078971 behavioral
(_unit VHDL(hex_digit_reg 0 163(behavioral 0 174))
	(_version ve8)
	(_time 1714570078972 2024.05.01 09:27:58)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 12131f1515444e07454606484a1415141b15161744)
	(_coverage d)
	(_ent
		(_time 1714567047037)
	)
	(_object
		(_port(_int rst_bar -1 0 165(_ent(_in))))
		(_port(_int clk -1 0 166(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 167(_ent(_in))))
		(_port(_int load_en2 -1 0 168(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 169(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 169(_ent(_in))))
		(_port(_int hex_dig_out 0 0 170(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 176(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000049 55 870           1714570079087 dataflow
(_unit VHDL(decoder_2to4 0 194(dataflow 0 202))
	(_version ve8)
	(_time 1714570079088 2024.05.01 09:27:59)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 8f8e8e81dcd8d899d88a9bd5db888d8ad98c8d888b)
	(_coverage d)
	(_ent
		(_time 1714567047138)
	)
	(_object
		(_port(_int b -1 0 196(_ent(_in))))
		(_port(_int a -1 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 198(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 198(_ent(_out))))
		(_prcs
			(line__204(_arch 0 0 204(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
I 000050 55 1198          1714570079236 moore_fsm
(_unit VHDL(load_digit_fsm 0 217(moore_fsm 0 227))
	(_version ve8)
	(_time 1714570079237 2024.05.01 09:27:59)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 1b1a4e1c1f4c4e0d1b195d414e1d121d1c1d121c1f)
	(_coverage d)
	(_ent
		(_time 1714567047269)
	)
	(_object
		(_port(_int rst_bar -1 0 219(_ent(_in))))
		(_port(_int clk -1 0 220(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 221(_ent(_in))))
		(_port(_int ld_cmd -1 0 222(_ent(_in))))
		(_port(_int load_dig -1 0 223(_ent(_out))))
		(_type(_int state 0 228(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 0 229(_arch(_uni))))
		(_sig(_int next_state 0 0 229(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 232(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 242(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 250(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 1060          1714570079379 behavioral
(_unit VHDL(hex_dig_mux 0 292(behavioral 0 303))
	(_version ve8)
	(_time 1714570079380 2024.05.01 09:27:59)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code a8a9a6ffa5fef4bdffa6bcf2f0aeafadfeaefcafad)
	(_coverage d)
	(_ent
		(_time 1714567047449)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 294(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 294(_ent(_in))))
		(_port(_int hex_dig_1 0 0 295(_ent(_in))))
		(_port(_int hex_dig_2 0 0 296(_ent(_in))))
		(_port(_int hex_dig_3 0 0 297(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 298(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 298(_ent(_in))))
		(_port(_int hex_dig_out 0 0 299(_ent(_out))))
		(_prcs
			(line__305(_arch 0 0 305(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(134744072)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1177          1714570079528 behavioral
(_unit VHDL(hex_seven 0 320(behavioral 0 329))
	(_version ve8)
	(_time 1714570079529 2024.05.01 09:27:59)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 44454b46451218511042571e10434242414211424c)
	(_coverage d)
	(_ent
		(_time 1714567047568)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 322(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 324(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 324(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 33751811)
		(50528770 33686018)
		(33751810 50463491)
		(50529026 50463235)
		(50528770 50528770)
		(50463490 50528771)
		(50463490 50529027)
		(50529026 33686018)
		(50529026 50529027)
		(50529026 50528771)
		(50529026 50529026)
		(50463234 50529027)
		(33686274 33751811)
		(50528770 50463491)
		(33686274 50529027)
		(33686274 50529026)
	)
	(_model . behavioral 1 -1)
)
I 000061 55 4013          1714570079780 spi_mux_digit_driver
(_unit VHDL(spi_mux_digit_driver 0 358(spi_mux_digit_driver 0 370))
	(_version ve8)
	(_time 1714570079781 2024.05.01 09:27:59)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 3e3e353a6b69632b6f3f7a656a39363b68383a3837)
	(_coverage d)
	(_ent
		(_time 1714567047718)
	)
	(_inst u1 0 380(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sig_edge_to_shift_en))
		)
	)
	(_inst u2 0 381(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sig_edge_to_shift_en))
			((rx_data_out)(rx_8bits))
		)
	)
	(_inst u3 0 390(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(ss_bar))
			((pos)(_code 1))
			((sig_edge)(u3_to_u4))
		)
	)
	(_inst u4 0 391(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(u3_to_u4))
			((rx_buff_in)(rx_8bits))
			((rx_buff_out)(u4_output_8bits))
		)
	)
	(_inst u5 0 399(_ent . decoder_2to4)
		(_port
			((b)(u4_output_8bits(5)))
			((a)(u4_output_8bits(4)))
			((Y)(u5_output))
		)
	)
	(_inst u6 0 405(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(0)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_0))
		)
	)
	(_inst u7 0 415(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(1)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_1))
		)
	)
	(_inst u8 0 425(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(2)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_2))
		)
	)
	(_inst u9 0 435(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(3)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_3))
		)
	)
	(_inst u10 0 445(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_reg_0))
			((hex_dig_1)(hex_reg_1))
			((hex_dig_2)(hex_reg_2))
			((hex_dig_3)(hex_reg_3))
			((sel)(sel))
			((hex_dig_out)(u10_output))
		)
	)
	(_inst u11 0 455(_ent . hex_seven)
		(_port
			((hex)(u10_output))
			((seg_drive)(seg_drive))
		)
	)
	(_inst u12 0 462(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(u3_to_u4))
			((ld_cmd)(u4_output_8bits(7)))
			((load_dig)(u12_output))
		)
	)
	(_object
		(_port(_int rst_bar -1 0 360(_ent(_in))))
		(_port(_int clk -1 0 361(_ent(_in))))
		(_port(_int mosi -1 0 362(_ent(_in))))
		(_port(_int sck -1 0 363(_ent(_in))))
		(_port(_int ss_bar -1 0 364(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 365(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 365(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 366(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 366(_ent(_out))))
		(_sig(_int sig_edge_to_shift_en -1 0 371(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 372(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_8bits 2 0 372(_arch(_uni))))
		(_sig(_int u3_to_u4 -1 0 373(_arch(_uni))))
		(_sig(_int u4_output_8bits 2 0 374(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 375(_array -1((_dto i 3 i 0)))))
		(_sig(_int u5_output 3 0 375(_arch(_uni))))
		(_sig(_int u12_output -1 0 376(_arch(_uni))))
		(_sig(_int hex_reg_0 3 0 377(_arch(_uni))))
		(_sig(_int hex_reg_1 3 0 377(_arch(_uni))))
		(_sig(_int hex_reg_2 3 0 377(_arch(_uni))))
		(_sig(_int hex_reg_3 3 0 377(_arch(_uni))))
		(_sig(_int u10_output 3 0 378(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . spi_mux_digit_driver 2 -1)
)
I 000059 55 1046          1714570106513 slv_spi_rx_shifter
(_unit VHDL(slv_spi_rx_shifter 0 27(slv_spi_rx_shifter 0 39))
	(_version ve8)
	(_time 1714570106514 2024.05.01 09:28:26)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code adffaefaaafbffb8f9abbef6fcaba4a8fbaaafaaa5)
	(_coverage d)
	(_ent
		(_time 1714567046600)
	)
	(_object
		(_port(_int rxd -1 0 29(_ent(_in))))
		(_port(_int rst_bar -1 0 30(_ent(_in))))
		(_port(_int sel_bar -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 34(_ent(_out))))
		(_prcs
			(shift(_arch 0 0 41(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)(5(d_6_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . slv_spi_rx_shifter 1 -1)
)
I 000050 55 1149          1714570106676 moore_fsm
(_unit VHDL(edge_det 0 65(moore_fsm 0 76))
	(_version ve8)
	(_time 1714570106677 2024.05.01 09:28:26)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 491a4d4b441e1a5f484c0f131c4f4c4e4d4f4c4f4d)
	(_coverage d)
	(_ent
		(_time 1714567046713)
	)
	(_object
		(_port(_int rst_bar -1 0 67(_ent(_in))))
		(_port(_int clk -1 0 68(_ent(_in)(_event))))
		(_port(_int sig -1 0 69(_ent(_in))))
		(_port(_int pos -1 0 70(_ent(_in))))
		(_port(_int sig_edge -1 0 71(_ent(_out))))
		(_type(_int state 0 77(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 78(_arch(_uni))))
		(_sig(_int next_state 0 0 78(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 81(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 91(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 99(_prcs(_simple)(_trgt(6))(_sens(2)(5))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 988           1714570106816 Behavioral
(_unit VHDL(rx_buff_reg 0 133(behavioral 0 143))
	(_version ve8)
	(_time 1714570106817 2024.05.01 09:28:26)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code d587d686d881d7c3d680c08f82d3d3d083d2d7d3d0)
	(_coverage d)
	(_ent
		(_time 1714567046936)
	)
	(_object
		(_port(_int rst_bar -1 0 135(_ent(_in))))
		(_port(_int clk -1 0 136(_ent(_in)(_event))))
		(_port(_int load_en -1 0 137(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 138(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 138(_ent(_in))))
		(_port(_int rx_buff_out 0 0 139(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 0 145(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1021          1714570106917 behavioral
(_unit VHDL(hex_digit_reg 0 163(behavioral 0 174))
	(_version ve8)
	(_time 1714570106918 2024.05.01 09:28:26)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 4310494145151f56141757191b4544454a44474615)
	(_coverage d)
	(_ent
		(_time 1714567047037)
	)
	(_object
		(_port(_int rst_bar -1 0 165(_ent(_in))))
		(_port(_int clk -1 0 166(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 167(_ent(_in))))
		(_port(_int load_en2 -1 0 168(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 169(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 169(_ent(_in))))
		(_port(_int hex_dig_out 0 0 170(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 176(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000049 55 870           1714570107082 dataflow
(_unit VHDL(decoder_2to4 0 194(dataflow 0 202))
	(_version ve8)
	(_time 1714570107083 2024.05.01 09:28:27)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code df8cd98d8c8888c988dacb858bd8ddda89dcddd8db)
	(_coverage d)
	(_ent
		(_time 1714567047138)
	)
	(_object
		(_port(_int b -1 0 196(_ent(_in))))
		(_port(_int a -1 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 198(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 198(_ent(_out))))
		(_prcs
			(line__204(_arch 0 0 204(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
I 000050 55 1198          1714570107361 moore_fsm
(_unit VHDL(load_digit_fsm 0 217(moore_fsm 0 227))
	(_version ve8)
	(_time 1714570107362 2024.05.01 09:28:27)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code f8aba8a8a6afadeef8fabea2adfef1fefffef1fffc)
	(_coverage d)
	(_ent
		(_time 1714567047269)
	)
	(_object
		(_port(_int rst_bar -1 0 219(_ent(_in))))
		(_port(_int clk -1 0 220(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 221(_ent(_in))))
		(_port(_int ld_cmd -1 0 222(_ent(_in))))
		(_port(_int load_dig -1 0 223(_ent(_out))))
		(_type(_int state 0 228(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 0 229(_arch(_uni))))
		(_sig(_int next_state 0 0 229(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 232(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 242(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 250(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 1060          1714570107571 behavioral
(_unit VHDL(hex_dig_mux 0 292(behavioral 0 312))
	(_version ve8)
	(_time 1714570107572 2024.05.01 09:28:27)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code d380df81d5858fc684ddc7898bd5d4d685d587d4d6)
	(_coverage d)
	(_ent
		(_time 1714567047449)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 294(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 294(_ent(_in))))
		(_port(_int hex_dig_1 0 0 295(_ent(_in))))
		(_port(_int hex_dig_2 0 0 296(_ent(_in))))
		(_port(_int hex_dig_3 0 0 297(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 298(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 298(_ent(_in))))
		(_port(_int hex_dig_out 0 0 299(_ent(_out))))
		(_prcs
			(line__314(_arch 0 0 314(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(134744072)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1177          1714570107660 behavioral
(_unit VHDL(hex_seven 0 320(behavioral 0 338))
	(_version ve8)
	(_time 1714570107661 2024.05.01 09:28:27)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 21722c2525777d347527327b752627272427742729)
	(_coverage d)
	(_ent
		(_time 1714567047568)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 322(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 324(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 324(_ent(_out))))
		(_prcs
			(line__340(_arch 0 0 340(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 33751811)
		(50528770 33686018)
		(33751810 50463491)
		(50529026 50463235)
		(50528770 50528770)
		(50463490 50528771)
		(50463490 50529027)
		(50529026 33686018)
		(50529026 50529027)
		(50529026 50528771)
		(50529026 50529026)
		(50463234 50529027)
		(33686274 33751811)
		(50528770 50463491)
		(33686274 50529027)
		(33686274 50529026)
	)
	(_model . behavioral 1 -1)
)
I 000061 55 4013          1714570107992 spi_mux_digit_driver
(_unit VHDL(spi_mux_digit_driver 0 358(spi_mux_digit_driver 0 379))
	(_version ve8)
	(_time 1714570107993 2024.05.01 09:28:27)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 792b7c79702e246c28783d222d7e717c2f7f7d7f70)
	(_coverage d)
	(_ent
		(_time 1714567047718)
	)
	(_inst u1 0 389(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sig_edge_to_shift_en))
		)
	)
	(_inst u2 0 390(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sig_edge_to_shift_en))
			((rx_data_out)(rx_8bits))
		)
	)
	(_inst u3 0 399(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(ss_bar))
			((pos)(_code 1))
			((sig_edge)(u3_to_u4))
		)
	)
	(_inst u4 0 400(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(u3_to_u4))
			((rx_buff_in)(rx_8bits))
			((rx_buff_out)(u4_output_8bits))
		)
	)
	(_inst u5 0 408(_ent . decoder_2to4)
		(_port
			((b)(u4_output_8bits(5)))
			((a)(u4_output_8bits(4)))
			((Y)(u5_output))
		)
	)
	(_inst u6 0 414(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(0)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_0))
		)
	)
	(_inst u7 0 424(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(1)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_1))
		)
	)
	(_inst u8 0 434(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(2)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_2))
		)
	)
	(_inst u9 0 444(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(3)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_3))
		)
	)
	(_inst u10 0 454(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_reg_0))
			((hex_dig_1)(hex_reg_1))
			((hex_dig_2)(hex_reg_2))
			((hex_dig_3)(hex_reg_3))
			((sel)(sel))
			((hex_dig_out)(u10_output))
		)
	)
	(_inst u11 0 464(_ent . hex_seven)
		(_port
			((hex)(u10_output))
			((seg_drive)(seg_drive))
		)
	)
	(_inst u12 0 471(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(u3_to_u4))
			((ld_cmd)(u4_output_8bits(7)))
			((load_dig)(u12_output))
		)
	)
	(_object
		(_port(_int rst_bar -1 0 360(_ent(_in))))
		(_port(_int clk -1 0 361(_ent(_in))))
		(_port(_int mosi -1 0 362(_ent(_in))))
		(_port(_int sck -1 0 363(_ent(_in))))
		(_port(_int ss_bar -1 0 364(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 365(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 365(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 366(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 366(_ent(_out))))
		(_sig(_int sig_edge_to_shift_en -1 0 380(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 381(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_8bits 2 0 381(_arch(_uni))))
		(_sig(_int u3_to_u4 -1 0 382(_arch(_uni))))
		(_sig(_int u4_output_8bits 2 0 383(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 384(_array -1((_dto i 3 i 0)))))
		(_sig(_int u5_output 3 0 384(_arch(_uni))))
		(_sig(_int u12_output -1 0 385(_arch(_uni))))
		(_sig(_int hex_reg_0 3 0 386(_arch(_uni))))
		(_sig(_int hex_reg_1 3 0 386(_arch(_uni))))
		(_sig(_int hex_reg_2 3 0 386(_arch(_uni))))
		(_sig(_int hex_reg_3 3 0 386(_arch(_uni))))
		(_sig(_int u10_output 3 0 387(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . spi_mux_digit_driver 2 -1)
)
I 000059 55 1046          1714570134783 slv_spi_rx_shifter
(_unit VHDL(slv_spi_rx_shifter 0 27(slv_spi_rx_shifter 0 39))
	(_version ve8)
	(_time 1714570134784 2024.05.01 09:28:54)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 16154311434044034210054d47101f13401114111e)
	(_coverage d)
	(_ent
		(_time 1714567046600)
	)
	(_object
		(_port(_int rxd -1 0 29(_ent(_in))))
		(_port(_int rst_bar -1 0 30(_ent(_in))))
		(_port(_int sel_bar -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 34(_ent(_out))))
		(_prcs
			(shift(_arch 0 0 41(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)(5(d_6_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . slv_spi_rx_shifter 1 -1)
)
I 000050 55 1149          1714570134901 moore_fsm
(_unit VHDL(edge_det 0 65(moore_fsm 0 76))
	(_version ve8)
	(_time 1714570134902 2024.05.01 09:28:54)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 9391c09c94c4c0859296d5c9c69596949795969597)
	(_coverage d)
	(_ent
		(_time 1714567046713)
	)
	(_object
		(_port(_int rst_bar -1 0 67(_ent(_in))))
		(_port(_int clk -1 0 68(_ent(_in)(_event))))
		(_port(_int sig -1 0 69(_ent(_in))))
		(_port(_int pos -1 0 70(_ent(_in))))
		(_port(_int sig_edge -1 0 71(_ent(_out))))
		(_type(_int state 0 77(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 78(_arch(_uni))))
		(_sig(_int next_state 0 0 78(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 81(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 91(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 99(_prcs(_simple)(_trgt(6))(_sens(2)(5))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 988           1714570134974 Behavioral
(_unit VHDL(rx_buff_reg 0 133(behavioral 0 143))
	(_version ve8)
	(_time 1714570134975 2024.05.01 09:28:54)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code d2d18681d886d0c4d187c78885d4d4d784d5d0d4d7)
	(_coverage d)
	(_ent
		(_time 1714567046936)
	)
	(_object
		(_port(_int rst_bar -1 0 135(_ent(_in))))
		(_port(_int clk -1 0 136(_ent(_in)(_event))))
		(_port(_int load_en -1 0 137(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 138(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 138(_ent(_in))))
		(_port(_int rx_buff_out 0 0 139(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 0 145(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1021          1714570135032 behavioral
(_unit VHDL(hex_digit_reg 0 163(behavioral 0 174))
	(_version ve8)
	(_time 1714570135033 2024.05.01 09:28:55)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 1013181715464c054744044a481617161917141546)
	(_coverage d)
	(_ent
		(_time 1714567047037)
	)
	(_object
		(_port(_int rst_bar -1 0 165(_ent(_in))))
		(_port(_int clk -1 0 166(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 167(_ent(_in))))
		(_port(_int load_en2 -1 0 168(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 169(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 169(_ent(_in))))
		(_port(_int hex_dig_out 0 0 170(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 176(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000049 55 870           1714570135087 dataflow
(_unit VHDL(decoder_2to4 0 194(dataflow 0 202))
	(_version ve8)
	(_time 1714570135088 2024.05.01 09:28:55)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 4f4c4b4d1c181859184a5b151b484d4a194c4d484b)
	(_coverage d)
	(_ent
		(_time 1714567047138)
	)
	(_object
		(_port(_int b -1 0 196(_ent(_in))))
		(_port(_int a -1 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 198(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 198(_ent(_out))))
		(_prcs
			(line__204(_arch 0 0 204(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
I 000050 55 1198          1714570135162 moore_fsm
(_unit VHDL(load_digit_fsm 0 217(moore_fsm 0 227))
	(_version ve8)
	(_time 1714570135163 2024.05.01 09:28:55)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 8d8ede838fdad89b8d8fcbd7d88b848b8a8b848a89)
	(_coverage d)
	(_ent
		(_time 1714567047269)
	)
	(_object
		(_port(_int rst_bar -1 0 219(_ent(_in))))
		(_port(_int clk -1 0 220(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 221(_ent(_in))))
		(_port(_int ld_cmd -1 0 222(_ent(_in))))
		(_port(_int load_dig -1 0 223(_ent(_out))))
		(_type(_int state 0 228(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 0 229(_arch(_uni))))
		(_sig(_int next_state 0 0 229(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 232(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 242(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 250(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 1060          1714570135260 behavioral
(_unit VHDL(hex_dig_mux 0 292(behavioral 0 303))
	(_version ve8)
	(_time 1714570135261 2024.05.01 09:28:55)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code fbf8f3abacada7eeacf5efa1a3fdfcfeadfdaffcfe)
	(_coverage d)
	(_ent
		(_time 1714567047449)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 294(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 294(_ent(_in))))
		(_port(_int hex_dig_1 0 0 295(_ent(_in))))
		(_port(_int hex_dig_2 0 0 296(_ent(_in))))
		(_port(_int hex_dig_3 0 0 297(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 298(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 298(_ent(_in))))
		(_port(_int hex_dig_out 0 0 299(_ent(_out))))
		(_prcs
			(line__305(_arch 0 0 305(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(134744072)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1177          1714570135354 behavioral
(_unit VHDL(hex_seven 0 320(behavioral 0 329))
	(_version ve8)
	(_time 1714570135355 2024.05.01 09:28:55)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 585b515b550e044d0c5e4b020c5f5e5e5d5e0d5e50)
	(_coverage d)
	(_ent
		(_time 1714567047568)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 322(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 324(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 324(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 33751811)
		(50528770 33686018)
		(33751810 50463491)
		(50529026 50463235)
		(50528770 50528770)
		(50463490 50528771)
		(50463490 50529027)
		(50529026 33686018)
		(50529026 50529027)
		(50529026 50528771)
		(50529026 50529026)
		(50463234 50529027)
		(33686274 33751811)
		(50528770 50463491)
		(33686274 50529027)
		(33686274 50529026)
	)
	(_model . behavioral 1 -1)
)
I 000061 55 4013          1714570135753 spi_mux_digit_driver
(_unit VHDL(spi_mux_digit_driver 0 358(spi_mux_digit_driver 0 379))
	(_version ve8)
	(_time 1714570135754 2024.05.01 09:28:55)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code dfddde8c898882ca81d99b848bd8d7da89d9dbd9d6)
	(_coverage d)
	(_ent
		(_time 1714570135452)
	)
	(_inst u1 0 389(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sig_edge_to_shift_en))
		)
	)
	(_inst u2 0 390(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sig_edge_to_shift_en))
			((rx_data_out)(rx_8bits))
		)
	)
	(_inst u3 0 399(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(ss_bar))
			((pos)(_code 1))
			((sig_edge)(u3_to_u4))
		)
	)
	(_inst u4 0 400(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(u3_to_u4))
			((rx_buff_in)(rx_8bits))
			((rx_buff_out)(u4_output_8bits))
		)
	)
	(_inst u5 0 408(_ent . decoder_2to4)
		(_port
			((b)(u4_output_8bits(5)))
			((a)(u4_output_8bits(4)))
			((Y)(u5_output))
		)
	)
	(_inst u6 0 414(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(0)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_0))
		)
	)
	(_inst u7 0 424(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(1)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_1))
		)
	)
	(_inst u8 0 434(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(2)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_2))
		)
	)
	(_inst u9 0 444(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(3)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_3))
		)
	)
	(_inst u10 0 454(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_reg_0))
			((hex_dig_1)(hex_reg_1))
			((hex_dig_2)(hex_reg_2))
			((hex_dig_3)(hex_reg_3))
			((sel)(sel))
			((hex_dig_out)(u10_output))
		)
	)
	(_inst u11 0 464(_ent . hex_seven)
		(_port
			((hex)(u10_output))
			((seg_drive)(seg_drive))
		)
	)
	(_inst u12 0 471(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(u3_to_u4))
			((ld_cmd)(u4_output_8bits(7)))
			((load_dig)(u12_output))
		)
	)
	(_object
		(_port(_int rst_bar -1 0 360(_ent(_in))))
		(_port(_int clk -1 0 361(_ent(_in))))
		(_port(_int mosi -1 0 362(_ent(_in))))
		(_port(_int sck -1 0 363(_ent(_in))))
		(_port(_int ss_bar -1 0 364(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 365(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 365(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 366(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 366(_ent(_out))))
		(_sig(_int sig_edge_to_shift_en -1 0 380(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 381(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_8bits 2 0 381(_arch(_uni))))
		(_sig(_int u3_to_u4 -1 0 382(_arch(_uni))))
		(_sig(_int u4_output_8bits 2 0 383(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 384(_array -1((_dto i 3 i 0)))))
		(_sig(_int u5_output 3 0 384(_arch(_uni))))
		(_sig(_int u12_output -1 0 385(_arch(_uni))))
		(_sig(_int hex_reg_0 3 0 386(_arch(_uni))))
		(_sig(_int hex_reg_1 3 0 386(_arch(_uni))))
		(_sig(_int hex_reg_2 3 0 386(_arch(_uni))))
		(_sig(_int hex_reg_3 3 0 386(_arch(_uni))))
		(_sig(_int u10_output 3 0 387(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . spi_mux_digit_driver 2 -1)
)
I 000059 55 1046          1714570448487 slv_spi_rx_shifter
(_unit VHDL(slv_spi_rx_shifter 0 27(slv_spi_rx_shifter 0 39))
	(_version ve8)
	(_time 1714570448488 2024.05.01 09:34:08)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 7d7b767c7a2b2f68297b6e262c7b74782b7a7f7a75)
	(_coverage d)
	(_ent
		(_time 1714567046600)
	)
	(_object
		(_port(_int rxd -1 0 29(_ent(_in))))
		(_port(_int rst_bar -1 0 30(_ent(_in))))
		(_port(_int sel_bar -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 34(_ent(_out))))
		(_prcs
			(shift(_arch 0 0 41(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)(5(d_6_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . slv_spi_rx_shifter 1 -1)
)
I 000050 55 1149          1714570448583 moore_fsm
(_unit VHDL(edge_det 0 65(moore_fsm 0 76))
	(_version ve8)
	(_time 1714570448584 2024.05.01 09:34:08)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code dbdcd6898d8c88cddade9d818edddedcdfdddedddf)
	(_coverage d)
	(_ent
		(_time 1714567046713)
	)
	(_object
		(_port(_int rst_bar -1 0 67(_ent(_in))))
		(_port(_int clk -1 0 68(_ent(_in)(_event))))
		(_port(_int sig -1 0 69(_ent(_in))))
		(_port(_int pos -1 0 70(_ent(_in))))
		(_port(_int sig_edge -1 0 71(_ent(_out))))
		(_type(_int state 0 77(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 78(_arch(_uni))))
		(_sig(_int next_state 0 0 78(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 81(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 91(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 99(_prcs(_simple)(_trgt(6))(_sens(2)(5))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 988           1714570448642 Behavioral
(_unit VHDL(rx_buff_reg 0 133(behavioral 0 143))
	(_version ve8)
	(_time 1714570448643 2024.05.01 09:34:08)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 1a1c111c434e180c194f0f404d1c1c1f4c1d181c1f)
	(_coverage d)
	(_ent
		(_time 1714567046936)
	)
	(_object
		(_port(_int rst_bar -1 0 135(_ent(_in))))
		(_port(_int clk -1 0 136(_ent(_in)(_event))))
		(_port(_int load_en -1 0 137(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 138(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 138(_ent(_in))))
		(_port(_int rx_buff_out 0 0 139(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 0 145(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1021          1714570448715 behavioral
(_unit VHDL(hex_digit_reg 0 163(behavioral 0 174))
	(_version ve8)
	(_time 1714570448716 2024.05.01 09:34:08)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 686f6968653e347d3f3c7c32306e6f6e616f6c6d3e)
	(_coverage d)
	(_ent
		(_time 1714567047037)
	)
	(_object
		(_port(_int rst_bar -1 0 165(_ent(_in))))
		(_port(_int clk -1 0 166(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 167(_ent(_in))))
		(_port(_int load_en2 -1 0 168(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 169(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 169(_ent(_in))))
		(_port(_int hex_dig_out 0 0 170(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 176(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
I 000049 55 948           1714570448824 dataflow
(_unit VHDL(decoder_2to4 0 194(dataflow 0 202))
	(_version ve8)
	(_time 1714570448825 2024.05.01 09:34:08)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code d5d2d887d58282c382d0c18f81d2d7d083d6d7d2d1)
	(_coverage d)
	(_ent
		(_time 1714567047138)
	)
	(_object
		(_port(_int b -1 0 196(_ent(_in))))
		(_port(_int a -1 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 198(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 198(_ent(_out))))
		(_prcs
			(line__204(_arch 0 0 204(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
I 000050 55 1198          1714570448961 moore_fsm
(_unit VHDL(load_digit_fsm 0 217(moore_fsm 0 227))
	(_version ve8)
	(_time 1714570448962 2024.05.01 09:34:08)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 52555051060507445250140807545b5455545b5556)
	(_coverage d)
	(_ent
		(_time 1714567047269)
	)
	(_object
		(_port(_int rst_bar -1 0 219(_ent(_in))))
		(_port(_int clk -1 0 220(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 221(_ent(_in))))
		(_port(_int ld_cmd -1 0 222(_ent(_in))))
		(_port(_int load_dig -1 0 223(_ent(_out))))
		(_type(_int state 0 228(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 0 229(_arch(_uni))))
		(_sig(_int next_state 0 0 229(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 232(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 242(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 250(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
I 000051 55 1060          1714570449060 behavioral
(_unit VHDL(hex_dig_mux 0 292(behavioral 0 303))
	(_version ve8)
	(_time 1714570449061 2024.05.01 09:34:09)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code bfb8e6ebece9e3aae8b1abe5e7b9b8bae9b9ebb8ba)
	(_coverage d)
	(_ent
		(_time 1714567047449)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 294(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 294(_ent(_in))))
		(_port(_int hex_dig_1 0 0 295(_ent(_in))))
		(_port(_int hex_dig_2 0 0 296(_ent(_in))))
		(_port(_int hex_dig_3 0 0 297(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 298(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 298(_ent(_in))))
		(_port(_int hex_dig_out 0 0 299(_ent(_out))))
		(_prcs
			(line__305(_arch 0 0 305(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(134744072)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1177          1714570449131 behavioral
(_unit VHDL(hex_seven 0 320(behavioral 0 329))
	(_version ve8)
	(_time 1714570449132 2024.05.01 09:34:09)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code fef9a7aeaea8a2ebaaf8eda4aaf9f8f8fbf8abf8f6)
	(_coverage d)
	(_ent
		(_time 1714567047568)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 322(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 324(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 324(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 33751811)
		(50528770 33686018)
		(33751810 50463491)
		(50529026 50463235)
		(50528770 50528770)
		(50463490 50528771)
		(50463490 50529027)
		(50529026 33686018)
		(50529026 50529027)
		(50529026 50528771)
		(50529026 50529026)
		(50463234 50529027)
		(33686274 33751811)
		(50528770 50463491)
		(33686274 50529027)
		(33686274 50529026)
	)
	(_model . behavioral 1 -1)
)
I 000061 55 4013          1714570449303 spi_mux_digit_driver
(_unit VHDL(spi_mux_digit_driver 0 358(spi_mux_digit_driver 0 379))
	(_version ve8)
	(_time 1714570449304 2024.05.01 09:34:09)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code aaacfbfcfbfdf7bff4aceef1feada2affcacaeaca3)
	(_coverage d)
	(_ent
		(_time 1714570135451)
	)
	(_inst u1 0 389(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sig_edge_to_shift_en))
		)
	)
	(_inst u2 0 390(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sig_edge_to_shift_en))
			((rx_data_out)(rx_8bits))
		)
	)
	(_inst u3 0 399(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(ss_bar))
			((pos)(_code 1))
			((sig_edge)(u3_to_u4))
		)
	)
	(_inst u4 0 400(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(u3_to_u4))
			((rx_buff_in)(rx_8bits))
			((rx_buff_out)(u4_output_8bits))
		)
	)
	(_inst u5 0 408(_ent . decoder_2to4)
		(_port
			((b)(u4_output_8bits(5)))
			((a)(u4_output_8bits(4)))
			((Y)(u5_output))
		)
	)
	(_inst u6 0 414(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(0)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_0))
		)
	)
	(_inst u7 0 424(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(1)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_1))
		)
	)
	(_inst u8 0 434(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(2)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_2))
		)
	)
	(_inst u9 0 444(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(3)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_3))
		)
	)
	(_inst u10 0 454(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_reg_0))
			((hex_dig_1)(hex_reg_1))
			((hex_dig_2)(hex_reg_2))
			((hex_dig_3)(hex_reg_3))
			((sel)(sel))
			((hex_dig_out)(u10_output))
		)
	)
	(_inst u11 0 464(_ent . hex_seven)
		(_port
			((hex)(u10_output))
			((seg_drive)(seg_drive))
		)
	)
	(_inst u12 0 471(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(u3_to_u4))
			((ld_cmd)(u4_output_8bits(7)))
			((load_dig)(u12_output))
		)
	)
	(_object
		(_port(_int rst_bar -1 0 360(_ent(_in))))
		(_port(_int clk -1 0 361(_ent(_in))))
		(_port(_int mosi -1 0 362(_ent(_in))))
		(_port(_int sck -1 0 363(_ent(_in))))
		(_port(_int ss_bar -1 0 364(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 365(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 365(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 366(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 366(_ent(_out))))
		(_sig(_int sig_edge_to_shift_en -1 0 380(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 381(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_8bits 2 0 381(_arch(_uni))))
		(_sig(_int u3_to_u4 -1 0 382(_arch(_uni))))
		(_sig(_int u4_output_8bits 2 0 383(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 384(_array -1((_dto i 3 i 0)))))
		(_sig(_int u5_output 3 0 384(_arch(_uni))))
		(_sig(_int u12_output -1 0 385(_arch(_uni))))
		(_sig(_int hex_reg_0 3 0 386(_arch(_uni))))
		(_sig(_int hex_reg_1 3 0 386(_arch(_uni))))
		(_sig(_int hex_reg_2 3 0 386(_arch(_uni))))
		(_sig(_int hex_reg_3 3 0 386(_arch(_uni))))
		(_sig(_int u10_output 3 0 387(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . spi_mux_digit_driver 2 -1)
)
V 000059 55 1046          1714570532600 slv_spi_rx_shifter
(_unit VHDL(slv_spi_rx_shifter 0 27(slv_spi_rx_shifter 0 39))
	(_version ve8)
	(_time 1714570532601 2024.05.01 09:35:32)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 0b0a090d0a5d591e5f0d18505a0d020e5d0c090c03)
	(_coverage d)
	(_ent
		(_time 1714567046600)
	)
	(_object
		(_port(_int rxd -1 0 29(_ent(_in))))
		(_port(_int rst_bar -1 0 30(_ent(_in))))
		(_port(_int sel_bar -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int shift_en -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_data_out 0 0 34(_ent(_out))))
		(_prcs
			(shift(_arch 0 0 41(_prcs(_simple)(_trgt(5))(_sens(1)(3))(_read(0)(2)(4)(5(d_6_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . slv_spi_rx_shifter 1 -1)
)
V 000050 55 1149          1714570532693 moore_fsm
(_unit VHDL(edge_det 0 65(moore_fsm 0 76))
	(_version ve8)
	(_time 1714570532694 2024.05.01 09:35:32)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 68686c68643f3b7e696d2e323d6e6d6f6c6e6d6e6c)
	(_coverage d)
	(_ent
		(_time 1714567046713)
	)
	(_object
		(_port(_int rst_bar -1 0 67(_ent(_in))))
		(_port(_int clk -1 0 68(_ent(_in)(_event))))
		(_port(_int sig -1 0 69(_ent(_in))))
		(_port(_int pos -1 0 70(_ent(_in))))
		(_port(_int sig_edge -1 0 71(_ent(_out))))
		(_type(_int state 0 77(_enum1 state_a state_b state_c (_to i 0 i 2))))
		(_sig(_int present_state 0 0 78(_arch(_uni))))
		(_sig(_int next_state 0 0 78(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 81(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 91(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 99(_prcs(_simple)(_trgt(6))(_sens(2)(5))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
V 000051 55 988           1714570532778 Behavioral
(_unit VHDL(rx_buff_reg 0 133(behavioral 0 143))
	(_version ve8)
	(_time 1714570532779 2024.05.01 09:35:32)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code c6c7c592c892c4d0c593d39c91c0c0c390c1c4c0c3)
	(_coverage d)
	(_ent
		(_time 1714567046936)
	)
	(_object
		(_port(_int rst_bar -1 0 135(_ent(_in))))
		(_port(_int clk -1 0 136(_ent(_in)(_event))))
		(_port(_int load_en -1 0 137(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 138(_array -1((_dto i 7 i 0)))))
		(_port(_int rx_buff_in 0 0 138(_ent(_in))))
		(_port(_int rx_buff_out 0 0 139(_ent(_out))))
		(_prcs
			(double_buffer(_arch 0 0 145(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1021          1714570532854 behavioral
(_unit VHDL(hex_digit_reg 0 163(behavioral 0 174))
	(_version ve8)
	(_time 1714570532855 2024.05.01 09:35:32)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 05050f03055359105251115f5d0302030c02010053)
	(_coverage d)
	(_ent
		(_time 1714567047037)
	)
	(_object
		(_port(_int rst_bar -1 0 165(_ent(_in))))
		(_port(_int clk -1 0 166(_ent(_in)(_event))))
		(_port(_int load_en1 -1 0 167(_ent(_in))))
		(_port(_int load_en2 -1 0 168(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 169(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_in 0 0 169(_ent(_in))))
		(_port(_int hex_dig_out 0 0 170(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 176(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . behavioral 1 -1)
)
V 000049 55 828           1714570532968 dataflow
(_unit VHDL(decoder_2to4 0 194(dataflow 0 202))
	(_version ve8)
	(_time 1714570532969 2024.05.01 09:35:32)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 8282848c85d5d594d58796d8d6858087d481808586)
	(_coverage d)
	(_ent
		(_time 1714567047138)
	)
	(_object
		(_port(_int b -1 0 196(_ent(_in))))
		(_port(_int a -1 0 197(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 198(_array -1((_dto i 3 i 0)))))
		(_port(_int Y 0 0 198(_ent(_out))))
		(_prcs
			(line__204(_arch 0 0 204(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
	)
	(_model . dataflow 1 -1)
)
V 000050 55 1198          1714570533074 moore_fsm
(_unit VHDL(load_digit_fsm 0 217(moore_fsm 0 227))
	(_version ve8)
	(_time 1714570533075 2024.05.01 09:35:33)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code efefbebcefb8baf9efeda9b5bae9e6e9e8e9e6e8eb)
	(_coverage d)
	(_ent
		(_time 1714567047269)
	)
	(_object
		(_port(_int rst_bar -1 0 219(_ent(_in))))
		(_port(_int clk -1 0 220(_ent(_in)(_event))))
		(_port(_int ss_bar_pe -1 0 221(_ent(_in))))
		(_port(_int ld_cmd -1 0 222(_ent(_in))))
		(_port(_int load_dig -1 0 223(_ent(_out))))
		(_type(_int state 0 228(_enum1 wait_for_sb_0 wait_for_sb_1 wait_ldc_1 output_state (_to i 0 i 3))))
		(_sig(_int present_state 0 0 229(_arch(_uni))))
		(_sig(_int next_state 0 0 229(_arch(_uni))))
		(_prcs
			(state_reg(_arch 0 0 232(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(6)))))
			(outputs(_arch 1 0 242(_prcs(_simple)(_trgt(4))(_sens(5)))))
			(nxt_state(_arch 2 0 250(_prcs(_simple)(_trgt(6))(_sens(2)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . moore_fsm 3 -1)
)
V 000051 55 1060          1714570533149 behavioral
(_unit VHDL(hex_dig_mux 0 292(behavioral 0 303))
	(_version ve8)
	(_time 1714570533150 2024.05.01 09:35:33)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 2e2e252a7e78723b79203a747628292b78287a292b)
	(_coverage d)
	(_ent
		(_time 1714567047449)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 294(_array -1((_dto i 3 i 0)))))
		(_port(_int hex_dig_0 0 0 294(_ent(_in))))
		(_port(_int hex_dig_1 0 0 295(_ent(_in))))
		(_port(_int hex_dig_2 0 0 296(_ent(_in))))
		(_port(_int hex_dig_3 0 0 297(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 298(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 1 0 298(_ent(_in))))
		(_port(_int hex_dig_out 0 0 299(_ent(_out))))
		(_prcs
			(line__305(_arch 0 0 305(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(134744072)
	)
	(_model . behavioral 1 -1)
)
V 000051 55 1177          1714570533255 behavioral
(_unit VHDL(hex_seven 0 320(behavioral 0 329))
	(_version ve8)
	(_time 1714570533256 2024.05.01 09:35:33)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 9b9b9094cccdc78ecf9d88c1cf9c9d9d9e9dce9d93)
	(_coverage d)
	(_ent
		(_time 1714567047568)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 322(_array -1((_dto i 3 i 0)))))
		(_port(_int hex 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 324(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 324(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 33751811)
		(50528770 33686018)
		(33751810 50463491)
		(50529026 50463235)
		(50528770 50528770)
		(50463490 50528771)
		(50463490 50529027)
		(50529026 33686018)
		(50529026 50529027)
		(50529026 50528771)
		(50529026 50529026)
		(50463234 50529027)
		(33686274 33751811)
		(50528770 50463491)
		(33686274 50529027)
		(33686274 50529026)
	)
	(_model . behavioral 1 -1)
)
V 000061 55 4013          1714570533468 spi_mux_digit_driver
(_unit VHDL(spi_mux_digit_driver 0 358(spi_mux_digit_driver 0 379))
	(_version ve8)
	(_time 1714570533469 2024.05.01 09:35:33)
	(_source(\../src/spi_mux_digit_driver.vhd\))
	(_parameters dbg tan)
	(_code 7677717670212b632870322d22717e73207072707f)
	(_coverage d)
	(_ent
		(_time 1714570135451)
	)
	(_inst u1 0 389(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(sck))
			((pos)(_code 0))
			((sig_edge)(sig_edge_to_shift_en))
		)
	)
	(_inst u2 0 390(_ent . slv_spi_rx_shifter)
		(_port
			((rxd)(mosi))
			((rst_bar)(rst_bar))
			((sel_bar)(ss_bar))
			((clk)(clk))
			((shift_en)(sig_edge_to_shift_en))
			((rx_data_out)(rx_8bits))
		)
	)
	(_inst u3 0 399(_ent . edge_det)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((sig)(ss_bar))
			((pos)(_code 1))
			((sig_edge)(u3_to_u4))
		)
	)
	(_inst u4 0 400(_ent . rx_buff_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en)(u3_to_u4))
			((rx_buff_in)(rx_8bits))
			((rx_buff_out)(u4_output_8bits))
		)
	)
	(_inst u5 0 408(_ent . decoder_2to4)
		(_port
			((b)(u4_output_8bits(5)))
			((a)(u4_output_8bits(4)))
			((Y)(u5_output))
		)
	)
	(_inst u6 0 414(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(0)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_0))
		)
	)
	(_inst u7 0 424(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(1)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_1))
		)
	)
	(_inst u8 0 434(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(2)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_2))
		)
	)
	(_inst u9 0 444(_ent . hex_digit_reg)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((load_en1)(u5_output(3)))
			((load_en2)(u12_output))
			((hex_dig_in)(u4_output_8bits(d_3_0)))
			((hex_dig_out)(hex_reg_3))
		)
	)
	(_inst u10 0 454(_ent . hex_dig_mux)
		(_port
			((hex_dig_0)(hex_reg_0))
			((hex_dig_1)(hex_reg_1))
			((hex_dig_2)(hex_reg_2))
			((hex_dig_3)(hex_reg_3))
			((sel)(sel))
			((hex_dig_out)(u10_output))
		)
	)
	(_inst u11 0 464(_ent . hex_seven)
		(_port
			((hex)(u10_output))
			((seg_drive)(seg_drive))
		)
	)
	(_inst u12 0 471(_ent . load_digit_fsm)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ss_bar_pe)(u3_to_u4))
			((ld_cmd)(u4_output_8bits(7)))
			((load_dig)(u12_output))
		)
	)
	(_object
		(_port(_int rst_bar -1 0 360(_ent(_in))))
		(_port(_int clk -1 0 361(_ent(_in))))
		(_port(_int mosi -1 0 362(_ent(_in))))
		(_port(_int sck -1 0 363(_ent(_in))))
		(_port(_int ss_bar -1 0 364(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 365(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 365(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 366(_array -1((_dto i 7 i 0)))))
		(_port(_int seg_drive 1 0 366(_ent(_out))))
		(_sig(_int sig_edge_to_shift_en -1 0 380(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 381(_array -1((_dto i 7 i 0)))))
		(_sig(_int rx_8bits 2 0 381(_arch(_uni))))
		(_sig(_int u3_to_u4 -1 0 382(_arch(_uni))))
		(_sig(_int u4_output_8bits 2 0 383(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 384(_array -1((_dto i 3 i 0)))))
		(_sig(_int u5_output 3 0 384(_arch(_uni))))
		(_sig(_int u12_output -1 0 385(_arch(_uni))))
		(_sig(_int hex_reg_0 3 0 386(_arch(_uni))))
		(_sig(_int hex_reg_1 3 0 386(_arch(_uni))))
		(_sig(_int hex_reg_2 3 0 386(_arch(_uni))))
		(_sig(_int hex_reg_3 3 0 386(_arch(_uni))))
		(_sig(_int u10_output 3 0 387(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . spi_mux_digit_driver 2 -1)
)
