0.7
2020.2
May  7 2023
15:10:42
/home/kanish/System_Design_through_FPGA/Vivado/project_7segmentdisplayuart_updated/project_7segmentdisplayuart.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/project_7segmentdisplayuart_updated/project_7segmentdisplayuart.srcs/sim_1/imports/Downloads/tb_uart_rx.sv,1694756956,systemVerilog,,,,tb_uart_rx,,uvm,../../../../project_7segmentdisplayuart.ip_user_files/ipstatic,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/project_7segmentdisplayuart_updated/project_7segmentdisplayuart.srcs/sources_1/imports/Downloads/uart_rx.sv,1695313063,systemVerilog,,/home/kanish/System_Design_through_FPGA/Vivado/project_7segmentdisplayuart_updated/project_7segmentdisplayuart.srcs/sim_1/imports/Downloads/tb_uart_rx.sv,,uart_rx,,uvm,../../../../project_7segmentdisplayuart.ip_user_files/ipstatic,,,,,
