<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64InstrInfo.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">AArch64InstrInfo.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64MachineFunctionInfo_8h_source.html">AArch64MachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64Subtarget_8h_source.html">AArch64Subtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64AddressingModes_8h_source.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64BaseInfo_8h_source.html">Utils/AArch64BaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ArrayRef_8h_source.html">llvm/ADT/ArrayRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallVector_8h_source.html">llvm/ADT/SmallVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineMemOperand_8h_source.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineOperand_8h_source.html">llvm/CodeGen/MachineOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineModuleInfo_8h_source.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StackMaps_8h_source.html">llvm/CodeGen/StackMaps.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetSubtargetInfo_8h_source.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DebugLoc_8h_source.html">llvm/IR/DebugLoc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalValue_8h_source.html">llvm/IR/GlobalValue.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCAsmInfo_8h_source.html">llvm/MC/MCAsmInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCInst_8h_source.html">llvm/MC/MCInst.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCInstrDesc_8h_source.html">llvm/MC/MCInstrDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Casting_8h_source.html">llvm/Support/Casting.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_8h_source.html">llvm/Support/CodeGen.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Compiler_8h_source.html">llvm/Support/Compiler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MathExtras_8h_source.html">llvm/Support/MathExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Target_2TargetMachine_8h_source.html">llvm/Target/TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOptions_8h_source.html">llvm/Target/TargetOptions.h</a>&quot;</code><br />
<code>#include &lt;cassert&gt;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
<code>#include &lt;iterator&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
<code>#include &quot;AArch64GenInstrInfo.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64InstrInfo.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AArch64InstrInfo_8cpp__incl.png" border="0" usemap="#alib_2Target_2AArch64_2AArch64InstrInfo_8cpp" alt=""/></div>
</div>
</div>
<p><a href="AArch64InstrInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">GET_INSTRINFO_CTOR_DTOR</a></td></tr>
<tr class="separator:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7cacd3c36ea1b8c5eb3fd95f8c35cca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#ae7cacd3c36ea1b8c5eb3fd95f8c35cca">GET_INSTRINFO_HELPERS</a></td></tr>
<tr class="separator:ae7cacd3c36ea1b8c5eb3fd95f8c35cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a317497ce5235c135f0b4d4ab463f1847"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847">AccessKind</a> { <a class="el" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3">AK_Write</a> = 0x01
, <a class="el" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847af7122e781d4583ad1b055afbfee22794">AK_Read</a> = 0x10
, <a class="el" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720">AK_All</a> = 0x11
 }</td></tr>
<tr class="separator:a317497ce5235c135f0b4d4ab463f1847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0a82cf9ab3cf0c256918c17512f987"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987">FMAInstKind</a> { <a class="el" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987a7a1920d61156abc05a60135aefe8bc67">Default</a>
, <a class="el" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">Indexed</a>
, <a class="el" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">Accumulator</a>
 }</td></tr>
<tr class="separator:abb0a82cf9ab3cf0c256918c17512f987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae25253bd68535ed8bdcb98a751098fe4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4">MachineOutlinerClass</a> { <br />
&#160;&#160;<a class="el" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>
, <a class="el" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a>
, <a class="el" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a">MachineOutlinerNoLRSave</a>
, <a class="el" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a>
, <br />
&#160;&#160;<a class="el" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585">MachineOutlinerRegSave</a>
, <a class="el" href="X86InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>
, <a class="el" href="X86InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a>
<br />
 }</td></tr>
<tr class="memdesc:ae25253bd68535ed8bdcb98a751098fe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constants defining how certain sequences should be outlined.  <a href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4">More...</a><br /></td></tr>
<tr class="separator:ae25253bd68535ed8bdcb98a751098fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0b0a572164f8fccd5474cb6babed129"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129">MachineOutlinerMBBFlags</a> { <a class="el" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08">LRUnavailableSomewhere</a> = 0x2
, <a class="el" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482">HasCalls</a> = 0x4
, <a class="el" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823">UnsafeRegsDead</a> = 0x8
 }</td></tr>
<tr class="separator:ab0b0a572164f8fccd5474cb6babed129"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aae34e9ed9446266fe2dcc421cc67093f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#aae34e9ed9446266fe2dcc421cc67093f">parseCondBranch</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LastInst, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="el" href="classllvm_1_1Target.html">Target</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond)</td></tr>
<tr class="separator:aae34e9ed9446266fe2dcc421cc67093f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4847fec83cba37133072e8930de7eb0e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a4847fec83cba37133072e8930de7eb0e">getBranchDisplacementBits</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a4847fec83cba37133072e8930de7eb0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f4a66d99dba4cf2a2c1054d796cf9c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a18f4a66d99dba4cf2a2c1054d796cf9c">removeCopies</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> VReg)</td></tr>
<tr class="separator:a18f4a66d99dba4cf2a2c1054d796cf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef21a685c4183683271cbaa741991f12"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#aef21a685c4183683271cbaa741991f12">canFoldIntoCSel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> VReg, <a class="el" href="classunsigned.html">unsigned</a> *NewVReg=nullptr)</td></tr>
<tr class="separator:aef21a685c4183683271cbaa741991f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1de3723766632d625fae11642a4583ae"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a1de3723766632d625fae11642a4583ae">canBeExpandedToORR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> BitSize)</td></tr>
<tr class="memdesc:a1de3723766632d625fae11642a4583ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if a MOVi32imm or MOVi64imm can be expanded to an ORRxx.  <a href="AArch64InstrInfo_8cpp.html#a1de3723766632d625fae11642a4583ae">More...</a><br /></td></tr>
<tr class="separator:a1de3723766632d625fae11642a4583ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77dea00ee37a964ad5edf6072fb35071"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a77dea00ee37a964ad5edf6072fb35071">UpdateOperandRegClass</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr)</td></tr>
<tr class="separator:a77dea00ee37a964ad5edf6072fb35071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3d936cb9197b15ae6b41f8a52592961"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#aa3d936cb9197b15ae6b41f8a52592961">convertToNonFlagSettingOpc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:aa3d936cb9197b15ae6b41f8a52592961"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the opcode that does not set flags when possible - otherwise return the original opcode.  <a href="AArch64InstrInfo_8cpp.html#aa3d936cb9197b15ae6b41f8a52592961">More...</a><br /></td></tr>
<tr class="separator:aa3d936cb9197b15ae6b41f8a52592961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19a5a038e1b77984ca9710992b68b938"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a19a5a038e1b77984ca9710992b68b938">areCFlagsAccessedBetweenInstrs</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> To, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847">AccessKind</a> AccessToCheck=<a class="el" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720">AK_All</a>)</td></tr>
<tr class="memdesc:a19a5a038e1b77984ca9710992b68b938"><td class="mdescLeft">&#160;</td><td class="mdescRight">True when condition flags are accessed (either by writing or reading) on the instruction trace starting at From and ending at To.  <a href="AArch64InstrInfo_8cpp.html#a19a5a038e1b77984ca9710992b68b938">More...</a><br /></td></tr>
<tr class="separator:a19a5a038e1b77984ca9710992b68b938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30270b20b168cbb68c654812dd91db96"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a30270b20b168cbb68c654812dd91db96">sForm</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr)</td></tr>
<tr class="memdesc:a30270b20b168cbb68c654812dd91db96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get opcode of S version of Instr.  <a href="AArch64InstrInfo_8cpp.html#a30270b20b168cbb68c654812dd91db96">More...</a><br /></td></tr>
<tr class="separator:a30270b20b168cbb68c654812dd91db96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cda772a3ad81eb1c74f655a01894b9e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a4cda772a3ad81eb1c74f655a01894b9e">areCFlagsAliveInSuccessors</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB)</td></tr>
<tr class="memdesc:a4cda772a3ad81eb1c74f655a01894b9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if AArch64::NZCV should be alive in successors of MBB.  <a href="AArch64InstrInfo_8cpp.html#a4cda772a3ad81eb1c74f655a01894b9e">More...</a><br /></td></tr>
<tr class="separator:a4cda772a3ad81eb1c74f655a01894b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a088e2740f3c34806eb6ecdf02a03a958"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a088e2740f3c34806eb6ecdf02a03a958">findCondCodeUsedByInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr)</td></tr>
<tr class="memdesc:a088e2740f3c34806eb6ecdf02a03a958"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find a condition code used by the instruction.  <a href="AArch64InstrInfo_8cpp.html#a088e2740f3c34806eb6ecdf02a03a958">More...</a><br /></td></tr>
<tr class="separator:a088e2740f3c34806eb6ecdf02a03a958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a833c45aff4e26b616764ec936994bf45"><td class="memItemLeft" align="right" valign="top">static UsedNZCV&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a833c45aff4e26b616764ec936994bf45">getUsedNZCV</a> (<a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC)</td></tr>
<tr class="separator:a833c45aff4e26b616764ec936994bf45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d94dbb2ca88224dfaf3377e3adf7cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a22d94dbb2ca88224dfaf3377e3adf7cf">isADDSRegImm</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a22d94dbb2ca88224dfaf3377e3adf7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7713f36f3b42f9196c16db0d7493b466"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a7713f36f3b42f9196c16db0d7493b466">isSUBSRegImm</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a7713f36f3b42f9196c16db0d7493b466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1641cece2a977e5762e900230081b3d7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a1641cece2a977e5762e900230081b3d7">canInstrSubstituteCmpInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CmpInstr, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a1641cece2a977e5762e900230081b3d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if CmpInstr can be substituted by MI.  <a href="AArch64InstrInfo_8cpp.html#a1641cece2a977e5762e900230081b3d7">More...</a><br /></td></tr>
<tr class="separator:a1641cece2a977e5762e900230081b3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae540e0d3b597fb4ff833c4c8fe31da16"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#ae540e0d3b597fb4ff833c4c8fe31da16">getOffsetStride</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:ae540e0d3b597fb4ff833c4c8fe31da16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bee6e7bc0ab5c00b5331eddb64e7ac4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a6bee6e7bc0ab5c00b5331eddb64e7ac4">scaleOffset</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, int64_t &amp;Offset)</td></tr>
<tr class="separator:a6bee6e7bc0ab5c00b5331eddb64e7ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54364eff37dd85ae40daeae825a036cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a54364eff37dd85ae40daeae825a036cf">unscaleOffset</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, int64_t &amp;Offset)</td></tr>
<tr class="separator:a54364eff37dd85ae40daeae825a036cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a372af6912a0c5feb882c8194f28ab8b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a372af6912a0c5feb882c8194f28ab8b2">canPairLdStOpc</a> (<a class="el" href="classunsigned.html">unsigned</a> FirstOpc, <a class="el" href="classunsigned.html">unsigned</a> SecondOpc)</td></tr>
<tr class="separator:a372af6912a0c5feb882c8194f28ab8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6785462ddb955dc6a9a79d592dd9718"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#ac6785462ddb955dc6a9a79d592dd9718">shouldClusterFI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI, int FI1, int64_t Offset1, <a class="el" href="classunsigned.html">unsigned</a> Opcode1, int FI2, int64_t Offset2, <a class="el" href="classunsigned.html">unsigned</a> Opcode2)</td></tr>
<tr class="separator:ac6785462ddb955dc6a9a79d592dd9718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa729784bba6bc69c8ee861b40ce7e377"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#aa729784bba6bc69c8ee861b40ce7e377">AddSubReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> SubIdx, <a class="el" href="classunsigned.html">unsigned</a> State, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:aa729784bba6bc69c8ee861b40ce7e377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00bd5f8fc1c23cffaa56ecb4cf6443d4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a00bd5f8fc1c23cffaa56ecb4cf6443d4">forwardCopyWillClobberTuple</a> (<a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classunsigned.html">unsigned</a> NumRegs)</td></tr>
<tr class="separator:a00bd5f8fc1c23cffaa56ecb4cf6443d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4562e06b3ad458d67ecebb2c1f658438"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a4562e06b3ad458d67ecebb2c1f658438">storeRegPairToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertBefore, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> IsKill, <a class="el" href="classunsigned.html">unsigned</a> SubIdx0, <a class="el" href="classunsigned.html">unsigned</a> SubIdx1, int FI, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO)</td></tr>
<tr class="separator:a4562e06b3ad458d67ecebb2c1f658438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf04d923bd1581ccf5ad9db091ea9ee"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#aedf04d923bd1581ccf5ad9db091ea9ee">loadRegPairFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertBefore, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SubIdx0, <a class="el" href="classunsigned.html">unsigned</a> SubIdx1, int FI, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO)</td></tr>
<tr class="separator:aedf04d923bd1581ccf5ad9db091ea9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31643f4a8497b19fbc2891b312eb7c2d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a31643f4a8497b19fbc2891b312eb7c2d">isCombineInstrSettingFlag</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a31643f4a8497b19fbc2891b312eb7c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac1b3c004a879852010caa15e70109e0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#aac1b3c004a879852010caa15e70109e0">isCombineInstrCandidate32</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aac1b3c004a879852010caa15e70109e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10faaea75a2dba1bf0bbdd2daeb7b953"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a10faaea75a2dba1bf0bbdd2daeb7b953">isCombineInstrCandidate64</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a10faaea75a2dba1bf0bbdd2daeb7b953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89fae3db628b477b713990d7a58732ea"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a89fae3db628b477b713990d7a58732ea">isCombineInstrCandidateFP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)</td></tr>
<tr class="separator:a89fae3db628b477b713990d7a58732ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c83ea77a8a90f821157e321ff1ad5b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#ae0c83ea77a8a90f821157e321ff1ad5b">isCombineInstrCandidate</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:ae0c83ea77a8a90f821157e321ff1ad5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a77823ca1d474b22f9b923674749a14"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a8a77823ca1d474b22f9b923674749a14">canCombine</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, <a class="el" href="classunsigned.html">unsigned</a> CombineOpc, <a class="el" href="classunsigned.html">unsigned</a> ZeroReg=0, <a class="el" href="classbool.html">bool</a> CheckZeroReg=false)</td></tr>
<tr class="separator:a8a77823ca1d474b22f9b923674749a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af975a2c02ec432e792cd734ce52fa02c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, <a class="el" href="classunsigned.html">unsigned</a> MulOpc, <a class="el" href="classunsigned.html">unsigned</a> ZeroReg)</td></tr>
<tr class="separator:af975a2c02ec432e792cd734ce52fa02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8faa716c9389c680c284bc9284c113"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, <a class="el" href="classunsigned.html">unsigned</a> MulOpc)</td></tr>
<tr class="separator:a6d8faa716c9389c680c284bc9284c113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0aa3ba35c12ee51c941a5c1c1e275e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#afd0aa3ba35c12ee51c941a5c1c1e275e">getMaddPatterns</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;Patterns)</td></tr>
<tr class="memdesc:afd0aa3ba35c12ee51c941a5c1c1e275e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find instructions that can be turned into madd.  <a href="AArch64InstrInfo_8cpp.html#afd0aa3ba35c12ee51c941a5c1c1e275e">More...</a><br /></td></tr>
<tr class="separator:afd0aa3ba35c12ee51c941a5c1c1e275e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0da9705518e24c1435d33d0ad806b3e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#ad0da9705518e24c1435d33d0ad806b3e">getFMAPatterns</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;Patterns)</td></tr>
<tr class="memdesc:ad0da9705518e24c1435d33d0ad806b3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-Point Support.  <a href="AArch64InstrInfo_8cpp.html#ad0da9705518e24c1435d33d0ad806b3e">More...</a><br /></td></tr>
<tr class="separator:ad0da9705518e24c1435d33d0ad806b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bcbaaaf5cdd6776370ca2566bd96aaf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">genFusedMultiply</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;InsInstrs, <a class="el" href="classunsigned.html">unsigned</a> IdxMulOpd, <a class="el" href="classunsigned.html">unsigned</a> MaddOpc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987">FMAInstKind</a> kind=<a class="el" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987a7a1920d61156abc05a60135aefe8bc67">FMAInstKind::Default</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *ReplacedAddend=nullptr)</td></tr>
<tr class="memdesc:a6bcbaaaf5cdd6776370ca2566bd96aaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">genFusedMultiply - Generate fused multiply instructions.  <a href="AArch64InstrInfo_8cpp.html#a6bcbaaaf5cdd6776370ca2566bd96aaf">More...</a><br /></td></tr>
<tr class="separator:a6bcbaaaf5cdd6776370ca2566bd96aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6893512d8a2c2aaf9d6758440d1bc583"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a6893512d8a2c2aaf9d6758440d1bc583">genMaddR</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;InsInstrs, <a class="el" href="classunsigned.html">unsigned</a> IdxMulOpd, <a class="el" href="classunsigned.html">unsigned</a> MaddOpc, <a class="el" href="classunsigned.html">unsigned</a> VR, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="memdesc:a6893512d8a2c2aaf9d6758440d1bc583"><td class="mdescLeft">&#160;</td><td class="mdescRight">genMaddR - Generate madd instruction and combine mul and add using an extra virtual register Example - an ADD intermediate needs to be stored in a register: MUL I=A,B,0 ADD R,I,Imm ==&gt; ORR V, ZR, Imm ==&gt; MADD R,A,B,V  <a href="AArch64InstrInfo_8cpp.html#a6893512d8a2c2aaf9d6758440d1bc583">More...</a><br /></td></tr>
<tr class="separator:a6893512d8a2c2aaf9d6758440d1bc583"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:acd3cc339aff66a17d663a76992d474d5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#acd3cc339aff66a17d663a76992d474d5">TBZDisplacementBits</a> (&quot;aarch64-tbz-offset-bits&quot;, cl::Hidden, cl::init(14), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range of TB[<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>]Z <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> (DEBUG)&quot;))</td></tr>
<tr class="separator:acd3cc339aff66a17d663a76992d474d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef1f8831e5bff7c0ca8fe17cfdc889d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#aeef1f8831e5bff7c0ca8fe17cfdc889d">CBZDisplacementBits</a> (&quot;aarch64-cbz-offset-bits&quot;, cl::Hidden, cl::init(19), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range of CB[<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>]Z <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> (DEBUG)&quot;))</td></tr>
<tr class="separator:aeef1f8831e5bff7c0ca8fe17cfdc889d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00df395c26d74e8d6cd2f9e5336065d9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64InstrInfo_8cpp.html#a00df395c26d74e8d6cd2f9e5336065d9">BCCDisplacementBits</a> (&quot;aarch64-bcc-offset-bits&quot;, cl::Hidden, cl::init(19), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range of Bcc <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> (DEBUG)&quot;))</td></tr>
<tr class="separator:a00df395c26d74e8d6cd2f9e5336065d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a5d99008fb7e5cdc4774786d0743a2c4f" name="a5d99008fb7e5cdc4774786d0743a2c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d99008fb7e5cdc4774786d0743a2c4f">&#9670;&nbsp;</a></span>GET_INSTRINFO_CTOR_DTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_CTOR_DTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00053">53</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="ae7cacd3c36ea1b8c5eb3fd95f8c35cca" name="ae7cacd3c36ea1b8c5eb3fd95f8c35cca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7cacd3c36ea1b8c5eb3fd95f8c35cca">&#9670;&nbsp;</a></span>GET_INSTRINFO_HELPERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_HELPERS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05572">5572</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a317497ce5235c135f0b4d4ab463f1847" name="a317497ce5235c135f0b4d4ab463f1847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317497ce5235c135f0b4d4ab463f1847">&#9670;&nbsp;</a></span>AccessKind</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847">AccessKind</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3" name="a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3"></a>AK_Write&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a317497ce5235c135f0b4d4ab463f1847af7122e781d4583ad1b055afbfee22794" name="a317497ce5235c135f0b4d4ab463f1847af7122e781d4583ad1b055afbfee22794"></a>AK_Read&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720" name="a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720"></a>AK_All&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01135">1135</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="abb0a82cf9ab3cf0c256918c17512f987" name="abb0a82cf9ab3cf0c256918c17512f987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb0a82cf9ab3cf0c256918c17512f987">&#9670;&nbsp;</a></span>FMAInstKind</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum class <a class="el" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987">FMAInstKind</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="abb0a82cf9ab3cf0c256918c17512f987a7a1920d61156abc05a60135aefe8bc67" name="abb0a82cf9ab3cf0c256918c17512f987a7a1920d61156abc05a60135aefe8bc67"></a>Default&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c" name="abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c"></a>Indexed&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297" name="abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297"></a>Accumulator&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03922">3922</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="ae25253bd68535ed8bdcb98a751098fe4" name="ae25253bd68535ed8bdcb98a751098fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae25253bd68535ed8bdcb98a751098fe4">&#9670;&nbsp;</a></span>MachineOutlinerClass</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4">MachineOutlinerClass</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constants defining how certain sequences should be outlined. </p>
<p >This encompasses how an outlined function should be called, and what kind of frame should be emitted for that outlined function.</p>
<p ><code>MachineOutlinerDefault</code> implies that the function should be called with a save and restore of LR to the stack.</p>
<p >That is,</p>
<p >I1 Save LR OUTLINED_FUNCTION: I2 --&gt; BL OUTLINED_FUNCTION I1 I3 Restore LR I2 I3 RET</p>
<ul>
<li>Call construction overhead: 3 (save + BL + restore)</li>
<li>Frame construction overhead: 1 (ret)</li>
<li>Requires stack fixups? Yes</li>
</ul>
<p ><code>MachineOutlinerTailCall</code> implies that the function is being created from a sequence of instructions ending in a return.</p>
<p >That is,</p>
<p >I1 OUTLINED_FUNCTION: I2 --&gt; B OUTLINED_FUNCTION I1 RET I2 RET</p>
<ul>
<li>Call construction overhead: 1 (B)</li>
<li>Frame construction overhead: 0 (Return included in sequence)</li>
<li>Requires stack fixups? No</li>
</ul>
<p ><code>MachineOutlinerNoLRSave</code> implies that the function should be called using a BL instruction, but doesn't require LR to be saved and restored. This happens when LR is known to be dead.</p>
<p >That is,</p>
<p >I1 OUTLINED_FUNCTION: I2 --&gt; BL OUTLINED_FUNCTION I1 I3 I2 I3 RET</p>
<ul>
<li>Call construction overhead: 1 (BL)</li>
<li>Frame construction overhead: 1 (RET)</li>
<li>Requires stack fixups? No</li>
</ul>
<p ><code>MachineOutlinerThunk</code> implies that the function is being created from a sequence of instructions ending in a call. The outlined function is called with a BL instruction, and the outlined function tail-calls the original call destination.</p>
<p >That is,</p>
<p >I1 OUTLINED_FUNCTION: I2 --&gt; BL OUTLINED_FUNCTION I1 BL f I2 B f</p><ul>
<li>Call construction overhead: 1 (BL)</li>
<li>Frame construction overhead: 0</li>
<li>Requires stack fixups? No</li>
</ul>
<p ><code>MachineOutlinerRegSave</code> implies that the function should be called with a save and restore of LR to an available register. This allows us to avoid stack fixups. Note that this outlining variant is compatible with the NoLRSave case.</p>
<p >That is,</p>
<p >I1 Save LR OUTLINED_FUNCTION: I2 --&gt; BL OUTLINED_FUNCTION I1 I3 Restore LR I2 I3 RET</p>
<ul>
<li>Call construction overhead: 3 (save + BL + restore)</li>
<li>Frame construction overhead: 1 (ret)</li>
<li>Requires stack fixups? No </li>
</ul>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a" name="ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a"></a>MachineOutlinerDefault&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7" name="ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7"></a>MachineOutlinerTailCall&#160;</td><td class="fielddoc"><p >Emit a save, restore, call, and return. </p>
</td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a" name="ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a"></a>MachineOutlinerNoLRSave&#160;</td><td class="fielddoc"><p >Only emit a branch. </p>
</td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c" name="ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c"></a>MachineOutlinerThunk&#160;</td><td class="fielddoc"><p >Emit a call and return. </p>
</td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585" name="ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585"></a>MachineOutlinerRegSave&#160;</td><td class="fielddoc"><p >Emit a call and tail-call. </p>
<p >Same as default, but save to a register. </p>
</td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a" name="ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a"></a>MachineOutlinerDefault&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7" name="ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7"></a>MachineOutlinerTailCall&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04846">4846</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="ab0b0a572164f8fccd5474cb6babed129" name="ab0b0a572164f8fccd5474cb6babed129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0b0a572164f8fccd5474cb6babed129">&#9670;&nbsp;</a></span>MachineOutlinerMBBFlags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129">MachineOutlinerMBBFlags</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08" name="ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08"></a>LRUnavailableSomewhere&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482" name="ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482"></a>HasCalls&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823" name="ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823"></a>UnsafeRegsDead&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04854">4854</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aa729784bba6bc69c8ee861b40ce7e377" name="aa729784bba6bc69c8ee861b40ce7e377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa729784bba6bc69c8ee861b40ce7e377">&#9670;&nbsp;</a></span>AddSubReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp; AddSubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>MIB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>State</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02358">2358</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02404">llvm::AArch64InstrInfo::copyGPRRegTuple()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02377">llvm::AArch64InstrInfo::copyPhysRegTuple()</a>.</p>

</div>
</div>
<a id="a19a5a038e1b77984ca9710992b68b938" name="a19a5a038e1b77984ca9710992b68b938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19a5a038e1b77984ca9710992b68b938">&#9670;&nbsp;</a></span>areCFlagsAccessedBetweenInstrs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> areCFlagsAccessedBetweenInstrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>From</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>To</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847">AccessKind</a>&#160;</td>
          <td class="paramname"><em>AccessToCheck</em> = <code><a class="el" href="AArch64InstrInfo_8cpp.html#a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720">AK_All</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True when condition flags are accessed (either by writing or reading) on the instruction trace starting at From and ending at To. </p>
<p >Note: If From and To are from different blocks it's assumed CC are accessed on the path. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01142">1142</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01135">AK_Read</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01135">AK_Write</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BlockVerifier_8cpp_source.html#l00055">From</a>, <a class="el" href="MachineInstrBundleIterator_8h_source.html#l00283">llvm::MachineInstrBundleIterator&lt; Ty, IsReverse &gt;::getReverse()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, <a class="el" href="MachineInstr_8h_source.html#l01207">llvm::MachineInstr::modifiesRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l01169">llvm::MachineInstr::readsRegister()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01397">canInstrSubstituteCmpInstr()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04591">llvm::AArch64InstrInfo::optimizeCondBranch()</a>.</p>

</div>
</div>
<a id="a4cda772a3ad81eb1c74f655a01894b9e" name="a4cda772a3ad81eb1c74f655a01894b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cda772a3ad81eb1c74f655a01894b9e">&#9670;&nbsp;</a></span>areCFlagsAliveInSuccessors()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> areCFlagsAliveInSuccessors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if AArch64::NZCV should be alive in successors of MBB. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01275">1275</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00303">llvm::MachineBasicBlock::successors()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01397">canInstrSubstituteCmpInstr()</a>.</p>

</div>
</div>
<a id="a1de3723766632d625fae11642a4583ae" name="a1de3723766632d625fae11642a4583ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1de3723766632d625fae11642a4583ae">&#9670;&nbsp;</a></span>canBeExpandedToORR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canBeExpandedToORR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BitSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if a MOVi32imm or MOVi64imm can be expanded to an ORRxx. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00677">677</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, and <a class="el" href="AArch64AddressingModes_8h_source.html#l00213">llvm::AArch64_AM::processLogicalImmediate()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00686">llvm::AArch64InstrInfo::isAsCheapAsAMove()</a>.</p>

</div>
</div>
<a id="a8a77823ca1d474b22f9b923674749a14" name="a8a77823ca1d474b22f9b923674749a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a77823ca1d474b22f9b923674749a14">&#9670;&nbsp;</a></span>canCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>CombineOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ZeroReg</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>CheckZeroReg</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03468">3468</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00349">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00474">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00311">llvm::MachineOperand::isReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03504">canCombineWithFMUL()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03497">canCombineWithMUL()</a>.</p>

</div>
</div>
<a id="a6d8faa716c9389c680c284bc9284c113" name="a6d8faa716c9389c680c284bc9284c113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d8faa716c9389c680c284bc9284c113">&#9670;&nbsp;</a></span>canCombineWithFMUL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canCombineWithFMUL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MulOpc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03504">3504</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03468">canCombine()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03646">getFMAPatterns()</a>.</p>

</div>
</div>
<a id="af975a2c02ec432e792cd734ce52fa02c" name="af975a2c02ec432e792cd734ce52fa02c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af975a2c02ec432e792cd734ce52fa02c">&#9670;&nbsp;</a></span>canCombineWithMUL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canCombineWithMUL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MulOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ZeroReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03497">3497</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03468">canCombine()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03538">getMaddPatterns()</a>.</p>

</div>
</div>
<a id="aef21a685c4183683271cbaa741991f12" name="aef21a685c4183683271cbaa741991f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef21a685c4183683271cbaa741991f12">&#9670;&nbsp;</a></span>canFoldIntoCSel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> canFoldIntoCSel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> *&#160;</td>
          <td class="paramname"><em>NewVReg</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00432">432</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">DefMI</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00988">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00526">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00427">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00432">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00349">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00313">llvm::MachineOperand::isImm()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="Compiler_8h_source.html#l00250">LLVM_FALLTHROUGH</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00419">removeCopies()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00498">llvm::AArch64InstrInfo::canInsertSelect()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00540">llvm::AArch64InstrInfo::insertSelect()</a>.</p>

</div>
</div>
<a id="a1641cece2a977e5762e900230081b3d7" name="a1641cece2a977e5762e900230081b3d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1641cece2a977e5762e900230081b3d7">&#9670;&nbsp;</a></span>canInstrSubstituteCmpInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canInstrSubstituteCmpInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>CmpInstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if CmpInstr can be substituted by MI. </p>
<p >CmpInstr can be substituted:</p><ul>
<li>CmpInstr is either 'ADDS vreg, 0' or 'SUBS vreg, 0'</li>
<li>and, MI and CmpInstr are from the same MachineBB</li>
<li>and, condition flags are not alive in successors of the CmpInstr parent</li>
<li>and, if MI opcode is the S form there must be no defs of flags between MI and CmpInstr or if MI opcode is not the S form there must be neither defs of flags nor uses of flags between MI and CmpInstr.</li>
<li>and C/V flags are not used after CmpInstr </li>
</ul>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01397">1397</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01135">AK_All</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01135">AK_Write</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01142">areCFlagsAccessedBetweenInstrs()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01275">areCFlagsAliveInSuccessors()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01306">findCondCodeUsedByInstr()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MachineInstr_8h_source.html#l00427">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00272">llvm::MachineInstr::getParent()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01334">getUsedNZCV()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00202">llvm::MachineBasicBlock::instr_end()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00253">llvm::AArch64CC::Invalid</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01378">isADDSRegImm()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01382">isSUBSRegImm()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, <a class="el" href="MachineInstr_8h_source.html#l01207">llvm::MachineInstr::modifiesRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l01169">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01228">sForm()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

</div>
</div>
<a id="a372af6912a0c5feb882c8194f28ab8b2" name="a372af6912a0c5feb882c8194f28ab8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a372af6912a0c5feb882c8194f28ab8b2">&#9670;&nbsp;</a></span>canPairLdStOpc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canPairLdStOpc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>FirstOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SecondOpc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02248">2248</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02293">llvm::AArch64InstrInfo::shouldClusterMemOps()</a>.</p>

</div>
</div>
<a id="aa3d936cb9197b15ae6b41f8a52592961" name="aa3d936cb9197b15ae6b41f8a52592961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3d936cb9197b15ae6b41f8a52592961">&#9670;&nbsp;</a></span>convertToNonFlagSettingOpc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> convertToNonFlagSettingOpc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the opcode that does not set flags when possible - otherwise return the original opcode. </p>
<p >The caller is responsible to do the actual substitution and legality checking. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01090">1090</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03538">getMaddPatterns()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01183">llvm::AArch64InstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a id="a088e2740f3c34806eb6ecdf02a03a958" name="a088e2740f3c34806eb6ecdf02a03a958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a088e2740f3c34806eb6ecdf02a03a958">&#9670;&nbsp;</a></span>findCondCodeUsedByInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> findCondCodeUsedByInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Instr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Find a condition code used by the instruction. </p>
<p >Returns <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aef225b7df5953a2942e07071d0013eb0">AArch64CC::Invalid</a> if either the instruction does not use condition codes or we don't optimize CmpInstr in the presence of such instructions. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01306">1306</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00939">llvm::MachineInstr::findRegisterUseOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00526">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00427">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00432">llvm::MachineInstr::getOperand()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00342">Idx</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00253">llvm::AArch64CC::Invalid</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01397">canInstrSubstituteCmpInstr()</a>.</p>

</div>
</div>
<a id="a00bd5f8fc1c23cffaa56ecb4cf6443d4" name="a00bd5f8fc1c23cffaa56ecb4cf6443d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00bd5f8fc1c23cffaa56ecb4cf6443d4">&#9670;&nbsp;</a></span>forwardCopyWillClobberTuple()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> forwardCopyWillClobberTuple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumRegs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02370">2370</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02377">llvm::AArch64InstrInfo::copyPhysRegTuple()</a>.</p>

</div>
</div>
<a id="a6bcbaaaf5cdd6776370ca2566bd96aaf" name="a6bcbaaaf5cdd6776370ca2566bd96aaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bcbaaaf5cdd6776370ca2566bd96aaf">&#9670;&nbsp;</a></span>genFusedMultiply()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * genFusedMultiply </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>InsInstrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxMulOpd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MaddOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987">FMAInstKind</a>&#160;</td>
          <td class="paramname"><em>kind</em> = <code><a class="el" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987a7a1920d61156abc05a60135aefe8bc67">FMAInstKind::Default</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *&#160;</td>
          <td class="paramname"><em>ReplacedAddend</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>genFusedMultiply - Generate fused multiply instructions. </p>
<p >This function supports both integer and floating point instructions. A typical example: F|MUL I=A,B,0 F|ADD R,I,C ==&gt; F|MADD R,A,B,C </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">MF</td><td>Containing MachineFunction </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">MRI</td><td>Register information </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">TII</td><td>Target information </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">Root</td><td>is the F|ADD instruction </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">InsInstrs</td><td>is a vector of machine instructions and will contain the generated madd instruction </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">IdxMulOpd</td><td>is index of operand in Root that is the result of the F|MUL. In the example above IdxMulOpd is 1. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">MaddOpc</td><td>the opcode fo the f|madd instruction </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">RC</td><td>Register class of operands </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">kind</td><td>of fma instruction (addressing mode) to be generated </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">ReplacedAddend</td><td>is the result register from the instruction replacing the non-combined operand, if any. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03943">3943</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00311">llvm::BuildMI()</a>, <a class="el" href="MachineInstr_8h_source.html#l00401">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00471">llvm::getKillRegState()</a>, <a class="el" href="MachineInstr_8h_source.html#l00432">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00349">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00379">llvm::MachineOperand::isKill()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04058">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>.</p>

</div>
</div>
<a id="a6893512d8a2c2aaf9d6758440d1bc583" name="a6893512d8a2c2aaf9d6758440d1bc583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6893512d8a2c2aaf9d6758440d1bc583">&#9670;&nbsp;</a></span>genMaddR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * genMaddR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>InsInstrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxMulOpd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MaddOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>genMaddR - Generate madd instruction and combine mul and add using an extra virtual register Example - an ADD intermediate needs to be stored in a register: MUL I=A,B,0 ADD R,I,Imm ==&gt; ORR V, ZR, Imm ==&gt; MADD R,A,B,V </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">MF</td><td>Containing MachineFunction </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">MRI</td><td>Register information </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">TII</td><td>Target information </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">Root</td><td>is the ADD instruction </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">InsInstrs</td><td>is a vector of machine instructions and will contain the generated madd instruction </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">IdxMulOpd</td><td>is index of operand in Root that is the result of the MUL. In the example above IdxMulOpd is 1. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">MaddOpc</td><td>the opcode fo the madd instruction </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">VR</td><td>is a virtual register that holds the value of an ADD operand (V in the example above). </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">RC</td><td>Register class of operands </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04022">4022</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00311">llvm::BuildMI()</a>, <a class="el" href="MachineInstr_8h_source.html#l00401">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00471">llvm::getKillRegState()</a>, <a class="el" href="MachineInstr_8h_source.html#l00432">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00349">llvm::MachineOperand::getReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04058">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>.</p>

</div>
</div>
<a id="a4847fec83cba37133072e8930de7eb0e" name="a4847fec83cba37133072e8930de7eb0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4847fec83cba37133072e8930de7eb0e">&#9670;&nbsp;</a></span>getBranchDisplacementBits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getBranchDisplacementBits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00159">159</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp.html#a00df395c26d74e8d6cd2f9e5336065d9">BCCDisplacementBits</a>, <a class="el" href="AArch64InstrInfo_8cpp.html#aeef1f8831e5bff7c0ca8fe17cfdc889d">CBZDisplacementBits</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, and <a class="el" href="AArch64InstrInfo_8cpp.html#acd3cc339aff66a17d663a76992d474d5">TBZDisplacementBits</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00180">llvm::AArch64InstrInfo::isBranchOffsetInRange()</a>.</p>

</div>
</div>
<a id="ad0da9705518e24c1435d33d0ad806b3e" name="ad0da9705518e24c1435d33d0ad806b3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0da9705518e24c1435d33d0ad806b3e">&#9670;&nbsp;</a></span>getFMAPatterns()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getFMAPatterns </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Patterns</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Floating-Point Support. </p>
<p >Find instructions that can be turned into madd. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03646">3646</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03504">canCombineWithFMUL()</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a07b4e7927d6c11fbc390d55161008bec">llvm::FMLAv1i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aadd2f44199ccd69d17aed8a5e0998c8e">llvm::FMLAv1i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a29ca12a368c8c3752c4cf28a39468b44">llvm::FMLAv1i64_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aae06220c51ead042db61d0f53f19c72d">llvm::FMLAv1i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab69092ab6c6e9cd0991d64490009a768">llvm::FMLAv2f32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4dea34f9dbf530101a40103639f059e2">llvm::FMLAv2f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adfc676b68cdc9d3fb6b6dfd043d90131">llvm::FMLAv2f64_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a13802c3052a671d9a5e8e877e2cd3a05">llvm::FMLAv2f64_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8f80dd904ec89e49bde70d459e4af797">llvm::FMLAv2i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4ba13e72e96e35990ba222a501f1cfbe">llvm::FMLAv2i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2ed3ade77242d9e64161d189f8ce6005">llvm::FMLAv2i64_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2a43e332a448a5e87a619d833c162703">llvm::FMLAv2i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2de7d9704e1d5b42f56ed3f11f095596">llvm::FMLAv4f32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4da5c624b602859153b3f5ca5aaca932">llvm::FMLAv4f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4376790aa70f615c404bf3c4f9c82490">llvm::FMLAv4i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a73146e4a922058dc65540763ca1054d8">llvm::FMLAv4i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05acf29990824391c17beb64d5a9550a733">llvm::FMLSv1i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa1b36e8f37f19ad49f7c55272586c602">llvm::FMLSv1i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac5a30549fe8425855610e29203ca1c9a">llvm::FMLSv2f32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a85248a43678ef4a873ca8783c0f83a60">llvm::FMLSv2f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a59cc126201a45868166b5ddad3206b7f">llvm::FMLSv2f64_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a450bf3e112ffa4c43568d1d9193d40a1">llvm::FMLSv2f64_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1cbe2e1c0cbaffe3679afcc7e69582d0">llvm::FMLSv2i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa2d716f420628248e7a89013c5460484">llvm::FMLSv2i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a40719f011633f9bd8003d80dfccea246">llvm::FMLSv2i64_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a19f4ffebc2ddf94a14b8ad8d081b517e">llvm::FMLSv2i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4488867294264fa12092c6121b93e530">llvm::FMLSv4f32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a51010efdaa1d2ca750d10de8c350b9ec">llvm::FMLSv4f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f3b8fc2531f7a300c494ef77a630b31">llvm::FMLSv4i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afde7d706260ac691ef32056402b10797">llvm::FMLSv4i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a03290efbf7ccd62d1500de80287021b5">llvm::FMULADDD_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a57e701bf8e691f97f00961440fd86ece">llvm::FMULADDD_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2aa982c2e9455a191597a4d7373b8f5d">llvm::FMULADDS_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a72d2a54e9757efee4bf7e0cc8bbdf489">llvm::FMULADDS_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7fc35feded50db37bcfab5eab7aadbb">llvm::FMULSUBD_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad928dd9bf909fd02460a07284c2bb35c">llvm::FMULSUBD_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a15a6d01915a59c547b3b0f93e49963e9">llvm::FMULSUBS_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a97d771099b0db3d75f4b3f386d0c1092">llvm::FMULSUBS_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4d8c9c67f03d210a1c844f09f64137c6">llvm::FNMULSUBD_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f4b4c44651a69c4f6f9134cb4b51352">llvm::FNMULSUBS_OP1</a>, <a class="el" href="MachineInstr_8h_source.html#l00427">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00432">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00272">llvm::MachineInstr::getParent()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03439">isCombineInstrCandidateFP()</a>, <a class="el" href="MachineOperand_8h_source.html#l00311">llvm::MachineOperand::isReg()</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03909">llvm::AArch64InstrInfo::getMachineCombinerPatterns()</a>.</p>

</div>
</div>
<a id="afd0aa3ba35c12ee51c941a5c1c1e275e" name="afd0aa3ba35c12ee51c941a5c1c1e275e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0aa3ba35c12ee51c941a5c1c1e275e">&#9670;&nbsp;</a></span>getMaddPatterns()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getMaddPatterns </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Patterns</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Find instructions that can be turned into madd. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03538">3538</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03497">canCombineWithMUL()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01090">convertToNonFlagSettingOpc()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00988">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00427">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00432">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00272">llvm::MachineInstr::getParent()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03461">isCombineInstrCandidate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03382">isCombineInstrSettingFlag()</a>, <a class="el" href="MachineOperand_8h_source.html#l00311">llvm::MachineOperand::isReg()</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0463108c1a22d61437ab9f8afa16dd6">llvm::MULADDW_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab66aa5e09c8483c462584509ec18c5ea">llvm::MULADDW_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2fa503376495cd110965ec1b531bce73">llvm::MULADDWI_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae76b12e1408c68a474e6599b0dc0ed8d">llvm::MULADDX_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4eca2bf387bac8749af955ac467e689e">llvm::MULADDX_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a27f95a016db7579ee3748369cc518ec9">llvm::MULADDXI_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4793d022bcb9d48a9d535990179977bf">llvm::MULSUBW_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a068a0d81b376d09225a729014cbc3ea8">llvm::MULSUBW_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a5d49fd91db5ae34f84ed73048dbaf46f">llvm::MULSUBWI_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad2c3bc2a42e083e2fb01153831bd0dbd">llvm::MULSUBX_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05abd09f0b4e2d7e21332d9cd723a7528f0">llvm::MULSUBX_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8427539a44774ff5060ae67cd1d42e6e">llvm::MULSUBXI_OP1</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03909">llvm::AArch64InstrInfo::getMachineCombinerPatterns()</a>.</p>

</div>
</div>
<a id="ae540e0d3b597fb4ff833c4c8fe31da16" name="ae540e0d3b597fb4ff833c4c8fe31da16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae540e0d3b597fb4ff833c4c8fe31da16">&#9670;&nbsp;</a></span>getOffsetStride()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getOffsetStride </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02197">2197</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02220">scaleOffset()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02237">unscaleOffset()</a>.</p>

</div>
</div>
<a id="a833c45aff4e26b616764ec936994bf45" name="a833c45aff4e26b616764ec936994bf45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a833c45aff4e26b616764ec936994bf45">&#9670;&nbsp;</a></span>getUsedNZCV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static UsedNZCV getUsedNZCV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01334">1334</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00236">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00246">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00248">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00244">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00238">llvm::AArch64CC::HS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00253">llvm::AArch64CC::Invalid</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00249">llvm::AArch64CC::LE</a>, <a class="el" href="Compiler_8h_source.html#l00250">LLVM_FALLTHROUGH</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00239">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00245">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00247">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00240">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00237">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00241">llvm::AArch64CC::PL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00243">llvm::AArch64CC::VC</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00242">llvm::AArch64CC::VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01397">canInstrSubstituteCmpInstr()</a>.</p>

</div>
</div>
<a id="a22d94dbb2ca88224dfaf3377e3adf7cf" name="a22d94dbb2ca88224dfaf3377e3adf7cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d94dbb2ca88224dfaf3377e3adf7cf">&#9670;&nbsp;</a></span>isADDSRegImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isADDSRegImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01378">1378</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01397">canInstrSubstituteCmpInstr()</a>.</p>

</div>
</div>
<a id="ae0c83ea77a8a90f821157e321ff1ad5b" name="ae0c83ea77a8a90f821157e321ff1ad5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0c83ea77a8a90f821157e321ff1ad5b">&#9670;&nbsp;</a></span>isCombineInstrCandidate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCombineInstrCandidate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03461">3461</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03401">isCombineInstrCandidate32()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03420">isCombineInstrCandidate64()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03538">getMaddPatterns()</a>.</p>

</div>
</div>
<a id="aac1b3c004a879852010caa15e70109e0" name="aac1b3c004a879852010caa15e70109e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac1b3c004a879852010caa15e70109e0">&#9670;&nbsp;</a></span>isCombineInstrCandidate32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCombineInstrCandidate32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03401">3401</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03461">isCombineInstrCandidate()</a>.</p>

</div>
</div>
<a id="a10faaea75a2dba1bf0bbdd2daeb7b953" name="a10faaea75a2dba1bf0bbdd2daeb7b953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10faaea75a2dba1bf0bbdd2daeb7b953">&#9670;&nbsp;</a></span>isCombineInstrCandidate64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCombineInstrCandidate64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03420">3420</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03461">isCombineInstrCandidate()</a>.</p>

</div>
</div>
<a id="a89fae3db628b477b713990d7a58732ea" name="a89fae3db628b477b713990d7a58732ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89fae3db628b477b713990d7a58732ea">&#9670;&nbsp;</a></span>isCombineInstrCandidateFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCombineInstrCandidateFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03439">3439</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetOptions_8h_source.html#l00283">llvm::TargetOptions::AllowFPOpFusion</a>, <a class="el" href="TargetOptions_8h_source.html#l00033">llvm::FPOpFusion::Fast</a>, <a class="el" href="MachineInstr_8h_source.html#l00427">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00272">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00460">llvm::MachineFunction::getTarget()</a>, <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00103">llvm::TargetMachine::Options</a>, and <a class="el" href="TargetOptions_8h_source.html#l00138">llvm::TargetOptions::UnsafeFPMath</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03646">getFMAPatterns()</a>.</p>

</div>
</div>
<a id="a31643f4a8497b19fbc2891b312eb7c2d" name="a31643f4a8497b19fbc2891b312eb7c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31643f4a8497b19fbc2891b312eb7c2d">&#9670;&nbsp;</a></span>isCombineInstrSettingFlag()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCombineInstrSettingFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03382">3382</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03538">getMaddPatterns()</a>.</p>

</div>
</div>
<a id="a7713f36f3b42f9196c16db0d7493b466" name="a7713f36f3b42f9196c16db0d7493b466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7713f36f3b42f9196c16db0d7493b466">&#9670;&nbsp;</a></span>isSUBSRegImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSUBSRegImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01382">1382</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01397">canInstrSubstituteCmpInstr()</a>.</p>

</div>
</div>
<a id="aedf04d923bd1581ccf5ad9db091ea9ee" name="aedf04d923bd1581ccf5ad9db091ea9ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedf04d923bd1581ccf5ad9db091ea9ee">&#9670;&nbsp;</a></span>loadRegPairFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void loadRegPairFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertBefore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>MCID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02857">2857</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00143">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00193">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00311">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00477">llvm::getUndefRegState()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02882">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>.</p>

</div>
</div>
<a id="aae34e9ed9446266fe2dcc421cc67093f" name="aae34e9ed9446266fe2dcc421cc67093f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae34e9ed9446266fe2dcc421cc67093f">&#9670;&nbsp;</a></span>parseCondBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void parseCondBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>LastInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>Target</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00128">128</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00747">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00541">llvm::MachineOperand::getMBB()</a>, <a class="el" href="MachineInstr_8h_source.html#l00427">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00432">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00212">llvm::RISCVInstrInfo::analyzeBranch()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00210">llvm::AArch64InstrInfo::analyzeBranch()</a>, and <a class="el" href="SparcInstrInfo_8cpp_source.html#l00159">llvm::SparcInstrInfo::analyzeBranch()</a>.</p>

</div>
</div>
<a id="a18f4a66d99dba4cf2a2c1054d796cf9c" name="a18f4a66d99dba4cf2a2c1054d796cf9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18f4a66d99dba4cf2a2c1054d796cf9c">&#9670;&nbsp;</a></span>removeCopies()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> removeCopies </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00419">419</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">DefMI</a>, <a class="el" href="MachineInstr_8h_source.html#l00432">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00349">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l01100">llvm::MachineInstr::isFullCopy()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00432">canFoldIntoCSel()</a>.</p>

</div>
</div>
<a id="a6bee6e7bc0ab5c00b5331eddb64e7ac4" name="a6bee6e7bc0ab5c00b5331eddb64e7ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bee6e7bc0ab5c00b5331eddb64e7ac4">&#9670;&nbsp;</a></span>scaleOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> scaleOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02220">2220</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02197">getOffsetStride()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02266">shouldClusterFI()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02293">llvm::AArch64InstrInfo::shouldClusterMemOps()</a>.</p>

</div>
</div>
<a id="a30270b20b168cbb68c654812dd91db96" name="a30270b20b168cbb68c654812dd91db96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30270b20b168cbb68c654812dd91db96">&#9670;&nbsp;</a></span>sForm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> sForm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Instr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get opcode of S version of Instr. </p>
<p >If Instr is S version its opcode is returned. AArch64::INSTRUCTION_LIST_END is returned if Instr does not have S version or we are not interested in it. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01228">1228</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00427">llvm::MachineInstr::getOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01397">canInstrSubstituteCmpInstr()</a>.</p>

</div>
</div>
<a id="ac6785462ddb955dc6a9a79d592dd9718" name="ac6785462ddb955dc6a9a79d592dd9718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6785462ddb955dc6a9a79d592dd9718">&#9670;&nbsp;</a></span>shouldClusterFI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> shouldClusterFI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MFI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FI1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FI2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02266">2266</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00489">llvm::MachineFrameInfo::getObjectOffset()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00651">llvm::MachineFrameInfo::isFixedObjectIndex()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02220">scaleOffset()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02237">unscaleOffset()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02293">llvm::AArch64InstrInfo::shouldClusterMemOps()</a>.</p>

</div>
</div>
<a id="a4562e06b3ad458d67ecebb2c1f658438" name="a4562e06b3ad458d67ecebb2c1f658438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4562e06b3ad458d67ecebb2c1f658438">&#9670;&nbsp;</a></span>storeRegPairToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void storeRegPairToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertBefore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>MCID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02728">2728</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00143">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00193">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00311">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00471">llvm::getKillRegState()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02751">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="a54364eff37dd85ae40daeae825a036cf" name="a54364eff37dd85ae40daeae825a036cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54364eff37dd85ae40daeae825a036cf">&#9670;&nbsp;</a></span>unscaleOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> unscaleOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02237">2237</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02197">getOffsetStride()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02266">shouldClusterFI()</a>.</p>

</div>
</div>
<a id="a77dea00ee37a964ad5edf6072fb35071" name="a77dea00ee37a964ad5edf6072fb35071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77dea00ee37a964ad5edf6072fb35071">&#9670;&nbsp;</a></span>UpdateOperandRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> UpdateOperandRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Instr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01049">1049</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00089">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00430">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00432">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00272">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00349">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00827">llvm::MachineInstr::getRegClassConstraint()</a>, <a class="el" href="MachineFunction_8h_source.html#l00474">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00125">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00464">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00114">llvm::TargetRegisterClass::hasSubClassEq()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isFI()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="MachineOperand_8h_source.html#l00311">llvm::MachineOperand::isReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01183">llvm::AArch64InstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a00df395c26d74e8d6cd2f9e5336065d9" name="a00df395c26d74e8d6cd2f9e5336065d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00df395c26d74e8d6cd2f9e5336065d9">&#9670;&nbsp;</a></span>BCCDisplacementBits</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; BCCDisplacementBits(&quot;aarch64-bcc-offset-bits&quot;, cl::Hidden, cl::init(19), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range of Bcc <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> (DEBUG)&quot;)) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-bcc-offset-bits&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(19)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range of Bcc <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> (DEBUG)&quot;)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00159">getBranchDisplacementBits()</a>.</p>

</div>
</div>
<a id="aeef1f8831e5bff7c0ca8fe17cfdc889d" name="aeef1f8831e5bff7c0ca8fe17cfdc889d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef1f8831e5bff7c0ca8fe17cfdc889d">&#9670;&nbsp;</a></span>CBZDisplacementBits</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; CBZDisplacementBits(&quot;aarch64-cbz-offset-bits&quot;, cl::Hidden, cl::init(19), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range of CB[<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>]Z <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> (DEBUG)&quot;)) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-cbz-offset-bits&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(19)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range of CB[<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>]Z <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> (DEBUG)&quot;)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00159">getBranchDisplacementBits()</a>.</p>

</div>
</div>
<a id="acd3cc339aff66a17d663a76992d474d5" name="acd3cc339aff66a17d663a76992d474d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd3cc339aff66a17d663a76992d474d5">&#9670;&nbsp;</a></span>TBZDisplacementBits</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; TBZDisplacementBits(&quot;aarch64-tbz-offset-bits&quot;, cl::Hidden, cl::init(14), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range of TB[<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>]Z <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> (DEBUG)&quot;)) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-tbz-offset-bits&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(14)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range of TB[<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>]Z <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> (DEBUG)&quot;)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00159">getBranchDisplacementBits()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:25:16 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
