package spatial

import argon.nodes._
import argon.transform.Transformer
import forge._
import spatial.compiler._
import spatial.metadata._
import spatial.nodes._

object utils {
  /**
    * Least common multiple of two integers (smallest integer which has integer divisors a and b)
    */
  def lcm(a: Int, b: Int) = {
    val bigA = BigInt(a)
    val bigB = BigInt(b)
    (bigA*bigB / bigA.gcd(bigB)).intValue()
  }

  /**
    * Returns the list of parents of x, ordered outermost to innermost.
    */
  def allParents[T](x: T, parent: T => Option[T]): List[Option[T]] = {
    var path: List[Option[T]] = List(Some(x))
    var cur: Option[T] = Some(x)
    while (cur.isDefined) { cur = parent(cur.get); path ::= cur } // prepend
    path
  }

  /**
    * Returns the least common ancestor of two nodes in some directed, acyclic graph.
    * If the nodes share no common parent at any point in the tree, the LCA is undefined (None).
    * Also returns the paths from the least common ancestor to each node.
    * The paths do not contain the LCA, as it may be undefined.
    */
  def leastCommonAncestorWithPaths[T](x: T, y: T, parent: T => Option[T]): (Option[T], List[T], List[T]) = {
    val pathX = allParents(x, parent)
    val pathY = allParents(y, parent)
    // Choose last node where paths are the same
    val lca = pathX.zip(pathY).filter{case (x,y) => x == y}.lastOption.flatMap(_._1)
    val pathToX = pathX.drop(pathX.indexOf(lca)+1).map(_.get)
    val pathToY = pathY.drop(pathY.indexOf(lca)+1).map(_.get)
    (lca,pathToX,pathToY)
  }

  def leastCommonAncestor[T](x: T, y: T, parent: T => Option[T]): Option[T] = {
    leastCommonAncestorWithPaths(x,y,parent)._1
  }





  /**
    * Checks to see if x depends on y (dataflow only, no scheduling dependencies)
    */
  // TODO: This uses the pointer-chasing version of scheduling - could possibly make faster?
  implicit class ExpOps(x: Exp[_]) {
    @stateful def dependsOn(y: Exp[_]): Boolean = {
      def dfs(frontier: Seq[Exp[_]]): Boolean = frontier.exists{
        case s if s == y => true
        case Def(d) => dfs(d.inputs)
        case _ => false
      }
      dfs(Seq(x))
    }
    @stateful def dependsOnType(y: PartialFunction[Exp[_],Boolean]): Boolean = {
      def dfs(frontier: Seq[Exp[_]]): Boolean = frontier.exists{
        case s if y.isDefinedAt(s) && y(s) => true
        case Def(d) => dfs(d.inputs)
        case _ => false
      }
      dfs(Seq(x))
    }
    @stateful def collectDeps(y: PartialFunction[Exp[_],Exp[_]]): Seq[Exp[_]] = {
      def dfs(frontier: Seq[Exp[_]]): Seq[Exp[_]] = frontier.flatMap{
        case s @ Def(d) if y.isDefinedAt(s) => y(s) +: dfs(d.inputs)
        case s if y.isDefinedAt(s) => Seq(y(s))
        case Def(d) => dfs(d.inputs)
        case _ => Nil
      }
      dfs(Seq(x))
    }
    // x: StreamOut, y: StreamOutWrite
    // y.collectDeps{case Def(StreamInRead(strm)) => strm}
    // writersOf(x).head.node.collectDeps{case Def(StreamInRead(strm)) => strm }
  }

  implicit class IndexRangeInternalOps(x: Index) {
    @api def toRange: Range = Range.fromIndex(x)
  }
  implicit class Int64RangeInternalOps(x: Int64) {
    @api def toRange64: Range64 = Range64.fromInt64(x)
  }


  @stateful def lca(a: Ctrl, b: Ctrl): Option[Ctrl] = leastCommonAncestor[Ctrl](a, b, {x => parentOf(x)})

  @stateful def dependenciesOf(a: Ctrl): Set[Ctrl] = {
    if (a.isInner) {
      val parent = parentOf(a).get
      val children = childrenOf(parent) filterNot (_ == a)
      val leaves = children.filter{x => !children.exists{child => dependenciesOf(child) contains x}}
      leaves.toSet
    }
    else ctrlDepsOf(a.node).map{node => (node,false) }
  }

  /**
    * Pipeline distance between controllers a and b:
    * If a and b have a least common ancestor which is neither a nor b,
    * this is defined as the dataflow distance between the LCA's children which contain a and b
    * When a and b are equal, the distance is defined as zero.
    *
    * The distance is undefined when the LCA is a xor b, or if a and b occur in parallel
    * The distance is positive if a comes before b, negative otherwise
    *
    * @return The LCA of a and b and the pipeline distance.
    */
  @stateful def lcaWithDistance(a: Ctrl, b: Ctrl): (Ctrl, Int) = {
    if (a == b) (a, 0)
    else {
      val (lca, pathA, pathB) = leastCommonAncestorWithPaths[Ctrl](a, b, {node => parentOf(node)})
      if (lca.isEmpty) throw new NoCommonParentException(a,b)

      val parent = lca.get

      if (isOuterControl(parent) && a != parent && b != parent) {
        val topA = pathA.head
        val topB = pathB.head

        // Account for fork-join behavior - return the LONGEST path possible
        /*def dfs(start: Ctrl, end: Ctrl, i: Int): Int = {
          if (start == end) i
          else {
            val deps = dependenciesOf(start)
            val dists = deps.map{dep => dfs(dep, end, i+1) }

            dbg(c"$start ==> $end: ")
            deps.zip(dists).foreach{case (dep,dist) => dbg(c"  $dep: $dist") }

            dists.fold(-1){(a,b) => Math.max(a,b)}
          }
        }
        val aToB = dfs(topA, topB, 0)
        val bToA = dfs(topB, topA, 0)
        val dist  = if (aToB >= 0) aToB
                    else if (bToA >= 0) -bToA
                    else throw new UndefinedPipeDistanceException(a, b)*/

        // Linear version (using for now)
        val indexA = childrenOf(parent).indexOf(topA)
        val indexB = childrenOf(parent).indexOf(topB)
        if (indexA < 0 || indexB < 0) throw new UndefinedPipeDistanceException(a, b)
        val dist = indexB - indexA

        (parent, dist)
      }
      else (parent, 0)
    }
  }

  /**
    * Coarse-grained pipeline distance between accesses a and b.
    * If the LCA controller of a and b is a metapipeline, the pipeline distance
    * of the respective controllers for a and b. Otherwise zero.
    *
    * @return The LCA of a and b and the coarse-grained pipeline distance
    **/
  @stateful def lcaWithCoarseDistance(a: Access, b: Access): (Ctrl, Int) = {
    val (lca, dist) = lcaWithDistance(a.ctrl, b.ctrl)
    val coarseDistance = if (isMetaPipe(lca) || isStreamPipe(lca)) dist else 0
    (lca, coarseDistance)
  }

  /**
    * @return The child of the top controller which contains the given access.
    * Undefined if the access is not contained within a child of the top controller
    **/
  @stateful def childContaining(top: Ctrl, access: Access): Ctrl = {
    val child = access.ctrl
    val (lca, pathA, pathB) = leastCommonAncestorWithPaths[Ctrl](top,child, {node => parentOf(node)})

    if (pathB.isEmpty || lca.isEmpty || top != lca.get)
      throw new UndefinedChildException(top, access)

    pathB.head
  }

  /**
    * Returns metapipe controller for given accesses
    **/
  @stateful def findMetaPipe(mem: Exp[_], readers: Seq[Access], writers: Seq[Access]): (Option[Ctrl], Map[Access,Int]) = {
    val accesses = readers ++ writers
    assert(accesses.nonEmpty)

    val anchor = if (readers.nonEmpty) readers.head else writers.head

    val lcas = accesses.map{access =>
      val (lca,dist) = lcaWithCoarseDistance(anchor, access)

      (lca,dist,access)
    }
    // Find accesses which require n-buffering, group by their controller
    val metapipeLCAs = lcas.filter(_._2 != 0).groupBy(_._1).mapValues(_.map(_._3))

    // Hierarchical metapipelining is currently disallowed
    if (metapipeLCAs.keys.size > 1) {
      error(c"Ambiguous metapipes for readers/writers of $mem:")
      metapipeLCAs.foreach{case (pipe,accs) =>
        error(c"  metapipe: $pipe ")
        error(c"  accesses: " + accs.map(x => c"$x").mkString(","))
      }
      error(c"  readers:")
      readers.foreach{rd => error(c"    $rd") }
      error(c"  writers:")
      writers.foreach{wr => error(c"    $wr") }
      state.logError()
    }

    val metapipe = metapipeLCAs.keys.headOption

    val minDist = lcas.map(_._2).min

    // Port 0: First stage to write/read
    // Port X: X stage(s) after first stage
    val ports = Map(lcas.map{grp => grp._3 -> (grp._2 - minDist)}:_*)

    dbg("")
    dbg(c"  accesses: $accesses")
    dbg(c"  anchor: $anchor")
    lcas.foreach{case (lca,dist,access) => dbg(c"    lca($anchor, $access) = $lca ($dist)") }
    dbg(s"  metapipe: $metapipe")
    ports.foreach{case (access, port) => dbg(s"    - $access : port #$port")}

    (metapipe, ports)
  }



  /** Error checking methods **/
  @stateful def areConcurrent(a: Access, b: Access): Boolean = {
    val (top,dist) = lcaWithDistance(a.ctrl, b.ctrl)
    isInnerPipe(top) || isParallel(top.node)
  }
  @stateful def arePipelined(a: Access, b: Access): Boolean = {
    val top = lca(a.ctrl, b.ctrl).get
    isInnerPipe(top) || isMetaPipe(top) || isStreamPipe(top)
  }

  // O(N^2), but number of accesses is typically small
  @stateful def checkAccesses(access: List[Access])(func: (Access, Access) => Boolean): Boolean = {
    access.indices.exists {i =>
      (i+1 until access.length).exists{j =>
        access(i) != access(j) && func(access(i), access(j))
      }
    }
  }
  @internal def checkConcurrentReaders(mem: Exp[_]): Boolean = checkAccesses(readersOf(mem)){(a,b) =>
    if (areConcurrent(a,b)) {new ConcurrentReadersError(mem, a.node, b.node); true } else false
  }
  @internal def checkConcurrentWriters(mem: Exp[_]): Boolean = checkAccesses(writersOf(mem)){(a,b) =>
    if (areConcurrent(a,b)) {new ConcurrentWritersError(mem, a.node, b.node); true } else false
  }
  @internal def checkPipelinedReaders(mem: Exp[_]): Boolean = checkAccesses(readersOf(mem)){(a,b) =>
    if (arePipelined(a,b)) {new PipelinedReadersError(mem, a.node, b.node); true } else false
  }
  @internal def checkPipelinedWriters(mem: Exp[_]): Boolean = checkAccesses(writersOf(mem)){(a,b) =>
    if (arePipelined(a,b)) {new PipelinedWritersError(mem, a.node, b.node); true } else false
  }
  @internal def checkMultipleReaders(mem: Exp[_]): Boolean = if (readersOf(mem).length > 1) {
    new MultipleReadersError(mem, readersOf(mem).map(_.node)); true
  } else false
  @internal def checkMultipleWriters(mem: Exp[_]): Boolean = if (writersOf(mem).length > 1) {
    new MultipleWritersError(mem, writersOf(mem).map(_.node)); true
  } else false

  /*def checkConcurrentReadWrite(mem: Exp[_]): Boolean = {
    val hasConcurrent = writersOf(mem).exists{writer =>
      readersOf(mem).exists{reader =>
        if (areConcurrent(writer, reader)) {
          warn(mem.ctx, u"Memory $mem appears to have a concurrent read and write")
          warn(reader.ctx, u"Read defined here")
          warn(writer.ctx, u"Write defined here")
        }
      }
    }
  }*/

  /**
    * Calculate delay line costs:
    * a. Determine time (in cycles) any given input or internal signal needs to be delayed
    * b. Distinguish each delay line as a separate entity
    *
    * Is there a concise equation that can capture this? Haven't been able to come up with one.
    * E.g.
    *   8 inputs => perfectly balanced binary tree, no delay paths
    *   9 inputs => 1 path of length 3
    *    85 inputs => 3 paths with lengths 2, 1, and 1
    **/
  def reductionTreeDelays(nLeaves: Int): List[Long] = {
    if ( (nLeaves & (nLeaves - 1)) == 0) Nil // Specialize for powers of 2
    // Could also have 2^k + 1 case (delay = 1 path of length k)
    else {
      def reduceLevel(nNodes: Int, completePaths: List[Long], currentPath: Long): List[Long] = {
        if (nNodes <= 1) completePaths  // Stop when 1 node is remaining
        else if (nNodes % 2 == 0) {
          // For an even number of nodes, we don't need any delays - all current delay paths end
          val allPaths = completePaths ++ (if (currentPath > 0) List(currentPath) else Nil)
          reduceLevel(nNodes/2, allPaths, 0L)
        }
        // For odd number of nodes, always delay exactly one signal, and keep delaying that signal until it can be used
        else reduceLevel((nNodes-1)/2 + 1, completePaths, currentPath+1)
      }

      reduceLevel(nLeaves, Nil, 0L)
    }
  }

  def reductionTreeHeight(nLeaves: Int): Int = {
    def treeLevel(nNodes: Int, curHeight: Int): Int = {
      if (nNodes <= 1) curHeight
      else if (nNodes % 2 == 0) treeLevel(nNodes/2, curHeight + 1)
      else treeLevel((nNodes - 1)/2 + 1, curHeight + 1)
    }
    treeLevel(nLeaves, 0)
  }

  def mirrorCtrl(x: Ctrl, f: Transformer): Ctrl = (f(x.node), x.isInner)
  def mirrorAccess(x: Access, f: Transformer): Access = (f(x.node), mirrorCtrl(x.ctrl, f))

  /** Parallelization factors **/
  @stateful def parFactorsOf(x: Exp[_]): Seq[Const[Index]] = x match {
    case Op(CounterNew(start,end,step,par)) => List(par)
    case Op(Forever())             => List(int32(1))
    case Op(CounterChainNew(ctrs)) => ctrs.flatMap{ctr => parFactorsOf(ctr) }
    case Op(e: DenseTransfer[_,_]) => Seq(e.p)
    case Op(e: SparseTransfer[_])  => Seq(e.p)
    case _ => Nil
  }
  @stateful def parsOf(x: Exp[_]): Seq[Int] = parFactorsOf(x) map{case Const(p: BigDecimal) => p.toInt }

  @stateful def extractParFactor(par: Option[Index])(implicit ctx: SrcCtx): Const[Index] = par.map(_.s) match {
    case Some(x: Const[_]) if isIndexType(x.tp) => x.asInstanceOf[Const[Index]]
    case None => intParam(1)
    case Some(x) => new spatial.InvalidParallelFactorError(x)(ctx); intParam(1)
  }

  /** Control Nodes **/
  implicit class CtrlOps(x: Ctrl) {
    def node: Exp[_] = if (x == null) null else x._1
    def isInner: Boolean = if (x == null) false else x._2
  }


  @stateful def isOuterControl(e: Exp[_]): Boolean = isControlNode(e) && levelOf(e) == OuterControl
  @stateful def isInnerControl(e: Exp[_]): Boolean = isControlNode(e) && levelOf(e) == InnerControl
  @stateful def isPrimitiveControl(e: Exp[_]): Boolean = (isSwitch(e) || isSwitchCase(e)) && levelOf(e) == InnerControl

  @stateful def isOuterPipeline(e: Exp[_]): Boolean = isOuterControl(e) && isPipeline(e)
  @stateful def isInnerPipeline(e: Exp[_]): Boolean = isInnerControl(e) && isPipeline(e)

  @stateful def isOuterControl(e: Ctrl): Boolean = !e.isInner && isOuterControl(e.node)
  @stateful def isInnerControl(e: Ctrl): Boolean = e.isInner || isInnerControl(e.node)
  @stateful def isInnerPipeline(e: Ctrl): Boolean = e.isInner || isInnerPipeline(e.node)

  @stateful def isInnerPipe(e: Exp[_]): Boolean = styleOf(e) == InnerPipe || (styleOf(e) == MetaPipe && isInnerControl(e))
  @stateful def isInnerPipe(e: Ctrl): Boolean = e.isInner || isInnerPipe(e.node)
  @stateful def isMetaPipe(e: Exp[_]): Boolean = styleOf(e) == MetaPipe
  @stateful def isStreamPipe(e: Exp[_]): Boolean = e match {
    case Def(Hwblock(_,isFrvr)) => isFrvr
    case _ => styleOf(e) == StreamPipe
  }
  @stateful def isMetaPipe(e: Ctrl): Boolean = !e.isInner && isMetaPipe(e.node)
  @stateful def isStreamPipe(e: Ctrl): Boolean = !e.isInner && isStreamPipe(e.node)

  @stateful def isSwitch(e: Exp[_]): Boolean = getDef(e).exists(isSwitch)
  def isSwitch(d: Def): Boolean = d.isInstanceOf[Switch[_]]

  @stateful def isSwitchCase(e: Exp[_]): Boolean = getDef(e).exists(isSwitchCase)
  def isSwitchCase(d: Def): Boolean = d.isInstanceOf[SwitchCase[_]]

  @stateful def isUnitPipe(e: Exp[_]): Boolean = getDef(e).exists(isUnitPipe)
  def isUnitPipe(d: Def): Boolean = d.isInstanceOf[UnitPipe]



  @stateful def isControlNode(e: Exp[_]): Boolean = getDef(e).exists(isControlNode)
  def isControlNode(d: Def): Boolean = d.isInstanceOf[ControlNode]

  @stateful def isDRAMTransfer(e: Exp[_]): Boolean = getDef(e).exists(isDRAMTransfer)
  def isDRAMTransfer(d: Def): Boolean = d.isInstanceOf[DRAMTransfer]

  @stateful def isPipeline(e: Exp[_]): Boolean = getDef(e).exists(isPipeline)
  def isPipeline(d: Def): Boolean = d.isInstanceOf[Pipeline]

  @stateful def isLoop(e: Exp[_]): Boolean = getDef(e).exists(isLoop)
  def isLoop(d: Def): Boolean = d.isInstanceOf[Loop]



  /** Determines if a given controller is forever or has any children that are **/
  @stateful def willRunForever(e: Exp[_]): Boolean = getDef(e).exists(isForever) || childrenOf(e).exists(willRunForever)

  /** Determines if just the given node is forever (has Forever counter) **/
  @stateful def isForever(e: Exp[_]): Boolean = getDef(e).exists(isForever)
  @stateful def isForever(d: Def): Boolean = d match {
    case _: Forever             => true
    case e: Hwblock             => e.isForever
    case e: OpForeach           => isForeverCounterChain(e.cchain)
    case e: OpReduce[_]         => isForeverCounterChain(e.cchain)
    case e: OpMemReduce[_,_]    => isForeverCounterChain(e.cchainMap) // This should probably never happen
    case e: UnrolledForeach     => isForeverCounterChain(e.cchain)
    case e: UnrolledReduce[_,_] => isForeverCounterChain(e.cchain)
    case _ => false
  }

  @stateful def isParallel(e: Exp[_]): Boolean = getDef(e).exists(isParallel)
  def isParallel(d: Def): Boolean = d.isInstanceOf[ParallelPipe]

  @stateful def isFringeNode(e: Exp[_]): Boolean = getDef(e).exists(isFringeNode)
  def isFringeNode(d: Def): Boolean = d.isInstanceOf[FringeNode[_]]

  /** Counters **/
  @stateful def isUnitCounter(x: Exp[Counter]): Boolean = x match {
    case Op(CounterNew(Const(0), Const(1), Const(1), _)) => true
    case _ => false
  }

  @stateful def countersOf(x: Exp[CounterChain]): Seq[Exp[Counter]] = x match {
    case Op(CounterChainNew(ctrs)) => ctrs
    case _ => Nil
  }

  @stateful def counterStarts(x: Exp[CounterChain]): Seq[Option[Exp[Index]]] = countersOf(x) map {
    case Def(CounterNew(start,_,_,_)) => Some(start)
    case _ => None
  }

  @stateful def isForeverCounterChain(x: Exp[CounterChain]): Boolean = countersOf(x).exists(isForever)
  @stateful def isUnitCounterChain(x: Exp[CounterChain]): Boolean = countersOf(x).forall(isUnitCounter)

  /** Registers **/
  @stateful def isArgIn(x: Exp[_]): Boolean = getDef(x).exists{case ArgInNew(_) => true; case _ => false }
  @stateful def isArgOut(x: Exp[_]): Boolean = getDef(x).exists{case ArgOutNew(_) => true; case _ => false }
  @stateful def isHostIO(x: Exp[_]): Boolean = getDef(x).exists{case HostIONew(_) => true; case _ => false }

  @stateful def resetValue[T](x: Exp[Reg[T]]): Exp[T] = x match {
    case Op(RegNew(init))    => init
    case Op(ArgInNew(init))  => init
    case Op(ArgOutNew(init)) => init
    case Op(HostIONew(init)) => init
  }

  /** Allocations **/
  @stateful def stagedDimsOf(x: Exp[_]): Seq[Exp[Index]] = x match {
    case Def(BufferedOutNew(dims,_)) => dims
    case Def(LUTNew(dims,_)) =>
      implicit val ctx: SrcCtx = x.ctx
      dims.map{d => int32(d) }
    case Def(SRAMNew(dims)) => dims
    case Def(DRAMNew(dims,_)) => dims
    case Def(LineBufferNew(rows,cols)) => Seq(rows, cols)
    case Def(RegFileNew(dims)) => dims
    case _ => throw new spatial.UndefinedDimensionsError(x, None)(x.ctx)
  }

  @stateful def dimsOf(x: Exp[_]): Seq[Int] = x match {
    case Def(LUTNew(dims,_)) => dims
    case _ => stagedDimsOf(x).map{
      case Const(c: BigDecimal) => c.toInt
      case dim => throw new spatial.UndefinedDimensionsError(x, Some(dim))(x.ctx)
    }
  }

  @stateful def sizeOf(fifo: FIFO[_])(implicit ctx: SrcCtx): Index = wrap(sizeOf(fifo.s))
  @stateful def sizeOf(fifo: FILO[_])(implicit ctx: SrcCtx): Index = wrap(sizeOf(fifo.s))
  @stateful def sizeOf(x: Exp[_])(implicit ctx: SrcCtx): Exp[Index] = x match {
    case Def(FIFONew(size)) => size
    case Def(FILONew(size)) => size
    case _ => throw new spatial.UndefinedDimensionsError(x, None)
  }

  @stateful def lenOf(x: Exp[_])(implicit ctx: SrcCtx): Int = x.tp match {
    case tp: VectorType[_] => tp.width
    case _ => throw new spatial.UndefinedDimensionsError(x, None)
  }

  @stateful def rankOf(x: Exp[_]): Int = dimsOf(x).length
  @stateful def rankOf(x: MetaAny[_]): Int = rankOf(x.s)

  @stateful def isAllocation(e: Exp[_]): Boolean = getDef(e).exists(isAllocation)
  def isAllocation(d: Def): Boolean = d.isInstanceOf[Alloc[_]] || isDynamicAllocation(d)

  // Allocations which can depend on local, dynamic values
  @stateful def isDynamicAllocation(e: Exp[_]): Boolean = getDef(e).exists(isDynamicAllocation)
  def isDynamicAllocation(d: Def): Boolean = d.isInstanceOf[DynamicAlloc[_]] || isPrimitiveAllocation(d)

  // Dynamic allocations which can be directly used in primitive logic
  @stateful def isPrimitiveAllocation(e: Exp[_]): Boolean = getDef(e).exists(isPrimitiveAllocation)
  def isPrimitiveAllocation(d: Def): Boolean = d.isInstanceOf[StructAlloc[_]] || d.isInstanceOf[PrimitiveAlloc[_]]

  def isDRAM(e: Exp[_]): Boolean = e.tp.isInstanceOf[DRAMType[_]]
  def isFIFO(e: Exp[_]): Boolean = e.tp.isInstanceOf[FIFOType[_]]
  def isFILO(e: Exp[_]): Boolean = e.tp.isInstanceOf[FILOType[_]]
  def isLUT(e: Exp[_]): Boolean  = e.tp.isInstanceOf[LUTType[_]]
  def isSRAM(e: Exp[_]): Boolean = e.tp.isInstanceOf[SRAMType[_]]
  def isReg(e: Exp[_]): Boolean  = e.tp.isInstanceOf[RegType[_]]
  def isStreamIn(e: Exp[_]): Boolean = e.tp.isInstanceOf[StreamInType[_]]
  def isStreamOut(e: Exp[_]): Boolean = e.tp.isInstanceOf[StreamOutType[_]] || e.tp.isInstanceOf[BufferedOutType[_]]
  def isBufferedOut(e: Exp[_]): Boolean = e.tp.isInstanceOf[BufferedOutType[_]]
  def isStream(e: Exp[_]): Boolean = isStreamIn(e) || isStreamOut(e)
  def isVector(e:Exp[_]): Boolean = e.tp.isInstanceOf[VectorType[_]]

  def isHostIn(e: Exp[_]): Boolean = isHostIO(e) && writersOf(e).isEmpty
  def isHostOut(e: Exp[_]): Boolean = isHostIO(e) && readersOf(e).isEmpty

  @stateful def isStreamLoad(e: Exp[_]): Boolean = getDef(e).exists(_.isInstanceOf[FringeDenseLoad[_]])

  @stateful def isParEnq(e: Exp[_]): Boolean = e match {
    case Def(_:ParFIFOEnq[_]) => true
    case Def(_:ParFILOPush[_]) => true
    case Def(_:ParSRAMStore[_]) => true
    case Def(_:FIFOEnq[_]) => true
    case Def(_:FILOPush[_]) => true
    case Def(_:SRAMStore[_]) => true
    case Def(_:ParLineBufferEnq[_]) => true
    case _ => false
  }

  @stateful def isStreamStageEnabler(e: Exp[_]): Boolean = e match {
    case Def(_:FIFODeq[_]) => true
    case Def(_:ParFIFODeq[_]) => true
    case Def(_:FILOPop[_]) => true
    case Def(_:ParFILOPop[_]) => true
    case Def(_:StreamRead[_]) => true
    case Def(_:ParStreamRead[_]) => true
    case Def(_:DecoderTemplateNew[_]) => true
    case Def(_:DMATemplateNew[_]) => true
    case _ => false
  }

  @stateful def isStreamStageHolder(e: Exp[_]): Boolean = e match {
    case Def(_:FIFOEnq[_]) => true
    case Def(_:ParFIFOEnq[_]) => true
    case Def(_:FILOPush[_]) => true
    case Def(_:ParFILOPush[_]) => true
    case Def(_:StreamWrite[_]) => true
    case Def(_:ParStreamWrite[_]) => true
    case Def(_:BufferedOutWrite[_]) => true
    case Def(_:DecoderTemplateNew[_]) => true
    case _ => false
  }

  def isLocalMemory(e: Exp[_]): Boolean = e.tp match {
    case _:SRAMType[_] | _:FIFOType[_] | _:FILOType[_] | _:RegType[_] | _:LineBufferType[_] | _:RegFileType[_] => true
    case _:LUTType[_] => true
    case _:StreamInType[_]  => true
    case _:StreamOutType[_] => true
    case _:BufferedOutType[_] => true
    case _ => false
  }

  def isOffChipMemory(e: Exp[_]): Boolean = e.tp match {
    case _:DRAMType[_]        => true
    case _:StreamInType[_]    => true
    case _:StreamOutType[_]   => true
    case _:BufferedOutType[_] => true
    case _:RegType[_]         => isArgIn(e) || isArgOut(e) || isHostIO(e)
    case _ => false
  }



  @stateful def isFringe(e:Exp[_]):Boolean = getDef(e).exists(isFringe)
  def isFringe(d:Def):Boolean = d.isInstanceOf[FringeNode]

  /** Host Transfer **/
  @stateful def isTransfer(e: Exp[_]): Boolean = isTransferToHost(e) || isTransferFromHost(e)

  @stateful def isTransferToHost(e: Exp[_]): Boolean = getDef(e).exists(isTransferToHost)
  def isTransferToHost(d: Def): Boolean = d match {
    case _: GetMem[_] => true
    case _: GetArg[_] => true
    case _ => false
  }

  @stateful def isTransferFromHost(e: Exp[_]): Boolean = getDef(e).exists(isTransferFromHost)
  def isTransferFromHost(d: Def): Boolean = d match {
    case _: SetMem[_] => true
    case _: SetArg[_] => true
    case _ => false
  }

  /** Stateless Nodes **/
  @stateful def isRegisterRead(e: Exp[_]): Boolean = getDef(e).exists(isRegisterRead)
  def isRegisterRead(d: Def): Boolean = d.isInstanceOf[RegRead[_]]

  // Nodes which operate on primitives but are allowed to appear outside inner controllers
  // Register reads are considered to be "stateless" because the read is itself akin to creating a wire
  // attached to the output of a register, not to the register itself
  @stateful def isStateless(e: Exp[_]): Boolean = getDef(e).exists(isStateless)
  def isStateless(d: Def): Boolean = isRegisterRead(d) || isDynamicAllocation(d)

  /** Primitive Nodes **/
  @stateful def isPrimitiveNode(e: Exp[_]): Boolean = e match {
    case Const(_) => false
    case Param(_) => false
    case _        => !isControlNode(e) && !isAllocation(e) && !isStateless(e) && !isGlobal(e) && !isFringeNode(e)
  }

  /** Accesses **/
  implicit class AccessOps(x: Access) {
    def node: Exp[_] = x._1
    def ctrl: Ctrl = x._2 // read or write enabler
    def ctrlNode: Exp[_] = x._2._1 // buffer control toggler
    def isInner: Boolean = x._2._2
  }

  // Memory, optional value, optional indices, optional enable
  type LocalWrite = (Exp[_], Option[Exp[_]], Option[Seq[Exp[Index]]], Option[Exp[Bit]])
  implicit class LocalWriteOps(x: LocalWrite) {
    def mem = x._1
    def data = x._2
    def addr = x._3
    def en = x._4
  }

  // Memory, optional indices, optional enable
  type LocalRead = (Exp[_], Option[Seq[Exp[Index]]], Option[Exp[Bit]])
  implicit class LocalReadOps(x: LocalRead) {
    def mem = x._1
    def addr = x._2
    def en = x._3
  }

  type LocalReset = (Exp[_], Option[Exp[Bit]])
  implicit class LocalResetOps(x: LocalReset) {
    def mem = x._1
    def en = x._2
  }

  private object LocalWrite {
    def apply(mem: Exp[_]): List[LocalWrite] = List( (mem, None, None, None) )
    def apply(mem: Exp[_], value: Exp[_] = null, addr: Seq[Exp[Index]] = null, en: Exp[Bit] = null) = {
      List( (mem, Option(value), Option(addr), Option(en)) )
    }
  }

  private object LocalRead {
    def apply(mem: Exp[_]): List[LocalRead] = List( (mem, None, None) )
    def apply(mem: Exp[_], addr: Seq[Exp[Index]] = null, en: Exp[Bit] = null): List[LocalRead] = {
      List( (mem, Option(addr), Option(en)) )
    }
  }

  private object LocalReset {
    def apply(mem: Exp[_]): List[LocalReset] = List( (mem, None) )
    def apply(mem: Exp[_], en: Exp[Bit] = null): List[LocalReset] = {
      List( (mem, Option(en)) )
    }
  }

  def writerUnapply(d: Def): Option[List[LocalWrite]] = d match {
    case RegWrite(reg,data,en)             => Some(LocalWrite(reg, value=data, en=en))
    case RegFileStore(reg,inds,data,en)    => Some(LocalWrite(reg, value=data, addr=inds, en=en))
    case SRAMStore(mem,_,inds,_,data,en)   => Some(LocalWrite(mem, value=data, addr=inds, en=en))
    case FIFOEnq(fifo,data,en)             => Some(LocalWrite(fifo, value=data, en=en))
    case FILOPush(filo,data,en)             => Some(LocalWrite(filo, value=data, en=en))

    case RegFileShiftIn(reg,is,d,data,en)  => Some(LocalWrite(reg, value=data, addr=is, en=en))
    case ParRegFileShiftIn(reg,is,d,data,en) => Some(LocalWrite(reg,value=data, addr=is, en=en))

    case LineBufferEnq(lb,data,en)         => Some(LocalWrite(lb, value=data, en=en))

    case e: DenseTransfer[_,_] if e.isLoad => Some(LocalWrite(e.local, addr=e.iters))
    case e: SparseTransfer[_]  if e.isLoad => Some(LocalWrite(e.local, addr=Seq(e.i)))

    case StreamWrite(stream, data, en)       => Some(LocalWrite(stream, value=data, en=en))
    case BufferedOutWrite(buffer,data,is,en) => Some(LocalWrite(buffer, value=data, addr=is, en=en))

    // TODO: Address and enable are in different format in parallelized accesses
    case ParStreamWrite(stream, data, ens) => Some(LocalWrite(stream))
    case ParLineBufferEnq(lb,data,ens)     => Some(LocalWrite(lb))
    case ParRegFileStore(reg,is,data,ens)  => Some(LocalWrite(reg))
    case ParSRAMStore(mem,addr,data,en)    => Some(LocalWrite(mem))
    case ParFIFOEnq(fifo,data,ens)         => Some(LocalWrite(fifo))
    case ParFILOPush(filo,data,ens)         => Some(LocalWrite(filo))
    case _ => None
  }
  def readerUnapply(d: Def): Option[List[LocalRead]] = d match {
    case RegRead(reg)                       => Some(LocalRead(reg))
    case RegFileLoad(reg,inds,en)           => Some(LocalRead(reg, addr=inds, en=en))
    case LUTLoad(lut,inds,en)               => Some(LocalRead(lut, addr=inds, en=en))
    case SRAMLoad(mem,dims,inds,ofs,en)     => Some(LocalRead(mem, addr=inds, en=en))
    case FIFODeq(fifo,en)                   => Some(LocalRead(fifo, en=en))
    case FILOPop(filo,en)                   => Some(LocalRead(filo, en=en))

    case LineBufferLoad(lb,row,col,en)      => Some(LocalRead(lb, addr=Seq(row,col), en=en))
    case LineBufferColSlice(lb,row,col,len) => Some(LocalRead(lb, addr=Seq(row,col)))
    case LineBufferRowSlice(lb,row,len,col) => Some(LocalRead(lb, addr=Seq(row,col)))

    case e: DenseTransfer[_,_] if e.isStore => Some(LocalRead(e.local, addr=e.iters))
    case e: SparseTransfer[_]  if e.isLoad  => Some(LocalRead(e.addrs))
    case e: SparseTransfer[_]  if e.isStore => Some(LocalRead(e.addrs) ++ LocalRead(e.local))

    case StreamRead(stream, en)              => Some(LocalRead(stream, en=en))

    // TODO: Address and enable are in different format in parallelized accesses
    case ParStreamRead(stream, ens)         => Some(LocalRead(stream))
    case ParLineBufferLoad(lb,row,col,ens)  => Some(LocalRead(lb))
    case ParRegFileLoad(reg,inds,ens)       => Some(LocalRead(reg))
    case ParSRAMLoad(sram,addr,ens)         => Some(LocalRead(sram))
    case ParFIFODeq(fifo,ens)               => Some(LocalRead(fifo))
    case ParFILOPop(filo,ens)               => Some(LocalRead(filo))
    case _ => None
  }

  def resetterUnapply(d: Def): Option[List[LocalReset]] = d match {
    case RegReset(reg, en)                       => Some(LocalReset(reg, en=en))
    case _ => None
  }

  object LocalWriter {
    def unapply(x: Exp[_]): Option[List[LocalWrite]] = getDef(x).flatMap(writerUnapply)
    def unapply(d: Def): Option[List[LocalWrite]] = writerUnapply(d)
  }
  object LocalResetter {
    def unapply(x: Exp[_]): Option[List[LocalReset]] = getDef(x).flatMap(resetterUnapply)
    def unapply(d: Def): Option[List[LocalReset]] = resetterUnapply(d)
  }
  object LocalReader {
    def unapply(x: Exp[_]): Option[List[LocalRead]] = getDef(x).flatMap(readerUnapply)
    def unapply(d: Def): Option[List[LocalRead]] = readerUnapply(d)
  }
  object LocalAccess {
    def unapply(x: Exp[_]): Option[List[Exp[_]]] = getDef(x).flatMap(LocalAccess.unapply)
    def unapply(d: Def): Option[List[Exp[_]]] = {
      val accessed = readerUnapply(d).map(_.map(_.mem)).getOrElse(Nil) ++
        writerUnapply(d).map(_.map(_.mem)).getOrElse(Nil)
      if (accessed.isEmpty) None else Some(accessed)
    }
  }

  // Memory, optional value, optional indices, optional enable
  type ParLocalWrite = (Exp[_], Option[Seq[Exp[_]]], Option[Seq[Seq[Exp[Index]]]], Option[Seq[Exp[Bit]]])
  // Memory, optional indices, optional enable
  type ParLocalRead = (Exp[_], Option[Seq[Seq[Exp[Index]]]], Option[Seq[Exp[Bit]]])

  private object ParLocalWrite {
    def apply(mem: Exp[_]): List[ParLocalWrite] = List( (mem, None, None, None) )
    def apply(mem: Exp[_], value: Seq[Exp[_]] = null, addrs: Seq[Seq[Exp[Index]]] = null, ens: Seq[Exp[Bit]] = null) = {
      List( (mem, Option(value), Option(addrs), Option(ens)) )
    }
  }
  private object ParLocalRead {
    def apply(mem: Exp[_]): List[ParLocalRead] = List( (mem, None, None) )
    def apply(mem: Exp[_], addrs: Seq[Seq[Exp[Index]]] = null, ens: Seq[Exp[Bit]] = null): List[ParLocalRead] = {
      List( (mem, Option(addrs), Option(ens)) )
    }
  }
  def parWriterUnapply(d: Def): Option[List[ParLocalWrite]] = d match {
    //case BurstLoad(dram,fifo,ofs,_,_)       => Some(ParLocalWrite(fifo))
    case ParSRAMStore(mem,addrs,data,ens)     => Some(ParLocalWrite(mem, value=data, addrs=addrs, ens=ens))
    case ParFIFOEnq(fifo,data,ens)            => Some(ParLocalWrite(fifo, value=data, ens=ens))
    case ParFILOPush(filo,data,ens)            => Some(ParLocalWrite(filo, value=data, ens=ens))
    case ParStreamWrite(stream, data, ens)    => Some(ParLocalWrite(stream, value=data, ens=ens))
    case d => writerUnapply(d).map{writer => writer.map{
      case (mem, value, addr, en) => (mem, value.map{x => Seq(x)}, addr.map{a => Seq(a)}, en.map{e => Seq(e)})
    }}
  }
  def parReaderUnapply(d: Def): Option[List[ParLocalRead]] = d match {
    //case BurstStore(dram,fifo,ofs,_,_) => Some(ParLocalRead(fifo))
    case ParSRAMLoad(sram, addrs, ens)   => Some(ParLocalRead(sram, addrs=addrs, ens=ens))
    case ParFIFODeq(fifo, ens)           => Some(ParLocalRead(fifo, ens=ens))
    case ParFILOPop(filo, ens)           => Some(ParLocalRead(filo, ens=ens))
    case ParStreamRead(stream, ens)      => Some(ParLocalRead(stream, ens=ens))
    case d => readerUnapply(d).map{reader => reader.map{
      case (mem, addr, en) => (mem, addr.map{a => Seq(a)}, en.map{e => Seq(e) })
    }}
  }
  object ParLocalWriter {
    def unapply(x: Exp[_]): Option[List[ParLocalWrite]] = getDef(x).flatMap(parWriterUnapply)
    def unapply(d: Def): Option[List[ParLocalWrite]] = parWriterUnapply(d)
  }
  object ParLocalReader {
    def unapply(x: Exp[_]): Option[List[ParLocalRead]] = getDef(x).flatMap(parReaderUnapply)
    def unapply(d: Def): Option[List[ParLocalRead]] = parReaderUnapply(d)
  }

  def isReader(x: Exp[_]): Boolean = LocalReader.unapply(x).isDefined
  def isReader(d: Def): Boolean = readerUnapply(d).isDefined
  def isWriter(x: Exp[_]): Boolean = LocalWriter.unapply(x).isDefined
  def isWriter(d: Def): Boolean = writerUnapply(d).isDefined
  def isResetter(x: Exp[_]): Boolean = LocalResetter.unapply(x).isDefined
  def isResetter(d: Def): Boolean = resetterUnapply(d).isDefined
  def isAccess(x: Exp[_]): Boolean = isReader(x) || isWriter(x)
  def getAccess(x:Exp[_]):Option[Access] = x match {
    case LocalReader(reads) =>
      val ras = reads.flatMap{ case (mem, _, _) => readersOf(mem).filter { _.node == x } }
      assert(ras.size==1)
      Some(ras.head)
    case LocalWriter(writes) =>
      val was = writes.flatMap{ case (mem, _, _, _) => writersOf(mem).filter {_.node == x} }
      assert(was.size==1)
      Some(was.head)
    case LocalResetter(resetters) =>
      val ras = resetters.flatMap{ case (mem, _) => resettersOf(mem).filter {_.node == x} }
      assert(ras.size==1)
      Some(ras.head)
    case _ => None
  }

}
