

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Sun Apr 11 15:05:09 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          496
LUT:           1155
FF:            1443
DSP:              3
BRAM:             0
SRL:              5
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.499
CP achieved post-implementation:    7.901
Timing met
