[connectivity]
#This setting allows all three buffers to use seperate HBM banks. 
sp=load_1.input:DDR[0]
sp=store_1.output:DDR[1]

sc=load_1.output:krnl_1.input
sc=krnl_1.output:store_1.input

