PPA Report for pulse_width_clock_gate.v (Module: pulse_width_clock_gate)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 0
IO Count: 3
Cell Count: 7

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A
End-to-End Path Delay: 4.473 ns

POWER METRICS:
-------------
Total Power Consumption: 0.644 W
