{"vcs1":{"timestamp_begin":1682369077.842908312, "rt":0.47, "ut":0.23, "st":0.11}}
{"vcselab":{"timestamp_begin":1682369078.376677496, "rt":0.43, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1682369078.856432248, "rt":0.23, "ut":0.08, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682369077.501735702}
{"VCS_COMP_START_TIME": 1682369077.501735702}
{"VCS_COMP_END_TIME": 1682369079.154779884}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338332}}
{"stitch_vcselab": {"peak_mem": 238984}}
