$comment
	File created using the following command:
		vcd file DECOD7.msim.vcd -direction
$end
$date
	Wed Feb 19 15:15:50 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module DECOD7_vlg_vec_tst $end
$var reg 4 ! ABCD [3:0] $end
$var wire 1 " DISPLAY [6] $end
$var wire 1 # DISPLAY [5] $end
$var wire 1 $ DISPLAY [4] $end
$var wire 1 % DISPLAY [3] $end
$var wire 1 & DISPLAY [2] $end
$var wire 1 ' DISPLAY [1] $end
$var wire 1 ( DISPLAY [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 DISPLAY[0]~output_o $end
$var wire 1 1 DISPLAY[1]~output_o $end
$var wire 1 2 DISPLAY[2]~output_o $end
$var wire 1 3 DISPLAY[3]~output_o $end
$var wire 1 4 DISPLAY[4]~output_o $end
$var wire 1 5 DISPLAY[5]~output_o $end
$var wire 1 6 DISPLAY[6]~output_o $end
$var wire 1 7 ABCD[3]~input_o $end
$var wire 1 8 ABCD[0]~input_o $end
$var wire 1 9 ABCD[1]~input_o $end
$var wire 1 : ABCD[2]~input_o $end
$var wire 1 ; Mux6~0_combout $end
$var wire 1 < Mux5~0_combout $end
$var wire 1 = Mux4~0_combout $end
$var wire 1 > Mux3~0_combout $end
$var wire 1 ? Mux2~0_combout $end
$var wire 1 @ Mux1~0_combout $end
$var wire 1 A Mux0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1(
0'
0&
0%
0$
0#
0"
x)
0*
1+
x,
1-
1.
1/
10
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
$end
#1000000
