#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Mar 16 17:39:44 2017
# Process ID: 15776
# Log file: D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.cache/wt [current_project]
# set_property parent.project_path D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
# set_property ip_repo_paths D:/zedboard_projects/HLS_CCLabelling [current_project]
# add_files D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zedboard_projects/HLS_CCLabelling'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/constraints/CCLabel_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_0/design_1_CCLabel_0_bram_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_0_0/design_1_CCLabel_0_bram_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
# set_property is_locked true [get_files D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/design_1.bd]
# read_verilog -library xil_defaultlib D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file design_1_wrapper.hwdef }
# synth_design -top design_1_wrapper -part xc7z020clg484-1
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 306.664 ; gain = 143.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:78]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1_CCLabel_0_0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_0/synth/design_1_CCLabel_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'CCLabel' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel.v:12]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel.v:145]
INFO: [Synth 8-638] synthesizing module 'CCLabel_mark' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mark.v:49]
INFO: [Synth 8-638] synthesizing module 'CCLabel_mark_ram' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mark.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mark.v:22]
INFO: [Synth 8-3876] $readmem data file './CCLabel_mark_ram.dat' is read successfully [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mark.v:25]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_mark_ram' (1#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mark.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_mark' (2#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mark.v:49]
INFO: [Synth 8-638] synthesizing module 'CCLabel_set' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_set.v:49]
INFO: [Synth 8-638] synthesizing module 'CCLabel_set_ram' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_set.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_set.v:22]
INFO: [Synth 8-3876] $readmem data file './CCLabel_set_ram.dat' is read successfully [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_set.v:25]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_set_ram' (3#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_set.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_set' (4#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_set.v:49]
INFO: [Synth 8-638] synthesizing module 'CCLabel_status' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_status.v:49]
INFO: [Synth 8-638] synthesizing module 'CCLabel_status_ram' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_status.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_status.v:22]
INFO: [Synth 8-3876] $readmem data file './CCLabel_status_ram.dat' is read successfully [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_status.v:25]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_status_ram' (5#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_status.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_status' (6#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_status.v:49]
INFO: [Synth 8-638] synthesizing module 'CCLabel_totalIntensity' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_totalIntensity.v:61]
INFO: [Synth 8-638] synthesizing module 'CCLabel_totalIntensity_ram' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_totalIntensity.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_totalIntensity.v:25]
INFO: [Synth 8-3876] $readmem data file './CCLabel_totalIntensity_ram.dat' is read successfully [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_totalIntensity.v:28]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_totalIntensity_ram' (7#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_totalIntensity.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_totalIntensity' (8#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_totalIntensity.v:61]
INFO: [Synth 8-638] synthesizing module 'CCLabel_CRTLS_s_axi' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_CRTLS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_CRTLS_s_axi.v:222]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_CRTLS_s_axi' (9#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_CRTLS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'CCLabel_firstPass' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_firstPass.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_firstPass.v:222]
INFO: [Synth 8-638] synthesizing module 'CCLabel_firstPass_lbImage' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_firstPass_lbImage.v:69]
INFO: [Synth 8-638] synthesizing module 'CCLabel_firstPass_lbImage_ram' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_firstPass_lbImage.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_firstPass_lbImage.v:27]
INFO: [Synth 8-3876] $readmem data file './CCLabel_firstPass_lbImage_ram.dat' is read successfully [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_firstPass_lbImage.v:30]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_firstPass_lbImage_ram' (10#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_firstPass_lbImage.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_firstPass_lbImage' (11#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_firstPass_lbImage.v:69]
INFO: [Synth 8-638] synthesizing module 'CCLabel_binarySearch' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_binarySearch.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_binarySearch.v:64]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_binarySearch' (12#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_binarySearch.v:10]
INFO: [Synth 8-638] synthesizing module 'CCLabel_mul_32s_32s_32_6' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:41]
INFO: [Synth 8-638] synthesizing module 'CCLabel_mul_32s_32s_32_6_MulnS_0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_mul_32s_32s_32_6_MulnS_0' (13#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_mul_32s_32s_32_6' (14#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:41]
INFO: [Synth 8-638] synthesizing module 'CCLabel_sdiv_32ns_32s_32_36' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:154]
INFO: [Synth 8-638] synthesizing module 'CCLabel_sdiv_32ns_32s_32_36_div' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:74]
INFO: [Synth 8-638] synthesizing module 'CCLabel_sdiv_32ns_32s_32_36_div_u' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:10]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_sdiv_32ns_32s_32_36_div_u' (15#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:10]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_sdiv_32ns_32s_32_36_div' (16#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:74]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_sdiv_32ns_32s_32_36' (17#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:154]
INFO: [Synth 8-638] synthesizing module 'CCLabel_srem_32ns_32s_32_36' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:154]
INFO: [Synth 8-638] synthesizing module 'CCLabel_srem_32ns_32s_32_36_div' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:74]
INFO: [Synth 8-638] synthesizing module 'CCLabel_srem_32ns_32s_32_36_div_u' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:10]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_srem_32ns_32s_32_36_div_u' (18#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:10]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_srem_32ns_32s_32_36_div' (19#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:74]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_srem_32ns_32s_32_36' (20#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:154]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_firstPass' (21#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_firstPass.v:10]
INFO: [Synth 8-638] synthesizing module 'CCLabel_calCentroid' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid.v:180]
INFO: [Synth 8-638] synthesizing module 'CCLabel_calCentroid_mask_table1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid_mask_table1.v:56]
INFO: [Synth 8-638] synthesizing module 'CCLabel_calCentroid_mask_table1_rom' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid_mask_table1.v:9]
INFO: [Synth 8-3876] $readmem data file './CCLabel_calCentroid_mask_table1_rom.dat' is read successfully [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid_mask_table1.v:27]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_calCentroid_mask_table1_rom' (22#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid_mask_table1.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_calCentroid_mask_table1' (23#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid_mask_table1.v:56]
INFO: [Synth 8-638] synthesizing module 'CCLabel_calCentroid_one_half_table2' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid_one_half_table2.v:56]
INFO: [Synth 8-638] synthesizing module 'CCLabel_calCentroid_one_half_table2_rom' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid_one_half_table2.v:9]
INFO: [Synth 8-3876] $readmem data file './CCLabel_calCentroid_one_half_table2_rom.dat' is read successfully [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid_one_half_table2.v:27]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_calCentroid_one_half_table2_rom' (24#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid_one_half_table2.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_calCentroid_one_half_table2' (25#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid_one_half_table2.v:56]
INFO: [Synth 8-638] synthesizing module 'CCLabel_fdiv_32ns_32ns_32_16' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'CCLabel_ap_fdiv_14_no_dsp_32' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/ip/CCLabel_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/ip/CCLabel_ap_fdiv_14_no_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (26#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_div' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:44347]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43258]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (26#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay' (27#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (27#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized0' (27#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (28#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub' (29#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (29#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized1' (29#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized2' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (29#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized2' (29#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized3' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (29#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized3' (29#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized4' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (29#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized4' (29#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized5' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized5' (29#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized6' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (29#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized6' (29#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (29#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized0' (29#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized7' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (29#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized7' (29#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized8' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (29#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized8' (29#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant' (30#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43258]
INFO: [Synth 8-638] synthesizing module 'flt_div_exp' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43645]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized9' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (30#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized9' (30#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'special_detect' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized10' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (30#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized10' (30#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized11' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized11' (30#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized12' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized12' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized13' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized13' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized14' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized14' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized15' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized15' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized16' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized16' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized17' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized17' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized18' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized18' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized19' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized19' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized20' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized20' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized21' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized21' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized22' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized22' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized23' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized23' (31#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_div_exp' (32#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43645]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-63] RTL assertion: "******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************" [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34927]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized24' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (32#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized24' (32#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized25' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (32#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized25' (32#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized26' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (32#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized26' (32#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized27' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (32#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized27' (32#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized28' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized28' (32#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (32#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (33#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized29' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (33#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized29' (33#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (33#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (33#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized30' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized30' (33#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (33#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (34#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (35#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_div' (36#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:44347]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized31' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (36#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized31' (36#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized0' (37#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized0' (38#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_ap_fdiv_14_no_dsp_32' (39#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/ip/CCLabel_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_fdiv_32ns_32ns_32_16' (40#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'CCLabel_sitofp_32ns_32_6' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'CCLabel_ap_sitofp_4_no_dsp_32' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/ip/CCLabel_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/ip/CCLabel_ap_sitofp_4_no_dsp_32.vhd:191]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized2' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized2' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized52' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized52' (40#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:39074]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized32' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized54' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized54' (40#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized32' (40#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized33' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized56' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized56' (40#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized33' (40#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (40#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized34' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized34' (40#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized35' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized58' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized58' (40#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized35' (40#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (40#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'mux4' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'mux4' (41#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized36' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized60' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized60' (41#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized36' (41#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (41#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode' (42#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'norm_zero_det' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29118]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized37' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' (42#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized37' (42#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'norm_zero_det' (43#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29118]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-3919] null assignment ignored [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29980]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (44#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized38' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' (44#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized38' (44#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized39' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' (44#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized39' (44#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (44#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (44#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34795]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized0' (44#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv_exp' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:38766]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized40' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' (44#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized40' (44#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized41' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized41' (44#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv_exp' (45#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:38766]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (46#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv' (47#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:39074]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized2' (47#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized2' (47#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_ap_sitofp_4_no_dsp_32' (48#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/ip/CCLabel_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_sitofp_32ns_32_6' (49#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'CCLabel_fpext_32ns_64_1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_fpext_32ns_64_1.v:11]
INFO: [Synth 8-638] synthesizing module 'CCLabel_ap_fpext_0_no_dsp_32' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/ip/CCLabel_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/ip/CCLabel_ap_fpext_0_no_dsp_32.vhd:187]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized4' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized4' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' (49#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:40779]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv_exp' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:40285]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized42' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' (49#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized42' (49#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (49#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (50#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (50#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv_exp' (51#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:40285]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized0' (51#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv' (52#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:40779]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized43' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' (52#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized43' (52#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized4' (52#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized4' (52#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_ap_fpext_0_no_dsp_32' (53#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/ip/CCLabel_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_fpext_32ns_64_1' (54#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_fpext_32ns_64_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_calCentroid' (55#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid.v:10]
INFO: [Synth 8-256] done synthesizing module 'CCLabel' (56#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_CCLabel_0_0' (57#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_0/synth/design_1_CCLabel_0_0.v:57]
WARNING: [Synth 8-689] width (3) of port connection 'streamImage_TSTRB' does not match port width (4) of module 'design_1_CCLabel_0_0' [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:347]
INFO: [Synth 8-638] synthesizing module 'design_1_CCLabel_0_bram_0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_0/synth/design_1_CCLabel_0_bram_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_0/synth/design_1_CCLabel_0_bram_0.vhd:236]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (58#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (59#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (60#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (60#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (60#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (61#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (62#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (63#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (64#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (65#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'design_1_CCLabel_0_bram_0' (66#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_0/synth/design_1_CCLabel_0_bram_0.vhd:78]
WARNING: [Synth 8-689] width (13) of port connection 'addrb' does not match port width (32) of module 'design_1_CCLabel_0_bram_0' [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:352]
INFO: [Synth 8-638] synthesizing module 'design_1_CCLabel_0_bram_0_0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_0_0/synth/design_1_CCLabel_0_bram_0_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_0_0/synth/design_1_CCLabel_0_bram_0_0.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'design_1_CCLabel_0_bram_0_0' (67#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_0_0/synth/design_1_CCLabel_0_bram_0_0.vhd:78]
WARNING: [Synth 8-689] width (13) of port connection 'addrb' does not match port width (32) of module 'design_1_CCLabel_0_bram_0_0' [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:367]
INFO: [Synth 8-638] synthesizing module 'GND' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (68#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (69#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-3919] null assignment ignored [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/full_axi.vhd:626]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (70#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wr_chnl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (71#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001' bound to instance 'Data_Exists_DFF' of component 'FDR' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-256] done synthesizing module 'FDR' (72#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (73#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (74#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (75#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (76#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (77#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (78#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-4512] found unpartitioned construct node [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/rd_chnl.vhd:2795]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (79#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (80#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (81#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl__parameterized0' (82#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (83#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_1_0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/synth/design_1_axi_bram_ctrl_1_0.vhd:108]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/synth/design_1_axi_bram_ctrl_1_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_1_0' (84#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/synth/design_1_axi_bram_ctrl_1_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:104]
INFO: [Synth 8-3491] module 'axi_dma' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:308]
INFO: [Synth 8-638] synthesizing module 'axi_dma__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:192]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:193]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (85#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:110]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:112]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:114]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:118]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (86#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (87#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:225]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:354]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (88#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:158]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (89#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (90#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:274]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:281]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:282]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:283]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_smple_sm.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (91#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_smple_sm.vhd:115]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (92#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (93#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (94#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (95#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:284]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:285]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:293]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:294]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (96#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (97#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (98#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (98#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (99#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (100#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (101#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (101#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (102#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (103#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (104#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (105#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (106#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (107#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (108#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (109#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (109#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12298]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12299]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12301]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12302]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12304]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12305]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (110#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (111#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6579]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized2' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (111#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (111#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (111#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (111#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (111#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (111#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (111#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized2' (111#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory' (112#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (113#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare' (114#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (115#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (116#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (117#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (118#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (119#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (120#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (121#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (122#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15254]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (123#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15254]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (124#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (125#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (126#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (127#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (128#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (129#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (130#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (131#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (132#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:130]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1932]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (133#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (134#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2161]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2208]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2255]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (135#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:130]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (136#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (137#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (138#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (139#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:265]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:291]
WARNING: [Synth 8-3848] Net tdest_out_int in module/entity axi_dma__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:907]
WARNING: [Synth 8-3848] Net same_tdest in module/entity axi_dma__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:908]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:933]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
INFO: [Synth 8-256] done synthesizing module 'axi_dma__parameterized0' (140#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (141#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:104]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 40 connections, but only 38 given [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:478]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:864]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:4252]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_4' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/synth/design_1_auto_pc_4.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (141#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (141#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
INFO: [Synth 8-256] done synthesizing module 'dmem' (142#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (142#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (142#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized0' (142#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (142#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (142#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (142#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (142#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (142#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (142#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (142#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (142#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (142#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (142#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (142#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (143#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (144#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (145#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (146#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
WARNING: [Synth 8-3848] Net M_AXI_WID in module/entity axi_protocol_converter_v2_1_axi3_conv does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:171]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (147#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (148#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_4' (149#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/synth/design_1_auto_pc_4.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (150#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (151#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (151#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (151#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (151#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (151#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (152#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (153#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo' (154#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' (155#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' (156#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (156#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (156#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (156#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (156#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (156#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (156#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' (157#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top' (158#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (159#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (160#1) [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:4252]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (161#1) [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:864]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
INFO: [Synth 8-3491] module 'axi_timer' declared at 'd:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:163' bound to instance 'U0' of component 'axi_timer' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_timer__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:222]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:187]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:188]
INFO: [Synth 8-638] synthesizing module 'tc_core' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/tc_core.vhd:191]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:166]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (162#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (163#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'count_module' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:147]
INFO: [Synth 8-638] synthesizing module 'counter_f' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/counter_f.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (164#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/counter_f.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (165#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:147]
INFO: [Synth 8-638] synthesizing module 'timer_control' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (166#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (167#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/tc_core.vhd:191]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (168#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (168#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (168#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (168#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (168#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (168#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (168#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (168#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (169#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-4512] found unpartitioned construct node [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (170#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (171#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_timer__parameterized0' (172#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (173#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' requires 26 connections, but only 22 given [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:552]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (174#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (175#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (176#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (177#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:475]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (178#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 124 connections, but only 99 given [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:577]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:1034]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OBU1DD' [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:2446]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (178#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (178#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (178#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (178#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (178#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (178#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (178#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (179#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (180#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (181#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (182#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (183#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (184#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (184#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (185#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (186#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (187#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (187#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (187#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (188#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (188#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (188#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (188#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (188#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (188#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (188#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (188#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (189#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (189#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (190#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 60 connections, but only 58 given [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:2685]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OBU1DD' (191#1) [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:2446]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1FBREZ4' [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:2746]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (192#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_1' requires 60 connections, but only 58 given [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:2985]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1FBREZ4' (193#1) [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:2746]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_MVV5YQ' [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:3046]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_MVV5YQ' (194#1) [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:3046]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1GHG26R' [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:3304]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1GHG26R' (195#1) [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:3304]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_PJ7QT3' [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:3562]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (196#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_2' requires 60 connections, but only 57 given [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:3797]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_PJ7QT3' (197#1) [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:3562]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:3857]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_3' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized1' (197#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_3' (198#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_3' requires 79 connections, but only 77 given [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:4172]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (199#1) [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:3857]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (200#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (201#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (201#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (201#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (201#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (201#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (202#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_arbiter_resp' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_arbiter_resp' (203#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'MUXF7' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16753]
INFO: [Synth 8-256] done synthesizing module 'MUXF7' (204#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16753]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (205#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (206#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (207#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (208#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (209#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (209#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (209#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (210#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (210#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (211#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (212#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (213#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' (213#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (213#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' (213#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (213#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' (213#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' (213#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' (213#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' (213#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (213#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (213#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (213#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (214#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (215#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (216#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (217#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (218#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (219#1) [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:1034]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_100M_0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (220#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (220#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (221#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (222#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (223#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (224#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_100M_0' (225#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'design_1_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:850]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_1' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_1/synth/design_1_xlconcat_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (226#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_1' (227#1) [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_1/synth/design_1_xlconcat_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1' (228#1) [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (229#1) [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:26 ; elapsed = 00:05:35 . Memory (MB): peak = 640.121 ; gain = 476.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[67] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[59] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[41] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE:tdest_in[6] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE:tdest_in[5] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE:tdest_in[4] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE:tdest_in[3] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE:tdest_in[2] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE:tdest_in[1] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE:tdest_in[0] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE:same_tdest_in to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE:bd_eq to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin I_MM2S_DMA_MNGR:m_axis_ftch1_desc_available to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1548]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[13] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[12] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[11] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[10] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[9] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[8] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[7] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[6] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[5] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[4] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[3] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[2] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[1] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Synth 8-3295] tying undriven pin I_S2MM_DMA_MNGR:s2mm_desc_info_in[0] to constant 0 [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:1705]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:27 ; elapsed = 00:05:36 . Memory (MB): peak = 640.121 ; gain = 476.516
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1672 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from D:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/CCLabel_0/inst/grp_CCLabel_calCentroid_fu_182/CCLabel_fdiv_32ns_32ns_32_16_U19/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43763]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/CCLabel_0/inst/grp_CCLabel_calCentroid_fu_182/CCLabel_fdiv_32ns_32ns_32_16_U19/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_B' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43778]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/CCLabel_0/inst/grp_CCLabel_calCentroid_fu_182/CCLabel_fdiv_32ns_32ns_32_16_U20/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43763]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/CCLabel_0/inst/grp_CCLabel_calCentroid_fu_182/CCLabel_fdiv_32ns_32ns_32_16_U20/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_B' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43778]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 127 instances were transformed.
  FDE => FDRE: 48 instances
  FDR => FDRE: 44 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances
  MUXCY_L => MUXCY: 8 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 901.477 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:46 ; elapsed = 00:05:55 . Memory (MB): peak = 901.477 ; gain = 737.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:46 ; elapsed = 00:05:55 . Memory (MB): peak = 901.477 ; gain = 737.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for design_1_i/CCLabel_0. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for design_1_i/CCLabel_0_bram. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/xbar. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for design_1_i/CCLabel_0_bram_0. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 32).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_1. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 41).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 47).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 50).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_pc. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 53).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 56).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 59).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 62).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 65).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0/U0. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 95).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  D:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.runs/synth_1/dont_touch.xdc, line 113).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:48 ; elapsed = 00:05:57 . Memory (MB): peak = 901.477 ; gain = 737.871
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_binarySearch.v:161]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_sdiv_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:57]
INFO: [Synth 8-4471] merging register 'x_addr_1_reg_766_reg[5:0]' into 'totalIntensity_addr_1_reg_761_reg[5:0]' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_firstPass.v:741]
INFO: [Synth 8-4471] merging register 'y_addr_1_reg_771_reg[5:0]' into 'totalIntensity_addr_1_reg_761_reg[5:0]' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_firstPass.v:742]
WARNING: [Synth 8-3936] Found unconnected internal register 'max_reg_734_reg' and it is trimmed from '32' to '6' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_firstPass.v:631]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_619_reg' and it is trimmed from '31' to '10' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_firstPass.v:702]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "tmp_13_fu_449_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_14_fu_455_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_20_fu_487_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_10_fu_413_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_11_fu_418_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_8_fu_393_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_9_fu_398_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "ram" won't be mapped to RAM because it is too sparse.
ROM "ram" won't be mapped to RAM because it is too sparse.
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18) 
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'x_addr_2_reg_1083_reg[5:0]' into 'totalIntensity_addr_2_reg_1072_reg[5:0]' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid.v:1135]
INFO: [Synth 8-4471] merging register 'y_addr_2_reg_1094_reg[5:0]' into 'totalIntensity_addr_2_reg_1072_reg[5:0]' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid.v:1136]
INFO: [Synth 8-4471] merging register 'tmp_38_reg_1109_reg[63:31]' into 'tmp_s_reg_1023_reg[63:31]' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid.v:1810]
INFO: [Synth 8-4471] merging register 'x_assign_2_reg_1222_reg[63:0]' into 't_V_4_reg_1227_reg[63:0]' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid.v:957]
INFO: [Synth 8-4471] merging register 'x_assign_reg_1186_reg[63:0]' into 't_V_1_reg_1191_reg[63:0]' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid.v:958]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_1023_reg' and it is trimmed from '31' to '6' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid.v:1096]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_38_reg_1109_reg' and it is trimmed from '31' to '6' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_calCentroid.v:1031]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse.
ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse.
ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:271]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:1042]
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:181]
ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_tlast_enables" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "s_case_i_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "lvar_last_strb_hole_position" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3969] The signal q0_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal q1_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34795]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:130]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:167]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:265]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:291]
WARNING: [Synth 8-3848] Net tdest_out_int in module/entity axi_dma__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:907]
WARNING: [Synth 8-3848] Net same_tdest in module/entity axi_dma__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:908]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:933]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
WARNING: [Synth 8-3848] Net M_AXI_WID in module/entity axi_protocol_converter_v2_1_axi3_conv does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:171]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:57 ; elapsed = 00:06:06 . Memory (MB): peak = 901.477 ; gain = 737.871
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXP_INC_DELAY' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_IN_DEL ' (floating_point_v7_0_delay__parameterized26) to 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (floating_point_v7_0_delay__parameterized26) to 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_OFF_RND_DEL '
INFO: [Synth 8-223] decloning instance 'CCLabel_sitofp_32ns_32_6:/CCLabel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_sitofp_32ns_32_6:/CCLabel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'CCLabel_sitofp_32ns_32_6:/CCLabel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_sitofp_32ns_32_6:/CCLabel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CCLabel_sitofp_32ns_32_6:/CCLabel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_sitofp_32ns_32_6:/CCLabel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'CCLabel_sitofp_32ns_32_6:/CCLabel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_sitofp_32ns_32_6:/CCLabel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CCLabel_sitofp_32ns_32_6:/CCLabel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_sitofp_32ns_32_6:/CCLabel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CCLabel_sitofp_32ns_32_6:/CCLabel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_sitofp_32ns_32_6:/CCLabel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'CCLabel_sitofp_32ns_32_6:/CCLabel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXP_INC_DELAY' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_sitofp_32ns_32_6:/CCLabel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'CCLabel_sitofp_32ns_32_6:/CCLabel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_IN_DEL ' (floating_point_v7_0_delay__parameterized26) to 'CCLabel_sitofp_32ns_32_6:/CCLabel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'CCLabel_sitofp_32ns_32_6:/CCLabel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (floating_point_v7_0_delay__parameterized26) to 'CCLabel_sitofp_32ns_32_6:/CCLabel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_OFF_RND_DEL '
INFO: [Synth 8-223] decloning instance 'CCLabel_fpext_32ns_64_1:/CCLabel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_fpext_32ns_64_1:/CCLabel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'CCLabel_fpext_32ns_64_1:/CCLabel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_fpext_32ns_64_1:/CCLabel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CCLabel_fpext_32ns_64_1:/CCLabel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_fpext_32ns_64_1:/CCLabel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |CCLabel_firstPass |           1|     24388|
|2     |CCLabel__GB1      |           1|       783|
|3     |CCLabel__GB2      |           1|     19509|
|4     |design_1__GC0     |           1|     25109|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:05:58 ; elapsed = 00:06:07 . Memory (MB): peak = 901.477 ; gain = 737.871
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/divisor0_reg[31:0]' into 'CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/divisor0_reg[31:0]' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_srem_32ns_32s_32_36.v:115]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U3/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U3/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U3/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U3/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg' and it is trimmed from '48' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U3/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U3/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U3/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '17' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U3/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U3/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg' and it is trimmed from '18' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U4/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U4/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U4/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U4/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg' and it is trimmed from '48' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U4/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U4/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U4/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '17' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U4/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U4/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg' and it is trimmed from '18' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U7/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U7/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U7/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U7/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg' and it is trimmed from '48' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U7/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U7/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U7/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '17' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U7/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U7/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg' and it is trimmed from '18' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U8/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '15' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U8/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U8/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_32s_32_6_U8/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '17' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_mul_32s_32s_32_6.v:33]
ROM "tmp_10_fu_413_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_11_fu_418_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_14_fu_455_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_8_fu_393_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_9_fu_398_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_13_fu_449_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_20_fu_487_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'CCLabel_fdiv_32ns_32ns_32_16_U20/din1_buf1_reg[31:0]' into 'CCLabel_fdiv_32ns_32ns_32_16_U19/din1_buf1_reg[31:0]' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/7c82153a/hdl/verilog/CCLabel_fdiv_32ns_32ns_32_16.v:54]
INFO: [Synth 8-3969] The signal mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse.
ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/set_last_bram_addr" won't be mapped to RAM because it is too sparse.
ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse.
ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/set_last_bram_addr" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:950]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:691]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:199]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_stop_request_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse.
ROM "I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:06:05 ; elapsed = 00:06:15 . Memory (MB): peak = 901.477 ; gain = 737.871
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:06:05 ; elapsed = 00:06:15 . Memory (MB): peak = 901.477 ; gain = 737.871

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |CCLabel_firstPass |           1|     28091|
|2     |CCLabel__GB1      |           1|       821|
|3     |CCLabel__GB2      |           1|     20068|
|4     |design_1__GC0     |           1|     26620|
+------+------------------+------------+----------+
 Sort Area is CCLabel_firstPass CCLabel_mul_32s_32s_32_6_U8/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg_5 : 0 0 : 2785 7384 : Used 1 time 0
 Sort Area is CCLabel_firstPass CCLabel_mul_32s_32s_32_6_U8/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg_5 : 0 1 : 2278 7384 : Used 1 time 0
 Sort Area is CCLabel_firstPass CCLabel_mul_32s_32s_32_6_U8/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg_5 : 0 2 : 2321 7384 : Used 1 time 0
 Sort Area is CCLabel_firstPass CCLabel_mul_32s_32s_32_6_U3/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg_0 : 0 0 : 2785 6449 : Used 1 time 0
 Sort Area is CCLabel_firstPass CCLabel_mul_32s_32s_32_6_U3/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg_0 : 0 1 : 1817 6449 : Used 1 time 0
 Sort Area is CCLabel_firstPass CCLabel_mul_32s_32s_32_6_U3/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg_0 : 0 2 : 1847 6449 : Used 1 time 0
 Sort Area is CCLabel__GB2 CCLabel_mul_32s_32s_32_6_U34/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg_9 : 0 0 : 2785 6449 : Used 1 time 0
 Sort Area is CCLabel__GB2 CCLabel_mul_32s_32s_32_6_U34/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg_9 : 0 1 : 1817 6449 : Used 1 time 0
 Sort Area is CCLabel__GB2 CCLabel_mul_32s_32s_32_6_U34/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg_9 : 0 2 : 1847 6449 : Used 1 time 0
 Sort Area is CCLabel_firstPass CCLabel_mul_32s_32s_32_6_U4/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg_4 : 0 0 : 2785 6449 : Used 1 time 0
 Sort Area is CCLabel_firstPass CCLabel_mul_32s_32s_32_6_U4/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg_4 : 0 1 : 1817 6449 : Used 1 time 0
 Sort Area is CCLabel_firstPass CCLabel_mul_32s_32s_32_6_U4/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg_4 : 0 2 : 1847 6449 : Used 1 time 0
 Sort Area is CCLabel_firstPass CCLabel_mul_32s_32s_32_6_U7/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg_8 : 0 0 : 2785 6449 : Used 1 time 0
 Sort Area is CCLabel_firstPass CCLabel_mul_32s_32s_32_6_U7/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg_8 : 0 1 : 1817 6449 : Used 1 time 0
 Sort Area is CCLabel_firstPass CCLabel_mul_32s_32s_32_6_U7/CCLabel_mul_32s_32s_32_6_MulnS_0_U/buff0_reg_8 : 0 2 : 1847 6449 : Used 1 time 0
INFO: [Synth 8-3971] The signal lbImage_U/CCLabel_firstPass_lbImage_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3969] The signal set_U/CCLabel_set_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
Optimized 1 bits of RAM "mark_U/CCLabel_mark_ram_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 31 bits
INFO: [Synth 8-3969] The signal y_r_U/CCLabel_totalIntensity_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal x_r_U/CCLabel_totalIntensity_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\sign_tmp_reg[0][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[0].sign_tmp_reg[1][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[1].sign_tmp_reg[2][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[2].sign_tmp_reg[3][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[3].sign_tmp_reg[4][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[4].sign_tmp_reg[5][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[5].sign_tmp_reg[6][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[6].sign_tmp_reg[7][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[7].sign_tmp_reg[8][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[8].sign_tmp_reg[9][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[9].sign_tmp_reg[10][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[10].sign_tmp_reg[11][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[11].sign_tmp_reg[12][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[12].sign_tmp_reg[13][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[13].sign_tmp_reg[14][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[14].sign_tmp_reg[15][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[15].sign_tmp_reg[16][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[16].sign_tmp_reg[17][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[17].sign_tmp_reg[18][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[18].sign_tmp_reg[19][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[19].sign_tmp_reg[20][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[20].sign_tmp_reg[21][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[21].sign_tmp_reg[22][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[22].sign_tmp_reg[23][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[23].sign_tmp_reg[24][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[24].sign_tmp_reg[25][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[25].sign_tmp_reg[26][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[26].sign_tmp_reg[27][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[27].sign_tmp_reg[28][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[28].sign_tmp_reg[29][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[29].sign_tmp_reg[30][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[30].sign_tmp_reg[31][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].sign_tmp_reg[32][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\remd_tmp_reg[0][31] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][31] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][30] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][29] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][28] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][27] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][26] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][25] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][24] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][23] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][22] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][21] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][20] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][19] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][18] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][17] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][16] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][15] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][14] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][13] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][12] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][11] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][10] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][9] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][8] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][7] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][6] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][5] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][4] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][3] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][2] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][1] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].remd_tmp_reg[32][0] ) is unused and will be removed from module CCLabel_sdiv_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\sign_tmp_reg[0][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[0].sign_tmp_reg[1][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[1].sign_tmp_reg[2][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[2].sign_tmp_reg[3][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[3].sign_tmp_reg[4][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[4].sign_tmp_reg[5][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[5].sign_tmp_reg[6][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[6].sign_tmp_reg[7][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[7].sign_tmp_reg[8][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[8].sign_tmp_reg[9][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[9].sign_tmp_reg[10][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[10].sign_tmp_reg[11][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[11].sign_tmp_reg[12][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[12].sign_tmp_reg[13][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[13].sign_tmp_reg[14][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[14].sign_tmp_reg[15][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[15].sign_tmp_reg[16][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[16].sign_tmp_reg[17][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[17].sign_tmp_reg[18][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[18].sign_tmp_reg[19][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[19].sign_tmp_reg[20][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[20].sign_tmp_reg[21][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[21].sign_tmp_reg[22][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[22].sign_tmp_reg[23][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[23].sign_tmp_reg[24][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[24].sign_tmp_reg[25][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[25].sign_tmp_reg[26][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[26].sign_tmp_reg[27][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[27].sign_tmp_reg[28][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[28].sign_tmp_reg[29][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[29].sign_tmp_reg[30][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[30].sign_tmp_reg[31][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\loop[31].sign_tmp_reg[32][1] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
WARNING: [Synth 8-3332] Sequential element (\remd_tmp_reg[0][31] ) is unused and will be removed from module CCLabel_srem_32ns_32s_32_36_div_u.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_sdiv_32ns_32s_32_36_U5/CCLabel_sdiv_32ns_32s_32_36_div_U/CCLabel_sdiv_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/\inst/grp_CCLabel_firstPass_fu_160 /\CCLabel_srem_32ns_32s_32_36_U6/CCLabel_srem_32ns_32s_32_36_div_U/CCLabel_srem_32ns_32s_32_36_div_u_0 /\remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/CCLabel_0/insti_3_1/grp_CCLabel_calCentroid_fu_182/\temp_3_cast_reg_1013_reg[31] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:06:28 ; elapsed = 00:06:41 . Memory (MB): peak = 901.477 ; gain = 737.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:06:28 ; elapsed = 00:06:41 . Memory (MB): peak = 901.477 ; gain = 737.871
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:06:28 ; elapsed = 00:06:41 . Memory (MB): peak = 901.477 ; gain = 737.871

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |CCLabel_firstPass |           1|     20752|
|2     |CCLabel__GB1      |           1|       650|
|3     |CCLabel__GB2      |           1|     16344|
|4     |design_1__GC0     |           1|     20928|
+------+------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:06:28 ; elapsed = 00:06:41 . Memory (MB): peak = 901.477 ; gain = 737.871
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:44 ; elapsed = 00:06:57 . Memory (MB): peak = 1065.055 ; gain = 901.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:50 ; elapsed = 00:07:03 . Memory (MB): peak = 1092.844 ; gain = 929.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |CCLabel_firstPass |           1|     20752|
|2     |CCLabel__GB1      |           1|       650|
|3     |CCLabel__GB2      |           1|     16344|
|4     |design_1__GC0     |           1|     20928|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \inst/grp_CCLabel_firstPass_fu_160/lbImage_U/CCLabel_firstPass_lbImage_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_CCLabel_firstPass_fu_160/lbImage_U/CCLabel_firstPass_lbImage_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/Image_r_U/CCLabel_mark_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/set_U/CCLabel_set_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/set_U/CCLabel_set_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/mark_U/CCLabel_mark_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_CCLabel_calCentroid_fu_182/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_CCLabel_calCentroid_fu_182/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_CCLabel_calCentroid_fu_182/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_CCLabel_calCentroid_fu_182/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_CCLabel_calCentroid_fu_182/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_CCLabel_calCentroid_fu_182/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/y_r_U/CCLabel_totalIntensity_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/y_r_U/CCLabel_totalIntensity_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/x_r_U/CCLabel_totalIntensity_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/x_r_U/CCLabel_totalIntensity_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:13 ; elapsed = 00:07:29 . Memory (MB): peak = 1136.879 ; gain = 973.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:795]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:795]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:468]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:468]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/zedboard_projects/CCLabelling_bigDataSet/CCLabelling_bigDataSet.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/0a9a1aa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:468]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:16 ; elapsed = 00:07:32 . Memory (MB): peak = 1136.879 ; gain = 973.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:16 ; elapsed = 00:07:32 . Memory (MB): peak = 1136.879 ; gain = 973.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:20 ; elapsed = 00:07:37 . Memory (MB): peak = 1136.879 ; gain = 973.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |   972|
|4     |DSP48E1    |     5|
|5     |DSP48E1_1  |     5|
|6     |DSP48E1_2  |     5|
|7     |GND        |     1|
|8     |LUT1       |   896|
|9     |LUT2       |  3466|
|10    |LUT3       |  5361|
|11    |LUT4       |  1217|
|12    |LUT5       |  1381|
|13    |LUT6       |  2354|
|14    |MUXCY      |  1619|
|15    |MUXCY_L    |   301|
|16    |MUXF7      |    66|
|17    |PS7        |     1|
|18    |RAM16X1S   |     1|
|19    |RAM32X1D   |     1|
|20    |RAM32X1S   |     1|
|21    |RAMB18E1   |     1|
|22    |RAMB18E1_1 |     2|
|23    |RAMB18E1_2 |     2|
|24    |RAMB36E1   |     4|
|25    |RAMB36E1_1 |     2|
|26    |RAMB36E1_2 |     4|
|27    |RAMB36E1_3 |     1|
|28    |SRL16      |     1|
|29    |SRL16E     |   305|
|30    |SRLC32E    |   223|
|31    |XORCY      |  1847|
|32    |FDCE       |    22|
|33    |FDE        |    48|
|34    |FDPE       |    11|
|35    |FDR        |    30|
|36    |FDRE       | 13697|
|37    |FDSE       |   224|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:21 ; elapsed = 00:07:37 . Memory (MB): peak = 1136.879 ; gain = 973.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1193 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:07:16 . Memory (MB): peak = 1136.879 ; gain = 633.359
Synthesis Optimization Complete : Time (s): cpu = 00:07:21 ; elapsed = 00:07:37 . Memory (MB): peak = 1136.879 ; gain = 973.273
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/Image_r_U/CCLabel_mark_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/grp_CCLabel_calCentroid_fu_182/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_0' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/grp_CCLabel_calCentroid_fu_182/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_1' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/grp_CCLabel_calCentroid_fu_182/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_0' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/grp_CCLabel_calCentroid_fu_182/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_1' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/grp_CCLabel_firstPass_fu_160/lbImage_U/CCLabel_firstPass_lbImage_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/mark_U/CCLabel_mark_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/set_U/CCLabel_set_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/x_r_U/CCLabel_totalIntensity_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/y_r_U/CCLabel_totalIntensity_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 3233 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 643 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 556 instances
  FDE => FDRE: 48 instances
  FDR => FDRE: 30 instances
  RAM16X1S => RAM32X1S (RAMS32): 1 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32X1S => RAM32X1S (RAMS32): 1 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
1457 Infos, 510 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:26 ; elapsed = 00:07:41 . Memory (MB): peak = 1136.879 ; gain = 894.715
# write_checkpoint -noxdef design_1_wrapper.dcp
# catch { report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.441 . Memory (MB): peak = 1136.879 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 17:47:35 2017...
