INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Mon May 12 15:49:40 UTC 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command       create_platform done; 2.26 sec.
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.35 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.42 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.35 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.48 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.35 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.56 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.6 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.35 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.42 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.49 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.24 seconds; current allocated memory: 1.199 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.75 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.75 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=compute_near -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=compute_near -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.65 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.65 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=compute_near 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=compute_near -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.2 sec.
INFO: [HLS 214-115] Multiple burst reads of length 2097152 and bit width 32 in loop 'L1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:31:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:31:5)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 in loop 'L3'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:43:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:43:5)
INFO: [HLS 214-115] Multiple burst writes of length 1048576 and bit width 32 in loop 'L4'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:52:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:52:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.41 seconds. CPU system time: 0.44 seconds. Elapsed time: 2.98 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top compute_near -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.200 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:32) in function 'compute_near' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:39) in function 'compute_near' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:52) in function 'compute_near' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_41_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:39) in function 'compute_near' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:39) in function 'compute_near' completely with a factor of 2.
WARNING: [HLS 200-805] An internal stream 'searchStream' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:27) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'resultStream' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:28) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.221 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:31:14) in function 'compute_near'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:38:14) in function 'compute_near'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.240 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.14 sec.
Command       elaborate done; 6.37 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'compute_near' ...
Execute         ap_set_top_model compute_near 
Execute         get_model_list compute_near -filter all-wo-channel -topdown 
Execute         preproc_iomode -model compute_near 
Execute         preproc_iomode -model compute_near_Pipeline_L4 
Execute         preproc_iomode -model compute_near_Pipeline_L2_VITIS_LOOP_41_2 
Execute         preproc_iomode -model compute_near_Pipeline_L1_VITIS_LOOP_32_1 
Execute         get_model_list compute_near -filter all-wo-channel 
INFO-FLOW: Model list for configure: compute_near_Pipeline_L1_VITIS_LOOP_32_1 compute_near_Pipeline_L2_VITIS_LOOP_41_2 compute_near_Pipeline_L4 compute_near
INFO-FLOW: Configuring Module : compute_near_Pipeline_L1_VITIS_LOOP_32_1 ...
Execute         set_default_model compute_near_Pipeline_L1_VITIS_LOOP_32_1 
Execute         apply_spec_resource_limit compute_near_Pipeline_L1_VITIS_LOOP_32_1 
INFO-FLOW: Configuring Module : compute_near_Pipeline_L2_VITIS_LOOP_41_2 ...
Execute         set_default_model compute_near_Pipeline_L2_VITIS_LOOP_41_2 
Execute         apply_spec_resource_limit compute_near_Pipeline_L2_VITIS_LOOP_41_2 
INFO-FLOW: Configuring Module : compute_near_Pipeline_L4 ...
Execute         set_default_model compute_near_Pipeline_L4 
Execute         apply_spec_resource_limit compute_near_Pipeline_L4 
INFO-FLOW: Configuring Module : compute_near ...
Execute         set_default_model compute_near 
Execute         apply_spec_resource_limit compute_near 
INFO-FLOW: Model list for preprocess: compute_near_Pipeline_L1_VITIS_LOOP_32_1 compute_near_Pipeline_L2_VITIS_LOOP_41_2 compute_near_Pipeline_L4 compute_near
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_L1_VITIS_LOOP_32_1 ...
Execute         set_default_model compute_near_Pipeline_L1_VITIS_LOOP_32_1 
Execute         cdfg_preprocess -model compute_near_Pipeline_L1_VITIS_LOOP_32_1 
Execute         rtl_gen_preprocess compute_near_Pipeline_L1_VITIS_LOOP_32_1 
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_L2_VITIS_LOOP_41_2 ...
Execute         set_default_model compute_near_Pipeline_L2_VITIS_LOOP_41_2 
Execute         cdfg_preprocess -model compute_near_Pipeline_L2_VITIS_LOOP_41_2 
Execute         rtl_gen_preprocess compute_near_Pipeline_L2_VITIS_LOOP_41_2 
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_L4 ...
Execute         set_default_model compute_near_Pipeline_L4 
Execute         cdfg_preprocess -model compute_near_Pipeline_L4 
Execute         rtl_gen_preprocess compute_near_Pipeline_L4 
INFO-FLOW: Preprocessing Module: compute_near ...
Execute         set_default_model compute_near 
Execute         cdfg_preprocess -model compute_near 
Execute         rtl_gen_preprocess compute_near 
INFO-FLOW: Model list for synthesis: compute_near_Pipeline_L1_VITIS_LOOP_32_1 compute_near_Pipeline_L2_VITIS_LOOP_41_2 compute_near_Pipeline_L4 compute_near
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_L1_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_L1_VITIS_LOOP_32_1 
Execute         schedule -model compute_near_Pipeline_L1_VITIS_LOOP_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1_VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L1_VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.240 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L1_VITIS_LOOP_32_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L1_VITIS_LOOP_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_L1_VITIS_LOOP_32_1.
Execute         set_default_model compute_near_Pipeline_L1_VITIS_LOOP_32_1 
Execute         bind -model compute_near_Pipeline_L1_VITIS_LOOP_32_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.241 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L1_VITIS_LOOP_32_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L1_VITIS_LOOP_32_1.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_L1_VITIS_LOOP_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_L2_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_L2_VITIS_LOOP_41_2 
Execute         schedule -model compute_near_Pipeline_L2_VITIS_LOOP_41_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2_VITIS_LOOP_41_2'.
WARNING: [HLS 200-880] The II Violation in module 'compute_near_Pipeline_L2_VITIS_LOOP_41_2' (loop 'L2_VITIS_LOOP_41_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('searchStream_read_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44) on port 'searchStream' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44) and fifo read operation ('searchStream_read', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44) on port 'searchStream' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 29, loop 'L2_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.241 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L2_VITIS_LOOP_41_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L2_VITIS_LOOP_41_2.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_L2_VITIS_LOOP_41_2.
Execute         set_default_model compute_near_Pipeline_L2_VITIS_LOOP_41_2 
Execute         bind -model compute_near_Pipeline_L2_VITIS_LOOP_41_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.241 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L2_VITIS_LOOP_41_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L2_VITIS_LOOP_41_2.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_L2_VITIS_LOOP_41_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_L4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_L4 
Execute         schedule -model compute_near_Pipeline_L4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.241 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_L4.
Execute         set_default_model compute_near_Pipeline_L4 
Execute         bind -model compute_near_Pipeline_L4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.241 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L4.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_L4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near 
Execute         schedule -model compute_near 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.241 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near.
Execute         set_default_model compute_near 
Execute         bind -model compute_near 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.241 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.bind.adb -f 
INFO-FLOW: Finish binding compute_near.
Execute         get_model_list compute_near -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess compute_near_Pipeline_L1_VITIS_LOOP_32_1 
Execute         rtl_gen_preprocess compute_near_Pipeline_L2_VITIS_LOOP_41_2 
Execute         rtl_gen_preprocess compute_near_Pipeline_L4 
Execute         rtl_gen_preprocess compute_near 
INFO-FLOW: Model list for RTL generation: compute_near_Pipeline_L1_VITIS_LOOP_32_1 compute_near_Pipeline_L2_VITIS_LOOP_41_2 compute_near_Pipeline_L4 compute_near
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_L1_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_L1_VITIS_LOOP_32_1 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L1_VITIS_LOOP_32_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_L1_VITIS_LOOP_32_1' pipeline 'L1_VITIS_LOOP_32_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1_VITIS_LOOP_32_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1_VITIS_LOOP_32_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1_VITIS_LOOP_32_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1_VITIS_LOOP_32_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1_VITIS_LOOP_32_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1_VITIS_LOOP_32_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1_VITIS_LOOP_32_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1_VITIS_LOOP_32_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1_VITIS_LOOP_32_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1_VITIS_LOOP_32_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1_VITIS_LOOP_32_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L1_VITIS_LOOP_32_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_L1_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.241 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_L1_VITIS_LOOP_32_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_L1_VITIS_LOOP_32_1 
Execute         gen_rtl compute_near_Pipeline_L1_VITIS_LOOP_32_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_L1_VITIS_LOOP_32_1 
Execute         syn_report -csynth -model compute_near_Pipeline_L1_VITIS_LOOP_32_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_L1_VITIS_LOOP_32_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_L1_VITIS_LOOP_32_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_L1_VITIS_LOOP_32_1_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_L1_VITIS_LOOP_32_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L1_VITIS_LOOP_32_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_L1_VITIS_LOOP_32_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L1_VITIS_LOOP_32_1.adb 
Execute         db_write -model compute_near_Pipeline_L1_VITIS_LOOP_32_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_L1_VITIS_LOOP_32_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L1_VITIS_LOOP_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_L2_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_L2_VITIS_LOOP_41_2 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L2_VITIS_LOOP_41_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_L2_VITIS_LOOP_41_2' pipeline 'L2_VITIS_LOOP_41_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_L2_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.243 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_L2_VITIS_LOOP_41_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_L2_VITIS_LOOP_41_2 
Execute         gen_rtl compute_near_Pipeline_L2_VITIS_LOOP_41_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_L2_VITIS_LOOP_41_2 
Execute         syn_report -csynth -model compute_near_Pipeline_L2_VITIS_LOOP_41_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_L2_VITIS_LOOP_41_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_L2_VITIS_LOOP_41_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_L2_VITIS_LOOP_41_2_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_L2_VITIS_LOOP_41_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L2_VITIS_LOOP_41_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_L2_VITIS_LOOP_41_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L2_VITIS_LOOP_41_2.adb 
Execute         db_write -model compute_near_Pipeline_L2_VITIS_LOOP_41_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_L2_VITIS_LOOP_41_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L2_VITIS_LOOP_41_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_L4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_L4 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_L4' pipeline 'L4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_L4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_L4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.243 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_L4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_L4 
Execute         gen_rtl compute_near_Pipeline_L4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_L4 
Execute         syn_report -csynth -model compute_near_Pipeline_L4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_L4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_L4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_L4_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_L4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_L4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L4.adb 
Execute         db_write -model compute_near_Pipeline_L4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_L4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near -top_prefix  -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/inputQuery' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/searchSpace' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/distance' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_near' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inputQuery', 'searchSpace', 'distance' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near'.
INFO: [RTMG 210-285] Implementing FIFO 'searchStream_U(compute_near_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'resultStream_U(compute_near_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.245 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near 
Execute         gen_rtl compute_near -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near 
Execute         syn_report -csynth -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_csynth.xml 
Execute         syn_report -verbosereport -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.adb 
Execute         db_write -model compute_near -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.constraint.tcl 
Execute         syn_report -designview -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.design.xml 
Execute         syn_report -csynthDesign -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.protoinst 
Execute         sc_get_clocks compute_near 
Execute         sc_get_portdomain compute_near 
INFO-FLOW: Model list for RTL component generation: compute_near_Pipeline_L1_VITIS_LOOP_32_1 compute_near_Pipeline_L2_VITIS_LOOP_41_2 compute_near_Pipeline_L4 compute_near
INFO-FLOW: Handling components in module [compute_near_Pipeline_L1_VITIS_LOOP_32_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L1_VITIS_LOOP_32_1.compgen.tcl 
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near_Pipeline_L2_VITIS_LOOP_41_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L2_VITIS_LOOP_41_2.compgen.tcl 
INFO-FLOW: Found component compute_near_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model compute_near_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component compute_near_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model compute_near_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component compute_near_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model compute_near_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near_Pipeline_L4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L4.compgen.tcl 
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
INFO-FLOW: Found component compute_near_fifo_w32_d2_S.
INFO-FLOW: Append model compute_near_fifo_w32_d2_S
INFO-FLOW: Found component compute_near_fifo_w32_d2_S.
INFO-FLOW: Append model compute_near_fifo_w32_d2_S
INFO-FLOW: Found component compute_near_gmem_m_axi.
INFO-FLOW: Append model compute_near_gmem_m_axi
INFO-FLOW: Found component compute_near_control_s_axi.
INFO-FLOW: Append model compute_near_control_s_axi
INFO-FLOW: Append model compute_near_Pipeline_L1_VITIS_LOOP_32_1
INFO-FLOW: Append model compute_near_Pipeline_L2_VITIS_LOOP_41_2
INFO-FLOW: Append model compute_near_Pipeline_L4
INFO-FLOW: Append model compute_near
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: compute_near_flow_control_loop_pipe_sequential_init compute_near_fsub_32ns_32ns_32_5_full_dsp_1 compute_near_fadd_32ns_32ns_32_5_full_dsp_1 compute_near_fmul_32ns_32ns_32_4_max_dsp_1 compute_near_flow_control_loop_pipe_sequential_init compute_near_flow_control_loop_pipe_sequential_init compute_near_fifo_w32_d2_S compute_near_fifo_w32_d2_S compute_near_gmem_m_axi compute_near_control_s_axi compute_near_Pipeline_L1_VITIS_LOOP_32_1 compute_near_Pipeline_L2_VITIS_LOOP_41_2 compute_near_Pipeline_L4 compute_near
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model compute_near_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model compute_near_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_fifo_w32_d2_S
INFO-FLOW: To file: write model compute_near_fifo_w32_d2_S
INFO-FLOW: To file: write model compute_near_gmem_m_axi
INFO-FLOW: To file: write model compute_near_control_s_axi
INFO-FLOW: To file: write model compute_near_Pipeline_L1_VITIS_LOOP_32_1
INFO-FLOW: To file: write model compute_near_Pipeline_L2_VITIS_LOOP_41_2
INFO-FLOW: To file: write model compute_near_Pipeline_L4
INFO-FLOW: To file: write model compute_near
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db' modelList='compute_near_flow_control_loop_pipe_sequential_init
compute_near_fsub_32ns_32ns_32_5_full_dsp_1
compute_near_fadd_32ns_32ns_32_5_full_dsp_1
compute_near_fmul_32ns_32ns_32_4_max_dsp_1
compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fifo_w32_d2_S
compute_near_fifo_w32_d2_S
compute_near_gmem_m_axi
compute_near_control_s_axi
compute_near_Pipeline_L1_VITIS_LOOP_32_1
compute_near_Pipeline_L2_VITIS_LOOP_41_2
compute_near_Pipeline_L4
compute_near
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L1_VITIS_LOOP_32_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L2_VITIS_LOOP_41_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.249 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='compute_near_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='compute_near_flow_control_loop_pipe_sequential_init
compute_near_fsub_32ns_32ns_32_5_full_dsp_1
compute_near_fadd_32ns_32ns_32_5_full_dsp_1
compute_near_fmul_32ns_32ns_32_4_max_dsp_1
compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fifo_w32_d2_S
compute_near_fifo_w32_d2_S
compute_near_gmem_m_axi
compute_near_control_s_axi
compute_near_Pipeline_L1_VITIS_LOOP_32_1
compute_near_Pipeline_L2_VITIS_LOOP_41_2
compute_near_Pipeline_L4
compute_near
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L1_VITIS_LOOP_32_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L2_VITIS_LOOP_41_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_L4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.constraint.tcl 
Execute         sc_get_clocks compute_near 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE compute_near LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE compute_near LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST compute_near MODULE2INSTS {compute_near compute_near compute_near_Pipeline_L1_VITIS_LOOP_32_1 grp_compute_near_Pipeline_L1_VITIS_LOOP_32_1_fu_125 compute_near_Pipeline_L2_VITIS_LOOP_41_2 grp_compute_near_Pipeline_L2_VITIS_LOOP_41_2_fu_133 compute_near_Pipeline_L4 grp_compute_near_Pipeline_L4_fu_142} INST2MODULE {compute_near compute_near grp_compute_near_Pipeline_L1_VITIS_LOOP_32_1_fu_125 compute_near_Pipeline_L1_VITIS_LOOP_32_1 grp_compute_near_Pipeline_L2_VITIS_LOOP_41_2_fu_133 compute_near_Pipeline_L2_VITIS_LOOP_41_2 grp_compute_near_Pipeline_L4_fu_142 compute_near_Pipeline_L4} INSTDATA {compute_near {DEPTH 1 CHILDREN {grp_compute_near_Pipeline_L1_VITIS_LOOP_32_1_fu_125 grp_compute_near_Pipeline_L2_VITIS_LOOP_41_2_fu_133 grp_compute_near_Pipeline_L4_fu_142}} grp_compute_near_Pipeline_L1_VITIS_LOOP_32_1_fu_125 {DEPTH 2 CHILDREN {}} grp_compute_near_Pipeline_L2_VITIS_LOOP_41_2_fu_133 {DEPTH 2 CHILDREN {}} grp_compute_near_Pipeline_L4_fu_142 {DEPTH 2 CHILDREN {}}} MODULEDATA {compute_near_Pipeline_L1_VITIS_LOOP_32_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_94_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:31 VARIABLE add_ln31 LOOP L1_VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_near_Pipeline_L2_VITIS_LOOP_41_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_138_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:38 VARIABLE add_ln38 LOOP L2_VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U4 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44 VARIABLE feature_delta LOOP L2_VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U6 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45 VARIABLE mul LOOP L2_VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45 VARIABLE sum_1 LOOP L2_VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U4 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44 VARIABLE feature_delta_1 LOOP L2_VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U6 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45 VARIABLE mul_1 LOOP L2_VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:45 VARIABLE sum_1_1 LOOP L2_VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 7 BRAM 0 URAM 0}} compute_near_Pipeline_L4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_96_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:52 VARIABLE add_ln52 LOOP L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_near {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME searchStream_fifo_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:27 VARIABLE searchStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME resultStream_fifo_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:28 VARIABLE resultStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 7 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.253 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_near.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_near.
Execute         syn_report -model compute_near -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command       autosyn done; 1.93 sec.
Command     csynth_design done; 8.35 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.34 seconds. CPU system time: 1.15 seconds. Elapsed time: 8.35 seconds; current allocated memory: 58.176 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Mon May 12 21:26:37 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.44 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.54 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.62 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.11 sec.
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:3:35)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:3:65)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:15:49)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:15:85)
ERROR: [HLS 207-3801] unknown type name 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:31:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:37:81)
ERROR: [HLS 207-1186] expected expression (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:37:91)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44:37)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44:70)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:69:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_inputQuery' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:69:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_inputQuery' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:70:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:70:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:71:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:71:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:72:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:72:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:73:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_distance' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:73:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_distance' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:74:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:74:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_inputQuery' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:78:2)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.34 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.35 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.12 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.35 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 13.14 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Mon May 12 21:35:02 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.29 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.38 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.45 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.12 sec.
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:3:36)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:3:66)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:15:50)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:15:86)
ERROR: [HLS 207-3801] unknown type name 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:31:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:37:81)
ERROR: [HLS 207-1186] expected expression (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:37:91)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44:38)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44:71)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:58:2)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:59:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:72:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:72:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:73:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:73:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:74:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:74:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:75:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:75:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:77:6)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_distance_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:77:22)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.33 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.33 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.09 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.33 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 12.97 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Mon May 12 21:45:33 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.42 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.51 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.58 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.14 sec.
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:3:35)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:3:65)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:15:49)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:15:85)
ERROR: [HLS 207-3801] unknown type name 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:31:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:37:81)
ERROR: [HLS 207-1186] expected expression (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:37:91)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44:37)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44:70)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:69:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_inputQuery' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:69:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_inputQuery' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:70:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:70:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:71:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:71:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:72:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:72:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:73:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_distance' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:73:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_distance' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:74:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:74:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_inputQuery' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:78:2)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.41 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.41 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.14 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.41 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 13.2 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Mon May 12 21:51:30 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.11 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.2 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.27 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.11 sec.
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:3:36)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:3:66)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:15:50)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:15:86)
ERROR: [HLS 207-3801] unknown type name 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:31:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:37:81)
ERROR: [HLS 207-1186] expected expression (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:37:91)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44:38)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44:71)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:58:2)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:59:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:72:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:72:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:73:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:73:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:74:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:74:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:75:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:75:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:77:6)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_distance_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:77:22)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.33 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.33 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.12 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.33 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 12.77 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Thu May 15 12:07:58 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.08 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.17 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.24 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.11 sec.
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:3:36)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:3:66)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:15:50)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:15:86)
ERROR: [HLS 207-3801] unknown type name 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:31:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:37:81)
ERROR: [HLS 207-1186] expected expression (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:37:91)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44:38)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44:71)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:58:2)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:59:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:72:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:72:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:73:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:73:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:74:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:74:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:75:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:75:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:77:6)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_distance_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:77:22)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.32 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.33 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.11 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.33 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 12.73 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Thu May 15 12:12:55 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.08 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.18 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.26 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:3:36)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:3:66)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:15:50)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:15:86)
ERROR: [HLS 207-3801] unknown type name 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:31:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:37:81)
ERROR: [HLS 207-1186] expected expression (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:37:91)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44:38)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44:71)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:58:2)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:59:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:72:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:72:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:73:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:73:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:74:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:74:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:75:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:75:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:77:6)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_distance_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:77:22)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.32 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.33 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.12 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.33 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 12.74 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Thu May 15 12:17:52 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.1 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.19 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.26 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 2.15 sec.
ERROR: [HLS 207-3430] redefinition of 'NUM_FEATURE' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:5:11)
INFO: [HLS 207-71] previous definition is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near.h:1:11)
ERROR: [HLS 207-3430] redefinition of 'NUM_PT_IN_SEARCHSPACE' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:6:11)
INFO: [HLS 207-71] previous definition is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near.h:2:11)
ERROR: [HLS 207-3430] redefinition of 'NUM_PT_IN_BUFFER' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:7:11)
INFO: [HLS 207-71] previous definition is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near.h:3:11)
ERROR: [HLS 207-3430] redefinition of 'NUM_TILES' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:8:11)
INFO: [HLS 207-71] previous definition is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near.h:4:11)
ERROR: [HLS 207-3430] redefinition of 'UNROLL_FACTOR' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:9:11)
INFO: [HLS 207-71] previous definition is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near.h:5:11)
ERROR: [HLS 207-3430] redefinition of 'DWIDTH' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:11:11)
INFO: [HLS 207-71] previous definition is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near.h:7:11)
ERROR: [HLS 207-3430] redefinition of 'WIDTH_FACTOR' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:13:11)
INFO: [HLS 207-71] previous definition is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near.h:9:11)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 2.4 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 2.4 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.12 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.4 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 14.81 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Thu May 15 12:22:31 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.09 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.18 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.24 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.11 sec.
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:8:36)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:8:66)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:20:50)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:20:86)
ERROR: [HLS 207-3801] unknown type name 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:36:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:42:81)
ERROR: [HLS 207-1186] expected expression (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:42:91)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:49:38)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:49:71)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:63:2)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:77:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:77:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:78:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:78:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:79:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:79:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:80:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:80:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:82:6)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_distance_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:82:22)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.32 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.33 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.15 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.33 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 12.73 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Thu May 15 12:26:26 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.14 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.3 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.12 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.43 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.207 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.78 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.78 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=compute_near -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=compute_near -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.64 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.64 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=compute_near 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=compute_near -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.19 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.33 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.88 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.208 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top compute_near -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.209 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'L1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:24) in function 'compute_near' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.222 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.220 GB.
INFO-FLOW: Finish building internal data model.
Command       elaborate done; 3.61 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'compute_near' ...
Execute         ap_set_top_model compute_near 
Execute         get_model_list compute_near -filter all-wo-channel -topdown 
Execute         preproc_iomode -model compute_near 
Execute         get_model_list compute_near -filter all-wo-channel 
INFO-FLOW: Model list for configure: compute_near
INFO-FLOW: Configuring Module : compute_near ...
Execute         set_default_model compute_near 
Execute         apply_spec_resource_limit compute_near 
INFO-FLOW: Model list for preprocess: compute_near
INFO-FLOW: Preprocessing Module: compute_near ...
Execute         set_default_model compute_near 
Execute         cdfg_preprocess -model compute_near 
Execute         rtl_gen_preprocess compute_near 
INFO-FLOW: Model list for synthesis: compute_near
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near 
Execute         schedule -model compute_near 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 29, loop 'L1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.220 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near.
Execute         set_default_model compute_near 
Execute         bind -model compute_near 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.220 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.bind.adb -f 
INFO-FLOW: Finish binding compute_near.
Execute         get_model_list compute_near -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess compute_near 
INFO-FLOW: Model list for RTL generation: compute_near
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near -top_prefix  -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/inputQuery' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/searchSpace' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/distance' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_near' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inputQuery', 'searchSpace', 'distance' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.222 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near 
Execute         gen_rtl compute_near -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near 
Execute         syn_report -csynth -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_csynth.xml 
Execute         syn_report -verbosereport -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.adb 
Execute         db_write -model compute_near -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.constraint.tcl 
Execute         syn_report -designview -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.design.xml 
Execute         syn_report -csynthDesign -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.protoinst 
Execute         sc_get_clocks compute_near 
Execute         sc_get_portdomain compute_near 
INFO-FLOW: Model list for RTL component generation: compute_near
INFO-FLOW: Handling components in module [compute_near] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
INFO-FLOW: Found component compute_near_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model compute_near_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component compute_near_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model compute_near_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component compute_near_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model compute_near_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component compute_near_gmem_m_axi.
INFO-FLOW: Append model compute_near_gmem_m_axi
INFO-FLOW: Found component compute_near_control_s_axi.
INFO-FLOW: Append model compute_near_control_s_axi
INFO-FLOW: Append model compute_near
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: compute_near_fsub_32ns_32ns_32_5_full_dsp_1 compute_near_fadd_32ns_32ns_32_5_full_dsp_1 compute_near_fmul_32ns_32ns_32_4_max_dsp_1 compute_near_gmem_m_axi compute_near_control_s_axi compute_near
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model compute_near_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model compute_near_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model compute_near_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model compute_near_gmem_m_axi
INFO-FLOW: To file: write model compute_near_control_s_axi
INFO-FLOW: To file: write model compute_near
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db' modelList='compute_near_fsub_32ns_32ns_32_5_full_dsp_1
compute_near_fadd_32ns_32ns_32_5_full_dsp_1
compute_near_fmul_32ns_32ns_32_4_max_dsp_1
compute_near_gmem_m_axi
compute_near_control_s_axi
compute_near
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.225 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='compute_near_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='compute_near_fsub_32ns_32ns_32_5_full_dsp_1
compute_near_fadd_32ns_32ns_32_5_full_dsp_1
compute_near_fmul_32ns_32ns_32_4_max_dsp_1
compute_near_gmem_m_axi
compute_near_control_s_axi
compute_near
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.constraint.tcl 
Execute         sc_get_clocks compute_near 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE compute_near LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE compute_near LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST compute_near MODULE2INSTS {compute_near compute_near} INST2MODULE {compute_near compute_near} INSTDATA {compute_near {DEPTH 1 CHILDREN {}}} MODULEDATA {compute_near {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_227_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:29 VARIABLE add_ln29 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U1 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:29 VARIABLE feature_delta LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:30 VARIABLE mul7 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:30 VARIABLE sum LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_278_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:32 VARIABLE add_ln32 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_252_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:26 VARIABLE add_ln26 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.229 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_near.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_near.
Execute         syn_report -model compute_near -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command       autosyn done; 1.21 sec.
Command     csynth_design done; 4.87 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.42 seconds. CPU system time: 1.02 seconds. Elapsed time: 4.87 seconds; current allocated memory: 22.512 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Thu May 15 12:30:26 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.24 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.33 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.39 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.12 sec.
ERROR: [HLS 207-3801] unknown type name 'L2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:1:1)
ERROR: [HLS 207-1228] expected unqualified-id (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:1:3)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.31 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.31 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.1 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.31 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 12.88 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Thu May 15 12:48:48 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.3 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.42 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.5 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.15 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.46 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.54 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.36 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.6 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.65 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.36 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.43 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.67 seconds. CPU system time: 0.76 seconds. Elapsed time: 3.49 seconds; current allocated memory: 1.208 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.1 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.1 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=compute_near -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=compute_near -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.78 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.79 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=compute_near 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=compute_near -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.26 sec.
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 in loop 'VITIS_LOOP_36_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:36:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:36:19)
INFO: [HLS 214-115] Multiple burst reads of length 2097152 and bit width 32 in loop 'VITIS_LOOP_41_2'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:41:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:41:22)
INFO: [HLS 214-115] Multiple burst writes of length 1048576 and bit width 32 in loop 'VITIS_LOOP_64_7'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.8 seconds. CPU system time: 0.65 seconds. Elapsed time: 3.56 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.208 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top compute_near -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.209 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:36) in function 'compute_near' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:47) in function 'compute_near' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:42) in function 'compute_near' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64) in function 'compute_near' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:42) in function 'compute_near' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:42) in function 'compute_near' completely with a factor of 2.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.223 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:46:35) in function 'compute_near'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_41_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:41:31) in function 'compute_near' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.250 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.19 sec.
Command       elaborate done; 7.26 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'compute_near' ...
Execute         ap_set_top_model compute_near 
Execute         get_model_list compute_near -filter all-wo-channel -topdown 
Execute         preproc_iomode -model compute_near 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         get_model_list compute_near -filter all-wo-channel 
INFO-FLOW: Model list for configure: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_36_1 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_36_1 
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_53_5 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_53_5 
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_64_7 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_64_7 
INFO-FLOW: Configuring Module : compute_near ...
Execute         set_default_model compute_near 
Execute         apply_spec_resource_limit compute_near 
INFO-FLOW: Model list for preprocess: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_36_1 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_36_1 
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_53_5 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_53_5 
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_64_7 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_64_7 
INFO-FLOW: Preprocessing Module: compute_near ...
Execute         set_default_model compute_near 
Execute         cdfg_preprocess -model compute_near 
Execute         rtl_gen_preprocess compute_near 
INFO-FLOW: Model list for synthesis: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_36_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.250 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_36_1.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_36_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_36_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_3_VITIS_LOOP_47_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_46_3_VITIS_LOOP_47_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_53_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_53_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_5'.
WARNING: [HLS 200-880] The II Violation in module 'compute_near_Pipeline_VITIS_LOOP_53_5' (loop 'VITIS_LOOP_53_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('searchStream_read_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) on port 'searchStream' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) and fifo read operation ('searchStream_read', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) on port 'searchStream' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_53_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_53_5.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_53_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_53_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_64_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_64_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_64_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_64_7.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_64_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_64_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near 
Execute         schedule -model compute_near 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near.
Execute         set_default_model compute_near 
Execute         bind -model compute_near 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.252 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.bind.adb -f 
INFO-FLOW: Finish binding compute_near.
Execute         get_model_list compute_near -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         rtl_gen_preprocess compute_near 
INFO-FLOW: Model list for RTL generation: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_36_1 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_36_1' pipeline 'VITIS_LOOP_36_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.252 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_36_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_36_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_36_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_36_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_36_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_36_1_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_36_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_36_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_36_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_36_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4' pipeline 'VITIS_LOOP_46_3_VITIS_LOOP_47_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.252 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_53_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_53_5 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_53_5' pipeline 'VITIS_LOOP_53_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_53_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.254 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_53_5 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_53_5 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_53_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_53_5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_53_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_53_5_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_53_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_53_5 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_53_5 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_53_5 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_64_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_64_7 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_64_7' pipeline 'VITIS_LOOP_64_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_64_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.254 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_64_7 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_64_7 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_64_7 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_64_7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_64_7 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_64_7_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_64_7 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_64_7 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_64_7 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_64_7 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near -top_prefix  -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/inputQuery' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/searchSpace' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/distance' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_near' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inputQuery', 'searchSpace', 'distance' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near'.
INFO: [RTMG 210-285] Implementing FIFO 'queryStream_U(compute_near_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'searchStream_U(compute_near_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'distStream_U(compute_near_fifo_w32_d512_A)' using Vivado Default RAMs.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.256 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near 
Execute         gen_rtl compute_near -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near 
Execute         syn_report -csynth -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_csynth.xml 
Execute         syn_report -verbosereport -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.adb 
Execute         db_write -model compute_near -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.constraint.tcl 
Execute         syn_report -designview -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.design.xml 
Execute         syn_report -csynthDesign -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.protoinst 
Execute         sc_get_clocks compute_near 
Execute         sc_get_portdomain compute_near 
INFO-FLOW: Model list for RTL component generation: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_36_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.compgen.tcl 
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.compgen.tcl 
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_53_5] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.compgen.tcl 
INFO-FLOW: Found component compute_near_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model compute_near_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component compute_near_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model compute_near_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component compute_near_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model compute_near_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_64_7] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.compgen.tcl 
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
INFO-FLOW: Found component compute_near_fifo_w32_d512_A.
INFO-FLOW: Append model compute_near_fifo_w32_d512_A
INFO-FLOW: Found component compute_near_fifo_w32_d512_A.
INFO-FLOW: Append model compute_near_fifo_w32_d512_A
INFO-FLOW: Found component compute_near_fifo_w32_d512_A.
INFO-FLOW: Append model compute_near_fifo_w32_d512_A
INFO-FLOW: Found component compute_near_gmem_m_axi.
INFO-FLOW: Append model compute_near_gmem_m_axi
INFO-FLOW: Found component compute_near_control_s_axi.
INFO-FLOW: Append model compute_near_control_s_axi
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_36_1
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_53_5
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_64_7
INFO-FLOW: Append model compute_near
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: compute_near_flow_control_loop_pipe_sequential_init compute_near_flow_control_loop_pipe_sequential_init compute_near_fsub_32ns_32ns_32_5_full_dsp_1 compute_near_fadd_32ns_32ns_32_5_full_dsp_1 compute_near_fmul_32ns_32ns_32_4_max_dsp_1 compute_near_flow_control_loop_pipe_sequential_init compute_near_flow_control_loop_pipe_sequential_init compute_near_fifo_w32_d512_A compute_near_fifo_w32_d512_A compute_near_fifo_w32_d512_A compute_near_gmem_m_axi compute_near_control_s_axi compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model compute_near_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model compute_near_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_fifo_w32_d512_A
INFO-FLOW: To file: write model compute_near_fifo_w32_d512_A
INFO-FLOW: To file: write model compute_near_fifo_w32_d512_A
INFO-FLOW: To file: write model compute_near_gmem_m_axi
INFO-FLOW: To file: write model compute_near_control_s_axi
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_36_1
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_53_5
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_64_7
INFO-FLOW: To file: write model compute_near
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db' modelList='compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fsub_32ns_32ns_32_5_full_dsp_1
compute_near_fadd_32ns_32ns_32_5_full_dsp_1
compute_near_fmul_32ns_32ns_32_4_max_dsp_1
compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fifo_w32_d512_A
compute_near_fifo_w32_d512_A
compute_near_fifo_w32_d512_A
compute_near_gmem_m_axi
compute_near_control_s_axi
compute_near_Pipeline_VITIS_LOOP_36_1
compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
compute_near_Pipeline_VITIS_LOOP_53_5
compute_near_Pipeline_VITIS_LOOP_64_7
compute_near
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.260 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='compute_near_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fsub_32ns_32ns_32_5_full_dsp_1
compute_near_fadd_32ns_32ns_32_5_full_dsp_1
compute_near_fmul_32ns_32ns_32_4_max_dsp_1
compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fifo_w32_d512_A
compute_near_fifo_w32_d512_A
compute_near_fifo_w32_d512_A
compute_near_gmem_m_axi
compute_near_control_s_axi
compute_near_Pipeline_VITIS_LOOP_36_1
compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
compute_near_Pipeline_VITIS_LOOP_53_5
compute_near_Pipeline_VITIS_LOOP_64_7
compute_near
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.constraint.tcl 
Execute         sc_get_clocks compute_near 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE compute_near LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE compute_near LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST compute_near MODULE2INSTS {compute_near compute_near compute_near_Pipeline_VITIS_LOOP_36_1 grp_compute_near_Pipeline_VITIS_LOOP_36_1_fu_160 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_168 compute_near_Pipeline_VITIS_LOOP_53_5 grp_compute_near_Pipeline_VITIS_LOOP_53_5_fu_176 compute_near_Pipeline_VITIS_LOOP_64_7 grp_compute_near_Pipeline_VITIS_LOOP_64_7_fu_183} INST2MODULE {compute_near compute_near grp_compute_near_Pipeline_VITIS_LOOP_36_1_fu_160 compute_near_Pipeline_VITIS_LOOP_36_1 grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_168 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 grp_compute_near_Pipeline_VITIS_LOOP_53_5_fu_176 compute_near_Pipeline_VITIS_LOOP_53_5 grp_compute_near_Pipeline_VITIS_LOOP_64_7_fu_183 compute_near_Pipeline_VITIS_LOOP_64_7} INSTDATA {compute_near {DEPTH 1 CHILDREN {grp_compute_near_Pipeline_VITIS_LOOP_36_1_fu_160 grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_168 grp_compute_near_Pipeline_VITIS_LOOP_53_5_fu_176 grp_compute_near_Pipeline_VITIS_LOOP_64_7_fu_183}} grp_compute_near_Pipeline_VITIS_LOOP_36_1_fu_160 {DEPTH 2 CHILDREN {}} grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_168 {DEPTH 2 CHILDREN {}} grp_compute_near_Pipeline_VITIS_LOOP_53_5_fu_176 {DEPTH 2 CHILDREN {}} grp_compute_near_Pipeline_VITIS_LOOP_64_7_fu_183 {DEPTH 2 CHILDREN {}}} MODULEDATA {compute_near_Pipeline_VITIS_LOOP_36_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_92_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_36_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_94_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_3_VITIS_LOOP_47_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_near_Pipeline_VITIS_LOOP_53_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_100_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53 VARIABLE i_3 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U7 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56 VARIABLE feature_delta LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U9 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57 VARIABLE mul LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U8 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57 VARIABLE sum_1 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U7 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56 VARIABLE feature_delta_1 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U9 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57 VARIABLE mul_1 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U8 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57 VARIABLE sum_1_1 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 7 BRAM 0 URAM 0}} compute_near_Pipeline_VITIS_LOOP_64_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_96_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_near {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME queryStream_fifo_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:27 VARIABLE queryStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME searchStream_fifo_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:28 VARIABLE searchStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME distStream_fifo_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:29 VARIABLE distStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_245_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 3 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.265 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_near.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_near.
Execute         syn_report -model compute_near -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command       autosyn done; 2.26 sec.
Command     csynth_design done; 9.59 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.21 seconds. CPU system time: 1.58 seconds. Elapsed time: 9.59 seconds; current allocated memory: 59.250 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Thu May 15 13:07:56 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.23 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.35 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.42 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.15 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.39 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.35 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.55 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.36 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.59 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.63 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.38 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.45 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.76 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.38 seconds; current allocated memory: 1.208 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.01 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.01 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=compute_near -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=compute_near -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.72 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.73 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=compute_near 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=compute_near -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.2 sec.
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 in loop 'VITIS_LOOP_36_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:36:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:36:19)
INFO: [HLS 214-115] Multiple burst reads of length 2097152 and bit width 32 in loop 'VITIS_LOOP_41_2'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:41:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:41:22)
INFO: [HLS 214-115] Multiple burst writes of length 1048576 and bit width 32 in loop 'VITIS_LOOP_64_7'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.76 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.24 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.208 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top compute_near -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.209 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:36) in function 'compute_near' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:47) in function 'compute_near' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:42) in function 'compute_near' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64) in function 'compute_near' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:42) in function 'compute_near' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:42) in function 'compute_near' completely with a factor of 2.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.222 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:46:35) in function 'compute_near'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_41_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:41:31) in function 'compute_near' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.250 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.14 sec.
Command       elaborate done; 6.78 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'compute_near' ...
Execute         ap_set_top_model compute_near 
Execute         get_model_list compute_near -filter all-wo-channel -topdown 
Execute         preproc_iomode -model compute_near 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         get_model_list compute_near -filter all-wo-channel 
INFO-FLOW: Model list for configure: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_36_1 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_36_1 
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_53_5 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_53_5 
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_64_7 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_64_7 
INFO-FLOW: Configuring Module : compute_near ...
Execute         set_default_model compute_near 
Execute         apply_spec_resource_limit compute_near 
INFO-FLOW: Model list for preprocess: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_36_1 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_36_1 
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_53_5 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_53_5 
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_64_7 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_64_7 
INFO-FLOW: Preprocessing Module: compute_near ...
Execute         set_default_model compute_near 
Execute         cdfg_preprocess -model compute_near 
Execute         rtl_gen_preprocess compute_near 
INFO-FLOW: Model list for synthesis: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_36_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.250 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_36_1.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_36_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_36_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_3_VITIS_LOOP_47_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_46_3_VITIS_LOOP_47_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_53_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_53_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_5'.
WARNING: [HLS 200-880] The II Violation in module 'compute_near_Pipeline_VITIS_LOOP_53_5' (loop 'VITIS_LOOP_53_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('searchStream_read_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) on port 'searchStream' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) and fifo read operation ('searchStream_read', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) on port 'searchStream' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_53_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_53_5.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_53_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_53_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_64_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_64_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_64_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_64_7.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_64_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_64_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near 
Execute         schedule -model compute_near 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near.
Execute         set_default_model compute_near 
Execute         bind -model compute_near 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.bind.adb -f 
INFO-FLOW: Finish binding compute_near.
Execute         get_model_list compute_near -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         rtl_gen_preprocess compute_near 
INFO-FLOW: Model list for RTL generation: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_36_1 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_36_1' pipeline 'VITIS_LOOP_36_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.252 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_36_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_36_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_36_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_36_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_36_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_36_1_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_36_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_36_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_36_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_36_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4' pipeline 'VITIS_LOOP_46_3_VITIS_LOOP_47_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.252 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_53_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_53_5 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_53_5' pipeline 'VITIS_LOOP_53_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_53_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.254 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_53_5 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_53_5 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_53_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_53_5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_53_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_53_5_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_53_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_53_5 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_53_5 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_53_5 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_64_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_64_7 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_64_7' pipeline 'VITIS_LOOP_64_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_64_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.254 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_64_7 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_64_7 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_64_7 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_64_7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_64_7 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_64_7_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_64_7 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_64_7 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_64_7 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_64_7 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near -top_prefix  -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/inputQuery' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/searchSpace' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/distance' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_near' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inputQuery', 'searchSpace', 'distance' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near'.
INFO: [RTMG 210-285] Implementing FIFO 'queryStream_U(compute_near_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'searchStream_U(compute_near_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'distStream_U(compute_near_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.256 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near 
Execute         gen_rtl compute_near -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near 
Execute         syn_report -csynth -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_csynth.xml 
Execute         syn_report -verbosereport -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.adb 
Execute         db_write -model compute_near -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.constraint.tcl 
Execute         syn_report -designview -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.design.xml 
Execute         syn_report -csynthDesign -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.protoinst 
Execute         sc_get_clocks compute_near 
Execute         sc_get_portdomain compute_near 
INFO-FLOW: Model list for RTL component generation: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_36_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.compgen.tcl 
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.compgen.tcl 
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_53_5] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.compgen.tcl 
INFO-FLOW: Found component compute_near_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model compute_near_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component compute_near_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model compute_near_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component compute_near_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model compute_near_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_64_7] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.compgen.tcl 
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
INFO-FLOW: Found component compute_near_fifo_w32_d512_A.
INFO-FLOW: Append model compute_near_fifo_w32_d512_A
INFO-FLOW: Found component compute_near_fifo_w32_d512_A.
INFO-FLOW: Append model compute_near_fifo_w32_d512_A
INFO-FLOW: Found component compute_near_fifo_w32_d512_A.
INFO-FLOW: Append model compute_near_fifo_w32_d512_A
INFO-FLOW: Found component compute_near_gmem_m_axi.
INFO-FLOW: Append model compute_near_gmem_m_axi
INFO-FLOW: Found component compute_near_control_s_axi.
INFO-FLOW: Append model compute_near_control_s_axi
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_36_1
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_53_5
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_64_7
INFO-FLOW: Append model compute_near
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: compute_near_flow_control_loop_pipe_sequential_init compute_near_flow_control_loop_pipe_sequential_init compute_near_fsub_32ns_32ns_32_5_full_dsp_1 compute_near_fadd_32ns_32ns_32_5_full_dsp_1 compute_near_fmul_32ns_32ns_32_4_max_dsp_1 compute_near_flow_control_loop_pipe_sequential_init compute_near_flow_control_loop_pipe_sequential_init compute_near_fifo_w32_d512_A compute_near_fifo_w32_d512_A compute_near_fifo_w32_d512_A compute_near_gmem_m_axi compute_near_control_s_axi compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model compute_near_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model compute_near_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_fifo_w32_d512_A
INFO-FLOW: To file: write model compute_near_fifo_w32_d512_A
INFO-FLOW: To file: write model compute_near_fifo_w32_d512_A
INFO-FLOW: To file: write model compute_near_gmem_m_axi
INFO-FLOW: To file: write model compute_near_control_s_axi
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_36_1
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_53_5
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_64_7
INFO-FLOW: To file: write model compute_near
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db' modelList='compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fsub_32ns_32ns_32_5_full_dsp_1
compute_near_fadd_32ns_32ns_32_5_full_dsp_1
compute_near_fmul_32ns_32ns_32_4_max_dsp_1
compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fifo_w32_d512_A
compute_near_fifo_w32_d512_A
compute_near_fifo_w32_d512_A
compute_near_gmem_m_axi
compute_near_control_s_axi
compute_near_Pipeline_VITIS_LOOP_36_1
compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
compute_near_Pipeline_VITIS_LOOP_53_5
compute_near_Pipeline_VITIS_LOOP_64_7
compute_near
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.260 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='compute_near_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fsub_32ns_32ns_32_5_full_dsp_1
compute_near_fadd_32ns_32ns_32_5_full_dsp_1
compute_near_fmul_32ns_32ns_32_4_max_dsp_1
compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fifo_w32_d512_A
compute_near_fifo_w32_d512_A
compute_near_fifo_w32_d512_A
compute_near_gmem_m_axi
compute_near_control_s_axi
compute_near_Pipeline_VITIS_LOOP_36_1
compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
compute_near_Pipeline_VITIS_LOOP_53_5
compute_near_Pipeline_VITIS_LOOP_64_7
compute_near
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.constraint.tcl 
Execute         sc_get_clocks compute_near 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE compute_near LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE compute_near LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST compute_near MODULE2INSTS {compute_near compute_near compute_near_Pipeline_VITIS_LOOP_36_1 grp_compute_near_Pipeline_VITIS_LOOP_36_1_fu_160 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_168 compute_near_Pipeline_VITIS_LOOP_53_5 grp_compute_near_Pipeline_VITIS_LOOP_53_5_fu_176 compute_near_Pipeline_VITIS_LOOP_64_7 grp_compute_near_Pipeline_VITIS_LOOP_64_7_fu_183} INST2MODULE {compute_near compute_near grp_compute_near_Pipeline_VITIS_LOOP_36_1_fu_160 compute_near_Pipeline_VITIS_LOOP_36_1 grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_168 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 grp_compute_near_Pipeline_VITIS_LOOP_53_5_fu_176 compute_near_Pipeline_VITIS_LOOP_53_5 grp_compute_near_Pipeline_VITIS_LOOP_64_7_fu_183 compute_near_Pipeline_VITIS_LOOP_64_7} INSTDATA {compute_near {DEPTH 1 CHILDREN {grp_compute_near_Pipeline_VITIS_LOOP_36_1_fu_160 grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_168 grp_compute_near_Pipeline_VITIS_LOOP_53_5_fu_176 grp_compute_near_Pipeline_VITIS_LOOP_64_7_fu_183}} grp_compute_near_Pipeline_VITIS_LOOP_36_1_fu_160 {DEPTH 2 CHILDREN {}} grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_168 {DEPTH 2 CHILDREN {}} grp_compute_near_Pipeline_VITIS_LOOP_53_5_fu_176 {DEPTH 2 CHILDREN {}} grp_compute_near_Pipeline_VITIS_LOOP_64_7_fu_183 {DEPTH 2 CHILDREN {}}} MODULEDATA {compute_near_Pipeline_VITIS_LOOP_36_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_92_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_36_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_94_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_3_VITIS_LOOP_47_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_near_Pipeline_VITIS_LOOP_53_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_100_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53 VARIABLE i_3 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U7 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56 VARIABLE feature_delta LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U9 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57 VARIABLE mul LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U8 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57 VARIABLE sum_1 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U7 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56 VARIABLE feature_delta_1 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U9 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57 VARIABLE mul_1 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U8 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57 VARIABLE sum_1_1 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 7 BRAM 0 URAM 0}} compute_near_Pipeline_VITIS_LOOP_64_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_96_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_near {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME queryStream_fifo_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:27 VARIABLE queryStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME searchStream_fifo_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:28 VARIABLE searchStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME distStream_fifo_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:29 VARIABLE distStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_245_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 3 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.265 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_near.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_near.
Execute         syn_report -model compute_near -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command       autosyn done; 2.11 sec.
Command     csynth_design done; 8.92 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.19 seconds. CPU system time: 1.11 seconds. Elapsed time: 8.92 seconds; current allocated memory: 59.246 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Thu May 15 14:22:24 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.12 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.21 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.28 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.13 sec.
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:3:36)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:3:66)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:15:50)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:15:86)
ERROR: [HLS 207-3801] unknown type name 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:31:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:37:81)
ERROR: [HLS 207-1186] expected expression (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:37:91)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44:38)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44:71)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:58:2)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:59:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:72:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:72:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:73:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:73:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:74:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:74:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:75:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:75:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:77:6)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_distance_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:77:22)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.36 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.37 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.11 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.37 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 12.8 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Thu May 15 14:27:36 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.09 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.18 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.25 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.15 sec.
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:3:36)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:3:66)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:15:50)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:15:86)
ERROR: [HLS 207-3801] unknown type name 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:31:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:37:81)
ERROR: [HLS 207-1186] expected expression (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:37:91)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44:38)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:44:71)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:58:2)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:59:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:72:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:72:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:73:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:73:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:74:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:74:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:75:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:75:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:77:6)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_distance_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:77:22)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.4 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.4 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.13 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.4 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 12.83 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Thu May 15 14:32:51 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.14 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.22 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.29 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.27 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 2.18 sec.
ERROR: [HLS 207-3430] redefinition of 'NUM_FEATURE' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:5:11)
INFO: [HLS 207-71] previous definition is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near.h:1:11)
ERROR: [HLS 207-3430] redefinition of 'NUM_PT_IN_SEARCHSPACE' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:6:11)
INFO: [HLS 207-71] previous definition is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near.h:2:11)
ERROR: [HLS 207-3430] redefinition of 'NUM_PT_IN_BUFFER' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:7:11)
INFO: [HLS 207-71] previous definition is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near.h:3:11)
ERROR: [HLS 207-3430] redefinition of 'NUM_TILES' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:8:11)
INFO: [HLS 207-71] previous definition is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near.h:4:11)
ERROR: [HLS 207-3430] redefinition of 'UNROLL_FACTOR' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:9:11)
INFO: [HLS 207-71] previous definition is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near.h:5:11)
ERROR: [HLS 207-3430] redefinition of 'DWIDTH' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:11:11)
INFO: [HLS 207-71] previous definition is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near.h:7:11)
ERROR: [HLS 207-3430] redefinition of 'WIDTH_FACTOR' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:13:11)
INFO: [HLS 207-71] previous definition is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near.h:9:11)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 2.53 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 2.54 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.05 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.54 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.01 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Thu May 15 14:37:48 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.12 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.2 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.27 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.15 sec.
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:8:36)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:8:66)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:20:50)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:20:86)
ERROR: [HLS 207-3801] unknown type name 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:36:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'uint32_t' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:42:81)
ERROR: [HLS 207-1186] expected expression (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:42:91)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:49:38)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:49:71)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:63:2)
ERROR: [HLS 207-2981] no template named 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:77:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:77:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:78:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:78:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:79:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:79:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_searchSpace_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:80:38)
WARNING: [HLS 207-5544] invalid variable expr  (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:80:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'ap_uint' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:82:6)
ERROR: [HLS 207-3776] use of undeclared identifier 'local_distance_0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:82:22)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.46 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.46 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.16 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.46 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 12.93 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Thu May 15 14:42:57 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.25 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.35 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.43 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 2.31 sec.
ERROR: [HLS 207-2371] conflicting types for 'compute_near' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:59:6)
INFO: [HLS 207-70] previous declaration is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near.h:12:6)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 2.58 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 2.59 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.21 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.59 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.19 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Thu May 15 14:47:05 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.17 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.27 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.34 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.1 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.15 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.22 seconds. CPU system time: 0.64 seconds. Elapsed time: 1 seconds; current allocated memory: 1.207 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.95 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.95 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=compute_near -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=compute_near -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.78 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.78 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=compute_near 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=compute_near -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.26 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.52 seconds. CPU system time: 0.63 seconds. Elapsed time: 3.36 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.208 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top compute_near -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.209 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'L1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:24) in function 'compute_near' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.222 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.220 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.3 sec.
Command       elaborate done; 4.72 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'compute_near' ...
Execute         ap_set_top_model compute_near 
Execute         get_model_list compute_near -filter all-wo-channel -topdown 
Execute         preproc_iomode -model compute_near 
Execute         get_model_list compute_near -filter all-wo-channel 
INFO-FLOW: Model list for configure: compute_near
INFO-FLOW: Configuring Module : compute_near ...
Execute         set_default_model compute_near 
Execute         apply_spec_resource_limit compute_near 
INFO-FLOW: Model list for preprocess: compute_near
INFO-FLOW: Preprocessing Module: compute_near ...
Execute         set_default_model compute_near 
Execute         cdfg_preprocess -model compute_near 
Execute         rtl_gen_preprocess compute_near 
INFO-FLOW: Model list for synthesis: compute_near
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near 
Execute         schedule -model compute_near 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 29, loop 'L1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.220 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near.
Execute         set_default_model compute_near 
Execute         bind -model compute_near 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.220 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.bind.adb -f 
INFO-FLOW: Finish binding compute_near.
Execute         get_model_list compute_near -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess compute_near 
INFO-FLOW: Model list for RTL generation: compute_near
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near -top_prefix  -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/inputQuery' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/searchSpace' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/distance' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_near' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inputQuery', 'searchSpace', 'distance' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.222 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near 
Execute         gen_rtl compute_near -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near 
Execute         syn_report -csynth -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_csynth.xml 
Execute         syn_report -verbosereport -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.adb 
Execute         db_write -model compute_near -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.constraint.tcl 
Execute         syn_report -designview -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.design.xml 
Execute         syn_report -csynthDesign -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.protoinst 
Execute         sc_get_clocks compute_near 
Execute         sc_get_portdomain compute_near 
INFO-FLOW: Model list for RTL component generation: compute_near
INFO-FLOW: Handling components in module [compute_near] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
INFO-FLOW: Found component compute_near_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model compute_near_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component compute_near_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model compute_near_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component compute_near_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model compute_near_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component compute_near_gmem_m_axi.
INFO-FLOW: Append model compute_near_gmem_m_axi
INFO-FLOW: Found component compute_near_control_s_axi.
INFO-FLOW: Append model compute_near_control_s_axi
INFO-FLOW: Append model compute_near
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: compute_near_fsub_32ns_32ns_32_5_full_dsp_1 compute_near_fadd_32ns_32ns_32_5_full_dsp_1 compute_near_fmul_32ns_32ns_32_4_max_dsp_1 compute_near_gmem_m_axi compute_near_control_s_axi compute_near
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model compute_near_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model compute_near_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model compute_near_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model compute_near_gmem_m_axi
INFO-FLOW: To file: write model compute_near_control_s_axi
INFO-FLOW: To file: write model compute_near
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db' modelList='compute_near_fsub_32ns_32ns_32_5_full_dsp_1
compute_near_fadd_32ns_32ns_32_5_full_dsp_1
compute_near_fmul_32ns_32ns_32_4_max_dsp_1
compute_near_gmem_m_axi
compute_near_control_s_axi
compute_near
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.225 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='compute_near_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='compute_near_fsub_32ns_32ns_32_5_full_dsp_1
compute_near_fadd_32ns_32ns_32_5_full_dsp_1
compute_near_fmul_32ns_32ns_32_4_max_dsp_1
compute_near_gmem_m_axi
compute_near_control_s_axi
compute_near
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.constraint.tcl 
Execute         sc_get_clocks compute_near 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE compute_near LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE compute_near LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST compute_near MODULE2INSTS {compute_near compute_near} INST2MODULE {compute_near compute_near} INSTDATA {compute_near {DEPTH 1 CHILDREN {}}} MODULEDATA {compute_near {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_227_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:29 VARIABLE add_ln29 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U1 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:29 VARIABLE feature_delta LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:30 VARIABLE mul7 LOOP L1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:30 VARIABLE sum LOOP L1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_278_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:32 VARIABLE add_ln32 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_252_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:26 VARIABLE add_ln26 LOOP L1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.229 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_near.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_near.
Execute         syn_report -model compute_near -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command       autosyn done; 1.45 sec.
Command     csynth_design done; 6.25 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.82 seconds. CPU system time: 1.42 seconds. Elapsed time: 6.25 seconds; current allocated memory: 22.508 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Thu May 15 14:51:17 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.25 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.35 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.41 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.13 sec.
ERROR: [HLS 207-3801] unknown type name 'L2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:1:1)
ERROR: [HLS 207-1228] expected unqualified-id (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:1:3)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.31 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.32 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.11 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.32 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 12.92 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Thu May 15 15:09:48 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.57 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.67 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.75 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.5 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.41 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.57 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.66 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.71 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.4 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.48 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.9 seconds. CPU system time: 0.75 seconds. Elapsed time: 3.75 seconds; current allocated memory: 1.208 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.13 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=compute_near -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=compute_near -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.78 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.79 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=compute_near 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=compute_near -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.24 sec.
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 in loop 'VITIS_LOOP_36_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:36:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:36:19)
INFO: [HLS 214-115] Multiple burst reads of length 2097152 and bit width 32 in loop 'VITIS_LOOP_41_2'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:41:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:41:22)
INFO: [HLS 214-115] Multiple burst writes of length 1048576 and bit width 32 in loop 'VITIS_LOOP_64_7'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.85 seconds. CPU system time: 0.65 seconds. Elapsed time: 3.59 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.208 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top compute_near -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.209 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:36) in function 'compute_near' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:47) in function 'compute_near' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:42) in function 'compute_near' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64) in function 'compute_near' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:42) in function 'compute_near' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:42) in function 'compute_near' completely with a factor of 2.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.223 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:46:35) in function 'compute_near'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_41_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:41:31) in function 'compute_near' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.250 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.15 sec.
Command       elaborate done; 7.5 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'compute_near' ...
Execute         ap_set_top_model compute_near 
Execute         get_model_list compute_near -filter all-wo-channel -topdown 
Execute         preproc_iomode -model compute_near 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         get_model_list compute_near -filter all-wo-channel 
INFO-FLOW: Model list for configure: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_36_1 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_36_1 
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_53_5 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_53_5 
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_64_7 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_64_7 
INFO-FLOW: Configuring Module : compute_near ...
Execute         set_default_model compute_near 
Execute         apply_spec_resource_limit compute_near 
INFO-FLOW: Model list for preprocess: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_36_1 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_36_1 
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_53_5 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_53_5 
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_64_7 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_64_7 
INFO-FLOW: Preprocessing Module: compute_near ...
Execute         set_default_model compute_near 
Execute         cdfg_preprocess -model compute_near 
Execute         rtl_gen_preprocess compute_near 
INFO-FLOW: Model list for synthesis: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_36_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.250 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_36_1.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_36_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_36_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_3_VITIS_LOOP_47_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_46_3_VITIS_LOOP_47_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_53_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_53_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_5'.
WARNING: [HLS 200-880] The II Violation in module 'compute_near_Pipeline_VITIS_LOOP_53_5' (loop 'VITIS_LOOP_53_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('searchStream_read_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) on port 'searchStream' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) and fifo read operation ('searchStream_read', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) on port 'searchStream' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_53_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_53_5.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_53_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_53_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_64_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_64_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_64_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_64_7.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_64_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_64_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near 
Execute         schedule -model compute_near 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.251 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near.
Execute         set_default_model compute_near 
Execute         bind -model compute_near 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.252 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.bind.adb -f 
INFO-FLOW: Finish binding compute_near.
Execute         get_model_list compute_near -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         rtl_gen_preprocess compute_near 
INFO-FLOW: Model list for RTL generation: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_36_1 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_36_1' pipeline 'VITIS_LOOP_36_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.252 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_36_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_36_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_36_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_36_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_36_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_36_1_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_36_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_36_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_36_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_36_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4' pipeline 'VITIS_LOOP_46_3_VITIS_LOOP_47_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.252 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_53_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_53_5 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_53_5' pipeline 'VITIS_LOOP_53_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_53_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.254 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_53_5 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_53_5 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_53_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_53_5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_53_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_53_5_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_53_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_53_5 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_53_5 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_53_5 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_64_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_64_7 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_64_7' pipeline 'VITIS_LOOP_64_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_64_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.254 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_64_7 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_64_7 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_64_7 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_64_7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_64_7 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_64_7_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_64_7 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_64_7 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_64_7 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_64_7 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near -top_prefix  -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/inputQuery' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/searchSpace' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/distance' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_near' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inputQuery', 'searchSpace', 'distance' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near'.
INFO: [RTMG 210-285] Implementing FIFO 'queryStream_U(compute_near_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'searchStream_U(compute_near_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'distStream_U(compute_near_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.256 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near 
Execute         gen_rtl compute_near -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near 
Execute         syn_report -csynth -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_csynth.xml 
Execute         syn_report -verbosereport -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.adb 
Execute         db_write -model compute_near -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.constraint.tcl 
Execute         syn_report -designview -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.design.xml 
Execute         syn_report -csynthDesign -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.protoinst 
Execute         sc_get_clocks compute_near 
Execute         sc_get_portdomain compute_near 
INFO-FLOW: Model list for RTL component generation: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_36_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.compgen.tcl 
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.compgen.tcl 
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_53_5] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.compgen.tcl 
INFO-FLOW: Found component compute_near_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model compute_near_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component compute_near_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model compute_near_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component compute_near_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model compute_near_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_64_7] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.compgen.tcl 
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
INFO-FLOW: Found component compute_near_fifo_w32_d512_A.
INFO-FLOW: Append model compute_near_fifo_w32_d512_A
INFO-FLOW: Found component compute_near_fifo_w32_d512_A.
INFO-FLOW: Append model compute_near_fifo_w32_d512_A
INFO-FLOW: Found component compute_near_fifo_w32_d512_A.
INFO-FLOW: Append model compute_near_fifo_w32_d512_A
INFO-FLOW: Found component compute_near_gmem_m_axi.
INFO-FLOW: Append model compute_near_gmem_m_axi
INFO-FLOW: Found component compute_near_control_s_axi.
INFO-FLOW: Append model compute_near_control_s_axi
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_36_1
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_53_5
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_64_7
INFO-FLOW: Append model compute_near
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: compute_near_flow_control_loop_pipe_sequential_init compute_near_flow_control_loop_pipe_sequential_init compute_near_fsub_32ns_32ns_32_5_full_dsp_1 compute_near_fadd_32ns_32ns_32_5_full_dsp_1 compute_near_fmul_32ns_32ns_32_4_max_dsp_1 compute_near_flow_control_loop_pipe_sequential_init compute_near_flow_control_loop_pipe_sequential_init compute_near_fifo_w32_d512_A compute_near_fifo_w32_d512_A compute_near_fifo_w32_d512_A compute_near_gmem_m_axi compute_near_control_s_axi compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model compute_near_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model compute_near_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_fifo_w32_d512_A
INFO-FLOW: To file: write model compute_near_fifo_w32_d512_A
INFO-FLOW: To file: write model compute_near_fifo_w32_d512_A
INFO-FLOW: To file: write model compute_near_gmem_m_axi
INFO-FLOW: To file: write model compute_near_control_s_axi
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_36_1
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_53_5
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_64_7
INFO-FLOW: To file: write model compute_near
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db' modelList='compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fsub_32ns_32ns_32_5_full_dsp_1
compute_near_fadd_32ns_32ns_32_5_full_dsp_1
compute_near_fmul_32ns_32ns_32_4_max_dsp_1
compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fifo_w32_d512_A
compute_near_fifo_w32_d512_A
compute_near_fifo_w32_d512_A
compute_near_gmem_m_axi
compute_near_control_s_axi
compute_near_Pipeline_VITIS_LOOP_36_1
compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
compute_near_Pipeline_VITIS_LOOP_53_5
compute_near_Pipeline_VITIS_LOOP_64_7
compute_near
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.260 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='compute_near_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fsub_32ns_32ns_32_5_full_dsp_1
compute_near_fadd_32ns_32ns_32_5_full_dsp_1
compute_near_fmul_32ns_32ns_32_4_max_dsp_1
compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fifo_w32_d512_A
compute_near_fifo_w32_d512_A
compute_near_fifo_w32_d512_A
compute_near_gmem_m_axi
compute_near_control_s_axi
compute_near_Pipeline_VITIS_LOOP_36_1
compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
compute_near_Pipeline_VITIS_LOOP_53_5
compute_near_Pipeline_VITIS_LOOP_64_7
compute_near
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.constraint.tcl 
Execute         sc_get_clocks compute_near 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE compute_near LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE compute_near LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST compute_near MODULE2INSTS {compute_near compute_near compute_near_Pipeline_VITIS_LOOP_36_1 grp_compute_near_Pipeline_VITIS_LOOP_36_1_fu_160 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_168 compute_near_Pipeline_VITIS_LOOP_53_5 grp_compute_near_Pipeline_VITIS_LOOP_53_5_fu_176 compute_near_Pipeline_VITIS_LOOP_64_7 grp_compute_near_Pipeline_VITIS_LOOP_64_7_fu_183} INST2MODULE {compute_near compute_near grp_compute_near_Pipeline_VITIS_LOOP_36_1_fu_160 compute_near_Pipeline_VITIS_LOOP_36_1 grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_168 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 grp_compute_near_Pipeline_VITIS_LOOP_53_5_fu_176 compute_near_Pipeline_VITIS_LOOP_53_5 grp_compute_near_Pipeline_VITIS_LOOP_64_7_fu_183 compute_near_Pipeline_VITIS_LOOP_64_7} INSTDATA {compute_near {DEPTH 1 CHILDREN {grp_compute_near_Pipeline_VITIS_LOOP_36_1_fu_160 grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_168 grp_compute_near_Pipeline_VITIS_LOOP_53_5_fu_176 grp_compute_near_Pipeline_VITIS_LOOP_64_7_fu_183}} grp_compute_near_Pipeline_VITIS_LOOP_36_1_fu_160 {DEPTH 2 CHILDREN {}} grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_168 {DEPTH 2 CHILDREN {}} grp_compute_near_Pipeline_VITIS_LOOP_53_5_fu_176 {DEPTH 2 CHILDREN {}} grp_compute_near_Pipeline_VITIS_LOOP_64_7_fu_183 {DEPTH 2 CHILDREN {}}} MODULEDATA {compute_near_Pipeline_VITIS_LOOP_36_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_92_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_36_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_94_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_3_VITIS_LOOP_47_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_near_Pipeline_VITIS_LOOP_53_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_100_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53 VARIABLE i_3 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U7 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56 VARIABLE feature_delta LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U9 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57 VARIABLE mul LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U8 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57 VARIABLE sum_1 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U7 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56 VARIABLE feature_delta_1 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U9 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57 VARIABLE mul_1 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U8 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57 VARIABLE sum_1_1 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 7 BRAM 0 URAM 0}} compute_near_Pipeline_VITIS_LOOP_64_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_96_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_near {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME queryStream_fifo_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:27 VARIABLE queryStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME searchStream_fifo_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:28 VARIABLE searchStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME distStream_fifo_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:29 VARIABLE distStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_245_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 3 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.265 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_near.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_near.
Execute         syn_report -model compute_near -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command       autosyn done; 2.68 sec.
Command     csynth_design done; 10.24 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.72 seconds. CPU system time: 1.58 seconds. Elapsed time: 10.24 seconds; current allocated memory: 59.250 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Thu May 15 15:29:02 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.29 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.4 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.46 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.14 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.43 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.36 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.5 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.36 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.6 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.64 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.34 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.43 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.53 seconds. CPU system time: 0.69 seconds. Elapsed time: 3.32 seconds; current allocated memory: 1.208 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.8 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.8 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=compute_near -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=compute_near -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.66 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.66 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=compute_near 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=compute_near -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.22 sec.
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 in loop 'VITIS_LOOP_36_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:36:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:36:19)
INFO: [HLS 214-115] Multiple burst reads of length 2097152 and bit width 32 in loop 'VITIS_LOOP_41_2'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:41:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:41:22)
INFO: [HLS 214-115] Multiple burst writes of length 1048576 and bit width 32 in loop 'VITIS_LOOP_64_7'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.39 seconds. CPU system time: 0.58 seconds. Elapsed time: 3.07 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.208 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top compute_near -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.209 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:36) in function 'compute_near' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:47) in function 'compute_near' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:42) in function 'compute_near' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64) in function 'compute_near' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:42) in function 'compute_near' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:42) in function 'compute_near' completely with a factor of 2.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.222 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:46:35) in function 'compute_near'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_41_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:41:31) in function 'compute_near' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.259 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.2 sec.
Command       elaborate done; 6.61 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'compute_near' ...
Execute         ap_set_top_model compute_near 
Execute         get_model_list compute_near -filter all-wo-channel -topdown 
Execute         preproc_iomode -model compute_near 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         get_model_list compute_near -filter all-wo-channel 
INFO-FLOW: Model list for configure: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_36_1 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_36_1 
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_53_5 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_53_5 
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_64_7 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_64_7 
INFO-FLOW: Configuring Module : compute_near ...
Execute         set_default_model compute_near 
Execute         apply_spec_resource_limit compute_near 
INFO-FLOW: Model list for preprocess: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_36_1 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_36_1 
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_53_5 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_53_5 
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_64_7 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_64_7 
INFO-FLOW: Preprocessing Module: compute_near ...
Execute         set_default_model compute_near 
Execute         cdfg_preprocess -model compute_near 
Execute         rtl_gen_preprocess compute_near 
INFO-FLOW: Model list for synthesis: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_36_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_36_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.259 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_36_1.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_36_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.260 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_36_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_3_VITIS_LOOP_47_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_46_3_VITIS_LOOP_47_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.260 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.260 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_53_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_53_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_5'.
WARNING: [HLS 200-880] The II Violation in module 'compute_near_Pipeline_VITIS_LOOP_53_5' (loop 'VITIS_LOOP_53_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('searchStream_read_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) on port 'searchStream' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) and fifo read operation ('searchStream_read', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) on port 'searchStream' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_53_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.260 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_53_5.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_53_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.260 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.41 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.bind.adb -f 
Command         db_write done; 0.54 sec.
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_53_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_64_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_64_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_64_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.260 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_64_7.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_64_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.260 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_64_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near 
Execute         schedule -model compute_near 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.260 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near.
Execute         set_default_model compute_near 
Execute         bind -model compute_near 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.260 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.bind.adb -f 
INFO-FLOW: Finish binding compute_near.
Execute         get_model_list compute_near -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         rtl_gen_preprocess compute_near 
INFO-FLOW: Model list for RTL generation: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_36_1 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_36_1' pipeline 'VITIS_LOOP_36_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_36_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.260 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_36_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_36_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_36_1 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_36_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_36_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_36_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_36_1_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_36_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_36_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_36_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_36_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4' pipeline 'VITIS_LOOP_46_3_VITIS_LOOP_47_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.261 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_53_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_53_5 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_53_5' pipeline 'VITIS_LOOP_53_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_53_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.263 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_53_5 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_53_5 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_53_5 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_53_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_53_5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_53_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_53_5_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_53_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_53_5 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_53_5 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_53_5 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_64_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_64_7 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_64_7' pipeline 'VITIS_LOOP_64_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_64_7/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_64_7'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.263 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_64_7 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_64_7 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_64_7 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_64_7 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_64_7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_64_7 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_64_7_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_64_7 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_64_7 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_64_7 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_64_7 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near -top_prefix  -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/inputQuery' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/searchSpace' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/distance' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_near' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inputQuery', 'searchSpace', 'distance' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near'.
INFO: [RTMG 210-285] Implementing FIFO 'queryStream_U(compute_near_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'searchStream_U(compute_near_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'distStream_U(compute_near_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.265 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near 
Execute         gen_rtl compute_near -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near 
Execute         syn_report -csynth -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_csynth.xml 
Execute         syn_report -verbosereport -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.adb 
Execute         db_write -model compute_near -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.constraint.tcl 
Execute         syn_report -designview -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.design.xml 
Execute         syn_report -csynthDesign -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.protoinst 
Execute         sc_get_clocks compute_near 
Execute         sc_get_portdomain compute_near 
INFO-FLOW: Model list for RTL component generation: compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_36_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.compgen.tcl 
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.compgen.tcl 
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_53_5] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.compgen.tcl 
INFO-FLOW: Found component compute_near_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model compute_near_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component compute_near_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model compute_near_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component compute_near_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model compute_near_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_64_7] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.compgen.tcl 
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
INFO-FLOW: Found component compute_near_fifo_w32_d512_A.
INFO-FLOW: Append model compute_near_fifo_w32_d512_A
INFO-FLOW: Found component compute_near_fifo_w32_d512_A.
INFO-FLOW: Append model compute_near_fifo_w32_d512_A
INFO-FLOW: Found component compute_near_fifo_w32_d512_A.
INFO-FLOW: Append model compute_near_fifo_w32_d512_A
INFO-FLOW: Found component compute_near_gmem_m_axi.
INFO-FLOW: Append model compute_near_gmem_m_axi
INFO-FLOW: Found component compute_near_control_s_axi.
INFO-FLOW: Append model compute_near_control_s_axi
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_36_1
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_53_5
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_64_7
INFO-FLOW: Append model compute_near
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: compute_near_flow_control_loop_pipe_sequential_init compute_near_flow_control_loop_pipe_sequential_init compute_near_fsub_32ns_32ns_32_5_full_dsp_1 compute_near_fadd_32ns_32ns_32_5_full_dsp_1 compute_near_fmul_32ns_32ns_32_4_max_dsp_1 compute_near_flow_control_loop_pipe_sequential_init compute_near_flow_control_loop_pipe_sequential_init compute_near_fifo_w32_d512_A compute_near_fifo_w32_d512_A compute_near_fifo_w32_d512_A compute_near_gmem_m_axi compute_near_control_s_axi compute_near_Pipeline_VITIS_LOOP_36_1 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near_Pipeline_VITIS_LOOP_53_5 compute_near_Pipeline_VITIS_LOOP_64_7 compute_near
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model compute_near_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model compute_near_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_fifo_w32_d512_A
INFO-FLOW: To file: write model compute_near_fifo_w32_d512_A
INFO-FLOW: To file: write model compute_near_fifo_w32_d512_A
INFO-FLOW: To file: write model compute_near_gmem_m_axi
INFO-FLOW: To file: write model compute_near_control_s_axi
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_36_1
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_53_5
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_64_7
INFO-FLOW: To file: write model compute_near
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db' modelList='compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fsub_32ns_32ns_32_5_full_dsp_1
compute_near_fadd_32ns_32ns_32_5_full_dsp_1
compute_near_fmul_32ns_32ns_32_4_max_dsp_1
compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fifo_w32_d512_A
compute_near_fifo_w32_d512_A
compute_near_fifo_w32_d512_A
compute_near_gmem_m_axi
compute_near_control_s_axi
compute_near_Pipeline_VITIS_LOOP_36_1
compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
compute_near_Pipeline_VITIS_LOOP_53_5
compute_near_Pipeline_VITIS_LOOP_64_7
compute_near
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.269 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='compute_near_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fsub_32ns_32ns_32_5_full_dsp_1
compute_near_fadd_32ns_32ns_32_5_full_dsp_1
compute_near_fmul_32ns_32ns_32_4_max_dsp_1
compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fifo_w32_d512_A
compute_near_fifo_w32_d512_A
compute_near_fifo_w32_d512_A
compute_near_gmem_m_axi
compute_near_control_s_axi
compute_near_Pipeline_VITIS_LOOP_36_1
compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
compute_near_Pipeline_VITIS_LOOP_53_5
compute_near_Pipeline_VITIS_LOOP_64_7
compute_near
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_36_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_53_5.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_64_7.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.constraint.tcl 
Execute         sc_get_clocks compute_near 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE compute_near LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE compute_near LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST compute_near MODULE2INSTS {compute_near compute_near compute_near_Pipeline_VITIS_LOOP_36_1 grp_compute_near_Pipeline_VITIS_LOOP_36_1_fu_160 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_168 compute_near_Pipeline_VITIS_LOOP_53_5 grp_compute_near_Pipeline_VITIS_LOOP_53_5_fu_176 compute_near_Pipeline_VITIS_LOOP_64_7 grp_compute_near_Pipeline_VITIS_LOOP_64_7_fu_183} INST2MODULE {compute_near compute_near grp_compute_near_Pipeline_VITIS_LOOP_36_1_fu_160 compute_near_Pipeline_VITIS_LOOP_36_1 grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_168 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 grp_compute_near_Pipeline_VITIS_LOOP_53_5_fu_176 compute_near_Pipeline_VITIS_LOOP_53_5 grp_compute_near_Pipeline_VITIS_LOOP_64_7_fu_183 compute_near_Pipeline_VITIS_LOOP_64_7} INSTDATA {compute_near {DEPTH 1 CHILDREN {grp_compute_near_Pipeline_VITIS_LOOP_36_1_fu_160 grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_168 grp_compute_near_Pipeline_VITIS_LOOP_53_5_fu_176 grp_compute_near_Pipeline_VITIS_LOOP_64_7_fu_183}} grp_compute_near_Pipeline_VITIS_LOOP_36_1_fu_160 {DEPTH 2 CHILDREN {}} grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_168 {DEPTH 2 CHILDREN {}} grp_compute_near_Pipeline_VITIS_LOOP_53_5_fu_176 {DEPTH 2 CHILDREN {}} grp_compute_near_Pipeline_VITIS_LOOP_64_7_fu_183 {DEPTH 2 CHILDREN {}}} MODULEDATA {compute_near_Pipeline_VITIS_LOOP_36_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_92_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_36_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_94_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_3_VITIS_LOOP_47_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_near_Pipeline_VITIS_LOOP_53_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_100_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53 VARIABLE i_3 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U7 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56 VARIABLE feature_delta LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U9 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57 VARIABLE mul LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U8 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57 VARIABLE sum_1 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U7 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56 VARIABLE feature_delta_1 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U9 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57 VARIABLE mul_1 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U8 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57 VARIABLE sum_1_1 LOOP VITIS_LOOP_53_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 7 BRAM 0 URAM 0}} compute_near_Pipeline_VITIS_LOOP_64_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_96_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_near {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME queryStream_fifo_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:27 VARIABLE queryStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME searchStream_fifo_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:28 VARIABLE searchStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME distStream_fifo_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:29 VARIABLE distStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_245_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 3 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.273 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_near.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_near.
Execute         syn_report -model compute_near -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command       autosyn done; 3.67 sec.
Command     csynth_design done; 10.35 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.76 seconds. CPU system time: 1.48 seconds. Elapsed time: 10.35 seconds; current allocated memory: 68.152 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1 opened at Thu May 15 15:48:31 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.63 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.77 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.88 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.19 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.cpp.clang.err.log 
Command         ap_eval done; 0.31 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top compute_near -name=compute_near 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.69 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.82 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.58 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.68 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.72 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.4 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.7 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.95 seconds. CPU system time: 0.78 seconds. Elapsed time: 5.05 seconds; current allocated memory: 1.208 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=compute_near -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=compute_near -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.8 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.8 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=compute_near 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=compute_near -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.24 sec.
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 in loop 'VITIS_LOOP_34_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:34:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:34:19)
INFO: [HLS 214-115] Multiple burst reads of length 2097152 and bit width 32 in loop 'VITIS_LOOP_39_2'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:39:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:39:22)
INFO: [HLS 214-115] Multiple burst writes of length 1048576 and bit width 32 in loop 'VITIS_LOOP_46_3'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:46:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:46:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.76 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.52 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.208 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top compute_near -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.209 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:34) in function 'compute_near' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:39) in function 'compute_near' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:43) in function 'compute_near' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:43) in function 'compute_near' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:43) in function 'compute_near' completely with a factor of 2.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.222 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:46:31) in function 'compute_near'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.249 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.15 sec.
Command       elaborate done; 8.73 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'compute_near' ...
Execute         ap_set_top_model compute_near 
Execute         get_model_list compute_near -filter all-wo-channel -topdown 
Execute         preproc_iomode -model compute_near 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_39_2 
Execute         preproc_iomode -model compute_near_Pipeline_VITIS_LOOP_34_1 
Execute         get_model_list compute_near -filter all-wo-channel 
INFO-FLOW: Model list for configure: compute_near_Pipeline_VITIS_LOOP_34_1 compute_near_Pipeline_VITIS_LOOP_39_2 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_34_1 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_34_1 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_34_1 
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_39_2 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_39_2 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_39_2 
INFO-FLOW: Configuring Module : compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         apply_spec_resource_limit compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO-FLOW: Configuring Module : compute_near ...
Execute         set_default_model compute_near 
Execute         apply_spec_resource_limit compute_near 
INFO-FLOW: Model list for preprocess: compute_near_Pipeline_VITIS_LOOP_34_1 compute_near_Pipeline_VITIS_LOOP_39_2 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_34_1 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_34_1 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_34_1 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_34_1 
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_39_2 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_39_2 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_39_2 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_39_2 
INFO-FLOW: Preprocessing Module: compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 ...
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         cdfg_preprocess -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO-FLOW: Preprocessing Module: compute_near ...
Execute         set_default_model compute_near 
Execute         cdfg_preprocess -model compute_near 
Execute         rtl_gen_preprocess compute_near 
INFO-FLOW: Model list for synthesis: compute_near_Pipeline_VITIS_LOOP_34_1 compute_near_Pipeline_VITIS_LOOP_39_2 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_34_1 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_34_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.249 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_34_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_34_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_34_1.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_34_1 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_34_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.250 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_34_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_34_1.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_34_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_39_2 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_39_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.250 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_39_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_39_2.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_39_2.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_39_2 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_39_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.250 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_39_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_39_2.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_39_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         schedule -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_3_VITIS_LOOP_47_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4' (loop 'VITIS_LOOP_46_3_VITIS_LOOP_47_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('searchStream_read_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:50) on port 'searchStream' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:50) and fifo read operation ('searchStream_read', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:50) on port 'searchStream' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:50).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_46_3_VITIS_LOOP_47_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.250 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.
Execute         set_default_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         bind -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.250 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.bind.adb -f 
INFO-FLOW: Finish binding compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_near' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_near 
Execute         schedule -model compute_near 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.250 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.sched.adb -f 
INFO-FLOW: Finish scheduling compute_near.
Execute         set_default_model compute_near 
Execute         bind -model compute_near 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.250 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.bind.adb -f 
INFO-FLOW: Finish binding compute_near.
Execute         get_model_list compute_near -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_34_1 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_39_2 
Execute         rtl_gen_preprocess compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         rtl_gen_preprocess compute_near 
INFO-FLOW: Model list for RTL generation: compute_near_Pipeline_VITIS_LOOP_34_1 compute_near_Pipeline_VITIS_LOOP_39_2 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_34_1 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_34_1' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_34_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_34_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_34_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_34_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_34_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_34_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_34_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_34_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_34_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_34_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_34_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_34_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.250 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_34_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_34_1 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_34_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_34_1 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_34_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_34_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_34_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_34_1_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_34_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_34_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_34_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_34_1.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_34_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_34_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_34_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_39_2 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_39_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_39_2' pipeline 'VITIS_LOOP_39_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_39_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_39_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_39_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_39_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_39_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_39_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_39_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_39_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_39_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_39_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_39_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_39_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.251 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_39_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_39_2 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_39_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_39_2 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_39_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_39_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_39_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_39_2_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_39_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_39_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_39_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_39_2.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_39_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_39_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_39_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -top_prefix compute_near_ -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4' pipeline 'VITIS_LOOP_46_3_VITIS_LOOP_47_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.253 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         gen_rtl compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
Execute         syn_report -csynth -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_csynth.xml 
Execute         syn_report -verbosereport -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.adb 
Execute         db_write -model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_near' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_near -top_prefix  -sub_prefix compute_near_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/inputQuery' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/searchSpace' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_near/distance' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_near' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inputQuery', 'searchSpace', 'distance' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_near'.
INFO: [RTMG 210-285] Implementing FIFO 'searchStream_U(compute_near_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'queryStream_U(compute_near_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.254 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_near -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/vhdl/compute_near 
Execute         gen_rtl compute_near -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/verilog/compute_near 
Execute         syn_report -csynth -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/compute_near_csynth.xml 
Execute         syn_report -verbosereport -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_near -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.adb 
Execute         db_write -model compute_near -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_near -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.constraint.tcl 
Execute         syn_report -designview -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.design.xml 
Execute         syn_report -csynthDesign -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model compute_near -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.protoinst 
Execute         sc_get_clocks compute_near 
Execute         sc_get_portdomain compute_near 
INFO-FLOW: Model list for RTL component generation: compute_near_Pipeline_VITIS_LOOP_34_1 compute_near_Pipeline_VITIS_LOOP_39_2 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_34_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_39_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_39_2.compgen.tcl 
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.compgen.tcl 
INFO-FLOW: Found component compute_near_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model compute_near_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component compute_near_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model compute_near_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component compute_near_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model compute_near_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component compute_near_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_near] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
INFO-FLOW: Found component compute_near_fifo_w32_d512_A.
INFO-FLOW: Append model compute_near_fifo_w32_d512_A
INFO-FLOW: Found component compute_near_fifo_w32_d512_A.
INFO-FLOW: Append model compute_near_fifo_w32_d512_A
INFO-FLOW: Found component compute_near_gmem_m_axi.
INFO-FLOW: Append model compute_near_gmem_m_axi
INFO-FLOW: Found component compute_near_control_s_axi.
INFO-FLOW: Append model compute_near_control_s_axi
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_34_1
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_39_2
INFO-FLOW: Append model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
INFO-FLOW: Append model compute_near
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: compute_near_flow_control_loop_pipe_sequential_init compute_near_flow_control_loop_pipe_sequential_init compute_near_fsub_32ns_32ns_32_5_full_dsp_1 compute_near_fadd_32ns_32ns_32_5_full_dsp_1 compute_near_fmul_32ns_32ns_32_4_max_dsp_1 compute_near_flow_control_loop_pipe_sequential_init compute_near_fifo_w32_d512_A compute_near_fifo_w32_d512_A compute_near_gmem_m_axi compute_near_control_s_axi compute_near_Pipeline_VITIS_LOOP_34_1 compute_near_Pipeline_VITIS_LOOP_39_2 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 compute_near
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model compute_near_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model compute_near_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model compute_near_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model compute_near_fifo_w32_d512_A
INFO-FLOW: To file: write model compute_near_fifo_w32_d512_A
INFO-FLOW: To file: write model compute_near_gmem_m_axi
INFO-FLOW: To file: write model compute_near_control_s_axi
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_34_1
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_39_2
INFO-FLOW: To file: write model compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
INFO-FLOW: To file: write model compute_near
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db' modelList='compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fsub_32ns_32ns_32_5_full_dsp_1
compute_near_fadd_32ns_32ns_32_5_full_dsp_1
compute_near_fmul_32ns_32ns_32_4_max_dsp_1
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fifo_w32_d512_A
compute_near_fifo_w32_d512_A
compute_near_gmem_m_axi
compute_near_control_s_axi
compute_near_Pipeline_VITIS_LOOP_34_1
compute_near_Pipeline_VITIS_LOOP_39_2
compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
compute_near
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_39_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.258 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='compute_near_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='compute_near_flow_control_loop_pipe_sequential_init
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fsub_32ns_32ns_32_5_full_dsp_1
compute_near_fadd_32ns_32ns_32_5_full_dsp_1
compute_near_fmul_32ns_32ns_32_4_max_dsp_1
compute_near_flow_control_loop_pipe_sequential_init
compute_near_fifo_w32_d512_A
compute_near_fifo_w32_d512_A
compute_near_gmem_m_axi
compute_near_control_s_axi
compute_near_Pipeline_VITIS_LOOP_34_1
compute_near_Pipeline_VITIS_LOOP_39_2
compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4
compute_near
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_34_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_39_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/compute_near.constraint.tcl 
Execute         sc_get_clocks compute_near 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near/solution1/impl/misc/compute_near_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE compute_near LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE compute_near LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST compute_near MODULE2INSTS {compute_near compute_near compute_near_Pipeline_VITIS_LOOP_34_1 grp_compute_near_Pipeline_VITIS_LOOP_34_1_fu_134 compute_near_Pipeline_VITIS_LOOP_39_2 grp_compute_near_Pipeline_VITIS_LOOP_39_2_fu_142 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_150} INST2MODULE {compute_near compute_near grp_compute_near_Pipeline_VITIS_LOOP_34_1_fu_134 compute_near_Pipeline_VITIS_LOOP_34_1 grp_compute_near_Pipeline_VITIS_LOOP_39_2_fu_142 compute_near_Pipeline_VITIS_LOOP_39_2 grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_150 compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4} INSTDATA {compute_near {DEPTH 1 CHILDREN {grp_compute_near_Pipeline_VITIS_LOOP_34_1_fu_134 grp_compute_near_Pipeline_VITIS_LOOP_39_2_fu_142 grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_150}} grp_compute_near_Pipeline_VITIS_LOOP_34_1_fu_134 {DEPTH 2 CHILDREN {}} grp_compute_near_Pipeline_VITIS_LOOP_39_2_fu_142 {DEPTH 2 CHILDREN {}} grp_compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4_fu_150 {DEPTH 2 CHILDREN {}}} MODULEDATA {compute_near_Pipeline_VITIS_LOOP_34_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_92_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_near_Pipeline_VITIS_LOOP_39_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_92_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_near_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_47_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_129_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_3_VITIS_LOOP_47_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U7 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:50 VARIABLE feature_delta LOOP VITIS_LOOP_46_3_VITIS_LOOP_47_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U9 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:51 VARIABLE mul LOOP VITIS_LOOP_46_3_VITIS_LOOP_47_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U8 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:51 VARIABLE sum_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_47_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U7 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:50 VARIABLE feature_delta_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_47_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U9 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:51 VARIABLE mul_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_47_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U8 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:51 VARIABLE sum_1_1 LOOP VITIS_LOOP_46_3_VITIS_LOOP_47_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 7 BRAM 0 URAM 0}} compute_near {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME searchStream_fifo_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:27 VARIABLE searchStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME queryStream_fifo_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:28 VARIABLE queryStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 7 BRAM 2 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.262 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_near.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_near.
Execute         syn_report -model compute_near -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command       autosyn done; 2.24 sec.
Command     csynth_design done; 11.03 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.41 seconds. CPU system time: 1.51 seconds. Elapsed time: 11.03 seconds; current allocated memory: 56.797 MB.
Execute     cleanup_all 
