=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+e1a876dba
	Revision: v8.0.0-8134-ge1a876dba
	Compiled: 2023-07-09T14:59:04
	Compiler: GNU 11.3.0 on Linux-5.15.90.1-microsoft-standard-WSL2 x86_64
	Build Info: release IPO VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Architecture: EArch.xml
Reading FPGA Architecture file
Using Lut input width of: 4
Input verilog file: blink.v
Using the odin_ii parser for elaboration
--------------------------------------------------------------------
High-level Synthesis Begin
Parser starting - we'll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file /home/majx/vtr-verilog-to-routing/doc/src/quickstart/blink.v to parse list
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	blink
==========================

Elaboration Time: 0.2ms
--------------------------------------------------------------------
Successful Elaboration of the design by Odin-II
Performing Optimization on the Netlist

Optimization Time: 0.0ms
--------------------------------------------------------------------
Successful Optimization of netlist by Odin-II
Performing Partial Technology Mapping to the target device

Techmap Time: 0.0ms
--------------------------------------------------------------------
Successful Partial Technology Mapping by Odin-II
Outputting the netlist to the specified output format

Hard Multiplier Distribution
============================


Total # of multipliers = 0

Hard adder Distribution
============================


Total # of chains = 1

Hard adder chain Details
============================


The Number of Hard Block adders in the Longest Chain: 6


The Total Number of Hard Block adders: 6


Geometric mean adder/subtractor chain length: 6.00

Hard MINUS Distribution
============================


Total # of chains = 0

Hard sub chain Details
============================


The Number of Hard Block subs in the Longest Chain: 0


The Total Number of Hard Block subs: 0

	==== Stats ====
Number of <CLOCK_NODE> node:              1
Number of <INPUT_NODE> node:              1
Number of <OUTPUT_NODE> node:             1
Number of <FF_NODE> node:                 5
Number of <ADD> node:                     6
Number of <LOGICAL_NOT> node:             2
Number of <LOGICAL_OR> node:              5
Number of <LOGICAL_XOR> node:             4
Number of <MUX_2> node:                   6
Number of <GENERIC> node:                 22
Total estimated number of lut:            24
Total number of node:                     34
Longest path:                             19
Average path:                             5

	BLIF file available at blink.odin.blif

Total Synthesis Time: 0.3ms
--------------------------------------------------------------------
odin_ii synthesis has finished with code: 0

--------------------------------------------------------------------
Total time: 6.4ms
Odin ran with exit status: 0
Odin II took 0.01 seconds (max_rss 5.6 MiB)
