{"vcs1":{"timestamp_begin":1698966522.676715836, "rt":0.36, "ut":0.14, "st":0.13}}
{"vcselab":{"timestamp_begin":1698966523.092238627, "rt":0.41, "ut":0.23, "st":0.12}}
{"link":{"timestamp_begin":1698966523.533035161, "rt":0.27, "ut":0.07, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698966522.334848272}
{"VCS_COMP_START_TIME": 1698966522.334848272}
{"VCS_COMP_END_TIME": 1698966523.859436328}
{"VCS_USER_OPTIONS": "-q -nc -sverilog TB.sv uart.sv"}
{"vcs1": {"peak_mem": 338404}}
{"stitch_vcselab": {"peak_mem": 222592}}
