{"vcs1":{"timestamp_begin":1738062220.204288339, "rt":0.24, "ut":0.12, "st":0.08}}
{"vcselab":{"timestamp_begin":1738062220.517589712, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1738062220.834962988, "rt":0.14, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738062219.967412729}
{"VCS_COMP_START_TIME": 1738062219.967412729}
{"VCS_COMP_END_TIME": 1738062221.044826533}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150352}}
