{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617975745220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617975745220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 16:42:25 2021 " "Processing started: Fri Apr 09 16:42:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617975745220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975745220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975745220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617975745665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617975745665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617975753465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tim.v 0 0 " "Found 0 design units, including 0 entities, in source file tim.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753468 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617975753491 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tsfl FSM.v(24) " "Verilog HDL or VHDL warning at FSM.v(24): object \"tsfl\" assigned a value but never read" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617975753492 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "setpoint FSM.v(32) " "Verilog HDL Always Construct warning at FSM.v(32): inferring latch(es) for variable \"setpoint\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1617975753492 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[0\] FSM.v(32) " "Inferred latch for \"setpoint\[0\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753494 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[1\] FSM.v(32) " "Inferred latch for \"setpoint\[1\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753494 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[2\] FSM.v(32) " "Inferred latch for \"setpoint\[2\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753494 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[3\] FSM.v(32) " "Inferred latch for \"setpoint\[3\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753494 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[4\] FSM.v(32) " "Inferred latch for \"setpoint\[4\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753494 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[5\] FSM.v(32) " "Inferred latch for \"setpoint\[5\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753495 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[6\] FSM.v(32) " "Inferred latch for \"setpoint\[6\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753495 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[7\] FSM.v(32) " "Inferred latch for \"setpoint\[7\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753495 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[8\] FSM.v(32) " "Inferred latch for \"setpoint\[8\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753495 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[9\] FSM.v(32) " "Inferred latch for \"setpoint\[9\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753495 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[10\] FSM.v(32) " "Inferred latch for \"setpoint\[10\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753495 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[11\] FSM.v(32) " "Inferred latch for \"setpoint\[11\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753495 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[12\] FSM.v(32) " "Inferred latch for \"setpoint\[12\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753495 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[13\] FSM.v(32) " "Inferred latch for \"setpoint\[13\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753495 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[14\] FSM.v(32) " "Inferred latch for \"setpoint\[14\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753495 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[15\] FSM.v(32) " "Inferred latch for \"setpoint\[15\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753495 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[16\] FSM.v(32) " "Inferred latch for \"setpoint\[16\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753495 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[17\] FSM.v(32) " "Inferred latch for \"setpoint\[17\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753495 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[18\] FSM.v(32) " "Inferred latch for \"setpoint\[18\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753495 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[19\] FSM.v(32) " "Inferred latch for \"setpoint\[19\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753496 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[20\] FSM.v(32) " "Inferred latch for \"setpoint\[20\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753496 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[21\] FSM.v(32) " "Inferred latch for \"setpoint\[21\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753496 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[22\] FSM.v(32) " "Inferred latch for \"setpoint\[22\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753496 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[23\] FSM.v(32) " "Inferred latch for \"setpoint\[23\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753496 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[24\] FSM.v(32) " "Inferred latch for \"setpoint\[24\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753496 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[25\] FSM.v(32) " "Inferred latch for \"setpoint\[25\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753496 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[26\] FSM.v(32) " "Inferred latch for \"setpoint\[26\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753496 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[27\] FSM.v(32) " "Inferred latch for \"setpoint\[27\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753496 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[28\] FSM.v(32) " "Inferred latch for \"setpoint\[28\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753496 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[29\] FSM.v(32) " "Inferred latch for \"setpoint\[29\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753496 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[30\] FSM.v(32) " "Inferred latch for \"setpoint\[30\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753496 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[31\] FSM.v(32) " "Inferred latch for \"setpoint\[31\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753496 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setpoint\[32\] FSM.v(32) " "Inferred latch for \"setpoint\[32\]\" at FSM.v(32)" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975753496 "|FSM"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "setpoint\[13\] setpoint\[8\] " "Duplicate LATCH primitive \"setpoint\[13\]\" merged with LATCH primitive \"setpoint\[8\]\"" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1617975753805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "setpoint\[14\] setpoint\[8\] " "Duplicate LATCH primitive \"setpoint\[14\]\" merged with LATCH primitive \"setpoint\[8\]\"" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1617975753805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "setpoint\[16\] setpoint\[8\] " "Duplicate LATCH primitive \"setpoint\[16\]\" merged with LATCH primitive \"setpoint\[8\]\"" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1617975753805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "setpoint\[18\] setpoint\[8\] " "Duplicate LATCH primitive \"setpoint\[18\]\" merged with LATCH primitive \"setpoint\[8\]\"" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1617975753805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "setpoint\[22\] setpoint\[8\] " "Duplicate LATCH primitive \"setpoint\[22\]\" merged with LATCH primitive \"setpoint\[8\]\"" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1617975753805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "setpoint\[23\] setpoint\[8\] " "Duplicate LATCH primitive \"setpoint\[23\]\" merged with LATCH primitive \"setpoint\[8\]\"" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1617975753805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "setpoint\[24\] setpoint\[8\] " "Duplicate LATCH primitive \"setpoint\[24\]\" merged with LATCH primitive \"setpoint\[8\]\"" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1617975753805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "setpoint\[26\] setpoint\[8\] " "Duplicate LATCH primitive \"setpoint\[26\]\" merged with LATCH primitive \"setpoint\[8\]\"" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1617975753805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "setpoint\[19\] setpoint\[10\] " "Duplicate LATCH primitive \"setpoint\[19\]\" merged with LATCH primitive \"setpoint\[10\]\"" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1617975753805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "setpoint\[27\] setpoint\[10\] " "Duplicate LATCH primitive \"setpoint\[27\]\" merged with LATCH primitive \"setpoint\[10\]\"" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1617975753805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "setpoint\[28\] setpoint\[10\] " "Duplicate LATCH primitive \"setpoint\[28\]\" merged with LATCH primitive \"setpoint\[10\]\"" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1617975753805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "setpoint\[20\] setpoint\[15\] " "Duplicate LATCH primitive \"setpoint\[20\]\" merged with LATCH primitive \"setpoint\[15\]\"" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1617975753805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "setpoint\[21\] setpoint\[15\] " "Duplicate LATCH primitive \"setpoint\[21\]\" merged with LATCH primitive \"setpoint\[15\]\"" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1617975753805 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1617975753805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setpoint\[8\] " "Latch setpoint\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.LED_2_ON " "Ports D and ENA on the latch are fed by the same signal state.LED_2_ON" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1617975753805 ""}  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1617975753805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setpoint\[10\] " "Latch setpoint\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.LED_1_ON " "Ports D and ENA on the latch are fed by the same signal state.LED_1_ON" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1617975753805 ""}  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1617975753805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setpoint\[15\] " "Latch setpoint\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.IDLE " "Ports D and ENA on the latch are fed by the same signal state.IDLE" {  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1617975753805 ""}  } { { "FSM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1617975753805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617975753872 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1617975754099 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617975754233 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617975754233 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617975754295 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617975754295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617975754295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617975754295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617975754325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 16:42:34 2021 " "Processing ended: Fri Apr 09 16:42:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617975754325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617975754325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617975754325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617975754325 ""}
