{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750819800995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750819801001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 10:50:00 2025 " "Processing started: Wed Jun 25 10:50:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750819801001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819801001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819801001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750819801466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750819801466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/rom/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/rom/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../ROM/ROM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ROM/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750819811688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/ram/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/ram/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750819811693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750819811697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811697 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CU.v(177) " "Verilog HDL Module Instantiation warning at CU.v(177): ignored dangling comma in List of Port Connections" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 177 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750819811701 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CU.v(187) " "Verilog HDL Module Instantiation warning at CU.v(187): ignored dangling comma in List of Port Connections" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 187 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750819811702 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CU.v(196) " "Verilog HDL Module Instantiation warning at CU.v(196): ignored dangling comma in List of Port Connections" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 196 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750819811702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/cu/cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/cu/cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750819811702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hakim/desktop/cpu/cpu_architecture/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hakim/desktop/cpu/cpu_architecture/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750819811706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750819811711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811711 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750819811760 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR CPU.v(25) " "Verilog HDL Always Construct warning at CPU.v(25): inferring latch(es) for variable \"IR\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750819811766 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] CPU.v(25) " "Inferred latch for \"IR\[0\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811766 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] CPU.v(25) " "Inferred latch for \"IR\[1\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811766 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] CPU.v(25) " "Inferred latch for \"IR\[2\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811766 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] CPU.v(25) " "Inferred latch for \"IR\[3\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811766 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] CPU.v(25) " "Inferred latch for \"IR\[4\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811766 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] CPU.v(25) " "Inferred latch for \"IR\[5\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811766 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] CPU.v(25) " "Inferred latch for \"IR\[6\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811766 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] CPU.v(25) " "Inferred latch for \"IR\[7\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811766 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] CPU.v(25) " "Inferred latch for \"IR\[8\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811766 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] CPU.v(25) " "Inferred latch for \"IR\[9\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811766 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] CPU.v(25) " "Inferred latch for \"IR\[10\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811766 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] CPU.v(25) " "Inferred latch for \"IR\[11\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811766 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[12\] CPU.v(25) " "Inferred latch for \"IR\[12\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811766 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] CPU.v(25) " "Inferred latch for \"IR\[13\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811766 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[14\] CPU.v(25) " "Inferred latch for \"IR\[14\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811766 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[15\] CPU.v(25) " "Inferred latch for \"IR\[15\]\" at CPU.v(25)" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811766 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm_inst " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm_inst\"" {  } { { "CPU.v" "fsm_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750819811768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM.v(53) " "Verilog HDL assignment warning at FSM.v(53): truncated value with size 32 to match size of target (8)" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/FSM/FSM.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750819811770 "|CPU|FSM:fsm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:cu_inst " "Elaborating entity \"CU\" for hierarchy \"CU:cu_inst\"" {  } { { "CPU.v" "cu_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750819811772 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_data_in CU.v(32) " "Verilog HDL Always Construct warning at CU.v(32): inferring latch(es) for variable \"ram_data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750819811781 "|CPU|CU:cu_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_a CU.v(32) " "Verilog HDL Always Construct warning at CU.v(32): inferring latch(es) for variable \"alu_a\", which holds its previous value in one or more paths through the always construct" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750819811781 "|CPU|CU:cu_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_state CU.v(32) " "Verilog HDL Always Construct warning at CU.v(32): inferring latch(es) for variable \"alu_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750819811781 "|CPU|CU:cu_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_b CU.v(32) " "Verilog HDL Always Construct warning at CU.v(32): inferring latch(es) for variable \"alu_b\", which holds its previous value in one or more paths through the always construct" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750819811781 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[0\] CU.v(32) " "Inferred latch for \"alu_b\[0\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811783 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[1\] CU.v(32) " "Inferred latch for \"alu_b\[1\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811783 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[2\] CU.v(32) " "Inferred latch for \"alu_b\[2\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811783 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[3\] CU.v(32) " "Inferred latch for \"alu_b\[3\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811783 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[4\] CU.v(32) " "Inferred latch for \"alu_b\[4\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811783 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[5\] CU.v(32) " "Inferred latch for \"alu_b\[5\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811783 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[6\] CU.v(32) " "Inferred latch for \"alu_b\[6\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[7\] CU.v(32) " "Inferred latch for \"alu_b\[7\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[8\] CU.v(32) " "Inferred latch for \"alu_b\[8\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[9\] CU.v(32) " "Inferred latch for \"alu_b\[9\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[10\] CU.v(32) " "Inferred latch for \"alu_b\[10\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[11\] CU.v(32) " "Inferred latch for \"alu_b\[11\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[12\] CU.v(32) " "Inferred latch for \"alu_b\[12\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[13\] CU.v(32) " "Inferred latch for \"alu_b\[13\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[14\] CU.v(32) " "Inferred latch for \"alu_b\[14\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[15\] CU.v(32) " "Inferred latch for \"alu_b\[15\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_state.10 CU.v(32) " "Inferred latch for \"alu_state.10\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_state.01 CU.v(32) " "Inferred latch for \"alu_state.01\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_state.00 CU.v(32) " "Inferred latch for \"alu_state.00\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[0\] CU.v(32) " "Inferred latch for \"alu_a\[0\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[1\] CU.v(32) " "Inferred latch for \"alu_a\[1\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[2\] CU.v(32) " "Inferred latch for \"alu_a\[2\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[3\] CU.v(32) " "Inferred latch for \"alu_a\[3\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[4\] CU.v(32) " "Inferred latch for \"alu_a\[4\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[5\] CU.v(32) " "Inferred latch for \"alu_a\[5\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811784 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[6\] CU.v(32) " "Inferred latch for \"alu_a\[6\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811785 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[7\] CU.v(32) " "Inferred latch for \"alu_a\[7\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811785 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[8\] CU.v(32) " "Inferred latch for \"alu_a\[8\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811785 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[9\] CU.v(32) " "Inferred latch for \"alu_a\[9\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811785 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[10\] CU.v(32) " "Inferred latch for \"alu_a\[10\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811785 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[11\] CU.v(32) " "Inferred latch for \"alu_a\[11\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811785 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[12\] CU.v(32) " "Inferred latch for \"alu_a\[12\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811785 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[13\] CU.v(32) " "Inferred latch for \"alu_a\[13\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811785 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[14\] CU.v(32) " "Inferred latch for \"alu_a\[14\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811785 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[15\] CU.v(32) " "Inferred latch for \"alu_a\[15\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811785 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[0\] CU.v(32) " "Inferred latch for \"ram_data_in\[0\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811785 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[1\] CU.v(32) " "Inferred latch for \"ram_data_in\[1\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811785 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[2\] CU.v(32) " "Inferred latch for \"ram_data_in\[2\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811785 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[3\] CU.v(32) " "Inferred latch for \"ram_data_in\[3\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811785 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[4\] CU.v(32) " "Inferred latch for \"ram_data_in\[4\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811785 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[5\] CU.v(32) " "Inferred latch for \"ram_data_in\[5\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811785 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[6\] CU.v(32) " "Inferred latch for \"ram_data_in\[6\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811785 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[7\] CU.v(32) " "Inferred latch for \"ram_data_in\[7\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811786 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[8\] CU.v(32) " "Inferred latch for \"ram_data_in\[8\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811786 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[9\] CU.v(32) " "Inferred latch for \"ram_data_in\[9\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811786 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[10\] CU.v(32) " "Inferred latch for \"ram_data_in\[10\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811786 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[11\] CU.v(32) " "Inferred latch for \"ram_data_in\[11\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811786 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[12\] CU.v(32) " "Inferred latch for \"ram_data_in\[12\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811786 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[13\] CU.v(32) " "Inferred latch for \"ram_data_in\[13\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811786 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[14\] CU.v(32) " "Inferred latch for \"ram_data_in\[14\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811786 "|CPU|CU:cu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[15\] CU.v(32) " "Inferred latch for \"ram_data_in\[15\]\" at CU.v(32)" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811786 "|CPU|CU:cu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM CU:cu_inst\|ROM:rom_inst " "Elaborating entity \"ROM\" for hierarchy \"CU:cu_inst\|ROM:rom_inst\"" {  } { { "../CU/CU.v" "rom_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750819811817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM CU:cu_inst\|RAM:ram_inst " "Elaborating entity \"RAM\" for hierarchy \"CU:cu_inst\|RAM:ram_inst\"" {  } { { "../CU/CU.v" "ram_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750819811821 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out RAM.v(13) " "Verilog HDL Always Construct warning at RAM.v(13): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750819811823 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] RAM.v(13) " "Inferred latch for \"data_out\[0\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811823 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] RAM.v(13) " "Inferred latch for \"data_out\[1\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811823 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] RAM.v(13) " "Inferred latch for \"data_out\[2\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811823 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] RAM.v(13) " "Inferred latch for \"data_out\[3\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811823 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] RAM.v(13) " "Inferred latch for \"data_out\[4\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811823 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] RAM.v(13) " "Inferred latch for \"data_out\[5\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811823 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] RAM.v(13) " "Inferred latch for \"data_out\[6\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811823 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] RAM.v(13) " "Inferred latch for \"data_out\[7\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811823 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] RAM.v(13) " "Inferred latch for \"data_out\[8\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811823 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] RAM.v(13) " "Inferred latch for \"data_out\[9\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811824 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] RAM.v(13) " "Inferred latch for \"data_out\[10\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811824 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] RAM.v(13) " "Inferred latch for \"data_out\[11\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811824 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] RAM.v(13) " "Inferred latch for \"data_out\[12\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811824 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] RAM.v(13) " "Inferred latch for \"data_out\[13\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811824 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] RAM.v(13) " "Inferred latch for \"data_out\[14\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811824 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] RAM.v(13) " "Inferred latch for \"data_out\[15\]\" at RAM.v(13)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811824 "|CPU|CU:cu_inst|RAM:ram_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CU:cu_inst\|ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"CU:cu_inst\|ALU:alu_inst\"" {  } { { "../CU/CU.v" "alu_inst" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750819811825 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.v(15) " "Verilog HDL Always Construct warning at ALU.v(15): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750819811828 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.v(15) " "Inferred latch for \"result\[0\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811828 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.v(15) " "Inferred latch for \"result\[1\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811828 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.v(15) " "Inferred latch for \"result\[2\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811828 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.v(15) " "Inferred latch for \"result\[3\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811828 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.v(15) " "Inferred latch for \"result\[4\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811828 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.v(15) " "Inferred latch for \"result\[5\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811828 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.v(15) " "Inferred latch for \"result\[6\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811828 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.v(15) " "Inferred latch for \"result\[7\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811828 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.v(15) " "Inferred latch for \"result\[8\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811828 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.v(15) " "Inferred latch for \"result\[9\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811828 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.v(15) " "Inferred latch for \"result\[10\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811828 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.v(15) " "Inferred latch for \"result\[11\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811828 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.v(15) " "Inferred latch for \"result\[12\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811828 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.v(15) " "Inferred latch for \"result\[13\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811828 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.v(15) " "Inferred latch for \"result\[14\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811828 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.v(15) " "Inferred latch for \"result\[15\]\" at ALU.v(15)" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819811828 "|CPU|CU:cu_inst|ALU:alu_inst"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR\[9\] IR\[8\] " "Duplicate LATCH primitive \"IR\[9\]\" merged with LATCH primitive \"IR\[8\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750819812592 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR\[10\] IR\[8\] " "Duplicate LATCH primitive \"IR\[10\]\" merged with LATCH primitive \"IR\[8\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750819812592 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR\[11\] IR\[8\] " "Duplicate LATCH primitive \"IR\[11\]\" merged with LATCH primitive \"IR\[8\]\"" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1750819812592 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1750819812592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[0\] " "Latch CU:cu_inst\|ram_data_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812593 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[1\] " "Latch CU:cu_inst\|ram_data_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812593 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[2\] " "Latch CU:cu_inst\|ram_data_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812593 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[3\] " "Latch CU:cu_inst\|ram_data_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812593 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[4\] " "Latch CU:cu_inst\|ram_data_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812593 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[5\] " "Latch CU:cu_inst\|ram_data_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812593 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[6\] " "Latch CU:cu_inst\|ram_data_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812593 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[7\] " "Latch CU:cu_inst\|ram_data_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812593 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[8\] " "Latch CU:cu_inst\|ram_data_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812593 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[9\] " "Latch CU:cu_inst\|ram_data_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812593 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[10\] " "Latch CU:cu_inst\|ram_data_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812593 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[11\] " "Latch CU:cu_inst\|ram_data_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812593 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[12\] " "Latch CU:cu_inst\|ram_data_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812593 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[13\] " "Latch CU:cu_inst\|ram_data_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812593 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[14\] " "Latch CU:cu_inst\|ram_data_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812593 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ram_data_in\[15\] " "Latch CU:cu_inst\|ram_data_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812594 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[0\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812594 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[1\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812594 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[2\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812594 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[3\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812594 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[4\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812594 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[5\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812594 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[6\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812594 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[7\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812594 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[8\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812594 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[9\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812594 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[10\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812594 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[11\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812594 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[12\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812594 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[13\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812595 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[14\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812595 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|RAM:ram_inst\|data_out\[15\] " "Latch CU:cu_inst\|RAM:ram_inst\|data_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812595 ""}  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[0\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812595 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[1\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812595 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[2\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812595 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[3\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812595 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[4\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812595 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[5\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812595 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[6\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812595 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[7\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812595 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[8\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812595 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[9\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812596 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[10\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812596 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[11\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812596 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[12\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812596 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[13\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812596 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[14\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812596 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu_inst\|ALU:alu_inst\|result\[15\] " "Latch CU:cu_inst\|ALU:alu_inst\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750819812596 ""}  } { { "../ALU/ALU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/ALU/ALU.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750819812596 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rom_data\[4\] GND " "Pin \"rom_data\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750819812950 "|CPU|rom_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rom_data\[5\] GND " "Pin \"rom_data\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750819812950 "|CPU|rom_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_read_addr\[4\] GND " "Pin \"ram_read_addr\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750819812950 "|CPU|ram_read_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_read_addr\[5\] GND " "Pin \"ram_read_addr\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750819812950 "|CPU|ram_read_addr[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750819812950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "974 " "Implemented 974 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750819814007 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750819814007 ""} { "Info" "ICUT_CUT_TM_LCELLS" "895 " "Implemented 895 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750819814007 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750819814007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750819814142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 10:50:14 2025 " "Processing ended: Wed Jun 25 10:50:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750819814142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750819814142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750819814142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750819814142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1750819815876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750819815883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 10:50:15 2025 " "Processing started: Wed Jun 25 10:50:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750819815883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1750819815883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1750819815883 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1750819816066 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1750819816067 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1750819816067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1750819816116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1750819816116 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPU 5M1270ZT144C4 " "Automatically selected device 5M1270ZT144C4 for design CPU" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1750819816298 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1750819816298 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750819816390 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750819816395 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C4 " "Device 5M240ZT144C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750819816754 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C4 " "Device 5M570ZT144C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750819816754 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1750819816754 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "79 79 " "No exact pin location assignment(s) for 79 pins of 79 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1750819816800 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "94 " "The Timing Analyzer is analyzing 94 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1750819816857 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750819816860 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750819816863 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1750819816879 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1750819816879 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750819816879 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750819816879 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750819816879 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CU:cu_inst\|alu_state.10_448 " "   1.000 CU:cu_inst\|alu_state.10_448" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750819816879 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 FSM:fsm_inst\|current_state\[0\] " "   1.000 FSM:fsm_inst\|current_state\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1750819816879 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1750819816879 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750819816898 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750819816898 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1750819816912 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 3 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1750819816945 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CU:cu_inst\|alu_a\[1\]~0 Global clock " "Automatically promoted signal \"CU:cu_inst\|alu_a\[1\]~0\" to use Global clock" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1750819816946 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CU:cu_inst\|alu_b\[15\]~0 Global clock " "Automatically promoted signal \"CU:cu_inst\|alu_b\[15\]~0\" to use Global clock" {  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 32 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1750819816946 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CU:cu_inst\|Selector6~1 Global clock " "Automatically promoted some destinations of signal \"CU:cu_inst\|Selector6~1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram_write " "Destination \"ram_write\" may be non-global or may not use global clock" {  } { { "CPU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/CPU.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750819816946 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CU:cu_inst\|RAM:ram_inst\|memory~1261 " "Destination \"CU:cu_inst\|RAM:ram_inst\|memory~1261\" may be non-global or may not use global clock" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750819816946 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CU:cu_inst\|RAM:ram_inst\|memory~1263 " "Destination \"CU:cu_inst\|RAM:ram_inst\|memory~1263\" may be non-global or may not use global clock" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750819816946 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CU:cu_inst\|RAM:ram_inst\|memory~1265 " "Destination \"CU:cu_inst\|RAM:ram_inst\|memory~1265\" may be non-global or may not use global clock" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750819816946 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CU:cu_inst\|RAM:ram_inst\|memory~1267 " "Destination \"CU:cu_inst\|RAM:ram_inst\|memory~1267\" may be non-global or may not use global clock" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750819816946 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CU:cu_inst\|RAM:ram_inst\|memory~1269 " "Destination \"CU:cu_inst\|RAM:ram_inst\|memory~1269\" may be non-global or may not use global clock" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750819816946 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CU:cu_inst\|RAM:ram_inst\|memory~1271 " "Destination \"CU:cu_inst\|RAM:ram_inst\|memory~1271\" may be non-global or may not use global clock" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750819816946 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CU:cu_inst\|RAM:ram_inst\|memory~1273 " "Destination \"CU:cu_inst\|RAM:ram_inst\|memory~1273\" may be non-global or may not use global clock" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750819816946 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CU:cu_inst\|RAM:ram_inst\|memory~1275 " "Destination \"CU:cu_inst\|RAM:ram_inst\|memory~1275\" may be non-global or may not use global clock" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750819816946 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CU:cu_inst\|RAM:ram_inst\|memory~1276 " "Destination \"CU:cu_inst\|RAM:ram_inst\|memory~1276\" may be non-global or may not use global clock" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/RAM/RAM.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1750819816946 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1750819816946 ""}  } { { "../CU/CU.v" "" { Text "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CU/CU.v" 39 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1750819816946 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1750819816948 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1750819816957 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1750819817011 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1750819817111 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1750819817112 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1750819817112 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750819817113 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "78 unused 3.3V 1 77 0 " "Number of I/O pins in group: 78 (unused VREF, 3.3V VCCIO, 1 input, 77 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1750819817115 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1750819817115 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1750819817115 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 24 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750819817115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750819817115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750819817115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750819817115 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1750819817115 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1750819817115 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750819817149 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1750819817163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750819817306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750819817643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750819817656 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750819821245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750819821245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750819821390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1750819822228 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750819822228 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1750819823309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1750819824040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750819824041 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.63 " "Total time spent on timing analysis during the Fitter is 1.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1750819824121 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750819824130 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1750819824175 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/Hakim/Desktop/cpu/CPU_Architecture/CPU/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750819824236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6166 " "Peak virtual memory: 6166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750819824281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 10:50:24 2025 " "Processing ended: Wed Jun 25 10:50:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750819824281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750819824281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750819824281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750819824281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1750819825436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750819825443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 10:50:25 2025 " "Processing started: Wed Jun 25 10:50:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750819825443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750819825443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750819825443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1750819825743 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1750819825791 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750819825798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750819825903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 10:50:25 2025 " "Processing ended: Wed Jun 25 10:50:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750819825903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750819825903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750819825903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750819825903 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1750819826624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1750819827341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750819827349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 10:50:26 2025 " "Processing started: Wed Jun 25 10:50:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750819827349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1750819827349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1750819827349 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1750819827503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1750819827819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1750819827819 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750819827954 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750819828613 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "94 " "The Timing Analyzer is analyzing 94 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1750819828654 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1750819828679 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1750819828679 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1750819828681 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CU:cu_inst\|alu_state.10_448 CU:cu_inst\|alu_state.10_448 " "create_clock -period 1.000 -name CU:cu_inst\|alu_state.10_448 CU:cu_inst\|alu_state.10_448" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1750819828681 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:fsm_inst\|current_state\[0\] FSM:fsm_inst\|current_state\[0\] " "create_clock -period 1.000 -name FSM:fsm_inst\|current_state\[0\] FSM:fsm_inst\|current_state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1750819828681 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750819828681 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1750819828688 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1750819828706 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750819828712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.419 " "Worst-case setup slack is -12.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750819828714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750819828714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.419            -292.117 CU:cu_inst\|alu_state.10_448  " "  -12.419            -292.117 CU:cu_inst\|alu_state.10_448 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750819828714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.986            -531.660 FSM:fsm_inst\|current_state\[0\]  " "  -11.986            -531.660 FSM:fsm_inst\|current_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750819828714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.300           -2125.254 clk  " "   -9.300           -2125.254 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750819828714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750819828714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.372 " "Worst-case hold slack is -3.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750819828723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750819828723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.372             -64.858 FSM:fsm_inst\|current_state\[0\]  " "   -3.372             -64.858 FSM:fsm_inst\|current_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750819828723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.557              -6.675 CU:cu_inst\|alu_state.10_448  " "   -1.557              -6.675 CU:cu_inst\|alu_state.10_448 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750819828723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.912              -1.152 clk  " "   -0.912              -1.152 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750819828723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750819828723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750819828727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750819828732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750819828736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750819828736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750819828736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.347            -176.154 FSM:fsm_inst\|current_state\[0\]  " "   -1.347            -176.154 FSM:fsm_inst\|current_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750819828736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 CU:cu_inst\|alu_state.10_448  " "    0.500               0.000 CU:cu_inst\|alu_state.10_448 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750819828736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750819828736 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1750819828824 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750819828839 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750819828840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750819828915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 10:50:28 2025 " "Processing ended: Wed Jun 25 10:50:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750819828915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750819828915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750819828915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1750819828915 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 124 s " "Quartus Prime Full Compilation was successful. 0 errors, 124 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1750819829539 ""}
