// Seed: 1273556758
module module_0 (
    output wor id_0,
    output uwire id_1,
    input uwire id_2,
    input wire id_3,
    input uwire id_4,
    output tri id_5,
    input supply1 id_6,
    input tri id_7,
    input wor id_8
);
  module_2 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_0,
      id_3,
      id_5,
      id_5,
      id_1,
      id_0,
      id_0,
      id_8
  );
  assign modCall_1.id_4 = 0;
  assign id_0 = 1;
  assign id_1 = id_7 - 1;
  wire id_10 = !id_4;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0
  );
endmodule
module module_2 (
    input wire id_0,
    output wor id_1,
    input supply0 id_2,
    output wand id_3,
    input tri0 id_4,
    output wand id_5,
    output tri1 id_6,
    output tri1 id_7,
    output wand id_8,
    output wand id_9,
    input tri1 id_10
);
  wire id_12;
endmodule
