// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "02/12/2015 21:03:20"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ns/ 1 ps

module Processor (
	Clk,
	Reset,
	LoadA,
	LoadB,
	Execute,
	Din,
	F,
	R,
	LED,
	Aval,
	Bval,
	AhexL,
	AhexU,
	BhexL,
	BhexU);
input 	Clk;
input 	Reset;
input 	LoadA;
input 	LoadB;
input 	Execute;
input 	[7:0] Din;
input 	[2:0] F;
input 	[1:0] R;
output 	[3:0] LED;
output 	[7:0] Aval;
output 	[7:0] Bval;
output 	[6:0] AhexL;
output 	[6:0] AhexU;
output 	[6:0] BhexL;
output 	[6:0] BhexU;

// Design Ports Information
// LED[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[2]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[3]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[4]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[5]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[6]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[7]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LoadB	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LoadA	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Execute	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Din[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// F[2]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// F[0]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// F[1]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Processor_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \Aval[0]~output_o ;
wire \Aval[1]~output_o ;
wire \Aval[2]~output_o ;
wire \Aval[3]~output_o ;
wire \Aval[4]~output_o ;
wire \Aval[5]~output_o ;
wire \Aval[6]~output_o ;
wire \Aval[7]~output_o ;
wire \Bval[0]~output_o ;
wire \Bval[1]~output_o ;
wire \Bval[2]~output_o ;
wire \Bval[3]~output_o ;
wire \Bval[4]~output_o ;
wire \Bval[5]~output_o ;
wire \Bval[6]~output_o ;
wire \Bval[7]~output_o ;
wire \AhexL[0]~output_o ;
wire \AhexL[1]~output_o ;
wire \AhexL[2]~output_o ;
wire \AhexL[3]~output_o ;
wire \AhexL[4]~output_o ;
wire \AhexL[5]~output_o ;
wire \AhexL[6]~output_o ;
wire \AhexU[0]~output_o ;
wire \AhexU[1]~output_o ;
wire \AhexU[2]~output_o ;
wire \AhexU[3]~output_o ;
wire \AhexU[4]~output_o ;
wire \AhexU[5]~output_o ;
wire \AhexU[6]~output_o ;
wire \BhexL[0]~output_o ;
wire \BhexL[1]~output_o ;
wire \BhexL[2]~output_o ;
wire \BhexL[3]~output_o ;
wire \BhexL[4]~output_o ;
wire \BhexL[5]~output_o ;
wire \BhexL[6]~output_o ;
wire \BhexU[0]~output_o ;
wire \BhexU[1]~output_o ;
wire \BhexU[2]~output_o ;
wire \BhexU[3]~output_o ;
wire \BhexU[4]~output_o ;
wire \BhexU[5]~output_o ;
wire \BhexU[6]~output_o ;
wire \Reset~input_o ;
wire \LoadB~input_o ;
wire \LoadA~input_o ;
wire \Execute~input_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \control_unit|Selector1~0_combout ;
wire \control_unit|curr_state.B~feeder_combout ;
wire \control_unit|curr_state.B~q ;
wire \control_unit|curr_state.C~feeder_combout ;
wire \control_unit|curr_state.C~q ;
wire \control_unit|curr_state.D~q ;
wire \control_unit|curr_state.E~q ;
wire \control_unit|curr_state.F~feeder_combout ;
wire \control_unit|curr_state.F~q ;
wire \control_unit|curr_state.G~feeder_combout ;
wire \control_unit|curr_state.G~q ;
wire \control_unit|curr_state.H~feeder_combout ;
wire \control_unit|curr_state.H~q ;
wire \control_unit|curr_state.I~feeder_combout ;
wire \control_unit|curr_state.I~q ;
wire \control_unit|Selector9~0_combout ;
wire \control_unit|curr_state.J~q ;
wire \control_unit|Selector0~0_combout ;
wire \control_unit|curr_state.A~q ;
wire \reg_unit|reg_A|Data_Out[0]~49_combout ;
wire \Din[0]~input_o ;
wire \Din[1]~input_o ;
wire \reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ;
wire \reg_unit|reg_A|Data_Out[1]~6_combout ;
wire \Din[2]~input_o ;
wire \Din[3]~input_o ;
wire \Din[5]~input_o ;
wire \Din[6]~input_o ;
wire \reg_unit|reg_A|Data_Out[6]~31_combout ;
wire \Din[7]~input_o ;
wire \reg_unit|reg_A|Data_Out[7]~36_combout ;
wire \R[1]~input_o ;
wire \R[0]~input_o ;
wire \reg_unit|reg_B|Data_Out[0]~49_combout ;
wire \reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ;
wire \reg_unit|reg_B|Data_Out[1]~6_combout ;
wire \reg_unit|reg_B|Data_Out[2]~11_combout ;
wire \reg_unit|reg_B|Data_Out[3]~16_combout ;
wire \Din[4]~input_o ;
wire \reg_unit|reg_B|Data_Out[4]~21_combout ;
wire \reg_unit|reg_B|Data_Out[5]~26_combout ;
wire \F[0]~input_o ;
wire \F[1]~input_o ;
wire \F[2]~input_o ;
wire \compute_unit|Mux0~0_combout ;
wire \compute_unit|Mux0~1_combout ;
wire \router|Mux1~0_combout ;
wire \reg_unit|reg_B|Data_Out[7]~36_combout ;
wire \reg_unit|reg_B|Data_Out[7]~39_combout ;
wire \reg_unit|reg_B|Data_Out[0]~0_combout ;
wire \control_unit|WideNor0~combout ;
wire \reg_unit|reg_B|Data_Out[7]~_emulated_q ;
wire \reg_unit|reg_B|Data_Out[7]~38_combout ;
wire \reg_unit|reg_B|Data_Out[7]~37_combout ;
wire \reg_unit|reg_B|Data_Out[6]~31_combout ;
wire \reg_unit|reg_B|Data_Out[6]~34_combout ;
wire \reg_unit|reg_B|Data_Out[6]~_emulated_q ;
wire \reg_unit|reg_B|Data_Out[6]~33_combout ;
wire \reg_unit|reg_B|Data_Out[6]~32_combout ;
wire \reg_unit|reg_B|Data_Out[5]~29_combout ;
wire \reg_unit|reg_B|Data_Out[5]~_emulated_q ;
wire \reg_unit|reg_B|Data_Out[5]~28_combout ;
wire \reg_unit|reg_B|Data_Out[5]~27_combout ;
wire \reg_unit|reg_B|Data_Out[4]~24_combout ;
wire \reg_unit|reg_B|Data_Out[4]~_emulated_q ;
wire \reg_unit|reg_B|Data_Out[4]~23_combout ;
wire \reg_unit|reg_B|Data_Out[4]~22_combout ;
wire \reg_unit|reg_B|Data_Out[3]~19_combout ;
wire \reg_unit|reg_B|Data_Out[3]~_emulated_q ;
wire \reg_unit|reg_B|Data_Out[3]~18_combout ;
wire \reg_unit|reg_B|Data_Out[3]~17_combout ;
wire \reg_unit|reg_B|Data_Out[2]~14_combout ;
wire \reg_unit|reg_B|Data_Out[2]~_emulated_q ;
wire \reg_unit|reg_B|Data_Out[2]~13_combout ;
wire \reg_unit|reg_B|Data_Out[2]~12_combout ;
wire \reg_unit|reg_B|Data_Out[1]~9_combout ;
wire \reg_unit|reg_B|Data_Out[1]~_emulated_q ;
wire \reg_unit|reg_B|Data_Out[1]~8_combout ;
wire \reg_unit|reg_B|Data_Out[1]~7_combout ;
wire \reg_unit|reg_B|Data_Out[0]~1_combout ;
wire \reg_unit|reg_B|Data_Out[0]~4_combout ;
wire \reg_unit|reg_B|Data_Out[0]~_emulated_q ;
wire \reg_unit|reg_B|Data_Out[0]~3_combout ;
wire \reg_unit|reg_B|Data_Out[0]~2_combout ;
wire \router|Mux0~0_combout ;
wire \reg_unit|reg_A|Data_Out[7]~39_combout ;
wire \reg_unit|reg_A|Data_Out[0]~0_combout ;
wire \reg_unit|reg_A|Data_Out[7]~_emulated_q ;
wire \reg_unit|reg_A|Data_Out[7]~38_combout ;
wire \reg_unit|reg_A|Data_Out[7]~37_combout ;
wire \reg_unit|reg_A|Data_Out[6]~34_combout ;
wire \reg_unit|reg_A|Data_Out[6]~_emulated_q ;
wire \reg_unit|reg_A|Data_Out[6]~33_combout ;
wire \reg_unit|reg_A|Data_Out[6]~32_combout ;
wire \reg_unit|reg_A|Data_Out[5]~26_combout ;
wire \reg_unit|reg_A|Data_Out[5]~29_combout ;
wire \reg_unit|reg_A|Data_Out[5]~_emulated_q ;
wire \reg_unit|reg_A|Data_Out[5]~28_combout ;
wire \reg_unit|reg_A|Data_Out[5]~27_combout ;
wire \reg_unit|reg_A|Data_Out[4]~21_combout ;
wire \reg_unit|reg_A|Data_Out[4]~24_combout ;
wire \reg_unit|reg_A|Data_Out[4]~_emulated_q ;
wire \reg_unit|reg_A|Data_Out[4]~23_combout ;
wire \reg_unit|reg_A|Data_Out[4]~22_combout ;
wire \reg_unit|reg_A|Data_Out[3]~16_combout ;
wire \reg_unit|reg_A|Data_Out[3]~19_combout ;
wire \reg_unit|reg_A|Data_Out[3]~_emulated_q ;
wire \reg_unit|reg_A|Data_Out[3]~18_combout ;
wire \reg_unit|reg_A|Data_Out[3]~17_combout ;
wire \reg_unit|reg_A|Data_Out[2]~11_combout ;
wire \reg_unit|reg_A|Data_Out[2]~14_combout ;
wire \reg_unit|reg_A|Data_Out[2]~_emulated_q ;
wire \reg_unit|reg_A|Data_Out[2]~13_combout ;
wire \reg_unit|reg_A|Data_Out[2]~12_combout ;
wire \reg_unit|reg_A|Data_Out[1]~9_combout ;
wire \reg_unit|reg_A|Data_Out[1]~_emulated_q ;
wire \reg_unit|reg_A|Data_Out[1]~8_combout ;
wire \reg_unit|reg_A|Data_Out[1]~7_combout ;
wire \reg_unit|reg_A|Data_Out[0]~1_combout ;
wire \reg_unit|reg_A|Data_Out[0]~4_combout ;
wire \reg_unit|reg_A|Data_Out[0]~_emulated_q ;
wire \reg_unit|reg_A|Data_Out[0]~3_combout ;
wire \reg_unit|reg_A|Data_Out[0]~2_combout ;
wire \HexAL|WideOr6~0_combout ;
wire \HexAL|WideOr5~0_combout ;
wire \HexAL|WideOr4~0_combout ;
wire \HexAL|WideOr3~0_combout ;
wire \HexAL|WideOr2~0_combout ;
wire \HexAL|WideOr1~0_combout ;
wire \HexAL|WideOr0~0_combout ;
wire \HexAU|WideOr6~0_combout ;
wire \HexAU|WideOr5~0_combout ;
wire \HexAU|WideOr4~0_combout ;
wire \HexAU|WideOr3~0_combout ;
wire \HexAU|WideOr2~0_combout ;
wire \HexAU|WideOr1~0_combout ;
wire \HexAU|WideOr0~0_combout ;
wire \HexBL|WideOr6~0_combout ;
wire \HexBL|WideOr5~0_combout ;
wire \HexBL|WideOr4~0_combout ;
wire \HexBL|WideOr3~0_combout ;
wire \HexBL|WideOr2~0_combout ;
wire \HexBL|WideOr1~0_combout ;
wire \HexBL|WideOr0~0_combout ;
wire \HexBU|WideOr6~0_combout ;
wire \HexBU|WideOr5~0_combout ;
wire \HexBU|WideOr4~0_combout ;
wire \HexBU|WideOr3~0_combout ;
wire \HexBU|WideOr2~0_combout ;
wire \HexBU|WideOr1~0_combout ;
wire \HexBU|WideOr0~0_combout ;


// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LED[0]~output (
	.i(!\Reset~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LED[1]~output (
	.i(!\LoadB~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LED[2]~output (
	.i(!\LoadA~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LED[3]~output (
	.i(!\Execute~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \Aval[0]~output (
	.i(\reg_unit|reg_A|Data_Out[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[0]~output .bus_hold = "false";
defparam \Aval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \Aval[1]~output (
	.i(\reg_unit|reg_A|Data_Out[1]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[1]~output .bus_hold = "false";
defparam \Aval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \Aval[2]~output (
	.i(\reg_unit|reg_A|Data_Out[2]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[2]~output .bus_hold = "false";
defparam \Aval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \Aval[3]~output (
	.i(\reg_unit|reg_A|Data_Out[3]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[3]~output .bus_hold = "false";
defparam \Aval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \Aval[4]~output (
	.i(\reg_unit|reg_A|Data_Out[4]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[4]~output .bus_hold = "false";
defparam \Aval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \Aval[5]~output (
	.i(\reg_unit|reg_A|Data_Out[5]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[5]~output .bus_hold = "false";
defparam \Aval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \Aval[6]~output (
	.i(\reg_unit|reg_A|Data_Out[6]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[6]~output .bus_hold = "false";
defparam \Aval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \Aval[7]~output (
	.i(\reg_unit|reg_A|Data_Out[7]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[7]~output .bus_hold = "false";
defparam \Aval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \Bval[0]~output (
	.i(\reg_unit|reg_B|Data_Out[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[0]~output .bus_hold = "false";
defparam \Bval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \Bval[1]~output (
	.i(\reg_unit|reg_B|Data_Out[1]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[1]~output .bus_hold = "false";
defparam \Bval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \Bval[2]~output (
	.i(\reg_unit|reg_B|Data_Out[2]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[2]~output .bus_hold = "false";
defparam \Bval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \Bval[3]~output (
	.i(\reg_unit|reg_B|Data_Out[3]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[3]~output .bus_hold = "false";
defparam \Bval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \Bval[4]~output (
	.i(\reg_unit|reg_B|Data_Out[4]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[4]~output .bus_hold = "false";
defparam \Bval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \Bval[5]~output (
	.i(\reg_unit|reg_B|Data_Out[5]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[5]~output .bus_hold = "false";
defparam \Bval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \Bval[6]~output (
	.i(\reg_unit|reg_B|Data_Out[6]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[6]~output .bus_hold = "false";
defparam \Bval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \Bval[7]~output (
	.i(\reg_unit|reg_B|Data_Out[7]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[7]~output .bus_hold = "false";
defparam \Bval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \AhexL[0]~output (
	.i(\HexAL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[0]~output .bus_hold = "false";
defparam \AhexL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \AhexL[1]~output (
	.i(\HexAL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[1]~output .bus_hold = "false";
defparam \AhexL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \AhexL[2]~output (
	.i(\HexAL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[2]~output .bus_hold = "false";
defparam \AhexL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \AhexL[3]~output (
	.i(\HexAL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[3]~output .bus_hold = "false";
defparam \AhexL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \AhexL[4]~output (
	.i(\HexAL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[4]~output .bus_hold = "false";
defparam \AhexL[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \AhexL[5]~output (
	.i(\HexAL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[5]~output .bus_hold = "false";
defparam \AhexL[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \AhexL[6]~output (
	.i(!\HexAL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[6]~output .bus_hold = "false";
defparam \AhexL[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \AhexU[0]~output (
	.i(\HexAU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[0]~output .bus_hold = "false";
defparam \AhexU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \AhexU[1]~output (
	.i(\HexAU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[1]~output .bus_hold = "false";
defparam \AhexU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \AhexU[2]~output (
	.i(\HexAU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[2]~output .bus_hold = "false";
defparam \AhexU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \AhexU[3]~output (
	.i(\HexAU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[3]~output .bus_hold = "false";
defparam \AhexU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \AhexU[4]~output (
	.i(\HexAU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[4]~output .bus_hold = "false";
defparam \AhexU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \AhexU[5]~output (
	.i(\HexAU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[5]~output .bus_hold = "false";
defparam \AhexU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \AhexU[6]~output (
	.i(!\HexAU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[6]~output .bus_hold = "false";
defparam \AhexU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \BhexL[0]~output (
	.i(\HexBL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[0]~output .bus_hold = "false";
defparam \BhexL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \BhexL[1]~output (
	.i(\HexBL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[1]~output .bus_hold = "false";
defparam \BhexL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \BhexL[2]~output (
	.i(\HexBL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[2]~output .bus_hold = "false";
defparam \BhexL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \BhexL[3]~output (
	.i(\HexBL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[3]~output .bus_hold = "false";
defparam \BhexL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \BhexL[4]~output (
	.i(\HexBL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[4]~output .bus_hold = "false";
defparam \BhexL[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \BhexL[5]~output (
	.i(\HexBL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[5]~output .bus_hold = "false";
defparam \BhexL[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \BhexL[6]~output (
	.i(!\HexBL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[6]~output .bus_hold = "false";
defparam \BhexL[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \BhexU[0]~output (
	.i(\HexBU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[0]~output .bus_hold = "false";
defparam \BhexU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \BhexU[1]~output (
	.i(\HexBU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[1]~output .bus_hold = "false";
defparam \BhexU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \BhexU[2]~output (
	.i(\HexBU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[2]~output .bus_hold = "false";
defparam \BhexU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \BhexU[3]~output (
	.i(\HexBU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[3]~output .bus_hold = "false";
defparam \BhexU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \BhexU[4]~output (
	.i(\HexBU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[4]~output .bus_hold = "false";
defparam \BhexU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \BhexU[5]~output (
	.i(\HexBU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[5]~output .bus_hold = "false";
defparam \BhexU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \BhexU[6]~output (
	.i(!\HexBU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[6]~output .bus_hold = "false";
defparam \BhexU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \LoadB~input (
	.i(LoadB),
	.ibar(gnd),
	.o(\LoadB~input_o ));
// synopsys translate_off
defparam \LoadB~input .bus_hold = "false";
defparam \LoadB~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \LoadA~input (
	.i(LoadA),
	.ibar(gnd),
	.o(\LoadA~input_o ));
// synopsys translate_off
defparam \LoadA~input .bus_hold = "false";
defparam \LoadA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Execute~input (
	.i(Execute),
	.ibar(gnd),
	.o(\Execute~input_o ));
// synopsys translate_off
defparam \Execute~input .bus_hold = "false";
defparam \Execute~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N22
cycloneive_lcell_comb \control_unit|Selector1~0 (
// Equation(s):
// \control_unit|Selector1~0_combout  = (!\Execute~input_o  & !\control_unit|curr_state.A~q )

	.dataa(gnd),
	.datab(\Execute~input_o ),
	.datac(gnd),
	.datad(\control_unit|curr_state.A~q ),
	.cin(gnd),
	.combout(\control_unit|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector1~0 .lut_mask = 16'h0033;
defparam \control_unit|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N28
cycloneive_lcell_comb \control_unit|curr_state.B~feeder (
// Equation(s):
// \control_unit|curr_state.B~feeder_combout  = \control_unit|Selector1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_unit|Selector1~0_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.B~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.B~feeder .lut_mask = 16'hFF00;
defparam \control_unit|curr_state.B~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N29
dffeas \control_unit|curr_state.B (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state.B~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.B .is_wysiwyg = "true";
defparam \control_unit|curr_state.B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N26
cycloneive_lcell_comb \control_unit|curr_state.C~feeder (
// Equation(s):
// \control_unit|curr_state.C~feeder_combout  = \control_unit|curr_state.B~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_unit|curr_state.B~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state.C~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.C~feeder .lut_mask = 16'hFF00;
defparam \control_unit|curr_state.C~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N27
dffeas \control_unit|curr_state.C (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state.C~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.C .is_wysiwyg = "true";
defparam \control_unit|curr_state.C .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y36_N23
dffeas \control_unit|curr_state.D (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control_unit|curr_state.C~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.D .is_wysiwyg = "true";
defparam \control_unit|curr_state.D .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y36_N5
dffeas \control_unit|curr_state.E (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control_unit|curr_state.D~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.E .is_wysiwyg = "true";
defparam \control_unit|curr_state.E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N20
cycloneive_lcell_comb \control_unit|curr_state.F~feeder (
// Equation(s):
// \control_unit|curr_state.F~feeder_combout  = \control_unit|curr_state.E~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_unit|curr_state.E~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_unit|curr_state.F~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.F~feeder .lut_mask = 16'hF0F0;
defparam \control_unit|curr_state.F~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N21
dffeas \control_unit|curr_state.F (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state.F~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.F~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.F .is_wysiwyg = "true";
defparam \control_unit|curr_state.F .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N10
cycloneive_lcell_comb \control_unit|curr_state.G~feeder (
// Equation(s):
// \control_unit|curr_state.G~feeder_combout  = \control_unit|curr_state.F~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_unit|curr_state.F~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state.G~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.G~feeder .lut_mask = 16'hFF00;
defparam \control_unit|curr_state.G~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N11
dffeas \control_unit|curr_state.G (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state.G~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.G~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.G .is_wysiwyg = "true";
defparam \control_unit|curr_state.G .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N18
cycloneive_lcell_comb \control_unit|curr_state.H~feeder (
// Equation(s):
// \control_unit|curr_state.H~feeder_combout  = \control_unit|curr_state.G~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_unit|curr_state.G~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_unit|curr_state.H~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.H~feeder .lut_mask = 16'hF0F0;
defparam \control_unit|curr_state.H~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N19
dffeas \control_unit|curr_state.H (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state.H~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.H~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.H .is_wysiwyg = "true";
defparam \control_unit|curr_state.H .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N12
cycloneive_lcell_comb \control_unit|curr_state.I~feeder (
// Equation(s):
// \control_unit|curr_state.I~feeder_combout  = \control_unit|curr_state.H~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_unit|curr_state.H~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state.I~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.I~feeder .lut_mask = 16'hFF00;
defparam \control_unit|curr_state.I~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N13
dffeas \control_unit|curr_state.I (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state.I~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.I .is_wysiwyg = "true";
defparam \control_unit|curr_state.I .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N16
cycloneive_lcell_comb \control_unit|Selector9~0 (
// Equation(s):
// \control_unit|Selector9~0_combout  = (\control_unit|curr_state.I~q ) # ((!\Execute~input_o  & \control_unit|curr_state.J~q ))

	.dataa(gnd),
	.datab(\Execute~input_o ),
	.datac(\control_unit|curr_state.J~q ),
	.datad(\control_unit|curr_state.I~q ),
	.cin(gnd),
	.combout(\control_unit|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector9~0 .lut_mask = 16'hFF30;
defparam \control_unit|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N17
dffeas \control_unit|curr_state.J (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.J~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.J .is_wysiwyg = "true";
defparam \control_unit|curr_state.J .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N6
cycloneive_lcell_comb \control_unit|Selector0~0 (
// Equation(s):
// \control_unit|Selector0~0_combout  = ((!\control_unit|curr_state.J~q  & \control_unit|curr_state.A~q )) # (!\Execute~input_o )

	.dataa(\control_unit|curr_state.J~q ),
	.datab(gnd),
	.datac(\control_unit|curr_state.A~q ),
	.datad(\Execute~input_o ),
	.cin(gnd),
	.combout(\control_unit|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector0~0 .lut_mask = 16'h50FF;
defparam \control_unit|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N7
dffeas \control_unit|curr_state.A (
	.clk(\Clk~input_o ),
	.d(\control_unit|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.A .is_wysiwyg = "true";
defparam \control_unit|curr_state.A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N22
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[0]~49 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[0]~49_combout  = (\Reset~input_o  & (!\LoadA~input_o  & !\control_unit|curr_state.A~q ))

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\LoadA~input_o ),
	.datad(\control_unit|curr_state.A~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[0]~49 .lut_mask = 16'h000C;
defparam \reg_unit|reg_A|Data_Out[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \Din[0]~input (
	.i(Din[0]),
	.ibar(gnd),
	.o(\Din[0]~input_o ));
// synopsys translate_off
defparam \Din[0]~input .bus_hold = "false";
defparam \Din[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \Din[1]~input (
	.i(Din[1]),
	.ibar(gnd),
	.o(\Din[1]~input_o ));
// synopsys translate_off
defparam \Din[1]~input .bus_hold = "false";
defparam \Din[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \reg_unit|reg_A|Data_Out[0]~49clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reg_unit|reg_A|Data_Out[0]~49_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[0]~49clkctrl .clock_type = "global clock";
defparam \reg_unit|reg_A|Data_Out[0]~49clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N26
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[1]~6 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[1]~6_combout  = (\Reset~input_o  & ((GLOBAL(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ) & (\Din[1]~input_o )) # (!GLOBAL(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ) & ((\reg_unit|reg_A|Data_Out[1]~6_combout )))))

	.dataa(\Din[1]~input_o ),
	.datab(\Reset~input_o ),
	.datac(\reg_unit|reg_A|Data_Out[1]~6_combout ),
	.datad(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[1]~6 .lut_mask = 16'h88C0;
defparam \reg_unit|reg_A|Data_Out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \Din[2]~input (
	.i(Din[2]),
	.ibar(gnd),
	.o(\Din[2]~input_o ));
// synopsys translate_off
defparam \Din[2]~input .bus_hold = "false";
defparam \Din[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \Din[3]~input (
	.i(Din[3]),
	.ibar(gnd),
	.o(\Din[3]~input_o ));
// synopsys translate_off
defparam \Din[3]~input .bus_hold = "false";
defparam \Din[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \Din[5]~input (
	.i(Din[5]),
	.ibar(gnd),
	.o(\Din[5]~input_o ));
// synopsys translate_off
defparam \Din[5]~input .bus_hold = "false";
defparam \Din[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \Din[6]~input (
	.i(Din[6]),
	.ibar(gnd),
	.o(\Din[6]~input_o ));
// synopsys translate_off
defparam \Din[6]~input .bus_hold = "false";
defparam \Din[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N4
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[6]~31 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[6]~31_combout  = (\Reset~input_o  & ((GLOBAL(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ) & (\Din[6]~input_o )) # (!GLOBAL(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ) & ((\reg_unit|reg_A|Data_Out[6]~31_combout )))))

	.dataa(\Reset~input_o ),
	.datab(\Din[6]~input_o ),
	.datac(\reg_unit|reg_A|Data_Out[6]~31_combout ),
	.datad(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[6]~31 .lut_mask = 16'h88A0;
defparam \reg_unit|reg_A|Data_Out[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \Din[7]~input (
	.i(Din[7]),
	.ibar(gnd),
	.o(\Din[7]~input_o ));
// synopsys translate_off
defparam \Din[7]~input .bus_hold = "false";
defparam \Din[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N30
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[7]~36 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[7]~36_combout  = (\Reset~input_o  & ((GLOBAL(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ) & (\Din[7]~input_o )) # (!GLOBAL(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ) & ((\reg_unit|reg_A|Data_Out[7]~36_combout )))))

	.dataa(\Reset~input_o ),
	.datab(\Din[7]~input_o ),
	.datac(\reg_unit|reg_A|Data_Out[7]~36_combout ),
	.datad(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[7]~36 .lut_mask = 16'h88A0;
defparam \reg_unit|reg_A|Data_Out[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \R[1]~input (
	.i(R[1]),
	.ibar(gnd),
	.o(\R[1]~input_o ));
// synopsys translate_off
defparam \R[1]~input .bus_hold = "false";
defparam \R[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \R[0]~input (
	.i(R[0]),
	.ibar(gnd),
	.o(\R[0]~input_o ));
// synopsys translate_off
defparam \R[0]~input .bus_hold = "false";
defparam \R[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N18
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[0]~49 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[0]~49_combout  = (\Reset~input_o  & (!\control_unit|curr_state.A~q  & !\LoadB~input_o ))

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\control_unit|curr_state.A~q ),
	.datad(\LoadB~input_o ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[0]~49 .lut_mask = 16'h000A;
defparam \reg_unit|reg_B|Data_Out[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \reg_unit|reg_B|Data_Out[0]~49clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reg_unit|reg_B|Data_Out[0]~49_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[0]~49clkctrl .clock_type = "global clock";
defparam \reg_unit|reg_B|Data_Out[0]~49clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N20
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[1]~6 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[1]~6_combout  = (\Reset~input_o  & ((GLOBAL(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ) & (\Din[1]~input_o )) # (!GLOBAL(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ) & ((\reg_unit|reg_B|Data_Out[1]~6_combout )))))

	.dataa(\Din[1]~input_o ),
	.datab(\reg_unit|reg_B|Data_Out[1]~6_combout ),
	.datac(\Reset~input_o ),
	.datad(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[1]~6 .lut_mask = 16'hA0C0;
defparam \reg_unit|reg_B|Data_Out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N30
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[2]~11 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[2]~11_combout  = (\Reset~input_o  & ((GLOBAL(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ) & (\Din[2]~input_o )) # (!GLOBAL(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ) & ((\reg_unit|reg_B|Data_Out[2]~11_combout )))))

	.dataa(\Din[2]~input_o ),
	.datab(\Reset~input_o ),
	.datac(\reg_unit|reg_B|Data_Out[2]~11_combout ),
	.datad(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[2]~11 .lut_mask = 16'h88C0;
defparam \reg_unit|reg_B|Data_Out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N8
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[3]~16 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[3]~16_combout  = (\Reset~input_o  & ((GLOBAL(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ) & (\Din[3]~input_o )) # (!GLOBAL(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ) & ((\reg_unit|reg_B|Data_Out[3]~16_combout )))))

	.dataa(\Reset~input_o ),
	.datab(\Din[3]~input_o ),
	.datac(\reg_unit|reg_B|Data_Out[3]~16_combout ),
	.datad(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[3]~16 .lut_mask = 16'h88A0;
defparam \reg_unit|reg_B|Data_Out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \Din[4]~input (
	.i(Din[4]),
	.ibar(gnd),
	.o(\Din[4]~input_o ));
// synopsys translate_off
defparam \Din[4]~input .bus_hold = "false";
defparam \Din[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N8
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[4]~21 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[4]~21_combout  = (\Reset~input_o  & ((GLOBAL(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ) & (\Din[4]~input_o )) # (!GLOBAL(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ) & ((\reg_unit|reg_B|Data_Out[4]~21_combout )))))

	.dataa(\Din[4]~input_o ),
	.datab(\Reset~input_o ),
	.datac(\reg_unit|reg_B|Data_Out[4]~21_combout ),
	.datad(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[4]~21 .lut_mask = 16'h88C0;
defparam \reg_unit|reg_B|Data_Out[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N2
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[5]~26 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[5]~26_combout  = (\Reset~input_o  & ((GLOBAL(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ) & (\Din[5]~input_o )) # (!GLOBAL(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ) & ((\reg_unit|reg_B|Data_Out[5]~26_combout )))))

	.dataa(\Din[5]~input_o ),
	.datab(\reg_unit|reg_B|Data_Out[5]~26_combout ),
	.datac(\Reset~input_o ),
	.datad(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[5]~26 .lut_mask = 16'hA0C0;
defparam \reg_unit|reg_B|Data_Out[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \F[0]~input (
	.i(F[0]),
	.ibar(gnd),
	.o(\F[0]~input_o ));
// synopsys translate_off
defparam \F[0]~input .bus_hold = "false";
defparam \F[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \F[1]~input (
	.i(F[1]),
	.ibar(gnd),
	.o(\F[1]~input_o ));
// synopsys translate_off
defparam \F[1]~input .bus_hold = "false";
defparam \F[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \F[2]~input (
	.i(F[2]),
	.ibar(gnd),
	.o(\F[2]~input_o ));
// synopsys translate_off
defparam \F[2]~input .bus_hold = "false";
defparam \F[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N10
cycloneive_lcell_comb \compute_unit|Mux0~0 (
// Equation(s):
// \compute_unit|Mux0~0_combout  = \F[2]~input_o  $ (((\reg_unit|reg_B|Data_Out[0]~2_combout ) # ((\F[0]~input_o  & \F[1]~input_o ))))

	.dataa(\F[2]~input_o ),
	.datab(\F[0]~input_o ),
	.datac(\F[1]~input_o ),
	.datad(\reg_unit|reg_B|Data_Out[0]~2_combout ),
	.cin(gnd),
	.combout(\compute_unit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \compute_unit|Mux0~0 .lut_mask = 16'h556A;
defparam \compute_unit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N4
cycloneive_lcell_comb \compute_unit|Mux0~1 (
// Equation(s):
// \compute_unit|Mux0~1_combout  = (\compute_unit|Mux0~0_combout  & ((\F[0]~input_o ) # (\reg_unit|reg_A|Data_Out[0]~2_combout  $ (\F[1]~input_o )))) # (!\compute_unit|Mux0~0_combout  & (\reg_unit|reg_A|Data_Out[0]~2_combout  & (\F[0]~input_o  $ 
// (\F[1]~input_o ))))

	.dataa(\F[0]~input_o ),
	.datab(\reg_unit|reg_A|Data_Out[0]~2_combout ),
	.datac(\F[1]~input_o ),
	.datad(\compute_unit|Mux0~0_combout ),
	.cin(gnd),
	.combout(\compute_unit|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \compute_unit|Mux0~1 .lut_mask = 16'hBE48;
defparam \compute_unit|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N14
cycloneive_lcell_comb \router|Mux1~0 (
// Equation(s):
// \router|Mux1~0_combout  = (\R[1]~input_o  & (\reg_unit|reg_A|Data_Out[0]~2_combout )) # (!\R[1]~input_o  & ((\compute_unit|Mux0~1_combout )))

	.dataa(gnd),
	.datab(\reg_unit|reg_A|Data_Out[0]~2_combout ),
	.datac(\R[1]~input_o ),
	.datad(\compute_unit|Mux0~1_combout ),
	.cin(gnd),
	.combout(\router|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \router|Mux1~0 .lut_mask = 16'hCFC0;
defparam \router|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N10
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[7]~36 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[7]~36_combout  = (\Reset~input_o  & ((GLOBAL(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ) & ((\Din[7]~input_o ))) # (!GLOBAL(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ) & (\reg_unit|reg_B|Data_Out[7]~36_combout ))))

	.dataa(\reg_unit|reg_B|Data_Out[7]~36_combout ),
	.datab(\Reset~input_o ),
	.datac(\Din[7]~input_o ),
	.datad(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[7]~36 .lut_mask = 16'hC088;
defparam \reg_unit|reg_B|Data_Out[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N26
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[7]~39 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[7]~39_combout  = \reg_unit|reg_B|Data_Out[7]~36_combout  $ (((\R[0]~input_o  & (\router|Mux1~0_combout )) # (!\R[0]~input_o  & ((\reg_unit|reg_B|Data_Out[0]~2_combout )))))

	.dataa(\R[0]~input_o ),
	.datab(\router|Mux1~0_combout ),
	.datac(\reg_unit|reg_B|Data_Out[7]~36_combout ),
	.datad(\reg_unit|reg_B|Data_Out[0]~2_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[7]~39 .lut_mask = 16'h2D78;
defparam \reg_unit|reg_B|Data_Out[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N24
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[0]~0 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[0]~0_combout  = (\reg_unit|reg_B|Data_Out[0]~49_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\reg_unit|reg_B|Data_Out[0]~49_combout ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[0]~0 .lut_mask = 16'hCCFF;
defparam \reg_unit|reg_B|Data_Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N4
cycloneive_lcell_comb \control_unit|WideNor0 (
// Equation(s):
// \control_unit|WideNor0~combout  = (!\control_unit|curr_state.J~q  & \control_unit|curr_state.A~q )

	.dataa(gnd),
	.datab(\control_unit|curr_state.J~q ),
	.datac(gnd),
	.datad(\control_unit|curr_state.A~q ),
	.cin(gnd),
	.combout(\control_unit|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideNor0 .lut_mask = 16'h3300;
defparam \control_unit|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y36_N27
dffeas \reg_unit|reg_B|Data_Out[7]~_emulated (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out[7]~39_combout ),
	.asdata(vcc),
	.clrn(!\reg_unit|reg_B|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out[7]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[7]~_emulated .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[7]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N26
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[7]~38 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[7]~38_combout  = \reg_unit|reg_B|Data_Out[7]~_emulated_q  $ (\reg_unit|reg_B|Data_Out[7]~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_B|Data_Out[7]~_emulated_q ),
	.datad(\reg_unit|reg_B|Data_Out[7]~36_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[7]~38 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_B|Data_Out[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N8
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[7]~37 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[7]~37_combout  = (\Reset~input_o  & ((\reg_unit|reg_B|Data_Out[0]~49_combout  & (\Din[7]~input_o )) # (!\reg_unit|reg_B|Data_Out[0]~49_combout  & ((\reg_unit|reg_B|Data_Out[7]~38_combout )))))

	.dataa(\Reset~input_o ),
	.datab(\reg_unit|reg_B|Data_Out[0]~49_combout ),
	.datac(\Din[7]~input_o ),
	.datad(\reg_unit|reg_B|Data_Out[7]~38_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[7]~37 .lut_mask = 16'hA280;
defparam \reg_unit|reg_B|Data_Out[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N16
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[6]~31 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[6]~31_combout  = (\Reset~input_o  & ((GLOBAL(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ) & ((\Din[6]~input_o ))) # (!GLOBAL(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ) & (\reg_unit|reg_B|Data_Out[6]~31_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\reg_unit|reg_B|Data_Out[6]~31_combout ),
	.datac(\Din[6]~input_o ),
	.datad(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[6]~31 .lut_mask = 16'hA088;
defparam \reg_unit|reg_B|Data_Out[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N0
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[6]~34 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[6]~34_combout  = \reg_unit|reg_B|Data_Out[7]~37_combout  $ (\reg_unit|reg_B|Data_Out[6]~31_combout )

	.dataa(\reg_unit|reg_B|Data_Out[7]~37_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_unit|reg_B|Data_Out[6]~31_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[6]~34 .lut_mask = 16'h55AA;
defparam \reg_unit|reg_B|Data_Out[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N1
dffeas \reg_unit|reg_B|Data_Out[6]~_emulated (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out[6]~34_combout ),
	.asdata(vcc),
	.clrn(!\reg_unit|reg_B|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out[6]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[6]~_emulated .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[6]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N8
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[6]~33 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[6]~33_combout  = \reg_unit|reg_B|Data_Out[6]~_emulated_q  $ (\reg_unit|reg_B|Data_Out[6]~31_combout )

	.dataa(\reg_unit|reg_B|Data_Out[6]~_emulated_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_unit|reg_B|Data_Out[6]~31_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[6]~33 .lut_mask = 16'h55AA;
defparam \reg_unit|reg_B|Data_Out[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N20
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[6]~32 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[6]~32_combout  = (\Reset~input_o  & ((\reg_unit|reg_B|Data_Out[0]~49_combout  & (\Din[6]~input_o )) # (!\reg_unit|reg_B|Data_Out[0]~49_combout  & ((\reg_unit|reg_B|Data_Out[6]~33_combout )))))

	.dataa(\reg_unit|reg_B|Data_Out[0]~49_combout ),
	.datab(\Reset~input_o ),
	.datac(\Din[6]~input_o ),
	.datad(\reg_unit|reg_B|Data_Out[6]~33_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[6]~32 .lut_mask = 16'hC480;
defparam \reg_unit|reg_B|Data_Out[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N16
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[5]~29 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[5]~29_combout  = \reg_unit|reg_B|Data_Out[5]~26_combout  $ (\reg_unit|reg_B|Data_Out[6]~32_combout )

	.dataa(\reg_unit|reg_B|Data_Out[5]~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_unit|reg_B|Data_Out[6]~32_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[5]~29 .lut_mask = 16'h55AA;
defparam \reg_unit|reg_B|Data_Out[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N17
dffeas \reg_unit|reg_B|Data_Out[5]~_emulated (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out[5]~29_combout ),
	.asdata(vcc),
	.clrn(!\reg_unit|reg_B|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out[5]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[5]~_emulated .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[5]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N16
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[5]~28 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[5]~28_combout  = \reg_unit|reg_B|Data_Out[5]~_emulated_q  $ (\reg_unit|reg_B|Data_Out[5]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_B|Data_Out[5]~_emulated_q ),
	.datad(\reg_unit|reg_B|Data_Out[5]~26_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[5]~28 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_B|Data_Out[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N2
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[5]~27 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[5]~27_combout  = (\Reset~input_o  & ((\reg_unit|reg_B|Data_Out[0]~49_combout  & (\Din[5]~input_o )) # (!\reg_unit|reg_B|Data_Out[0]~49_combout  & ((\reg_unit|reg_B|Data_Out[5]~28_combout )))))

	.dataa(\Reset~input_o ),
	.datab(\reg_unit|reg_B|Data_Out[0]~49_combout ),
	.datac(\Din[5]~input_o ),
	.datad(\reg_unit|reg_B|Data_Out[5]~28_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[5]~27 .lut_mask = 16'hA280;
defparam \reg_unit|reg_B|Data_Out[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N30
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[4]~24 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[4]~24_combout  = \reg_unit|reg_B|Data_Out[5]~27_combout  $ (\reg_unit|reg_B|Data_Out[4]~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_B|Data_Out[5]~27_combout ),
	.datad(\reg_unit|reg_B|Data_Out[4]~21_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[4]~24 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_B|Data_Out[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N31
dffeas \reg_unit|reg_B|Data_Out[4]~_emulated (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\reg_unit|reg_B|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out[4]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[4]~_emulated .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[4]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N18
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[4]~23 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[4]~23_combout  = \reg_unit|reg_B|Data_Out[4]~21_combout  $ (\reg_unit|reg_B|Data_Out[4]~_emulated_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_B|Data_Out[4]~21_combout ),
	.datad(\reg_unit|reg_B|Data_Out[4]~_emulated_q ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[4]~23 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_B|Data_Out[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N10
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[4]~22 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[4]~22_combout  = (\Reset~input_o  & ((\reg_unit|reg_B|Data_Out[0]~49_combout  & (\Din[4]~input_o )) # (!\reg_unit|reg_B|Data_Out[0]~49_combout  & ((\reg_unit|reg_B|Data_Out[4]~23_combout )))))

	.dataa(\Reset~input_o ),
	.datab(\reg_unit|reg_B|Data_Out[0]~49_combout ),
	.datac(\Din[4]~input_o ),
	.datad(\reg_unit|reg_B|Data_Out[4]~23_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[4]~22 .lut_mask = 16'hA280;
defparam \reg_unit|reg_B|Data_Out[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N6
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[3]~19 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[3]~19_combout  = \reg_unit|reg_B|Data_Out[4]~22_combout  $ (\reg_unit|reg_B|Data_Out[3]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_B|Data_Out[4]~22_combout ),
	.datad(\reg_unit|reg_B|Data_Out[3]~16_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[3]~19 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_B|Data_Out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N7
dffeas \reg_unit|reg_B|Data_Out[3]~_emulated (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out[3]~19_combout ),
	.asdata(vcc),
	.clrn(!\reg_unit|reg_B|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out[3]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[3]~_emulated .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[3]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N30
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[3]~18 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[3]~18_combout  = \reg_unit|reg_B|Data_Out[3]~16_combout  $ (\reg_unit|reg_B|Data_Out[3]~_emulated_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_B|Data_Out[3]~16_combout ),
	.datad(\reg_unit|reg_B|Data_Out[3]~_emulated_q ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[3]~18 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_B|Data_Out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N28
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[3]~17 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[3]~17_combout  = (\Reset~input_o  & ((\reg_unit|reg_B|Data_Out[0]~49_combout  & (\Din[3]~input_o )) # (!\reg_unit|reg_B|Data_Out[0]~49_combout  & ((\reg_unit|reg_B|Data_Out[3]~18_combout )))))

	.dataa(\Reset~input_o ),
	.datab(\reg_unit|reg_B|Data_Out[0]~49_combout ),
	.datac(\Din[3]~input_o ),
	.datad(\reg_unit|reg_B|Data_Out[3]~18_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[3]~17 .lut_mask = 16'hA280;
defparam \reg_unit|reg_B|Data_Out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N14
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[2]~14 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[2]~14_combout  = \reg_unit|reg_B|Data_Out[2]~11_combout  $ (\reg_unit|reg_B|Data_Out[3]~17_combout )

	.dataa(\reg_unit|reg_B|Data_Out[2]~11_combout ),
	.datab(gnd),
	.datac(\reg_unit|reg_B|Data_Out[3]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[2]~14 .lut_mask = 16'h5A5A;
defparam \reg_unit|reg_B|Data_Out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N15
dffeas \reg_unit|reg_B|Data_Out[2]~_emulated (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\reg_unit|reg_B|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out[2]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[2]~_emulated .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[2]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N4
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[2]~13 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[2]~13_combout  = \reg_unit|reg_B|Data_Out[2]~11_combout  $ (\reg_unit|reg_B|Data_Out[2]~_emulated_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_B|Data_Out[2]~11_combout ),
	.datad(\reg_unit|reg_B|Data_Out[2]~_emulated_q ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[2]~13 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_B|Data_Out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N12
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[2]~12 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[2]~12_combout  = (\Reset~input_o  & ((\reg_unit|reg_B|Data_Out[0]~49_combout  & (\Din[2]~input_o )) # (!\reg_unit|reg_B|Data_Out[0]~49_combout  & ((\reg_unit|reg_B|Data_Out[2]~13_combout )))))

	.dataa(\Reset~input_o ),
	.datab(\reg_unit|reg_B|Data_Out[0]~49_combout ),
	.datac(\Din[2]~input_o ),
	.datad(\reg_unit|reg_B|Data_Out[2]~13_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[2]~12 .lut_mask = 16'hA280;
defparam \reg_unit|reg_B|Data_Out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N22
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[1]~9 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[1]~9_combout  = \reg_unit|reg_B|Data_Out[1]~6_combout  $ (\reg_unit|reg_B|Data_Out[2]~12_combout )

	.dataa(\reg_unit|reg_B|Data_Out[1]~6_combout ),
	.datab(gnd),
	.datac(\reg_unit|reg_B|Data_Out[2]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[1]~9 .lut_mask = 16'h5A5A;
defparam \reg_unit|reg_B|Data_Out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N23
dffeas \reg_unit|reg_B|Data_Out[1]~_emulated (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\reg_unit|reg_B|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out[1]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[1]~_emulated .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[1]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N22
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[1]~8 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[1]~8_combout  = \reg_unit|reg_B|Data_Out[1]~_emulated_q  $ (\reg_unit|reg_B|Data_Out[1]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_B|Data_Out[1]~_emulated_q ),
	.datad(\reg_unit|reg_B|Data_Out[1]~6_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[1]~8 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_B|Data_Out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N4
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[1]~7 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[1]~7_combout  = (\Reset~input_o  & ((\reg_unit|reg_B|Data_Out[0]~49_combout  & (\Din[1]~input_o )) # (!\reg_unit|reg_B|Data_Out[0]~49_combout  & ((\reg_unit|reg_B|Data_Out[1]~8_combout )))))

	.dataa(\Reset~input_o ),
	.datab(\reg_unit|reg_B|Data_Out[0]~49_combout ),
	.datac(\Din[1]~input_o ),
	.datad(\reg_unit|reg_B|Data_Out[1]~8_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[1]~7 .lut_mask = 16'hA280;
defparam \reg_unit|reg_B|Data_Out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N6
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[0]~1 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[0]~1_combout  = (\Reset~input_o  & ((GLOBAL(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ) & ((\Din[0]~input_o ))) # (!GLOBAL(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ) & (\reg_unit|reg_B|Data_Out[0]~1_combout ))))

	.dataa(\reg_unit|reg_B|Data_Out[0]~1_combout ),
	.datab(\Reset~input_o ),
	.datac(\Din[0]~input_o ),
	.datad(\reg_unit|reg_B|Data_Out[0]~49clkctrl_outclk ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[0]~1 .lut_mask = 16'hC088;
defparam \reg_unit|reg_B|Data_Out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N26
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[0]~4 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[0]~4_combout  = \reg_unit|reg_B|Data_Out[1]~7_combout  $ (\reg_unit|reg_B|Data_Out[0]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_B|Data_Out[1]~7_combout ),
	.datad(\reg_unit|reg_B|Data_Out[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[0]~4 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_B|Data_Out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N27
dffeas \reg_unit|reg_B|Data_Out[0]~_emulated (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\reg_unit|reg_B|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out[0]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[0]~_emulated .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[0]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N24
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[0]~3 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[0]~3_combout  = \reg_unit|reg_B|Data_Out[0]~_emulated_q  $ (\reg_unit|reg_B|Data_Out[0]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_B|Data_Out[0]~_emulated_q ),
	.datad(\reg_unit|reg_B|Data_Out[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[0]~3 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_B|Data_Out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N18
cycloneive_lcell_comb \reg_unit|reg_B|Data_Out[0]~2 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[0]~2_combout  = (\Reset~input_o  & ((\reg_unit|reg_B|Data_Out[0]~49_combout  & (\Din[0]~input_o )) # (!\reg_unit|reg_B|Data_Out[0]~49_combout  & ((\reg_unit|reg_B|Data_Out[0]~3_combout )))))

	.dataa(\Din[0]~input_o ),
	.datab(\Reset~input_o ),
	.datac(\reg_unit|reg_B|Data_Out[0]~49_combout ),
	.datad(\reg_unit|reg_B|Data_Out[0]~3_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[0]~2 .lut_mask = 16'h8C80;
defparam \reg_unit|reg_B|Data_Out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N28
cycloneive_lcell_comb \router|Mux0~0 (
// Equation(s):
// \router|Mux0~0_combout  = (\R[0]~input_o  & (\reg_unit|reg_B|Data_Out[0]~2_combout )) # (!\R[0]~input_o  & ((\compute_unit|Mux0~1_combout )))

	.dataa(\R[0]~input_o ),
	.datab(gnd),
	.datac(\reg_unit|reg_B|Data_Out[0]~2_combout ),
	.datad(\compute_unit|Mux0~1_combout ),
	.cin(gnd),
	.combout(\router|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \router|Mux0~0 .lut_mask = 16'hF5A0;
defparam \router|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N30
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[7]~39 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[7]~39_combout  = \reg_unit|reg_A|Data_Out[7]~36_combout  $ (((\R[1]~input_o  & ((\router|Mux0~0_combout ))) # (!\R[1]~input_o  & (\reg_unit|reg_A|Data_Out[0]~2_combout ))))

	.dataa(\R[1]~input_o ),
	.datab(\reg_unit|reg_A|Data_Out[0]~2_combout ),
	.datac(\reg_unit|reg_A|Data_Out[7]~36_combout ),
	.datad(\router|Mux0~0_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[7]~39 .lut_mask = 16'h1EB4;
defparam \reg_unit|reg_A|Data_Out[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N8
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[0]~0 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[0]~0_combout  = (\reg_unit|reg_A|Data_Out[0]~49_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\reg_unit|reg_A|Data_Out[0]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[0]~0 .lut_mask = 16'hF3F3;
defparam \reg_unit|reg_A|Data_Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y36_N31
dffeas \reg_unit|reg_A|Data_Out[7]~_emulated (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out[7]~39_combout ),
	.asdata(vcc),
	.clrn(!\reg_unit|reg_A|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out[7]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[7]~_emulated .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[7]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N0
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[7]~38 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[7]~38_combout  = \reg_unit|reg_A|Data_Out[7]~36_combout  $ (\reg_unit|reg_A|Data_Out[7]~_emulated_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_A|Data_Out[7]~36_combout ),
	.datad(\reg_unit|reg_A|Data_Out[7]~_emulated_q ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[7]~38 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_A|Data_Out[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N18
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[7]~37 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[7]~37_combout  = (\Reset~input_o  & ((\reg_unit|reg_A|Data_Out[0]~49_combout  & (\Din[7]~input_o )) # (!\reg_unit|reg_A|Data_Out[0]~49_combout  & ((\reg_unit|reg_A|Data_Out[7]~38_combout )))))

	.dataa(\reg_unit|reg_A|Data_Out[0]~49_combout ),
	.datab(\Reset~input_o ),
	.datac(\Din[7]~input_o ),
	.datad(\reg_unit|reg_A|Data_Out[7]~38_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[7]~37 .lut_mask = 16'hC480;
defparam \reg_unit|reg_A|Data_Out[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N2
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[6]~34 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[6]~34_combout  = \reg_unit|reg_A|Data_Out[7]~37_combout  $ (\reg_unit|reg_A|Data_Out[6]~31_combout )

	.dataa(gnd),
	.datab(\reg_unit|reg_A|Data_Out[7]~37_combout ),
	.datac(gnd),
	.datad(\reg_unit|reg_A|Data_Out[6]~31_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[6]~34 .lut_mask = 16'h33CC;
defparam \reg_unit|reg_A|Data_Out[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y36_N3
dffeas \reg_unit|reg_A|Data_Out[6]~_emulated (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out[6]~34_combout ),
	.asdata(vcc),
	.clrn(!\reg_unit|reg_A|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out[6]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[6]~_emulated .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[6]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N12
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[6]~33 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[6]~33_combout  = \reg_unit|reg_A|Data_Out[6]~31_combout  $ (\reg_unit|reg_A|Data_Out[6]~_emulated_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_A|Data_Out[6]~31_combout ),
	.datad(\reg_unit|reg_A|Data_Out[6]~_emulated_q ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[6]~33 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_A|Data_Out[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N6
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[6]~32 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[6]~32_combout  = (\Reset~input_o  & ((\reg_unit|reg_A|Data_Out[0]~49_combout  & (\Din[6]~input_o )) # (!\reg_unit|reg_A|Data_Out[0]~49_combout  & ((\reg_unit|reg_A|Data_Out[6]~33_combout )))))

	.dataa(\reg_unit|reg_A|Data_Out[0]~49_combout ),
	.datab(\Reset~input_o ),
	.datac(\Din[6]~input_o ),
	.datad(\reg_unit|reg_A|Data_Out[6]~33_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[6]~32 .lut_mask = 16'hC480;
defparam \reg_unit|reg_A|Data_Out[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N2
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[5]~26 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[5]~26_combout  = (\Reset~input_o  & ((GLOBAL(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ) & ((\Din[5]~input_o ))) # (!GLOBAL(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ) & (\reg_unit|reg_A|Data_Out[5]~26_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\reg_unit|reg_A|Data_Out[5]~26_combout ),
	.datac(\Din[5]~input_o ),
	.datad(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[5]~26 .lut_mask = 16'hA088;
defparam \reg_unit|reg_A|Data_Out[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N16
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[5]~29 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[5]~29_combout  = \reg_unit|reg_A|Data_Out[6]~32_combout  $ (\reg_unit|reg_A|Data_Out[5]~26_combout )

	.dataa(\reg_unit|reg_A|Data_Out[6]~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_unit|reg_A|Data_Out[5]~26_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[5]~29 .lut_mask = 16'h55AA;
defparam \reg_unit|reg_A|Data_Out[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y36_N17
dffeas \reg_unit|reg_A|Data_Out[5]~_emulated (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out[5]~29_combout ),
	.asdata(vcc),
	.clrn(!\reg_unit|reg_A|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out[5]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[5]~_emulated .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[5]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N28
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[5]~28 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[5]~28_combout  = \reg_unit|reg_A|Data_Out[5]~_emulated_q  $ (\reg_unit|reg_A|Data_Out[5]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_A|Data_Out[5]~_emulated_q ),
	.datad(\reg_unit|reg_A|Data_Out[5]~26_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[5]~28 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_A|Data_Out[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N22
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[5]~27 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[5]~27_combout  = (\Reset~input_o  & ((\reg_unit|reg_A|Data_Out[0]~49_combout  & (\Din[5]~input_o )) # (!\reg_unit|reg_A|Data_Out[0]~49_combout  & ((\reg_unit|reg_A|Data_Out[5]~28_combout )))))

	.dataa(\reg_unit|reg_A|Data_Out[0]~49_combout ),
	.datab(\Reset~input_o ),
	.datac(\Din[5]~input_o ),
	.datad(\reg_unit|reg_A|Data_Out[5]~28_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[5]~27 .lut_mask = 16'hC480;
defparam \reg_unit|reg_A|Data_Out[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N16
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[4]~21 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[4]~21_combout  = (\Reset~input_o  & ((GLOBAL(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ) & ((\Din[4]~input_o ))) # (!GLOBAL(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ) & (\reg_unit|reg_A|Data_Out[4]~21_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\reg_unit|reg_A|Data_Out[4]~21_combout ),
	.datac(\Din[4]~input_o ),
	.datad(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[4]~21 .lut_mask = 16'hA088;
defparam \reg_unit|reg_A|Data_Out[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N0
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[4]~24 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[4]~24_combout  = \reg_unit|reg_A|Data_Out[5]~27_combout  $ (\reg_unit|reg_A|Data_Out[4]~21_combout )

	.dataa(gnd),
	.datab(\reg_unit|reg_A|Data_Out[5]~27_combout ),
	.datac(gnd),
	.datad(\reg_unit|reg_A|Data_Out[4]~21_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[4]~24 .lut_mask = 16'h33CC;
defparam \reg_unit|reg_A|Data_Out[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y36_N1
dffeas \reg_unit|reg_A|Data_Out[4]~_emulated (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\reg_unit|reg_A|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out[4]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[4]~_emulated .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[4]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N12
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[4]~23 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[4]~23_combout  = \reg_unit|reg_A|Data_Out[4]~_emulated_q  $ (\reg_unit|reg_A|Data_Out[4]~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_A|Data_Out[4]~_emulated_q ),
	.datad(\reg_unit|reg_A|Data_Out[4]~21_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[4]~23 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_A|Data_Out[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N10
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[4]~22 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[4]~22_combout  = (\Reset~input_o  & ((\reg_unit|reg_A|Data_Out[0]~49_combout  & ((\Din[4]~input_o ))) # (!\reg_unit|reg_A|Data_Out[0]~49_combout  & (\reg_unit|reg_A|Data_Out[4]~23_combout ))))

	.dataa(\reg_unit|reg_A|Data_Out[4]~23_combout ),
	.datab(\Din[4]~input_o ),
	.datac(\Reset~input_o ),
	.datad(\reg_unit|reg_A|Data_Out[0]~49_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[4]~22 .lut_mask = 16'hC0A0;
defparam \reg_unit|reg_A|Data_Out[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N24
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[3]~16 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[3]~16_combout  = (\Reset~input_o  & ((GLOBAL(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ) & ((\Din[3]~input_o ))) # (!GLOBAL(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ) & (\reg_unit|reg_A|Data_Out[3]~16_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\reg_unit|reg_A|Data_Out[3]~16_combout ),
	.datac(\Din[3]~input_o ),
	.datad(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[3]~16 .lut_mask = 16'hA088;
defparam \reg_unit|reg_A|Data_Out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N6
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[3]~19 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[3]~19_combout  = \reg_unit|reg_A|Data_Out[4]~22_combout  $ (\reg_unit|reg_A|Data_Out[3]~16_combout )

	.dataa(gnd),
	.datab(\reg_unit|reg_A|Data_Out[4]~22_combout ),
	.datac(gnd),
	.datad(\reg_unit|reg_A|Data_Out[3]~16_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[3]~19 .lut_mask = 16'h33CC;
defparam \reg_unit|reg_A|Data_Out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N7
dffeas \reg_unit|reg_A|Data_Out[3]~_emulated (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out[3]~19_combout ),
	.asdata(vcc),
	.clrn(!\reg_unit|reg_A|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out[3]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[3]~_emulated .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[3]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N14
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[3]~18 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[3]~18_combout  = \reg_unit|reg_A|Data_Out[3]~_emulated_q  $ (\reg_unit|reg_A|Data_Out[3]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_A|Data_Out[3]~_emulated_q ),
	.datad(\reg_unit|reg_A|Data_Out[3]~16_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[3]~18 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_A|Data_Out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N14
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[3]~17 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[3]~17_combout  = (\Reset~input_o  & ((\reg_unit|reg_A|Data_Out[0]~49_combout  & (\Din[3]~input_o )) # (!\reg_unit|reg_A|Data_Out[0]~49_combout  & ((\reg_unit|reg_A|Data_Out[3]~18_combout )))))

	.dataa(\reg_unit|reg_A|Data_Out[0]~49_combout ),
	.datab(\Reset~input_o ),
	.datac(\Din[3]~input_o ),
	.datad(\reg_unit|reg_A|Data_Out[3]~18_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[3]~17 .lut_mask = 16'hC480;
defparam \reg_unit|reg_A|Data_Out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N12
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[2]~11 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[2]~11_combout  = (\Reset~input_o  & ((GLOBAL(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ) & ((\Din[2]~input_o ))) # (!GLOBAL(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ) & (\reg_unit|reg_A|Data_Out[2]~11_combout ))))

	.dataa(\reg_unit|reg_A|Data_Out[2]~11_combout ),
	.datab(\Reset~input_o ),
	.datac(\Din[2]~input_o ),
	.datad(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[2]~11 .lut_mask = 16'hC088;
defparam \reg_unit|reg_A|Data_Out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N12
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[2]~14 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[2]~14_combout  = \reg_unit|reg_A|Data_Out[3]~17_combout  $ (\reg_unit|reg_A|Data_Out[2]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_A|Data_Out[3]~17_combout ),
	.datad(\reg_unit|reg_A|Data_Out[2]~11_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[2]~14 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_A|Data_Out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y36_N13
dffeas \reg_unit|reg_A|Data_Out[2]~_emulated (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\reg_unit|reg_A|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out[2]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[2]~_emulated .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[2]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N28
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[2]~13 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[2]~13_combout  = \reg_unit|reg_A|Data_Out[2]~_emulated_q  $ (\reg_unit|reg_A|Data_Out[2]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_A|Data_Out[2]~_emulated_q ),
	.datad(\reg_unit|reg_A|Data_Out[2]~11_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[2]~13 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_A|Data_Out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N10
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[2]~12 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[2]~12_combout  = (\Reset~input_o  & ((\reg_unit|reg_A|Data_Out[0]~49_combout  & (\Din[2]~input_o )) # (!\reg_unit|reg_A|Data_Out[0]~49_combout  & ((\reg_unit|reg_A|Data_Out[2]~13_combout )))))

	.dataa(\Din[2]~input_o ),
	.datab(\reg_unit|reg_A|Data_Out[0]~49_combout ),
	.datac(\Reset~input_o ),
	.datad(\reg_unit|reg_A|Data_Out[2]~13_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[2]~12 .lut_mask = 16'hB080;
defparam \reg_unit|reg_A|Data_Out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N24
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[1]~9 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[1]~9_combout  = \reg_unit|reg_A|Data_Out[2]~12_combout  $ (\reg_unit|reg_A|Data_Out[1]~6_combout )

	.dataa(gnd),
	.datab(\reg_unit|reg_A|Data_Out[2]~12_combout ),
	.datac(\reg_unit|reg_A|Data_Out[1]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[1]~9 .lut_mask = 16'h3C3C;
defparam \reg_unit|reg_A|Data_Out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y36_N25
dffeas \reg_unit|reg_A|Data_Out[1]~_emulated (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\reg_unit|reg_A|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out[1]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[1]~_emulated .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[1]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N0
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[1]~8 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[1]~8_combout  = \reg_unit|reg_A|Data_Out[1]~6_combout  $ (\reg_unit|reg_A|Data_Out[1]~_emulated_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_A|Data_Out[1]~6_combout ),
	.datad(\reg_unit|reg_A|Data_Out[1]~_emulated_q ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[1]~8 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_A|Data_Out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N14
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[1]~7 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[1]~7_combout  = (\Reset~input_o  & ((\reg_unit|reg_A|Data_Out[0]~49_combout  & (\Din[1]~input_o )) # (!\reg_unit|reg_A|Data_Out[0]~49_combout  & ((\reg_unit|reg_A|Data_Out[1]~8_combout )))))

	.dataa(\Din[1]~input_o ),
	.datab(\reg_unit|reg_A|Data_Out[0]~49_combout ),
	.datac(\Reset~input_o ),
	.datad(\reg_unit|reg_A|Data_Out[1]~8_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[1]~7 .lut_mask = 16'hB080;
defparam \reg_unit|reg_A|Data_Out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N20
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[0]~1 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[0]~1_combout  = (\Reset~input_o  & ((GLOBAL(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ) & (\Din[0]~input_o )) # (!GLOBAL(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ) & ((\reg_unit|reg_A|Data_Out[0]~1_combout )))))

	.dataa(\Reset~input_o ),
	.datab(\Din[0]~input_o ),
	.datac(\reg_unit|reg_A|Data_Out[0]~1_combout ),
	.datad(\reg_unit|reg_A|Data_Out[0]~49clkctrl_outclk ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[0]~1 .lut_mask = 16'h88A0;
defparam \reg_unit|reg_A|Data_Out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N6
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[0]~4 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[0]~4_combout  = \reg_unit|reg_A|Data_Out[1]~7_combout  $ (\reg_unit|reg_A|Data_Out[0]~1_combout )

	.dataa(gnd),
	.datab(\reg_unit|reg_A|Data_Out[1]~7_combout ),
	.datac(\reg_unit|reg_A|Data_Out[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[0]~4 .lut_mask = 16'h3C3C;
defparam \reg_unit|reg_A|Data_Out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y36_N7
dffeas \reg_unit|reg_A|Data_Out[0]~_emulated (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\reg_unit|reg_A|Data_Out[0]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_unit|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out[0]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[0]~_emulated .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[0]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N24
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[0]~3 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[0]~3_combout  = \reg_unit|reg_A|Data_Out[0]~_emulated_q  $ (\reg_unit|reg_A|Data_Out[0]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_A|Data_Out[0]~_emulated_q ),
	.datad(\reg_unit|reg_A|Data_Out[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[0]~3 .lut_mask = 16'h0FF0;
defparam \reg_unit|reg_A|Data_Out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N20
cycloneive_lcell_comb \reg_unit|reg_A|Data_Out[0]~2 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[0]~2_combout  = (\Reset~input_o  & ((\reg_unit|reg_A|Data_Out[0]~49_combout  & (\Din[0]~input_o )) # (!\reg_unit|reg_A|Data_Out[0]~49_combout  & ((\reg_unit|reg_A|Data_Out[0]~3_combout )))))

	.dataa(\reg_unit|reg_A|Data_Out[0]~49_combout ),
	.datab(\Reset~input_o ),
	.datac(\Din[0]~input_o ),
	.datad(\reg_unit|reg_A|Data_Out[0]~3_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[0]~2 .lut_mask = 16'hC480;
defparam \reg_unit|reg_A|Data_Out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y21_N28
cycloneive_lcell_comb \HexAL|WideOr6~0 (
// Equation(s):
// \HexAL|WideOr6~0_combout  = (\reg_unit|reg_A|Data_Out[2]~12_combout  & (!\reg_unit|reg_A|Data_Out[1]~7_combout  & (\reg_unit|reg_A|Data_Out[0]~2_combout  $ (!\reg_unit|reg_A|Data_Out[3]~17_combout )))) # (!\reg_unit|reg_A|Data_Out[2]~12_combout  & 
// (\reg_unit|reg_A|Data_Out[0]~2_combout  & (\reg_unit|reg_A|Data_Out[1]~7_combout  $ (!\reg_unit|reg_A|Data_Out[3]~17_combout ))))

	.dataa(\reg_unit|reg_A|Data_Out[0]~2_combout ),
	.datab(\reg_unit|reg_A|Data_Out[2]~12_combout ),
	.datac(\reg_unit|reg_A|Data_Out[1]~7_combout ),
	.datad(\reg_unit|reg_A|Data_Out[3]~17_combout ),
	.cin(gnd),
	.combout(\HexAL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr6~0 .lut_mask = 16'h2806;
defparam \HexAL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y21_N22
cycloneive_lcell_comb \HexAL|WideOr5~0 (
// Equation(s):
// \HexAL|WideOr5~0_combout  = (\reg_unit|reg_A|Data_Out[1]~7_combout  & ((\reg_unit|reg_A|Data_Out[0]~2_combout  & ((\reg_unit|reg_A|Data_Out[3]~17_combout ))) # (!\reg_unit|reg_A|Data_Out[0]~2_combout  & (\reg_unit|reg_A|Data_Out[2]~12_combout )))) # 
// (!\reg_unit|reg_A|Data_Out[1]~7_combout  & (\reg_unit|reg_A|Data_Out[2]~12_combout  & (\reg_unit|reg_A|Data_Out[0]~2_combout  $ (\reg_unit|reg_A|Data_Out[3]~17_combout ))))

	.dataa(\reg_unit|reg_A|Data_Out[0]~2_combout ),
	.datab(\reg_unit|reg_A|Data_Out[2]~12_combout ),
	.datac(\reg_unit|reg_A|Data_Out[1]~7_combout ),
	.datad(\reg_unit|reg_A|Data_Out[3]~17_combout ),
	.cin(gnd),
	.combout(\HexAL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr5~0 .lut_mask = 16'hE448;
defparam \HexAL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y21_N20
cycloneive_lcell_comb \HexAL|WideOr4~0 (
// Equation(s):
// \HexAL|WideOr4~0_combout  = (\reg_unit|reg_A|Data_Out[2]~12_combout  & (\reg_unit|reg_A|Data_Out[3]~17_combout  & ((\reg_unit|reg_A|Data_Out[1]~7_combout ) # (!\reg_unit|reg_A|Data_Out[0]~2_combout )))) # (!\reg_unit|reg_A|Data_Out[2]~12_combout  & 
// (!\reg_unit|reg_A|Data_Out[0]~2_combout  & (\reg_unit|reg_A|Data_Out[1]~7_combout  & !\reg_unit|reg_A|Data_Out[3]~17_combout )))

	.dataa(\reg_unit|reg_A|Data_Out[0]~2_combout ),
	.datab(\reg_unit|reg_A|Data_Out[2]~12_combout ),
	.datac(\reg_unit|reg_A|Data_Out[1]~7_combout ),
	.datad(\reg_unit|reg_A|Data_Out[3]~17_combout ),
	.cin(gnd),
	.combout(\HexAL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr4~0 .lut_mask = 16'hC410;
defparam \HexAL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y21_N14
cycloneive_lcell_comb \HexAL|WideOr3~0 (
// Equation(s):
// \HexAL|WideOr3~0_combout  = (\reg_unit|reg_A|Data_Out[1]~7_combout  & ((\reg_unit|reg_A|Data_Out[0]~2_combout  & (\reg_unit|reg_A|Data_Out[2]~12_combout )) # (!\reg_unit|reg_A|Data_Out[0]~2_combout  & (!\reg_unit|reg_A|Data_Out[2]~12_combout  & 
// \reg_unit|reg_A|Data_Out[3]~17_combout )))) # (!\reg_unit|reg_A|Data_Out[1]~7_combout  & (!\reg_unit|reg_A|Data_Out[3]~17_combout  & (\reg_unit|reg_A|Data_Out[0]~2_combout  $ (\reg_unit|reg_A|Data_Out[2]~12_combout ))))

	.dataa(\reg_unit|reg_A|Data_Out[0]~2_combout ),
	.datab(\reg_unit|reg_A|Data_Out[2]~12_combout ),
	.datac(\reg_unit|reg_A|Data_Out[1]~7_combout ),
	.datad(\reg_unit|reg_A|Data_Out[3]~17_combout ),
	.cin(gnd),
	.combout(\HexAL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr3~0 .lut_mask = 16'h9086;
defparam \HexAL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y21_N12
cycloneive_lcell_comb \HexAL|WideOr2~0 (
// Equation(s):
// \HexAL|WideOr2~0_combout  = (\reg_unit|reg_A|Data_Out[1]~7_combout  & (\reg_unit|reg_A|Data_Out[0]~2_combout  & ((!\reg_unit|reg_A|Data_Out[3]~17_combout )))) # (!\reg_unit|reg_A|Data_Out[1]~7_combout  & ((\reg_unit|reg_A|Data_Out[2]~12_combout  & 
// ((!\reg_unit|reg_A|Data_Out[3]~17_combout ))) # (!\reg_unit|reg_A|Data_Out[2]~12_combout  & (\reg_unit|reg_A|Data_Out[0]~2_combout ))))

	.dataa(\reg_unit|reg_A|Data_Out[0]~2_combout ),
	.datab(\reg_unit|reg_A|Data_Out[2]~12_combout ),
	.datac(\reg_unit|reg_A|Data_Out[1]~7_combout ),
	.datad(\reg_unit|reg_A|Data_Out[3]~17_combout ),
	.cin(gnd),
	.combout(\HexAL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr2~0 .lut_mask = 16'h02AE;
defparam \HexAL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y21_N30
cycloneive_lcell_comb \HexAL|WideOr1~0 (
// Equation(s):
// \HexAL|WideOr1~0_combout  = (\reg_unit|reg_A|Data_Out[0]~2_combout  & (\reg_unit|reg_A|Data_Out[3]~17_combout  $ (((\reg_unit|reg_A|Data_Out[1]~7_combout ) # (!\reg_unit|reg_A|Data_Out[2]~12_combout ))))) # (!\reg_unit|reg_A|Data_Out[0]~2_combout  & 
// (!\reg_unit|reg_A|Data_Out[2]~12_combout  & (\reg_unit|reg_A|Data_Out[1]~7_combout  & !\reg_unit|reg_A|Data_Out[3]~17_combout )))

	.dataa(\reg_unit|reg_A|Data_Out[0]~2_combout ),
	.datab(\reg_unit|reg_A|Data_Out[2]~12_combout ),
	.datac(\reg_unit|reg_A|Data_Out[1]~7_combout ),
	.datad(\reg_unit|reg_A|Data_Out[3]~17_combout ),
	.cin(gnd),
	.combout(\HexAL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr1~0 .lut_mask = 16'h08B2;
defparam \HexAL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y21_N4
cycloneive_lcell_comb \HexAL|WideOr0~0 (
// Equation(s):
// \HexAL|WideOr0~0_combout  = (\reg_unit|reg_A|Data_Out[0]~2_combout  & ((\reg_unit|reg_A|Data_Out[3]~17_combout ) # (\reg_unit|reg_A|Data_Out[2]~12_combout  $ (\reg_unit|reg_A|Data_Out[1]~7_combout )))) # (!\reg_unit|reg_A|Data_Out[0]~2_combout  & 
// ((\reg_unit|reg_A|Data_Out[1]~7_combout ) # (\reg_unit|reg_A|Data_Out[2]~12_combout  $ (\reg_unit|reg_A|Data_Out[3]~17_combout ))))

	.dataa(\reg_unit|reg_A|Data_Out[0]~2_combout ),
	.datab(\reg_unit|reg_A|Data_Out[2]~12_combout ),
	.datac(\reg_unit|reg_A|Data_Out[1]~7_combout ),
	.datad(\reg_unit|reg_A|Data_Out[3]~17_combout ),
	.cin(gnd),
	.combout(\HexAL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr0~0 .lut_mask = 16'hFB7C;
defparam \HexAL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N28
cycloneive_lcell_comb \HexAU|WideOr6~0 (
// Equation(s):
// \HexAU|WideOr6~0_combout  = (\reg_unit|reg_A|Data_Out[6]~32_combout  & (!\reg_unit|reg_A|Data_Out[5]~27_combout  & (\reg_unit|reg_A|Data_Out[4]~22_combout  $ (!\reg_unit|reg_A|Data_Out[7]~37_combout )))) # (!\reg_unit|reg_A|Data_Out[6]~32_combout  & 
// (\reg_unit|reg_A|Data_Out[4]~22_combout  & (\reg_unit|reg_A|Data_Out[5]~27_combout  $ (!\reg_unit|reg_A|Data_Out[7]~37_combout ))))

	.dataa(\reg_unit|reg_A|Data_Out[6]~32_combout ),
	.datab(\reg_unit|reg_A|Data_Out[4]~22_combout ),
	.datac(\reg_unit|reg_A|Data_Out[5]~27_combout ),
	.datad(\reg_unit|reg_A|Data_Out[7]~37_combout ),
	.cin(gnd),
	.combout(\HexAU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr6~0 .lut_mask = 16'h4806;
defparam \HexAU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N30
cycloneive_lcell_comb \HexAU|WideOr5~0 (
// Equation(s):
// \HexAU|WideOr5~0_combout  = (\reg_unit|reg_A|Data_Out[5]~27_combout  & ((\reg_unit|reg_A|Data_Out[4]~22_combout  & ((\reg_unit|reg_A|Data_Out[7]~37_combout ))) # (!\reg_unit|reg_A|Data_Out[4]~22_combout  & (\reg_unit|reg_A|Data_Out[6]~32_combout )))) # 
// (!\reg_unit|reg_A|Data_Out[5]~27_combout  & (\reg_unit|reg_A|Data_Out[6]~32_combout  & (\reg_unit|reg_A|Data_Out[4]~22_combout  $ (\reg_unit|reg_A|Data_Out[7]~37_combout ))))

	.dataa(\reg_unit|reg_A|Data_Out[6]~32_combout ),
	.datab(\reg_unit|reg_A|Data_Out[4]~22_combout ),
	.datac(\reg_unit|reg_A|Data_Out[5]~27_combout ),
	.datad(\reg_unit|reg_A|Data_Out[7]~37_combout ),
	.cin(gnd),
	.combout(\HexAU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr5~0 .lut_mask = 16'hE228;
defparam \HexAU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N24
cycloneive_lcell_comb \HexAU|WideOr4~0 (
// Equation(s):
// \HexAU|WideOr4~0_combout  = (\reg_unit|reg_A|Data_Out[6]~32_combout  & (\reg_unit|reg_A|Data_Out[7]~37_combout  & ((\reg_unit|reg_A|Data_Out[5]~27_combout ) # (!\reg_unit|reg_A|Data_Out[4]~22_combout )))) # (!\reg_unit|reg_A|Data_Out[6]~32_combout  & 
// (!\reg_unit|reg_A|Data_Out[4]~22_combout  & (\reg_unit|reg_A|Data_Out[5]~27_combout  & !\reg_unit|reg_A|Data_Out[7]~37_combout )))

	.dataa(\reg_unit|reg_A|Data_Out[6]~32_combout ),
	.datab(\reg_unit|reg_A|Data_Out[4]~22_combout ),
	.datac(\reg_unit|reg_A|Data_Out[5]~27_combout ),
	.datad(\reg_unit|reg_A|Data_Out[7]~37_combout ),
	.cin(gnd),
	.combout(\HexAU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr4~0 .lut_mask = 16'hA210;
defparam \HexAU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N14
cycloneive_lcell_comb \HexAU|WideOr3~0 (
// Equation(s):
// \HexAU|WideOr3~0_combout  = (\reg_unit|reg_A|Data_Out[5]~27_combout  & ((\reg_unit|reg_A|Data_Out[6]~32_combout  & (\reg_unit|reg_A|Data_Out[4]~22_combout )) # (!\reg_unit|reg_A|Data_Out[6]~32_combout  & (!\reg_unit|reg_A|Data_Out[4]~22_combout  & 
// \reg_unit|reg_A|Data_Out[7]~37_combout )))) # (!\reg_unit|reg_A|Data_Out[5]~27_combout  & (!\reg_unit|reg_A|Data_Out[7]~37_combout  & (\reg_unit|reg_A|Data_Out[6]~32_combout  $ (\reg_unit|reg_A|Data_Out[4]~22_combout ))))

	.dataa(\reg_unit|reg_A|Data_Out[6]~32_combout ),
	.datab(\reg_unit|reg_A|Data_Out[4]~22_combout ),
	.datac(\reg_unit|reg_A|Data_Out[5]~27_combout ),
	.datad(\reg_unit|reg_A|Data_Out[7]~37_combout ),
	.cin(gnd),
	.combout(\HexAU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr3~0 .lut_mask = 16'h9086;
defparam \HexAU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N4
cycloneive_lcell_comb \HexAU|WideOr2~0 (
// Equation(s):
// \HexAU|WideOr2~0_combout  = (\reg_unit|reg_A|Data_Out[5]~27_combout  & (((\reg_unit|reg_A|Data_Out[4]~22_combout  & !\reg_unit|reg_A|Data_Out[7]~37_combout )))) # (!\reg_unit|reg_A|Data_Out[5]~27_combout  & ((\reg_unit|reg_A|Data_Out[6]~32_combout  & 
// ((!\reg_unit|reg_A|Data_Out[7]~37_combout ))) # (!\reg_unit|reg_A|Data_Out[6]~32_combout  & (\reg_unit|reg_A|Data_Out[4]~22_combout ))))

	.dataa(\reg_unit|reg_A|Data_Out[6]~32_combout ),
	.datab(\reg_unit|reg_A|Data_Out[4]~22_combout ),
	.datac(\reg_unit|reg_A|Data_Out[5]~27_combout ),
	.datad(\reg_unit|reg_A|Data_Out[7]~37_combout ),
	.cin(gnd),
	.combout(\HexAU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr2~0 .lut_mask = 16'h04CE;
defparam \HexAU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N26
cycloneive_lcell_comb \HexAU|WideOr1~0 (
// Equation(s):
// \HexAU|WideOr1~0_combout  = (\reg_unit|reg_A|Data_Out[6]~32_combout  & (\reg_unit|reg_A|Data_Out[4]~22_combout  & (\reg_unit|reg_A|Data_Out[5]~27_combout  $ (\reg_unit|reg_A|Data_Out[7]~37_combout )))) # (!\reg_unit|reg_A|Data_Out[6]~32_combout  & 
// (!\reg_unit|reg_A|Data_Out[7]~37_combout  & ((\reg_unit|reg_A|Data_Out[4]~22_combout ) # (\reg_unit|reg_A|Data_Out[5]~27_combout ))))

	.dataa(\reg_unit|reg_A|Data_Out[6]~32_combout ),
	.datab(\reg_unit|reg_A|Data_Out[4]~22_combout ),
	.datac(\reg_unit|reg_A|Data_Out[5]~27_combout ),
	.datad(\reg_unit|reg_A|Data_Out[7]~37_combout ),
	.cin(gnd),
	.combout(\HexAU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr1~0 .lut_mask = 16'h08D4;
defparam \HexAU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N20
cycloneive_lcell_comb \HexAU|WideOr0~0 (
// Equation(s):
// \HexAU|WideOr0~0_combout  = (\reg_unit|reg_A|Data_Out[4]~22_combout  & ((\reg_unit|reg_A|Data_Out[7]~37_combout ) # (\reg_unit|reg_A|Data_Out[6]~32_combout  $ (\reg_unit|reg_A|Data_Out[5]~27_combout )))) # (!\reg_unit|reg_A|Data_Out[4]~22_combout  & 
// ((\reg_unit|reg_A|Data_Out[5]~27_combout ) # (\reg_unit|reg_A|Data_Out[6]~32_combout  $ (\reg_unit|reg_A|Data_Out[7]~37_combout ))))

	.dataa(\reg_unit|reg_A|Data_Out[6]~32_combout ),
	.datab(\reg_unit|reg_A|Data_Out[4]~22_combout ),
	.datac(\reg_unit|reg_A|Data_Out[5]~27_combout ),
	.datad(\reg_unit|reg_A|Data_Out[7]~37_combout ),
	.cin(gnd),
	.combout(\HexAU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \HexAU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y69_N28
cycloneive_lcell_comb \HexBL|WideOr6~0 (
// Equation(s):
// \HexBL|WideOr6~0_combout  = (\reg_unit|reg_B|Data_Out[2]~12_combout  & (!\reg_unit|reg_B|Data_Out[1]~7_combout  & (\reg_unit|reg_B|Data_Out[3]~17_combout  $ (!\reg_unit|reg_B|Data_Out[0]~2_combout )))) # (!\reg_unit|reg_B|Data_Out[2]~12_combout  & 
// (\reg_unit|reg_B|Data_Out[0]~2_combout  & (\reg_unit|reg_B|Data_Out[3]~17_combout  $ (!\reg_unit|reg_B|Data_Out[1]~7_combout ))))

	.dataa(\reg_unit|reg_B|Data_Out[2]~12_combout ),
	.datab(\reg_unit|reg_B|Data_Out[3]~17_combout ),
	.datac(\reg_unit|reg_B|Data_Out[0]~2_combout ),
	.datad(\reg_unit|reg_B|Data_Out[1]~7_combout ),
	.cin(gnd),
	.combout(\HexBL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr6~0 .lut_mask = 16'h4092;
defparam \HexBL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y69_N6
cycloneive_lcell_comb \HexBL|WideOr5~0 (
// Equation(s):
// \HexBL|WideOr5~0_combout  = (\reg_unit|reg_B|Data_Out[3]~17_combout  & ((\reg_unit|reg_B|Data_Out[0]~2_combout  & ((\reg_unit|reg_B|Data_Out[1]~7_combout ))) # (!\reg_unit|reg_B|Data_Out[0]~2_combout  & (\reg_unit|reg_B|Data_Out[2]~12_combout )))) # 
// (!\reg_unit|reg_B|Data_Out[3]~17_combout  & (\reg_unit|reg_B|Data_Out[2]~12_combout  & (\reg_unit|reg_B|Data_Out[0]~2_combout  $ (\reg_unit|reg_B|Data_Out[1]~7_combout ))))

	.dataa(\reg_unit|reg_B|Data_Out[2]~12_combout ),
	.datab(\reg_unit|reg_B|Data_Out[3]~17_combout ),
	.datac(\reg_unit|reg_B|Data_Out[0]~2_combout ),
	.datad(\reg_unit|reg_B|Data_Out[1]~7_combout ),
	.cin(gnd),
	.combout(\HexBL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr5~0 .lut_mask = 16'hCA28;
defparam \HexBL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y69_N12
cycloneive_lcell_comb \HexBL|WideOr4~0 (
// Equation(s):
// \HexBL|WideOr4~0_combout  = (\reg_unit|reg_B|Data_Out[2]~12_combout  & (\reg_unit|reg_B|Data_Out[3]~17_combout  & ((\reg_unit|reg_B|Data_Out[1]~7_combout ) # (!\reg_unit|reg_B|Data_Out[0]~2_combout )))) # (!\reg_unit|reg_B|Data_Out[2]~12_combout  & 
// (!\reg_unit|reg_B|Data_Out[3]~17_combout  & (!\reg_unit|reg_B|Data_Out[0]~2_combout  & \reg_unit|reg_B|Data_Out[1]~7_combout )))

	.dataa(\reg_unit|reg_B|Data_Out[2]~12_combout ),
	.datab(\reg_unit|reg_B|Data_Out[3]~17_combout ),
	.datac(\reg_unit|reg_B|Data_Out[0]~2_combout ),
	.datad(\reg_unit|reg_B|Data_Out[1]~7_combout ),
	.cin(gnd),
	.combout(\HexBL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr4~0 .lut_mask = 16'h8908;
defparam \HexBL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y69_N18
cycloneive_lcell_comb \HexBL|WideOr3~0 (
// Equation(s):
// \HexBL|WideOr3~0_combout  = (\reg_unit|reg_B|Data_Out[1]~7_combout  & ((\reg_unit|reg_B|Data_Out[2]~12_combout  & ((\reg_unit|reg_B|Data_Out[0]~2_combout ))) # (!\reg_unit|reg_B|Data_Out[2]~12_combout  & (\reg_unit|reg_B|Data_Out[3]~17_combout  & 
// !\reg_unit|reg_B|Data_Out[0]~2_combout )))) # (!\reg_unit|reg_B|Data_Out[1]~7_combout  & (!\reg_unit|reg_B|Data_Out[3]~17_combout  & (\reg_unit|reg_B|Data_Out[2]~12_combout  $ (\reg_unit|reg_B|Data_Out[0]~2_combout ))))

	.dataa(\reg_unit|reg_B|Data_Out[2]~12_combout ),
	.datab(\reg_unit|reg_B|Data_Out[3]~17_combout ),
	.datac(\reg_unit|reg_B|Data_Out[0]~2_combout ),
	.datad(\reg_unit|reg_B|Data_Out[1]~7_combout ),
	.cin(gnd),
	.combout(\HexBL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr3~0 .lut_mask = 16'hA412;
defparam \HexBL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y69_N0
cycloneive_lcell_comb \HexBL|WideOr2~0 (
// Equation(s):
// \HexBL|WideOr2~0_combout  = (\reg_unit|reg_B|Data_Out[1]~7_combout  & (((!\reg_unit|reg_B|Data_Out[3]~17_combout  & \reg_unit|reg_B|Data_Out[0]~2_combout )))) # (!\reg_unit|reg_B|Data_Out[1]~7_combout  & ((\reg_unit|reg_B|Data_Out[2]~12_combout  & 
// (!\reg_unit|reg_B|Data_Out[3]~17_combout )) # (!\reg_unit|reg_B|Data_Out[2]~12_combout  & ((\reg_unit|reg_B|Data_Out[0]~2_combout )))))

	.dataa(\reg_unit|reg_B|Data_Out[2]~12_combout ),
	.datab(\reg_unit|reg_B|Data_Out[3]~17_combout ),
	.datac(\reg_unit|reg_B|Data_Out[0]~2_combout ),
	.datad(\reg_unit|reg_B|Data_Out[1]~7_combout ),
	.cin(gnd),
	.combout(\HexBL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr2~0 .lut_mask = 16'h3072;
defparam \HexBL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y69_N22
cycloneive_lcell_comb \HexBL|WideOr1~0 (
// Equation(s):
// \HexBL|WideOr1~0_combout  = (\reg_unit|reg_B|Data_Out[2]~12_combout  & (\reg_unit|reg_B|Data_Out[0]~2_combout  & (\reg_unit|reg_B|Data_Out[3]~17_combout  $ (\reg_unit|reg_B|Data_Out[1]~7_combout )))) # (!\reg_unit|reg_B|Data_Out[2]~12_combout  & 
// (!\reg_unit|reg_B|Data_Out[3]~17_combout  & ((\reg_unit|reg_B|Data_Out[0]~2_combout ) # (\reg_unit|reg_B|Data_Out[1]~7_combout ))))

	.dataa(\reg_unit|reg_B|Data_Out[2]~12_combout ),
	.datab(\reg_unit|reg_B|Data_Out[3]~17_combout ),
	.datac(\reg_unit|reg_B|Data_Out[0]~2_combout ),
	.datad(\reg_unit|reg_B|Data_Out[1]~7_combout ),
	.cin(gnd),
	.combout(\HexBL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr1~0 .lut_mask = 16'h3190;
defparam \HexBL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y69_N20
cycloneive_lcell_comb \HexBL|WideOr0~0 (
// Equation(s):
// \HexBL|WideOr0~0_combout  = (\reg_unit|reg_B|Data_Out[0]~2_combout  & ((\reg_unit|reg_B|Data_Out[3]~17_combout ) # (\reg_unit|reg_B|Data_Out[2]~12_combout  $ (\reg_unit|reg_B|Data_Out[1]~7_combout )))) # (!\reg_unit|reg_B|Data_Out[0]~2_combout  & 
// ((\reg_unit|reg_B|Data_Out[1]~7_combout ) # (\reg_unit|reg_B|Data_Out[2]~12_combout  $ (\reg_unit|reg_B|Data_Out[3]~17_combout ))))

	.dataa(\reg_unit|reg_B|Data_Out[2]~12_combout ),
	.datab(\reg_unit|reg_B|Data_Out[3]~17_combout ),
	.datac(\reg_unit|reg_B|Data_Out[0]~2_combout ),
	.datad(\reg_unit|reg_B|Data_Out[1]~7_combout ),
	.cin(gnd),
	.combout(\HexBL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \HexBL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N0
cycloneive_lcell_comb \HexBU|WideOr6~0 (
// Equation(s):
// \HexBU|WideOr6~0_combout  = (\reg_unit|reg_B|Data_Out[6]~32_combout  & (!\reg_unit|reg_B|Data_Out[5]~27_combout  & (\reg_unit|reg_B|Data_Out[7]~37_combout  $ (!\reg_unit|reg_B|Data_Out[4]~22_combout )))) # (!\reg_unit|reg_B|Data_Out[6]~32_combout  & 
// (\reg_unit|reg_B|Data_Out[4]~22_combout  & (\reg_unit|reg_B|Data_Out[5]~27_combout  $ (!\reg_unit|reg_B|Data_Out[7]~37_combout ))))

	.dataa(\reg_unit|reg_B|Data_Out[5]~27_combout ),
	.datab(\reg_unit|reg_B|Data_Out[6]~32_combout ),
	.datac(\reg_unit|reg_B|Data_Out[7]~37_combout ),
	.datad(\reg_unit|reg_B|Data_Out[4]~22_combout ),
	.cin(gnd),
	.combout(\HexBU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr6~0 .lut_mask = 16'h6104;
defparam \HexBU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N14
cycloneive_lcell_comb \HexBU|WideOr5~0 (
// Equation(s):
// \HexBU|WideOr5~0_combout  = (\reg_unit|reg_B|Data_Out[5]~27_combout  & ((\reg_unit|reg_B|Data_Out[4]~22_combout  & ((\reg_unit|reg_B|Data_Out[7]~37_combout ))) # (!\reg_unit|reg_B|Data_Out[4]~22_combout  & (\reg_unit|reg_B|Data_Out[6]~32_combout )))) # 
// (!\reg_unit|reg_B|Data_Out[5]~27_combout  & (\reg_unit|reg_B|Data_Out[6]~32_combout  & (\reg_unit|reg_B|Data_Out[7]~37_combout  $ (\reg_unit|reg_B|Data_Out[4]~22_combout ))))

	.dataa(\reg_unit|reg_B|Data_Out[5]~27_combout ),
	.datab(\reg_unit|reg_B|Data_Out[6]~32_combout ),
	.datac(\reg_unit|reg_B|Data_Out[7]~37_combout ),
	.datad(\reg_unit|reg_B|Data_Out[4]~22_combout ),
	.cin(gnd),
	.combout(\HexBU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \HexBU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N8
cycloneive_lcell_comb \HexBU|WideOr4~0 (
// Equation(s):
// \HexBU|WideOr4~0_combout  = (\reg_unit|reg_B|Data_Out[6]~32_combout  & (\reg_unit|reg_B|Data_Out[7]~37_combout  & ((\reg_unit|reg_B|Data_Out[5]~27_combout ) # (!\reg_unit|reg_B|Data_Out[4]~22_combout )))) # (!\reg_unit|reg_B|Data_Out[6]~32_combout  & 
// (\reg_unit|reg_B|Data_Out[5]~27_combout  & (!\reg_unit|reg_B|Data_Out[7]~37_combout  & !\reg_unit|reg_B|Data_Out[4]~22_combout )))

	.dataa(\reg_unit|reg_B|Data_Out[5]~27_combout ),
	.datab(\reg_unit|reg_B|Data_Out[6]~32_combout ),
	.datac(\reg_unit|reg_B|Data_Out[7]~37_combout ),
	.datad(\reg_unit|reg_B|Data_Out[4]~22_combout ),
	.cin(gnd),
	.combout(\HexBU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr4~0 .lut_mask = 16'h80C2;
defparam \HexBU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N22
cycloneive_lcell_comb \HexBU|WideOr3~0 (
// Equation(s):
// \HexBU|WideOr3~0_combout  = (\reg_unit|reg_B|Data_Out[5]~27_combout  & ((\reg_unit|reg_B|Data_Out[6]~32_combout  & ((\reg_unit|reg_B|Data_Out[4]~22_combout ))) # (!\reg_unit|reg_B|Data_Out[6]~32_combout  & (\reg_unit|reg_B|Data_Out[7]~37_combout  & 
// !\reg_unit|reg_B|Data_Out[4]~22_combout )))) # (!\reg_unit|reg_B|Data_Out[5]~27_combout  & (!\reg_unit|reg_B|Data_Out[7]~37_combout  & (\reg_unit|reg_B|Data_Out[6]~32_combout  $ (\reg_unit|reg_B|Data_Out[4]~22_combout ))))

	.dataa(\reg_unit|reg_B|Data_Out[5]~27_combout ),
	.datab(\reg_unit|reg_B|Data_Out[6]~32_combout ),
	.datac(\reg_unit|reg_B|Data_Out[7]~37_combout ),
	.datad(\reg_unit|reg_B|Data_Out[4]~22_combout ),
	.cin(gnd),
	.combout(\HexBU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr3~0 .lut_mask = 16'h8924;
defparam \HexBU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N12
cycloneive_lcell_comb \HexBU|WideOr2~0 (
// Equation(s):
// \HexBU|WideOr2~0_combout  = (\reg_unit|reg_B|Data_Out[5]~27_combout  & (((!\reg_unit|reg_B|Data_Out[7]~37_combout  & \reg_unit|reg_B|Data_Out[4]~22_combout )))) # (!\reg_unit|reg_B|Data_Out[5]~27_combout  & ((\reg_unit|reg_B|Data_Out[6]~32_combout  & 
// (!\reg_unit|reg_B|Data_Out[7]~37_combout )) # (!\reg_unit|reg_B|Data_Out[6]~32_combout  & ((\reg_unit|reg_B|Data_Out[4]~22_combout )))))

	.dataa(\reg_unit|reg_B|Data_Out[5]~27_combout ),
	.datab(\reg_unit|reg_B|Data_Out[6]~32_combout ),
	.datac(\reg_unit|reg_B|Data_Out[7]~37_combout ),
	.datad(\reg_unit|reg_B|Data_Out[4]~22_combout ),
	.cin(gnd),
	.combout(\HexBU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr2~0 .lut_mask = 16'h1F04;
defparam \HexBU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N30
cycloneive_lcell_comb \HexBU|WideOr1~0 (
// Equation(s):
// \HexBU|WideOr1~0_combout  = (\reg_unit|reg_B|Data_Out[5]~27_combout  & (!\reg_unit|reg_B|Data_Out[7]~37_combout  & ((\reg_unit|reg_B|Data_Out[4]~22_combout ) # (!\reg_unit|reg_B|Data_Out[6]~32_combout )))) # (!\reg_unit|reg_B|Data_Out[5]~27_combout  & 
// (\reg_unit|reg_B|Data_Out[4]~22_combout  & (\reg_unit|reg_B|Data_Out[6]~32_combout  $ (!\reg_unit|reg_B|Data_Out[7]~37_combout ))))

	.dataa(\reg_unit|reg_B|Data_Out[5]~27_combout ),
	.datab(\reg_unit|reg_B|Data_Out[6]~32_combout ),
	.datac(\reg_unit|reg_B|Data_Out[7]~37_combout ),
	.datad(\reg_unit|reg_B|Data_Out[4]~22_combout ),
	.cin(gnd),
	.combout(\HexBU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr1~0 .lut_mask = 16'h4B02;
defparam \HexBU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N4
cycloneive_lcell_comb \HexBU|WideOr0~0 (
// Equation(s):
// \HexBU|WideOr0~0_combout  = (\reg_unit|reg_B|Data_Out[4]~22_combout  & ((\reg_unit|reg_B|Data_Out[7]~37_combout ) # (\reg_unit|reg_B|Data_Out[5]~27_combout  $ (\reg_unit|reg_B|Data_Out[6]~32_combout )))) # (!\reg_unit|reg_B|Data_Out[4]~22_combout  & 
// ((\reg_unit|reg_B|Data_Out[5]~27_combout ) # (\reg_unit|reg_B|Data_Out[6]~32_combout  $ (\reg_unit|reg_B|Data_Out[7]~37_combout ))))

	.dataa(\reg_unit|reg_B|Data_Out[5]~27_combout ),
	.datab(\reg_unit|reg_B|Data_Out[6]~32_combout ),
	.datac(\reg_unit|reg_B|Data_Out[7]~37_combout ),
	.datad(\reg_unit|reg_B|Data_Out[4]~22_combout ),
	.cin(gnd),
	.combout(\HexBU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \HexBU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign Aval[0] = \Aval[0]~output_o ;

assign Aval[1] = \Aval[1]~output_o ;

assign Aval[2] = \Aval[2]~output_o ;

assign Aval[3] = \Aval[3]~output_o ;

assign Aval[4] = \Aval[4]~output_o ;

assign Aval[5] = \Aval[5]~output_o ;

assign Aval[6] = \Aval[6]~output_o ;

assign Aval[7] = \Aval[7]~output_o ;

assign Bval[0] = \Bval[0]~output_o ;

assign Bval[1] = \Bval[1]~output_o ;

assign Bval[2] = \Bval[2]~output_o ;

assign Bval[3] = \Bval[3]~output_o ;

assign Bval[4] = \Bval[4]~output_o ;

assign Bval[5] = \Bval[5]~output_o ;

assign Bval[6] = \Bval[6]~output_o ;

assign Bval[7] = \Bval[7]~output_o ;

assign AhexL[0] = \AhexL[0]~output_o ;

assign AhexL[1] = \AhexL[1]~output_o ;

assign AhexL[2] = \AhexL[2]~output_o ;

assign AhexL[3] = \AhexL[3]~output_o ;

assign AhexL[4] = \AhexL[4]~output_o ;

assign AhexL[5] = \AhexL[5]~output_o ;

assign AhexL[6] = \AhexL[6]~output_o ;

assign AhexU[0] = \AhexU[0]~output_o ;

assign AhexU[1] = \AhexU[1]~output_o ;

assign AhexU[2] = \AhexU[2]~output_o ;

assign AhexU[3] = \AhexU[3]~output_o ;

assign AhexU[4] = \AhexU[4]~output_o ;

assign AhexU[5] = \AhexU[5]~output_o ;

assign AhexU[6] = \AhexU[6]~output_o ;

assign BhexL[0] = \BhexL[0]~output_o ;

assign BhexL[1] = \BhexL[1]~output_o ;

assign BhexL[2] = \BhexL[2]~output_o ;

assign BhexL[3] = \BhexL[3]~output_o ;

assign BhexL[4] = \BhexL[4]~output_o ;

assign BhexL[5] = \BhexL[5]~output_o ;

assign BhexL[6] = \BhexL[6]~output_o ;

assign BhexU[0] = \BhexU[0]~output_o ;

assign BhexU[1] = \BhexU[1]~output_o ;

assign BhexU[2] = \BhexU[2]~output_o ;

assign BhexU[3] = \BhexU[3]~output_o ;

assign BhexU[4] = \BhexU[4]~output_o ;

assign BhexU[5] = \BhexU[5]~output_o ;

assign BhexU[6] = \BhexU[6]~output_o ;

endmodule
