0.7
2020.2
Nov  8 2024
22:36:55
<<<<<<< HEAD
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1751354788,verilog,,,,blk_mem_gen_0,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_CACHE.vhd,1751641267,vhdl,,,,tb_cache,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_CACHE_LOADER.vhd,1751639588,vhdl,,,,tb_cache_loader,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_CONTROLLER.vhd,1751354788,vhdl,,,,tb_controller,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_DSP.vhd,1751354788,vhdl,,,,tb_dsp,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd,1751469065,vhdl,,,,tb_top,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/imports/new/MEM_A.vhd,1751354788,vhdl,,,,mem_a,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/imports/new/MEM_B.vhd,1751354788,vhdl,,,,mem_b,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/imports/new/MEM_C.vhd,1751354788,vhdl,,,,mem_c,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/imports/new/MEM_D.vhd,1751354788,vhdl,,,,mem_d,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/imports/new/PC_INTERFACE.vhd,1751354788,vhdl,,,,pc_interface,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/imports/new/UART_INTERFACE.vhd,1751354788,vhdl,,,,uart_interface,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/imports/new/UART_RECEIVER.vhd,1751354788,vhdl,,,,uart_receiver,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/CACHE.vhd,1751354788,vhdl,,,,cache,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/CACHE_LOADER.vhd,1751354788,vhdl,,,,cache_loader,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/CONTROLLER.vhd,1751354788,vhdl,,,,controller,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/CONTROLLER_LOGIC.vhd,1751354788,vhdl,,,,controller_logic,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/CONTROLLER_MULTIPLIER_INTERFACE.vhd,1751354788,vhdl,,,,controller_multiplier_interface,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/DSP.vhd,1751354788,vhdl,/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_DSP.vhd,,,dsp,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/MULTIPLIER.vhd,1751354788,vhdl,,,,multiplier,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/TOP.vhd,1751354788,vhdl,,,,top,,,,,,,,
=======
/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1751469499,verilog,,,,blk_mem_gen_0,,,,,,,,
/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd,1751476095,vhdl,,,,tb_top,,,,,,,,
/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/imports/new/MEM_A.vhd,1751469500,vhdl,,,,mem_a,,,,,,,,
/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/imports/new/MEM_B.vhd,1751469500,vhdl,,,,mem_b,,,,,,,,
/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/imports/new/MEM_C.vhd,1751469500,vhdl,,,,mem_c,,,,,,,,
/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/imports/new/MEM_D.vhd,1751469500,vhdl,,,,mem_d,,,,,,,,
/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/imports/new/PC_INTERFACE.vhd,1751469500,vhdl,,,,pc_interface,,,,,,,,
/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/imports/new/UART_INTERFACE.vhd,1751469500,vhdl,,,,uart_interface,,,,,,,,
/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/imports/new/UART_RECEIVER.vhd,1751469500,vhdl,,,,uart_receiver,,,,,,,,
/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/CACHE.vhd,1751469500,vhdl,,,,cache,,,,,,,,
/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/CACHE_LOADER.vhd,1751469500,vhdl,,,,cache_loader,,,,,,,,
/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/CONTROLLER.vhd,1751469500,vhdl,,,,controller,,,,,,,,
/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/CONTROLLER_LOGIC.vhd,1751475585,vhdl,,,,controller_logic,,,,,,,,
/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/CONTROLLER_MULTIPLIER_INTERFACE.vhd,1751469500,vhdl,,,,controller_multiplier_interface,,,,,,,,
/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/DSP.vhd,1751469500,vhdl,,,,dsp,,,,,,,,
/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/MULTIPLIER.vhd,1751469500,vhdl,,,,multiplier,,,,,,,,
/home/diamant/Scrivania/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/TOP.vhd,1751469500,vhdl,,,,top,,,,,,,,
>>>>>>> 937599f26e31ffb1376f5f96eba9a2cdf8a19323
