library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
ENTITY Pass_bas IS
PORT (
	E : IN STD_LOGIC_VECTOR (7 downto 0);
	SW : IN STD_LOGIC;
	H : IN STD_LOGIC;
	S : BUFFER INTEGER range 0 to 255
	);
END CTU;
ARCHITECTURE ARCHI OF CTU IS
signal tempoS : STD_LOGIC_VECTOR (7 downto 0);
signal tempoE : STD_LOGIC_VECTOR (7 downto 0);
signal a : STD_LOGIC_VECTOR (4 downto 0):
BEGIN
	 PROCESS (H)
	 BEGIN
		IF (H'EVENT and H='1') THEN
			IF (SW='1') THEN
			S<=a*tempoS+(1-a)*tempoE;
			tempoS<=S;
			tempoE<=E;
			else
			S<=E;
			tempoS<=S;
			tempoE<=E;
			END IF;
		END IF;
	 END PROCESS;
END ARCHI;
	
		