TraceInfo({"top.counter.dff.input":Bits(8),"top.counter.dff.output":Bits(8),"top.input":Struct((name:"rhdl_fpga::cdc::cross_counter::In<rhdl_core::types::domain::Red,rhdl_core::types::domain::Blue>",fields:[(name:"incr",ty:Signal(Bits(1),Red)),(name:"incr_cr",ty:Signal(Struct((name:"ClockReset",fields:[(name:"clock",ty:Clock),(name:"reset",ty:Reset)])),Red)),(name:"cr",ty:Signal(Struct((name:"ClockReset",fields:[(name:"clock",ty:Clock),(name:"reset",ty:Reset)])),Blue))])),"top.outputs":Struct((name:"rhdl_fpga::cdc::cross_counter::Out<rhdl_core::types::domain::Blue>",fields:[(name:"count",ty:Signal(Bits(8),Blue))])),"top.syncs.array.clock":Clock,"top.syncs.array.input":Signal(Bits(1),Red),"top.syncs.array.output":Bits(1),"top.syncs.array.reset":Reset})