-- EASICS generated file
-- command : ariadne test.ari
-- input : test.ari
-- input : a_ent.vhd
-- input : b_ent.vhd

library ieee;
use ieee.std_logic_1164.all;

entity test is
  port (
        pin_1 : in std_logic_vector ( 4 downto 1 );
        clk : out std_logic;
        reset : out std_logic;
        pin_0 : out   wrong_type_i_known_it_is_just_to_test
       );
end test;
