
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -131 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 247.699 ; gain = 68.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-638] synthesizing module 'Keypad' [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/Keypad.sv:54]
INFO: [Synth 8-638] synthesizing module 'SyncButton' [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/Keypad.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/Keypad.sv:36]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/Keypad.sv:45]
WARNING: [Synth 8-87] always_comb on 'nextstate_reg' did not result in combinational logic [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/Keypad.sv:37]
WARNING: [Synth 8-87] always_comb on 'bout_reg' did not result in combinational logic [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/Keypad.sv:46]
INFO: [Synth 8-256] done synthesizing module 'SyncButton' (1#1) [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/Keypad.sv:22]
INFO: [Synth 8-256] done synthesizing module 'Keypad' (2#1) [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/Keypad.sv:54]
INFO: [Synth 8-638] synthesizing module 'RGBLighter' [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/RGBLighter.sv:23]
INFO: [Synth 8-638] synthesizing module 'TranslateDivider' [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/TranslateDivider.sv:22]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'TranslateDivider' (4#1) [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/TranslateDivider.sv:22]
INFO: [Synth 8-638] synthesizing module 'Translator' [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/Translator.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Translator' (5#1) [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/Translator.sv:23]
INFO: [Synth 8-638] synthesizing module 'RGB' [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/RGB.sv:22]
INFO: [Synth 8-638] synthesizing module 'SignalDivider' [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/SignalDivider.sv:23]
INFO: [Synth 8-256] done synthesizing module 'SignalDivider' (6#1) [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/SignalDivider.sv:23]
INFO: [Synth 8-226] default block is never used [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/RGB.sv:60]
INFO: [Synth 8-256] done synthesizing module 'RGB' (7#1) [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/RGB.sv:22]
INFO: [Synth 8-256] done synthesizing module 'RGBLighter' (8#1) [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/RGBLighter.sv:23]
INFO: [Synth 8-638] synthesizing module 'SevenSegment' [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/SevenSegment.sv:33]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SevenSegment' (9#1) [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/SevenSegment.sv:33]
INFO: [Synth 8-256] done synthesizing module 'top' (10#1) [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 285.699 ; gain = 106.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 285.699 ; gain = 106.793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/constrs_1/new/Test.xdc]
WARNING: [Vivado 12-507] No nets matched 'attack_IBUF'. [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/constrs_1/new/Test.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/constrs_1/new/Test.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/constrs_1/new/Test.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 596.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 596.406 ; gain = 417.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 596.406 ; gain = 417.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 596.406 ; gain = 417.500
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "greenDivider" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "at1mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "at1mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "at1mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "at1mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "at1mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "reset" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "reset" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "def2mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "def2mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "def2mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "def2mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "shipsDestroyed1" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "at2mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "at2mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "at2mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "at2mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "def1mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "def1mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "def1mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "def1mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "shipsDestroyed2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "reset" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "cont" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
WARNING: [Synth 8-327] inferring latch for variable 'bout_reg' [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/Keypad.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_reg' [D:/Users/TEMP.PCLABS/Desktop/The_Battleship_Gamev2/The_Battleship_Gamev2.srcs/sources_1/new/Keypad.sv:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 596.406 ; gain = 417.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GB0      |           1|     31121|
|2     |top__GB1      |           1|     18166|
|3     |top__GB2      |           1|     12405|
|4     |top__GB3      |           1|     18146|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 6     
	               24 Bit    Registers := 16    
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 14    
	   4 Input     24 Bit        Muxes := 128   
	   2 Input     24 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module SevenSegment 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module TranslateDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module Translator__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 8     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 64    
Module Translator 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 8     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 64    
Module SignalDivider__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module RGB__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module SignalDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module RGB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module SyncButton__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module SyncButton__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module SyncButton__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module SyncButton__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module SyncButton 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Keypad 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 596.406 ; gain = 417.500
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "def2mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "def2mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "def2mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "def1mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "def1mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "def1mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "def1mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "at1mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "at1mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "at2mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "at2mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "def2mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "at1mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "at1mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "clockDivider/i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "greenDivider" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "clockDivider/i" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "greenDivider" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "shipsDestroyed1" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "reset" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "cont" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "at1mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "reset" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "shipsDestroyed2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "at2mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "at2mem" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 596.406 ; gain = 417.500
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 596.406 ; gain = 417.500

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GB0      |           1|     31121|
|2     |top__GB1      |           1|     18422|
|3     |top__GB2      |           1|     12405|
|4     |top__GB3      |           1|     22193|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\kk4/bout_reg ) is unused and will be removed from module Keypad.
WARNING: [Synth 8-3332] Sequential element (\kk4/nextstate_reg[1] ) is unused and will be removed from module Keypad.
WARNING: [Synth 8-3332] Sequential element (\kk4/nextstate_reg[0] ) is unused and will be removed from module Keypad.
WARNING: [Synth 8-3332] Sequential element (synAtt_reg) is unused and will be removed from module Keypad.
WARNING: [Synth 8-3332] Sequential element (\kk4/state_reg[1] ) is unused and will be removed from module Keypad.
WARNING: [Synth 8-3332] Sequential element (\kk4/state_reg[0] ) is unused and will be removed from module Keypad.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 737.105 ; gain = 558.199
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 737.105 ; gain = 558.199

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GB0      |           1|      1802|
|2     |top__GB1      |           1|       990|
|3     |top__GB2      |           1|        67|
|4     |top__GB3      |           1|      3223|
+------+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 737.105 ; gain = 558.199
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 737.105 ; gain = 558.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 737.105 ; gain = 558.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GB0      |           1|      1802|
|2     |top__GB1      |           1|       990|
|3     |top__GB2      |           1|        67|
|4     |top__GB3      |           1|      3223|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\bb/xCor_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\bb/yCor_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[126] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[124] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[120] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[118] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[116] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[114] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[112] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[110] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[108] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[104] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[102] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[100] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[94] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[92] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[88] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[84] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[82] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[80] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[78] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[76] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[72] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[70] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[66] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[64] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[60] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[56] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[54] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[52] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[48] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[42] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[40] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[38] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[32] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[28] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[26] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[24] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[22] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[20] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[18] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[14] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[12] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[10] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[122] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[106] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[96] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[90] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[74] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[68] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[62] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[46] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[30] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[8] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def2mem_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[126] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[124] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[112] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[110] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[108] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[106] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[104] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[102] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[100] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[98] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[96] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[94] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[90] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[88] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[84] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[82] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[80] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[78] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[74] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[72] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[70] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[62] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[60] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[58] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[56] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[54] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[52] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[48] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[46] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[42] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[38] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[32] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[30] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[28] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[26] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[24] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[22] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\def1mem_reg[20] ) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 737.105 ; gain = 558.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 737.105 ; gain = 558.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 737.105 ; gain = 558.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 737.105 ; gain = 558.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 737.105 ; gain = 558.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 737.105 ; gain = 558.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     5|
|2     |CARRY4  |    88|
|3     |LUT1    |   178|
|4     |LUT2    |   598|
|5     |LUT3    |   298|
|6     |LUT4    |    90|
|7     |LUT5    |   255|
|8     |LUT6    |   483|
|9     |MUXCY_L |   110|
|10    |MUXF7   |    71|
|11    |MUXF8   |    20|
|12    |XORCY   |   114|
|13    |FDRE    |  1242|
|14    |FDSE    |    36|
|15    |LD      |    12|
|16    |IBUF    |     7|
|17    |OBUF    |    38|
+------+--------+------+

Report Instance Areas: 
+------+---------------------+-----------------+------+
|      |Instance             |Module           |Cells |
+------+---------------------+-----------------+------+
|1     |top                  |                 |  3645|
|2     |  bb                 |Keypad           |   796|
|3     |    kk0              |SyncButton       |    10|
|4     |    kk1              |SyncButton_3     |     9|
|5     |    kk2              |SyncButton_4     |    11|
|6     |    kk3              |SyncButton_5     |     8|
|7     |  s                  |SevenSegment     |    58|
|8     |  sss                |RGBLighter       |  1429|
|9     |    screenOne        |RGB              |   304|
|10    |      clockDivider   |SignalDivider_2  |   289|
|11    |    screenTwo        |RGB_0            |   304|
|12    |      clockDivider   |SignalDivider    |   289|
|13    |    translate1       |Translator       |   404|
|14    |    translate2       |Translator_1     |   404|
|15    |    translateDivider |TranslateDivider |    13|
+------+---------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 737.105 ; gain = 558.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 117 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 737.105 ; gain = 231.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 737.105 ; gain = 558.199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 331 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 6 inverter(s) to 80 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 29 instances
  LD => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 105 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 737.105 ; gain = 543.512
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 737.105 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 11 03:26:10 2017...
