// Seed: 470911580
module module_0 (
    output tri1 id_0
);
  wire id_2, id_3, id_4, id_5, id_6;
  wire id_7;
  assign id_5 = id_4;
  wire id_8;
  wire id_9;
  wire id_10;
  parameter id_11 = 1;
  module_2 modCall_1 (id_2);
  wire id_12;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output wor   id_2,
    output uwire id_3
);
  assign id_2 = id_0;
  uwire id_5 = 1;
  wire  id_6;
  module_0 modCall_1 (id_2);
  wire id_7;
  and primCall (id_2, id_1, id_5, id_6, id_0);
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  wire id_2;
  wire id_3 = id_2;
endmodule
