!Device
part_number: esp8266
architecture: ARM Cortex-M
bit_width: 32
endianness: little
modules:
- !Module
  name: DPORT
  base_addr: 0x3ff00000
  size: 0x40
  registers:
  - !Register
    name: EDGE_INT_ENABLE
    addr: 0x4
    size_bits: 32
    description: EDGE_INT_ENABLE
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
    - !Field
      name: wdt_edge_int_enable
      bit_offset: 0
      bit_width: 1
      description: Enable the watchdog timer edge interrupt
    - !Field
      name: timer1_edge_int_enable
      bit_offset: 1
      bit_width: 1
      description: Enable the timer1 edge interrupt
  - !Register
    name: DPORT_CTL
    addr: 0x14
    size_bits: 32
    description: DPORT_CTL
    fields:
    - !Field
      name: DPORT_CTL_DOUBLE_CLK
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
- !Module
  name: EFUSE
  base_addr: 0x3ff00050
  size: 0x80
  registers:
  - !Register
    name: EFUSE_DATA0
    addr: 0x0
    size_bits: 32
    description: EFUSE_DATA0
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: EFUSE_DATA1
    addr: 0x4
    size_bits: 32
    description: EFUSE_DATA1
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: EFUSE_DATA2
    addr: 0x8
    size_bits: 32
    description: EFUSE_DATA2
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: EFUSE_DATA3
    addr: 0xc
    size_bits: 32
    description: EFUSE_DATA3
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
- !Module
  name: GPIO
  base_addr: 0x60000300
  size: 0x3a0
  registers:
  - !Register
    name: GPIO_OUT
    addr: 0x0
    size_bits: 32
    description: BT-Coexist Selection register
    fields:
    - !Field
      name: GPIO_BT_SEL
      bit_offset: 16
      bit_width: 16
      description: BT-Coexist Selection register
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_OUT_DATA
      bit_offset: 0
      bit_width: 16
      description: The output value when the GPIO pin is set as output.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_OUT_W1TS
    addr: 0x4
    size_bits: 32
    description: GPIO_OUT_W1TS
    fields:
    - !Field
      name: GPIO_OUT_DATA_W1TS
      bit_offset: 0
      bit_width: 16
      description: "Writing 1 into a bit in this register will set the related bit\
        \ in\n                                GPIO_OUT_DATA\n                    \
        \        "
      read_allowed: false
      write_allowed: true
  - !Register
    name: GPIO_OUT_W1TC
    addr: 0x8
    size_bits: 32
    description: GPIO_OUT_W1TC
    fields:
    - !Field
      name: GPIO_OUT_DATA_W1TC
      bit_offset: 0
      bit_width: 16
      description: "Writing 1 into a bit in this register will clear the related bit\
        \ in\n                                GPIO_OUT_DATA\n                    \
        \        "
      read_allowed: false
      write_allowed: true
  - !Register
    name: GPIO_ENABLE
    addr: 0xc
    size_bits: 32
    description: GPIO_ENABLE
    fields:
    - !Field
      name: GPIO_SDIO_SEL
      bit_offset: 16
      bit_width: 6
      description: SDIO-dis selection register
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_ENABLE_DATA
      bit_offset: 0
      bit_width: 16
      description: The output enable register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_ENABLE_W1TS
    addr: 0x10
    size_bits: 32
    description: GPIO_ENABLE_W1TS
    fields:
    - !Field
      name: GPIO_ENABLE_DATA_W1TS
      bit_offset: 0
      bit_width: 16
      description: "Writing 1 into a bit in this register will set the related bit\
        \ in\n                                GPIO_ENABLE_DATA\n                 \
        \           "
      read_allowed: false
      write_allowed: true
  - !Register
    name: GPIO_ENABLE_W1TC
    addr: 0x14
    size_bits: 32
    description: GPIO_ENABLE_W1TC
    fields:
    - !Field
      name: GPIO_ENABLE_DATA_W1TC
      bit_offset: 0
      bit_width: 16
      description: "Writing 1 into a bit in this register will clear the related bit\
        \ in\n                                GPIO_ENABLE_DATA\n                 \
        \           "
      read_allowed: false
      write_allowed: true
  - !Register
    name: GPIO_IN
    addr: 0x18
    size_bits: 32
    description: The values of the strapping pins.
    fields:
    - !Field
      name: GPIO_STRAPPING
      bit_offset: 16
      bit_width: 16
      description: The values of the strapping pins.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_IN_DATA
      bit_offset: 0
      bit_width: 16
      description: The values of the GPIO pins when the GPIO pin is set as input.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_STATUS
    addr: 0x1c
    size_bits: 32
    description: GPIO_STATUS
    fields:
    - !Field
      name: GPIO_STATUS_INTERRUPT
      bit_offset: 0
      bit_width: 16
      description: Interrupt enable register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_STATUS_W1TS
    addr: 0x20
    size_bits: 32
    description: GPIO_STATUS_W1TS
    fields:
    - !Field
      name: GPIO_STATUS_INTERRUPT_W1TS
      bit_offset: 0
      bit_width: 16
      description: "Writing 1 into a bit in this register will set the related bit\
        \ in\n                                GPIO_STATUS_INTERRUPT\n            \
        \                "
      read_allowed: false
      write_allowed: true
  - !Register
    name: GPIO_STATUS_W1TC
    addr: 0x24
    size_bits: 32
    description: GPIO_STATUS_W1TC
    fields:
    - !Field
      name: GPIO_STATUS_INTERRUPT_W1TC
      bit_offset: 0
      bit_width: 16
      description: "Writing 1 into a bit in this register will clear the related bit\
        \ in\n                                GPIO_STATUS_INTERRUPT\n            \
        \                "
      read_allowed: false
      write_allowed: true
  - !Register
    name: GPIO_PIN0
    addr: 0x28
    size_bits: 32
    description: GPIO_PIN0
    fields:
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: "0: disable; 1: enable GPIO wakeup CPU, only when GPIO_PIN0_INT_TYPE\
        \ is 0x4 or\n                                0x5\n                       \
        \     "
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: "0: disable; 1: positive edge; 2: negative edge; 3: both types\
        \ of edge; 4:\n                                low-level; 5: high-level\n\
        \                            "
      read_allowed: true
      write_allowed: true
      enum_values:
        0: disabled
        1: positive_edge
        2: negative_edge
        3: both_edges
        4: low_level
        5: high_level
    - !Field
      name: GPIO_PIN0_DRIVER
      bit_offset: 2
      bit_width: 1
      description: '1: open drain; 0: normal'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: open_drain
        1: normal
    - !Field
      name: GPIO_PIN0_SOURCE
      bit_offset: 0
      bit_width: 1
      description: '1: sigma-delta; 0: GPIO_DATA'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: sigma_delta
        1: gpio_data
  - !Register
    name: GPIO_PIN1
    addr: 0x2c
    size_bits: 32
    description: GPIO_PIN1
    fields:
    - !Field
      name: GPIO_PIN1_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: "0: disable; 1: enable GPIO wakeup CPU, only when GPIO_PIN0_INT_TYPE\
        \ is 0x4 or\n                                0x5\n                       \
        \     "
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN1_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: "0: disable; 1: positive edge; 2: negative edge; 3: both types\
        \ of edge; 4:\n                                low-level; 5: high-level\n\
        \                            "
      read_allowed: true
      write_allowed: true
      enum_values:
        0: disabled
        1: positive_edge
        2: negative_edge
        3: both_edges
        4: low_level
        5: high_level
    - !Field
      name: GPIO_PIN1_DRIVER
      bit_offset: 2
      bit_width: 1
      description: '1: open drain; 0: normal'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: open_drain
        1: normal
    - !Field
      name: GPIO_PIN1_SOURCE
      bit_offset: 0
      bit_width: 1
      description: '1: sigma-delta; 0: GPIO_DATA'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: sigma_delta
        1: gpio_data
  - !Register
    name: GPIO_PIN2
    addr: 0x30
    size_bits: 32
    description: GPIO_PIN2
    fields:
    - !Field
      name: GPIO_PIN2_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: "0: disable; 1: enable GPIO wakeup CPU, only when GPIO_PIN0_INT_TYPE\
        \ is 0x4 or\n                                0x5\n                       \
        \     "
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN2_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: "0: disable; 1: positive edge; 2: negative edge; 3: both types\
        \ of edge; 4:\n                                low-level; 5: high-level\n\
        \                            "
      read_allowed: true
      write_allowed: true
      enum_values:
        0: disabled
        1: positive_edge
        2: negative_edge
        3: both_edges
        4: low_level
        5: high_level
    - !Field
      name: GPIO_PIN2_DRIVER
      bit_offset: 2
      bit_width: 1
      description: '1: open drain; 0: normal'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: open_drain
        1: normal
    - !Field
      name: GPIO_PIN2_SOURCE
      bit_offset: 0
      bit_width: 1
      description: '1: sigma-delta; 0: GPIO_DATA'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: sigma_delta
        1: gpio_data
  - !Register
    name: GPIO_PIN3
    addr: 0x34
    size_bits: 32
    description: GPIO_PIN3
    fields:
    - !Field
      name: GPIO_PIN3_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: "0: disable; 1: enable GPIO wakeup CPU, only when GPIO_PIN0_INT_TYPE\
        \ is 0x4 or\n                                0x5\n                       \
        \     "
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN3_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: "0: disable; 1: positive edge; 2: negative edge; 3: both types\
        \ of edge; 4:\n                                low-level; 5: high-level\n\
        \                            "
      read_allowed: true
      write_allowed: true
      enum_values:
        0: disabled
        1: positive_edge
        2: negative_edge
        3: both_edges
        4: low_level
        5: high_level
    - !Field
      name: GPIO_PIN3_DRIVER
      bit_offset: 2
      bit_width: 1
      description: '1: open drain; 0: normal'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: open_drain
        1: normal
    - !Field
      name: GPIO_PIN3_SOURCE
      bit_offset: 0
      bit_width: 1
      description: '1: sigma-delta; 0: GPIO_DATA'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: sigma_delta
        1: gpio_data
  - !Register
    name: GPIO_PIN4
    addr: 0x38
    size_bits: 32
    description: GPIO_PIN4
    fields:
    - !Field
      name: GPIO_PIN4_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: "0: disable; 1: enable GPIO wakeup CPU, only when GPIO_PIN0_INT_TYPE\
        \ is 0x4 or\n                                0x5\n                       \
        \     "
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN4_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: "0: disable; 1: positive edge; 2: negative edge; 3: both types\
        \ of edge; 4:\n                                low-level; 5: high-level\n\
        \                            "
      read_allowed: true
      write_allowed: true
      enum_values:
        0: disabled
        1: positive_edge
        2: negative_edge
        3: both_edges
        4: low_level
        5: high_level
    - !Field
      name: GPIO_PIN4_DRIVER
      bit_offset: 2
      bit_width: 1
      description: '1: open drain; 0: normal'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: open_drain
        1: normal
    - !Field
      name: GPIO_PIN4_SOURCE
      bit_offset: 0
      bit_width: 1
      description: '1: sigma-delta; 0: GPIO_DATA'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: sigma_delta
        1: gpio_data
  - !Register
    name: GPIO_PIN5
    addr: 0x3c
    size_bits: 32
    description: GPIO_PIN5
    fields:
    - !Field
      name: GPIO_PIN5_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: "0: disable; 1: enable GPIO wakeup CPU, only when GPIO_PIN0_INT_TYPE\
        \ is 0x4 or\n                                0x5\n                       \
        \     "
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN5_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: "0: disable; 1: positive edge; 2: negative edge; 3: both types\
        \ of edge; 4:\n                                low-level; 5: high-level\n\
        \                            "
      read_allowed: true
      write_allowed: true
      enum_values:
        0: disabled
        1: positive_edge
        2: negative_edge
        3: both_edges
        4: low_level
        5: high_level
    - !Field
      name: GPIO_PIN5_DRIVER
      bit_offset: 2
      bit_width: 1
      description: '1: open drain; 0: normal'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: open_drain
        1: normal
    - !Field
      name: GPIO_PIN5_SOURCE
      bit_offset: 0
      bit_width: 1
      description: '1: sigma-delta; 0: GPIO_DATA'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: sigma_delta
        1: gpio_data
  - !Register
    name: GPIO_PIN6
    addr: 0x40
    size_bits: 32
    description: GPIO_PIN6
    fields:
    - !Field
      name: GPIO_PIN6_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: "0: disable; 1: enable GPIO wakeup CPU, only when GPIO_PIN0_INT_TYPE\
        \ is 0x4 or\n                                0x5\n                       \
        \     "
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN6_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: "0: disable; 1: positive edge; 2: negative edge; 3: both types\
        \ of edge; 4:\n                                low-level; 5: high-level\n\
        \                            "
      read_allowed: true
      write_allowed: true
      enum_values:
        0: disabled
        1: positive_edge
        2: negative_edge
        3: both_edges
        4: low_level
        5: high_level
    - !Field
      name: GPIO_PIN6_DRIVER
      bit_offset: 2
      bit_width: 1
      description: '1: open drain; 0: normal'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: open_drain
        1: normal
    - !Field
      name: GPIO_PIN6_SOURCE
      bit_offset: 0
      bit_width: 1
      description: '1: sigma-delta; 0: GPIO_DATA'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: sigma_delta
        1: gpio_data
  - !Register
    name: GPIO_PIN7
    addr: 0x44
    size_bits: 32
    description: GPIO_PIN7
    fields:
    - !Field
      name: GPIO_PIN7_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: "0: disable; 1: enable GPIO wakeup CPU, only when GPIO_PIN0_INT_TYPE\
        \ is 0x4 or\n                                0x5\n                       \
        \     "
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN7_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: "0: disable; 1: positive edge; 2: negative edge; 3: both types\
        \ of edge; 4:\n                                low-level; 5: high-level\n\
        \                            "
      read_allowed: true
      write_allowed: true
      enum_values:
        0: disabled
        1: positive_edge
        2: negative_edge
        3: both_edges
        4: low_level
        5: high_level
    - !Field
      name: GPIO_PIN7_DRIVER
      bit_offset: 2
      bit_width: 1
      description: '1: open drain; 0: normal'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: open_drain
        1: normal
    - !Field
      name: GPIO_PIN7_SOURCE
      bit_offset: 0
      bit_width: 1
      description: '1: sigma-delta; 0: GPIO_DATA'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: sigma_delta
        1: gpio_data
  - !Register
    name: GPIO_PIN8
    addr: 0x48
    size_bits: 32
    description: GPIO_PIN8
    fields:
    - !Field
      name: GPIO_PIN8_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: "0: disable; 1: enable GPIO wakeup CPU, only when GPIO_PIN0_INT_TYPE\
        \ is 0x4 or\n                                0x5\n                       \
        \     "
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN8_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: "0: disable; 1: positive edge; 2: negative edge; 3: both types\
        \ of edge; 4:\n                                low-level; 5: high-level\n\
        \                            "
      read_allowed: true
      write_allowed: true
      enum_values:
        0: disabled
        1: positive_edge
        2: negative_edge
        3: both_edges
        4: low_level
        5: high_level
    - !Field
      name: GPIO_PIN8_DRIVER
      bit_offset: 2
      bit_width: 1
      description: '1: open drain; 0: normal'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: open_drain
        1: normal
    - !Field
      name: GPIO_PIN8_SOURCE
      bit_offset: 0
      bit_width: 1
      description: '1: sigma-delta; 0: GPIO_DATA'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: sigma_delta
        1: gpio_data
  - !Register
    name: GPIO_PIN9
    addr: 0x4c
    size_bits: 32
    description: GPIO_PIN9
    fields:
    - !Field
      name: GPIO_PIN9_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: "0: disable; 1: enable GPIO wakeup CPU, only when GPIO_PIN0_INT_TYPE\
        \ is 0x4 or\n                                0x5\n                       \
        \     "
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN9_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: "0: disable; 1: positive edge; 2: negative edge; 3: both types\
        \ of edge; 4:\n                                low-level; 5: high-level\n\
        \                            "
      read_allowed: true
      write_allowed: true
      enum_values:
        0: disabled
        1: positive_edge
        2: negative_edge
        3: both_edges
        4: low_level
        5: high_level
    - !Field
      name: GPIO_PIN9_DRIVER
      bit_offset: 2
      bit_width: 1
      description: '1: open drain; 0: normal'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: open_drain
        1: normal
    - !Field
      name: GPIO_PIN9_SOURCE
      bit_offset: 0
      bit_width: 1
      description: '1: sigma-delta; 0: GPIO_DATA'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: sigma_delta
        1: gpio_data
  - !Register
    name: GPIO_PIN10
    addr: 0x50
    size_bits: 32
    description: GPIO_PIN10
    fields:
    - !Field
      name: GPIO_PIN10_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: "0: disable; 1: enable GPIO wakeup CPU, only when GPIO_PIN0_INT_TYPE\
        \ is 0x4 or\n                                0x5\n                       \
        \     "
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN10_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: "0: disable; 1: positive edge; 2: negative edge; 3: both types\
        \ of edge; 4:\n                                low-level; 5: high-level\n\
        \                            "
      read_allowed: true
      write_allowed: true
      enum_values:
        0: disabled
        1: positive_edge
        2: negative_edge
        3: both_edges
        4: low_level
        5: high_level
    - !Field
      name: GPIO_PIN10_DRIVER
      bit_offset: 2
      bit_width: 1
      description: '1: open drain; 0: normal'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: open_drain
        1: normal
    - !Field
      name: GPIO_PIN10_SOURCE
      bit_offset: 0
      bit_width: 1
      description: '1: sigma-delta; 0: GPIO_DATA'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: sigma_delta
        1: gpio_data
  - !Register
    name: GPIO_PIN11
    addr: 0x54
    size_bits: 32
    description: GPIO_PIN11
    fields:
    - !Field
      name: GPIO_PIN11_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: "0: disable; 1: enable GPIO wakeup CPU, only when GPIO_PIN0_INT_TYPE\
        \ is 0x4 or\n                                0x5\n                       \
        \     "
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN11_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: "0: disable; 1: positive edge; 2: negative edge; 3: both types\
        \ of edge; 4:\n                                low-level; 5: high-level\n\
        \                            "
      read_allowed: true
      write_allowed: true
      enum_values:
        0: disabled
        1: positive_edge
        2: negative_edge
        3: both_edges
        4: low_level
        5: high_level
    - !Field
      name: GPIO_PIN11_DRIVER
      bit_offset: 2
      bit_width: 1
      description: '1: open drain; 0: normal'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: open_drain
        1: normal
    - !Field
      name: GPIO_PIN11_SOURCE
      bit_offset: 0
      bit_width: 1
      description: '1: sigma-delta; 0: GPIO_DATA'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: sigma_delta
        1: gpio_data
  - !Register
    name: GPIO_PIN12
    addr: 0x58
    size_bits: 32
    description: GPIO_PIN12
    fields:
    - !Field
      name: GPIO_PIN12_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: "0: disable; 1: enable GPIO wakeup CPU, only when GPIO_PIN0_INT_TYPE\
        \ is 0x4 or\n                                0x5\n                       \
        \     "
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN12_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: "0: disable; 1: positive edge; 2: negative edge; 3: both types\
        \ of edge; 4:\n                                low-level; 5: high-level\n\
        \                            "
      read_allowed: true
      write_allowed: true
      enum_values:
        0: disabled
        1: positive_edge
        2: negative_edge
        3: both_edges
        4: low_level
        5: high_level
    - !Field
      name: GPIO_PIN12_DRIVER
      bit_offset: 2
      bit_width: 1
      description: '1: open drain; 0: normal'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: open_drain
        1: normal
    - !Field
      name: GPIO_PIN12_SOURCE
      bit_offset: 0
      bit_width: 1
      description: '1: sigma-delta; 0: GPIO_DATA'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: sigma_delta
        1: gpio_data
  - !Register
    name: GPIO_PIN13
    addr: 0x5c
    size_bits: 32
    description: GPIO_PIN13
    fields:
    - !Field
      name: GPIO_PIN13_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: "0: disable; 1: enable GPIO wakeup CPU, only when GPIO_PIN0_INT_TYPE\
        \ is 0x4 or\n                                0x5\n                       \
        \     "
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN13_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: "0: disable; 1: positive edge; 2: negative edge; 3: both types\
        \ of edge; 4:\n                                low-level; 5: high-level\n\
        \                            "
      read_allowed: true
      write_allowed: true
      enum_values:
        0: disabled
        1: positive_edge
        2: negative_edge
        3: both_edges
        4: low_level
        5: high_level
    - !Field
      name: GPIO_PIN13_DRIVER
      bit_offset: 2
      bit_width: 1
      description: '1: open drain; 0: normal'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: open_drain
        1: normal
    - !Field
      name: GPIO_PIN13_SOURCE
      bit_offset: 0
      bit_width: 1
      description: '1: sigma-delta; 0: GPIO_DATA'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: sigma_delta
        1: gpio_data
  - !Register
    name: GPIO_PIN14
    addr: 0x60
    size_bits: 32
    description: GPIO_PIN14
    fields:
    - !Field
      name: GPIO_PIN14_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: "0: disable; 1: enable GPIO wakeup CPU, only when GPIO_PIN0_INT_TYPE\
        \ is 0x4 or\n                                0x5\n                       \
        \     "
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN14_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: "0: disable; 1: positive edge; 2: negative edge; 3: both types\
        \ of edge; 4:\n                                low-level; 5: high-level\n\
        \                            "
      read_allowed: true
      write_allowed: true
      enum_values:
        0: disabled
        1: positive_edge
        2: negative_edge
        3: both_edges
        4: low_level
        5: high_level
    - !Field
      name: GPIO_PIN14_DRIVER
      bit_offset: 2
      bit_width: 1
      description: '1: open drain; 0: normal'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: open_drain
        1: normal
    - !Field
      name: GPIO_PIN14_SOURCE
      bit_offset: 0
      bit_width: 1
      description: '1: sigma-delta; 0: GPIO_DATA'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: sigma_delta
        1: gpio_data
  - !Register
    name: GPIO_PIN15
    addr: 0x64
    size_bits: 32
    description: GPIO_PIN15
    fields:
    - !Field
      name: GPIO_PIN15_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: "0: disable; 1: enable GPIO wakeup CPU, only when GPIO_PIN0_INT_TYPE\
        \ is 0x4 or\n                                0x5\n                       \
        \     "
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN15_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: "0: disable; 1: positive edge; 2: negative edge; 3: both types\
        \ of edge; 4:\n                                low-level; 5: high-level\n\
        \                            "
      read_allowed: true
      write_allowed: true
      enum_values:
        0: disabled
        1: positive_edge
        2: negative_edge
        3: both_edges
        4: low_level
        5: high_level
    - !Field
      name: GPIO_PIN15_DRIVER
      bit_offset: 2
      bit_width: 1
      description: '1: open drain; 0: normal'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: open_drain
        1: normal
    - !Field
      name: GPIO_PIN15_SOURCE
      bit_offset: 0
      bit_width: 1
      description: '1: sigma-delta; 0: GPIO_DATA'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: sigma_delta
        1: gpio_data
  - !Register
    name: GPIO_SIGMA_DELTA
    addr: 0x68
    size_bits: 32
    description: GPIO_SIGMA_DELTA
    fields:
    - !Field
      name: SIGMA_DELTA_ENABLE
      bit_offset: 16
      bit_width: 1
      description: '1: enable sigma-delta; 0: disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIGMA_DELTA_PRESCALAR
      bit_offset: 8
      bit_width: 8
      description: Clock pre-divider for sigma-delta.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIGMA_DELTA_TARGET
      bit_offset: 0
      bit_width: 8
      description: target level of the sigma-delta. It is a signed byte.
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_RTC_CALIB_SYNC
    addr: 0x6c
    size_bits: 32
    description: Positvie edge of this bit will trigger the RTC-clock-calibration
      process.
    fields:
    - !Field
      name: RTC_CALIB_START
      bit_offset: 31
      bit_width: 1
      description: "Positvie edge of this bit will trigger the RTC-clock-calibration\
        \ process.\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_PERIOD_NUM
      bit_offset: 0
      bit_width: 10
      description: The cycle number of RTC-clock during RTC-clock-calibration
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_RTC_CALIB_VALUE
    addr: 0x70
    size_bits: 32
    description: '0: during RTC-clock-calibration; 1: RTC-clock-calibration is done'
    fields:
    - !Field
      name: RTC_CALIB_RDY
      bit_offset: 31
      bit_width: 1
      description: '0: during RTC-clock-calibration; 1: RTC-clock-calibration is done'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALIB_RDY_REAL
      bit_offset: 30
      bit_width: 1
      description: '0: during RTC-clock-calibration; 1: RTC-clock-calibration is done'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALIB_VALUE
      bit_offset: 0
      bit_width: 20
      description: "The cycle number of clk_xtal (crystal clock) for the RTC_PERIOD_NUM\
        \ cycles of\n                                RTC-clock\n                 \
        \           "
      read_allowed: true
      write_allowed: true
- !Module
  name: I2S
  base_addr: 0x60000e00
  size: 0x160
  registers:
  - !Register
    name: I2STXFIFO
    addr: 0x0
    size_bits: 32
    description: I2STXFIFO
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2SRXFIFO
    addr: 0x4
    size_bits: 32
    description: I2SRXFIFO
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2SCONF
    addr: 0x8
    size_bits: 32
    description: I2SCONF
    fields:
    - !Field
      name: I2S_BCK_DIV_NUM
      bit_offset: 22
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_CLKM_DIV_NUM
      bit_offset: 16
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_BITS_MOD
      bit_offset: 12
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RECE_MSB_SHIFT
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TRANS_MSB_SHIFT
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_RX_START
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_TX_START
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_MSB_RIGHT
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RIGHT_FIRST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RECE_SLAVE_MOD
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TRANS_SLAVE_MOD
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_RX_FIFO_RESET
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_TX_FIFO_RESET
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_RX_RESET
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_TX_RESET
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2SINT_RAW
    addr: 0xc
    size_bits: 32
    description: I2SINT_RAW
    fields:
    - !Field
      name: I2S_I2S_TX_REMPTY_INT_RAW
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_TX_WFULL_INT_RAW
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_RX_REMPTY_INT_RAW
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_RX_WFULL_INT_RAW
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_TX_PUT_DATA_INT_RAW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_RX_TAKE_DATA_INT_RAW
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2SINT_ST
    addr: 0x10
    size_bits: 32
    description: I2SINT_ST
    fields:
    - !Field
      name: I2S_I2S_TX_REMPTY_INT_ST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_TX_WFULL_INT_ST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_RX_REMPTY_INT_ST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_RX_WFULL_INT_ST
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_TX_PUT_DATA_INT_ST
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_RX_TAKE_DATA_INT_ST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2SINT_ENA
    addr: 0x14
    size_bits: 32
    description: I2SINT_ENA
    fields:
    - !Field
      name: I2S_I2S_TX_REMPTY_INT_ENA
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_TX_WFULL_INT_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_RX_REMPTY_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_RX_WFULL_INT_ENA
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_TX_PUT_DATA_INT_ENA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_RX_TAKE_DATA_INT_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2SINT_CLR
    addr: 0x18
    size_bits: 32
    description: I2SINT_CLR
    fields:
    - !Field
      name: I2S_I2S_TX_REMPTY_INT_CLR
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_TX_WFULL_INT_CLR
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_RX_REMPTY_INT_CLR
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_RX_WFULL_INT_CLR
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_PUT_DATA_INT_CLR
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_TAKE_DATA_INT_CLR
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2STIMING
    addr: 0x1c
    size_bits: 32
    description: I2STIMING
    fields:
    - !Field
      name: I2S_TRANS_BCK_IN_INV
      bit_offset: 22
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RECE_DSYNC_SW
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TRANS_DSYNC_SW
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RECE_BCK_OUT_DELAY
      bit_offset: 18
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RECE_WS_OUT_DELAY
      bit_offset: 16
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TRANS_SD_OUT_DELAY
      bit_offset: 14
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TRANS_WS_OUT_DELAY
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TRANS_BCK_OUT_DELAY
      bit_offset: 10
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RECE_SD_IN_DELAY
      bit_offset: 8
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RECE_WS_IN_DELAY
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_RECE_BCK_IN_DELAY
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TRANS_WS_IN_DELAY
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_TRANS_BCK_IN_DELAY
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2S_FIFO_CONF
    addr: 0x20
    size_bits: 32
    description: I2S_FIFO_CONF
    fields:
    - !Field
      name: I2S_I2S_RX_FIFO_MOD
      bit_offset: 16
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_TX_FIFO_MOD
      bit_offset: 13
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_DSCR_EN
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_TX_DATA_NUM
      bit_offset: 6
      bit_width: 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S_I2S_RX_DATA_NUM
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2SRXEOF_NUM
    addr: 0x24
    size_bits: 32
    description: I2SRXEOF_NUM
    fields:
    - !Field
      name: I2S_I2S_RX_EOF_NUM
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: I2SCONF_SIGLE_DATA
    addr: 0x28
    size_bits: 32
    description: I2SCONF_SIGLE_DATA
    fields:
    - !Field
      name: I2S_I2S_SIGLE_DATA
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
- !Module
  name: IO_MUX
  base_addr: 0x60000800
  size: 0x220
  registers:
  - !Register
    name: IO_MUX_CONF
    addr: 0x0
    size_bits: 32
    description: IO_MUX_CONF
    fields:
    - !Field
      name: SPI0_CLK_EQU_SYS_CLK
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI1_CLK_EQU_SYS_CLK
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: IO_MUX_MTDI
    addr: 0x4
    size_bits: 32
    description: IO_MUX_MTDI
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNCTION_SELECT_LOW_BITS
      bit_offset: 4
      bit_width: 2
      description: configures IO_MUX function, bottom 2 bits
    - !Field
      name: FUNCTION_SELECT_HIGH_BIT
      bit_offset: 8
      bit_width: 1
      description: configures IO_MUX function, upper bit
    - !Field
      name: PULLUP
      bit_offset: 7
      bit_width: 1
      description: configures pull up
    - !Field
      name: SLEEP_PULLUP
      bit_offset: 3
      bit_width: 1
      description: configures pull up during sleep mode
    - !Field
      name: SLEEP_ENABLE
      bit_offset: 0
      bit_width: 1
      description: configures output enable during sleep mode
  - !Register
    name: IO_MUX_MTCK
    addr: 0x8
    size_bits: 32
    description: IO_MUX_MTCK
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNCTION_SELECT_LOW_BITS
      bit_offset: 4
      bit_width: 2
      description: configures IO_MUX function, bottom 2 bits
    - !Field
      name: FUNCTION_SELECT_HIGH_BIT
      bit_offset: 8
      bit_width: 1
      description: configures IO_MUX function, upper bit
    - !Field
      name: PULLUP
      bit_offset: 7
      bit_width: 1
      description: configures pull up
    - !Field
      name: SLEEP_PULLUP
      bit_offset: 3
      bit_width: 1
      description: configures pull up during sleep mode
    - !Field
      name: SLEEP_ENABLE
      bit_offset: 0
      bit_width: 1
      description: configures output enable during sleep mode
  - !Register
    name: IO_MUX_MTMS
    addr: 0xc
    size_bits: 32
    description: IO_MUX_MTMS
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNCTION_SELECT_LOW_BITS
      bit_offset: 4
      bit_width: 2
      description: configures IO_MUX function, bottom 2 bits
    - !Field
      name: FUNCTION_SELECT_HIGH_BIT
      bit_offset: 8
      bit_width: 1
      description: configures IO_MUX function, upper bit
    - !Field
      name: PULLUP
      bit_offset: 7
      bit_width: 1
      description: configures pull up
    - !Field
      name: SLEEP_PULLUP
      bit_offset: 3
      bit_width: 1
      description: configures pull up during sleep mode
    - !Field
      name: SLEEP_ENABLE
      bit_offset: 0
      bit_width: 1
      description: configures output enable during sleep mode
  - !Register
    name: IO_MUX_MTDO
    addr: 0x10
    size_bits: 32
    description: IO_MUX_MTDO
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNCTION_SELECT_LOW_BITS
      bit_offset: 4
      bit_width: 2
      description: configures IO_MUX function, bottom 2 bits
    - !Field
      name: FUNCTION_SELECT_HIGH_BIT
      bit_offset: 8
      bit_width: 1
      description: configures IO_MUX function, upper bit
    - !Field
      name: PULLUP
      bit_offset: 7
      bit_width: 1
      description: configures pull up
    - !Field
      name: SLEEP_PULLUP
      bit_offset: 3
      bit_width: 1
      description: configures pull up during sleep mode
    - !Field
      name: SLEEP_ENABLE
      bit_offset: 0
      bit_width: 1
      description: configures output enable during sleep mode
  - !Register
    name: IO_MUX_U0RXD
    addr: 0x14
    size_bits: 32
    description: IO_MUX_U0RXD
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNCTION_SELECT_LOW_BITS
      bit_offset: 4
      bit_width: 2
      description: configures IO_MUX function, bottom 2 bits
    - !Field
      name: FUNCTION_SELECT_HIGH_BIT
      bit_offset: 8
      bit_width: 1
      description: configures IO_MUX function, upper bit
    - !Field
      name: PULLUP
      bit_offset: 7
      bit_width: 1
      description: configures pull up
    - !Field
      name: SLEEP_PULLUP
      bit_offset: 3
      bit_width: 1
      description: configures pull up during sleep mode
    - !Field
      name: SLEEP_ENABLE
      bit_offset: 0
      bit_width: 1
      description: configures output enable during sleep mode
  - !Register
    name: IO_MUX_U0TXD
    addr: 0x18
    size_bits: 32
    description: IO_MUX_U0TXD
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNCTION_SELECT_LOW_BITS
      bit_offset: 4
      bit_width: 2
      description: configures IO_MUX function, bottom 2 bits
    - !Field
      name: FUNCTION_SELECT_HIGH_BIT
      bit_offset: 8
      bit_width: 1
      description: configures IO_MUX function, upper bit
    - !Field
      name: PULLUP
      bit_offset: 7
      bit_width: 1
      description: configures pull up
    - !Field
      name: SLEEP_PULLUP
      bit_offset: 3
      bit_width: 1
      description: configures pull up during sleep mode
    - !Field
      name: SLEEP_ENABLE
      bit_offset: 0
      bit_width: 1
      description: configures output enable during sleep mode
  - !Register
    name: IO_MUX_SD_CLK
    addr: 0x1c
    size_bits: 32
    description: IO_MUX_SD_CLK
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNCTION_SELECT_LOW_BITS
      bit_offset: 4
      bit_width: 2
      description: configures IO_MUX function, bottom 2 bits
    - !Field
      name: FUNCTION_SELECT_HIGH_BIT
      bit_offset: 8
      bit_width: 1
      description: configures IO_MUX function, upper bit
    - !Field
      name: PULLUP
      bit_offset: 7
      bit_width: 1
      description: configures pull up
    - !Field
      name: SLEEP_PULLUP
      bit_offset: 3
      bit_width: 1
      description: configures pull up during sleep mode
    - !Field
      name: SLEEP_ENABLE
      bit_offset: 0
      bit_width: 1
      description: configures output enable during sleep mode
  - !Register
    name: IO_MUX_SD_DATA0
    addr: 0x20
    size_bits: 32
    description: IO_MUX_SD_DATA0
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNCTION_SELECT_LOW_BITS
      bit_offset: 4
      bit_width: 2
      description: configures IO_MUX function, bottom 2 bits
    - !Field
      name: FUNCTION_SELECT_HIGH_BIT
      bit_offset: 8
      bit_width: 1
      description: configures IO_MUX function, upper bit
    - !Field
      name: PULLUP
      bit_offset: 7
      bit_width: 1
      description: configures pull up
    - !Field
      name: SLEEP_PULLUP
      bit_offset: 3
      bit_width: 1
      description: configures pull up during sleep mode
    - !Field
      name: SLEEP_ENABLE
      bit_offset: 0
      bit_width: 1
      description: configures output enable during sleep mode
  - !Register
    name: IO_MUX_SD_DATA1
    addr: 0x24
    size_bits: 32
    description: IO_MUX_SD_DATA1
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNCTION_SELECT_LOW_BITS
      bit_offset: 4
      bit_width: 2
      description: configures IO_MUX function, bottom 2 bits
    - !Field
      name: FUNCTION_SELECT_HIGH_BIT
      bit_offset: 8
      bit_width: 1
      description: configures IO_MUX function, upper bit
    - !Field
      name: PULLUP
      bit_offset: 7
      bit_width: 1
      description: configures pull up
    - !Field
      name: SLEEP_PULLUP
      bit_offset: 3
      bit_width: 1
      description: configures pull up during sleep mode
    - !Field
      name: SLEEP_ENABLE
      bit_offset: 0
      bit_width: 1
      description: configures output enable during sleep mode
  - !Register
    name: IO_MUX_SD_DATA2
    addr: 0x28
    size_bits: 32
    description: IO_MUX_SD_DATA2
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNCTION_SELECT_LOW_BITS
      bit_offset: 4
      bit_width: 2
      description: configures IO_MUX function, bottom 2 bits
    - !Field
      name: FUNCTION_SELECT_HIGH_BIT
      bit_offset: 8
      bit_width: 1
      description: configures IO_MUX function, upper bit
    - !Field
      name: PULLUP
      bit_offset: 7
      bit_width: 1
      description: configures pull up
    - !Field
      name: SLEEP_PULLUP
      bit_offset: 3
      bit_width: 1
      description: configures pull up during sleep mode
    - !Field
      name: SLEEP_ENABLE
      bit_offset: 0
      bit_width: 1
      description: configures output enable during sleep mode
  - !Register
    name: IO_MUX_SD_DATA3
    addr: 0x2c
    size_bits: 32
    description: IO_MUX_SD_DATA3
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNCTION_SELECT_LOW_BITS
      bit_offset: 4
      bit_width: 2
      description: configures IO_MUX function, bottom 2 bits
    - !Field
      name: FUNCTION_SELECT_HIGH_BIT
      bit_offset: 8
      bit_width: 1
      description: configures IO_MUX function, upper bit
    - !Field
      name: PULLUP
      bit_offset: 7
      bit_width: 1
      description: configures pull up
    - !Field
      name: SLEEP_PULLUP
      bit_offset: 3
      bit_width: 1
      description: configures pull up during sleep mode
    - !Field
      name: SLEEP_ENABLE
      bit_offset: 0
      bit_width: 1
      description: configures output enable during sleep mode
  - !Register
    name: IO_MUX_SD_CMD
    addr: 0x30
    size_bits: 32
    description: IO_MUX_SD_CMD
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNCTION_SELECT_LOW_BITS
      bit_offset: 4
      bit_width: 2
      description: configures IO_MUX function, bottom 2 bits
    - !Field
      name: FUNCTION_SELECT_HIGH_BIT
      bit_offset: 8
      bit_width: 1
      description: configures IO_MUX function, upper bit
    - !Field
      name: PULLUP
      bit_offset: 7
      bit_width: 1
      description: configures pull up
    - !Field
      name: SLEEP_PULLUP
      bit_offset: 3
      bit_width: 1
      description: configures pull up during sleep mode
    - !Field
      name: SLEEP_ENABLE
      bit_offset: 0
      bit_width: 1
      description: configures output enable during sleep mode
  - !Register
    name: IO_MUX_GPIO0
    addr: 0x34
    size_bits: 32
    description: IO_MUX_GPIO0
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNCTION_SELECT_LOW_BITS
      bit_offset: 4
      bit_width: 2
      description: configures IO_MUX function, bottom 2 bits
    - !Field
      name: FUNCTION_SELECT_HIGH_BIT
      bit_offset: 8
      bit_width: 1
      description: configures IO_MUX function, upper bit
    - !Field
      name: PULLUP
      bit_offset: 7
      bit_width: 1
      description: configures pull up
    - !Field
      name: SLEEP_PULLUP
      bit_offset: 3
      bit_width: 1
      description: configures pull up during sleep mode
    - !Field
      name: SLEEP_ENABLE
      bit_offset: 0
      bit_width: 1
      description: configures output enable during sleep mode
  - !Register
    name: IO_MUX_GPIO2
    addr: 0x38
    size_bits: 32
    description: IO_MUX_GPIO2
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNCTION_SELECT_LOW_BITS
      bit_offset: 4
      bit_width: 2
      description: configures IO_MUX function, bottom 2 bits
    - !Field
      name: FUNCTION_SELECT_HIGH_BIT
      bit_offset: 8
      bit_width: 1
      description: configures IO_MUX function, upper bit
    - !Field
      name: PULLUP
      bit_offset: 7
      bit_width: 1
      description: configures pull up
    - !Field
      name: SLEEP_PULLUP
      bit_offset: 3
      bit_width: 1
      description: configures pull up during sleep mode
    - !Field
      name: SLEEP_ENABLE
      bit_offset: 0
      bit_width: 1
      description: configures output enable during sleep mode
  - !Register
    name: IO_MUX_GPIO4
    addr: 0x3c
    size_bits: 32
    description: IO_MUX_GPIO4
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNCTION_SELECT_LOW_BITS
      bit_offset: 4
      bit_width: 2
      description: configures IO_MUX function, bottom 2 bits
    - !Field
      name: FUNCTION_SELECT_HIGH_BIT
      bit_offset: 8
      bit_width: 1
      description: configures IO_MUX function, upper bit
    - !Field
      name: PULLUP
      bit_offset: 7
      bit_width: 1
      description: configures pull up
    - !Field
      name: SLEEP_PULLUP
      bit_offset: 3
      bit_width: 1
      description: configures pull up during sleep mode
    - !Field
      name: SLEEP_ENABLE
      bit_offset: 0
      bit_width: 1
      description: configures output enable during sleep mode
  - !Register
    name: IO_MUX_GPIO5
    addr: 0x40
    size_bits: 32
    description: IO_MUX_GPIO5
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNCTION_SELECT_LOW_BITS
      bit_offset: 4
      bit_width: 2
      description: configures IO_MUX function, bottom 2 bits
    - !Field
      name: FUNCTION_SELECT_HIGH_BIT
      bit_offset: 8
      bit_width: 1
      description: configures IO_MUX function, upper bit
    - !Field
      name: PULLUP
      bit_offset: 7
      bit_width: 1
      description: configures pull up
    - !Field
      name: SLEEP_PULLUP
      bit_offset: 3
      bit_width: 1
      description: configures pull up during sleep mode
    - !Field
      name: SLEEP_ENABLE
      bit_offset: 0
      bit_width: 1
      description: configures output enable during sleep mode
- !Module
  name: RTC
  base_addr: 0x60000700
  size: 0x40
  registers:
  - !Register
    name: RTC_STORE0
    addr: 0x30
    size_bits: 32
    description: RTC_STORE0
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_STATE1
    addr: 0x14
    size_bits: 32
    description: RTC_STATE1
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
- !Module
  name: SLC
  base_addr: 0x60000b00
  size: 0x400
  registers:
  - !Register
    name: SLC_CONF0
    addr: 0x0
    size_bits: 32
    description: SLC_CONF0
    fields:
    - !Field
      name: SLC_MODE
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_DATA_BURST_EN
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_DSCR_BURST_EN
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_NO_RESTART_CLR
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_AUTO_WRBACK
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_LOOP_TEST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_LOOP_TEST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_AHBM_RST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_AHBM_FIFO_RST
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RXLINK_RST
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TXLINK_RST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_INT_RAW
    addr: 0x4
    size_bits: 32
    description: SLC_INT_RAW
    fields:
    - !Field
      name: SLC_TX_DSCR_EMPTY_INT_RAW
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_DSCR_ERR_INT_RAW
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_DSCR_ERR_INT_RAW
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOHOST_INT_RAW
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_EOF_INT_RAW
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_DONE_INT_RAW
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_EOF_INT_RAW
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_DONE_INT_RAW
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOKEN1_1TO0_INT_RAW
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOKEN0_1TO0_INT_RAW
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_OVF_INT_RAW
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_UDF_INT_RAW
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_START_INT_RAW
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_START_INT_RAW
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT7_INT_RAW
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT6_INT_RAW
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT5_INT_RAW
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT4_INT_RAW
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT3_INT_RAW
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT2_INT_RAW
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT1_INT_RAW
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT0_INT_RAW
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_INT_STATUS
    addr: 0x8
    size_bits: 32
    description: SLC_INT_STATUS
    fields:
    - !Field
      name: SLC_TX_DSCR_EMPTY_INT_ST
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_DSCR_ERR_INT_ST
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_DSCR_ERR_INT_ST
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOHOST_INT_ST
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_EOF_INT_ST
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_DONE_INT_ST
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_EOF_INT_ST
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_DONE_INT_ST
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOKEN1_1TO0_INT_ST
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOKEN0_1TO0_INT_ST
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_OVF_INT_ST
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_UDF_INT_ST
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_START_INT_ST
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_START_INT_ST
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT7_INT_ST
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT6_INT_ST
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT5_INT_ST
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT4_INT_ST
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT3_INT_ST
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT2_INT_ST
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT1_INT_ST
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT0_INT_ST
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_INT_ENA
    addr: 0xc
    size_bits: 32
    description: SLC_INT_ENA
    fields:
    - !Field
      name: SLC_TX_DSCR_EMPTY_INT_ENA
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_DSCR_ERR_INT_ENA
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_DSCR_ERR_INT_ENA
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOHOST_INT_ENA
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_EOF_INT_ENA
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_DONE_INT_ENA
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_EOF_INT_ENA
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_DONE_INT_ENA
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOKEN1_1TO0_INT_ENA
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOKEN0_1TO0_INT_ENA
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_OVF_INT_ENA
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_UDF_INT_ENA
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_START_INT_ENA
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_START_INT_ENA
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT7_INT_ENA
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT6_INT_ENA
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT5_INT_ENA
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT4_INT_ENA
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT3_INT_ENA
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT2_INT_ENA
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT1_INT_ENA
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT0_INT_ENA
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_INT_CLR
    addr: 0x10
    size_bits: 32
    description: SLC_INT_CLR
    fields:
    - !Field
      name: SLC_TX_DSCR_EMPTY_INT_CLR
      bit_offset: 21
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_DSCR_ERR_INT_CLR
      bit_offset: 20
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_DSCR_ERR_INT_CLR
      bit_offset: 19
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOHOST_INT_CLR
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_EOF_INT_CLR
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_DONE_INT_CLR
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_EOF_INT_CLR
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_DONE_INT_CLR
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOKEN1_1TO0_INT_CLR
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOKEN0_1TO0_INT_CLR
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_OVF_INT_CLR
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_UDF_INT_CLR
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_START_INT_CLR
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_START_INT_CLR
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT7_INT_CLR
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT6_INT_CLR
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT5_INT_CLR
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT4_INT_CLR
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT3_INT_CLR
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT2_INT_CLR
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT1_INT_CLR
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FRHOST_BIT0_INT_CLR
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_RX_STATUS
    addr: 0x14
    size_bits: 32
    description: SLC_RX_STATUS
    fields:
    - !Field
      name: SLC_RX_EMPTY
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RX_FULL
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_RX_FIFO_PUSH
    addr: 0x18
    size_bits: 32
    description: SLC_RX_FIFO_PUSH
    fields:
    - !Field
      name: SLC_RXFIFO_PUSH
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RXFIFO_WDATA
      bit_offset: 0
      bit_width: 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_TX_STATUS
    addr: 0x1c
    size_bits: 32
    description: SLC_TX_STATUS
    fields:
    - !Field
      name: SLC_TX_EMPTY
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_FULL
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_TX_FIFO_POP
    addr: 0x20
    size_bits: 32
    description: SLC_TX_FIFO_POP
    fields:
    - !Field
      name: SLC_TXFIFO_POP
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TXFIFO_RDATA
      bit_offset: 0
      bit_width: 11
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_RX_LINK
    addr: 0x24
    size_bits: 32
    description: SLC_RX_LINK
    fields:
    - !Field
      name: SLC_RXLINK_PARK
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RXLINK_RESTART
      bit_offset: 30
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RXLINK_START
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RXLINK_STOP
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_RXLINK_ADDR
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_TX_LINK
    addr: 0x28
    size_bits: 32
    description: SLC_TX_LINK
    fields:
    - !Field
      name: SLC_TXLINK_PARK
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TXLINK_RESTART
      bit_offset: 30
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TXLINK_START
      bit_offset: 29
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TXLINK_STOP
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TXLINK_ADDR
      bit_offset: 0
      bit_width: 20
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_INTVEC_TOHOST
    addr: 0x2c
    size_bits: 32
    description: SLC_INTVEC_TOHOST
    fields:
    - !Field
      name: SLC_TOHOST_INTVEC
      bit_offset: 0
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_TOKEN0
    addr: 0x30
    size_bits: 32
    description: SLC_TOKEN0
    fields:
    - !Field
      name: SLC_TOKEN0
      bit_offset: 16
      bit_width: 12
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOKEN0_LOCAL_INC_MORE
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOKEN0_LOCAL_INC
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOKEN0_LOCAL_WR
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOKEN0_LOCAL_WDATA
      bit_offset: 0
      bit_width: 12
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_TOKEN1
    addr: 0x34
    size_bits: 32
    description: SLC_TOKEN1
    fields:
    - !Field
      name: SLC_TOKEN1
      bit_offset: 16
      bit_width: 12
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOKEN1_LOCAL_INC_MORE
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOKEN1_LOCAL_INC
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOKEN1_LOCAL_WR
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOKEN1_LOCAL_WDATA
      bit_offset: 0
      bit_width: 12
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_CONF1
    addr: 0x38
    size_bits: 32
    description: SLC_CONF1
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_STATE0
    addr: 0x3c
    size_bits: 32
    description: SLC_STATE0
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_STATE1
    addr: 0x40
    size_bits: 32
    description: SLC_STATE1
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_BRIDGE_CONF
    addr: 0x44
    size_bits: 32
    description: SLC_BRIDGE_CONF
    fields:
    - !Field
      name: SLC_TX_PUSH_IDLE_NUM
      bit_offset: 16
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TX_DUMMY_MODE
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FIFO_MAP_ENA
      bit_offset: 8
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TXEOF_ENA
      bit_offset: 0
      bit_width: 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_RX_EOF_DES_ADDR
    addr: 0x48
    size_bits: 32
    description: SLC_RX_EOF_DES_ADDR
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_TX_EOF_DES_ADDR
    addr: 0x4c
    size_bits: 32
    description: SLC_TX_EOF_DES_ADDR
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_RX_EOF_BFR_DES_ADDR
    addr: 0x50
    size_bits: 32
    description: SLC_RX_EOF_BFR_DES_ADDR
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_AHB_TEST
    addr: 0x54
    size_bits: 32
    description: SLC_AHB_TEST
    fields:
    - !Field
      name: SLC_AHB_TESTADDR
      bit_offset: 4
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_AHB_TESTMODE
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_SDIO_ST
    addr: 0x58
    size_bits: 32
    description: SLC_SDIO_ST
    fields:
    - !Field
      name: SLC_BUS_ST
      bit_offset: 12
      bit_width: 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_SDIO_WAKEUP
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_FUNC_ST
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_CMD_ST
      bit_offset: 0
      bit_width: 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_RX_DSCR_CONF
    addr: 0x5c
    size_bits: 32
    description: SLC_RX_DSCR_CONF
    fields:
    - !Field
      name: SLC_INFOR_NO_REPLACE
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLC_TOKEN_NO_REPLACE
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_TXLINK_DSCR
    addr: 0x60
    size_bits: 32
    description: SLC_TXLINK_DSCR
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_TXLINK_DSCR_BF0
    addr: 0x64
    size_bits: 32
    description: SLC_TXLINK_DSCR_BF0
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_TXLINK_DSCR_BF1
    addr: 0x68
    size_bits: 32
    description: SLC_TXLINK_DSCR_BF1
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_RXLINK_DSCR
    addr: 0x6c
    size_bits: 32
    description: SLC_RXLINK_DSCR
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_RXLINK_DSCR_BF0
    addr: 0x70
    size_bits: 32
    description: SLC_RXLINK_DSCR_BF0
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_RXLINK_DSCR_BF1
    addr: 0x74
    size_bits: 32
    description: SLC_RXLINK_DSCR_BF1
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_DATE
    addr: 0x78
    size_bits: 32
    description: SLC_DATE
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLC_ID
    addr: 0x7c
    size_bits: 32
    description: SLC_ID
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
- !Module
  name: SPI0
  base_addr: 0x60000200
  size: 0x400
  registers:
  - !Register
    name: SPI_CMD
    addr: 0x0
    size_bits: 32
    description: "In the master mode, it is the start bit of a single operation. Self-clear\
      \ by hardware\n                    "
    fields:
    - !Field
      name: spi_usr
      bit_offset: 18
      bit_width: 1
      description: "In the master mode, it is the start bit of a single operation.\
        \ Self-clear by\n                                hardware\n              \
        \              "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_read
      bit_offset: 31
      bit_width: 1
    - !Field
      name: spi_write_enable
      bit_offset: 30
      bit_width: 1
    - !Field
      name: spi_write_disable
      bit_offset: 29
      bit_width: 1
    - !Field
      name: spi_read_id
      bit_offset: 28
      bit_width: 1
    - !Field
      name: spi_read_sr
      bit_offset: 27
      bit_width: 1
    - !Field
      name: spi_write_sr
      bit_offset: 26
      bit_width: 1
    - !Field
      name: spi_pp
      bit_offset: 25
      bit_width: 1
    - !Field
      name: spi_se
      bit_offset: 24
      bit_width: 1
    - !Field
      name: spi_be
      bit_offset: 23
      bit_width: 1
    - !Field
      name: spi_ce
      bit_offset: 22
      bit_width: 1
    - !Field
      name: spi_dp
      bit_offset: 21
      bit_width: 1
    - !Field
      name: spi_res
      bit_offset: 20
      bit_width: 1
    - !Field
      name: spi_hpm
      bit_offset: 19
      bit_width: 1
  - !Register
    name: SPI_ADDR
    addr: 0x4
    size_bits: 32
    description: In the master mode, it is the value of address in "address" phase.
    fields:
    - !Field
      name: iodata_start_addr
      bit_offset: 0
      bit_width: 32
      description: "In the master mode, it is the value of address in \"address\"\
        \ phase.\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: address
      bit_offset: 0
      bit_width: 24
    - !Field
      name: size
      bit_offset: 24
      bit_width: 8
  - !Register
    name: SPI_CTRL
    addr: 0x8
    size_bits: 32
    description: SPI_CTRL
    fields:
    - !Field
      name: spi_wr_bit_order
      bit_offset: 26
      bit_width: 1
      description: "In \"command\", \"address\", \"write-data\" (MOSI) phases, 1:\
        \ LSB first; 0: MSB\n                                first\n             \
        \               "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_rd_bit_order
      bit_offset: 25
      bit_width: 1
      description: 'In "read-data" (MISO) phase, 1: LSB first; 0: MSB first'
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_qio_mode
      bit_offset: 24
      bit_width: 1
      description: "In the read operations, \"address\" phase and \"read-data\" phase\
        \ apply 4 signals\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_dio_mode
      bit_offset: 23
      bit_width: 1
      description: "In the read operations, \"address\" phase and \"read-data\" phase\
        \ apply 2 signals\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_qout_mode
      bit_offset: 20
      bit_width: 1
      description: In the read operations, "read-data" phase apply 4 signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_dout_mode
      bit_offset: 14
      bit_width: 1
      description: In the read operations, "read-data" phase apply 2 signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_fastrd_mode
      bit_offset: 13
      bit_width: 1
      description: "this bit enable the bits: spi_qio_mode, spi_dio_mode, spi_qout_mode\
        \ and\n                                spi_dout_mode\n                   \
        \         "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_RD_STATUS
    addr: 0x10
    size_bits: 32
    description: "In the slave mode, this register are the status register for the\
      \ master to read out.\n                    "
    fields:
    - !Field
      name: slv_rd_status
      bit_offset: 0
      bit_width: 32
      description: "In the slave mode, this register are the status register for the\
        \ master to read\n                                out.\n                 \
        \           "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_CTRL2
    addr: 0x14
    size_bits: 32
    description: spi_cs signal is delayed by 80MHz clock cycles
    fields:
    - !Field
      name: spi_cs_delay_num
      bit_offset: 28
      bit_width: 4
      description: spi_cs signal is delayed by 80MHz clock cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_cs_delay_mode
      bit_offset: 26
      bit_width: 2
      description: "spi_cs signal is delayed by spi_clk. 0: zero; 1: half cycle; 2:\
        \ one cycle\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_mosi_delay_num
      bit_offset: 23
      bit_width: 3
      description: MOSI signals are delayed by 80MHz clock cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_mosi_delay_mode
      bit_offset: 21
      bit_width: 2
      description: "MOSI signals are delayed by spi_clk. 0: zero; 1: half cycle; 2:\
        \ one cycle\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_miso_delay_num
      bit_offset: 18
      bit_width: 3
      description: MISO signals are delayed by 80MHz clock cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_miso_delay_mode
      bit_offset: 16
      bit_width: 2
      description: "MISO signals are delayed by spi_clk. 0: zero; 1: half cycle; 2:\
        \ one cycle\n                            "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_CLOCK
    addr: 0x18
    size_bits: 32
    description: "In the master mode, 1: spi_clk is eqaul to 80MHz, 0: spi_clk is\
      \ divided from 80 MHz\n                        clock.\n                    "
    fields:
    - !Field
      name: spi_clk_equ_sysclk
      bit_offset: 31
      bit_width: 1
      description: "In the master mode, 1: spi_clk is eqaul to 80MHz, 0: spi_clk is\
        \ divided from 80\n                                MHz clock.\n          \
        \                  "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_clkdiv_pre
      bit_offset: 18
      bit_width: 13
      description: In the master mode, it is pre-divider of spi_clk.
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_clkcnt_N
      bit_offset: 12
      bit_width: 6
      description: "In the master mode, it is the divider of spi_clk. So spi_clk frequency\
        \ is\n                                80MHz/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1)\n\
        \                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_clkcnt_H
      bit_offset: 6
      bit_width: 6
      description: "In the master mode, it must be floor((spi_clkcnt_N+1)/2-1). In\
        \ the slave mode,\n                                it must be 0.\n       \
        \                     "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_clkcnt_L
      bit_offset: 0
      bit_width: 6
      description: "In the master mode, it must be eqaul to spi_clkcnt_N. In the slave\
        \ mode, it\n                                must be 0.\n                 \
        \           "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_USER
    addr: 0x1c
    size_bits: 32
    description: This bit enable the "command" phase of an operation.
    fields:
    - !Field
      name: spi_usr_command
      bit_offset: 31
      bit_width: 1
      description: This bit enable the "command" phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_usr_addr
      bit_offset: 30
      bit_width: 1
      description: This bit enable the "address" phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_usr_dummy
      bit_offset: 29
      bit_width: 1
      description: This bit enable the "dummy" phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_usr_miso
      bit_offset: 28
      bit_width: 1
      description: This bit enable the "read-data" phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_usr_mosi
      bit_offset: 27
      bit_width: 1
      description: This bit enable the "write-data" phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: reg_usr_mosi_highpart
      bit_offset: 25
      bit_width: 1
      description: "1: \"write-data\" phase only access to high-part of the buffer\
        \ spi_w8~spi_w15\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: reg_usr_miso_highpart
      bit_offset: 24
      bit_width: 1
      description: "1: \"read-data\" phase only access to high-part of the buffer\
        \ spi_w8~spi_w15\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_sio
      bit_offset: 16
      bit_width: 1
      description: '1: mosi and miso signals share the same pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_fwrite_qio
      bit_offset: 15
      bit_width: 1
      description: "In the write operations, \"address\" phase and \"read-data\" phase\
        \ apply 4\n                                signals\n                     \
        \       "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_fwrite_dio
      bit_offset: 14
      bit_width: 1
      description: "In the write operations, \"address\" phase and \"read-data\" phase\
        \ apply 2\n                                signals\n                     \
        \       "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_fwrite_quad
      bit_offset: 13
      bit_width: 1
      description: In the write operations, "read-data" phase apply 4 signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_fwrite_dual
      bit_offset: 12
      bit_width: 1
      description: In the write operations, "read-data" phase apply 2 signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_wr_byte_order
      bit_offset: 11
      bit_width: 1
      description: "In \"command\", \"address\", \"write-data\" (MOSI) phases, 1:\
        \ little-endian; 0:\n                                big_endian\n        \
        \                    "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_rd_byte_order
      bit_offset: 10
      bit_width: 1
      description: 'In "read-data" (MISO) phase, 1: little-endian; 0: big_endian'
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_ck_i_edge
      bit_offset: 6
      bit_width: 1
      description: 'In the slave mode, 1: rising-edge; 0: falling-edge'
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_ck_o_edge
      bit_offset: 7
      bit_width: 1
      description: 'In the master mode, 1: rising-edge; 0: falling-edge'
    - !Field
      name: spi_cs_setup
      bit_offset: 5
      bit_width: 1
      description: 'spi cs is enable when spi is in prepare phase. 1: enable 0: disable.'
    - !Field
      name: spi_cs_hold
      bit_offset: 4
      bit_width: 1
      description: 'spi cs keep low when spi is in done phase. 1: enable 0: disable.'
    - !Field
      name: spi_ahb_user_command
      bit_offset: 3
      bit_width: 1
      description: reserved
    - !Field
      name: spi_flash_mode
      bit_offset: 2
      bit_width: 1
    - !Field
      name: spi_ahb_user_command_4byte
      bit_offset: 1
      bit_width: 1
      description: reserved
    - !Field
      name: spi_duplex
      bit_offset: 0
      bit_width: 1
      description: set spi in full duplex mode
  - !Register
    name: SPI_USER1
    addr: 0x20
    size_bits: 32
    description: "The length in bits of \"address\" phase. The register value shall\
      \ be (bit_num-1)\n                    "
    fields:
    - !Field
      name: reg_usr_addr_bitlen
      bit_offset: 26
      bit_width: 6
      description: "The length in bits of \"address\" phase. The register value shall\
        \ be\n                                (bit_num-1)\n                      \
        \      "
      read_allowed: true
      write_allowed: true
    - !Field
      name: reg_usr_mosi_bitlen
      bit_offset: 17
      bit_width: 9
      description: "The length in bits of \"write-data\" phase. The register value\
        \ shall be\n                                (bit_num-1)\n                \
        \            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: reg_usr_miso_bitlen
      bit_offset: 8
      bit_width: 9
      description: "The length in bits of \"read-data\" phase. The register value\
        \ shall be\n                                (bit_num-1)\n                \
        \            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: reg_usr_dummy_cyclelen
      bit_offset: 0
      bit_width: 8
      description: "The length in spi_clk cycles of \"dummy\" phase. The register\
        \ value shall be\n                                (cycle_num-1)\n        \
        \                    "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_USER2
    addr: 0x24
    size_bits: 32
    description: "The length in bits of \"command\" phase. The register value shall\
      \ be (bit_num-1)\n                    "
    fields:
    - !Field
      name: reg_usr_command_bitlen
      bit_offset: 28
      bit_width: 4
      description: "The length in bits of \"command\" phase. The register value shall\
        \ be\n                                (bit_num-1)\n                      \
        \      "
      read_allowed: true
      write_allowed: true
    - !Field
      name: reg_usr_command_value
      bit_offset: 0
      bit_width: 16
      description: The value of "command" phase
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_WR_STATUS
    addr: 0x28
    size_bits: 32
    description: "In the slave mode, this register are the status register for the\
      \ master to write\n                        into.\n                    "
    fields:
    - !Field
      name: slv_wr_status
      bit_offset: 0
      bit_width: 32
      description: "In the slave mode, this register are the status register for the\
        \ master to\n                                write into.\n               \
        \             "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_PIN
    addr: 0x2c
    size_bits: 32
    description: '1: disable CS2; 0: spi_cs signal is from/to CS2 pin'
    fields:
    - !Field
      name: spi_cs2_dis
      bit_offset: 2
      bit_width: 1
      description: '1: disable CS2; 0: spi_cs signal is from/to CS2 pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_cs1_dis
      bit_offset: 1
      bit_width: 1
      description: '1: disable CS1; 0: spi_cs signal is from/to CS1 pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_cs0_dis
      bit_offset: 0
      bit_width: 1
      description: '1: disable CS0; 0: spi_cs signal is from/to CS0 pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_idle_edge
      bit_offset: 29
      bit_width: 1
      description: 'In the master mode, 1: high when idle; 0: low when idle'
  - !Register
    name: SPI_SLAVE
    addr: 0x30
    size_bits: 32
    description: "It is the synchronous reset signal of the module. This bit is self-cleared\
      \ by\n                        hardware.\n                    "
    fields:
    - !Field
      name: spi_sync_reset
      bit_offset: 31
      bit_width: 1
      description: "It is the synchronous reset signal of the module. This bit is\
        \ self-cleared by\n                                hardware.\n           \
        \                 "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_slave_mode
      bit_offset: 30
      bit_width: 1
      description: '1: slave mode, 0: master mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_cmd_define
      bit_offset: 27
      bit_width: 1
      description: "1: slave mode commands are defined in SPI_SLAVE3. 0: slave mode\
        \ commands are\n                                fixed as 1: \"write-status\"\
        ; 4: \"read-status\"; 2: \"write-buffer\" and 3: \"read-buffer\".\n      \
        \                      "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_trans_cnt
      bit_offset: 23
      bit_width: 4
      description: "The operations counter in both the master mode and the slave mode.\n\
        \                            "
      read_allowed: true
      write_allowed: false
    - !Field
      name: spi_int_en
      bit_offset: 5
      bit_width: 5
      description: Interrupt enable bits for the below 5 sources
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_trans_done
      bit_offset: 4
      bit_width: 1
      description: "The interrupt raw bit for the completement of any operation in\
        \ both the master\n                                mode and the slave mode.\n\
        \                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_wr_sta_done
      bit_offset: 3
      bit_width: 1
      description: "The interrupt raw bit for the completement of \"write-status\"\
        \ operation in the\n                                slave mode.\n        \
        \                    "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_rd_sta_done
      bit_offset: 2
      bit_width: 1
      description: "The interrupt raw bit for the completement of \"read-status\"\
        \ operation in the\n                                slave mode.\n        \
        \                    "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_wr_buf_done
      bit_offset: 1
      bit_width: 1
      description: "The interrupt raw bit for the completement of \"write-buffer\"\
        \ operation in the\n                                slave mode.\n        \
        \                    "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_rd_buf_done
      bit_offset: 0
      bit_width: 1
      description: "The interrupt raw bit for the completement of \"read-buffer\"\
        \ operation in the\n                                slave mode.\n        \
        \                    "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_SLAVE1
    addr: 0x34
    size_bits: 32
    description: "In the slave mode, it is the length in bits for \"write-status\"\
      \ and \"read-status\"\n                        operations. The register valueshall\
      \ be (bit_num-1)\n                    "
    fields:
    - !Field
      name: slv_status_bitlen
      bit_offset: 27
      bit_width: 5
      description: "In the slave mode, it is the length in bits for \"write-status\"\
        \ and\n                                \"read-status\" operations. The register\
        \ valueshall be (bit_num-1)\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_buf_bitlen
      bit_offset: 16
      bit_width: 9
      description: "In the slave mode, it is the length in bits for \"write-buffer\"\
        \ and\n                                \"read-buffer\" operations. The register\
        \ value shallbe (bit_num-1)\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_rd_addr_bitlen
      bit_offset: 10
      bit_width: 6
      description: "In the slave mode, it is the address length in bits for \"read-buffer\"\
        \n                                operation. The register value shall be(bit_num-1)\n\
        \                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_wr_addr_bitlen
      bit_offset: 4
      bit_width: 6
      description: "In the slave mode, it is the address length in bits for \"write-buffer\"\
        \n                                operation. The register value shall be(bit_num-1)\n\
        \                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_wrsta_dummy_en
      bit_offset: 3
      bit_width: 1
      description: "In the slave mode, it is the enable bit of \"dummy\" phase for\
        \ \"write-status\"\n                                operations.\n        \
        \                    "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_rdsta_dummy_en
      bit_offset: 2
      bit_width: 1
      description: "In the slave mode, it is the enable bit of \"dummy\" phase for\
        \ \"read-status\"\n                                operations.\n         \
        \                   "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_wrbuf_dummy_en
      bit_offset: 1
      bit_width: 1
      description: "In the slave mode, it is the enable bit of \"dummy\" phase for\
        \ \"write-buffer\"\n                                operations.\n        \
        \                    "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_rdbuf_dummy_en
      bit_offset: 0
      bit_width: 1
      description: "In the slave mode, it is the enable bit of \"dummy\" phase for\
        \ \"read-buffer\"\n                                operations.\n         \
        \                   "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_SLAVE2
    addr: 0x38
    size_bits: 32
    description: "In the slave mode, it is the length in spi_clk cycles \"dummy\"\
      \ phase for \"write-buffer\"\n                        operations. The registervalue\
      \ shall be (cycle_num-1)\n                    "
    fields:
    - !Field
      name: slv_wrbuf_dummy_cyclelen
      bit_offset: 24
      bit_width: 8
      description: "In the slave mode, it is the length in spi_clk cycles \"dummy\"\
        \ phase for\n                                \"write-buffer\" operations.\
        \ The registervalue shall be (cycle_num-1)\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_rdbuf_dummy_cyclelen
      bit_offset: 16
      bit_width: 8
      description: "In the slave mode, it is the length in spi_clk cycles of \"dummy\"\
        \ phase for\n                                \"read-buffer\" operations. The\
        \ registervalue shall be (cycle_num-1)\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_wrsta_dummy_cyclelen
      bit_offset: 8
      bit_width: 8
      description: "In the slave mode, it is the length in spi_clk cycles of \"dummy\"\
        \ phase for\n                                \"write-status\" operations.\
        \ Theregister value shall be (cycle_num-1)\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_rdsta_dummy_cyclelen
      bit_offset: 0
      bit_width: 8
      description: "In the slave mode, it is the length in spi_clk cycles of \"dummy\"\
        \ phase for\n                                \"read-status\" operations. Theregister\
        \ value shall be (cycle_num-1)\n                            "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_SLAVE3
    addr: 0x3c
    size_bits: 32
    description: In slave mode, it is the value of "write-status" command
    fields:
    - !Field
      name: slv_wrsta_cmd_value
      bit_offset: 24
      bit_width: 8
      description: In slave mode, it is the value of "write-status" command
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_rdsta_cmd_value
      bit_offset: 16
      bit_width: 8
      description: In slave mode, it is the value of "read-status" command
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_wrbuf_cmd_value
      bit_offset: 8
      bit_width: 8
      description: In slave mode, it is the value of "write-buffer" command
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_rdbuf_cmd_value
      bit_offset: 0
      bit_width: 8
      description: In slave mode, it is the value of "read-buffer" command
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_EXT3
    addr: 0xfc
    size_bits: 32
    description: "This register is for two SPI masters to share the same cs, clock\
      \ and data signals.\n                    "
    fields:
    - !Field
      name: reg_int_hold_ena
      bit_offset: 0
      bit_width: 2
      description: "This register is for two SPI masters to share the same cs, clock\
        \ and data\n                                signals.\n                   \
        \         "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W0
    addr: 0x40
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 0
    fields:
    - !Field
      name: spi_w0
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W1
    addr: 0x60
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 1
    fields:
    - !Field
      name: spi_w1
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W2
    addr: 0x80
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 2
    fields:
    - !Field
      name: spi_w2
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W3
    addr: 0xa0
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 3
    fields:
    - !Field
      name: spi_w3
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W4
    addr: 0xc0
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 4
    fields:
    - !Field
      name: spi_w4
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W5
    addr: 0xe0
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 5
    fields:
    - !Field
      name: spi_w5
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W6
    addr: 0x100
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 6
    fields:
    - !Field
      name: spi_w6
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W7
    addr: 0x120
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 7
    fields:
    - !Field
      name: spi_w7
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W8
    addr: 0x140
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 8
    fields:
    - !Field
      name: spi_w8
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W9
    addr: 0x160
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 9
    fields:
    - !Field
      name: spi_w9
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W10
    addr: 0x180
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 10
    fields:
    - !Field
      name: spi_w10
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 10
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W11
    addr: 0x1a0
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 11
    fields:
    - !Field
      name: spi_w11
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 11
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W12
    addr: 0x1c0
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 12
    fields:
    - !Field
      name: spi_w12
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 12
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W13
    addr: 0x1e0
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 13
    fields:
    - !Field
      name: spi_w13
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 13
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W14
    addr: 0x200
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 14
    fields:
    - !Field
      name: spi_w14
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 14
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W15
    addr: 0x220
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 15
    fields:
    - !Field
      name: spi_w15
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 15
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_CTRL1
    addr: 0xc
    size_bits: 32
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: status
      bit_offset: 0
      bit_width: 16
      description: In the slave mode, it is the status for master to read out.
    - !Field
      name: wb_mode
      bit_offset: 16
      bit_width: 8
      description: Mode bits in the flash fast read mode, it is combined with spi_fastrd_mode
        bit.
    - !Field
      name: status_ext
      bit_offset: 24
      bit_width: 8
      description: In the slave mode,it is the status for master to read out.
- !Module
  name: SPI1
  base_addr: 0x60000100
  size: 0x400
  registers:
  - !Register
    name: SPI_CMD
    addr: 0x0
    size_bits: 32
    description: "In the master mode, it is the start bit of a single operation. Self-clear\
      \ by hardware\n                    "
    fields:
    - !Field
      name: spi_usr
      bit_offset: 18
      bit_width: 1
      description: "In the master mode, it is the start bit of a single operation.\
        \ Self-clear by\n                                hardware\n              \
        \              "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_read
      bit_offset: 31
      bit_width: 1
    - !Field
      name: spi_write_enable
      bit_offset: 30
      bit_width: 1
    - !Field
      name: spi_write_disable
      bit_offset: 29
      bit_width: 1
    - !Field
      name: spi_read_id
      bit_offset: 28
      bit_width: 1
    - !Field
      name: spi_read_sr
      bit_offset: 27
      bit_width: 1
    - !Field
      name: spi_write_sr
      bit_offset: 26
      bit_width: 1
    - !Field
      name: spi_pp
      bit_offset: 25
      bit_width: 1
    - !Field
      name: spi_se
      bit_offset: 24
      bit_width: 1
    - !Field
      name: spi_be
      bit_offset: 23
      bit_width: 1
    - !Field
      name: spi_ce
      bit_offset: 22
      bit_width: 1
    - !Field
      name: spi_dp
      bit_offset: 21
      bit_width: 1
    - !Field
      name: spi_res
      bit_offset: 20
      bit_width: 1
    - !Field
      name: spi_hpm
      bit_offset: 19
      bit_width: 1
  - !Register
    name: SPI_ADDR
    addr: 0x4
    size_bits: 32
    description: In the master mode, it is the value of address in "address" phase.
    fields:
    - !Field
      name: iodata_start_addr
      bit_offset: 0
      bit_width: 32
      description: "In the master mode, it is the value of address in \"address\"\
        \ phase.\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: address
      bit_offset: 0
      bit_width: 24
    - !Field
      name: size
      bit_offset: 24
      bit_width: 8
  - !Register
    name: SPI_CTRL
    addr: 0x8
    size_bits: 32
    description: SPI_CTRL
    fields:
    - !Field
      name: spi_wr_bit_order
      bit_offset: 26
      bit_width: 1
      description: "In \"command\", \"address\", \"write-data\" (MOSI) phases, 1:\
        \ LSB first; 0: MSB\n                                first\n             \
        \               "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_rd_bit_order
      bit_offset: 25
      bit_width: 1
      description: 'In "read-data" (MISO) phase, 1: LSB first; 0: MSB first'
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_qio_mode
      bit_offset: 24
      bit_width: 1
      description: "In the read operations, \"address\" phase and \"read-data\" phase\
        \ apply 4 signals\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_dio_mode
      bit_offset: 23
      bit_width: 1
      description: "In the read operations, \"address\" phase and \"read-data\" phase\
        \ apply 2 signals\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_qout_mode
      bit_offset: 20
      bit_width: 1
      description: In the read operations, "read-data" phase apply 4 signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_dout_mode
      bit_offset: 14
      bit_width: 1
      description: In the read operations, "read-data" phase apply 2 signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_fastrd_mode
      bit_offset: 13
      bit_width: 1
      description: "this bit enable the bits: spi_qio_mode, spi_dio_mode, spi_qout_mode\
        \ and\n                                spi_dout_mode\n                   \
        \         "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_RD_STATUS
    addr: 0x10
    size_bits: 32
    description: "In the slave mode, this register are the status register for the\
      \ master to read out.\n                    "
    fields:
    - !Field
      name: slv_rd_status
      bit_offset: 0
      bit_width: 32
      description: "In the slave mode, this register are the status register for the\
        \ master to read\n                                out.\n                 \
        \           "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_CTRL2
    addr: 0x14
    size_bits: 32
    description: spi_cs signal is delayed by 80MHz clock cycles
    fields:
    - !Field
      name: spi_cs_delay_num
      bit_offset: 28
      bit_width: 4
      description: spi_cs signal is delayed by 80MHz clock cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_cs_delay_mode
      bit_offset: 26
      bit_width: 2
      description: "spi_cs signal is delayed by spi_clk. 0: zero; 1: half cycle; 2:\
        \ one cycle\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_mosi_delay_num
      bit_offset: 23
      bit_width: 3
      description: MOSI signals are delayed by 80MHz clock cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_mosi_delay_mode
      bit_offset: 21
      bit_width: 2
      description: "MOSI signals are delayed by spi_clk. 0: zero; 1: half cycle; 2:\
        \ one cycle\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_miso_delay_num
      bit_offset: 18
      bit_width: 3
      description: MISO signals are delayed by 80MHz clock cycles
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_miso_delay_mode
      bit_offset: 16
      bit_width: 2
      description: "MISO signals are delayed by spi_clk. 0: zero; 1: half cycle; 2:\
        \ one cycle\n                            "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_CLOCK
    addr: 0x18
    size_bits: 32
    description: "In the master mode, 1: spi_clk is eqaul to 80MHz, 0: spi_clk is\
      \ divided from 80 MHz\n                        clock.\n                    "
    fields:
    - !Field
      name: spi_clk_equ_sysclk
      bit_offset: 31
      bit_width: 1
      description: "In the master mode, 1: spi_clk is eqaul to 80MHz, 0: spi_clk is\
        \ divided from 80\n                                MHz clock.\n          \
        \                  "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_clkdiv_pre
      bit_offset: 18
      bit_width: 13
      description: In the master mode, it is pre-divider of spi_clk.
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_clkcnt_N
      bit_offset: 12
      bit_width: 6
      description: "In the master mode, it is the divider of spi_clk. So spi_clk frequency\
        \ is\n                                80MHz/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1)\n\
        \                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_clkcnt_H
      bit_offset: 6
      bit_width: 6
      description: "In the master mode, it must be floor((spi_clkcnt_N+1)/2-1). In\
        \ the slave mode,\n                                it must be 0.\n       \
        \                     "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_clkcnt_L
      bit_offset: 0
      bit_width: 6
      description: "In the master mode, it must be eqaul to spi_clkcnt_N. In the slave\
        \ mode, it\n                                must be 0.\n                 \
        \           "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_USER
    addr: 0x1c
    size_bits: 32
    description: This bit enable the "command" phase of an operation.
    fields:
    - !Field
      name: spi_usr_command
      bit_offset: 31
      bit_width: 1
      description: This bit enable the "command" phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_usr_addr
      bit_offset: 30
      bit_width: 1
      description: This bit enable the "address" phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_usr_dummy
      bit_offset: 29
      bit_width: 1
      description: This bit enable the "dummy" phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_usr_miso
      bit_offset: 28
      bit_width: 1
      description: This bit enable the "read-data" phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_usr_mosi
      bit_offset: 27
      bit_width: 1
      description: This bit enable the "write-data" phase of an operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: reg_usr_mosi_highpart
      bit_offset: 25
      bit_width: 1
      description: "1: \"write-data\" phase only access to high-part of the buffer\
        \ spi_w8~spi_w15\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: reg_usr_miso_highpart
      bit_offset: 24
      bit_width: 1
      description: "1: \"read-data\" phase only access to high-part of the buffer\
        \ spi_w8~spi_w15\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_sio
      bit_offset: 16
      bit_width: 1
      description: '1: mosi and miso signals share the same pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_fwrite_qio
      bit_offset: 15
      bit_width: 1
      description: "In the write operations, \"address\" phase and \"read-data\" phase\
        \ apply 4\n                                signals\n                     \
        \       "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_fwrite_dio
      bit_offset: 14
      bit_width: 1
      description: "In the write operations, \"address\" phase and \"read-data\" phase\
        \ apply 2\n                                signals\n                     \
        \       "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_fwrite_quad
      bit_offset: 13
      bit_width: 1
      description: In the write operations, "read-data" phase apply 4 signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_fwrite_dual
      bit_offset: 12
      bit_width: 1
      description: In the write operations, "read-data" phase apply 2 signals
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_wr_byte_order
      bit_offset: 11
      bit_width: 1
      description: "In \"command\", \"address\", \"write-data\" (MOSI) phases, 1:\
        \ little-endian; 0:\n                                big_endian\n        \
        \                    "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_rd_byte_order
      bit_offset: 10
      bit_width: 1
      description: 'In "read-data" (MISO) phase, 1: little-endian; 0: big_endian'
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_ck_i_edge
      bit_offset: 6
      bit_width: 1
      description: 'In the slave mode, 1: rising-edge; 0: falling-edge'
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_ck_o_edge
      bit_offset: 7
      bit_width: 1
      description: 'In the master mode, 1: rising-edge; 0: falling-edge'
    - !Field
      name: spi_cs_setup
      bit_offset: 5
      bit_width: 1
      description: 'spi cs is enable when spi is in prepare phase. 1: enable 0: disable.'
    - !Field
      name: spi_cs_hold
      bit_offset: 4
      bit_width: 1
      description: 'spi cs keep low when spi is in done phase. 1: enable 0: disable.'
    - !Field
      name: spi_ahb_user_command
      bit_offset: 3
      bit_width: 1
      description: reserved
    - !Field
      name: spi_flash_mode
      bit_offset: 2
      bit_width: 1
    - !Field
      name: spi_ahb_user_command_4byte
      bit_offset: 1
      bit_width: 1
      description: reserved
    - !Field
      name: spi_duplex
      bit_offset: 0
      bit_width: 1
      description: set spi in full duplex mode
  - !Register
    name: SPI_USER1
    addr: 0x20
    size_bits: 32
    description: "The length in bits of \"address\" phase. The register value shall\
      \ be (bit_num-1)\n                    "
    fields:
    - !Field
      name: reg_usr_addr_bitlen
      bit_offset: 26
      bit_width: 6
      description: "The length in bits of \"address\" phase. The register value shall\
        \ be\n                                (bit_num-1)\n                      \
        \      "
      read_allowed: true
      write_allowed: true
    - !Field
      name: reg_usr_mosi_bitlen
      bit_offset: 17
      bit_width: 9
      description: "The length in bits of \"write-data\" phase. The register value\
        \ shall be\n                                (bit_num-1)\n                \
        \            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: reg_usr_miso_bitlen
      bit_offset: 8
      bit_width: 9
      description: "The length in bits of \"read-data\" phase. The register value\
        \ shall be\n                                (bit_num-1)\n                \
        \            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: reg_usr_dummy_cyclelen
      bit_offset: 0
      bit_width: 8
      description: "The length in spi_clk cycles of \"dummy\" phase. The register\
        \ value shall be\n                                (cycle_num-1)\n        \
        \                    "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_USER2
    addr: 0x24
    size_bits: 32
    description: "The length in bits of \"command\" phase. The register value shall\
      \ be (bit_num-1)\n                    "
    fields:
    - !Field
      name: reg_usr_command_bitlen
      bit_offset: 28
      bit_width: 4
      description: "The length in bits of \"command\" phase. The register value shall\
        \ be\n                                (bit_num-1)\n                      \
        \      "
      read_allowed: true
      write_allowed: true
    - !Field
      name: reg_usr_command_value
      bit_offset: 0
      bit_width: 16
      description: The value of "command" phase
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_WR_STATUS
    addr: 0x28
    size_bits: 32
    description: "In the slave mode, this register are the status register for the\
      \ master to write\n                        into.\n                    "
    fields:
    - !Field
      name: slv_wr_status
      bit_offset: 0
      bit_width: 32
      description: "In the slave mode, this register are the status register for the\
        \ master to\n                                write into.\n               \
        \             "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_PIN
    addr: 0x2c
    size_bits: 32
    description: '1: disable CS2; 0: spi_cs signal is from/to CS2 pin'
    fields:
    - !Field
      name: spi_cs2_dis
      bit_offset: 2
      bit_width: 1
      description: '1: disable CS2; 0: spi_cs signal is from/to CS2 pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_cs1_dis
      bit_offset: 1
      bit_width: 1
      description: '1: disable CS1; 0: spi_cs signal is from/to CS1 pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_cs0_dis
      bit_offset: 0
      bit_width: 1
      description: '1: disable CS0; 0: spi_cs signal is from/to CS0 pin'
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_idle_edge
      bit_offset: 29
      bit_width: 1
      description: 'In the master mode, 1: high when idle; 0: low when idle'
  - !Register
    name: SPI_SLAVE
    addr: 0x30
    size_bits: 32
    description: "It is the synchronous reset signal of the module. This bit is self-cleared\
      \ by\n                        hardware.\n                    "
    fields:
    - !Field
      name: spi_sync_reset
      bit_offset: 31
      bit_width: 1
      description: "It is the synchronous reset signal of the module. This bit is\
        \ self-cleared by\n                                hardware.\n           \
        \                 "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_slave_mode
      bit_offset: 30
      bit_width: 1
      description: '1: slave mode, 0: master mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_cmd_define
      bit_offset: 27
      bit_width: 1
      description: "1: slave mode commands are defined in SPI_SLAVE3. 0: slave mode\
        \ commands are\n                                fixed as 1: \"write-status\"\
        ; 4: \"read-status\"; 2: \"write-buffer\" and 3: \"read-buffer\".\n      \
        \                      "
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_trans_cnt
      bit_offset: 23
      bit_width: 4
      description: "The operations counter in both the master mode and the slave mode.\n\
        \                            "
      read_allowed: true
      write_allowed: false
    - !Field
      name: spi_int_en
      bit_offset: 5
      bit_width: 5
      description: Interrupt enable bits for the below 5 sources
      read_allowed: true
      write_allowed: true
    - !Field
      name: spi_trans_done
      bit_offset: 4
      bit_width: 1
      description: "The interrupt raw bit for the completement of any operation in\
        \ both the master\n                                mode and the slave mode.\n\
        \                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_wr_sta_done
      bit_offset: 3
      bit_width: 1
      description: "The interrupt raw bit for the completement of \"write-status\"\
        \ operation in the\n                                slave mode.\n        \
        \                    "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_rd_sta_done
      bit_offset: 2
      bit_width: 1
      description: "The interrupt raw bit for the completement of \"read-status\"\
        \ operation in the\n                                slave mode.\n        \
        \                    "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_wr_buf_done
      bit_offset: 1
      bit_width: 1
      description: "The interrupt raw bit for the completement of \"write-buffer\"\
        \ operation in the\n                                slave mode.\n        \
        \                    "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_rd_buf_done
      bit_offset: 0
      bit_width: 1
      description: "The interrupt raw bit for the completement of \"read-buffer\"\
        \ operation in the\n                                slave mode.\n        \
        \                    "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_SLAVE1
    addr: 0x34
    size_bits: 32
    description: "In the slave mode, it is the length in bits for \"write-status\"\
      \ and \"read-status\"\n                        operations. The register valueshall\
      \ be (bit_num-1)\n                    "
    fields:
    - !Field
      name: slv_status_bitlen
      bit_offset: 27
      bit_width: 5
      description: "In the slave mode, it is the length in bits for \"write-status\"\
        \ and\n                                \"read-status\" operations. The register\
        \ valueshall be (bit_num-1)\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_buf_bitlen
      bit_offset: 16
      bit_width: 9
      description: "In the slave mode, it is the length in bits for \"write-buffer\"\
        \ and\n                                \"read-buffer\" operations. The register\
        \ value shallbe (bit_num-1)\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_rd_addr_bitlen
      bit_offset: 10
      bit_width: 6
      description: "In the slave mode, it is the address length in bits for \"read-buffer\"\
        \n                                operation. The register value shall be(bit_num-1)\n\
        \                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_wr_addr_bitlen
      bit_offset: 4
      bit_width: 6
      description: "In the slave mode, it is the address length in bits for \"write-buffer\"\
        \n                                operation. The register value shall be(bit_num-1)\n\
        \                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_wrsta_dummy_en
      bit_offset: 3
      bit_width: 1
      description: "In the slave mode, it is the enable bit of \"dummy\" phase for\
        \ \"write-status\"\n                                operations.\n        \
        \                    "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_rdsta_dummy_en
      bit_offset: 2
      bit_width: 1
      description: "In the slave mode, it is the enable bit of \"dummy\" phase for\
        \ \"read-status\"\n                                operations.\n         \
        \                   "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_wrbuf_dummy_en
      bit_offset: 1
      bit_width: 1
      description: "In the slave mode, it is the enable bit of \"dummy\" phase for\
        \ \"write-buffer\"\n                                operations.\n        \
        \                    "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_rdbuf_dummy_en
      bit_offset: 0
      bit_width: 1
      description: "In the slave mode, it is the enable bit of \"dummy\" phase for\
        \ \"read-buffer\"\n                                operations.\n         \
        \                   "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_SLAVE2
    addr: 0x38
    size_bits: 32
    description: "In the slave mode, it is the length in spi_clk cycles \"dummy\"\
      \ phase for \"write-buffer\"\n                        operations. The registervalue\
      \ shall be (cycle_num-1)\n                    "
    fields:
    - !Field
      name: slv_wrbuf_dummy_cyclelen
      bit_offset: 24
      bit_width: 8
      description: "In the slave mode, it is the length in spi_clk cycles \"dummy\"\
        \ phase for\n                                \"write-buffer\" operations.\
        \ The registervalue shall be (cycle_num-1)\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_rdbuf_dummy_cyclelen
      bit_offset: 16
      bit_width: 8
      description: "In the slave mode, it is the length in spi_clk cycles of \"dummy\"\
        \ phase for\n                                \"read-buffer\" operations. The\
        \ registervalue shall be (cycle_num-1)\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_wrsta_dummy_cyclelen
      bit_offset: 8
      bit_width: 8
      description: "In the slave mode, it is the length in spi_clk cycles of \"dummy\"\
        \ phase for\n                                \"write-status\" operations.\
        \ Theregister value shall be (cycle_num-1)\n                            "
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_rdsta_dummy_cyclelen
      bit_offset: 0
      bit_width: 8
      description: "In the slave mode, it is the length in spi_clk cycles of \"dummy\"\
        \ phase for\n                                \"read-status\" operations. Theregister\
        \ value shall be (cycle_num-1)\n                            "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_SLAVE3
    addr: 0x3c
    size_bits: 32
    description: In slave mode, it is the value of "write-status" command
    fields:
    - !Field
      name: slv_wrsta_cmd_value
      bit_offset: 24
      bit_width: 8
      description: In slave mode, it is the value of "write-status" command
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_rdsta_cmd_value
      bit_offset: 16
      bit_width: 8
      description: In slave mode, it is the value of "read-status" command
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_wrbuf_cmd_value
      bit_offset: 8
      bit_width: 8
      description: In slave mode, it is the value of "write-buffer" command
      read_allowed: true
      write_allowed: true
    - !Field
      name: slv_rdbuf_cmd_value
      bit_offset: 0
      bit_width: 8
      description: In slave mode, it is the value of "read-buffer" command
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_EXT3
    addr: 0xfc
    size_bits: 32
    description: "This register is for two SPI masters to share the same cs, clock\
      \ and data signals.\n                    "
    fields:
    - !Field
      name: reg_int_hold_ena
      bit_offset: 0
      bit_width: 2
      description: "This register is for two SPI masters to share the same cs, clock\
        \ and data\n                                signals.\n                   \
        \         "
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W0
    addr: 0x40
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 0
    fields:
    - !Field
      name: spi_w0
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W1
    addr: 0x60
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 1
    fields:
    - !Field
      name: spi_w1
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W2
    addr: 0x80
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 2
    fields:
    - !Field
      name: spi_w2
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W3
    addr: 0xa0
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 3
    fields:
    - !Field
      name: spi_w3
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W4
    addr: 0xc0
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 4
    fields:
    - !Field
      name: spi_w4
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W5
    addr: 0xe0
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 5
    fields:
    - !Field
      name: spi_w5
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W6
    addr: 0x100
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 6
    fields:
    - !Field
      name: spi_w6
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W7
    addr: 0x120
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 7
    fields:
    - !Field
      name: spi_w7
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W8
    addr: 0x140
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 8
    fields:
    - !Field
      name: spi_w8
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W9
    addr: 0x160
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 9
    fields:
    - !Field
      name: spi_w9
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W10
    addr: 0x180
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 10
    fields:
    - !Field
      name: spi_w10
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 10
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W11
    addr: 0x1a0
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 11
    fields:
    - !Field
      name: spi_w11
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 11
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W12
    addr: 0x1c0
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 12
    fields:
    - !Field
      name: spi_w12
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 12
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W13
    addr: 0x1e0
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 13
    fields:
    - !Field
      name: spi_w13
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 13
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W14
    addr: 0x200
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 14
    fields:
    - !Field
      name: spi_w14
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 14
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_W15
    addr: 0x220
    size_bits: 32
    description: the data inside the buffer of the SPI module, byte 15
    fields:
    - !Field
      name: spi_w15
      bit_offset: 0
      bit_width: 32
      description: the data inside the buffer of the SPI module, byte 15
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPI_CTRL1
    addr: 0xc
    size_bits: 32
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: status
      bit_offset: 0
      bit_width: 16
      description: In the slave mode, it is the status for master to read out.
    - !Field
      name: wb_mode
      bit_offset: 16
      bit_width: 8
      description: Mode bits in the flash fast read mode, it is combined with spi_fastrd_mode
        bit.
    - !Field
      name: status_ext
      bit_offset: 24
      bit_width: 8
      description: In the slave mode,it is the status for master to read out.
- !Module
  name: TIMER
  base_addr: 0x60000600
  size: 0x120
  registers:
  - !Register
    name: FRC1_LOAD
    addr: 0x0
    size_bits: 32
    description: the load value into the counter
    fields:
    - !Field
      name: frc1_load_value
      bit_offset: 0
      bit_width: 23
      description: the load value into the counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: FRC1_COUNT
    addr: 0x4
    size_bits: 32
    description: the current value of the counter. It is a decreasingcounter.
    fields:
    - !Field
      name: frc1_count
      bit_offset: 0
      bit_width: 23
      description: the current value of the counter. It is a decreasingcounter.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FRC1_CTRL
    addr: 0x8
    size_bits: 32
    description: FRC1_CTRL
    fields:
    - !Field
      name: frc1_int
      bit_offset: 8
      bit_width: 1
      description: the status of the interrupt, when the count isdereased to zero
      read_allowed: true
      write_allowed: false
    - !Field
      name: frc1_ctrl
      bit_offset: 0
      bit_width: 8
      description: "bit[7]: timer enable, bit[6]: automatically reload, when the counter\
        \ isequal to\n                                zero, bit[3:2]: prescale-divider,\
        \ 0: divided by 1, 1: dividedby 16, 2 or 3: divided by\n                 \
        \               256, bit[0]: interrupt type, 0:edge, 1:level\n           \
        \                 "
      read_allowed: true
      write_allowed: true
    - !Field
      name: timer_enable
      bit_offset: 7
      bit_width: 1
      description: Enable or disable the timer
      read_allowed: true
      write_allowed: true
    - !Field
      name: rollover
      bit_offset: 6
      bit_width: 1
      description: Automatically reload when the counter hits zero
      read_allowed: true
      write_allowed: true
    - !Field
      name: prescale_divider
      bit_offset: 2
      bit_width: 2
      description: Pre-scale divider for the timer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: devided_by_1
        1: devided_by_16
        2: devided_by_256
    - !Field
      name: interrupt_type
      bit_offset: 0
      bit_width: 1
      description: Configure the interrupt type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: edge
        1: level
  - !Register
    name: FRC1_INT
    addr: 0xc
    size_bits: 32
    description: FRC1_INT
    fields:
    - !Field
      name: frc1_int_clr_mask
      bit_offset: 0
      bit_width: 1
      description: "write to clear the status of the interrupt, if theinterrupt type\
        \ is \"level\"\n                            "
      read_allowed: true
      write_allowed: true
  - !Register
    name: FRC2_LOAD
    addr: 0x20
    size_bits: 32
    description: the load value into the counter
    fields:
    - !Field
      name: frc2_load_value
      bit_offset: 0
      bit_width: 32
      description: the load value into the counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: FRC2_COUNT
    addr: 0x24
    size_bits: 32
    description: the current value of the counter. It is a increasingcounter.
    fields:
    - !Field
      name: frc2_count
      bit_offset: 0
      bit_width: 32
      description: the current value of the counter. It is a increasingcounter.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FRC2_CTRL
    addr: 0x28
    size_bits: 32
    description: FRC2_CTRL
    fields:
    - !Field
      name: frc2_int
      bit_offset: 8
      bit_width: 1
      description: "the status of the interrupt, when the count is equal tothe alarm\
        \ value\n                            "
      read_allowed: true
      write_allowed: false
    - !Field
      name: frc2_ctrl
      bit_offset: 0
      bit_width: 8
      description: "bit[7]: timer enable, bit[6]: automatically reload, when the counter\
        \ isequal to\n                                zero, bit[3:2]: prescale-divider,\
        \ 0: divided by 1, 1: dividedby 16, 2 or 3: divided by\n                 \
        \               256, bit[0]: interrupt type, 0:edge, 1:level\n           \
        \                 "
      read_allowed: true
      write_allowed: true
    - !Field
      name: timer_enable
      bit_offset: 7
      bit_width: 1
      description: Enable or disable the timer
      read_allowed: true
      write_allowed: true
    - !Field
      name: rollover
      bit_offset: 6
      bit_width: 1
      description: Automatically reload when the counter hits zero
      read_allowed: true
      write_allowed: true
    - !Field
      name: prescale_divider
      bit_offset: 2
      bit_width: 2
      description: Pre-scale divider for the timer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: devided_by_1
        1: devided_by_16
        2: devided_by_256
    - !Field
      name: interrupt_type
      bit_offset: 0
      bit_width: 1
      description: Configure the interrupt type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: edge
        1: level
  - !Register
    name: FRC2_INT
    addr: 0x2c
    size_bits: 32
    description: FRC2_INT
    fields:
    - !Field
      name: frc2_int_clr_mask
      bit_offset: 0
      bit_width: 1
      description: "write to clear the status of the interrupt, if theinterrupt type\
        \ is \"level\"\n                            "
      read_allowed: true
      write_allowed: true
  - !Register
    name: FRC2_ALARM
    addr: 0x30
    size_bits: 32
    description: the alarm value for the counter
    fields:
    - !Field
      name: frc2_alarm
      bit_offset: 0
      bit_width: 32
      description: the alarm value for the counter
      read_allowed: true
      write_allowed: true
- !Module
  name: UART0
  base_addr: 0x60000000
  size: 0x1e0
  registers:
  - !Register
    name: UART_FIFO
    addr: 0x0
    size_bits: 32
    description: UART FIFO,length 128
    fields:
    - !Field
      name: rxfifo_rd_byte
      bit_offset: 0
      bit_width: 8
      description: R/W share the same address
      read_allowed: true
      write_allowed: false
    - !Field
      name: rxfifo_write_byte
      bit_offset: 0
      bit_width: 8
      description: R/W share the same address
  - !Register
    name: UART_INT_RAW
    addr: 0x4
    size_bits: 32
    description: UART INTERRUPT RAW STATE
    fields:
    - !Field
      name: rxfifo_tout_int_raw
      bit_offset: 8
      bit_width: 1
      description: "The interrupt raw bit for Rx time-out interrupt(depands on\n \
        \                               theUART_RX_TOUT_THRHD)\n                 \
        \           "
      read_allowed: true
      write_allowed: false
    - !Field
      name: brk_det_int_raw
      bit_offset: 7
      bit_width: 1
      description: The interrupt raw bit for Rx byte start error
      read_allowed: true
      write_allowed: false
    - !Field
      name: cts_chg_int_raw
      bit_offset: 6
      bit_width: 1
      description: The interrupt raw bit for CTS changing level
      read_allowed: true
      write_allowed: false
    - !Field
      name: dsr_chg_int_raw
      bit_offset: 5
      bit_width: 1
      description: The interrupt raw bit for DSR changing level
      read_allowed: true
      write_allowed: false
    - !Field
      name: rxfifo_ovf_int_raw
      bit_offset: 4
      bit_width: 1
      description: The interrupt raw bit for rx fifo overflow
      read_allowed: true
      write_allowed: false
    - !Field
      name: frm_err_int_raw
      bit_offset: 3
      bit_width: 1
      description: The interrupt raw bit for other rx error
      read_allowed: true
      write_allowed: false
    - !Field
      name: parity_err_int_raw
      bit_offset: 2
      bit_width: 1
      description: The interrupt raw bit for parity check error
      read_allowed: true
      write_allowed: false
    - !Field
      name: txfifo_empty_int_raw
      bit_offset: 1
      bit_width: 1
      description: "The interrupt raw bit for tx fifo empty interrupt(depands\n  \
        \                              onUART_TXFIFO_EMPTY_THRHD bits)\n         \
        \                   "
      read_allowed: true
      write_allowed: false
    - !Field
      name: rxfifo_full_int_raw
      bit_offset: 0
      bit_width: 1
      description: "The interrupt raw bit for rx fifo full interrupt(depands\n   \
        \                             onUART_RXFIFO_FULL_THRHD bits)\n           \
        \                 "
      read_allowed: true
      write_allowed: false
  - !Register
    name: UART_INT_ST
    addr: 0x8
    size_bits: 32
    description: UART INTERRUPT STATEREGISTERUART_INT_RAW&UART_INT_ENA
    fields:
    - !Field
      name: rxfifo_tout_int_st
      bit_offset: 8
      bit_width: 1
      description: The interrupt state bit for Rx time-out event
      read_allowed: true
      write_allowed: false
    - !Field
      name: brk_det_int_st
      bit_offset: 7
      bit_width: 1
      description: The interrupt state bit for rx byte start error
      read_allowed: true
      write_allowed: false
    - !Field
      name: cts_chg_int_st
      bit_offset: 6
      bit_width: 1
      description: The interrupt state bit for CTS changing level
      read_allowed: true
      write_allowed: false
    - !Field
      name: dsr_chg_int_st
      bit_offset: 5
      bit_width: 1
      description: The interrupt state bit for DSR changing level
      read_allowed: true
      write_allowed: false
    - !Field
      name: rxfifo_ovf_int_st
      bit_offset: 4
      bit_width: 1
      description: The interrupt state bit for RX fifo overflow
      read_allowed: true
      write_allowed: false
    - !Field
      name: frm_err_int_st
      bit_offset: 3
      bit_width: 1
      description: The interrupt state for other rx error
      read_allowed: true
      write_allowed: false
    - !Field
      name: parity_err_int_st
      bit_offset: 2
      bit_width: 1
      description: The interrupt state bit for rx parity error
      read_allowed: true
      write_allowed: false
    - !Field
      name: txfifo_empty_int_st
      bit_offset: 1
      bit_width: 1
      description: The interrupt state bit for TX fifo empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: rxfifo_full_int_st
      bit_offset: 0
      bit_width: 1
      description: The interrupt state bit for RX fifo full event
      read_allowed: true
      write_allowed: false
  - !Register
    name: UART_INT_ENA
    addr: 0xc
    size_bits: 32
    description: UART INTERRUPT ENABLE REGISTER
    fields:
    - !Field
      name: rxfifo_tout_int_ena
      bit_offset: 8
      bit_width: 1
      description: The interrupt enable bit for rx time-out interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: brk_det_int_ena
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for rx byte start error
      read_allowed: true
      write_allowed: true
    - !Field
      name: cts_chg_int_ena
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for CTS changing level
      read_allowed: true
      write_allowed: true
    - !Field
      name: dsr_chg_int_ena
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for DSR changing level
      read_allowed: true
      write_allowed: true
    - !Field
      name: rxfifo_ovf_int_ena
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for rx fifo overflow
      read_allowed: true
      write_allowed: true
    - !Field
      name: frm_err_int_ena
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for other rx error
      read_allowed: true
      write_allowed: true
    - !Field
      name: parity_err_int_ena
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for parity error
      read_allowed: true
      write_allowed: true
    - !Field
      name: txfifo_empty_int_ena
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for tx fifo empty event
      read_allowed: true
      write_allowed: true
    - !Field
      name: rxfifo_full_int_ena
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for rx fifo full event
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART_INT_CLR
    addr: 0x10
    size_bits: 32
    description: UART INTERRUPT CLEAR REGISTER
    fields:
    - !Field
      name: rxfifo_tout_int_clr
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the rx time-out interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: brk_det_int_clr
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the rx byte start interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: cts_chg_int_clr
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the CTS changing interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: dsr_chg_int_clr
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the DSR changing interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: rxfifo_ovf_int_clr
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the rx fifo over-flow interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: frm_err_int_clr
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear other rx error interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: parity_err_int_clr
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the parity error interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: txfifo_empty_int_clr
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the tx fifo empty interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: rxfifo_full_int_clr
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the rx fifo full interrupt
      read_allowed: false
      write_allowed: true
  - !Register
    name: UART_CLKDIV
    addr: 0x14
    size_bits: 32
    description: UART CLK DIV REGISTER
    fields:
    - !Field
      name: uart_clkdiv
      bit_offset: 0
      bit_width: 20
      description: BAUDRATE = UART_CLK_FREQ / UART_CLKDIV
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART_AUTOBAUD
    addr: 0x18
    size_bits: 32
    description: UART BAUDRATE DETECT REGISTER
    fields:
    - !Field
      name: glitch_filt
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: autobaud_en
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable baudrate detect
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART_STATUS
    addr: 0x1c
    size_bits: 32
    description: UART STATUS REGISTER
    fields:
    - !Field
      name: txd
      bit_offset: 31
      bit_width: 1
      description: The level of the uart txd pin
      read_allowed: true
      write_allowed: false
    - !Field
      name: rtsn
      bit_offset: 30
      bit_width: 1
      description: The level of uart rts pin
      read_allowed: true
      write_allowed: false
    - !Field
      name: dtrn
      bit_offset: 29
      bit_width: 1
      description: The level of uart dtr pin
      read_allowed: true
      write_allowed: false
    - !Field
      name: txfifo_cnt
      bit_offset: 16
      bit_width: 8
      description: Number of data in UART TX fifo
      read_allowed: true
      write_allowed: false
    - !Field
      name: rxd
      bit_offset: 15
      bit_width: 1
      description: The level of uart rxd pin
      read_allowed: true
      write_allowed: false
    - !Field
      name: ctsn
      bit_offset: 14
      bit_width: 1
      description: The level of uart cts pin
      read_allowed: true
      write_allowed: false
    - !Field
      name: dsrn
      bit_offset: 13
      bit_width: 1
      description: The level of uart dsr pin
      read_allowed: true
      write_allowed: false
    - !Field
      name: rxfifo_cnt
      bit_offset: 0
      bit_width: 8
      description: Number of data in uart rx fifo
      read_allowed: true
      write_allowed: false
  - !Register
    name: UART_CONF0
    addr: 0x20
    size_bits: 32
    description: UART CONFIG0(UART0 and UART1)
    fields:
    - !Field
      name: uart_dtr_inv
      bit_offset: 24
      bit_width: 1
      description: Set this bit to inverse uart dtr level
      read_allowed: true
      write_allowed: true
    - !Field
      name: uart_rts_inv
      bit_offset: 23
      bit_width: 1
      description: Set this bit to inverse uart rts level
      read_allowed: true
      write_allowed: true
    - !Field
      name: uart_txd_inv
      bit_offset: 22
      bit_width: 1
      description: Set this bit to inverse uart txd level
      read_allowed: true
      write_allowed: true
    - !Field
      name: uart_dsr_inv
      bit_offset: 21
      bit_width: 1
      description: Set this bit to inverse uart dsr level
      read_allowed: true
      write_allowed: true
    - !Field
      name: uart_cts_inv
      bit_offset: 20
      bit_width: 1
      description: Set this bit to inverse uart cts level
      read_allowed: true
      write_allowed: true
    - !Field
      name: uart_rxd_inv
      bit_offset: 19
      bit_width: 1
      description: Set this bit to inverse uart rxd level
      read_allowed: true
      write_allowed: true
    - !Field
      name: txfifo_rst
      bit_offset: 18
      bit_width: 1
      description: Set this bit to reset uart tx fifo
      read_allowed: true
      write_allowed: true
    - !Field
      name: rxfifo_rst
      bit_offset: 17
      bit_width: 1
      description: Set this bit to reset uart rx fifo
      read_allowed: true
      write_allowed: true
    - !Field
      name: tx_flow_en
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable uart tx hardware flow control
      read_allowed: true
      write_allowed: true
    - !Field
      name: uart_loopback
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable uart loopback test mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: txd_brk
      bit_offset: 8
      bit_width: 1
      description: RESERVED, DO NOT CHANGE THIS BIT
      read_allowed: true
      write_allowed: true
    - !Field
      name: sw_dtr
      bit_offset: 7
      bit_width: 1
      description: sw dtr
      read_allowed: true
      write_allowed: true
    - !Field
      name: sw_rts
      bit_offset: 6
      bit_width: 1
      description: sw rts
      read_allowed: true
      write_allowed: true
    - !Field
      name: stop_bit_num
      bit_offset: 4
      bit_width: 2
      description: 'Set stop bit: 1:1bit 2:1.5bits 3:2bits'
      read_allowed: true
      write_allowed: true
    - !Field
      name: bit_num
      bit_offset: 2
      bit_width: 2
      description: 'Set bit num: 0:5bits 1:6bits 2:7bits 3:8bits'
      read_allowed: true
      write_allowed: true
    - !Field
      name: parity_en
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable uart parity check
      read_allowed: true
      write_allowed: true
    - !Field
      name: parity
      bit_offset: 0
      bit_width: 1
      description: 'Set parity check: 0:even 1:odd, UART CONFIG1'
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART_CONF1
    addr: 0x24
    size_bits: 32
    description: Set this bit to enable rx time-out function
    fields:
    - !Field
      name: rx_tout_en
      bit_offset: 31
      bit_width: 1
      description: Set this bit to enable rx time-out function
      read_allowed: true
      write_allowed: true
    - !Field
      name: rx_tout_thrhd
      bit_offset: 24
      bit_width: 7
      description: 'Config bits for rx time-out threshold,uint: byte,0-127'
      read_allowed: true
      write_allowed: true
    - !Field
      name: rx_flow_en
      bit_offset: 23
      bit_width: 1
      description: Set this bit to enable rx hardware flow control
      read_allowed: true
      write_allowed: true
    - !Field
      name: rx_flow_thrhd
      bit_offset: 16
      bit_width: 7
      description: The config bits for rx flow control threshold,0-127
      read_allowed: true
      write_allowed: true
    - !Field
      name: txfifo_empty_thrhd
      bit_offset: 8
      bit_width: 7
      description: The config bits for tx fifo empty threshold,0-127
      read_allowed: true
      write_allowed: true
    - !Field
      name: rxfifo_full_thrhd
      bit_offset: 0
      bit_width: 7
      description: The config bits for rx fifo full threshold,0-127
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART_LOWPULSE
    addr: 0x28
    size_bits: 32
    description: UART_LOWPULSE
    fields:
    - !Field
      name: lowpulse_min_cnt
      bit_offset: 0
      bit_width: 20
      description: used in baudrate detect
      read_allowed: true
      write_allowed: false
  - !Register
    name: UART_HIGHPULSE
    addr: 0x2c
    size_bits: 32
    description: UART_HIGHPULSE
    fields:
    - !Field
      name: highpulse_min_cnt
      bit_offset: 0
      bit_width: 20
      description: used in baudrate detect
      read_allowed: true
      write_allowed: false
  - !Register
    name: UART_RXD_CNT
    addr: 0x30
    size_bits: 32
    description: UART_RXD_CNT
    fields:
    - !Field
      name: rxd_edge_cnt
      bit_offset: 0
      bit_width: 10
      description: used in baudrate detect
      read_allowed: true
      write_allowed: false
  - !Register
    name: UART_DATE
    addr: 0x78
    size_bits: 32
    description: UART HW INFO
    fields:
    - !Field
      name: uart_date
      bit_offset: 0
      bit_width: 32
      description: UART HW INFO
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART_ID
    addr: 0x7c
    size_bits: 32
    description: UART_ID
    fields:
    - !Field
      name: uart_id
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
- !Module
  name: UART1
  base_addr: 0x60000f00
  size: 0x1e0
  registers:
  - !Register
    name: UART_FIFO
    addr: 0x0
    size_bits: 32
    description: UART FIFO,length 128
    fields:
    - !Field
      name: rxfifo_rd_byte
      bit_offset: 0
      bit_width: 8
      description: R/W share the same address
      read_allowed: true
      write_allowed: false
    - !Field
      name: rxfifo_write_byte
      bit_offset: 0
      bit_width: 8
      description: R/W share the same address
  - !Register
    name: UART_INT_RAW
    addr: 0x4
    size_bits: 32
    description: UART INTERRUPT RAW STATE
    fields:
    - !Field
      name: rxfifo_tout_int_raw
      bit_offset: 8
      bit_width: 1
      description: "The interrupt raw bit for Rx time-out interrupt(depands on\n \
        \                               theUART_RX_TOUT_THRHD)\n                 \
        \           "
      read_allowed: true
      write_allowed: false
    - !Field
      name: brk_det_int_raw
      bit_offset: 7
      bit_width: 1
      description: The interrupt raw bit for Rx byte start error
      read_allowed: true
      write_allowed: false
    - !Field
      name: cts_chg_int_raw
      bit_offset: 6
      bit_width: 1
      description: The interrupt raw bit for CTS changing level
      read_allowed: true
      write_allowed: false
    - !Field
      name: dsr_chg_int_raw
      bit_offset: 5
      bit_width: 1
      description: The interrupt raw bit for DSR changing level
      read_allowed: true
      write_allowed: false
    - !Field
      name: rxfifo_ovf_int_raw
      bit_offset: 4
      bit_width: 1
      description: The interrupt raw bit for rx fifo overflow
      read_allowed: true
      write_allowed: false
    - !Field
      name: frm_err_int_raw
      bit_offset: 3
      bit_width: 1
      description: The interrupt raw bit for other rx error
      read_allowed: true
      write_allowed: false
    - !Field
      name: parity_err_int_raw
      bit_offset: 2
      bit_width: 1
      description: The interrupt raw bit for parity check error
      read_allowed: true
      write_allowed: false
    - !Field
      name: txfifo_empty_int_raw
      bit_offset: 1
      bit_width: 1
      description: "The interrupt raw bit for tx fifo empty interrupt(depands\n  \
        \                              onUART_TXFIFO_EMPTY_THRHD bits)\n         \
        \                   "
      read_allowed: true
      write_allowed: false
    - !Field
      name: rxfifo_full_int_raw
      bit_offset: 0
      bit_width: 1
      description: "The interrupt raw bit for rx fifo full interrupt(depands\n   \
        \                             onUART_RXFIFO_FULL_THRHD bits)\n           \
        \                 "
      read_allowed: true
      write_allowed: false
  - !Register
    name: UART_INT_ST
    addr: 0x8
    size_bits: 32
    description: UART INTERRUPT STATEREGISTERUART_INT_RAW&UART_INT_ENA
    fields:
    - !Field
      name: rxfifo_tout_int_st
      bit_offset: 8
      bit_width: 1
      description: The interrupt state bit for Rx time-out event
      read_allowed: true
      write_allowed: false
    - !Field
      name: brk_det_int_st
      bit_offset: 7
      bit_width: 1
      description: The interrupt state bit for rx byte start error
      read_allowed: true
      write_allowed: false
    - !Field
      name: cts_chg_int_st
      bit_offset: 6
      bit_width: 1
      description: The interrupt state bit for CTS changing level
      read_allowed: true
      write_allowed: false
    - !Field
      name: dsr_chg_int_st
      bit_offset: 5
      bit_width: 1
      description: The interrupt state bit for DSR changing level
      read_allowed: true
      write_allowed: false
    - !Field
      name: rxfifo_ovf_int_st
      bit_offset: 4
      bit_width: 1
      description: The interrupt state bit for RX fifo overflow
      read_allowed: true
      write_allowed: false
    - !Field
      name: frm_err_int_st
      bit_offset: 3
      bit_width: 1
      description: The interrupt state for other rx error
      read_allowed: true
      write_allowed: false
    - !Field
      name: parity_err_int_st
      bit_offset: 2
      bit_width: 1
      description: The interrupt state bit for rx parity error
      read_allowed: true
      write_allowed: false
    - !Field
      name: txfifo_empty_int_st
      bit_offset: 1
      bit_width: 1
      description: The interrupt state bit for TX fifo empty
      read_allowed: true
      write_allowed: false
    - !Field
      name: rxfifo_full_int_st
      bit_offset: 0
      bit_width: 1
      description: The interrupt state bit for RX fifo full event
      read_allowed: true
      write_allowed: false
  - !Register
    name: UART_INT_ENA
    addr: 0xc
    size_bits: 32
    description: UART INTERRUPT ENABLE REGISTER
    fields:
    - !Field
      name: rxfifo_tout_int_ena
      bit_offset: 8
      bit_width: 1
      description: The interrupt enable bit for rx time-out interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: brk_det_int_ena
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for rx byte start error
      read_allowed: true
      write_allowed: true
    - !Field
      name: cts_chg_int_ena
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for CTS changing level
      read_allowed: true
      write_allowed: true
    - !Field
      name: dsr_chg_int_ena
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for DSR changing level
      read_allowed: true
      write_allowed: true
    - !Field
      name: rxfifo_ovf_int_ena
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for rx fifo overflow
      read_allowed: true
      write_allowed: true
    - !Field
      name: frm_err_int_ena
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for other rx error
      read_allowed: true
      write_allowed: true
    - !Field
      name: parity_err_int_ena
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for parity error
      read_allowed: true
      write_allowed: true
    - !Field
      name: txfifo_empty_int_ena
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for tx fifo empty event
      read_allowed: true
      write_allowed: true
    - !Field
      name: rxfifo_full_int_ena
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for rx fifo full event
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART_INT_CLR
    addr: 0x10
    size_bits: 32
    description: UART INTERRUPT CLEAR REGISTER
    fields:
    - !Field
      name: rxfifo_tout_int_clr
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the rx time-out interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: brk_det_int_clr
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the rx byte start interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: cts_chg_int_clr
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the CTS changing interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: dsr_chg_int_clr
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the DSR changing interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: rxfifo_ovf_int_clr
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the rx fifo over-flow interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: frm_err_int_clr
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear other rx error interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: parity_err_int_clr
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the parity error interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: txfifo_empty_int_clr
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the tx fifo empty interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: rxfifo_full_int_clr
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the rx fifo full interrupt
      read_allowed: false
      write_allowed: true
  - !Register
    name: UART_CLKDIV
    addr: 0x14
    size_bits: 32
    description: UART CLK DIV REGISTER
    fields:
    - !Field
      name: uart_clkdiv
      bit_offset: 0
      bit_width: 20
      description: BAUDRATE = UART_CLK_FREQ / UART_CLKDIV
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART_AUTOBAUD
    addr: 0x18
    size_bits: 32
    description: UART BAUDRATE DETECT REGISTER
    fields:
    - !Field
      name: glitch_filt
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: autobaud_en
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable baudrate detect
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART_STATUS
    addr: 0x1c
    size_bits: 32
    description: UART STATUS REGISTER
    fields:
    - !Field
      name: txd
      bit_offset: 31
      bit_width: 1
      description: The level of the uart txd pin
      read_allowed: true
      write_allowed: false
    - !Field
      name: rtsn
      bit_offset: 30
      bit_width: 1
      description: The level of uart rts pin
      read_allowed: true
      write_allowed: false
    - !Field
      name: dtrn
      bit_offset: 29
      bit_width: 1
      description: The level of uart dtr pin
      read_allowed: true
      write_allowed: false
    - !Field
      name: txfifo_cnt
      bit_offset: 16
      bit_width: 8
      description: Number of data in UART TX fifo
      read_allowed: true
      write_allowed: false
    - !Field
      name: rxd
      bit_offset: 15
      bit_width: 1
      description: The level of uart rxd pin
      read_allowed: true
      write_allowed: false
    - !Field
      name: ctsn
      bit_offset: 14
      bit_width: 1
      description: The level of uart cts pin
      read_allowed: true
      write_allowed: false
    - !Field
      name: dsrn
      bit_offset: 13
      bit_width: 1
      description: The level of uart dsr pin
      read_allowed: true
      write_allowed: false
    - !Field
      name: rxfifo_cnt
      bit_offset: 0
      bit_width: 8
      description: Number of data in uart rx fifo
      read_allowed: true
      write_allowed: false
  - !Register
    name: UART_CONF0
    addr: 0x20
    size_bits: 32
    description: UART CONFIG0(UART0 and UART1)
    fields:
    - !Field
      name: uart_dtr_inv
      bit_offset: 24
      bit_width: 1
      description: Set this bit to inverse uart dtr level
      read_allowed: true
      write_allowed: true
    - !Field
      name: uart_rts_inv
      bit_offset: 23
      bit_width: 1
      description: Set this bit to inverse uart rts level
      read_allowed: true
      write_allowed: true
    - !Field
      name: uart_txd_inv
      bit_offset: 22
      bit_width: 1
      description: Set this bit to inverse uart txd level
      read_allowed: true
      write_allowed: true
    - !Field
      name: uart_dsr_inv
      bit_offset: 21
      bit_width: 1
      description: Set this bit to inverse uart dsr level
      read_allowed: true
      write_allowed: true
    - !Field
      name: uart_cts_inv
      bit_offset: 20
      bit_width: 1
      description: Set this bit to inverse uart cts level
      read_allowed: true
      write_allowed: true
    - !Field
      name: uart_rxd_inv
      bit_offset: 19
      bit_width: 1
      description: Set this bit to inverse uart rxd level
      read_allowed: true
      write_allowed: true
    - !Field
      name: txfifo_rst
      bit_offset: 18
      bit_width: 1
      description: Set this bit to reset uart tx fifo
      read_allowed: true
      write_allowed: true
    - !Field
      name: rxfifo_rst
      bit_offset: 17
      bit_width: 1
      description: Set this bit to reset uart rx fifo
      read_allowed: true
      write_allowed: true
    - !Field
      name: tx_flow_en
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable uart tx hardware flow control
      read_allowed: true
      write_allowed: true
    - !Field
      name: uart_loopback
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable uart loopback test mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: txd_brk
      bit_offset: 8
      bit_width: 1
      description: RESERVED, DO NOT CHANGE THIS BIT
      read_allowed: true
      write_allowed: true
    - !Field
      name: sw_dtr
      bit_offset: 7
      bit_width: 1
      description: sw dtr
      read_allowed: true
      write_allowed: true
    - !Field
      name: sw_rts
      bit_offset: 6
      bit_width: 1
      description: sw rts
      read_allowed: true
      write_allowed: true
    - !Field
      name: stop_bit_num
      bit_offset: 4
      bit_width: 2
      description: 'Set stop bit: 1:1bit 2:1.5bits 3:2bits'
      read_allowed: true
      write_allowed: true
    - !Field
      name: bit_num
      bit_offset: 2
      bit_width: 2
      description: 'Set bit num: 0:5bits 1:6bits 2:7bits 3:8bits'
      read_allowed: true
      write_allowed: true
    - !Field
      name: parity_en
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable uart parity check
      read_allowed: true
      write_allowed: true
    - !Field
      name: parity
      bit_offset: 0
      bit_width: 1
      description: 'Set parity check: 0:even 1:odd, UART CONFIG1'
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART_CONF1
    addr: 0x24
    size_bits: 32
    description: Set this bit to enable rx time-out function
    fields:
    - !Field
      name: rx_tout_en
      bit_offset: 31
      bit_width: 1
      description: Set this bit to enable rx time-out function
      read_allowed: true
      write_allowed: true
    - !Field
      name: rx_tout_thrhd
      bit_offset: 24
      bit_width: 7
      description: 'Config bits for rx time-out threshold,uint: byte,0-127'
      read_allowed: true
      write_allowed: true
    - !Field
      name: rx_flow_en
      bit_offset: 23
      bit_width: 1
      description: Set this bit to enable rx hardware flow control
      read_allowed: true
      write_allowed: true
    - !Field
      name: rx_flow_thrhd
      bit_offset: 16
      bit_width: 7
      description: The config bits for rx flow control threshold,0-127
      read_allowed: true
      write_allowed: true
    - !Field
      name: txfifo_empty_thrhd
      bit_offset: 8
      bit_width: 7
      description: The config bits for tx fifo empty threshold,0-127
      read_allowed: true
      write_allowed: true
    - !Field
      name: rxfifo_full_thrhd
      bit_offset: 0
      bit_width: 7
      description: The config bits for rx fifo full threshold,0-127
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART_LOWPULSE
    addr: 0x28
    size_bits: 32
    description: UART_LOWPULSE
    fields:
    - !Field
      name: lowpulse_min_cnt
      bit_offset: 0
      bit_width: 20
      description: used in baudrate detect
      read_allowed: true
      write_allowed: false
  - !Register
    name: UART_HIGHPULSE
    addr: 0x2c
    size_bits: 32
    description: UART_HIGHPULSE
    fields:
    - !Field
      name: highpulse_min_cnt
      bit_offset: 0
      bit_width: 20
      description: used in baudrate detect
      read_allowed: true
      write_allowed: false
  - !Register
    name: UART_RXD_CNT
    addr: 0x30
    size_bits: 32
    description: UART_RXD_CNT
    fields:
    - !Field
      name: rxd_edge_cnt
      bit_offset: 0
      bit_width: 10
      description: used in baudrate detect
      read_allowed: true
      write_allowed: false
  - !Register
    name: UART_DATE
    addr: 0x78
    size_bits: 32
    description: UART HW INFO
    fields:
    - !Field
      name: uart_date
      bit_offset: 0
      bit_width: 32
      description: UART HW INFO
      read_allowed: true
      write_allowed: true
  - !Register
    name: UART_ID
    addr: 0x7c
    size_bits: 32
    description: UART_ID
    fields:
    - !Field
      name: uart_id
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
- !Module
  name: WDT
  base_addr: 0x60000900
  size: 0x80
  registers:
  - !Register
    name: WDT_CTL
    addr: 0x0
    size_bits: 32
    description: WDT_CTL
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDT_OP
    addr: 0x4
    size_bits: 32
    description: WDT_OP
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDT_OP_ND
    addr: 0x8
    size_bits: 32
    description: WDT_OP_ND
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDT_RST
    addr: 0x14
    size_bits: 32
    description: WDT_RST
    fields:
    - !Field
      name: Register
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: true
- !Module
  name: RNG
  description: RNG register
  base_addr: 0x3ff20e44
  size: 0x20
  registers:
  - !Register
    name: rng
    addr: 0x0
    size_bits: 32
    description: RNG register
    read_allowed: true
    write_allowed: false
    fields: []
- !Module
  name: WATCHDOG
  description: Watchdog registers
  base_addr: 0x60000900
  size: 0x18
  registers:
  - !Register
    name: ctl
    addr: 0x0
    size_bits: 32
    description: Watchdog control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: enable
      bit_offset: 0
      bit_width: 1
      description: Enable the watchdog timer.
    - !Field
      name: stage_1_no_reset
      bit_offset: 1
      bit_width: 1
      description: When set to 1, and running in two-stage mode, it turns the watchdog
        into a single shot timer that doesn't reset the device.
    - !Field
      name: stage_1_disable
      bit_offset: 2
      bit_width: 1
      description: Set to 1 to disable the stage 1 of the watchdog timer
    - !Field
      name: unknown_3
      bit_offset: 3
      bit_width: 1
    - !Field
      name: unknown_4
      bit_offset: 4
      bit_width: 1
    - !Field
      name: unknown_5
      bit_offset: 5
      bit_width: 1
  - !Register
    name: reload_stage0
    addr: 0x4
    size_bits: 32
    description: Reload value for stage 0
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: reload_stage1
    addr: 0x8
    size_bits: 32
    description: Reload value for stage 1
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: count
    addr: 0xc
    size_bits: 32
    description: Watchdog clock cycle count
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: stage
    addr: 0x10
    size_bits: 32
    description: The current watchdog stage
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: reset
    addr: 0x14
    size_bits: 32
    description: Watchdog reset
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: reset_stage
    addr: 0x18
    size_bits: 32
    description: Watchdog stage reset
    read_allowed: true
    write_allowed: true
    fields: []
