Alaghi, A., Sedghi, M., Karimi, N., Fathy, M., and Navabi, Z. 2008. Reliable NoC architecture utilizing a robust rerouting algorithm. In Proceedings of the East-West Design Test Symposium. 200--203. DOI:http://dx.doi.org/10.1109/EWDTS.2008.5580142.
Ali, M., Welzl, M., and Hellebrand, S. 2005. A dynamic routing mechanism for network on chip. In Proceedings of the 23rd NORCHIP Conference. 70--73. DOI:http://dx.doi.org/10.1109/NORCHP.2005. 1596991.
Amory, A. M., Briao, E., Cota, E., Lubaszewski, M., and Moraes, F. G. 2005. A scalable test strategy for network-on-chip routers. In Proceedings of the IEEE International Test Conference. DOI:http://dx.doi.org/10.1109/TEST.2005.1584020.
Angiolini, F., Atienza, D., Murali, S., Benini, L., and De Micheli, G. 2006. Reliability support for on-chip memories using networks-on-chip. In Proceedings of the International Conference on Computer Design. 389--396. DOI:http://dx.doi.org/10.1109/ICCD.2006.4380846.
Karim Arabi, Logic BIST and Scan Test Techniques for Multiple Identical Blocks, Proceedings of the 20th IEEE VLSI Test Symposium, p.60, April 28-May 02, 2002
E. Beigne , F. Clermidy , P. Vivet , A. Clouard , M. Renaudin, An Asynchronous NOC Architecture Providing Low Latency Service and Its Multi-Level Design Framework, Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems, p.54-63, March 14-16, 2005[doi>10.1109/ASYNC.2005.10]
Bienia, C. and Li, K. 2009. Parsec 2.0: A new benchmark suite for chip-multiprocessors. In Proceedings of the 5th Annual Workshop on Modeling, Benchmarking and Simulation.
David Fick , Andrew DeOrio , Gregory Chen , Valeria Bertacco , Dennis Sylvester , David Blaauw, A highly resilient routing algorithm for fault-tolerant NoCs, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
David Fick , Andrew DeOrio , Jin Hu , Valeria Bertacco , David Blaauw , Dennis Sylvester, Vicis: a reliable network for unreliable silicon, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630119]
Maria Engracia Gomez , Nils Agne Nordbotten , Jose Flich , Pedro Lopez , Antonio Robles , Jose Duato , Tor Skeie , Olav Lysne, A Routing Methodology for Achieving Fault Tolerance in Direct Networks, IEEE Transactions on Computers, v.55 n.4, p.400-415, April 2006[doi>10.1109/TC.2006.46]
Cristian Grecu , Partha Pande , Andre Ivanov , Res Saleh, BIST for Network-on-Chip Interconnect Infrastructures, Proceedings of the 24th IEEE VLSI Test Symposium, p.30-35, April 30-May 04, 2006[doi>10.1109/VTS.2006.22]
Marcos Herve , Erika Cota , Fernanda Lima Kastensmidt , Marcelo Lubaszewski, Diagnosis of interconnect shorts in mesh NoCs, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.256-265, May 10-13, 2009[doi>10.1109/NOCS.2009.5071475]
Honarmand, N., Shahabi, A., and Navabi, Z. 2007. A heuristic search algorithm for re-routing of on-chip networks in the presence of faulty links and switches. In Proceedings of the IEEE East-West Design & Test Symposium.
Igor Loi , Federico Angiolini , Luca Benini, Synthesis of low-overhead configurable source routing tables for network interfaces, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Olav Lysne , Jose Miguel Montanana , Jose Flich , Jose Duato , Timothy Mark Pinkston , Tor Skeie, An Efficient and Deadlock-Free Network Reconfiguration Protocol, IEEE Transactions on Computers, v.57 n.6, p.762-779, June 2008[doi>10.1109/TC.2008.31]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Mejia, A. 2008. Design and Implementation of efficient topology agnostic routing algorithms for interconnection networks. PhD dissertation, University of Valencia.
Andres Mejia , Jose Flich , Jose Duato, On the Potentials of Segment-Based Routing for NoCs, Proceedings of the 2008 37th International Conference on Parallel Processing, p.594-603, September 09-11, 2008[doi>10.1109/ICPP.2008.56]
Petersén, K., and Öberg, J. 2006. Utilizing NoC switches as BIST structures in 2D-Mesh network-on-chips. In Proceedings of the NoC Workshop (DATE'06). QC 20120528.
Kim Petersén , Johnny Öberg, Toward a scalable test methodology for 2D-mesh Network-on-Chips, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
S. Rodrigo , J. Flich , A. Roca , S. Medardoni , D. Bertozzi , J. Camacho , F. Silla , J. Duato, Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.25-32, May 03-06, 2010[doi>10.1109/NOCS.2010.12]
S. Rodrigo , C. Hernández , J. Flich , F. Silla , J. Duato , S. Medardoni , D. Bertozzi , A. Mejía , D. Dai, Yield-oriented evaluation methodology of network-on-chip routing implementations, Proceedings of the 11th international conference on System-on-chip, p.100-105, October 05-07, 2009, Tampere, Finland
Rodrigo, S., Medardoni, S., Flich, J., Bertozzi, D., and Duato, J. 2009b. Efficient implementation of distributed routing algorithms for NoCs. IET Comput. Digital Tech. 3, 5, 460--475. DOI:http://dx.doi.org/10.1049/iet-cdt.2008.0092.
Frank Olaf Sem-Jacobsen , Samuel Rodrigo , Tor Skeie, iFDOR: dynamic rerouting on-chip, Proceedings of the Fifth International Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip, p.11-14, January 23-23, 2011, Heraklion, Greece[doi>10.1145/1930037.1930041]
David Starobinski , Mark Karpovsky , Lev A. Zakrevski, Application of network calculus to general topologies using turn-prohibition, IEEE/ACM Transactions on Networking (TON), v.11 n.3, p.411-421, June 2003[doi>10.1109/TNET.2003.813040]
Stergios Stergiou , Federico Angiolini , Salvatore Carta , Luigi Raffo , Davide Bertozzi , Giovanni De Micheli, ×pipes Lite: A Synthesis Oriented Design Library For Networks on Chips, Proceedings of the conference on Design, Automation and Test in Europe, p.1188-1193, March 07-11, 2005[doi>10.1109/DATE.2005.1]
Strano, A., Gomez, C., Ludovici, D., Favalli, M., Gomez, M. E., and Bertozzi, D. 2011. Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture. In Proceedings of the Conference and Exhibition on Design, Automation Test in Europe (DATE'11). 1--6. DOI:http://dx.doi.org/10.1109/DATE.2011.5763109.
Lei Zhang , Yinhe Han , Qiang Xu , Xiao Wei Li , Huawei Li, On topology reconfiguration for defect-tolerant NoC-based homogeneous manycore systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.9, p.1173-1186, September 2009[doi>10.1109/TVLSI.2008.2002108]
