File written by LVS as a result of: "samples\lvs\xor\xor2.vdb" on Wed Sep 21 10:13:16 2005

Command line:
lvs samples\lvs\xor\xor2.spc samples\lvs\xor\xor2.sp -o samples\lvs\xor\xor2.lvs -l samples\lvs\xor\xor2.lst -mm ALL -TTSPICE -nrcl -c2 -dg5.000 -y2 -faf 

Engine configuration report:
Layout netlist file.............................................. samples\lvs\xor\xor2.spc
Layout netlist file format....................................... T-Spice
Schematic netlist file........................................... samples\lvs\xor\xor2.sp
Schematic netlist file format.................................... T-Spice
Consider Bulk nodes.............................................. ON
Consider Resistors as polarized elements......................... OFF
Consider Capacitors as polarized elements........................ OFF
Consider Inductors as polarized elements......................... OFF
Merge series and parallel R...................................... OFF
Merge series and parallel C...................................... OFF
Merge series and parallel L...................................... OFF
Merge parallel M................................................. ALL
Merge stacked M.................................................. OFF
Merge parallel D................................................. OFF
Merge parallel B................................................. OFF
Merge parallel J................................................. OFF
Merge parallel Z................................................. OFF
Merge parallel Q................................................. OFF
Merge series MOSFETs............................................. OFF
Find series MOSFETs that differ in order or parameter value...... OFF
Remove shorted devices........................................... OFF
Remove disconnected devices...................................... OFF
Fast Iteration................................................... OFF
Parameter comparison threshold for MOSFET GATE LENGTHS........... 5%
Parameter comparison threshold for MOSFET GATE WIDTHS............ 5%


Parsing file samples\lvs\xor\xor2.spc...
Warning: xor2.spc(29) Node Gnd aliased to GROUND
Flattening netlist...

Parsing file samples\lvs\xor\xor2.sp...
Warning: xor2.sp(8) Node Gnd aliased to GROUND
Flattening netlist...

Device                        xor2.spc           xor2.sp   Status            
---------------        ---------------   ---------------   ---------------     
M_NMOS                               5                 5
M_PMOS                               6                 6
                          ------------      ------------
Total elements                      11                11
Total nodes                         10                10


Merging devices...
Eliminated nothing.

Device                        xor2.spc           xor2.sp   Status            
---------------        ---------------   ---------------   ---------------     
M_NMOS                               5                 5
M_PMOS                               6                 6
                          ------------      ------------
Total elements                      11                11
Total nodes                         10                10


Iterating...
  5% done.
 10% done.
 15% done.
 20% done.
 25% done.
 30% done.
 35% done.
 40% done.
 45% done.
 50% done.
 55% done.
 60% done.
 65% done.
 70% done.
 75% done.
 80% done.
 85% done.
 90% done.
 95% done.
100% done.

************************** FINAL RESULT *****************************

Circuits are equal.
Run time: 0:00 (min:sec)

0 errors, 2 warnings

