
=== Zvksed - ShangMi Suite: SM4 Block Cipher

[[policy-variant-overloaded]]
==== Vector SM4 KeyExpansion

[,c]
----
vuint32mf2_t __riscv_vsm4k_tu(vuint32mf2_t vd, vuint32mf2_t vs2, size_t uimm,
                              size_t vl);
vuint32m1_t __riscv_vsm4k_tu(vuint32m1_t vd, vuint32m1_t vs2, size_t uimm,
                             size_t vl);
vuint32m2_t __riscv_vsm4k_tu(vuint32m2_t vd, vuint32m2_t vs2, size_t uimm,
                             size_t vl);
vuint32m4_t __riscv_vsm4k_tu(vuint32m4_t vd, vuint32m4_t vs2, size_t uimm,
                             size_t vl);
vuint32m8_t __riscv_vsm4k_tu(vuint32m8_t vd, vuint32m8_t vs2, size_t uimm,
                             size_t vl);
----

[[policy-variant-overloaded]]
==== Vector SM4 Rounds

[,c]
----
vuint32mf2_t __riscv_vsm4r_vv_tu(vuint32mf2_t vd, vuint32mf2_t vs2, size_t vl);
vuint32mf2_t __riscv_vsm4r_vs_tu(vuint32mf2_t vd, vuint32mf2_t vs2, size_t vl);
vuint32m1_t __riscv_vsm4r_vs_tu(vuint32m1_t vd, vuint32mf2_t vs2, size_t vl);
vuint32m2_t __riscv_vsm4r_vs_tu(vuint32m2_t vd, vuint32mf2_t vs2, size_t vl);
vuint32m4_t __riscv_vsm4r_vs_tu(vuint32m4_t vd, vuint32mf2_t vs2, size_t vl);
vuint32m8_t __riscv_vsm4r_vs_tu(vuint32m8_t vd, vuint32mf2_t vs2, size_t vl);
vuint32m1_t __riscv_vsm4r_vv_tu(vuint32m1_t vd, vuint32m1_t vs2, size_t vl);
vuint32m1_t __riscv_vsm4r_vs_tu(vuint32m1_t vd, vuint32m1_t vs2, size_t vl);
vuint32m2_t __riscv_vsm4r_vs_tu(vuint32m2_t vd, vuint32m1_t vs2, size_t vl);
vuint32m4_t __riscv_vsm4r_vs_tu(vuint32m4_t vd, vuint32m1_t vs2, size_t vl);
vuint32m8_t __riscv_vsm4r_vs_tu(vuint32m8_t vd, vuint32m1_t vs2, size_t vl);
vuint32m2_t __riscv_vsm4r_vv_tu(vuint32m2_t vd, vuint32m2_t vs2, size_t vl);
vuint32m2_t __riscv_vsm4r_vs_tu(vuint32m2_t vd, vuint32m2_t vs2, size_t vl);
vuint32m4_t __riscv_vsm4r_vs_tu(vuint32m4_t vd, vuint32m2_t vs2, size_t vl);
vuint32m8_t __riscv_vsm4r_vs_tu(vuint32m8_t vd, vuint32m2_t vs2, size_t vl);
vuint32m4_t __riscv_vsm4r_vv_tu(vuint32m4_t vd, vuint32m4_t vs2, size_t vl);
vuint32m4_t __riscv_vsm4r_vs_tu(vuint32m4_t vd, vuint32m4_t vs2, size_t vl);
vuint32m8_t __riscv_vsm4r_vs_tu(vuint32m8_t vd, vuint32m4_t vs2, size_t vl);
vuint32m8_t __riscv_vsm4r_vv_tu(vuint32m8_t vd, vuint32m8_t vs2, size_t vl);
----
