# Fri Jun 28 20:03:01 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-LP86E50

Implementation : synthesis
Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 159MB)

Reading constraint file: C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\designer\VKPFSOC_TOP\synthesis.fdc
@L: C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\synthesis\VKPFSOC_TOP_scck.rpt 
See clock summary report "C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\synthesis\VKPFSOC_TOP_scck.rpt"
@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 231MB peak: 231MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 231MB peak: 232MB)


Start loading timing files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 248MB peak: 248MB)


Finished loading timing files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 249MB peak: 250MB)

NConnInternalConnection caching is on
@W: FX1183 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corereset_pf_c5\corereset_pf_c5_0\core\corereset_pf.v":58:0:58:5|User-specified initial value set for instance CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_50MHz.CORERESET_PF_C5_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: FX1183 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corereset\corereset_0\core\corereset_pf.v":58:0:58:5|User-specified initial value set for instance CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: BN114 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v":15:8:15:15|Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.
@W: BN114 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\pf_xcvr_ref_clk_c0\pf_xcvr_ref_clk_c0_0\pf_xcvr_ref_clk_c0_pf_xcvr_ref_clk_c0_0_pf_xcvr_ref_clk.v":26:8:26:15|Removing instance vcc_inst (in view: work.PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK(verilog)) because it does not drive other instances.
@W: BN114 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\pf_xcvr_ref_clk_c0\pf_xcvr_ref_clk_c0_0\pf_xcvr_ref_clk_c0_pf_xcvr_ref_clk_c0_0_pf_xcvr_ref_clk.v":27:8:27:15|Removing instance gnd_inst (in view: work.PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK(verilog)) because it does not drive other instances.
@W: FX1183 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corereset_pf_c1\corereset_pf_c1_0\core\corereset_pf.v":58:0:58:5|User-specified initial value set for instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERESET_PF_C1_0.CORERESET_PF_C1_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: FX1183 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corereset_pf_c2\corereset_pf_c2_0\core\corereset_pf.v":58:0:58:5|User-specified initial value set for instance Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: BN114 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\pf_iod_generic_rx_c0\pf_iod_clk_training\pf_iod_generic_rx_c0_pf_iod_clk_training_pf_iod.v":32:8:32:15|Removing instance vcc_inst (in view: work.PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD(verilog)) because it does not drive other instances.
@W: BN114 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\pf_iod_generic_rx_c0\pf_iod_rx\pf_iod_generic_rx_c0_pf_iod_rx_pf_iod.v":262:8:262:15|Removing instance vcc_inst (in view: work.PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD(verilog)) because it does not drive other instances.

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 311MB peak: 311MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 311MB peak: 311MB)


Start optimization across hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 311MB peak: 311MB)

@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\sgcore\pf_system_services\3.0.101\rtl\vlog\core\coresysservices_pf_ctrl.v":1240:3:1240:8|Sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.FF_TIMED_ENTRY_SYNC_r is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\sgcore\pf_system_services\3.0.101\rtl\vlog\core\coresysservices_pf_ctrl.v":1301:3:1301:8|Sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.NONFF_TIMED_ENTRY_SYNC_r is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\sgcore\pf_system_services\3.0.101\rtl\vlog\core\coresysservices_pf_ctrl.v":1266:3:1266:8|Sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.SET_FF_TIMED_ENTRY_FLAG is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\sgcore\pf_system_services\3.0.101\rtl\vlog\core\coresysservices_pf_ctrl.v":1327:3:1327:8|Sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.SET_NONFF_TIMED_ENTRY_FLAG is reduced to a combinational gate by constant propagation.
@W: BN132 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\sgcore\pf_system_services\3.0.101\rtl\vlog\core\coresysservices_pf_ctrl.v":1346:3:1346:8|Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.NONFF_TIMED_ENTRY_FLAG because it is equivalent to instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.FF_TIMED_ENTRY_FLAG. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\sgcore\pf_system_services\3.0.101\rtl\vlog\core\coresysservices_pf_ctrl.v":929:3:929:8|Removing sequential instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.fftimed_req_r because it is equivalent to instance PF_SYSTEM_SERVICES_C0_0.PF_SYSTEM_SERVICES_C0_0.u_CoreSysServices_PF_Ctrl.ffnontimed_req_r. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\sgcore\pf_system_services\3.0.101\rtl\vlog\core\coresysservices_pf_ctrl.v":1171:3:1171:8|Removing sequential instance ff_exit_status[15:0] (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\sgcore\pf_system_services\3.0.101\rtl\vlog\core\coresysservices_pf_ctrl.v":1183:3:1183:8|Removing sequential instance ff_init_req (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\sgcore\pf_system_services\3.0.101\rtl\vlog\core\coresysservices_pf_ctrl.v":1121:3:1121:8|Removing sequential instance ss_status[15:0] (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\sgcore\pf_system_services\3.0.101\rtl\vlog\core\coresysservices_pf_ctrl.v":1111:3:1111:8|Removing sequential instance ss_req (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\sgcore\pf_system_services\3.0.101\rtl\vlog\core\coresysservices_pf_ctrl.v":1130:3:1130:8|Removing sequential instance mbx_write (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\sgcore\pf_system_services\3.0.101\rtl\vlog\core\coresysservices_pf_ctrl.v":1139:3:1139:8|Removing sequential instance mbx_read (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\sgcore\pf_system_services\3.0.101\rtl\vlog\core\coresysservices_pf_ctrl.v":1148:3:1148:8|Removing sequential instance mbx_ecc[1:0] (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\sgcore\pf_system_services\3.0.101\rtl\vlog\core\coresysservices_pf_ctrl.v":1158:3:1158:8|Removing sequential instance sysserv_init_req (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\sgcore\pf_system_services\3.0.101\rtl\vlog\core\coresysservices_pf_apbs.v":644:3:644:8|Removing sequential instance ac_mbx_rddone (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_APBS_Z4_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\sgcore\pf_system_services\3.0.101\rtl\vlog\core\coresysservices_pf_apbs.v":662:3:662:8|Removing sequential instance rd_cnt[8:0] (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_APBS_Z4_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1099:3:1099:8|Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.internal_rst_en_1 is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1352:3:1352:8|Removing sequential instance rx_BIT_ALGN_ERR (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1392:0:1392:5|Removing sequential instance RX_BIT_ALIGN_LEFT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1392:0:1392:5|Removing sequential instance RX_BIT_ALIGN_RGHT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1344:3:1344:8|Removing sequential instance RX_BIT_ALIGN_TAPDLY[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":269:3:269:8|Removing sequential instance bit_align_start (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1099:3:1099:8|Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.internal_rst_en_1 is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1352:3:1352:8|Removing sequential instance rx_BIT_ALGN_ERR (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1392:0:1392:5|Removing sequential instance RX_BIT_ALIGN_LEFT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1392:0:1392:5|Removing sequential instance RX_BIT_ALIGN_RGHT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1344:3:1344:8|Removing sequential instance RX_BIT_ALIGN_TAPDLY[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":269:3:269:8|Removing sequential instance bit_align_start (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1099:3:1099:8|Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.internal_rst_en_1 is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1352:3:1352:8|Removing sequential instance rx_BIT_ALGN_ERR (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1392:0:1392:5|Removing sequential instance RX_BIT_ALIGN_LEFT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1392:0:1392:5|Removing sequential instance RX_BIT_ALIGN_RGHT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1344:3:1344:8|Removing sequential instance RX_BIT_ALIGN_TAPDLY[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":269:3:269:8|Removing sequential instance bit_align_start (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1099:3:1099:8|Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.internal_rst_en_1 is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1352:3:1352:8|Removing sequential instance rx_BIT_ALGN_ERR (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1392:0:1392:5|Removing sequential instance RX_BIT_ALIGN_LEFT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1392:0:1392:5|Removing sequential instance RX_BIT_ALIGN_RGHT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":1344:3:1344:8|Removing sequential instance RX_BIT_ALIGN_TAPDLY[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v":269:3:269:8|Removing sequential instance bit_align_start (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MO111 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v":82:11:82:31|Tristate driver PLL_VCOPHSEL_SCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net PLL_VCOPHSEL_SCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v":85:11:85:31|Tristate driver PLL_VCOPHSEL_MCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net PLL_VCOPHSEL_MCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v":83:11:83:31|Tristate driver PLL_VCOPHSEL_BCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net PLL_VCOPHSEL_BCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v":84:11:84:33|Tristate driver PLL_VCOPHSEL_BCLK90_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net PLL_VCOPHSEL_BCLK90_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v":87:11:87:24|Tristate driver PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v":88:11:88:27|Tristate driver PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v":86:11:86:21|Tristate driver PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v":99:17:99:38|Tristate driver BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v":99:17:99:38|Tristate driver BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v":99:17:99:38|Tristate driver BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z21_layer0(verilog)) has its enable tied to GND.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v":660:3:660:8|Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C0_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.internal_rst_en_2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v":652:3:652:8|Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C0_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.internal_rst_en_1 is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v":829:2:829:7|Removing sequential instance RX_CLK_ALIGN_START (in view: work.ICB_BCLKSCLKALIGN_Z22_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v":821:2:821:7|Removing sequential instance RX_CLK_ALIGN_ERR (in view: work.ICB_BCLKSCLKALIGN_Z22_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v":815:3:815:8|Removing sequential instance RX_CLK_ALIGN_TAPDLY[7:0] (in view: work.ICB_BCLKSCLKALIGN_Z22_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v":1112:3:1112:8|Removing sequential instance clk_align_start (in view: work.ICB_BCLKSCLKALIGN_Z22_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: BN132 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\frame_controls_gen.v":109:0:109:5|Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[5] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\frame_controls_gen.v":109:0:109:5|Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[4] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\frame_controls_gen.v":109:0:109:5|Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[3] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\frame_controls_gen.v":127:0:127:5|Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[2] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\frame_controls_gen.v":127:0:127:5|Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[8] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\frame_controls_gen.v":127:0:127:5|Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[7] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\frame_controls_gen.v":127:0:127:5|Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[6] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\frame_controls_gen.v":127:0:127:5|Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[5] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN117 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\rgbtoycbcr_c0\rgbtoycbcr_c0.vhd":127:0:127:14|Instance RGBtoYCbCr_C0_0 of partition view:work.RGBtoYCbCr_8_8_2_0_1(rtl) has no references to its outputs; instance not removed. 
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\apb_wrapper.vhd":336:4:336:5|Sequential instance Video_Pipeline_0.apb3_if_0.osd_en_o is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\apb_wrapper.vhd":336:4:336:5|Removing sequential instance mode_o (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\apb_wrapper.vhd":336:4:336:5|Removing sequential instance alpha_o[7:0] (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\apb_wrapper.vhd":336:4:336:5|Removing sequential instance step_o[7:0] (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\apb_wrapper.vhd":336:4:336:5|Removing sequential instance frame_tcount_o[3:0] (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\apb_wrapper.vhd":336:4:336:5|Removing sequential instance disp_digits_o[11:0] (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\apb_wrapper.vhd":336:4:336:5|Removing sequential instance text_color_o[23:0] (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\apb_wrapper.vhd":336:4:336:5|Removing sequential instance text_coordinates_o[31:0] (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@W: BN117 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\h264_iframe_encoder_c0\h264_iframe_encoder_c0.v":91:0:91:23|Instance H264_Iframe_Encoder_C0_0 of partition view:work.H264_Iframe_Encoder_8s_1s_1s_22s(verilog) has no references to its outputs; instance not removed. 
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\video_fifo.vhd":420:4:420:5|Removing sequential instance wafull (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\video_fifo.vhd":404:4:404:5|Removing sequential instance wdata_count[11:0] (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\video_fifo.vhd":314:4:314:5|Removing sequential instance raempty (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\hdl\video_fifo.vhd":332:4:332:5|Removing sequential instance fifo_hempty (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":144:12:144:13|Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req1_dly is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":144:12:144:13|Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req2_dly is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":144:12:144:13|Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req3_dly is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":144:12:144:13|Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req4_dly is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":144:12:144:13|Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req5_dly is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":144:12:144:13|Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req6_dly is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":144:12:144:13|Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req7_dly is reduced to a combinational gate by constant propagation.
@N: BN115 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\read_top.v":283:11:283:22|Removing instance read_demux_1 (in view: work.read_top_32s(verilog)) because it does not drive other instances.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":144:12:144:13|Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req0_dly is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":144:12:144:13|Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req1_dly is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":144:12:144:13|Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req2_dly is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":144:12:144:13|Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req3_dly is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":144:12:144:13|Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req4_dly is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":144:12:144:13|Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req5_dly is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":144:12:144:13|Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req6_dly is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":144:12:144:13|Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req7_dly is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":171:12:171:13|Removing sequential instance s_write_ctr[2:0] (in view: work.request_scheduler_0(request_scheduler)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\read_top.v":320:4:320:13|Removing instance read_mux_0 (in view: work.read_top_32s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd":253:12:253:13|Removing sequential instance mux_sel_o[2:0] (in view: work.request_scheduler_0(request_scheduler)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_fwft.v":250:3:250:8|Removing sequential instance reg_valid_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z9_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_fwft.v":250:3:250:8|Removing sequential instance empty_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z9_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v":324:3:324:8|Removing sequential instance genblk5\.almostemptyi (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z8_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v":219:3:219:8|Removing sequential instance rdcnt[9:0] (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z8_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v":365:4:365:9|Removing sequential instance dvld_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z8_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v":453:9:453:14|Removing sequential instance genblk7\.afull_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z8_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_fwft.v":250:3:250:8|Removing sequential instance reg_valid_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z12_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_fwft.v":250:3:250:8|Removing sequential instance empty_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z12_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v":324:3:324:8|Removing sequential instance genblk5\.almostemptyi (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z11_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v":219:3:219:8|Removing sequential instance rdcnt[3:0] (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z11_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished optimization across hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 315MB peak: 315MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 315MB peak: 316MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 315MB peak: 316MB)

@N: FP130 |Promoting Net Video_Pipeline_0.h264_top_0.H264_Iframe_Encoder_C0_0.H264_Iframe_Encoder_C0_0.H264_SELFDESTRUCT_0.RSTn_OUT_arst on CLKINT  I_1 
@N: FP130 |Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.AND2_0_Y_arst on CLKINT  I_1 
@N: FP130 |Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C1_0.CORERESET_PF_C1_0.dff_arst on CLKINT  I_2 
@N: FP130 |Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_arst on CLKINT  I_2 
@N: FP130 |Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.HS_IO_CLK_FIFO_Y on CLKINT  I_1 
@N: FP130 |Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.PF_LANECTRL_0.RX_DQS_90[0] on CLKINT  I_1 
@N: FP130 |Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.HS_IO_CLK_CASCADED_Y on CLKINT  I_2 
@N: FX1185 |Applying syn_allowed_resources blockrams=32,dsps=24 on compile point Intra420_luma_8s_1s 
@N: FX1185 |Applying syn_allowed_resources blockrams=16,dsps=15 on compile point Intra420_chroma_8s 
@N: FX1185 |Applying syn_allowed_resources blockrams=21,dsps=27 on compile point H264_Intra420_8s_1s 
@N: FX1185 |Applying syn_allowed_resources blockrams=5 on compile point CAVLC_H264_CAVLC_Y_0 
@N: FX1185 |Applying syn_allowed_resources blockrams=5 on compile point CAVLC_H264_CAVLC_C 
@N: FX1185 |Applying syn_allowed_resources blockrams=28 on compile point H264_Iframe_Encoder_8s_1s_1s_22s 
@N: FX1185 |Applying syn_allowed_resources blockrams=21 on compile point h264_top 
@N: FX1185 |Applying syn_allowed_resources blockrams=4 on compile point mipi_csi2_rx_embsync_detect_Z17_layer0 
@N: FX1185 |Applying syn_allowed_resources blockrams=10 on compile point mipi_csi2_rxdecoder_Z18_layer0 
@N: FX1185 |Applying syn_allowed_resources blockrams=15,dsps=55 on compile point video_processing 
@N: FX1184 |Applying syn_allowed_resources blockrams=812,dsps=663 on top level netlist VKPFSOC_TOP 

Finished netlist restructuring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 331MB peak: 331MB)



Clock Summary
******************

          Start                                                                                              Requested     Requested     Clock                              Clock                Clock
Level     Clock                                                                                              Frequency     Period        Type                               Group                Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       CAM1_RX_CLK_P                                                                                      250.0 MHz     4.000         declared                           default_clkgroup     13   
1 .         Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     62.5 MHz      16.000        generated (from CAM1_RX_CLK_P)     default_clkgroup     5116 
2 ..          Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0                       170.0 MHz     5.882         generated (from CAM1_RX_CLK_P)     default_clkgroup     21397
                                                                                                                                                                                                      
0 -       REF_CLK_PAD_P                                                                                      148.5 MHz     6.734         declared                           default_clkgroup     1    
1 .         CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                                 50.0 MHz      20.000        generated (from REF_CLK_PAD_P)     default_clkgroup     874  
1 .         CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                 125.0 MHz     8.000         generated (from REF_CLK_PAD_P)     default_clkgroup     851  
                                                                                                                                                                                                      
0 -       osc_rc2mhz                                                                                         2.0 MHz       500.000       declared                           default_clkgroup     1    
                                                                                                                                                                                                      
0 -       System                                                                                             100.0 MHz     10.000        system                             system_clkgroup      0    
======================================================================================================================================================================================================



Clock Load Summary
***********************

                                                                                                 Clock     Source                                                                                                            Clock Pin                                                                                                       Non-clock Pin     Non-clock Pin                                                                                   
Clock                                                                                            Load      Pin                                                                                                               Seq Example                                                                                                     Seq Example       Comb Example                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CAM1_RX_CLK_P                                                                                    13        CAM1_RX_CLK_P(port)                                                                                               Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.PF_LANECTRL_0.I_LANECTRL.HS_IO_CLK[1]          -                 Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.HS_IO_CLK_CASCADED.A(HS_IO_CLK)
Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     5116      Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.PF_CLK_DIV_FIFO.I_CDD.Y_DIV(ICB_CLKDIVDELAY)     Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.PF_LANECTRL_0.I_LANECTRL.FAB_CLK               -                 Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.CLKINT_0.I(BUFG)               
Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0                         21397     Video_Pipeline_0.IMX334_IF_TOP_0.PF_CCC_C2_0.PF_CCC_C2_0.pll_inst_0.OUT0(PLL)                                     Video_Pipeline_0.RGBtoYCbCr_C0_0.RGBtoYCbCr_C0_0.YCbCr_Native_FORMAT\.YCbCr_444to422_Native_INST.s_dvalid.C     -                 Video_Pipeline_0.IMX334_IF_TOP_0.PF_CCC_C2_0.PF_CCC_C2_0.clkint_0.I(BUFG)                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                               
REF_CLK_PAD_P                                                                                    1         REF_CLK_PAD_P(port)                                                                                               CLOCKS_AND_RESETS_inst_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.REF_CLK_0                                           -                 CLOCKS_AND_RESETS_inst_0.PF_XCVR_REF_CLK_C0_0.PF_XCVR_REF_CLK_C0_0.I_IO.PAD_P(XCVR_REF_CLK)     
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                                 874       CLOCKS_AND_RESETS_inst_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT1(PLL)                                             Video_Pipeline_0.apb3_if_0.s_frame_valid_dly1.C                                                                 -                 CLOCKS_AND_RESETS_inst_0.PF_CCC_C0_0.PF_CCC_C0_0.clkint_4.I(BUFG)                               
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                 851       CLOCKS_AND_RESETS_inst_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)                                             Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.s_ren.C                                              -                 CLOCKS_AND_RESETS_inst_0.PF_CCC_C0_0.PF_CCC_C0_0.clkint_0.I(BUFG)                               
                                                                                                                                                                                                                                                                                                                                                                                                                                                               
osc_rc2mhz                                                                                       1         CLOCKS_AND_RESETS_inst_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_2.CLK(OSC_RC2MHZ)                                          CLOCKS_AND_RESETS_inst_0.PF_CLK_DIV_C0_0.PF_CLK_DIV_C0_0.I_CD.A                                                 -                 -                                                                                               
                                                                                                                                                                                                                                                                                                                                                                                                                                                               
System                                                                                           0         -                                                                                                                 -                                                                                                               -                 -                                                                                               
===============================================================================================================================================================================================================================================================================================================================================================================================================================================================

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
@W: BN169 |Cyclic dependency detected among libraries: 
  work
  CORESYSSERVICES_PF_LIB
  work
@W: BN170 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\vkpfsoc_top\vkpfsoc_top.v":9:7:9:17|Cyclic dependencies among libraries found.
@W: BN169 |Cyclic dependency detected among libraries: 
  work
  CORESYSSERVICES_PF_LIB
  work
@W: BN170 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\vkpfsoc_top\vkpfsoc_top.v":9:7:9:17|Cyclic dependencies among libraries found.
@W: BN169 |Cyclic dependency detected among libraries: 
  work
  CORESYSSERVICES_PF_LIB
  work
@W: BN170 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\vkpfsoc_top\vkpfsoc_top.v":9:7:9:17|Cyclic dependencies among libraries found.
@W: BN169 |Cyclic dependency detected among libraries: 
  work
  CORESYSSERVICES_PF_LIB
  work
@W: BN170 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\work\vkpfsoc_top\vkpfsoc_top.v":9:7:9:17|Cyclic dependencies among libraries found.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\synthesis\VKPFSOC_TOP.sap.

Starting constraint checker (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 297MB peak: 331MB)

Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z2_layer0(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
Encoding state machine ssi_curr_state[4:0] (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_SSIIF(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   011 -> 00100
   100 -> 01000
   101 -> 10000
Encoding state machine mbx_curr_state[11:0] (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_MBXIF(verilog))
original code -> new code
   0000 -> 000000000001
   0001 -> 000000000010
   0010 -> 000000000100
   0011 -> 000000001000
   0100 -> 000000010000
   0101 -> 000000100000
   0110 -> 000001000000
   0111 -> 000010000000
   1000 -> 000100000000
   1001 -> 001000000000
   1010 -> 010000000000
   1011 -> 100000000000
Encoding state machine arb_curr_state[4:0] (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_ReqArbiter(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine main_curr_state[4:0] (in view: CORESYSSERVICES_PF_LIB.CoreSysServices_PF_Ctrl_Z5_layer0(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine local_wbus_state[3:0] (in view: work.ddr_rw_arbiter_Z13_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\ddr_rw_arbiter.v":356:1:356:6|There are no possible illegal states for state machine local_wbus_state[3:0] (in view: work.ddr_rw_arbiter_Z13_layer0(verilog)); safe FSM implementation is not required.
Encoding state machine video_bus_state[4:0] (in view: work.ddr_rw_arbiter_Z13_layer0(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   101 -> 01000
   110 -> 10000
Encoding state machine s_state[0:5] (in view: work.request_scheduler_0(request_scheduler))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine s_state[0:5] (in view: work.request_scheduler_1(request_scheduler))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine s_state[2:0] (in view: work.ddr_write_controller_enc(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine clk_state[10:0] (in view: work.sps_header_Z14_layer0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
Encoding state machine clk_state[6:0] (in view: work.pps_header(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
   101 -> 101
   110 -> 110
Encoding state machine clk_state[6:0] (in view: work.I_header(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
   101 -> 101
   110 -> 110
Encoding state machine clk_state[4:0] (in view: work.intra_mb_header_1s_0s_1s_2s_3s_4294967292s(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state[2:0] (in view: work.read_generation_16s_1s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.col_to_row_12s_0_1_2_3_Intra420_luma_8s_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine state[3:0] (in view: work.int_trans_4x4_8s_0_1_2_3_Intra420_luma_8s_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine state[16:0] (in view: work.mb16_to_4_Z15_layer0(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   00111 -> 00000000010000000
   01000 -> 00000000100000000
   01001 -> 00000001000000000
   01010 -> 00000010000000000
   01011 -> 00000100000000000
   01100 -> 00001000000000000
   01101 -> 00010000000000000
   01110 -> 00100000000000000
   01111 -> 01000000000000000
   10000 -> 10000000000000000
Encoding state machine state[3:0] (in view: work.col_to_row_15s_0_1_2_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine state[2:0] (in view: work.mb8x16_to_8x8_Z16_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[4:0] (in view: work.mb8_to_4_8s_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state[3:0] (in view: work.col_to_row_12s_0_1_2_3_Intra420_chroma_8s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine state[3:0] (in view: work.int_trans_4x4_8s_0_1_2_3_Intra420_chroma_8s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine state[3:0] (in view: work.row_to_col_28s_0_1_2_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine state[3:0] (in view: work.row_to_col_28s_0_1_2_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine pattern_state[3:0] (in view: work.bit_packer16(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine state_enb[3:0] (in view: work.mipi_csi2_rx_embsync_detect_Z17_layer0(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   100 -> 11
Encoding state machine genblk4\.state_3[2:0] (in view: work.mipi_csi2_rx_embsync_detect_Z17_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine genblk3\.state_2[2:0] (in view: work.mipi_csi2_rx_embsync_detect_Z17_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine genblk2\.state_1[2:0] (in view: work.mipi_csi2_rx_embsync_detect_Z17_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine genblk1\.state_0[2:0] (in view: work.mipi_csi2_rx_embsync_detect_Z17_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine genblk7\.pix_distribute_4lane[3:0] (in view: work.mipi_csi2_rx_byte2pixel_conversion_Z19_layer0(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
Encoding state machine genblk2\.state_FS[5:0] (in view: work.mipi_csi2_rxdecoder_Z18_layer0(verilog))
original code -> new code
   000000 -> 000001
   000001 -> 000010
   000010 -> 000100
   000011 -> 001000
   000100 -> 010000
   000101 -> 100000
Encoding state machine bitalign_curr_state[29:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_0(verilog))
original code -> new code
   00000 -> 000000000000000000000000000001
   00001 -> 000000000000000000000000000010
   00010 -> 000000000000000000000000000100
   00011 -> 000000000000000000000000001000
   00100 -> 000000000000000000000000010000
   00101 -> 000000000000000000000000100000
   00110 -> 000000000000000000000001000000
   00111 -> 000000000000000000000010000000
   01000 -> 000000000000000000000100000000
   01001 -> 000000000000000000001000000000
   01010 -> 000000000000000000010000000000
   01011 -> 000000000000000000100000000000
   01100 -> 000000000000000001000000000000
   01101 -> 000000000000000010000000000000
   01110 -> 000000000000000100000000000000
   01111 -> 000000000000001000000000000000
   10000 -> 000000000000010000000000000000
   10001 -> 000000000000100000000000000000
   10010 -> 000000000001000000000000000000
   10011 -> 000000000010000000000000000000
   10100 -> 000000000100000000000000000000
   10101 -> 000000001000000000000000000000
   10110 -> 000000010000000000000000000000
   10111 -> 000000100000000000000000000000
   11000 -> 000001000000000000000000000000
   11001 -> 000010000000000000000000000000
   11010 -> 000100000000000000000000000000
   11011 -> 001000000000000000000000000000
   11100 -> 010000000000000000000000000000
   11110 -> 100000000000000000000000000000
Encoding state machine bitalign_curr_state[29:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_1(verilog))
original code -> new code
   00000 -> 000000000000000000000000000001
   00001 -> 000000000000000000000000000010
   00010 -> 000000000000000000000000000100
   00011 -> 000000000000000000000000001000
   00100 -> 000000000000000000000000010000
   00101 -> 000000000000000000000000100000
   00110 -> 000000000000000000000001000000
   00111 -> 000000000000000000000010000000
   01000 -> 000000000000000000000100000000
   01001 -> 000000000000000000001000000000
   01010 -> 000000000000000000010000000000
   01011 -> 000000000000000000100000000000
   01100 -> 000000000000000001000000000000
   01101 -> 000000000000000010000000000000
   01110 -> 000000000000000100000000000000
   01111 -> 000000000000001000000000000000
   10000 -> 000000000000010000000000000000
   10001 -> 000000000000100000000000000000
   10010 -> 000000000001000000000000000000
   10011 -> 000000000010000000000000000000
   10100 -> 000000000100000000000000000000
   10101 -> 000000001000000000000000000000
   10110 -> 000000010000000000000000000000
   10111 -> 000000100000000000000000000000
   11000 -> 000001000000000000000000000000
   11001 -> 000010000000000000000000000000
   11010 -> 000100000000000000000000000000
   11011 -> 001000000000000000000000000000
   11100 -> 010000000000000000000000000000
   11110 -> 100000000000000000000000000000
Encoding state machine bitalign_curr_state[29:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_2(verilog))
original code -> new code
   00000 -> 000000000000000000000000000001
   00001 -> 000000000000000000000000000010
   00010 -> 000000000000000000000000000100
   00011 -> 000000000000000000000000001000
   00100 -> 000000000000000000000000010000
   00101 -> 000000000000000000000000100000
   00110 -> 000000000000000000000001000000
   00111 -> 000000000000000000000010000000
   01000 -> 000000000000000000000100000000
   01001 -> 000000000000000000001000000000
   01010 -> 000000000000000000010000000000
   01011 -> 000000000000000000100000000000
   01100 -> 000000000000000001000000000000
   01101 -> 000000000000000010000000000000
   01110 -> 000000000000000100000000000000
   01111 -> 000000000000001000000000000000
   10000 -> 000000000000010000000000000000
   10001 -> 000000000000100000000000000000
   10010 -> 000000000001000000000000000000
   10011 -> 000000000010000000000000000000
   10100 -> 000000000100000000000000000000
   10101 -> 000000001000000000000000000000
   10110 -> 000000010000000000000000000000
   10111 -> 000000100000000000000000000000
   11000 -> 000001000000000000000000000000
   11001 -> 000010000000000000000000000000
   11010 -> 000100000000000000000000000000
   11011 -> 001000000000000000000000000000
   11100 -> 010000000000000000000000000000
   11110 -> 100000000000000000000000000000
Encoding state machine bitalign_curr_state[29:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z20_layer0_3(verilog))
original code -> new code
   00000 -> 000000000000000000000000000001
   00001 -> 000000000000000000000000000010
   00010 -> 000000000000000000000000000100
   00011 -> 000000000000000000000000001000
   00100 -> 000000000000000000000000010000
   00101 -> 000000000000000000000000100000
   00110 -> 000000000000000000000001000000
   00111 -> 000000000000000000000010000000
   01000 -> 000000000000000000000100000000
   01001 -> 000000000000000000001000000000
   01010 -> 000000000000000000010000000000
   01011 -> 000000000000000000100000000000
   01100 -> 000000000000000001000000000000
   01101 -> 000000000000000010000000000000
   01110 -> 000000000000000100000000000000
   01111 -> 000000000000001000000000000000
   10000 -> 000000000000010000000000000000
   10001 -> 000000000000100000000000000000
   10010 -> 000000000001000000000000000000
   10011 -> 000000000010000000000000000000
   10100 -> 000000000100000000000000000000
   10101 -> 000000001000000000000000000000
   10110 -> 000000010000000000000000000000
   10111 -> 000000100000000000000000000000
   11000 -> 000001000000000000000000000000
   11001 -> 000010000000000000000000000000
   11010 -> 000100000000000000000000000000
   11011 -> 001000000000000000000000000000
   11100 -> 010000000000000000000000000000
   11110 -> 100000000000000000000000000000
Encoding state machine clkalign_curr_state[63:0] (in view: work.ICB_BCLKSCLKALIGN_Z22_layer0(verilog))
original code -> new code
   000000 -> 000000
   000001 -> 000001
   000010 -> 000011
   000011 -> 000010
   000100 -> 000110
   000101 -> 000111
   000110 -> 000101
   000111 -> 000100
   001000 -> 001100
   001001 -> 001101
   001010 -> 001111
   001011 -> 001110
   001100 -> 001010
   001101 -> 001011
   001110 -> 001001
   001111 -> 001000
   010000 -> 011000
   010001 -> 011001
   010010 -> 011011
   010011 -> 011010
   010100 -> 011110
   010101 -> 011111
   010110 -> 011101
   010111 -> 011100
   011000 -> 010100
   011001 -> 010101
   011010 -> 010111
   011011 -> 010110
   011100 -> 010010
   011101 -> 010011
   011110 -> 010001
   011111 -> 010000
   100000 -> 110000
   100001 -> 110001
   100010 -> 110011
   100011 -> 110010
   100100 -> 110110
   100101 -> 110111
   100110 -> 110101
   100111 -> 110100
   101000 -> 111100
   101001 -> 111101
   101010 -> 111111
   101011 -> 111110
   101100 -> 111010
   101101 -> 111011
   101110 -> 111001
   101111 -> 111000
   110000 -> 101000
   110001 -> 101001
   110010 -> 101011
   110011 -> 101010
   110100 -> 101110
   110101 -> 101111
   110110 -> 101101
   110111 -> 101100
   111000 -> 100100
   111001 -> 100101
   111010 -> 100111
   111011 -> 100110
   111100 -> 100010
   111101 -> 100011
   111110 -> 100001
   111111 -> 100000
@N: MO225 :"c:\users\katia\documents\work\spi_ann466_insp\mpfs-videokit\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v":214:3:214:8|There are no possible illegal states for state machine clkalign_curr_state[63:0] (in view: work.ICB_BCLKSCLKALIGN_Z22_layer0(verilog)); safe FSM implementation is not required.
Encoding state machine s_ram_sel[0:2] (in view: work.PIXEL_ROUTER_8_11(pixel_router))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine s_state[0:4] (in view: work.READ_LSRAM_8_16(read_lsram))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 346MB peak: 346MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\katia\Documents\Work\SPI_ANN466_INSP\mpfs-videokit\synthesis\VKPFSOC_TOP_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 350MB peak: 377MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:22s; Memory used current: 227MB peak: 377MB)

Process took 0h:00m:23s realtime, 0h:00m:22s cputime
# Fri Jun 28 20:03:24 2024

###########################################################]
