/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [10:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_0z & celloutsig_0_1z[5]);
  assign celloutsig_1_18z = ~(celloutsig_1_7z & celloutsig_1_7z);
  assign celloutsig_1_0z = ~(in_data[153] | in_data[144]);
  assign celloutsig_1_1z = celloutsig_1_0z | ~(in_data[147]);
  assign celloutsig_1_2z = celloutsig_1_1z | ~(in_data[108]);
  assign celloutsig_0_7z = in_data[44] | _00_;
  assign celloutsig_0_0z = ~(in_data[24] ^ in_data[71]);
  assign celloutsig_0_13z = ~(_01_ ^ celloutsig_0_7z);
  assign celloutsig_1_4z = ~(celloutsig_1_3z ^ celloutsig_1_2z);
  reg [10:0] _12_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _12_ <= 11'h000;
    else _12_ <= { celloutsig_0_1z[11:4], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign { _02_[10:7], _00_, _02_[5:3], _01_, _02_[1:0] } = _12_;
  assign celloutsig_1_3z = in_data[147:143] == { in_data[158:156], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_6z[6:5], celloutsig_1_4z } == { celloutsig_1_6z[1:0], celloutsig_1_2z };
  assign celloutsig_1_16z = { in_data[184:151], celloutsig_1_4z } <= { in_data[147:115], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_2z = ! celloutsig_0_1z[11:2];
  assign celloutsig_1_5z = celloutsig_1_1z & ~(celloutsig_1_4z);
  assign celloutsig_1_6z = { in_data[131:126], celloutsig_1_3z } % { 1'h1, in_data[167:165], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_11z = celloutsig_0_1z[7:4] != { _02_[9:7], celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_1z[4:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_11z } != { in_data[18:12], celloutsig_0_7z };
  assign celloutsig_1_8z = { in_data[120:107], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z } != { in_data[165:154], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_19z = | { celloutsig_1_6z[5:2], celloutsig_1_16z };
  assign celloutsig_0_1z = { in_data[75:67], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> { in_data[62:52], celloutsig_0_0z };
  assign { _02_[6], _02_[2] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
