$comment
	File created using the following command:
		vcd file Computador.msim.vcd -direction
$end
$date
	Wed Dec 02 23:10:38 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Computador_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 1 " Int $end
$var reg 1 # ResetSystem $end
$var wire 1 $ Acum [15] $end
$var wire 1 % Acum [14] $end
$var wire 1 & Acum [13] $end
$var wire 1 ' Acum [12] $end
$var wire 1 ( Acum [11] $end
$var wire 1 ) Acum [10] $end
$var wire 1 * Acum [9] $end
$var wire 1 + Acum [8] $end
$var wire 1 , Acum [7] $end
$var wire 1 - Acum [6] $end
$var wire 1 . Acum [5] $end
$var wire 1 / Acum [4] $end
$var wire 1 0 Acum [3] $end
$var wire 1 1 Acum [2] $end
$var wire 1 2 Acum [1] $end
$var wire 1 3 Acum [0] $end
$var wire 1 4 Count [15] $end
$var wire 1 5 Count [14] $end
$var wire 1 6 Count [13] $end
$var wire 1 7 Count [12] $end
$var wire 1 8 Count [11] $end
$var wire 1 9 Count [10] $end
$var wire 1 : Count [9] $end
$var wire 1 ; Count [8] $end
$var wire 1 < Count [7] $end
$var wire 1 = Count [6] $end
$var wire 1 > Count [5] $end
$var wire 1 ? Count [4] $end
$var wire 1 @ Count [3] $end
$var wire 1 A Count [2] $end
$var wire 1 B Count [1] $end
$var wire 1 C Count [0] $end
$var wire 1 D Estados [49] $end
$var wire 1 E Estados [48] $end
$var wire 1 F Estados [47] $end
$var wire 1 G Estados [46] $end
$var wire 1 H Estados [45] $end
$var wire 1 I Estados [44] $end
$var wire 1 J Estados [43] $end
$var wire 1 K Estados [42] $end
$var wire 1 L Estados [41] $end
$var wire 1 M Estados [40] $end
$var wire 1 N Estados [39] $end
$var wire 1 O Estados [38] $end
$var wire 1 P Estados [37] $end
$var wire 1 Q Estados [36] $end
$var wire 1 R Estados [35] $end
$var wire 1 S Estados [34] $end
$var wire 1 T Estados [33] $end
$var wire 1 U Estados [32] $end
$var wire 1 V Estados [31] $end
$var wire 1 W Estados [30] $end
$var wire 1 X Estados [29] $end
$var wire 1 Y Estados [28] $end
$var wire 1 Z Estados [27] $end
$var wire 1 [ Estados [26] $end
$var wire 1 \ Estados [25] $end
$var wire 1 ] Estados [24] $end
$var wire 1 ^ Estados [23] $end
$var wire 1 _ Estados [22] $end
$var wire 1 ` Estados [21] $end
$var wire 1 a Estados [20] $end
$var wire 1 b Estados [19] $end
$var wire 1 c Estados [18] $end
$var wire 1 d Estados [17] $end
$var wire 1 e Estados [16] $end
$var wire 1 f Estados [15] $end
$var wire 1 g Estados [14] $end
$var wire 1 h Estados [13] $end
$var wire 1 i Estados [12] $end
$var wire 1 j Estados [11] $end
$var wire 1 k Estados [10] $end
$var wire 1 l Estados [9] $end
$var wire 1 m Estados [8] $end
$var wire 1 n Estados [7] $end
$var wire 1 o Estados [6] $end
$var wire 1 p Estados [5] $end
$var wire 1 q Estados [4] $end
$var wire 1 r Estados [3] $end
$var wire 1 s Estados [2] $end
$var wire 1 t Estados [1] $end
$var wire 1 u Estados [0] $end
$var wire 1 v MemoryOUT [22] $end
$var wire 1 w MemoryOUT [21] $end
$var wire 1 x MemoryOUT [20] $end
$var wire 1 y MemoryOUT [19] $end
$var wire 1 z MemoryOUT [18] $end
$var wire 1 { MemoryOUT [17] $end
$var wire 1 | MemoryOUT [16] $end
$var wire 1 } MemoryOUT [15] $end
$var wire 1 ~ MemoryOUT [14] $end
$var wire 1 !! MemoryOUT [13] $end
$var wire 1 "! MemoryOUT [12] $end
$var wire 1 #! MemoryOUT [11] $end
$var wire 1 $! MemoryOUT [10] $end
$var wire 1 %! MemoryOUT [9] $end
$var wire 1 &! MemoryOUT [8] $end
$var wire 1 '! MemoryOUT [7] $end
$var wire 1 (! MemoryOUT [6] $end
$var wire 1 )! MemoryOUT [5] $end
$var wire 1 *! MemoryOUT [4] $end
$var wire 1 +! MemoryOUT [3] $end
$var wire 1 ,! MemoryOUT [2] $end
$var wire 1 -! MemoryOUT [1] $end
$var wire 1 .! MemoryOUT [0] $end
$var wire 1 /! SEnaMP $end
$var wire 1 0! sampler $end
$scope module i1 $end
$var wire 1 1! gnd $end
$var wire 1 2! vcc $end
$var wire 1 3! unknown $end
$var tri1 1 4! devclrn $end
$var tri1 1 5! devpor $end
$var tri1 1 6! devoe $end
$var wire 1 7! MemoryOUT[0]~output_o $end
$var wire 1 8! MemoryOUT[1]~output_o $end
$var wire 1 9! MemoryOUT[2]~output_o $end
$var wire 1 :! MemoryOUT[3]~output_o $end
$var wire 1 ;! MemoryOUT[4]~output_o $end
$var wire 1 <! MemoryOUT[5]~output_o $end
$var wire 1 =! MemoryOUT[6]~output_o $end
$var wire 1 >! MemoryOUT[7]~output_o $end
$var wire 1 ?! MemoryOUT[8]~output_o $end
$var wire 1 @! MemoryOUT[9]~output_o $end
$var wire 1 A! MemoryOUT[10]~output_o $end
$var wire 1 B! MemoryOUT[11]~output_o $end
$var wire 1 C! MemoryOUT[12]~output_o $end
$var wire 1 D! MemoryOUT[13]~output_o $end
$var wire 1 E! MemoryOUT[14]~output_o $end
$var wire 1 F! MemoryOUT[15]~output_o $end
$var wire 1 G! MemoryOUT[16]~output_o $end
$var wire 1 H! MemoryOUT[17]~output_o $end
$var wire 1 I! MemoryOUT[18]~output_o $end
$var wire 1 J! MemoryOUT[19]~output_o $end
$var wire 1 K! MemoryOUT[20]~output_o $end
$var wire 1 L! MemoryOUT[21]~output_o $end
$var wire 1 M! MemoryOUT[22]~output_o $end
$var wire 1 N! Count[0]~output_o $end
$var wire 1 O! Count[1]~output_o $end
$var wire 1 P! Count[2]~output_o $end
$var wire 1 Q! Count[3]~output_o $end
$var wire 1 R! Count[4]~output_o $end
$var wire 1 S! Count[5]~output_o $end
$var wire 1 T! Count[6]~output_o $end
$var wire 1 U! Count[7]~output_o $end
$var wire 1 V! Count[8]~output_o $end
$var wire 1 W! Count[9]~output_o $end
$var wire 1 X! Count[10]~output_o $end
$var wire 1 Y! Count[11]~output_o $end
$var wire 1 Z! Count[12]~output_o $end
$var wire 1 [! Count[13]~output_o $end
$var wire 1 \! Count[14]~output_o $end
$var wire 1 ]! Count[15]~output_o $end
$var wire 1 ^! Acum[0]~output_o $end
$var wire 1 _! Acum[1]~output_o $end
$var wire 1 `! Acum[2]~output_o $end
$var wire 1 a! Acum[3]~output_o $end
$var wire 1 b! Acum[4]~output_o $end
$var wire 1 c! Acum[5]~output_o $end
$var wire 1 d! Acum[6]~output_o $end
$var wire 1 e! Acum[7]~output_o $end
$var wire 1 f! Acum[8]~output_o $end
$var wire 1 g! Acum[9]~output_o $end
$var wire 1 h! Acum[10]~output_o $end
$var wire 1 i! Acum[11]~output_o $end
$var wire 1 j! Acum[12]~output_o $end
$var wire 1 k! Acum[13]~output_o $end
$var wire 1 l! Acum[14]~output_o $end
$var wire 1 m! Acum[15]~output_o $end
$var wire 1 n! Estados[0]~output_o $end
$var wire 1 o! Estados[1]~output_o $end
$var wire 1 p! Estados[2]~output_o $end
$var wire 1 q! Estados[3]~output_o $end
$var wire 1 r! Estados[4]~output_o $end
$var wire 1 s! Estados[5]~output_o $end
$var wire 1 t! Estados[6]~output_o $end
$var wire 1 u! Estados[7]~output_o $end
$var wire 1 v! Estados[8]~output_o $end
$var wire 1 w! Estados[9]~output_o $end
$var wire 1 x! Estados[10]~output_o $end
$var wire 1 y! Estados[11]~output_o $end
$var wire 1 z! Estados[12]~output_o $end
$var wire 1 {! Estados[13]~output_o $end
$var wire 1 |! Estados[14]~output_o $end
$var wire 1 }! Estados[15]~output_o $end
$var wire 1 ~! Estados[16]~output_o $end
$var wire 1 !" Estados[17]~output_o $end
$var wire 1 "" Estados[18]~output_o $end
$var wire 1 #" Estados[19]~output_o $end
$var wire 1 $" Estados[20]~output_o $end
$var wire 1 %" Estados[21]~output_o $end
$var wire 1 &" Estados[22]~output_o $end
$var wire 1 '" Estados[23]~output_o $end
$var wire 1 (" Estados[24]~output_o $end
$var wire 1 )" Estados[25]~output_o $end
$var wire 1 *" Estados[26]~output_o $end
$var wire 1 +" Estados[27]~output_o $end
$var wire 1 ," Estados[28]~output_o $end
$var wire 1 -" Estados[29]~output_o $end
$var wire 1 ." Estados[30]~output_o $end
$var wire 1 /" Estados[31]~output_o $end
$var wire 1 0" Estados[32]~output_o $end
$var wire 1 1" Estados[33]~output_o $end
$var wire 1 2" Estados[34]~output_o $end
$var wire 1 3" Estados[35]~output_o $end
$var wire 1 4" Estados[36]~output_o $end
$var wire 1 5" Estados[37]~output_o $end
$var wire 1 6" Estados[38]~output_o $end
$var wire 1 7" Estados[39]~output_o $end
$var wire 1 8" Estados[40]~output_o $end
$var wire 1 9" Estados[41]~output_o $end
$var wire 1 :" Estados[42]~output_o $end
$var wire 1 ;" Estados[43]~output_o $end
$var wire 1 <" Estados[44]~output_o $end
$var wire 1 =" Estados[45]~output_o $end
$var wire 1 >" Estados[46]~output_o $end
$var wire 1 ?" Estados[47]~output_o $end
$var wire 1 @" Estados[48]~output_o $end
$var wire 1 A" Estados[49]~output_o $end
$var wire 1 B" SEnaMP~output_o $end
$var wire 1 C" Clock~input_o $end
$var wire 1 D" ResetSystem~input_o $end
$var wire 1 E" B_Procesador|B_Control|FF2~q $end
$var wire 1 F" B_MemoryROM|altsyncram_component|auto_generated|rden_a_store~q $end
$var wire 1 G" B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0~0_combout $end
$var wire 1 H" B_Procesador|B_GPR|FF0~q $end
$var wire 1 I" Int~input_o $end
$var wire 1 J" B_Procesador|B_Program_counter|D~0_combout $end
$var wire 1 K" B_Procesador|B_GPR|FF7~q $end
$var wire 1 L" B_Procesador|B_GPR|FF18~q $end
$var wire 1 M" B_Procesador|B_GPR|FF20~q $end
$var wire 1 N" B_Procesador|B_Control|FF3~q $end
$var wire 1 O" B_Procesador|B_GPR|FF22~q $end
$var wire 1 P" B_Procesador|B_GPR|FF21~q $end
$var wire 1 Q" B_Procesador|B_Control|D[20]~19_combout $end
$var wire 1 R" B_Procesador|B_Control|D[24]~21_combout $end
$var wire 1 S" B_Procesador|B_Control|FF24~q $end
$var wire 1 T" B_Procesador|B_ALU|B_Control|B_SeleccionOpera|None~0_combout $end
$var wire 1 U" B_Procesador|B_Control|FF25~q $end
$var wire 1 V" B_Procesador|B_Control|SaveInt~0_combout $end
$var wire 1 W" B_Procesador|B_GPR|FF17~q $end
$var wire 1 X" B_Procesador|B_Control|D[27]~16_combout $end
$var wire 1 Y" B_Procesador|B_Control|D[35]~17_combout $end
$var wire 1 Z" B_Procesador|B_Control|D[14]~18_combout $end
$var wire 1 [" B_Procesador|B_Control|FF14~q $end
$var wire 1 \" B_Procesador|B_Control|FF15~q $end
$var wire 1 ]" B_Procesador|B_Control|FF16~q $end
$var wire 1 ^" B_Procesador|B_Control|D[17]~24_combout $end
$var wire 1 _" B_Procesador|B_Control|FF17~q $end
$var wire 1 `" B_Procesador|B_Control|FF18~q $end
$var wire 1 a" B_Procesador|B_Control|FF19~q $end
$var wire 1 b" B_Procesador|B_Control|D[35]~23_combout $end
$var wire 1 c" B_Procesador|B_Control|FF35~q $end
$var wire 1 d" B_Procesador|B_Control|FF36~q $end
$var wire 1 e" B_Procesador|B_Control|FF37~q $end
$var wire 1 f" B_Procesador|B_Control|D~7_combout $end
$var wire 1 g" B_Procesador|B_Program_counter|ENA[1]~0_combout $end
$var wire 1 h" B_Procesador|B_Program_counter|ENA[3]~1_combout $end
$var wire 1 i" B_Procesador|B_Program_counter|ENA[5]~2_combout $end
$var wire 1 j" B_Procesador|B_Program_counter|ENA[7]~3_combout $end
$var wire 1 k" B_Procesador|B_Program_counter|FF7~q $end
$var wire 1 l" B_Procesador|B_GPR|FF6~q $end
$var wire 1 m" B_Procesador|B_Program_counter|FF6~q $end
$var wire 1 n" B_Procesador|B_GPR|FF5~q $end
$var wire 1 o" B_Procesador|B_Program_counter|FF5~q $end
$var wire 1 p" B_Procesador|B_GPR|FF4~q $end
$var wire 1 q" B_Procesador|B_Program_counter|FF4~q $end
$var wire 1 r" B_Procesador|B_GPR|FF3~q $end
$var wire 1 s" B_Procesador|B_Program_counter|FF3~q $end
$var wire 1 t" B_Procesador|B_GPR|FF2~q $end
$var wire 1 u" B_Procesador|B_Program_counter|D[2]~1_combout $end
$var wire 1 v" B_Procesador|B_Program_counter|D[2]~2_combout $end
$var wire 1 w" B_Procesador|B_Program_counter|FF2~q $end
$var wire 1 x" B_Procesador|B_GPR|FF1~q $end
$var wire 1 y" B_Procesador|B_Program_counter|FF1~q $end
$var wire 1 z" B_Procesador|B_GPR|FF19~q $end
$var wire 1 {" B_Procesador|B_Control|D~9_combout $end
$var wire 1 |" B_Procesador|B_Control|FF27~q $end
$var wire 1 }" B_Procesador|B_Control|FF28~q $end
$var wire 1 ~" B_Procesador|B_Control|FF29~q $end
$var wire 1 !# B_Procesador|B_Control|D~10_combout $end
$var wire 1 "# B_Procesador|B_Control|FF4~q $end
$var wire 1 ## B_Procesador|B_Control|FF5~q $end
$var wire 1 $# B_Procesador|B_Control|FF6~q $end
$var wire 1 %# B_Procesador|B_Control|D[7]~11_combout $end
$var wire 1 &# B_Procesador|B_Control|FF7~q $end
$var wire 1 '# B_Procesador|B_Control|D[8]~12_combout $end
$var wire 1 (# B_Procesador|B_Control|D[8]~13_combout $end
$var wire 1 )# B_Procesador|B_Control|D[8]~14_combout $end
$var wire 1 *# B_Procesador|B_Control|FF8~q $end
$var wire 1 +# B_Procesador|B_ALU|B_Control|D[0]~1_combout $end
$var wire 1 ,# B_Procesador|B_Control|D[11]~15_combout $end
$var wire 1 -# B_Procesador|B_Control|FF11~q $end
$var wire 1 .# B_Procesador|B_Control|Habilitar~0_combout $end
$var wire 1 /# B_Procesador|B_ALU|B_Control|D~5_combout $end
$var wire 1 0# B_Procesador|B_ALU|B_Control|FF1~q $end
$var wire 1 1# B_Procesador|B_ALU|B_Control|B_Counter|FF3~0_combout $end
$var wire 1 2# B_Procesador|B_ALU|B_Control|B_SeleccionOpera|MULT~0_combout $end
$var wire 1 3# B_Procesador|B_ALU|B_Control|FF2~q $end
$var wire 1 4# B_Procesador|B_ALU|B_Control|comb~0_combout $end
$var wire 1 5# B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SR~0_combout $end
$var wire 1 6# B_Procesador|B_ALU|B_SelectorG|SignalOUT~66_combout $end
$var wire 1 7# B_Procesador|B_ALU|B_SelectorG|SignalOUT~3_combout $end
$var wire 1 8# B_Procesador|B_ALU|B_Control|Show_Foo[2]~1_combout $end
$var wire 1 9# B_Procesador|B_ALU|B_registroAQE|Din~2_combout $end
$var wire 1 :# B_Procesador|B_ALU|B_registroAQE|Reset_Mul~combout $end
$var wire 1 ;# B_Procesador|B_ALU|B_registroAQE|Eregistro~combout $end
$var wire 1 <# B_Procesador|B_ALU|B_registroAQE|Registro0~q $end
$var wire 1 =# B_Procesador|B_ALU|B_Control|Restar~0_combout $end
$var wire 1 ># B_Procesador|B_ALU|B_Control|Restar~1_combout $end
$var wire 1 ?# B_Procesador|B_Control|SelectDataMd[1]~1_combout $end
$var wire 1 @# B_Procesador|B_Control|Ena_Md_Write~combout $end
$var wire 1 A# B_Procesador|B_Control|SelectAcum~0_combout $end
$var wire 1 B# B_Procesador|B_Control|FF30~q $end
$var wire 1 C# B_Procesador|B_Control|SelectALU~0_combout $end
$var wire 1 D# B_Procesador|B_Control|FF31~q $end
$var wire 1 E# B_Procesador|B_Control|FF32~q $end
$var wire 1 F# B_Procesador|B_Control|SelectDir[1]~0_combout $end
$var wire 1 G# B_Procesador|B_Control|SelectDataMd[0]~0_combout $end
$var wire 1 H# B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~0_combout $end
$var wire 1 I# B_Procesador|B_ALU|B_SelectorG|SignalOUT~7_combout $end
$var wire 1 J# B_Procesador|B_Control|FF12~q $end
$var wire 1 K# B_Procesador|B_Control|FF13~q $end
$var wire 1 L# B_Procesador|B_Control|Ena_AcALU~0_combout $end
$var wire 1 M# B_Procesador|B_GPR|FF8~q $end
$var wire 1 N# B_Procesador|B_Data_MdMux|DatOut_Md[8]~16_combout $end
$var wire 1 O# B_Procesador|B_Program_counter|FF8~q $end
$var wire 1 P# B_Procesador|B_Data_MdMux|DatOut_Md[8]~17_combout $end
$var wire 1 Q# B_Procesador|B_Control|SelectALU~1_combout $end
$var wire 1 R# B_Procesador|B_ALUMux|ALUMUXOut[8]~18_combout $end
$var wire 1 S# B_Procesador|B_ALU|B_SelectorG|SignalOUT~59_combout $end
$var wire 1 T# B_Procesador|B_ALUMux|ALUMUXOut[8]~19_combout $end
$var wire 1 U# B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~60_combout $end
$var wire 1 V# B_Procesador|B_GPR|FF9~q $end
$var wire 1 W# B_Procesador|B_Data_MdMux|DatOut_Md[9]~18_combout $end
$var wire 1 X# B_Procesador|B_Program_counter|ENA[9]~4_combout $end
$var wire 1 Y# B_Procesador|B_Program_counter|FF9~q $end
$var wire 1 Z# B_Procesador|B_Data_MdMux|DatOut_Md[9]~19_combout $end
$var wire 1 [# B_Procesador|B_ALUMux|ALUMUXOut[9]~20_combout $end
$var wire 1 \# B_Procesador|B_ALU|B_SelectorG|SignalOUT~69_combout $end
$var wire 1 ]# B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~5_combout $end
$var wire 1 ^# B_Procesador|B_ALU|B_SelectorSM|SignalOUT[2]~9_combout $end
$var wire 1 _# B_Procesador|B_ALUMux|ALUMUXOut[0]~0_combout $end
$var wire 1 `# B_Procesador|B_ALU|B_Control|Show_Foo~0_combout $end
$var wire 1 a# B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~1_combout $end
$var wire 1 b# B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~2_combout $end
$var wire 1 c# B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~4_combout $end
$var wire 1 d# B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~6_combout $end
$var wire 1 e# B_Procesador|B_ALUMux|ALUMUXOut[0]~5_combout $end
$var wire 1 f# B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~8_combout $end
$var wire 1 g# B_Procesador|B_ALU|B_SelectorG|SignalOUT[0]~9_combout $end
$var wire 1 h# B_Procesador|B_ALU|B_R_Resultado|FF0~q $end
$var wire 1 i# B_Procesador|B_AcumMUX|AcumMUXOut[0]~0_combout $end
$var wire 1 j# B_Procesador|B_Control|Save_Acum~combout $end
$var wire 1 k# B_Procesador|B_Acum|FF0~q $end
$var wire 1 l# B_Procesador|B_ALU|B_Control|B_SeleccionOpera|SUB~combout $end
$var wire 1 m# B_Procesador|B_ALU|B_Banderas|SResultado_O~0_combout $end
$var wire 1 n# B_Procesador|B_ALU|B_Control|SaveCarry~0_combout $end
$var wire 1 o# B_Procesador|B_ALU|B_Banderas|SResultado_O~1_combout $end
$var wire 1 p# B_Procesador|B_ALU|B_Banderas|FF4~0_combout $end
$var wire 1 q# B_Procesador|B_ALU|B_Banderas|FF4~q $end
$var wire 1 r# B_Procesador|B_ALU|B_Banderas|FF1~q $end
$var wire 1 s# B_Procesador|B_Control|D[26]~22_combout $end
$var wire 1 t# B_Procesador|B_Control|FF26~q $end
$var wire 1 u# B_Procesador|B_ProgramStatus|FF0~q $end
$var wire 1 v# B_Procesador|B_Data_MdMux|DatOut_Md[0]~0_combout $end
$var wire 1 w# B_Procesador|B_Data_MdMux|DatOut_Md[0]~1_combout $end
$var wire 1 x# B_Procesador|B_ALUMux|ALUMUXOut[0]~1_combout $end
$var wire 1 y# B_Procesador|B_ALUMux|ALUMUXOut[0]~2_combout $end
$var wire 1 z# B_Procesador|B_ALU|B_SelectorMP|SignalOUT[0]~0_combout $end
$var wire 1 {# B_Procesador|B_ALU|B_ADDER|FA1|SCarry~0_combout $end
$var wire 1 |# B_Procesador|B_ALU|B_SelectorMP|SignalOUT[1]~1_combout $end
$var wire 1 }# B_Procesador|B_ALU|B_ADDER|FA2|SCarry~0_combout $end
$var wire 1 ~# B_Procesador|B_ALU|B_registroAQE|Din[11]~6_combout $end
$var wire 1 !$ B_Procesador|B_ALU|B_Banderas|SResultado_Z~0_combout $end
$var wire 1 "$ B_Procesador|B_ProgramStatus|FF4~q $end
$var wire 1 #$ B_Procesador|B_Data_MdMux|DatOut_Md[4]~8_combout $end
$var wire 1 $$ B_Procesador|B_Data_MdMux|DatOut_Md[4]~9_combout $end
$var wire 1 %$ B_Procesador|B_AcumMUX|AcumMUXOut[4]~4_combout $end
$var wire 1 &$ B_Procesador|B_Acum|FF4~q $end
$var wire 1 '$ B_Procesador|B_ALUMux|ALUMUXOut[4]~10_combout $end
$var wire 1 ($ B_Procesador|B_ALUMux|ALUMUXOut[4]~11_combout $end
$var wire 1 )$ B_Procesador|B_ALU|B_SelectorSM|SignalOUT[4]~8_combout $end
$var wire 1 *$ B_Procesador|B_ALUMux|ALUMUXOut[3]~9_combout $end
$var wire 1 +$ B_Procesador|B_ALU|B_ADDER|FA3|SCarry~0_combout $end
$var wire 1 ,$ B_Procesador|B_ALU|B_ADDER|FA4|SCarry~0_combout $end
$var wire 1 -$ B_Procesador|B_ALU|B_registroAQE|Din[13]~10_combout $end
$var wire 1 .$ B_Procesador|B_Data_MdMux|DatOut_Md[5]~10_combout $end
$var wire 1 /$ B_Procesador|B_Data_MdMux|DatOut_Md[5]~11_combout $end
$var wire 1 0$ B_Procesador|B_ALUMux|ALUMUXOut[5]~12_combout $end
$var wire 1 1$ B_Procesador|B_ALU|B_SelectorSM|SignalOUT[5]~3_combout $end
$var wire 1 2$ B_Procesador|B_ALU|B_ADDER|FA5|SCarry~0_combout $end
$var wire 1 3$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~38_combout $end
$var wire 1 4$ B_Procesador|B_Data_MdMux|DatOut_Md[6]~12_combout $end
$var wire 1 5$ B_Procesador|B_Data_MdMux|DatOut_Md[6]~13_combout $end
$var wire 1 6$ B_Procesador|B_ALUMux|ALUMUXOut[6]~14_combout $end
$var wire 1 7$ B_Procesador|B_ALU|B_SelectorSM|SignalOUT[6]~4_combout $end
$var wire 1 8$ B_Procesador|B_ALUMux|ALUMUXOut[5]~13_combout $end
$var wire 1 9$ B_Procesador|B_ALU|B_ADDER|FA6|SCarry~0_combout $end
$var wire 1 :$ B_Procesador|B_ALU|B_registroAQE|Din[15]~14_combout $end
$var wire 1 ;$ B_Procesador|B_ALU|B_registroAQE|EregisA~combout $end
$var wire 1 <$ B_Procesador|B_ALU|B_registroAQE|Registro15~q $end
$var wire 1 =$ B_Procesador|B_ALU|B_SelectorMP|SignalOUT[6]~6_combout $end
$var wire 1 >$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~45_combout $end
$var wire 1 ?$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~46_combout $end
$var wire 1 @$ B_Procesador|B_ALUMux|ALUMUXOut[6]~15_combout $end
$var wire 1 A$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~47_combout $end
$var wire 1 B$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~48_combout $end
$var wire 1 C$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~49_combout $end
$var wire 1 D$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~50_combout $end
$var wire 1 E$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[6]~51_combout $end
$var wire 1 F$ B_Procesador|B_ALU|B_R_Resultado|FF6~q $end
$var wire 1 G$ B_Procesador|B_AcumMUX|AcumMUXOut[6]~6_combout $end
$var wire 1 H$ B_Procesador|B_Acum|FF6~q $end
$var wire 1 I$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~39_combout $end
$var wire 1 J$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~40_combout $end
$var wire 1 K$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~41_combout $end
$var wire 1 L$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~42_combout $end
$var wire 1 M$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~43_combout $end
$var wire 1 N$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[5]~44_combout $end
$var wire 1 O$ B_Procesador|B_ALU|B_R_Resultado|FF5~q $end
$var wire 1 P$ B_Procesador|B_AcumMUX|AcumMUXOut[5]~5_combout $end
$var wire 1 Q$ B_Procesador|B_Acum|FF5~q $end
$var wire 1 R$ B_Procesador|B_ALU|B_SelectorMP|SignalOUT[5]~5_combout $end
$var wire 1 S$ B_Procesador|B_ALU|B_registroAQE|Din[14]~12_combout $end
$var wire 1 T$ B_Procesador|B_ALU|B_registroAQE|Registro14~q $end
$var wire 1 U$ B_Procesador|B_ALU|B_registroAQE|Registro13~q $end
$var wire 1 V$ B_Procesador|B_ALU|B_SelectorMP|SignalOUT[4]~4_combout $end
$var wire 1 W$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~31_combout $end
$var wire 1 X$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~32_combout $end
$var wire 1 Y$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~33_combout $end
$var wire 1 Z$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~34_combout $end
$var wire 1 [$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~35_combout $end
$var wire 1 \$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~36_combout $end
$var wire 1 ]$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[4]~37_combout $end
$var wire 1 ^$ B_Procesador|B_ALU|B_R_Resultado|FF4~q $end
$var wire 1 _$ B_Procesador|B_ALU|B_Banderas|SResultado_Z~1_combout $end
$var wire 1 `$ B_Procesador|B_GPR|FF10~q $end
$var wire 1 a$ B_Procesador|B_Data_MdMux|DatOut_Md[10]~20_combout $end
$var wire 1 b$ B_Procesador|B_Program_counter|FF10~q $end
$var wire 1 c$ B_Procesador|B_Data_MdMux|DatOut_Md[10]~21_combout $end
$var wire 1 d$ B_Procesador|B_AcumMUX|AcumMUXOut[10]~10_combout $end
$var wire 1 e$ B_Procesador|B_Acum|FF10~q $end
$var wire 1 f$ B_Procesador|B_Control|SelectALU~2_combout $end
$var wire 1 g$ B_Procesador|B_ALUMux|ALUMUXOut[10]~22_combout $end
$var wire 1 h$ B_Procesador|B_ALU|B_SelectorG|SignalOUT~76_combout $end
$var wire 1 i$ B_Procesador|B_ALUMux|ALUMUXOut[10]~23_combout $end
$var wire 1 j$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~77_combout $end
$var wire 1 k$ B_Procesador|B_GPR|FF11~q $end
$var wire 1 l$ B_Procesador|B_Data_MdMux|DatOut_Md[11]~22_combout $end
$var wire 1 m$ B_Procesador|B_Program_counter|ENA[11]~5_combout $end
$var wire 1 n$ B_Procesador|B_Program_counter|FF11~q $end
$var wire 1 o$ B_Procesador|B_Data_MdMux|DatOut_Md[11]~23_combout $end
$var wire 1 p$ B_Procesador|B_ALUMux|ALUMUXOut[11]~24_combout $end
$var wire 1 q$ B_Procesador|B_ALU|B_SelectorG|SignalOUT~83_combout $end
$var wire 1 r$ B_Procesador|B_ALUMux|ALUMUXOut[11]~25_combout $end
$var wire 1 s$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~84_combout $end
$var wire 1 t$ B_Procesador|B_GPR|FF12~q $end
$var wire 1 u$ B_Procesador|B_Data_MdMux|DatOut_Md[12]~24_combout $end
$var wire 1 v$ B_Procesador|B_Program_counter|FF12~q $end
$var wire 1 w$ B_Procesador|B_Data_MdMux|DatOut_Md[12]~25_combout $end
$var wire 1 x$ B_Procesador|B_ALUMux|ALUMUXOut[12]~26_combout $end
$var wire 1 y$ B_Procesador|B_ALU|B_SelectorG|SignalOUT~90_combout $end
$var wire 1 z$ B_Procesador|B_ALUMux|ALUMUXOut[12]~27_combout $end
$var wire 1 {$ B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~91_combout $end
$var wire 1 |$ B_Procesador|B_GPR|FF13~q $end
$var wire 1 }$ B_Procesador|B_Data_MdMux|DatOut_Md[13]~26_combout $end
$var wire 1 ~$ B_Procesador|B_Program_counter|ENA[13]~6_combout $end
$var wire 1 !% B_Procesador|B_Program_counter|FF13~q $end
$var wire 1 "% B_Procesador|B_Data_MdMux|DatOut_Md[13]~27_combout $end
$var wire 1 #% B_Procesador|B_ALUMux|ALUMUXOut[13]~28_combout $end
$var wire 1 $% B_Procesador|B_ALU|B_SelectorG|SignalOUT~97_combout $end
$var wire 1 %% B_Procesador|B_ALUMux|ALUMUXOut[13]~29_combout $end
$var wire 1 &% B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~98_combout $end
$var wire 1 '% B_Procesador|B_ALU|B_SelectorG|SignalOUT~104_combout $end
$var wire 1 (% B_Procesador|B_ALU|B_SelectorMP|SignalOUT~14_combout $end
$var wire 1 )% B_Procesador|B_GPR|FF14~q $end
$var wire 1 *% B_Procesador|B_Data_MdMux|DatOut_Md[14]~28_combout $end
$var wire 1 +% B_Procesador|B_Program_counter|FF14~q $end
$var wire 1 ,% B_Procesador|B_Data_MdMux|DatOut_Md[14]~29_combout $end
$var wire 1 -% B_Procesador|B_ALUMux|ALUMUXOut[14]~30_combout $end
$var wire 1 .% B_Procesador|B_ALU|B_SelectorSM|SignalOUT[14]~6_combout $end
$var wire 1 /% B_Procesador|B_ALUMux|ALUMUXOut[9]~21_combout $end
$var wire 1 0% B_Procesador|B_ALU|B_ADDER|FA7|SCarry~0_combout $end
$var wire 1 1% B_Procesador|B_ALU|B_SelectorMP|SignalOUT[7]~7_combout $end
$var wire 1 2% B_Procesador|B_ALU|B_ADDER|FA8|SCarry~0_combout $end
$var wire 1 3% B_Procesador|B_ALU|B_SelectorMP|SignalOUT~8_combout $end
$var wire 1 4% B_Procesador|B_ALU|B_ADDER|FA9|SCarry~0_combout $end
$var wire 1 5% B_Procesador|B_ALU|B_SelectorMP|SignalOUT~9_combout $end
$var wire 1 6% B_Procesador|B_ALU|B_ADDER|FA10|SCarry~0_combout $end
$var wire 1 7% B_Procesador|B_ALU|B_SelectorMP|SignalOUT~10_combout $end
$var wire 1 8% B_Procesador|B_ALU|B_ADDER|FA11|SCarry~0_combout $end
$var wire 1 9% B_Procesador|B_ALU|B_SelectorMP|SignalOUT~11_combout $end
$var wire 1 :% B_Procesador|B_ALU|B_ADDER|FA12|SCarry~0_combout $end
$var wire 1 ;% B_Procesador|B_ALU|B_SelectorMP|SignalOUT~12_combout $end
$var wire 1 <% B_Procesador|B_ALU|B_ADDER|FA13|SCarry~0_combout $end
$var wire 1 =% B_Procesador|B_ALU|B_SelectorMP|SignalOUT~13_combout $end
$var wire 1 >% B_Procesador|B_ALU|B_ADDER|FA14|SCarry~0_combout $end
$var wire 1 ?% B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~105_combout $end
$var wire 1 @% B_Procesador|B_ALUMux|ALUMUXOut[14]~31_combout $end
$var wire 1 A% B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~106_combout $end
$var wire 1 B% B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~107_combout $end
$var wire 1 C% B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~65_combout $end
$var wire 1 D% B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~108_combout $end
$var wire 1 E% B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~109_combout $end
$var wire 1 F% B_Procesador|B_ALU|B_SelectorG|SignalOUT~110_combout $end
$var wire 1 G% B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~111_combout $end
$var wire 1 H% B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~112_combout $end
$var wire 1 I% B_Procesador|B_ALU|B_R_Resultado|FF14~q $end
$var wire 1 J% B_Procesador|B_AcumMUX|AcumMUXOut[14]~14_combout $end
$var wire 1 K% B_Procesador|B_Acum|FF14~q $end
$var wire 1 L% B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~99_combout $end
$var wire 1 M% B_Procesador|B_ALU|B_SelectorSM|SignalOUT[13]~5_combout $end
$var wire 1 N% B_Procesador|B_ALU|B_SelectorG|SignalOUT~63_combout $end
$var wire 1 O% B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~100_combout $end
$var wire 1 P% B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~101_combout $end
$var wire 1 Q% B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~102_combout $end
$var wire 1 R% B_Procesador|B_ALU|B_SelectorG|SignalOUT[13]~103_combout $end
$var wire 1 S% B_Procesador|B_ALU|B_R_Resultado|FF13~q $end
$var wire 1 T% B_Procesador|B_AcumMUX|AcumMUXOut[13]~13_combout $end
$var wire 1 U% B_Procesador|B_Acum|FF13~q $end
$var wire 1 V% B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~92_combout $end
$var wire 1 W% B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~93_combout $end
$var wire 1 X% B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~94_combout $end
$var wire 1 Y% B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~95_combout $end
$var wire 1 Z% B_Procesador|B_ALU|B_SelectorG|SignalOUT[12]~96_combout $end
$var wire 1 [% B_Procesador|B_ALU|B_R_Resultado|FF12~q $end
$var wire 1 \% B_Procesador|B_AcumMUX|AcumMUXOut[12]~12_combout $end
$var wire 1 ]% B_Procesador|B_Acum|FF12~q $end
$var wire 1 ^% B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~85_combout $end
$var wire 1 _% B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~86_combout $end
$var wire 1 `% B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~87_combout $end
$var wire 1 a% B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~88_combout $end
$var wire 1 b% B_Procesador|B_ALU|B_SelectorG|SignalOUT[11]~89_combout $end
$var wire 1 c% B_Procesador|B_ALU|B_R_Resultado|FF11~q $end
$var wire 1 d% B_Procesador|B_AcumMUX|AcumMUXOut[11]~11_combout $end
$var wire 1 e% B_Procesador|B_Acum|FF11~q $end
$var wire 1 f% B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~78_combout $end
$var wire 1 g% B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~79_combout $end
$var wire 1 h% B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~80_combout $end
$var wire 1 i% B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~81_combout $end
$var wire 1 j% B_Procesador|B_ALU|B_SelectorG|SignalOUT[10]~82_combout $end
$var wire 1 k% B_Procesador|B_ALU|B_R_Resultado|FF10~q $end
$var wire 1 l% B_Procesador|B_ALU|B_Banderas|SResultado_Z~2_combout $end
$var wire 1 m% B_Procesador|B_ALU|B_Banderas|SResultado_Z~3_combout $end
$var wire 1 n% B_Procesador|B_ALU|B_Banderas|SResultado_Z~4_combout $end
$var wire 1 o% B_Procesador|B_ALU|B_Banderas|FF0~q $end
$var wire 1 p% B_Procesador|B_ProgramStatus|FF3~q $end
$var wire 1 q% B_Procesador|B_Data_MdMux|DatOut_Md[3]~6_combout $end
$var wire 1 r% B_Procesador|B_Data_MdMux|DatOut_Md[3]~7_combout $end
$var wire 1 s% B_Procesador|B_ALUMux|ALUMUXOut[3]~8_combout $end
$var wire 1 t% B_Procesador|B_ALU|B_SelectorSM|SignalOUT[3]~2_combout $end
$var wire 1 u% B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~24_combout $end
$var wire 1 v% B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~25_combout $end
$var wire 1 w% B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~26_combout $end
$var wire 1 x% B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~27_combout $end
$var wire 1 y% B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~28_combout $end
$var wire 1 z% B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~29_combout $end
$var wire 1 {% B_Procesador|B_ALU|B_SelectorG|SignalOUT[3]~30_combout $end
$var wire 1 |% B_Procesador|B_ALU|B_R_Resultado|FF3~q $end
$var wire 1 }% B_Procesador|B_AcumMUX|AcumMUXOut[3]~3_combout $end
$var wire 1 ~% B_Procesador|B_Acum|FF3~q $end
$var wire 1 !& B_Procesador|B_ALU|B_SelectorMP|SignalOUT[3]~3_combout $end
$var wire 1 "& B_Procesador|B_ALU|B_registroAQE|Din[12]~8_combout $end
$var wire 1 #& B_Procesador|B_ALU|B_registroAQE|Registro12~q $end
$var wire 1 $& B_Procesador|B_ALU|B_registroAQE|Registro11~q $end
$var wire 1 %& B_Procesador|B_ALU|B_SelectorMP|SignalOUT[2]~2_combout $end
$var wire 1 && B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~17_combout $end
$var wire 1 '& B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~18_combout $end
$var wire 1 (& B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~19_combout $end
$var wire 1 )& B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~20_combout $end
$var wire 1 *& B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~21_combout $end
$var wire 1 +& B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~22_combout $end
$var wire 1 ,& B_Procesador|B_ALU|B_SelectorG|SignalOUT[2]~23_combout $end
$var wire 1 -& B_Procesador|B_ALU|B_R_Resultado|FF2~q $end
$var wire 1 .& B_Procesador|B_AcumMUX|AcumMUXOut[2]~2_combout $end
$var wire 1 /& B_Procesador|B_Acum|FF2~q $end
$var wire 1 0& B_Procesador|B_ALU|B_Control|B_SeleccionOpera|COMP~0_combout $end
$var wire 1 1& B_Procesador|B_ALU|B_Banderas|SResultado_N~0_combout $end
$var wire 1 2& B_Procesador|B_ALU|B_Banderas|FF3~q $end
$var wire 1 3& B_Procesador|B_ProgramStatus|FF2~q $end
$var wire 1 4& B_Procesador|B_Data_MdMux|DatOut_Md[2]~4_combout $end
$var wire 1 5& B_Procesador|B_Data_MdMux|DatOut_Md[2]~5_combout $end
$var wire 1 6& B_Procesador|B_ALUMux|ALUMUXOut[2]~6_combout $end
$var wire 1 7& B_Procesador|B_ALUMux|ALUMUXOut[2]~7_combout $end
$var wire 1 8& B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~10_combout $end
$var wire 1 9& B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~11_combout $end
$var wire 1 :& B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~13_combout $end
$var wire 1 ;& B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~14_combout $end
$var wire 1 <& B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~15_combout $end
$var wire 1 =& B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~16_combout $end
$var wire 1 >& B_Procesador|B_ALU|B_R_Resultado|FF1~q $end
$var wire 1 ?& B_Procesador|B_AcumMUX|AcumMUXOut[1]~1_combout $end
$var wire 1 @& B_Procesador|B_Acum|FF1~q $end
$var wire 1 A& B_Procesador|B_ALU|B_Banderas|SResultado_C~combout $end
$var wire 1 B& B_Procesador|B_ALU|B_Banderas|FF2~q $end
$var wire 1 C& B_Procesador|B_ProgramStatus|FF1~q $end
$var wire 1 D& B_Procesador|B_Data_MdMux|DatOut_Md[1]~2_combout $end
$var wire 1 E& B_Procesador|B_Data_MdMux|DatOut_Md[1]~3_combout $end
$var wire 1 F& B_Procesador|B_ALUMux|ALUMUXOut[1]~3_combout $end
$var wire 1 G& B_Procesador|B_ALUMux|ALUMUXOut[1]~4_combout $end
$var wire 1 H& B_Procesador|B_ALU|B_SelectorG|SignalOUT[1]~12_combout $end
$var wire 1 I& B_Procesador|B_ALU|B_registroAQE|Din[10]~4_combout $end
$var wire 1 J& B_Procesador|B_ALU|B_registroAQE|Registro10~q $end
$var wire 1 K& B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~70_combout $end
$var wire 1 L& B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~71_combout $end
$var wire 1 M& B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~72_combout $end
$var wire 1 N& B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~73_combout $end
$var wire 1 O& B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~74_combout $end
$var wire 1 P& B_Procesador|B_ALU|B_SelectorG|SignalOUT[9]~75_combout $end
$var wire 1 Q& B_Procesador|B_ALU|B_R_Resultado|FF9~q $end
$var wire 1 R& B_Procesador|B_AcumMUX|AcumMUXOut[9]~9_combout $end
$var wire 1 S& B_Procesador|B_Acum|FF9~q $end
$var wire 1 T& B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~61_combout $end
$var wire 1 U& B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~62_combout $end
$var wire 1 V& B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~64_combout $end
$var wire 1 W& B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~67_combout $end
$var wire 1 X& B_Procesador|B_ALU|B_SelectorG|SignalOUT[8]~68_combout $end
$var wire 1 Y& B_Procesador|B_ALU|B_R_Resultado|FF8~q $end
$var wire 1 Z& B_Procesador|B_AcumMUX|AcumMUXOut[8]~8_combout $end
$var wire 1 [& B_Procesador|B_Acum|FF8~q $end
$var wire 1 \& B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~53_combout $end
$var wire 1 ]& B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~54_combout $end
$var wire 1 ^& B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~55_combout $end
$var wire 1 _& B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~56_combout $end
$var wire 1 `& B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~57_combout $end
$var wire 1 a& B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~58_combout $end
$var wire 1 b& B_Procesador|B_ALU|B_R_Resultado|FF7~q $end
$var wire 1 c& B_Procesador|B_AcumMUX|AcumMUXOut[7]~7_combout $end
$var wire 1 d& B_Procesador|B_Acum|FF7~q $end
$var wire 1 e& B_Procesador|B_Data_MdMux|DatOut_Md[7]~14_combout $end
$var wire 1 f& B_Procesador|B_Data_MdMux|DatOut_Md[7]~15_combout $end
$var wire 1 g& B_Procesador|B_ALUMux|ALUMUXOut[7]~16_combout $end
$var wire 1 h& B_Procesador|B_ALUMux|ALUMUXOut[7]~17_combout $end
$var wire 1 i& B_Procesador|B_ALU|B_SelectorG|SignalOUT[7]~52_combout $end
$var wire 1 j& B_Procesador|B_ALU|B_registroAQE|Din[16]~16_combout $end
$var wire 1 k& B_Procesador|B_ALU|B_registroAQE|Registro16~q $end
$var wire 1 l& B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~113_combout $end
$var wire 1 m& B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~114_combout $end
$var wire 1 n& B_Procesador|B_GPR|FF15~q $end
$var wire 1 o& B_Procesador|B_Data_MdMux|DatOut_Md[15]~30_combout $end
$var wire 1 p& B_Procesador|B_Program_counter|ENA[15]~7_combout $end
$var wire 1 q& B_Procesador|B_Program_counter|FF15~q $end
$var wire 1 r& B_Procesador|B_Data_MdMux|DatOut_Md[15]~31_combout $end
$var wire 1 s& B_Procesador|B_ALUMux|ALUMUXOut[15]~32_combout $end
$var wire 1 t& B_Procesador|B_ALU|B_SelectorSM|SignalOUT[15]~7_combout $end
$var wire 1 u& B_Procesador|B_ALU|B_SelectorMP|SignalOUT~15_combout $end
$var wire 1 v& B_Procesador|B_ALU|B_ADDER|FA15|SCarry~0_combout $end
$var wire 1 w& B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~118_combout $end
$var wire 1 x& B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~115_combout $end
$var wire 1 y& B_Procesador|B_ALU|B_SelectorG|SignalOUT[14]~116_combout $end
$var wire 1 z& B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~117_combout $end
$var wire 1 {& B_Procesador|B_ALU|B_SelectorG|SignalOUT[15]~119_combout $end
$var wire 1 |& B_Procesador|B_ALU|B_R_Resultado|FF15~q $end
$var wire 1 }& B_Procesador|B_AcumMUX|AcumMUXOut[15]~15_combout $end
$var wire 1 ~& B_Procesador|B_Acum|FF15~q $end
$var wire 1 !' B_Procesador|B_ALUMux|ALUMUXOut[15]~33_combout $end
$var wire 1 "' B_Procesador|B_ALU|B_ADDER|FA16|SCarry~0_combout $end
$var wire 1 #' B_Procesador|B_ALU|B_Control|SaveCarry~1_combout $end
$var wire 1 $' B_Procesador|B_ALU|BR_Carry~q $end
$var wire 1 %' B_Procesador|B_ALU|B_Control|CarryOutput~combout $end
$var wire 1 &' B_Procesador|B_ALU|B_registroAQE|Din[9]~0_combout $end
$var wire 1 '' B_Procesador|B_ALU|B_registroAQE|Din[9]~3_combout $end
$var wire 1 (' B_Procesador|B_ALU|B_registroAQE|Registro9~q $end
$var wire 1 )' B_Procesador|B_ALU|B_registroAQE|Din[8]~17_combout $end
$var wire 1 *' B_Procesador|B_ALU|B_registroAQE|Registro8~q $end
$var wire 1 +' B_Procesador|B_ALU|B_registroAQE|Din[7]~15_combout $end
$var wire 1 ,' B_Procesador|B_ALU|B_registroAQE|Registro7~q $end
$var wire 1 -' B_Procesador|B_ALU|B_registroAQE|Din[6]~13_combout $end
$var wire 1 .' B_Procesador|B_ALU|B_registroAQE|Registro6~q $end
$var wire 1 /' B_Procesador|B_ALU|B_registroAQE|Din[5]~11_combout $end
$var wire 1 0' B_Procesador|B_ALU|B_registroAQE|Registro5~q $end
$var wire 1 1' B_Procesador|B_ALU|B_registroAQE|Din[4]~9_combout $end
$var wire 1 2' B_Procesador|B_ALU|B_registroAQE|Registro4~q $end
$var wire 1 3' B_Procesador|B_ALU|B_registroAQE|Din[3]~7_combout $end
$var wire 1 4' B_Procesador|B_ALU|B_registroAQE|Registro3~q $end
$var wire 1 5' B_Procesador|B_ALU|B_registroAQE|Din[2]~5_combout $end
$var wire 1 6' B_Procesador|B_ALU|B_registroAQE|Registro2~q $end
$var wire 1 7' B_Procesador|B_ALU|B_registroAQE|Din[1]~1_combout $end
$var wire 1 8' B_Procesador|B_ALU|B_registroAQE|Registro1~q $end
$var wire 1 9' B_Procesador|B_ALU|B_Control|D~3_combout $end
$var wire 1 :' B_Procesador|B_ALU|B_Control|FF5~q $end
$var wire 1 ;' B_Procesador|B_ALU|B_Control|D[3]~4_combout $end
$var wire 1 <' B_Procesador|B_ALU|B_Control|FF3~q $end
$var wire 1 =' B_Procesador|B_ALU|B_Control|D~6_combout $end
$var wire 1 >' B_Procesador|B_ALU|B_Control|FF4~q $end
$var wire 1 ?' B_Procesador|B_ALU|B_Control|B_Counter|FF0~0_combout $end
$var wire 1 @' B_Procesador|B_ALU|B_Control|B_Counter|FF0~q $end
$var wire 1 A' B_Procesador|B_ALU|B_Control|B_Counter|FF1~0_combout $end
$var wire 1 B' B_Procesador|B_ALU|B_Control|B_Counter|FF1~q $end
$var wire 1 C' B_Procesador|B_ALU|B_Control|B_Counter|FF2~0_combout $end
$var wire 1 D' B_Procesador|B_ALU|B_Control|B_Counter|FF2~q $end
$var wire 1 E' B_Procesador|B_ALU|B_Control|B_Counter|FF3~q $end
$var wire 1 F' B_Procesador|B_ALU|B_Control|D[0]~0_combout $end
$var wire 1 G' B_Procesador|B_ALU|B_Control|D[0]~2_combout $end
$var wire 1 H' B_Procesador|B_ALU|B_Control|FF0~q $end
$var wire 1 I' B_Procesador|B_Control|FF9~q $end
$var wire 1 J' B_Procesador|B_Control|FF10~q $end
$var wire 1 K' B_Procesador|B_Control|D~6_combout $end
$var wire 1 L' B_Procesador|B_Control|D~8_combout $end
$var wire 1 M' B_Procesador|B_Program_counter|FF0~q $end
$var wire 1 N' B_Procesador|B_GPR|FF16~q $end
$var wire 1 O' B_Procesador|B_Control|D[21]~26_combout $end
$var wire 1 P' B_Procesador|B_Control|D[21]~27_combout $end
$var wire 1 Q' B_Procesador|B_Control|D[21]~20_combout $end
$var wire 1 R' B_Procesador|B_Control|FF21~q $end
$var wire 1 S' B_Procesador|B_Control|FF22~q $end
$var wire 1 T' B_Procesador|B_Control|FF23~q $end
$var wire 1 U' B_Procesador|B_Control|FF0~q $end
$var wire 1 V' B_Procesador|B_Control|FF1~0_combout $end
$var wire 1 W' B_Procesador|B_Control|FF1~q $end
$var wire 1 X' B_Procesador|B_Control|Ena_Mp~0_combout $end
$var wire 1 Y' B_Procesador|B_Control|D[20]~25_combout $end
$var wire 1 Z' B_Procesador|B_Control|FF20~q $end
$var wire 1 [' B_Procesador|B_Control|FF33~q $end
$var wire 1 \' B_Procesador|B_Control|FF34~q $end
$var wire 1 ]' B_Procesador|B_Program_counter|ENA [15] $end
$var wire 1 ^' B_Procesador|B_Program_counter|ENA [14] $end
$var wire 1 _' B_Procesador|B_Program_counter|ENA [13] $end
$var wire 1 `' B_Procesador|B_Program_counter|ENA [12] $end
$var wire 1 a' B_Procesador|B_Program_counter|ENA [11] $end
$var wire 1 b' B_Procesador|B_Program_counter|ENA [10] $end
$var wire 1 c' B_Procesador|B_Program_counter|ENA [9] $end
$var wire 1 d' B_Procesador|B_Program_counter|ENA [8] $end
$var wire 1 e' B_Procesador|B_Program_counter|ENA [7] $end
$var wire 1 f' B_Procesador|B_Program_counter|ENA [6] $end
$var wire 1 g' B_Procesador|B_Program_counter|ENA [5] $end
$var wire 1 h' B_Procesador|B_Program_counter|ENA [4] $end
$var wire 1 i' B_Procesador|B_Program_counter|ENA [3] $end
$var wire 1 j' B_Procesador|B_Program_counter|ENA [2] $end
$var wire 1 k' B_Procesador|B_Program_counter|ENA [1] $end
$var wire 1 l' B_Procesador|B_Program_counter|ENA [0] $end
$var wire 1 m' B_Procesador|B_Program_counter|D [15] $end
$var wire 1 n' B_Procesador|B_Program_counter|D [14] $end
$var wire 1 o' B_Procesador|B_Program_counter|D [13] $end
$var wire 1 p' B_Procesador|B_Program_counter|D [12] $end
$var wire 1 q' B_Procesador|B_Program_counter|D [11] $end
$var wire 1 r' B_Procesador|B_Program_counter|D [10] $end
$var wire 1 s' B_Procesador|B_Program_counter|D [9] $end
$var wire 1 t' B_Procesador|B_Program_counter|D [8] $end
$var wire 1 u' B_Procesador|B_Program_counter|D [7] $end
$var wire 1 v' B_Procesador|B_Program_counter|D [6] $end
$var wire 1 w' B_Procesador|B_Program_counter|D [5] $end
$var wire 1 x' B_Procesador|B_Program_counter|D [4] $end
$var wire 1 y' B_Procesador|B_Program_counter|D [3] $end
$var wire 1 z' B_Procesador|B_Program_counter|D [2] $end
$var wire 1 {' B_Procesador|B_Program_counter|D [1] $end
$var wire 1 |' B_Procesador|B_Program_counter|D [0] $end
$var wire 1 }' B_Procesador|B_Control|D [49] $end
$var wire 1 ~' B_Procesador|B_Control|D [48] $end
$var wire 1 !( B_Procesador|B_Control|D [47] $end
$var wire 1 "( B_Procesador|B_Control|D [46] $end
$var wire 1 #( B_Procesador|B_Control|D [45] $end
$var wire 1 $( B_Procesador|B_Control|D [44] $end
$var wire 1 %( B_Procesador|B_Control|D [43] $end
$var wire 1 &( B_Procesador|B_Control|D [42] $end
$var wire 1 '( B_Procesador|B_Control|D [41] $end
$var wire 1 (( B_Procesador|B_Control|D [40] $end
$var wire 1 )( B_Procesador|B_Control|D [39] $end
$var wire 1 *( B_Procesador|B_Control|D [38] $end
$var wire 1 +( B_Procesador|B_Control|D [37] $end
$var wire 1 ,( B_Procesador|B_Control|D [36] $end
$var wire 1 -( B_Procesador|B_Control|D [35] $end
$var wire 1 .( B_Procesador|B_Control|D [34] $end
$var wire 1 /( B_Procesador|B_Control|D [33] $end
$var wire 1 0( B_Procesador|B_Control|D [32] $end
$var wire 1 1( B_Procesador|B_Control|D [31] $end
$var wire 1 2( B_Procesador|B_Control|D [30] $end
$var wire 1 3( B_Procesador|B_Control|D [29] $end
$var wire 1 4( B_Procesador|B_Control|D [28] $end
$var wire 1 5( B_Procesador|B_Control|D [27] $end
$var wire 1 6( B_Procesador|B_Control|D [26] $end
$var wire 1 7( B_Procesador|B_Control|D [25] $end
$var wire 1 8( B_Procesador|B_Control|D [24] $end
$var wire 1 9( B_Procesador|B_Control|D [23] $end
$var wire 1 :( B_Procesador|B_Control|D [22] $end
$var wire 1 ;( B_Procesador|B_Control|D [21] $end
$var wire 1 <( B_Procesador|B_Control|D [20] $end
$var wire 1 =( B_Procesador|B_Control|D [19] $end
$var wire 1 >( B_Procesador|B_Control|D [18] $end
$var wire 1 ?( B_Procesador|B_Control|D [17] $end
$var wire 1 @( B_Procesador|B_Control|D [16] $end
$var wire 1 A( B_Procesador|B_Control|D [15] $end
$var wire 1 B( B_Procesador|B_Control|D [14] $end
$var wire 1 C( B_Procesador|B_Control|D [13] $end
$var wire 1 D( B_Procesador|B_Control|D [12] $end
$var wire 1 E( B_Procesador|B_Control|D [11] $end
$var wire 1 F( B_Procesador|B_Control|D [10] $end
$var wire 1 G( B_Procesador|B_Control|D [9] $end
$var wire 1 H( B_Procesador|B_Control|D [8] $end
$var wire 1 I( B_Procesador|B_Control|D [7] $end
$var wire 1 J( B_Procesador|B_Control|D [6] $end
$var wire 1 K( B_Procesador|B_Control|D [5] $end
$var wire 1 L( B_Procesador|B_Control|D [4] $end
$var wire 1 M( B_Procesador|B_Control|D [3] $end
$var wire 1 N( B_Procesador|B_Control|D [2] $end
$var wire 1 O( B_Procesador|B_Control|D [1] $end
$var wire 1 P( B_Procesador|B_Control|D [0] $end
$var wire 1 Q( B_Procesador|B_ALU|B_Control|D [5] $end
$var wire 1 R( B_Procesador|B_ALU|B_Control|D [4] $end
$var wire 1 S( B_Procesador|B_ALU|B_Control|D [3] $end
$var wire 1 T( B_Procesador|B_ALU|B_Control|D [2] $end
$var wire 1 U( B_Procesador|B_ALU|B_Control|D [1] $end
$var wire 1 V( B_Procesador|B_ALU|B_Control|D [0] $end
$var wire 1 W( B_Procesador|B_ALU|B_Control|B_Counter|ENA [3] $end
$var wire 1 X( B_Procesador|B_ALU|B_Control|B_Counter|ENA [2] $end
$var wire 1 Y( B_Procesador|B_ALU|B_Control|B_Counter|ENA [1] $end
$var wire 1 Z( B_Procesador|B_ALU|B_Control|B_Counter|ENA [0] $end
$var wire 1 [( B_MemoryRAM|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 \( B_MemoryRAM|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 ]( B_MemoryRAM|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 ^( B_MemoryRAM|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 _( B_MemoryRAM|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 `( B_MemoryRAM|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 a( B_MemoryRAM|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 b( B_MemoryRAM|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 c( B_MemoryRAM|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 d( B_MemoryRAM|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 e( B_MemoryRAM|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 f( B_MemoryRAM|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 g( B_MemoryRAM|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 h( B_MemoryRAM|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 i( B_MemoryRAM|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 j( B_MemoryRAM|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 k( B_Procesador|B_DirMdMux|DirMd [15] $end
$var wire 1 l( B_Procesador|B_DirMdMux|DirMd [14] $end
$var wire 1 m( B_Procesador|B_DirMdMux|DirMd [13] $end
$var wire 1 n( B_Procesador|B_DirMdMux|DirMd [12] $end
$var wire 1 o( B_Procesador|B_DirMdMux|DirMd [11] $end
$var wire 1 p( B_Procesador|B_DirMdMux|DirMd [10] $end
$var wire 1 q( B_Procesador|B_DirMdMux|DirMd [9] $end
$var wire 1 r( B_Procesador|B_DirMdMux|DirMd [8] $end
$var wire 1 s( B_Procesador|B_DirMdMux|DirMd [7] $end
$var wire 1 t( B_Procesador|B_DirMdMux|DirMd [6] $end
$var wire 1 u( B_Procesador|B_DirMdMux|DirMd [5] $end
$var wire 1 v( B_Procesador|B_DirMdMux|DirMd [4] $end
$var wire 1 w( B_Procesador|B_DirMdMux|DirMd [3] $end
$var wire 1 x( B_Procesador|B_DirMdMux|DirMd [2] $end
$var wire 1 y( B_Procesador|B_DirMdMux|DirMd [1] $end
$var wire 1 z( B_Procesador|B_DirMdMux|DirMd [0] $end
$var wire 1 {( B_MemoryROM|altsyncram_component|auto_generated|q_a [22] $end
$var wire 1 |( B_MemoryROM|altsyncram_component|auto_generated|q_a [21] $end
$var wire 1 }( B_MemoryROM|altsyncram_component|auto_generated|q_a [20] $end
$var wire 1 ~( B_MemoryROM|altsyncram_component|auto_generated|q_a [19] $end
$var wire 1 !) B_MemoryROM|altsyncram_component|auto_generated|q_a [18] $end
$var wire 1 ") B_MemoryROM|altsyncram_component|auto_generated|q_a [17] $end
$var wire 1 #) B_MemoryROM|altsyncram_component|auto_generated|q_a [16] $end
$var wire 1 $) B_MemoryROM|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 %) B_MemoryROM|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 &) B_MemoryROM|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 ') B_MemoryROM|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 () B_MemoryROM|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 )) B_MemoryROM|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 *) B_MemoryROM|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 +) B_MemoryROM|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 ,) B_MemoryROM|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 -) B_MemoryROM|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 .) B_MemoryROM|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 /) B_MemoryROM|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 0) B_MemoryROM|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 1) B_MemoryROM|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 2) B_MemoryROM|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 3) B_MemoryROM|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 4) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 5) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 6) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 7) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 8) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 9) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 :) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 ;) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 <) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 =) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 >) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 ?) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 @) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$var wire 1 A) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$var wire 1 B) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 C) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$var wire 1 D) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0] $end
$var wire 1 E) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0] $end
$var wire 1 F) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0] $end
$var wire 1 G) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0] $end
$var wire 1 H) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0] $end
$var wire 1 I) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0] $end
$var wire 1 J) B_MemoryROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0] $end
$var wire 1 K) B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 L) B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 M) B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 N) B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 O) B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 P) B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 Q) B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 R) B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 S) B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 T) B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 U) B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 V) B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 W) B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$var wire 1 X) B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$var wire 1 Y) B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 Z) B_MemoryRAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
1u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
1/!
x0!
01!
12!
x3!
14!
15!
16!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
1n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
1B"
0C"
1D"
0E"
0F"
1G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
1T"
0U"
1V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
1f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
1+#
0,#
0-#
0.#
0/#
00#
11#
02#
03#
04#
05#
06#
17#
18#
19#
0:#
0;#
0<#
1=#
0>#
1?#
0@#
1A#
0B#
1C#
0D#
0E#
1F#
0G#
1H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
1Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
1`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
1n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
1f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
1B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
1Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
1Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
1a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
1i%
0j%
0k%
0l%
0m%
1n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
10&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
1O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
1W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
1m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
1?'
0@'
1A'
0B'
1C'
0D'
0E'
1F'
0G'
0H'
0I'
0J'
1K'
1L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
1V'
0W'
1X'
0Y'
0Z'
0['
0\'
0l'
zk'
0j'
zi'
0h'
zg'
0f'
ze'
0d'
zc'
0b'
za'
0`'
z_'
0^'
z]'
0|'
0{'
zz'
0y'
0x'
0w'
0v'
0u'
0t'
0s'
0r'
0q'
0p'
0o'
0n'
0m'
1P(
zO(
zN(
zM(
0L(
zK(
zJ(
zI(
zH(
0G(
0F(
zE(
zD(
zC(
zB(
zA(
z@(
z?(
z>(
z=(
z<(
z;(
z:(
z9(
z8(
07(
z6(
05(
z4(
z3(
z2(
z1(
z0(
z/(
z.(
z-(
z,(
z+(
z*(
z)(
z((
z'(
z&(
z%(
z$(
z#(
z"(
z!(
z~'
z}'
zV(
0U(
0T(
zS(
0R(
zQ(
zZ(
0Y(
0X(
0W(
0j(
0i(
0h(
0g(
0f(
0e(
0d(
0c(
0b(
0a(
0`(
0_(
0^(
0](
0\(
0[(
0z(
0y(
0x(
0w(
0v(
0u(
0t(
0s(
zr(
zq(
zp(
zo(
zn(
zm(
zl(
zk(
03)
02)
01)
00)
0/)
0.)
0-)
0,)
0+)
0*)
0))
0()
0')
0&)
0%)
0$)
0#)
0")
0!)
0~(
0}(
0|(
0{(
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
$end
#10000
1!
1C"
00!
1U'
1F"
1W'
0V'
0n!
1o!
0u
1t
#20000
0!
0C"
10!
#30000
1!
1C"
00!
15)
16)
1F)
12)
11)
1!)
0W'
1E"
18!
19!
1I!
0o!
1p!
1-!
1,!
1z
0t
1s
#40000
0!
0C"
10!
#50000
1!
1C"
00!
1x"
1t"
1N"
1L"
0E"
1F&
16&
1'#
1%#
1!#
1O'
1y&
00&
1F%
1'%
0n#
07#
16#
15#
1/#
0+#
1{"
0T"
1q!
1="
0p!
1r
1H
0s
0X'
1G&
17&
1L(
1P'
0m&
0B%
0W&
0O&
0i%
0a%
0Y%
0Q%
0%#
0B"
0/!
1H&
1;&
1(&
1&&
1^#
1:&
1'&
1=&
1)&
1,&
#60000
0!
0C"
10!
#70000
1!
1C"
00!
0F"
1"#
0N"
0G"
1.#
0'#
0!#
1r!
0q!
1q
0r
1G'
1U(
0L(
#80000
0!
0C"
10!
#90000
1!
1C"
00!
1H'
10#
1##
0"#
0F'
1#'
0U(
0.#
1s!
0r!
1p
0q
0G'
1p#
#100000
0!
0C"
10!
#110000
1!
1C"
00!
0H'
1>&
1-&
1q#
00#
1$#
0##
1?&
1!$
1.&
1F'
0#'
0K'
1s#
1j#
1t!
0s!
1o
0p
0n%
0p#
0P(
1l'
0L'
1v"
1|'
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1{'
1y'
1x'
1w'
1v'
1u'
#120000
0!
0C"
10!
#130000
1!
1C"
00!
0U'
0q#
1M'
1@&
1/&
1t#
0$#
1V'
1G"
0|'
1g"
15'
1|#
13'
1%&
1K'
0s#
0j#
1n!
1N!
1_!
1`!
1*"
0t!
1u
1C
12
11
1[
0o
1X'
0H&
1}#
0&&
1+$
1P(
0l'
1L'
0v"
0g"
1B"
1/!
0:&
1&&
0'&
1u%
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0{'
0y'
0x'
0w'
0v'
0u'
0=&
1'&
0)&
1v%
1)&
0,&
1x%
1,&
1{%
#140000
0!
0C"
10!
#150000
1!
1C"
00!
1U'
1F"
1W'
0t#
0V'
0n!
1o!
0*"
0u
1t
0[
#160000
0!
0C"
10!
#170000
1!
1C"
00!
1D)
05)
06)
1I)
1H)
1#)
02)
01)
1|(
1}(
0W'
1E"
1G!
08!
09!
1L!
1K!
0o!
1p!
1|
0-!
0,!
1w
1x
0t
1s
#180000
0!
0C"
10!
#190000
1!
1C"
00!
1N'
0x"
0t"
1P"
1N"
1M"
0E"
1X"
0F&
06&
0y&
0F%
0'%
1n#
17#
06#
0/#
1+#
0{"
0P'
05#
1@"
1q!
1?"
0p!
1E
1r
1F
0s
0X'
1Y"
0G&
07&
1m&
0)&
0x%
1B%
1W&
1O&
1i%
1a%
1Y%
1Q%
0B"
0/!
1Z"
1H&
0}#
0&&
0^#
0,&
0{%
1:&
1&&
0+$
0'&
1'&
0u%
0v%
#200000
0!
0C"
10!
#210000
1!
1C"
00!
0F"
1["
0N"
0G"
1G#
1@#
0X"
1|!
0q!
1g
0r
1D&
14&
0Y"
1E&
15&
0Z"
#220000
0!
0C"
10!
#230000
1!
1C"
00!
1\"
0["
1}!
0|!
1f
0g
#240000
0!
0C"
10!
#250000
1!
1C"
00!
1]"
0\"
0f"
1~!
0}!
1e
0f
0P(
1l'
0L'
1v"
1g"
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1{'
1y'
1x'
1w'
1v'
1u'
#260000
0!
0C"
10!
#270000
1!
1C"
00!
0U'
0M'
1y"
0]"
1V'
1G"
1|'
0g"
0{'
1j'
0G#
0@#
1f"
1n!
0N!
1O!
0~!
1u
0C
1B
0e
1X'
0j'
0D&
04&
1P(
0l'
1L'
0v"
1B"
1/!
0E&
05&
0|'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0y'
0x'
0w'
0v'
0u'
#280000
0!
0C"
10!
#290000
1!
1C"
00!
1U'
1F"
1W'
0V'
0n!
1o!
0u
1t
#300000
0!
0C"
10!
#310000
1!
1C"
00!
14)
1G)
15)
0F)
13)
1~(
12)
0!)
0W'
1E"
17!
1J!
18!
0I!
0o!
1p!
1.!
1y
1-!
0z
0t
1s
#320000
0!
0C"
10!
#330000
1!
1C"
00!
1x"
1H"
1z"
1N"
0L"
0E"
1F&
1_#
0O'
1X"
1>"
1q!
0="
0p!
1G
1r
0H
0s
0X'
1G&
1y#
1Y"
0B"
0/!
0H&
1}#
1&'
1b#
1b"
0:&
0&&
1+$
1a#
0'&
1u%
1v%
#340000
0!
0C"
10!
#350000
1!
1C"
00!
0F"
1c"
0N"
0G"
0?#
0X"
13"
0q!
1R
0r
1E&
1s(
1t(
1u(
1v(
1w(
1x(
1y(
1z(
1@#
0Y"
0b"
#360000
0!
0C"
10!
#370000
1!
1C"
00!
1d"
0c"
14"
03"
1Q
0R
#380000
0!
0C"
10!
#390000
1!
1C"
00!
1e"
0d"
0f"
15"
04"
1P
0Q
0P(
1l'
0L'
1v"
1|'
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1y'
1x'
1w'
1v'
1u'
#400000
0!
0C"
10!
#410000
1!
1C"
00!
0U'
1M'
0e"
1V'
1G"
0|'
1w#
1g"
1?#
1f"
1n!
1N!
05"
1u
1C
0P
1X'
1j'
0E&
0w#
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0@#
1P(
0l'
1L'
0v"
0g"
1B"
1/!
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0y'
0x'
0w'
0v'
0u'
0j'
#420000
0!
0C"
10!
#430000
1!
1C"
00!
1U'
1F"
1W'
0V'
0n!
1o!
0u
1t
#440000
0!
0C"
10!
#450000
1!
1C"
00!
1C)
1B)
1A)
1@)
1?)
1>)
1=)
1<)
0G)
16)
17)
18)
19)
1:)
1;)
1$)
1%)
1&)
1')
1()
1))
1*)
1+)
0~(
11)
10)
1/)
1.)
1-)
1,)
0W'
1E"
1F!
1E!
1D!
1C!
1B!
1A!
1@!
1?!
0J!
19!
1:!
1;!
1<!
1=!
1>!
0o!
1p!
1}
1~
1!!
1"!
1#!
1$!
1%!
1&!
0y
1,!
1+!
1*!
1)!
1(!
1'!
0t
1s
#460000
0!
0C"
10!
#470000
1!
1C"
00!
1n&
1)%
1|$
1t$
1k$
1`$
1V#
1M#
1t"
1r"
1p"
1n"
1l"
1K"
0z"
1N"
0E"
1s&
1-%
1#%
1x$
1p$
1g$
1[#
1R#
16&
1s%
1'$
10$
16$
1g&
10&
1X"
0>"
1q!
0p!
0G
1r
0s
0X'
1!'
1t&
1@%
1.%
1M%
1%%
1z$
1r$
1i$
1/%
1T#
17&
1t%
1*$
1)$
1($
18$
11$
1@$
17$
1h&
1Y"
0B"
0/!
0m&
1l&
0Q%
0B%
1A%
1O%
0Y%
1&%
0a%
1W%
1{$
0i%
1_%
1s$
0O&
1g%
1j$
0W&
1M&
1K&
1U&
1U#
1&&
1^#
0u%
1w%
1,$
1Y$
1W$
1J$
13$
1A$
1>$
1i&
1]&
1^"
1'&
0v%
0W$
12$
1X$
1I$
1?$
1\&
0X$
19$
03$
10%
0>$
0I$
0i&
12%
0?$
0\&
0U&
14%
0M&
16%
0g%
18%
0_%
1:%
0W%
1<%
0O%
1>%
1v&
1"'
#480000
0!
0C"
10!
#490000
1!
1C"
00!
0F"
1_"
0N"
0G"
0A#
0X"
1!"
0q!
1d
0r
0?&
0.&
1j#
0F#
0Y"
1s(
1t(
1u(
1v(
1w(
1x(
1y(
1z(
0^"
#500000
0!
0C"
10!
#510000
1!
1C"
00!
0@&
0/&
1`"
0_"
05'
0|#
03'
0%&
0_!
0`!
1""
0!"
02
01
1c
0d
1H&
0}#
0&&
1:&
1&&
0+$
0'&
1'&
1u%
0,$
1v%
1W$
02$
1X$
09$
13$
00%
1>$
1I$
1i&
02%
1?$
1\&
1U&
04%
1M&
06%
1g%
08%
1_%
0:%
1W%
0<%
1O%
0>%
0v&
0"'
#520000
0!
0C"
10!
#530000
1!
1C"
00!
1L)
1i(
1a"
0`"
1?&
0f"
1#"
0""
1b
0c
0P(
1l'
0L'
1v"
1g"
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1y'
1x'
1w'
1v'
1u'
1j'
#540000
0!
0C"
10!
#550000
1!
1C"
00!
0U'
0M'
1@&
0y"
1w"
0a"
1V'
1G"
1|'
0g"
15'
1|#
1{'
0j'
0v"
1A#
1f"
1n!
0N!
1_!
0O!
1P!
0#"
1u
0C
12
0B
1A
0b
1X'
0H&
1}#
1.&
0j#
1F#
1P(
0l'
1L'
1B"
1/!
0:&
0&&
1+$
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0|'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0{'
0y'
0x'
0w'
0v'
0u'
0'&
0u%
1,$
0v%
0W$
12$
0X$
19$
03$
10%
0>$
0I$
0i&
12%
0?$
0\&
0U&
14%
0M&
16%
0g%
18%
0_%
1:%
0W%
1<%
0O%
1>%
1v&
1"'
#560000
0!
0C"
10!
#570000
1!
1C"
00!
1U'
1F"
1W'
0V'
0n!
1o!
0u
1t
#580000
0!
0C"
10!
#590000
1!
1C"
00!
04)
0D)
0C)
0B)
0A)
0@)
0?)
0>)
0=)
0<)
1G)
05)
06)
07)
08)
09)
0:)
0I)
0;)
03)
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
1~(
02)
01)
00)
0/)
0.)
0-)
0|(
0,)
0W'
1E"
07!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
1J!
08!
09!
0:!
0;!
0<!
0=!
0L!
0>!
0o!
1p!
0.!
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
1y
0-!
0,!
0+!
0*!
0)!
0(!
0w
0'!
0t
1s
#600000
0!
0C"
10!
#610000
1!
1C"
00!
0N'
0n&
0)%
0|$
0t$
0k$
0`$
0V#
0M#
0x"
0t"
0r"
0p"
0n"
0l"
0K"
0H"
1z"
0P"
1N"
0E"
1!#
0s&
0-%
0#%
0x$
0p$
0g$
0[#
0R#
0F&
06&
0s%
0'$
00$
06$
0g&
0_#
00&
1N%
1C%
0`#
1I#
08#
16#
1/#
0+#
1{"
1>"
0@"
1q!
0p!
1G
0E
1r
0s
0X'
1L(
0!'
0t&
0@%
0.%
0M%
0%%
0z$
0r$
0i$
0/%
0T#
0G&
07&
0t%
0*$
0)$
0($
08$
01$
0@$
07$
0h&
0y#
1W&
1O&
1i%
1a%
1Y%
1Q%
19&
0l&
0]&
0K&
0;&
0(&
0w%
0A%
0&%
0{$
0s$
0j$
0Y$
0J$
0A$
0b#
0U#
0B"
0/!
0"'
0v&
0Q%
0Y%
0>%
0a%
1W%
0<%
0i%
1_%
0:%
0O&
1g%
08%
0W&
1M&
06%
1U&
04%
1H&
09&
0}#
1&&
0+$
0^#
0,$
1W$
02$
09$
00%
1i&
02%
0&'
1=&
0W%
0_%
0g%
0M&
0=&
0&&
0W$
0i&
0U&
#620000
0!
0C"
10!
#630000
1!
1C"
00!
0F"
1"#
0N"
0G"
1.#
0!#
1r!
0q!
1q
0r
1G'
1U(
0L(
#640000
0!
0C"
10!
#650000
1!
1C"
00!
1H'
10#
1##
0"#
0F'
0U(
0.#
1s!
0r!
1p
0q
0G'
1p#
#660000
0!
0C"
10!
#670000
1!
1C"
00!
0H'
0>&
0-&
1q#
00#
1$#
0##
0?&
0!$
0.&
1F'
0K'
1s#
1j#
1t!
0s!
1o
0p
1n%
0p#
0P(
1l'
0L'
1|'
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1{'
1y'
1x'
1w'
1v'
1u'
#680000
0!
0C"
10!
#690000
1!
1C"
00!
0U'
1o%
0q#
1M'
0@&
1t#
0$#
1V'
1G"
0|'
1g"
05'
0|#
0a#
1K'
0s#
0j#
1n!
1N!
0_!
1*"
0t!
1u
1C
02
1[
0o
1X'
0H&
1P(
0l'
1L'
0g"
1B"
1/!
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0{'
0y'
0x'
0w'
0v'
0u'
#700000
0!
0C"
10!
#710000
1!
1C"
00!
1U'
1p%
1F"
1W'
0t#
0V'
1O'
1q%
0n!
1o!
0*"
0u
1t
0[
1r%
#720000
0!
0C"
10!
#730000
1!
1C"
00!
0G)
15)
0H)
1F)
0~(
12)
0}(
1!)
0W'
1E"
0J!
18!
0K!
1I!
0o!
1p!
0y
1-!
0x
1z
0t
1s
#740000
0!
0C"
10!
#750000
1!
1C"
00!
1x"
0z"
1N"
0M"
1L"
0E"
1F&
1P'
1y&
0N%
1F%
0C%
1'%
0n#
1`#
0I#
18#
07#
1'#
1!#
15#
0>"
1q!
0?"
1="
0p!
0G
1r
0F
1H
0s
0X'
1G&
1L(
0B"
0/!
1H&
1;&
1:&
1=&
#760000
0!
0C"
10!
#770000
1!
1C"
00!
0F"
1"#
0N"
0G"
1.#
0'#
0!#
1r!
0q!
1q
0r
1G'
1U(
0L(
#780000
0!
0C"
10!
#790000
1!
1C"
00!
1H'
10#
1##
0"#
0F'
1#'
0U(
0.#
1s!
0r!
1p
0q
0G'
1p#
#800000
0!
0C"
10!
#810000
1!
1C"
00!
0H'
1>&
1q#
00#
1$#
0##
1?&
1!$
1F'
0#'
0K'
1s#
1j#
1t!
0s!
1o
0p
0n%
0p#
0P(
1l'
0L'
1g"
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1{'
1y'
1x'
1w'
1v'
1u'
#820000
0!
0C"
10!
#830000
1!
1C"
00!
0U'
0o%
0q#
0M'
1@&
1t#
0$#
1y"
1V'
1G"
1|'
0g"
15'
1|#
1K'
0s#
0j#
0{'
1j'
1h"
1n!
0N!
1_!
1*"
0t!
1O!
1u
0C
12
1[
0o
1B
1X'
0j'
0h"
0H&
1}#
1P(
0l'
1L'
1B"
1/!
0:&
1&&
0|'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0y'
0x'
0w'
0v'
0u'
0=&
1'&
1)&
1,&
#840000
0!
0C"
10!
#850000
1!
1C"
00!
1U'
0p%
1F"
1W'
0t#
0V'
0q%
0n!
1o!
0*"
0u
1t
0[
0r%
#860000
0!
0C"
10!
#870000
1!
1C"
00!
14)
1D)
1I)
1H)
13)
1#)
1|(
1}(
0W'
1E"
17!
1G!
1L!
1K!
0o!
1p!
1.!
1|
1w
1x
0t
1s
#880000
0!
0C"
10!
#890000
1!
1C"
00!
1N'
1H"
1P"
1N"
1M"
0E"
1X"
1_#
0y&
0F%
0'%
1n#
17#
06#
0/#
1+#
0{"
0P'
05#
1@"
1q!
1?"
0p!
1E
1r
1F
0s
0X'
1Y"
1y#
1m&
0)&
1B%
1W&
1O&
1i%
1a%
1Y%
1Q%
0B"
0/!
1Z"
1&'
1b#
0,&
1a#
#900000
0!
0C"
10!
#910000
1!
1C"
00!
0F"
1["
0N"
0G"
1G#
1@#
0X"
1|!
0q!
1g
0r
1D&
1y(
1z(
0Y"
1E&
0Z"
#920000
0!
0C"
10!
#930000
1!
1C"
00!
1\"
0["
1}!
0|!
1f
0g
#940000
0!
0C"
10!
#950000
1!
1C"
00!
1]"
0\"
0f"
1~!
0}!
1e
0f
0P(
1l'
0L'
1|'
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1y'
1x'
1w'
1v'
1u'
#960000
0!
0C"
10!
#970000
1!
1C"
00!
0U'
1M'
0]"
1V'
1G"
0|'
1g"
0G#
0@#
1f"
1n!
1N!
0~!
1u
1C
0e
1X'
1j'
1h"
0D&
0y(
0z(
1P(
0l'
1L'
0g"
1B"
1/!
0E&
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0y'
0x'
0w'
0v'
0u'
0j'
0h"
#980000
0!
0C"
10!
#990000
1!
1C"
00!
1U'
1F"
1W'
0V'
0n!
1o!
0u
1t
#1000000
0!
0C"
10!
#1010000
1!
1C"
00!
0D)
0I)
0H)
0#)
0|(
0}(
0W'
1E"
0G!
0L!
0K!
0o!
1p!
0|
0w
0x
0t
1s
#1020000
0!
0C"
10!
#1030000
1!
1C"
00!
0N'
0P"
1N"
0M"
0E"
1'#
1!#
1y&
1F%
1'%
0n#
07#
16#
1/#
0+#
1{"
1P'
15#
0@"
1q!
0?"
0p!
0E
1r
0F
0s
0X'
1L(
0m&
1)&
0B%
1c#
0W&
0O&
0i%
0a%
0Y%
0Q%
0B"
0/!
1,&
1g#
#1040000
0!
0C"
10!
#1050000
1!
1C"
00!
0F"
1"#
0N"
0G"
1.#
0'#
0!#
1r!
0q!
1q
0r
1G'
1U(
0L(
#1060000
0!
0C"
10!
#1070000
1!
1C"
00!
1H'
10#
1##
0"#
0F'
1#'
0U(
0.#
1s!
0r!
1p
0q
0G'
1p#
#1080000
0!
0C"
10!
#1090000
1!
1C"
00!
0H'
0>&
1-&
1q#
1h#
00#
1$#
0##
0?&
1.&
1i#
1F'
0#'
0K'
1s#
1j#
1t!
0s!
1o
0p
0p#
0P(
1l'
0L'
1g"
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1y'
1x'
1w'
1v'
1u'
1j'
1h"
#1100000
0!
0C"
10!
#1110000
1!
1C"
00!
0U'
0q#
0M'
0@&
1/&
1t#
1k#
0$#
0y"
0w"
1s"
1V'
1G"
1|'
0g"
05'
0|#
13'
1(&
1%&
17'
1z#
1f#
1K'
0s#
0j#
1{'
0j'
0h"
1v"
0y'
1h'
1n!
0N!
0_!
1`!
1*"
1^!
0t!
0O!
0P!
1Q!
1u
0C
02
11
1[
13
0o
0B
0A
1@
1X'
1H&
0}#
0&&
1+$
0&'
1{#
1P(
0l'
1L'
0v"
0h'
1B"
1/!
1:&
1&&
0+$
0'&
1u%
0a#
0H&
1}#
0|'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0{'
0x'
0w'
0v'
0u'
1=&
1'&
0u%
0)&
1v%
0c#
0:&
0&&
1+$
1)&
0v%
0,&
1x%
0g#
0=&
0'&
1u%
1,&
0x%
1{%
0)&
1v%
0{%
0,&
1x%
1{%
#1120000
0!
0C"
10!
#1130000
1!
1C"
00!
1U'
1F"
1W'
0t#
0V'
0n!
1o!
0*"
0u
1t
0[
#1140000
0!
0C"
10!
#1150000
1!
1C"
00!
1D)
1I)
1H)
0F)
1#)
1|(
1}(
0!)
0W'
1E"
1G!
1L!
1K!
0I!
0o!
1p!
1|
1w
1x
0z
0t
1s
#1160000
0!
0C"
10!
#1170000
1!
1C"
00!
1N'
1P"
1N"
1M"
0L"
0E"
1X"
0y&
0F%
0'%
1n#
17#
06#
0/#
1+#
0{"
0P'
05#
0O'
10&
1@"
1q!
1?"
0="
0p!
1E
1r
1F
0H
0s
0X'
1Y"
1m&
0x%
1B%
1W&
1O&
1i%
1a%
1Y%
1Q%
0B"
0/!
1^"
0{%
#1180000
0!
0C"
10!
#1190000
1!
1C"
00!
0F"
1_"
0N"
0G"
0A#
0X"
1!"
0q!
1d
0r
1?&
0.&
1j#
0i#
0F#
0Y"
1y(
1z(
0^"
#1200000
0!
0C"
10!
#1210000
1!
1C"
00!
1@&
0/&
0k#
1`"
0_"
15'
1|#
03'
0(&
0%&
07'
0z#
0f#
1_!
0`!
0^!
1""
0!"
12
01
03
1c
0d
1H&
1&&
0+$
1&'
0{#
1:&
1'&
0u%
1a#
0H&
0v%
0:&
#1220000
0!
0C"
10!
#1230000
1!
1C"
00!
1a"
0`"
0f"
1#"
0""
1b
0c
0P(
1l'
0L'
1v"
1|'
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1{'
1x'
1w'
1v'
1u'
#1240000
0!
0C"
10!
#1250000
1!
1C"
00!
0U'
1M'
0a"
1V'
1G"
0|'
1g"
1A#
1f"
1n!
1N!
0#"
1u
1C
0b
1X'
0?&
1.&
0j#
1i#
1F#
1P(
0l'
1L'
0v"
0g"
1B"
1/!
0y(
0z(
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0{'
0x'
0w'
0v'
0u'
#1260000
0!
0C"
10!
#1270000
1!
1C"
00!
1U'
1F"
1W'
0V'
0n!
1o!
0u
1t
#1280000
0!
0C"
10!
#1290000
1!
1C"
00!
0D)
1G)
0I)
0H)
1F)
0#)
1~(
0|(
0}(
1!)
0W'
1E"
0G!
1J!
0L!
0K!
1I!
0o!
1p!
0|
1y
0w
0x
1z
0t
1s
#1300000
0!
0C"
10!
#1310000
1!
1C"
00!
0N'
1z"
0P"
1N"
0M"
1L"
0E"
1!#
1y&
00&
1F%
1'%
1l#
0=#
07#
16#
1/#
0+#
1{"
15#
1>"
0@"
1q!
0?"
1="
0p!
1G
0E
1r
0F
1H
0s
0X'
1L(
1^#
1>#
0m&
1)&
0B%
1c#
0W&
0O&
0i%
0a%
0Y%
0Q%
0B"
0/!
1t&
1i&
1U&
1M&
1H&
0&&
1t%
1g%
1_%
1W%
1M%
1.%
1W$
17$
11$
1+$
1)$
0}#
1,&
1g#
1w&
1\&
1V&
1N&
1:&
0'&
1h%
1`%
1X%
1O%
1?%
1X$
1>$
13$
1,$
1&&
0+$
1{&
1^&
1X&
1P&
1=&
0)&
1j%
1b%
1Z%
1P%
1H%
1Z$
1?$
1I$
0W$
12$
1'&
1u%
0,$
1a&
0,&
1R%
1]$
1B$
1K$
0X$
19$
03$
1)&
1v%
1W$
02$
1E$
1N$
0Z$
10%
0>$
0I$
1,&
1x%
1X$
09$
13$
0]$
0i&
12%
0?$
0K$
1{%
1Z$
00%
1>$
1I$
0\&
0U&
14%
0B$
0N$
1]$
1i&
02%
1?$
1K$
0^&
0V&
0M&
16%
0E$
1\&
1U&
04%
1B$
1N$
0a&
0X&
0N&
0g%
18%
1^&
1V&
1M&
06%
1E$
0P&
0h%
0_%
1:%
1a&
1X&
1N&
1g%
08%
0j%
0`%
0W%
1<%
1P&
1h%
1_%
0:%
0b%
0X%
0O%
1>%
1j%
1`%
1W%
0<%
0Z%
0P%
1v&
0?%
1b%
1X%
1O%
0>%
0R%
1"'
0w&
0H%
1Z%
1P%
0v&
1?%
0{&
1R%
0"'
1w&
1H%
1{&
#1320000
0!
0C"
10!
#1330000
1!
1C"
00!
0F"
1"#
0N"
0G"
1.#
0!#
1r!
0q!
1q
0r
1G'
1U(
0L(
#1340000
0!
0C"
10!
#1350000
1!
1C"
00!
1H'
10#
1##
0"#
0F'
0U(
0.#
1s!
0r!
1p
0q
0G'
1p#
#1360000
0!
0C"
10!
#1370000
1!
1C"
00!
0H'
1|&
1b&
1Y&
1Q&
1>&
1|%
1k%
1c%
1[%
1S%
1I%
1^$
1O$
1F$
1q#
00#
1$#
0##
1}&
11&
1m%
1c&
1_$
1Z&
1l%
1R&
1?&
1}%
1d$
1d%
1\%
1T%
1J%
1%$
1P$
1G$
1F'
0K'
1s#
1j#
1t!
0s!
1o
0p
0p#
0P(
1l'
0L'
1v"
1g"
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1{'
1x'
1w'
1v'
1u'
#1380000
0!
0C"
10!
#1390000
1!
1C"
00!
0U'
12&
0q#
0M'
1~&
1d&
1[&
1S&
1/&
1~%
1e%
1]%
1U%
1K%
1e$
1Q$
1H$
1&$
1t#
1k#
0$#
1y"
1V'
1G"
1|'
0g"
1u&
1l&
1E%
1m#
1)'
1]&
11%
13%
1U#
1K&
15%
13'
1(&
1%&
11'
1!&
1w%
19%
1s$
1;%
1{$
1=%
1&%
1A%
1(%
17%
1j$
1-'
1R$
1J$
1+'
1A$
1=$
1/'
1Y$
1V$
17'
1z#
1f#
1K'
0s#
0j#
0{'
1j'
1n!
0N!
1m!
1e!
1f!
1g!
1`!
1a!
1i!
1j!
1k!
1l!
1h!
1c!
1d!
1b!
1*"
1^!
0t!
1O!
1u
0C
1$
1,
1+
1*
11
10
1(
1'
1&
1%
1)
1.
1-
1/
1[
13
0o
1B
1X'
0j'
1"'
0w&
1m&
1G%
1o#
0i&
12%
0U&
14%
0M&
16%
0&&
1+$
0u%
1,$
0_%
1:%
0W%
1<%
0O%
1>%
1B%
1v&
0?%
0g%
18%
19$
03$
10%
0>$
0W$
12$
0&'
1{#
1P(
0l'
1L'
0v"
1B"
1/!
0{&
0H%
0\&
1U&
0V&
1M&
0N&
1g%
0'&
1u%
0v%
1W$
0`%
1W%
0X%
1O%
0P%
1?%
1w&
0h%
1_%
1>$
0I$
1i&
0?$
0X$
13$
0a#
0H&
1}#
0|'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0x'
0w'
0v'
0u'
0^&
1V&
0X&
1N&
0P&
1h%
0)&
1v%
0x%
1X$
0b%
1X%
0Z%
1P%
0R%
1H%
1{&
0j%
1`%
1?$
0K$
1\&
0B$
0Z$
1I$
0c#
0:&
1&&
0a&
1X&
1P&
1j%
0,&
1x%
0{%
1Z$
1Z%
1R%
1b%
1B$
0N$
1^&
0E$
0]$
1K$
0g#
0=&
1'&
1{%
1]$
1E$
1a&
1N$
1)&
1,&
#1400000
0!
0C"
10!
#1410000
1!
1C"
00!
1U'
13&
1F"
1W'
0t#
0V'
1O'
14&
0n!
1o!
0*"
0u
1t
0[
1P'
15&
#1420000
0!
0C"
10!
#1430000
1!
1C"
00!
04)
0G)
05)
0F)
03)
0~(
02)
0!)
0W'
1E"
07!
0J!
08!
0I!
0o!
1p!
0.!
0y
0-!
0z
0t
1s
#1440000
0!
0C"
10!
#1450000
1!
1C"
00!
0x"
0H"
0z"
1N"
0L"
0E"
0F&
0_#
0O'
0y&
1A&
10&
0F%
0'%
0l#
1=#
17#
06#
0/#
1+#
1'#
0{"
1T"
1!#
05#
0>"
1q!
0="
0p!
0G
1r
0H
0s
0X'
0G&
0y#
0f#
0P'
01&
0w&
0?%
0m#
0^#
0>#
0^&
0V&
0N&
0)&
0x%
0h%
0`%
0X%
0P%
0E%
0Z$
0K$
0B$
1W&
1O&
1i%
1a%
1Y%
1Q%
1%#
0A&
0B"
0/!
1&'
0{#
0{&
0H%
0o#
0t&
0i&
0U&
0M&
0&&
0t%
0g%
0_%
0W%
0M%
0.%
0W$
07$
01$
0)$
0a&
0X&
0P&
0,&
0{%
0j%
0b%
0Z%
0R%
0G%
0]$
0N$
0E$
1a#
1H&
0}#
0\&
0'&
0u%
0O%
0X$
0>$
03$
1:&
1&&
0+$
0v%
0?$
0I$
1'&
1u%
0,$
1v%
1W$
02$
1X$
09$
13$
00%
1>$
1I$
1i&
02%
1?$
1\&
1U&
04%
1M&
06%
1g%
08%
1_%
0:%
1W%
0<%
1O%
0>%
0v&
0"'
#1460000
0!
0C"
10!
#1470000
1!
1C"
00!
0F"
1&#
0N"
0G"
0K'
0'#
0%#
0!#
1u!
0q!
1n
0r
0P(
1l'
0L'
1v"
1|'
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1x'
1w'
1v'
1u'
#1480000
0!
0C"
10!
#1490000
1!
1C"
00!
0U'
1M'
0&#
1V'
1G"
0|'
1g"
1K'
1n!
1N!
0u!
1u
1C
0n
1X'
1j'
1P(
0l'
1L'
0v"
0g"
1B"
1/!
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0x'
0w'
0v'
0u'
0j'
#1500000
0!
0C"
10!
#1510000
1!
1C"
00!
1U'
1F"
1W'
0V'
0n!
1o!
0u
1t
#1520000
0!
0C"
10!
#1530000
1!
1C"
00!
0W'
1E"
0o!
1p!
0t
1s
#1540000
0!
0C"
10!
#1550000
1!
1C"
00!
1N"
0E"
1'#
1%#
1!#
1q!
0p!
1r
0s
0X'
0B"
0/!
#1560000
0!
0C"
10!
#1570000
1!
1C"
00!
0F"
1&#
0N"
0G"
0K'
0'#
0%#
0!#
1u!
0q!
1n
0r
0P(
1l'
0L'
1v"
1g"
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1x'
1w'
1v'
1u'
1j'
#1580000
0!
0C"
10!
#1590000
1!
1C"
00!
0U'
0M'
0&#
0y"
1w"
1V'
1G"
1|'
0g"
1K'
1{'
0j'
0v"
1n!
0N!
0u!
0O!
1P!
1u
0C
0n
0B
1A
1X'
1P(
0l'
1L'
1B"
1/!
0|'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0{'
0x'
0w'
0v'
0u'
#1600000
0!
0C"
10!
#1610000
1!
1C"
00!
1U'
1F"
1W'
0V'
0n!
1o!
0u
1t
#1620000
0!
0C"
10!
#1630000
1!
1C"
00!
0W'
1E"
0o!
1p!
0t
1s
#1640000
0!
0C"
10!
#1650000
1!
1C"
00!
1N"
0E"
1'#
1%#
1!#
1q!
0p!
1r
0s
0X'
0B"
0/!
#1660000
0!
0C"
10!
#1670000
1!
1C"
00!
0F"
1&#
0N"
0G"
0K'
0'#
0%#
0!#
1u!
0q!
1n
0r
0P(
1l'
0L'
1|'
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1{'
1x'
1w'
1v'
1u'
#1680000
0!
0C"
10!
#1690000
1!
1C"
00!
0U'
1M'
0&#
1V'
1G"
0|'
1g"
1K'
1n!
1N!
0u!
1u
1C
0n
1X'
1P(
0l'
1L'
0g"
1B"
1/!
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0{'
0x'
0w'
0v'
0u'
#1700000
0!
0C"
10!
#1710000
1!
1C"
00!
1U'
1F"
1W'
0V'
0n!
1o!
0u
1t
#1720000
0!
0C"
10!
#1730000
1!
1C"
00!
0W'
1E"
0o!
1p!
0t
1s
#1740000
0!
0C"
10!
#1750000
1!
1C"
00!
1N"
0E"
1'#
1%#
1!#
1q!
0p!
1r
0s
0X'
0B"
0/!
#1760000
0!
0C"
10!
#1770000
1!
1C"
00!
0F"
1&#
0N"
0G"
0K'
0'#
0%#
0!#
1u!
0q!
1n
0r
0P(
1l'
0L'
1g"
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1{'
1x'
1w'
1v'
1u'
#1780000
0!
0C"
10!
#1790000
1!
1C"
00!
0U'
0M'
0&#
1y"
1V'
1G"
1|'
0g"
1K'
0{'
1j'
1h"
1n!
0N!
0u!
1O!
1u
0C
0n
1B
1X'
0j'
0h"
1P(
0l'
1L'
1h'
1B"
1/!
0h'
0|'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0x'
0w'
0v'
0u'
#1800000
0!
0C"
10!
#1810000
1!
1C"
00!
1U'
1F"
1W'
0V'
0n!
1o!
0u
1t
#1820000
0!
0C"
10!
#1830000
1!
1C"
00!
0W'
1E"
0o!
1p!
0t
1s
#1840000
0!
0C"
10!
#1850000
1!
1C"
00!
1N"
0E"
1'#
1%#
1!#
1q!
0p!
1r
0s
0X'
0B"
0/!
#1860000
0!
0C"
10!
#1870000
1!
1C"
00!
0F"
1&#
0N"
0G"
0K'
0'#
0%#
0!#
1u!
0q!
1n
0r
0P(
1l'
0L'
1|'
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1x'
1w'
1v'
1u'
#1880000
0!
0C"
10!
#1890000
1!
1C"
00!
0U'
1M'
0&#
1V'
1G"
0|'
1g"
1K'
1n!
1N!
0u!
1u
1C
0n
1X'
1j'
1h"
1P(
0l'
1L'
0g"
1B"
1/!
1h'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0x'
0w'
0v'
0u'
0j'
0h"
0h'
#1900000
0!
0C"
10!
#1910000
1!
1C"
00!
1U'
1F"
1W'
0V'
0n!
1o!
0u
1t
#1920000
0!
0C"
10!
#1930000
1!
1C"
00!
0W'
1E"
0o!
1p!
0t
1s
#1940000
0!
0C"
10!
#1950000
1!
1C"
00!
1N"
0E"
1'#
1%#
1!#
1q!
0p!
1r
0s
0X'
0B"
0/!
#1960000
0!
0C"
10!
#1970000
1!
1C"
00!
0F"
1&#
0N"
0G"
0K'
0'#
0%#
0!#
1u!
0q!
1n
0r
0P(
1l'
0L'
1g"
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1x'
1w'
1v'
1u'
1j'
1h"
1h'
#1980000
0!
0C"
10!
#1990000
1!
1C"
00!
0U'
0M'
0&#
0y"
0w"
0s"
1q"
1V'
1G"
1|'
0g"
1K'
1{'
0j'
0h"
1v"
1y'
0h'
0x'
1n!
0N!
0u!
0O!
0P!
0Q!
1R!
1u
0C
0n
0B
0A
0@
1?
1X'
1P(
0l'
1L'
0v"
1B"
1/!
0|'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0{'
0y'
0w'
0v'
0u'
#1999000
0#
0!
0D"
0C"
10!
1:#
14#
0|&
0b&
0Y&
0Q&
0>&
03&
02&
0-&
0|%
0k%
0c%
0[%
0S%
0I%
0^$
0O$
0F$
0h#
0~&
0d&
0[&
0S&
0@&
0/&
0~%
0e%
0]%
0U%
0K%
0e$
0Q$
0H$
0&$
0k#
0q"
0}&
0m%
0c&
0_$
0Z&
0l%
0R&
0?&
0!$
04&
0.&
0}%
0d$
0d%
0\%
0T%
0J%
0%$
0P$
0G$
0i#
0u&
0l&
0)'
0]&
01%
03%
0U#
0K&
05%
05'
0;&
0|#
03'
0(&
0%&
01'
0!&
0w%
09%
0s$
0;%
0{$
0=%
0&%
0A%
0(%
07%
0j$
0-'
0R$
0J$
0+'
0A$
0=$
0/'
0Y$
0V$
07'
0z#
0b#
0m!
0e!
0f!
0g!
0_!
0`!
0a!
0i!
0j!
0k!
0l!
0h!
0c!
0d!
0b!
0^!
0R!
0$
0,
0+
0*
02
01
00
0(
0'
0&
0%
0)
0.
0-
0/
03
0?
1n%
05&
0i&
0U&
0M&
0H&
0&&
0u%
0_%
0W%
0O%
0g%
03$
0>$
0W$
0&'
0\&
0:&
0'&
0v%
0I$
0?$
0X$
0a#
#2000000
