Design a 4-to-1 multiplexer (MUX) by instantiating three 2-to-1 multiplexers

Requirements:

Module name: mux4to1
Inputs:
d0, d1, d2, d3 → four 1-bit data inputs
sel → 2-bit select input
Output:
y → selected data output (1-bit)
<img width="1200" height="800" alt="mux4to1" src="https://github.com/user-attachments/assets/47df9c5a-b4eb-44d3-bc8e-4de9d2168980" />
