Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/22.1std/questa_fse/win64/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off MEF -c MEF --vector_source="C:/Users/Tiago/Desktop/Teste2ISD/Ex1e2/MEF.vwf" --testbench_file="C:/Users/Tiago/Desktop/Teste2ISD/Ex1e2/simulation/qsim/MEF.vwf.vht"

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function free

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Dec 22 09:55:51 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off MEF -c MEF --vector_source=C:/Users/Tiago/Desktop/Teste2ISD/Ex1e2/MEF.vwf --testbench_file=C:/Users/Tiago/Desktop/Teste2ISD/Ex1e2/simulation/qsim/MEF.vwf.vht
Info (119004): Automatically selected device EP4CE6E22C6 for design MEF
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/Tiago/Desktop/Teste2ISD/Ex1e2/simulation/qsim/" MEF -c MEF

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function free

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Dec 22 09:55:53 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/Tiago/Desktop/Teste2ISD/Ex1e2/simulation/qsim/ MEF -c MEF
Info (119004): Automatically selected device EP4CE6E22C6 for design MEF
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file MEF.vho in folder "C:/Users/Tiago/Desktop/Teste2ISD/Ex1e2/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 13060 megabytes
    Info: Processing ended: Fri Dec 22 09:55:54 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Tiago/Desktop/Teste2ISD/Ex1e2/simulation/qsim/MEF.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/22.1std/questa_fse/win64//vsim -c -do MEF.do

Reading pref.tcl


# 2021.2


# do MEF.do

# ** Warning: (vlib-34) Library already exists at "work".

# Errors: 0, Warnings: 1

# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 09:55:56 on Dec 22,2023
# vcom -work work MEF.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives

# -- Loading package dffeas_pack

# -- Loading package altera_primitives_components

# -- Loading package cycloneive_atom_pack

# -- Loading package cycloneive_components

# -- Compiling entity MEF

# -- Compiling architecture structure of MEF

# End time: 09:55:56 on Dec 22,2023, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 09:55:56 on Dec 22,2023
# vcom -work work MEF.vwf.vht 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Compiling entity MEF_vhd_vec_tst

# -- Compiling architecture MEF_arch of MEF_vhd_vec_tst

# End time: 09:55:56 on Dec 22,2023, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -voptargs=""+acc"" -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.MEF_vhd_vec_tst 
# Start time: 09:55:56 on Dec 22,2023
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mef_vhd_vec_tst(mef_arch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.mef(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)#1
# Loading cycloneive.cycloneive_io_ibuf(arch)#1
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#1
# Loading altera.dffeas(vital_dffeas)#1

# after#34

# End time: 09:55:58 on Dec 22,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Tiago/Desktop/Teste2ISD/Ex1e2/MEF.vwf...

Reading C:/Users/Tiago/Desktop/Teste2ISD/Ex1e2/simulation/qsim/MEF.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Tiago/Desktop/Teste2ISD/Ex1e2/simulation/qsim/MEF_20231222095559.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.