# Reading C:/Microsemi/Libero_v11.6/Model/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library postsynth already exists
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.07 Jul 19 2014
# vmap -modelsim_quiet postsynth postsynth 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.07 Jul 19 2014
# vmap -modelsim_quiet proasic3l C:/Microsemi/Libero_v11.6/Designer/lib/modelsim/precompiled/vlog/proasic3l 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 08:19:21 on Mar 04,2016
# vlog -reportprogress 300 -work postsynth C:/Users/Scott/Documents/Docs/School/Senior/Projects/Libero/Ball_Avionics/synthesis/memory_test.v 
# -- Compiling module read_address_traversal
# -- Compiling module write_address_traversal
# -- Compiling module CLK_1MHZ
# -- Compiling module clock_div_1MHZ_10HZ
# -- Compiling module sdram_interface
# -- Compiling module constant_sensor_data
# -- Compiling module memory_controller
# -- Compiling module reset_pulse
# -- Compiling module timestamp
# -- Compiling module read_buffer
# -- Compiling module memory_test
# 
# Top level modules:
# 	memory_test
# End time: 08:19:22 on Mar 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 08:19:22 on Mar 04,2016
# vlog -reportprogress 300 "+incdir+C:/Users/Scott/Documents/Docs/School/Senior/Projects/Libero/Ball_Avionics/stimulus" -work postsynth C:/Users/Scott/Documents/Docs/School/Senior/Projects/Libero/Ball_Avionics/stimulus/tb_memory_test.v 
# -- Compiling module tb_memory_test
# 
# Top level modules:
# 	tb_memory_test
# End time: 08:19:22 on Mar 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -do "do run.do" -l tb_memory_test_postsynth_simulation.log 
# Start time: 08:19:26 on Mar 04,2016
# //  ModelSim Microsemi 10.3c Jul 19 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading postsynth.tb_memory_test
# Loading postsynth.memory_test
# Loading proasic3l.TRIBUFF
# Loading proasic3l.BIBUF
# Loading proasic3l.OUTBUF
# Loading postsynth.read_address_traversal
# Loading proasic3l.NOR3C
# Loading proasic3l.DFN1C0
# Loading proasic3l.NOR2B
# Loading proasic3l.XOR2
# Loading proasic3l.AX1C
# Loading proasic3l.VCC
# Loading proasic3l.GND
# Loading proasic3l.INV
# Loading proasic3l.BUFF
# Loading postsynth.write_address_traversal
# Loading proasic3l.NOR2A
# Loading proasic3l.XNOR2
# Loading postsynth.CLK_1MHZ
# Loading proasic3l.PLL
# Loading proasic3l.PLLPRIM
# Loading proasic3l.PLLINT
# Loading postsynth.clock_div_1MHZ_10HZ
# Loading proasic3l.AND3
# Loading proasic3l.NOR3A
# Loading proasic3l.NOR3B
# Loading proasic3l.AOI1B
# Loading proasic3l.AND2
# Loading proasic3l.CLKINT
# Loading proasic3l.NOR2
# Loading proasic3l.DFN1P0
# Loading proasic3l.INBUF
# Loading postsynth.sdram_interface
# Loading proasic3l.DFN0E1C0
# Loading proasic3l.OR2A
# Loading proasic3l.AO1A
# Loading proasic3l.DFN0E0C0
# Loading proasic3l.NOR3
# Loading proasic3l.DFN0P0
# Loading proasic3l.AOI1
# Loading proasic3l.AO1
# Loading proasic3l.OR2B
# Loading proasic3l.DFN0C0
# Loading proasic3l.XA1A
# Loading proasic3l.OR3
# Loading proasic3l.OR3B
# Loading proasic3l.OR2
# Loading proasic3l.AO1B
# Loading proasic3l.AO1D
# Loading proasic3l.OA1A
# Loading proasic3l.MX2A
# Loading proasic3l.OA1C
# Loading proasic3l.XO1
# Loading proasic3l.AX1B
# Loading proasic3l.OA1B
# Loading proasic3l.AXOI5
# Loading proasic3l.OR3A
# Loading proasic3l.MX2C
# Loading proasic3l.OA1
# Loading proasic3l.AOI5
# Loading proasic3l.MX2
# Loading proasic3l.OAI1
# Loading proasic3l.XA1B
# Loading proasic3l.AX1A
# Loading proasic3l.DFN0E1P0
# Loading proasic3l.MX2B
# Loading proasic3l.AX1
# Loading postsynth.constant_sensor_data
# Loading proasic3l.DFN1E0C0
# Loading proasic3l.DFN1E1C0
# Loading postsynth.memory_controller
# Loading proasic3l.DFN1E1
# Loading proasic3l.AND2A
# Loading proasic3l.AOI1A
# Loading postsynth.reset_pulse
# Loading postsynth.timestamp
# Loading postsynth.read_buffer
# Loading proasic3l.XA1
# Loading proasic3l.OR3C
# Loading proasic3l.AO1C
# Loading proasic3l.AXO6
# Loading proasic3l.Dffpr
# Loading proasic3l.UDP_MUX2
# Loading proasic3l.UDPN_MUX2
# Loading proasic3l.Dffpf
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Scott  Hostname: SCOTT-PC  ProcessID: 14132
# 
#           Attempting to use alternate WLF file "./wlftcz6b0k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftcz6b0k
# 
#  ** Warning: FBSEL is unknown.
#  Time: 0.0 Instance: tb_memory_test.memory_test_0.CLK_1MHZ_0.Core.P1 
run -all
run -all
run -all
# End time: 12:07:28 on Mar 04,2016, Elapsed time: 3:48:02
# Errors: 0, Warnings: 2
