set_property PACKAGE_PIN AR47 [get_ports ddr4_dimm1_act_n_ext]
set_property PACKAGE_PIN AL46 [get_ports {ddr4_dimm1_adr_ext[0]}]
set_property PACKAGE_PIN AU44 [get_ports {ddr4_dimm1_adr_ext[1]}]
set_property PACKAGE_PIN AR44 [get_ports {ddr4_dimm1_adr_ext[2]}]
set_property PACKAGE_PIN AM41 [get_ports {ddr4_dimm1_adr_ext[3]}]
set_property PACKAGE_PIN AL41 [get_ports {ddr4_dimm1_adr_ext[4]}]
set_property PACKAGE_PIN AL37 [get_ports {ddr4_dimm1_adr_ext[5]}]
set_property PACKAGE_PIN AM38 [get_ports {ddr4_dimm1_adr_ext[6]}]
set_property PACKAGE_PIN AP43 [get_ports {ddr4_dimm1_adr_ext[7]}]
set_property PACKAGE_PIN AN47 [get_ports {ddr4_dimm1_adr_ext[8]}]
set_property PACKAGE_PIN AT44 [get_ports {ddr4_dimm1_adr_ext[9]}]
set_property PACKAGE_PIN AL42 [get_ports {ddr4_dimm1_adr_ext[10]}]
set_property PACKAGE_PIN AK38 [get_ports {ddr4_dimm1_adr_ext[11]}]
set_property PACKAGE_PIN AN42 [get_ports {ddr4_dimm1_adr_ext[12]}]
set_property PACKAGE_PIN AU45 [get_ports {ddr4_dimm1_adr_ext[13]}]
set_property PACKAGE_PIN AK39 [get_ports {ddr4_dimm1_adr_ext[14]}]
set_property PACKAGE_PIN AK40 [get_ports {ddr4_dimm1_adr_ext[15]}]
set_property PACKAGE_PIN AL44 [get_ports {ddr4_dimm1_adr_ext[16]}]
set_property PACKAGE_PIN AN43 [get_ports {ddr4_dimm1_ba_ext[0]}]
set_property PACKAGE_PIN AL47 [get_ports {ddr4_dimm1_ba_ext[1]}]
set_property PACKAGE_PIN AP42 [get_ports {ddr4_dimm1_bg_ext[0]}]
set_property PACKAGE_PIN AT47 [get_ports {ddr4_dimm1_bg_ext[1]}]
set_property PACKAGE_PIN AR46 [get_ports ddr4_dimm1_ck_t_ext]
set_property PACKAGE_PIN AT46 [get_ports ddr4_dimm1_ck_c_ext]
set_property PACKAGE_PIN AR45 [get_ports ddr4_dimm1_cke_ext]
set_property PACKAGE_PIN AL43 [get_ports ddr4_dimm1_cs_n_ext]
set_property PACKAGE_PIN BC41 [get_ports {ddr4_dimm1_dm_n_ext[0]}]
set_property PACKAGE_PIN BB43 [get_ports {ddr4_dimm1_dm_n_ext[1]}]
set_property PACKAGE_PIN BB44 [get_ports {ddr4_dimm1_dm_n_ext[2]}]
set_property PACKAGE_PIN AR42 [get_ports {ddr4_dimm1_dm_n_ext[3]}]
set_property PACKAGE_PIN AH46 [get_ports {ddr4_dimm1_dm_n_ext[4]}]
set_property PACKAGE_PIN AH45 [get_ports {ddr4_dimm1_dm_n_ext[5]}]
set_property PACKAGE_PIN AG41 [get_ports {ddr4_dimm1_dm_n_ext[6]}]
set_property PACKAGE_PIN AG39 [get_ports {ddr4_dimm1_dm_n_ext[7]}]
set_property PACKAGE_PIN BE41 [get_ports {ddr4_dimm1_dq_ext[0]}]
set_property PACKAGE_PIN BF41 [get_ports {ddr4_dimm1_dq_ext[1]}]
set_property PACKAGE_PIN AV41 [get_ports {ddr4_dimm1_dq_ext[2]}]
set_property PACKAGE_PIN AU41 [get_ports {ddr4_dimm1_dq_ext[3]}]
set_property PACKAGE_PIN BG41 [get_ports {ddr4_dimm1_dq_ext[4]}]
set_property PACKAGE_PIN BF42 [get_ports {ddr4_dimm1_dq_ext[5]}]
set_property PACKAGE_PIN AW41 [get_ports {ddr4_dimm1_dq_ext[6]}]
set_property PACKAGE_PIN AW40 [get_ports {ddr4_dimm1_dq_ext[7]}]
set_property PACKAGE_PIN BC42 [get_ports {ddr4_dimm1_dq_ext[8]}]
set_property PACKAGE_PIN BC43 [get_ports {ddr4_dimm1_dq_ext[9]}]
set_property PACKAGE_PIN AV42 [get_ports {ddr4_dimm1_dq_ext[10]}]
set_property PACKAGE_PIN AV43 [get_ports {ddr4_dimm1_dq_ext[11]}]
set_property PACKAGE_PIN BE42 [get_ports {ddr4_dimm1_dq_ext[12]}]
set_property PACKAGE_PIN BD42 [get_ports {ddr4_dimm1_dq_ext[13]}]
set_property PACKAGE_PIN AW43 [get_ports {ddr4_dimm1_dq_ext[14]}]
set_property PACKAGE_PIN AW42 [get_ports {ddr4_dimm1_dq_ext[15]}]
set_property PACKAGE_PIN BD45 [get_ports {ddr4_dimm1_dq_ext[16]}]
set_property PACKAGE_PIN BC45 [get_ports {ddr4_dimm1_dq_ext[17]}]
set_property PACKAGE_PIN AV45 [get_ports {ddr4_dimm1_dq_ext[18]}]
set_property PACKAGE_PIN AW44 [get_ports {ddr4_dimm1_dq_ext[19]}]
set_property PACKAGE_PIN BD44 [get_ports {ddr4_dimm1_dq_ext[20]}]
set_property PACKAGE_PIN BE45 [get_ports {ddr4_dimm1_dq_ext[21]}]
set_property PACKAGE_PIN AW45 [get_ports {ddr4_dimm1_dq_ext[22]}]
set_property PACKAGE_PIN AY44 [get_ports {ddr4_dimm1_dq_ext[23]}]
set_property PACKAGE_PIN AM37 [get_ports {ddr4_dimm1_dq_ext[24]}]
set_property PACKAGE_PIN AN38 [get_ports {ddr4_dimm1_dq_ext[25]}]
set_property PACKAGE_PIN AR39 [get_ports {ddr4_dimm1_dq_ext[26]}]
set_property PACKAGE_PIN AT39 [get_ports {ddr4_dimm1_dq_ext[27]}]
set_property PACKAGE_PIN AT40 [get_ports {ddr4_dimm1_dq_ext[28]}]
set_property PACKAGE_PIN AT41 [get_ports {ddr4_dimm1_dq_ext[29]}]
set_property PACKAGE_PIN AP39 [get_ports {ddr4_dimm1_dq_ext[30]}]
set_property PACKAGE_PIN AN40 [get_ports {ddr4_dimm1_dq_ext[31]}]
set_property PACKAGE_PIN AJ47 [get_ports {ddr4_dimm1_dq_ext[32]}]
set_property PACKAGE_PIN AH47 [get_ports {ddr4_dimm1_dq_ext[33]}]
set_property PACKAGE_PIN AE46 [get_ports {ddr4_dimm1_dq_ext[34]}]
set_property PACKAGE_PIN AD45 [get_ports {ddr4_dimm1_dq_ext[35]}]
set_property PACKAGE_PIN AK47 [get_ports {ddr4_dimm1_dq_ext[36]}]
set_property PACKAGE_PIN AK46 [get_ports {ddr4_dimm1_dq_ext[37]}]
set_property PACKAGE_PIN AE47 [get_ports {ddr4_dimm1_dq_ext[38]}]
set_property PACKAGE_PIN AD47 [get_ports {ddr4_dimm1_dq_ext[39]}]
set_property PACKAGE_PIN AJ45 [get_ports {ddr4_dimm1_dq_ext[40]}]
set_property PACKAGE_PIN AJ44 [get_ports {ddr4_dimm1_dq_ext[41]}]
set_property PACKAGE_PIN AE44 [get_ports {ddr4_dimm1_dq_ext[42]}]
set_property PACKAGE_PIN AD44 [get_ports {ddr4_dimm1_dq_ext[43]}]
set_property PACKAGE_PIN AK45 [get_ports {ddr4_dimm1_dq_ext[44]}]
set_property PACKAGE_PIN AK44 [get_ports {ddr4_dimm1_dq_ext[45]}]
set_property PACKAGE_PIN AE45 [get_ports {ddr4_dimm1_dq_ext[46]}]
set_property PACKAGE_PIN AF44 [get_ports {ddr4_dimm1_dq_ext[47]}]
set_property PACKAGE_PIN AH41 [get_ports {ddr4_dimm1_dq_ext[48]}]
set_property PACKAGE_PIN AH40 [get_ports {ddr4_dimm1_dq_ext[49]}]
set_property PACKAGE_PIN AD40 [get_ports {ddr4_dimm1_dq_ext[50]}]
set_property PACKAGE_PIN AC39 [get_ports {ddr4_dimm1_dq_ext[51]}]
set_property PACKAGE_PIN AH39 [get_ports {ddr4_dimm1_dq_ext[52]}]
set_property PACKAGE_PIN AJ40 [get_ports {ddr4_dimm1_dq_ext[53]}]
set_property PACKAGE_PIN AD41 [get_ports {ddr4_dimm1_dq_ext[54]}]
set_property PACKAGE_PIN AE40 [get_ports {ddr4_dimm1_dq_ext[55]}]
set_property PACKAGE_PIN AG37 [get_ports {ddr4_dimm1_dq_ext[56]}]
set_property PACKAGE_PIN AH38 [get_ports {ddr4_dimm1_dq_ext[57]}]
set_property PACKAGE_PIN AD37 [get_ports {ddr4_dimm1_dq_ext[58]}]
set_property PACKAGE_PIN AC37 [get_ports {ddr4_dimm1_dq_ext[59]}]
set_property PACKAGE_PIN AH37 [get_ports {ddr4_dimm1_dq_ext[60]}]
set_property PACKAGE_PIN AJ38 [get_ports {ddr4_dimm1_dq_ext[61]}]
set_property PACKAGE_PIN AD39 [get_ports {ddr4_dimm1_dq_ext[62]}]
set_property PACKAGE_PIN AD38 [get_ports {ddr4_dimm1_dq_ext[63]}]
set_property PACKAGE_PIN AY41 [get_ports {ddr4_dimm1_dqs_t_ext[0]}]
set_property PACKAGE_PIN BA41 [get_ports {ddr4_dimm1_dqs_c_ext[0]}]
set_property PACKAGE_PIN AY42 [get_ports {ddr4_dimm1_dqs_t_ext[1]}]
set_property PACKAGE_PIN BA43 [get_ports {ddr4_dimm1_dqs_c_ext[1]}]
set_property PACKAGE_PIN AY45 [get_ports {ddr4_dimm1_dqs_t_ext[2]}]
set_property PACKAGE_PIN BA44 [get_ports {ddr4_dimm1_dqs_c_ext[2]}]
set_property PACKAGE_PIN AP40 [get_ports {ddr4_dimm1_dqs_t_ext[3]}]
set_property PACKAGE_PIN AP41 [get_ports {ddr4_dimm1_dqs_c_ext[3]}]
set_property PACKAGE_PIN AF47 [get_ports {ddr4_dimm1_dqs_t_ext[4]}]
set_property PACKAGE_PIN AF46 [get_ports {ddr4_dimm1_dqs_c_ext[4]}]
set_property PACKAGE_PIN AH43 [get_ports {ddr4_dimm1_dqs_t_ext[5]}]
set_property PACKAGE_PIN AG44 [get_ports {ddr4_dimm1_dqs_c_ext[5]}]
set_property PACKAGE_PIN AF39 [get_ports {ddr4_dimm1_dqs_t_ext[6]}]
set_property PACKAGE_PIN AF40 [get_ports {ddr4_dimm1_dqs_c_ext[6]}]
set_property PACKAGE_PIN AE38 [get_ports {ddr4_dimm1_dqs_t_ext[7]}]
set_property PACKAGE_PIN AF37 [get_ports {ddr4_dimm1_dqs_c_ext[7]}]
set_property PACKAGE_PIN AM39 [get_ports ddr4_dimm1_odt_ext]
set_property PACKAGE_PIN AD42 [get_ports ddr4_dimm1_reset_n_ext]
set_property PACKAGE_PIN AE42 [get_ports ddr4_dimm1_sma_clk_clk_p_ext]
set_property PACKAGE_PIN AF43 [get_ports ddr4_dimm1_sma_clk_clk_n_ext]
#set_property DIRECTION IN [get_ports gt_reset_gt_bridge_ip_0_ext]
set_property IOSTANDARD LVCMOS15 [get_ports gt_reset_gt_bridge_ip_0_ext]
set_property IOSTANDARD DIFF_POD12 [get_ports {ddr4_dimm1_dqs_t_ext[7]}]

set_property IOSTANDARD DIFF_POD12 [get_ports {ddr4_dimm1_dqs_t_ext[6]}]

set_property IOSTANDARD DIFF_POD12 [get_ports {ddr4_dimm1_dqs_t_ext[5]}]

set_property IOSTANDARD DIFF_POD12 [get_ports {ddr4_dimm1_dqs_t_ext[4]}]

set_property IOSTANDARD DIFF_POD12 [get_ports {ddr4_dimm1_dqs_t_ext[3]}]

set_property IOSTANDARD DIFF_POD12 [get_ports {ddr4_dimm1_dqs_t_ext[2]}]

set_property IOSTANDARD DIFF_POD12 [get_ports {ddr4_dimm1_dqs_t_ext[1]}]

set_property IOSTANDARD DIFF_POD12 [get_ports {ddr4_dimm1_dqs_t_ext[0]}]

set_property IOSTANDARD DIFF_POD12 [get_ports {ddr4_dimm1_dqs_c_ext[7]}]

set_property IOSTANDARD DIFF_POD12 [get_ports {ddr4_dimm1_dqs_c_ext[6]}]

set_property IOSTANDARD DIFF_POD12 [get_ports {ddr4_dimm1_dqs_c_ext[5]}]

set_property IOSTANDARD DIFF_POD12 [get_ports {ddr4_dimm1_dqs_c_ext[4]}]

set_property IOSTANDARD DIFF_POD12 [get_ports {ddr4_dimm1_dqs_c_ext[3]}]

set_property IOSTANDARD DIFF_POD12 [get_ports {ddr4_dimm1_dqs_c_ext[2]}]

set_property IOSTANDARD DIFF_POD12 [get_ports {ddr4_dimm1_dqs_c_ext[1]}]

set_property IOSTANDARD DIFF_POD12 [get_ports {ddr4_dimm1_dqs_c_ext[0]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[63]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[62]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[61]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[60]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[59]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[58]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[57]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[56]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[55]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[54]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[53]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[52]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[51]}]
set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[50]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[49]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[48]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[47]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[46]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[45]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[44]}]


set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[42]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[41]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[40]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[39]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[38]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[37]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[36]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[35]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[34]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[33]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[32]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[31]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[30]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[29]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[28]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[27]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[26]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[25]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[24]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[22]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[21]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[20]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[19]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[18]}]
set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[17]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[16]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[15]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[14]}]
set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[13]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[12]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[11]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[10]}]
set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[9]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[8]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[7]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[6]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[5]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[4]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[3]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[2]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[1]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dq_ext[0]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_bg_ext[1]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_bg_ext[0]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_adr_ext[16]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_adr_ext[15]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_adr_ext[14]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_adr_ext[13]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_adr_ext[12]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_adr_ext[11]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_adr_ext[10]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_adr_ext[9]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_adr_ext[8]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_adr_ext[7]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_adr_ext[6]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_adr_ext[5]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_adr_ext[4]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_adr_ext[3]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_adr_ext[2]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_adr_ext[1]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_adr_ext[0]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_ba_ext[1]}]

set_property IOSTANDARD SSTL12 [get_ports {ddr4_dimm1_ba_ext[0]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dm_n_ext[7]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dm_n_ext[6]}]
set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dm_n_ext[5]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dm_n_ext[4]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dm_n_ext[3]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dm_n_ext[2]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dm_n_ext[1]}]

set_property IOSTANDARD POD12 [get_ports {ddr4_dimm1_dm_n_ext[0]}]

set_property IOSTANDARD SSTL12 [get_ports ddr4_dimm1_act_n_ext]

set_property IOSTANDARD DIFF_SSTL12 [get_ports ddr4_dimm1_ck_c_ext]

set_property IOSTANDARD DIFF_SSTL12 [get_ports ddr4_dimm1_ck_t_ext]

set_property IOSTANDARD SSTL12 [get_ports ddr4_dimm1_cke_ext]

set_property IOSTANDARD SSTL12 [get_ports ddr4_dimm1_cs_n_ext]

set_property IOSTANDARD SSTL12 [get_ports ddr4_dimm1_odt_ext]

set_property IOSTANDARD LVCMOS12 [get_ports ddr4_dimm1_reset_n_ext]
set_property DRIVE 8 [get_ports ddr4_dimm1_reset_n_ext]
set_property SLEW SLOW [get_ports ddr4_dimm1_reset_n_ext]


#############################
set_property LOC GTY_QUAD_X1Y4 [get_cells DDR_GT_top_i/design_GT_wrapper_i/design_GT_i/gt_quad_base/inst/quad_inst ]

set_property LOC GTY_REFCLK_X1Y4 [get_cells DDR_GT_top_i/design_GT_wrapper_i/design_GT_i/util_ds_buf/U0/USE_IBUFDS_GTE5.GEN_IBUFDS_GTE5[0].IBUFDS_GTE5_I ]

set_property IOSTANDARD LVCMOS18 [get_ports apb3clk_gt_bridge_ip_0_ext]
set_property IOSTANDARD LVCMOS18 [get_ports apb3clk_quad_ext]



set_property LOC K20 [get_ports  apb3clk_quad_ext]
set_property LOC K18 [get_ports apb3clk_gt_bridge_ip_0_ext]
set_property LOC At2 [get_ports  gt_reset_gt_bridge_ip_0_ext]


#revert back to original instance
current_instance -quiet
