`include "B_MRMAC_defines.vh"

reg [`MRMAC_DATA_SZ-1:0] ATTR [0:`MRMAC_ADDR_N-1];
reg [`MRMAC__ACTIVITY_SZ:1] ACTIVITY_REG = ACTIVITY;
reg [`MRMAC__CTL_AXIS_CFG_0_SZ-1:0] CTL_AXIS_CFG_0_REG = CTL_AXIS_CFG_0;
reg [`MRMAC__CTL_AXIS_CFG_1_SZ-1:0] CTL_AXIS_CFG_1_REG = CTL_AXIS_CFG_1;
reg [`MRMAC__CTL_AXIS_CFG_2_SZ-1:0] CTL_AXIS_CFG_2_REG = CTL_AXIS_CFG_2;
reg [`MRMAC__CTL_AXIS_CFG_3_SZ-1:0] CTL_AXIS_CFG_3_REG = CTL_AXIS_CFG_3;
reg [`MRMAC__CTL_COUNTER_EXTEND_0_SZ:1] CTL_COUNTER_EXTEND_0_REG = CTL_COUNTER_EXTEND_0;
reg [`MRMAC__CTL_COUNTER_EXTEND_1_SZ:1] CTL_COUNTER_EXTEND_1_REG = CTL_COUNTER_EXTEND_1;
reg [`MRMAC__CTL_COUNTER_EXTEND_2_SZ:1] CTL_COUNTER_EXTEND_2_REG = CTL_COUNTER_EXTEND_2;
reg [`MRMAC__CTL_COUNTER_EXTEND_3_SZ:1] CTL_COUNTER_EXTEND_3_REG = CTL_COUNTER_EXTEND_3;
reg [`MRMAC__CTL_CUSTOM_RX_AMS_0_SZ:1] CTL_CUSTOM_RX_AMS_0_REG = CTL_CUSTOM_RX_AMS_0;
reg [`MRMAC__CTL_CUSTOM_RX_AMS_1_SZ:1] CTL_CUSTOM_RX_AMS_1_REG = CTL_CUSTOM_RX_AMS_1;
reg [`MRMAC__CTL_CUSTOM_RX_AMS_2_SZ:1] CTL_CUSTOM_RX_AMS_2_REG = CTL_CUSTOM_RX_AMS_2;
reg [`MRMAC__CTL_CUSTOM_RX_AMS_3_SZ:1] CTL_CUSTOM_RX_AMS_3_REG = CTL_CUSTOM_RX_AMS_3;
reg [`MRMAC__CTL_CUSTOM_TX_AMS_0_SZ:1] CTL_CUSTOM_TX_AMS_0_REG = CTL_CUSTOM_TX_AMS_0;
reg [`MRMAC__CTL_CUSTOM_TX_AMS_1_SZ:1] CTL_CUSTOM_TX_AMS_1_REG = CTL_CUSTOM_TX_AMS_1;
reg [`MRMAC__CTL_CUSTOM_TX_AMS_2_SZ:1] CTL_CUSTOM_TX_AMS_2_REG = CTL_CUSTOM_TX_AMS_2;
reg [`MRMAC__CTL_CUSTOM_TX_AMS_3_SZ:1] CTL_CUSTOM_TX_AMS_3_REG = CTL_CUSTOM_TX_AMS_3;
reg [`MRMAC__CTL_DATA_RATE_0_SZ-1:0] CTL_DATA_RATE_0_REG = CTL_DATA_RATE_0;
reg [`MRMAC__CTL_DATA_RATE_1_SZ-1:0] CTL_DATA_RATE_1_REG = CTL_DATA_RATE_1;
reg [`MRMAC__CTL_DATA_RATE_2_SZ-1:0] CTL_DATA_RATE_2_REG = CTL_DATA_RATE_2;
reg [`MRMAC__CTL_DATA_RATE_3_SZ-1:0] CTL_DATA_RATE_3_REG = CTL_DATA_RATE_3;
reg [`MRMAC__CTL_FEC_MODE_0_SZ-1:0] CTL_FEC_MODE_0_REG = CTL_FEC_MODE_0;
reg [`MRMAC__CTL_FEC_MODE_1_SZ-1:0] CTL_FEC_MODE_1_REG = CTL_FEC_MODE_1;
reg [`MRMAC__CTL_FEC_MODE_2_SZ-1:0] CTL_FEC_MODE_2_REG = CTL_FEC_MODE_2;
reg [`MRMAC__CTL_FEC_MODE_3_SZ-1:0] CTL_FEC_MODE_3_REG = CTL_FEC_MODE_3;
reg [`MRMAC__CTL_PCS_RX_TS_EN_0_SZ:1] CTL_PCS_RX_TS_EN_0_REG = CTL_PCS_RX_TS_EN_0;
reg [`MRMAC__CTL_PCS_RX_TS_EN_1_SZ:1] CTL_PCS_RX_TS_EN_1_REG = CTL_PCS_RX_TS_EN_1;
reg [`MRMAC__CTL_PCS_RX_TS_EN_2_SZ:1] CTL_PCS_RX_TS_EN_2_REG = CTL_PCS_RX_TS_EN_2;
reg [`MRMAC__CTL_PCS_RX_TS_EN_3_SZ:1] CTL_PCS_RX_TS_EN_3_REG = CTL_PCS_RX_TS_EN_3;
reg [`MRMAC__CTL_PREEMPT_ENABLE_0_SZ:1] CTL_PREEMPT_ENABLE_0_REG = CTL_PREEMPT_ENABLE_0;
reg [`MRMAC__CTL_PREEMPT_ENABLE_1_SZ:1] CTL_PREEMPT_ENABLE_1_REG = CTL_PREEMPT_ENABLE_1;
reg [`MRMAC__CTL_PREEMPT_ENABLE_2_SZ:1] CTL_PREEMPT_ENABLE_2_REG = CTL_PREEMPT_ENABLE_2;
reg [`MRMAC__CTL_PREEMPT_ENABLE_3_SZ:1] CTL_PREEMPT_ENABLE_3_REG = CTL_PREEMPT_ENABLE_3;
reg [`MRMAC__CTL_REVISION_SZ-1:0] CTL_REVISION_REG = CTL_REVISION;
reg [`MRMAC__CTL_RX01_DEGRADE_ACT_THRESH_SZ-1:0] CTL_RX01_DEGRADE_ACT_THRESH_REG = CTL_RX01_DEGRADE_ACT_THRESH;
reg [`MRMAC__CTL_RX01_DEGRADE_DEACT_THRESH_SZ-1:0] CTL_RX01_DEGRADE_DEACT_THRESH_REG = CTL_RX01_DEGRADE_DEACT_THRESH;
reg [`MRMAC__CTL_RX01_DEGRADE_ENABLE_SZ:1] CTL_RX01_DEGRADE_ENABLE_REG = CTL_RX01_DEGRADE_ENABLE;
reg [`MRMAC__CTL_RX01_DEGRADE_INTERVAL_SZ-1:0] CTL_RX01_DEGRADE_INTERVAL_REG = CTL_RX01_DEGRADE_INTERVAL;
reg [`MRMAC__CTL_RX23_DEGRADE_ACT_THRESH_SZ-1:0] CTL_RX23_DEGRADE_ACT_THRESH_REG = CTL_RX23_DEGRADE_ACT_THRESH;
reg [`MRMAC__CTL_RX23_DEGRADE_DEACT_THRESH_SZ-1:0] CTL_RX23_DEGRADE_DEACT_THRESH_REG = CTL_RX23_DEGRADE_DEACT_THRESH;
reg [`MRMAC__CTL_RX23_DEGRADE_ENABLE_SZ:1] CTL_RX23_DEGRADE_ENABLE_REG = CTL_RX23_DEGRADE_ENABLE;
reg [`MRMAC__CTL_RX23_DEGRADE_INTERVAL_SZ-1:0] CTL_RX23_DEGRADE_INTERVAL_REG = CTL_RX23_DEGRADE_INTERVAL;
reg [`MRMAC__CTL_RX_CHECK_ACK_0_SZ:1] CTL_RX_CHECK_ACK_0_REG = CTL_RX_CHECK_ACK_0;
reg [`MRMAC__CTL_RX_CHECK_ACK_1_SZ:1] CTL_RX_CHECK_ACK_1_REG = CTL_RX_CHECK_ACK_1;
reg [`MRMAC__CTL_RX_CHECK_ACK_2_SZ:1] CTL_RX_CHECK_ACK_2_REG = CTL_RX_CHECK_ACK_2;
reg [`MRMAC__CTL_RX_CHECK_ACK_3_SZ:1] CTL_RX_CHECK_ACK_3_REG = CTL_RX_CHECK_ACK_3;
reg [`MRMAC__CTL_RX_CHECK_ETYPE_GCP_0_SZ:1] CTL_RX_CHECK_ETYPE_GCP_0_REG = CTL_RX_CHECK_ETYPE_GCP_0;
reg [`MRMAC__CTL_RX_CHECK_ETYPE_GCP_1_SZ:1] CTL_RX_CHECK_ETYPE_GCP_1_REG = CTL_RX_CHECK_ETYPE_GCP_1;
reg [`MRMAC__CTL_RX_CHECK_ETYPE_GCP_2_SZ:1] CTL_RX_CHECK_ETYPE_GCP_2_REG = CTL_RX_CHECK_ETYPE_GCP_2;
reg [`MRMAC__CTL_RX_CHECK_ETYPE_GCP_3_SZ:1] CTL_RX_CHECK_ETYPE_GCP_3_REG = CTL_RX_CHECK_ETYPE_GCP_3;
reg [`MRMAC__CTL_RX_CHECK_ETYPE_GPP_0_SZ:1] CTL_RX_CHECK_ETYPE_GPP_0_REG = CTL_RX_CHECK_ETYPE_GPP_0;
reg [`MRMAC__CTL_RX_CHECK_ETYPE_GPP_1_SZ:1] CTL_RX_CHECK_ETYPE_GPP_1_REG = CTL_RX_CHECK_ETYPE_GPP_1;
reg [`MRMAC__CTL_RX_CHECK_ETYPE_GPP_2_SZ:1] CTL_RX_CHECK_ETYPE_GPP_2_REG = CTL_RX_CHECK_ETYPE_GPP_2;
reg [`MRMAC__CTL_RX_CHECK_ETYPE_GPP_3_SZ:1] CTL_RX_CHECK_ETYPE_GPP_3_REG = CTL_RX_CHECK_ETYPE_GPP_3;
reg [`MRMAC__CTL_RX_CHECK_ETYPE_PCP_0_SZ:1] CTL_RX_CHECK_ETYPE_PCP_0_REG = CTL_RX_CHECK_ETYPE_PCP_0;
reg [`MRMAC__CTL_RX_CHECK_ETYPE_PCP_1_SZ:1] CTL_RX_CHECK_ETYPE_PCP_1_REG = CTL_RX_CHECK_ETYPE_PCP_1;
reg [`MRMAC__CTL_RX_CHECK_ETYPE_PCP_2_SZ:1] CTL_RX_CHECK_ETYPE_PCP_2_REG = CTL_RX_CHECK_ETYPE_PCP_2;
reg [`MRMAC__CTL_RX_CHECK_ETYPE_PCP_3_SZ:1] CTL_RX_CHECK_ETYPE_PCP_3_REG = CTL_RX_CHECK_ETYPE_PCP_3;
reg [`MRMAC__CTL_RX_CHECK_ETYPE_PPP_0_SZ:1] CTL_RX_CHECK_ETYPE_PPP_0_REG = CTL_RX_CHECK_ETYPE_PPP_0;
reg [`MRMAC__CTL_RX_CHECK_ETYPE_PPP_1_SZ:1] CTL_RX_CHECK_ETYPE_PPP_1_REG = CTL_RX_CHECK_ETYPE_PPP_1;
reg [`MRMAC__CTL_RX_CHECK_ETYPE_PPP_2_SZ:1] CTL_RX_CHECK_ETYPE_PPP_2_REG = CTL_RX_CHECK_ETYPE_PPP_2;
reg [`MRMAC__CTL_RX_CHECK_ETYPE_PPP_3_SZ:1] CTL_RX_CHECK_ETYPE_PPP_3_REG = CTL_RX_CHECK_ETYPE_PPP_3;
reg [`MRMAC__CTL_RX_CHECK_MCAST_GCP_0_SZ:1] CTL_RX_CHECK_MCAST_GCP_0_REG = CTL_RX_CHECK_MCAST_GCP_0;
reg [`MRMAC__CTL_RX_CHECK_MCAST_GCP_1_SZ:1] CTL_RX_CHECK_MCAST_GCP_1_REG = CTL_RX_CHECK_MCAST_GCP_1;
reg [`MRMAC__CTL_RX_CHECK_MCAST_GCP_2_SZ:1] CTL_RX_CHECK_MCAST_GCP_2_REG = CTL_RX_CHECK_MCAST_GCP_2;
reg [`MRMAC__CTL_RX_CHECK_MCAST_GCP_3_SZ:1] CTL_RX_CHECK_MCAST_GCP_3_REG = CTL_RX_CHECK_MCAST_GCP_3;
reg [`MRMAC__CTL_RX_CHECK_MCAST_GPP_0_SZ:1] CTL_RX_CHECK_MCAST_GPP_0_REG = CTL_RX_CHECK_MCAST_GPP_0;
reg [`MRMAC__CTL_RX_CHECK_MCAST_GPP_1_SZ:1] CTL_RX_CHECK_MCAST_GPP_1_REG = CTL_RX_CHECK_MCAST_GPP_1;
reg [`MRMAC__CTL_RX_CHECK_MCAST_GPP_2_SZ:1] CTL_RX_CHECK_MCAST_GPP_2_REG = CTL_RX_CHECK_MCAST_GPP_2;
reg [`MRMAC__CTL_RX_CHECK_MCAST_GPP_3_SZ:1] CTL_RX_CHECK_MCAST_GPP_3_REG = CTL_RX_CHECK_MCAST_GPP_3;
reg [`MRMAC__CTL_RX_CHECK_MCAST_PCP_0_SZ:1] CTL_RX_CHECK_MCAST_PCP_0_REG = CTL_RX_CHECK_MCAST_PCP_0;
reg [`MRMAC__CTL_RX_CHECK_MCAST_PCP_1_SZ:1] CTL_RX_CHECK_MCAST_PCP_1_REG = CTL_RX_CHECK_MCAST_PCP_1;
reg [`MRMAC__CTL_RX_CHECK_MCAST_PCP_2_SZ:1] CTL_RX_CHECK_MCAST_PCP_2_REG = CTL_RX_CHECK_MCAST_PCP_2;
reg [`MRMAC__CTL_RX_CHECK_MCAST_PCP_3_SZ:1] CTL_RX_CHECK_MCAST_PCP_3_REG = CTL_RX_CHECK_MCAST_PCP_3;
reg [`MRMAC__CTL_RX_CHECK_MCAST_PPP_0_SZ:1] CTL_RX_CHECK_MCAST_PPP_0_REG = CTL_RX_CHECK_MCAST_PPP_0;
reg [`MRMAC__CTL_RX_CHECK_MCAST_PPP_1_SZ:1] CTL_RX_CHECK_MCAST_PPP_1_REG = CTL_RX_CHECK_MCAST_PPP_1;
reg [`MRMAC__CTL_RX_CHECK_MCAST_PPP_2_SZ:1] CTL_RX_CHECK_MCAST_PPP_2_REG = CTL_RX_CHECK_MCAST_PPP_2;
reg [`MRMAC__CTL_RX_CHECK_MCAST_PPP_3_SZ:1] CTL_RX_CHECK_MCAST_PPP_3_REG = CTL_RX_CHECK_MCAST_PPP_3;
reg [`MRMAC__CTL_RX_CHECK_OPCODE_GCP_0_SZ:1] CTL_RX_CHECK_OPCODE_GCP_0_REG = CTL_RX_CHECK_OPCODE_GCP_0;
reg [`MRMAC__CTL_RX_CHECK_OPCODE_GCP_1_SZ:1] CTL_RX_CHECK_OPCODE_GCP_1_REG = CTL_RX_CHECK_OPCODE_GCP_1;
reg [`MRMAC__CTL_RX_CHECK_OPCODE_GCP_2_SZ:1] CTL_RX_CHECK_OPCODE_GCP_2_REG = CTL_RX_CHECK_OPCODE_GCP_2;
reg [`MRMAC__CTL_RX_CHECK_OPCODE_GCP_3_SZ:1] CTL_RX_CHECK_OPCODE_GCP_3_REG = CTL_RX_CHECK_OPCODE_GCP_3;
reg [`MRMAC__CTL_RX_CHECK_OPCODE_GPP_0_SZ:1] CTL_RX_CHECK_OPCODE_GPP_0_REG = CTL_RX_CHECK_OPCODE_GPP_0;
reg [`MRMAC__CTL_RX_CHECK_OPCODE_GPP_1_SZ:1] CTL_RX_CHECK_OPCODE_GPP_1_REG = CTL_RX_CHECK_OPCODE_GPP_1;
reg [`MRMAC__CTL_RX_CHECK_OPCODE_GPP_2_SZ:1] CTL_RX_CHECK_OPCODE_GPP_2_REG = CTL_RX_CHECK_OPCODE_GPP_2;
reg [`MRMAC__CTL_RX_CHECK_OPCODE_GPP_3_SZ:1] CTL_RX_CHECK_OPCODE_GPP_3_REG = CTL_RX_CHECK_OPCODE_GPP_3;
reg [`MRMAC__CTL_RX_CHECK_OPCODE_PCP_0_SZ:1] CTL_RX_CHECK_OPCODE_PCP_0_REG = CTL_RX_CHECK_OPCODE_PCP_0;
reg [`MRMAC__CTL_RX_CHECK_OPCODE_PCP_1_SZ:1] CTL_RX_CHECK_OPCODE_PCP_1_REG = CTL_RX_CHECK_OPCODE_PCP_1;
reg [`MRMAC__CTL_RX_CHECK_OPCODE_PCP_2_SZ:1] CTL_RX_CHECK_OPCODE_PCP_2_REG = CTL_RX_CHECK_OPCODE_PCP_2;
reg [`MRMAC__CTL_RX_CHECK_OPCODE_PCP_3_SZ:1] CTL_RX_CHECK_OPCODE_PCP_3_REG = CTL_RX_CHECK_OPCODE_PCP_3;
reg [`MRMAC__CTL_RX_CHECK_OPCODE_PPP_0_SZ:1] CTL_RX_CHECK_OPCODE_PPP_0_REG = CTL_RX_CHECK_OPCODE_PPP_0;
reg [`MRMAC__CTL_RX_CHECK_OPCODE_PPP_1_SZ:1] CTL_RX_CHECK_OPCODE_PPP_1_REG = CTL_RX_CHECK_OPCODE_PPP_1;
reg [`MRMAC__CTL_RX_CHECK_OPCODE_PPP_2_SZ:1] CTL_RX_CHECK_OPCODE_PPP_2_REG = CTL_RX_CHECK_OPCODE_PPP_2;
reg [`MRMAC__CTL_RX_CHECK_OPCODE_PPP_3_SZ:1] CTL_RX_CHECK_OPCODE_PPP_3_REG = CTL_RX_CHECK_OPCODE_PPP_3;
reg [`MRMAC__CTL_RX_CHECK_PREAMBLE_0_SZ:1] CTL_RX_CHECK_PREAMBLE_0_REG = CTL_RX_CHECK_PREAMBLE_0;
reg [`MRMAC__CTL_RX_CHECK_PREAMBLE_1_SZ:1] CTL_RX_CHECK_PREAMBLE_1_REG = CTL_RX_CHECK_PREAMBLE_1;
reg [`MRMAC__CTL_RX_CHECK_PREAMBLE_2_SZ:1] CTL_RX_CHECK_PREAMBLE_2_REG = CTL_RX_CHECK_PREAMBLE_2;
reg [`MRMAC__CTL_RX_CHECK_PREAMBLE_3_SZ:1] CTL_RX_CHECK_PREAMBLE_3_REG = CTL_RX_CHECK_PREAMBLE_3;
reg [`MRMAC__CTL_RX_CHECK_SA_GCP_0_SZ:1] CTL_RX_CHECK_SA_GCP_0_REG = CTL_RX_CHECK_SA_GCP_0;
reg [`MRMAC__CTL_RX_CHECK_SA_GCP_1_SZ:1] CTL_RX_CHECK_SA_GCP_1_REG = CTL_RX_CHECK_SA_GCP_1;
reg [`MRMAC__CTL_RX_CHECK_SA_GCP_2_SZ:1] CTL_RX_CHECK_SA_GCP_2_REG = CTL_RX_CHECK_SA_GCP_2;
reg [`MRMAC__CTL_RX_CHECK_SA_GCP_3_SZ:1] CTL_RX_CHECK_SA_GCP_3_REG = CTL_RX_CHECK_SA_GCP_3;
reg [`MRMAC__CTL_RX_CHECK_SA_GPP_0_SZ:1] CTL_RX_CHECK_SA_GPP_0_REG = CTL_RX_CHECK_SA_GPP_0;
reg [`MRMAC__CTL_RX_CHECK_SA_GPP_1_SZ:1] CTL_RX_CHECK_SA_GPP_1_REG = CTL_RX_CHECK_SA_GPP_1;
reg [`MRMAC__CTL_RX_CHECK_SA_GPP_2_SZ:1] CTL_RX_CHECK_SA_GPP_2_REG = CTL_RX_CHECK_SA_GPP_2;
reg [`MRMAC__CTL_RX_CHECK_SA_GPP_3_SZ:1] CTL_RX_CHECK_SA_GPP_3_REG = CTL_RX_CHECK_SA_GPP_3;
reg [`MRMAC__CTL_RX_CHECK_SA_PCP_0_SZ:1] CTL_RX_CHECK_SA_PCP_0_REG = CTL_RX_CHECK_SA_PCP_0;
reg [`MRMAC__CTL_RX_CHECK_SA_PCP_1_SZ:1] CTL_RX_CHECK_SA_PCP_1_REG = CTL_RX_CHECK_SA_PCP_1;
reg [`MRMAC__CTL_RX_CHECK_SA_PCP_2_SZ:1] CTL_RX_CHECK_SA_PCP_2_REG = CTL_RX_CHECK_SA_PCP_2;
reg [`MRMAC__CTL_RX_CHECK_SA_PCP_3_SZ:1] CTL_RX_CHECK_SA_PCP_3_REG = CTL_RX_CHECK_SA_PCP_3;
reg [`MRMAC__CTL_RX_CHECK_SA_PPP_0_SZ:1] CTL_RX_CHECK_SA_PPP_0_REG = CTL_RX_CHECK_SA_PPP_0;
reg [`MRMAC__CTL_RX_CHECK_SA_PPP_1_SZ:1] CTL_RX_CHECK_SA_PPP_1_REG = CTL_RX_CHECK_SA_PPP_1;
reg [`MRMAC__CTL_RX_CHECK_SA_PPP_2_SZ:1] CTL_RX_CHECK_SA_PPP_2_REG = CTL_RX_CHECK_SA_PPP_2;
reg [`MRMAC__CTL_RX_CHECK_SA_PPP_3_SZ:1] CTL_RX_CHECK_SA_PPP_3_REG = CTL_RX_CHECK_SA_PPP_3;
reg [`MRMAC__CTL_RX_CHECK_SFD_0_SZ:1] CTL_RX_CHECK_SFD_0_REG = CTL_RX_CHECK_SFD_0;
reg [`MRMAC__CTL_RX_CHECK_SFD_1_SZ:1] CTL_RX_CHECK_SFD_1_REG = CTL_RX_CHECK_SFD_1;
reg [`MRMAC__CTL_RX_CHECK_SFD_2_SZ:1] CTL_RX_CHECK_SFD_2_REG = CTL_RX_CHECK_SFD_2;
reg [`MRMAC__CTL_RX_CHECK_SFD_3_SZ:1] CTL_RX_CHECK_SFD_3_REG = CTL_RX_CHECK_SFD_3;
reg [`MRMAC__CTL_RX_CHECK_UCAST_GCP_0_SZ:1] CTL_RX_CHECK_UCAST_GCP_0_REG = CTL_RX_CHECK_UCAST_GCP_0;
reg [`MRMAC__CTL_RX_CHECK_UCAST_GCP_1_SZ:1] CTL_RX_CHECK_UCAST_GCP_1_REG = CTL_RX_CHECK_UCAST_GCP_1;
reg [`MRMAC__CTL_RX_CHECK_UCAST_GCP_2_SZ:1] CTL_RX_CHECK_UCAST_GCP_2_REG = CTL_RX_CHECK_UCAST_GCP_2;
reg [`MRMAC__CTL_RX_CHECK_UCAST_GCP_3_SZ:1] CTL_RX_CHECK_UCAST_GCP_3_REG = CTL_RX_CHECK_UCAST_GCP_3;
reg [`MRMAC__CTL_RX_CHECK_UCAST_GPP_0_SZ:1] CTL_RX_CHECK_UCAST_GPP_0_REG = CTL_RX_CHECK_UCAST_GPP_0;
reg [`MRMAC__CTL_RX_CHECK_UCAST_GPP_1_SZ:1] CTL_RX_CHECK_UCAST_GPP_1_REG = CTL_RX_CHECK_UCAST_GPP_1;
reg [`MRMAC__CTL_RX_CHECK_UCAST_GPP_2_SZ:1] CTL_RX_CHECK_UCAST_GPP_2_REG = CTL_RX_CHECK_UCAST_GPP_2;
reg [`MRMAC__CTL_RX_CHECK_UCAST_GPP_3_SZ:1] CTL_RX_CHECK_UCAST_GPP_3_REG = CTL_RX_CHECK_UCAST_GPP_3;
reg [`MRMAC__CTL_RX_CHECK_UCAST_PCP_0_SZ:1] CTL_RX_CHECK_UCAST_PCP_0_REG = CTL_RX_CHECK_UCAST_PCP_0;
reg [`MRMAC__CTL_RX_CHECK_UCAST_PCP_1_SZ:1] CTL_RX_CHECK_UCAST_PCP_1_REG = CTL_RX_CHECK_UCAST_PCP_1;
reg [`MRMAC__CTL_RX_CHECK_UCAST_PCP_2_SZ:1] CTL_RX_CHECK_UCAST_PCP_2_REG = CTL_RX_CHECK_UCAST_PCP_2;
reg [`MRMAC__CTL_RX_CHECK_UCAST_PCP_3_SZ:1] CTL_RX_CHECK_UCAST_PCP_3_REG = CTL_RX_CHECK_UCAST_PCP_3;
reg [`MRMAC__CTL_RX_CHECK_UCAST_PPP_0_SZ:1] CTL_RX_CHECK_UCAST_PPP_0_REG = CTL_RX_CHECK_UCAST_PPP_0;
reg [`MRMAC__CTL_RX_CHECK_UCAST_PPP_1_SZ:1] CTL_RX_CHECK_UCAST_PPP_1_REG = CTL_RX_CHECK_UCAST_PPP_1;
reg [`MRMAC__CTL_RX_CHECK_UCAST_PPP_2_SZ:1] CTL_RX_CHECK_UCAST_PPP_2_REG = CTL_RX_CHECK_UCAST_PPP_2;
reg [`MRMAC__CTL_RX_CHECK_UCAST_PPP_3_SZ:1] CTL_RX_CHECK_UCAST_PPP_3_REG = CTL_RX_CHECK_UCAST_PPP_3;
reg [`MRMAC__CTL_RX_DATA_PATTERN_SELECT_0_SZ:1] CTL_RX_DATA_PATTERN_SELECT_0_REG = CTL_RX_DATA_PATTERN_SELECT_0;
reg [`MRMAC__CTL_RX_DATA_PATTERN_SELECT_1_SZ:1] CTL_RX_DATA_PATTERN_SELECT_1_REG = CTL_RX_DATA_PATTERN_SELECT_1;
reg [`MRMAC__CTL_RX_DATA_PATTERN_SELECT_2_SZ:1] CTL_RX_DATA_PATTERN_SELECT_2_REG = CTL_RX_DATA_PATTERN_SELECT_2;
reg [`MRMAC__CTL_RX_DATA_PATTERN_SELECT_3_SZ:1] CTL_RX_DATA_PATTERN_SELECT_3_REG = CTL_RX_DATA_PATTERN_SELECT_3;
reg [`MRMAC__CTL_RX_DELETE_FCS_0_SZ:1] CTL_RX_DELETE_FCS_0_REG = CTL_RX_DELETE_FCS_0;
reg [`MRMAC__CTL_RX_DELETE_FCS_1_SZ:1] CTL_RX_DELETE_FCS_1_REG = CTL_RX_DELETE_FCS_1;
reg [`MRMAC__CTL_RX_DELETE_FCS_2_SZ:1] CTL_RX_DELETE_FCS_2_REG = CTL_RX_DELETE_FCS_2;
reg [`MRMAC__CTL_RX_DELETE_FCS_3_SZ:1] CTL_RX_DELETE_FCS_3_REG = CTL_RX_DELETE_FCS_3;
reg [`MRMAC__CTL_RX_ENABLE_0_SZ:1] CTL_RX_ENABLE_0_REG = CTL_RX_ENABLE_0;
reg [`MRMAC__CTL_RX_ENABLE_1_SZ:1] CTL_RX_ENABLE_1_REG = CTL_RX_ENABLE_1;
reg [`MRMAC__CTL_RX_ENABLE_2_SZ:1] CTL_RX_ENABLE_2_REG = CTL_RX_ENABLE_2;
reg [`MRMAC__CTL_RX_ENABLE_3_SZ:1] CTL_RX_ENABLE_3_REG = CTL_RX_ENABLE_3;
reg [`MRMAC__CTL_RX_ENABLE_GCP_0_SZ:1] CTL_RX_ENABLE_GCP_0_REG = CTL_RX_ENABLE_GCP_0;
reg [`MRMAC__CTL_RX_ENABLE_GCP_1_SZ:1] CTL_RX_ENABLE_GCP_1_REG = CTL_RX_ENABLE_GCP_1;
reg [`MRMAC__CTL_RX_ENABLE_GCP_2_SZ:1] CTL_RX_ENABLE_GCP_2_REG = CTL_RX_ENABLE_GCP_2;
reg [`MRMAC__CTL_RX_ENABLE_GCP_3_SZ:1] CTL_RX_ENABLE_GCP_3_REG = CTL_RX_ENABLE_GCP_3;
reg [`MRMAC__CTL_RX_ENABLE_GPP_0_SZ:1] CTL_RX_ENABLE_GPP_0_REG = CTL_RX_ENABLE_GPP_0;
reg [`MRMAC__CTL_RX_ENABLE_GPP_1_SZ:1] CTL_RX_ENABLE_GPP_1_REG = CTL_RX_ENABLE_GPP_1;
reg [`MRMAC__CTL_RX_ENABLE_GPP_2_SZ:1] CTL_RX_ENABLE_GPP_2_REG = CTL_RX_ENABLE_GPP_2;
reg [`MRMAC__CTL_RX_ENABLE_GPP_3_SZ:1] CTL_RX_ENABLE_GPP_3_REG = CTL_RX_ENABLE_GPP_3;
reg [`MRMAC__CTL_RX_ENABLE_PCP_0_SZ:1] CTL_RX_ENABLE_PCP_0_REG = CTL_RX_ENABLE_PCP_0;
reg [`MRMAC__CTL_RX_ENABLE_PCP_1_SZ:1] CTL_RX_ENABLE_PCP_1_REG = CTL_RX_ENABLE_PCP_1;
reg [`MRMAC__CTL_RX_ENABLE_PCP_2_SZ:1] CTL_RX_ENABLE_PCP_2_REG = CTL_RX_ENABLE_PCP_2;
reg [`MRMAC__CTL_RX_ENABLE_PCP_3_SZ:1] CTL_RX_ENABLE_PCP_3_REG = CTL_RX_ENABLE_PCP_3;
reg [`MRMAC__CTL_RX_ENABLE_PPP_0_SZ:1] CTL_RX_ENABLE_PPP_0_REG = CTL_RX_ENABLE_PPP_0;
reg [`MRMAC__CTL_RX_ENABLE_PPP_1_SZ:1] CTL_RX_ENABLE_PPP_1_REG = CTL_RX_ENABLE_PPP_1;
reg [`MRMAC__CTL_RX_ENABLE_PPP_2_SZ:1] CTL_RX_ENABLE_PPP_2_REG = CTL_RX_ENABLE_PPP_2;
reg [`MRMAC__CTL_RX_ENABLE_PPP_3_SZ:1] CTL_RX_ENABLE_PPP_3_REG = CTL_RX_ENABLE_PPP_3;
reg [`MRMAC__CTL_RX_ETYPE_GCP_0_SZ-1:0] CTL_RX_ETYPE_GCP_0_REG = CTL_RX_ETYPE_GCP_0;
reg [`MRMAC__CTL_RX_ETYPE_GCP_1_SZ-1:0] CTL_RX_ETYPE_GCP_1_REG = CTL_RX_ETYPE_GCP_1;
reg [`MRMAC__CTL_RX_ETYPE_GCP_2_SZ-1:0] CTL_RX_ETYPE_GCP_2_REG = CTL_RX_ETYPE_GCP_2;
reg [`MRMAC__CTL_RX_ETYPE_GCP_3_SZ-1:0] CTL_RX_ETYPE_GCP_3_REG = CTL_RX_ETYPE_GCP_3;
reg [`MRMAC__CTL_RX_ETYPE_GPP_0_SZ-1:0] CTL_RX_ETYPE_GPP_0_REG = CTL_RX_ETYPE_GPP_0;
reg [`MRMAC__CTL_RX_ETYPE_GPP_1_SZ-1:0] CTL_RX_ETYPE_GPP_1_REG = CTL_RX_ETYPE_GPP_1;
reg [`MRMAC__CTL_RX_ETYPE_GPP_2_SZ-1:0] CTL_RX_ETYPE_GPP_2_REG = CTL_RX_ETYPE_GPP_2;
reg [`MRMAC__CTL_RX_ETYPE_GPP_3_SZ-1:0] CTL_RX_ETYPE_GPP_3_REG = CTL_RX_ETYPE_GPP_3;
reg [`MRMAC__CTL_RX_ETYPE_PCP_0_SZ-1:0] CTL_RX_ETYPE_PCP_0_REG = CTL_RX_ETYPE_PCP_0;
reg [`MRMAC__CTL_RX_ETYPE_PCP_1_SZ-1:0] CTL_RX_ETYPE_PCP_1_REG = CTL_RX_ETYPE_PCP_1;
reg [`MRMAC__CTL_RX_ETYPE_PCP_2_SZ-1:0] CTL_RX_ETYPE_PCP_2_REG = CTL_RX_ETYPE_PCP_2;
reg [`MRMAC__CTL_RX_ETYPE_PCP_3_SZ-1:0] CTL_RX_ETYPE_PCP_3_REG = CTL_RX_ETYPE_PCP_3;
reg [`MRMAC__CTL_RX_ETYPE_PPP_0_SZ-1:0] CTL_RX_ETYPE_PPP_0_REG = CTL_RX_ETYPE_PPP_0;
reg [`MRMAC__CTL_RX_ETYPE_PPP_1_SZ-1:0] CTL_RX_ETYPE_PPP_1_REG = CTL_RX_ETYPE_PPP_1;
reg [`MRMAC__CTL_RX_ETYPE_PPP_2_SZ-1:0] CTL_RX_ETYPE_PPP_2_REG = CTL_RX_ETYPE_PPP_2;
reg [`MRMAC__CTL_RX_ETYPE_PPP_3_SZ-1:0] CTL_RX_ETYPE_PPP_3_REG = CTL_RX_ETYPE_PPP_3;
reg [`MRMAC__CTL_RX_FEC_ALIGNMENT_BYPASS_0_SZ:1] CTL_RX_FEC_ALIGNMENT_BYPASS_0_REG = CTL_RX_FEC_ALIGNMENT_BYPASS_0;
reg [`MRMAC__CTL_RX_FEC_ALIGNMENT_BYPASS_1_SZ:1] CTL_RX_FEC_ALIGNMENT_BYPASS_1_REG = CTL_RX_FEC_ALIGNMENT_BYPASS_1;
reg [`MRMAC__CTL_RX_FEC_ALIGNMENT_BYPASS_2_SZ:1] CTL_RX_FEC_ALIGNMENT_BYPASS_2_REG = CTL_RX_FEC_ALIGNMENT_BYPASS_2;
reg [`MRMAC__CTL_RX_FEC_ALIGNMENT_BYPASS_3_SZ:1] CTL_RX_FEC_ALIGNMENT_BYPASS_3_REG = CTL_RX_FEC_ALIGNMENT_BYPASS_3;
reg [`MRMAC__CTL_RX_FEC_BYPASS_CORRECTION_0_SZ:1] CTL_RX_FEC_BYPASS_CORRECTION_0_REG = CTL_RX_FEC_BYPASS_CORRECTION_0;
reg [`MRMAC__CTL_RX_FEC_BYPASS_CORRECTION_1_SZ:1] CTL_RX_FEC_BYPASS_CORRECTION_1_REG = CTL_RX_FEC_BYPASS_CORRECTION_1;
reg [`MRMAC__CTL_RX_FEC_BYPASS_CORRECTION_2_SZ:1] CTL_RX_FEC_BYPASS_CORRECTION_2_REG = CTL_RX_FEC_BYPASS_CORRECTION_2;
reg [`MRMAC__CTL_RX_FEC_BYPASS_CORRECTION_3_SZ:1] CTL_RX_FEC_BYPASS_CORRECTION_3_REG = CTL_RX_FEC_BYPASS_CORRECTION_3;
reg [`MRMAC__CTL_RX_FEC_BYPASS_INDICATION_0_SZ:1] CTL_RX_FEC_BYPASS_INDICATION_0_REG = CTL_RX_FEC_BYPASS_INDICATION_0;
reg [`MRMAC__CTL_RX_FEC_BYPASS_INDICATION_1_SZ:1] CTL_RX_FEC_BYPASS_INDICATION_1_REG = CTL_RX_FEC_BYPASS_INDICATION_1;
reg [`MRMAC__CTL_RX_FEC_BYPASS_INDICATION_2_SZ:1] CTL_RX_FEC_BYPASS_INDICATION_2_REG = CTL_RX_FEC_BYPASS_INDICATION_2;
reg [`MRMAC__CTL_RX_FEC_BYPASS_INDICATION_3_SZ:1] CTL_RX_FEC_BYPASS_INDICATION_3_REG = CTL_RX_FEC_BYPASS_INDICATION_3;
reg [`MRMAC__CTL_RX_FEC_CDC_BYPASS_01_SZ:1] CTL_RX_FEC_CDC_BYPASS_01_REG = CTL_RX_FEC_CDC_BYPASS_01;
reg [`MRMAC__CTL_RX_FEC_CDC_BYPASS_23_SZ:1] CTL_RX_FEC_CDC_BYPASS_23_REG = CTL_RX_FEC_CDC_BYPASS_23;
reg [`MRMAC__CTL_RX_FEC_ERRIND_MODE_SZ:1] CTL_RX_FEC_ERRIND_MODE_REG = CTL_RX_FEC_ERRIND_MODE;
reg [`MRMAC__CTL_RX_FEC_TRANSCODE_BYPASS_0_SZ:1] CTL_RX_FEC_TRANSCODE_BYPASS_0_REG = CTL_RX_FEC_TRANSCODE_BYPASS_0;
reg [`MRMAC__CTL_RX_FEC_TRANSCODE_BYPASS_1_SZ:1] CTL_RX_FEC_TRANSCODE_BYPASS_1_REG = CTL_RX_FEC_TRANSCODE_BYPASS_1;
reg [`MRMAC__CTL_RX_FEC_TRANSCODE_BYPASS_2_SZ:1] CTL_RX_FEC_TRANSCODE_BYPASS_2_REG = CTL_RX_FEC_TRANSCODE_BYPASS_2;
reg [`MRMAC__CTL_RX_FEC_TRANSCODE_BYPASS_3_SZ:1] CTL_RX_FEC_TRANSCODE_BYPASS_3_REG = CTL_RX_FEC_TRANSCODE_BYPASS_3;
reg [`MRMAC__CTL_RX_FEC_TRANSCODE_CLAUSE49_0_SZ:1] CTL_RX_FEC_TRANSCODE_CLAUSE49_0_REG = CTL_RX_FEC_TRANSCODE_CLAUSE49_0;
reg [`MRMAC__CTL_RX_FEC_TRANSCODE_CLAUSE49_1_SZ:1] CTL_RX_FEC_TRANSCODE_CLAUSE49_1_REG = CTL_RX_FEC_TRANSCODE_CLAUSE49_1;
reg [`MRMAC__CTL_RX_FEC_TRANSCODE_CLAUSE49_2_SZ:1] CTL_RX_FEC_TRANSCODE_CLAUSE49_2_REG = CTL_RX_FEC_TRANSCODE_CLAUSE49_2;
reg [`MRMAC__CTL_RX_FEC_TRANSCODE_CLAUSE49_3_SZ:1] CTL_RX_FEC_TRANSCODE_CLAUSE49_3_REG = CTL_RX_FEC_TRANSCODE_CLAUSE49_3;
reg [`MRMAC__CTL_RX_FLEXIF_INPUT_ENABLE_0_SZ:1] CTL_RX_FLEXIF_INPUT_ENABLE_0_REG = CTL_RX_FLEXIF_INPUT_ENABLE_0;
reg [`MRMAC__CTL_RX_FLEXIF_INPUT_ENABLE_1_SZ:1] CTL_RX_FLEXIF_INPUT_ENABLE_1_REG = CTL_RX_FLEXIF_INPUT_ENABLE_1;
reg [`MRMAC__CTL_RX_FLEXIF_INPUT_ENABLE_2_SZ:1] CTL_RX_FLEXIF_INPUT_ENABLE_2_REG = CTL_RX_FLEXIF_INPUT_ENABLE_2;
reg [`MRMAC__CTL_RX_FLEXIF_INPUT_ENABLE_3_SZ:1] CTL_RX_FLEXIF_INPUT_ENABLE_3_REG = CTL_RX_FLEXIF_INPUT_ENABLE_3;
reg [`MRMAC__CTL_RX_FLEXIF_SELECT_0_SZ-1:0] CTL_RX_FLEXIF_SELECT_0_REG = CTL_RX_FLEXIF_SELECT_0;
reg [`MRMAC__CTL_RX_FLEXIF_SELECT_1_SZ-1:0] CTL_RX_FLEXIF_SELECT_1_REG = CTL_RX_FLEXIF_SELECT_1;
reg [`MRMAC__CTL_RX_FLEXIF_SELECT_2_SZ-1:0] CTL_RX_FLEXIF_SELECT_2_REG = CTL_RX_FLEXIF_SELECT_2;
reg [`MRMAC__CTL_RX_FLEXIF_SELECT_3_SZ-1:0] CTL_RX_FLEXIF_SELECT_3_REG = CTL_RX_FLEXIF_SELECT_3;
reg [`MRMAC__CTL_RX_FORWARD_CONTROL_0_SZ:1] CTL_RX_FORWARD_CONTROL_0_REG = CTL_RX_FORWARD_CONTROL_0;
reg [`MRMAC__CTL_RX_FORWARD_CONTROL_1_SZ:1] CTL_RX_FORWARD_CONTROL_1_REG = CTL_RX_FORWARD_CONTROL_1;
reg [`MRMAC__CTL_RX_FORWARD_CONTROL_2_SZ:1] CTL_RX_FORWARD_CONTROL_2_REG = CTL_RX_FORWARD_CONTROL_2;
reg [`MRMAC__CTL_RX_FORWARD_CONTROL_3_SZ:1] CTL_RX_FORWARD_CONTROL_3_REG = CTL_RX_FORWARD_CONTROL_3;
reg [`MRMAC__CTL_RX_IGNORE_FCS_0_SZ:1] CTL_RX_IGNORE_FCS_0_REG = CTL_RX_IGNORE_FCS_0;
reg [`MRMAC__CTL_RX_IGNORE_FCS_1_SZ:1] CTL_RX_IGNORE_FCS_1_REG = CTL_RX_IGNORE_FCS_1;
reg [`MRMAC__CTL_RX_IGNORE_FCS_2_SZ:1] CTL_RX_IGNORE_FCS_2_REG = CTL_RX_IGNORE_FCS_2;
reg [`MRMAC__CTL_RX_IGNORE_FCS_3_SZ:1] CTL_RX_IGNORE_FCS_3_REG = CTL_RX_IGNORE_FCS_3;
reg [`MRMAC__CTL_RX_IGNORE_INRANGE_0_SZ:1] CTL_RX_IGNORE_INRANGE_0_REG = CTL_RX_IGNORE_INRANGE_0;
reg [`MRMAC__CTL_RX_IGNORE_INRANGE_1_SZ:1] CTL_RX_IGNORE_INRANGE_1_REG = CTL_RX_IGNORE_INRANGE_1;
reg [`MRMAC__CTL_RX_IGNORE_INRANGE_2_SZ:1] CTL_RX_IGNORE_INRANGE_2_REG = CTL_RX_IGNORE_INRANGE_2;
reg [`MRMAC__CTL_RX_IGNORE_INRANGE_3_SZ:1] CTL_RX_IGNORE_INRANGE_3_REG = CTL_RX_IGNORE_INRANGE_3;
reg [`MRMAC__CTL_RX_MAX_PACKET_LEN_0_SZ-1:0] CTL_RX_MAX_PACKET_LEN_0_REG = CTL_RX_MAX_PACKET_LEN_0;
reg [`MRMAC__CTL_RX_MAX_PACKET_LEN_1_SZ-1:0] CTL_RX_MAX_PACKET_LEN_1_REG = CTL_RX_MAX_PACKET_LEN_1;
reg [`MRMAC__CTL_RX_MAX_PACKET_LEN_2_SZ-1:0] CTL_RX_MAX_PACKET_LEN_2_REG = CTL_RX_MAX_PACKET_LEN_2;
reg [`MRMAC__CTL_RX_MAX_PACKET_LEN_3_SZ-1:0] CTL_RX_MAX_PACKET_LEN_3_REG = CTL_RX_MAX_PACKET_LEN_3;
reg [`MRMAC__CTL_RX_MIN_PACKET_LEN_0_SZ-1:0] CTL_RX_MIN_PACKET_LEN_0_REG = CTL_RX_MIN_PACKET_LEN_0;
reg [`MRMAC__CTL_RX_MIN_PACKET_LEN_1_SZ-1:0] CTL_RX_MIN_PACKET_LEN_1_REG = CTL_RX_MIN_PACKET_LEN_1;
reg [`MRMAC__CTL_RX_MIN_PACKET_LEN_2_SZ-1:0] CTL_RX_MIN_PACKET_LEN_2_REG = CTL_RX_MIN_PACKET_LEN_2;
reg [`MRMAC__CTL_RX_MIN_PACKET_LEN_3_SZ-1:0] CTL_RX_MIN_PACKET_LEN_3_REG = CTL_RX_MIN_PACKET_LEN_3;
reg [`MRMAC__CTL_RX_OPCODE_GPP_0_SZ-1:0] CTL_RX_OPCODE_GPP_0_REG = CTL_RX_OPCODE_GPP_0;
reg [`MRMAC__CTL_RX_OPCODE_GPP_1_SZ-1:0] CTL_RX_OPCODE_GPP_1_REG = CTL_RX_OPCODE_GPP_1;
reg [`MRMAC__CTL_RX_OPCODE_GPP_2_SZ-1:0] CTL_RX_OPCODE_GPP_2_REG = CTL_RX_OPCODE_GPP_2;
reg [`MRMAC__CTL_RX_OPCODE_GPP_3_SZ-1:0] CTL_RX_OPCODE_GPP_3_REG = CTL_RX_OPCODE_GPP_3;
reg [`MRMAC__CTL_RX_OPCODE_MAX_GCP_0_SZ-1:0] CTL_RX_OPCODE_MAX_GCP_0_REG = CTL_RX_OPCODE_MAX_GCP_0;
reg [`MRMAC__CTL_RX_OPCODE_MAX_GCP_1_SZ-1:0] CTL_RX_OPCODE_MAX_GCP_1_REG = CTL_RX_OPCODE_MAX_GCP_1;
reg [`MRMAC__CTL_RX_OPCODE_MAX_GCP_2_SZ-1:0] CTL_RX_OPCODE_MAX_GCP_2_REG = CTL_RX_OPCODE_MAX_GCP_2;
reg [`MRMAC__CTL_RX_OPCODE_MAX_GCP_3_SZ-1:0] CTL_RX_OPCODE_MAX_GCP_3_REG = CTL_RX_OPCODE_MAX_GCP_3;
reg [`MRMAC__CTL_RX_OPCODE_MAX_PCP_0_SZ-1:0] CTL_RX_OPCODE_MAX_PCP_0_REG = CTL_RX_OPCODE_MAX_PCP_0;
reg [`MRMAC__CTL_RX_OPCODE_MAX_PCP_1_SZ-1:0] CTL_RX_OPCODE_MAX_PCP_1_REG = CTL_RX_OPCODE_MAX_PCP_1;
reg [`MRMAC__CTL_RX_OPCODE_MAX_PCP_2_SZ-1:0] CTL_RX_OPCODE_MAX_PCP_2_REG = CTL_RX_OPCODE_MAX_PCP_2;
reg [`MRMAC__CTL_RX_OPCODE_MAX_PCP_3_SZ-1:0] CTL_RX_OPCODE_MAX_PCP_3_REG = CTL_RX_OPCODE_MAX_PCP_3;
reg [`MRMAC__CTL_RX_OPCODE_MIN_GCP_0_SZ-1:0] CTL_RX_OPCODE_MIN_GCP_0_REG = CTL_RX_OPCODE_MIN_GCP_0;
reg [`MRMAC__CTL_RX_OPCODE_MIN_GCP_1_SZ-1:0] CTL_RX_OPCODE_MIN_GCP_1_REG = CTL_RX_OPCODE_MIN_GCP_1;
reg [`MRMAC__CTL_RX_OPCODE_MIN_GCP_2_SZ-1:0] CTL_RX_OPCODE_MIN_GCP_2_REG = CTL_RX_OPCODE_MIN_GCP_2;
reg [`MRMAC__CTL_RX_OPCODE_MIN_GCP_3_SZ-1:0] CTL_RX_OPCODE_MIN_GCP_3_REG = CTL_RX_OPCODE_MIN_GCP_3;
reg [`MRMAC__CTL_RX_OPCODE_MIN_PCP_0_SZ-1:0] CTL_RX_OPCODE_MIN_PCP_0_REG = CTL_RX_OPCODE_MIN_PCP_0;
reg [`MRMAC__CTL_RX_OPCODE_MIN_PCP_1_SZ-1:0] CTL_RX_OPCODE_MIN_PCP_1_REG = CTL_RX_OPCODE_MIN_PCP_1;
reg [`MRMAC__CTL_RX_OPCODE_MIN_PCP_2_SZ-1:0] CTL_RX_OPCODE_MIN_PCP_2_REG = CTL_RX_OPCODE_MIN_PCP_2;
reg [`MRMAC__CTL_RX_OPCODE_MIN_PCP_3_SZ-1:0] CTL_RX_OPCODE_MIN_PCP_3_REG = CTL_RX_OPCODE_MIN_PCP_3;
reg [`MRMAC__CTL_RX_OPCODE_PPP_0_SZ-1:0] CTL_RX_OPCODE_PPP_0_REG = CTL_RX_OPCODE_PPP_0;
reg [`MRMAC__CTL_RX_OPCODE_PPP_1_SZ-1:0] CTL_RX_OPCODE_PPP_1_REG = CTL_RX_OPCODE_PPP_1;
reg [`MRMAC__CTL_RX_OPCODE_PPP_2_SZ-1:0] CTL_RX_OPCODE_PPP_2_REG = CTL_RX_OPCODE_PPP_2;
reg [`MRMAC__CTL_RX_OPCODE_PPP_3_SZ-1:0] CTL_RX_OPCODE_PPP_3_REG = CTL_RX_OPCODE_PPP_3;
reg [`MRMAC__CTL_RX_PAUSE_DA_MCAST_0_SZ-1:0] CTL_RX_PAUSE_DA_MCAST_0_REG = CTL_RX_PAUSE_DA_MCAST_0;
reg [`MRMAC__CTL_RX_PAUSE_DA_MCAST_1_SZ-1:0] CTL_RX_PAUSE_DA_MCAST_1_REG = CTL_RX_PAUSE_DA_MCAST_1;
reg [`MRMAC__CTL_RX_PAUSE_DA_MCAST_2_SZ-1:0] CTL_RX_PAUSE_DA_MCAST_2_REG = CTL_RX_PAUSE_DA_MCAST_2;
reg [`MRMAC__CTL_RX_PAUSE_DA_MCAST_3_SZ-1:0] CTL_RX_PAUSE_DA_MCAST_3_REG = CTL_RX_PAUSE_DA_MCAST_3;
reg [`MRMAC__CTL_RX_PAUSE_DA_UCAST_0_SZ-1:0] CTL_RX_PAUSE_DA_UCAST_0_REG = CTL_RX_PAUSE_DA_UCAST_0;
reg [`MRMAC__CTL_RX_PAUSE_DA_UCAST_1_SZ-1:0] CTL_RX_PAUSE_DA_UCAST_1_REG = CTL_RX_PAUSE_DA_UCAST_1;
reg [`MRMAC__CTL_RX_PAUSE_DA_UCAST_2_SZ-1:0] CTL_RX_PAUSE_DA_UCAST_2_REG = CTL_RX_PAUSE_DA_UCAST_2;
reg [`MRMAC__CTL_RX_PAUSE_DA_UCAST_3_SZ-1:0] CTL_RX_PAUSE_DA_UCAST_3_REG = CTL_RX_PAUSE_DA_UCAST_3;
reg [`MRMAC__CTL_RX_PAUSE_SA_0_SZ-1:0] CTL_RX_PAUSE_SA_0_REG = CTL_RX_PAUSE_SA_0;
reg [`MRMAC__CTL_RX_PAUSE_SA_1_SZ-1:0] CTL_RX_PAUSE_SA_1_REG = CTL_RX_PAUSE_SA_1;
reg [`MRMAC__CTL_RX_PAUSE_SA_2_SZ-1:0] CTL_RX_PAUSE_SA_2_REG = CTL_RX_PAUSE_SA_2;
reg [`MRMAC__CTL_RX_PAUSE_SA_3_SZ-1:0] CTL_RX_PAUSE_SA_3_REG = CTL_RX_PAUSE_SA_3;
reg [`MRMAC__CTL_RX_PROCESS_LFI_0_SZ:1] CTL_RX_PROCESS_LFI_0_REG = CTL_RX_PROCESS_LFI_0;
reg [`MRMAC__CTL_RX_PROCESS_LFI_1_SZ:1] CTL_RX_PROCESS_LFI_1_REG = CTL_RX_PROCESS_LFI_1;
reg [`MRMAC__CTL_RX_PROCESS_LFI_2_SZ:1] CTL_RX_PROCESS_LFI_2_REG = CTL_RX_PROCESS_LFI_2;
reg [`MRMAC__CTL_RX_PROCESS_LFI_3_SZ:1] CTL_RX_PROCESS_LFI_3_REG = CTL_RX_PROCESS_LFI_3;
reg [`MRMAC__CTL_RX_PTP_LATENCY_ADJUST_0_SZ-1:0] CTL_RX_PTP_LATENCY_ADJUST_0_REG = CTL_RX_PTP_LATENCY_ADJUST_0;
reg [`MRMAC__CTL_RX_PTP_LATENCY_ADJUST_1_SZ-1:0] CTL_RX_PTP_LATENCY_ADJUST_1_REG = CTL_RX_PTP_LATENCY_ADJUST_1;
reg [`MRMAC__CTL_RX_PTP_LATENCY_ADJUST_2_SZ-1:0] CTL_RX_PTP_LATENCY_ADJUST_2_REG = CTL_RX_PTP_LATENCY_ADJUST_2;
reg [`MRMAC__CTL_RX_PTP_LATENCY_ADJUST_3_SZ-1:0] CTL_RX_PTP_LATENCY_ADJUST_3_REG = CTL_RX_PTP_LATENCY_ADJUST_3;
reg [`MRMAC__CTL_RX_PTP_ST_OFFSET_0_SZ-1:0] CTL_RX_PTP_ST_OFFSET_0_REG = CTL_RX_PTP_ST_OFFSET_0;
reg [`MRMAC__CTL_RX_PTP_ST_OFFSET_1_SZ-1:0] CTL_RX_PTP_ST_OFFSET_1_REG = CTL_RX_PTP_ST_OFFSET_1;
reg [`MRMAC__CTL_RX_PTP_ST_OFFSET_2_SZ-1:0] CTL_RX_PTP_ST_OFFSET_2_REG = CTL_RX_PTP_ST_OFFSET_2;
reg [`MRMAC__CTL_RX_PTP_ST_OFFSET_3_SZ-1:0] CTL_RX_PTP_ST_OFFSET_3_REG = CTL_RX_PTP_ST_OFFSET_3;
reg [`MRMAC__CTL_RX_TEST_PATTERN_0_SZ:1] CTL_RX_TEST_PATTERN_0_REG = CTL_RX_TEST_PATTERN_0;
reg [`MRMAC__CTL_RX_TEST_PATTERN_1_SZ:1] CTL_RX_TEST_PATTERN_1_REG = CTL_RX_TEST_PATTERN_1;
reg [`MRMAC__CTL_RX_TEST_PATTERN_2_SZ:1] CTL_RX_TEST_PATTERN_2_REG = CTL_RX_TEST_PATTERN_2;
reg [`MRMAC__CTL_RX_TEST_PATTERN_3_SZ:1] CTL_RX_TEST_PATTERN_3_REG = CTL_RX_TEST_PATTERN_3;
reg [`MRMAC__CTL_RX_TEST_PATTERN_ENABLE_0_SZ:1] CTL_RX_TEST_PATTERN_ENABLE_0_REG = CTL_RX_TEST_PATTERN_ENABLE_0;
reg [`MRMAC__CTL_RX_TEST_PATTERN_ENABLE_1_SZ:1] CTL_RX_TEST_PATTERN_ENABLE_1_REG = CTL_RX_TEST_PATTERN_ENABLE_1;
reg [`MRMAC__CTL_RX_TEST_PATTERN_ENABLE_2_SZ:1] CTL_RX_TEST_PATTERN_ENABLE_2_REG = CTL_RX_TEST_PATTERN_ENABLE_2;
reg [`MRMAC__CTL_RX_TEST_PATTERN_ENABLE_3_SZ:1] CTL_RX_TEST_PATTERN_ENABLE_3_REG = CTL_RX_TEST_PATTERN_ENABLE_3;
reg [`MRMAC__CTL_RX_VL_LENGTH_MINUS1_100GE_0_SZ-1:0] CTL_RX_VL_LENGTH_MINUS1_100GE_0_REG = CTL_RX_VL_LENGTH_MINUS1_100GE_0;
reg [`MRMAC__CTL_RX_VL_LENGTH_MINUS1_25GE_0_SZ-1:0] CTL_RX_VL_LENGTH_MINUS1_25GE_0_REG = CTL_RX_VL_LENGTH_MINUS1_25GE_0;
reg [`MRMAC__CTL_RX_VL_LENGTH_MINUS1_25GE_1_SZ-1:0] CTL_RX_VL_LENGTH_MINUS1_25GE_1_REG = CTL_RX_VL_LENGTH_MINUS1_25GE_1;
reg [`MRMAC__CTL_RX_VL_LENGTH_MINUS1_25GE_2_SZ-1:0] CTL_RX_VL_LENGTH_MINUS1_25GE_2_REG = CTL_RX_VL_LENGTH_MINUS1_25GE_2;
reg [`MRMAC__CTL_RX_VL_LENGTH_MINUS1_25GE_3_SZ-1:0] CTL_RX_VL_LENGTH_MINUS1_25GE_3_REG = CTL_RX_VL_LENGTH_MINUS1_25GE_3;
reg [`MRMAC__CTL_RX_VL_LENGTH_MINUS1_40GE_0_SZ-1:0] CTL_RX_VL_LENGTH_MINUS1_40GE_0_REG = CTL_RX_VL_LENGTH_MINUS1_40GE_0;
reg [`MRMAC__CTL_RX_VL_LENGTH_MINUS1_50GE_0_SZ-1:0] CTL_RX_VL_LENGTH_MINUS1_50GE_0_REG = CTL_RX_VL_LENGTH_MINUS1_50GE_0;
reg [`MRMAC__CTL_RX_VL_LENGTH_MINUS1_50GE_2_SZ-1:0] CTL_RX_VL_LENGTH_MINUS1_50GE_2_REG = CTL_RX_VL_LENGTH_MINUS1_50GE_2;
reg [`MRMAC__CTL_SERDES_PASSTHRU_0_SZ:1] CTL_SERDES_PASSTHRU_0_REG = CTL_SERDES_PASSTHRU_0;
reg [`MRMAC__CTL_SERDES_PASSTHRU_1_SZ:1] CTL_SERDES_PASSTHRU_1_REG = CTL_SERDES_PASSTHRU_1;
reg [`MRMAC__CTL_SERDES_PASSTHRU_2_SZ:1] CTL_SERDES_PASSTHRU_2_REG = CTL_SERDES_PASSTHRU_2;
reg [`MRMAC__CTL_SERDES_PASSTHRU_3_SZ:1] CTL_SERDES_PASSTHRU_3_REG = CTL_SERDES_PASSTHRU_3;
reg [`MRMAC__CTL_SERDES_WIDTH_0_SZ-1:0] CTL_SERDES_WIDTH_0_REG = CTL_SERDES_WIDTH_0;
reg [`MRMAC__CTL_SERDES_WIDTH_1_SZ-1:0] CTL_SERDES_WIDTH_1_REG = CTL_SERDES_WIDTH_1;
reg [`MRMAC__CTL_SERDES_WIDTH_2_SZ-1:0] CTL_SERDES_WIDTH_2_REG = CTL_SERDES_WIDTH_2;
reg [`MRMAC__CTL_SERDES_WIDTH_3_SZ-1:0] CTL_SERDES_WIDTH_3_REG = CTL_SERDES_WIDTH_3;
reg [`MRMAC__CTL_TX_AXI_FIFO_HIGH_THRESHOLD_0_SZ-1:0] CTL_TX_AXI_FIFO_HIGH_THRESHOLD_0_REG = CTL_TX_AXI_FIFO_HIGH_THRESHOLD_0;
reg [`MRMAC__CTL_TX_AXI_FIFO_HIGH_THRESHOLD_1_SZ-1:0] CTL_TX_AXI_FIFO_HIGH_THRESHOLD_1_REG = CTL_TX_AXI_FIFO_HIGH_THRESHOLD_1;
reg [`MRMAC__CTL_TX_AXI_FIFO_HIGH_THRESHOLD_2_SZ-1:0] CTL_TX_AXI_FIFO_HIGH_THRESHOLD_2_REG = CTL_TX_AXI_FIFO_HIGH_THRESHOLD_2;
reg [`MRMAC__CTL_TX_AXI_FIFO_HIGH_THRESHOLD_3_SZ-1:0] CTL_TX_AXI_FIFO_HIGH_THRESHOLD_3_REG = CTL_TX_AXI_FIFO_HIGH_THRESHOLD_3;
reg [`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_0_SZ-1:0] CTL_TX_AXI_FIFO_LOW_THRESHOLD_0_REG = CTL_TX_AXI_FIFO_LOW_THRESHOLD_0;
reg [`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_1_SZ-1:0] CTL_TX_AXI_FIFO_LOW_THRESHOLD_1_REG = CTL_TX_AXI_FIFO_LOW_THRESHOLD_1;
reg [`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_2_SZ-1:0] CTL_TX_AXI_FIFO_LOW_THRESHOLD_2_REG = CTL_TX_AXI_FIFO_LOW_THRESHOLD_2;
reg [`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_3_SZ-1:0] CTL_TX_AXI_FIFO_LOW_THRESHOLD_3_REG = CTL_TX_AXI_FIFO_LOW_THRESHOLD_3;
reg [`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_0_SZ-1:0] CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_0_REG = CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_0;
reg [`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_1_SZ-1:0] CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_1_REG = CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_1;
reg [`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_2_SZ-1:0] CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_2_REG = CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_2;
reg [`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_3_SZ-1:0] CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_3_REG = CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_3;
reg [`MRMAC__CTL_TX_CORRUPT_FCS_ON_ERR_0_SZ-1:0] CTL_TX_CORRUPT_FCS_ON_ERR_0_REG = CTL_TX_CORRUPT_FCS_ON_ERR_0;
reg [`MRMAC__CTL_TX_CORRUPT_FCS_ON_ERR_1_SZ-1:0] CTL_TX_CORRUPT_FCS_ON_ERR_1_REG = CTL_TX_CORRUPT_FCS_ON_ERR_1;
reg [`MRMAC__CTL_TX_CORRUPT_FCS_ON_ERR_2_SZ-1:0] CTL_TX_CORRUPT_FCS_ON_ERR_2_REG = CTL_TX_CORRUPT_FCS_ON_ERR_2;
reg [`MRMAC__CTL_TX_CORRUPT_FCS_ON_ERR_3_SZ-1:0] CTL_TX_CORRUPT_FCS_ON_ERR_3_REG = CTL_TX_CORRUPT_FCS_ON_ERR_3;
reg [`MRMAC__CTL_TX_CUSTOM_PREAMBLE_ENABLE_0_SZ:1] CTL_TX_CUSTOM_PREAMBLE_ENABLE_0_REG = CTL_TX_CUSTOM_PREAMBLE_ENABLE_0;
reg [`MRMAC__CTL_TX_CUSTOM_PREAMBLE_ENABLE_1_SZ:1] CTL_TX_CUSTOM_PREAMBLE_ENABLE_1_REG = CTL_TX_CUSTOM_PREAMBLE_ENABLE_1;
reg [`MRMAC__CTL_TX_CUSTOM_PREAMBLE_ENABLE_2_SZ:1] CTL_TX_CUSTOM_PREAMBLE_ENABLE_2_REG = CTL_TX_CUSTOM_PREAMBLE_ENABLE_2;
reg [`MRMAC__CTL_TX_CUSTOM_PREAMBLE_ENABLE_3_SZ:1] CTL_TX_CUSTOM_PREAMBLE_ENABLE_3_REG = CTL_TX_CUSTOM_PREAMBLE_ENABLE_3;
reg [`MRMAC__CTL_TX_DATA_PATTERN_SELECT_0_SZ:1] CTL_TX_DATA_PATTERN_SELECT_0_REG = CTL_TX_DATA_PATTERN_SELECT_0;
reg [`MRMAC__CTL_TX_DATA_PATTERN_SELECT_1_SZ:1] CTL_TX_DATA_PATTERN_SELECT_1_REG = CTL_TX_DATA_PATTERN_SELECT_1;
reg [`MRMAC__CTL_TX_DATA_PATTERN_SELECT_2_SZ:1] CTL_TX_DATA_PATTERN_SELECT_2_REG = CTL_TX_DATA_PATTERN_SELECT_2;
reg [`MRMAC__CTL_TX_DATA_PATTERN_SELECT_3_SZ:1] CTL_TX_DATA_PATTERN_SELECT_3_REG = CTL_TX_DATA_PATTERN_SELECT_3;
reg [`MRMAC__CTL_TX_DA_GPP_0_SZ-1:0] CTL_TX_DA_GPP_0_REG = CTL_TX_DA_GPP_0;
reg [`MRMAC__CTL_TX_DA_GPP_1_SZ-1:0] CTL_TX_DA_GPP_1_REG = CTL_TX_DA_GPP_1;
reg [`MRMAC__CTL_TX_DA_GPP_2_SZ-1:0] CTL_TX_DA_GPP_2_REG = CTL_TX_DA_GPP_2;
reg [`MRMAC__CTL_TX_DA_GPP_3_SZ-1:0] CTL_TX_DA_GPP_3_REG = CTL_TX_DA_GPP_3;
reg [`MRMAC__CTL_TX_DA_PPP_0_SZ-1:0] CTL_TX_DA_PPP_0_REG = CTL_TX_DA_PPP_0;
reg [`MRMAC__CTL_TX_DA_PPP_1_SZ-1:0] CTL_TX_DA_PPP_1_REG = CTL_TX_DA_PPP_1;
reg [`MRMAC__CTL_TX_DA_PPP_2_SZ-1:0] CTL_TX_DA_PPP_2_REG = CTL_TX_DA_PPP_2;
reg [`MRMAC__CTL_TX_DA_PPP_3_SZ-1:0] CTL_TX_DA_PPP_3_REG = CTL_TX_DA_PPP_3;
reg [`MRMAC__CTL_TX_ENABLE_0_SZ:1] CTL_TX_ENABLE_0_REG = CTL_TX_ENABLE_0;
reg [`MRMAC__CTL_TX_ENABLE_1_SZ:1] CTL_TX_ENABLE_1_REG = CTL_TX_ENABLE_1;
reg [`MRMAC__CTL_TX_ENABLE_2_SZ:1] CTL_TX_ENABLE_2_REG = CTL_TX_ENABLE_2;
reg [`MRMAC__CTL_TX_ENABLE_3_SZ:1] CTL_TX_ENABLE_3_REG = CTL_TX_ENABLE_3;
reg [`MRMAC__CTL_TX_ETHERTYPE_GPP_0_SZ-1:0] CTL_TX_ETHERTYPE_GPP_0_REG = CTL_TX_ETHERTYPE_GPP_0;
reg [`MRMAC__CTL_TX_ETHERTYPE_GPP_1_SZ-1:0] CTL_TX_ETHERTYPE_GPP_1_REG = CTL_TX_ETHERTYPE_GPP_1;
reg [`MRMAC__CTL_TX_ETHERTYPE_GPP_2_SZ-1:0] CTL_TX_ETHERTYPE_GPP_2_REG = CTL_TX_ETHERTYPE_GPP_2;
reg [`MRMAC__CTL_TX_ETHERTYPE_GPP_3_SZ-1:0] CTL_TX_ETHERTYPE_GPP_3_REG = CTL_TX_ETHERTYPE_GPP_3;
reg [`MRMAC__CTL_TX_ETHERTYPE_PPP_0_SZ-1:0] CTL_TX_ETHERTYPE_PPP_0_REG = CTL_TX_ETHERTYPE_PPP_0;
reg [`MRMAC__CTL_TX_ETHERTYPE_PPP_1_SZ-1:0] CTL_TX_ETHERTYPE_PPP_1_REG = CTL_TX_ETHERTYPE_PPP_1;
reg [`MRMAC__CTL_TX_ETHERTYPE_PPP_2_SZ-1:0] CTL_TX_ETHERTYPE_PPP_2_REG = CTL_TX_ETHERTYPE_PPP_2;
reg [`MRMAC__CTL_TX_ETHERTYPE_PPP_3_SZ-1:0] CTL_TX_ETHERTYPE_PPP_3_REG = CTL_TX_ETHERTYPE_PPP_3;
reg [`MRMAC__CTL_TX_FCS_INS_ENABLE_0_SZ:1] CTL_TX_FCS_INS_ENABLE_0_REG = CTL_TX_FCS_INS_ENABLE_0;
reg [`MRMAC__CTL_TX_FCS_INS_ENABLE_1_SZ:1] CTL_TX_FCS_INS_ENABLE_1_REG = CTL_TX_FCS_INS_ENABLE_1;
reg [`MRMAC__CTL_TX_FCS_INS_ENABLE_2_SZ:1] CTL_TX_FCS_INS_ENABLE_2_REG = CTL_TX_FCS_INS_ENABLE_2;
reg [`MRMAC__CTL_TX_FCS_INS_ENABLE_3_SZ:1] CTL_TX_FCS_INS_ENABLE_3_REG = CTL_TX_FCS_INS_ENABLE_3;
reg [`MRMAC__CTL_TX_FEC_FOUR_LANE_PMD_SZ:1] CTL_TX_FEC_FOUR_LANE_PMD_REG = CTL_TX_FEC_FOUR_LANE_PMD;
reg [`MRMAC__CTL_TX_FEC_TRANSCODE_BYPASS_0_SZ:1] CTL_TX_FEC_TRANSCODE_BYPASS_0_REG = CTL_TX_FEC_TRANSCODE_BYPASS_0;
reg [`MRMAC__CTL_TX_FEC_TRANSCODE_BYPASS_1_SZ:1] CTL_TX_FEC_TRANSCODE_BYPASS_1_REG = CTL_TX_FEC_TRANSCODE_BYPASS_1;
reg [`MRMAC__CTL_TX_FEC_TRANSCODE_BYPASS_2_SZ:1] CTL_TX_FEC_TRANSCODE_BYPASS_2_REG = CTL_TX_FEC_TRANSCODE_BYPASS_2;
reg [`MRMAC__CTL_TX_FEC_TRANSCODE_BYPASS_3_SZ:1] CTL_TX_FEC_TRANSCODE_BYPASS_3_REG = CTL_TX_FEC_TRANSCODE_BYPASS_3;
reg [`MRMAC__CTL_TX_FLEXIF_INPUT_ENABLE_0_SZ:1] CTL_TX_FLEXIF_INPUT_ENABLE_0_REG = CTL_TX_FLEXIF_INPUT_ENABLE_0;
reg [`MRMAC__CTL_TX_FLEXIF_INPUT_ENABLE_1_SZ:1] CTL_TX_FLEXIF_INPUT_ENABLE_1_REG = CTL_TX_FLEXIF_INPUT_ENABLE_1;
reg [`MRMAC__CTL_TX_FLEXIF_INPUT_ENABLE_2_SZ:1] CTL_TX_FLEXIF_INPUT_ENABLE_2_REG = CTL_TX_FLEXIF_INPUT_ENABLE_2;
reg [`MRMAC__CTL_TX_FLEXIF_INPUT_ENABLE_3_SZ:1] CTL_TX_FLEXIF_INPUT_ENABLE_3_REG = CTL_TX_FLEXIF_INPUT_ENABLE_3;
reg [`MRMAC__CTL_TX_FLEXIF_SELECT_0_SZ-1:0] CTL_TX_FLEXIF_SELECT_0_REG = CTL_TX_FLEXIF_SELECT_0;
reg [`MRMAC__CTL_TX_FLEXIF_SELECT_1_SZ-1:0] CTL_TX_FLEXIF_SELECT_1_REG = CTL_TX_FLEXIF_SELECT_1;
reg [`MRMAC__CTL_TX_FLEXIF_SELECT_2_SZ-1:0] CTL_TX_FLEXIF_SELECT_2_REG = CTL_TX_FLEXIF_SELECT_2;
reg [`MRMAC__CTL_TX_FLEXIF_SELECT_3_SZ-1:0] CTL_TX_FLEXIF_SELECT_3_REG = CTL_TX_FLEXIF_SELECT_3;
reg [`MRMAC__CTL_TX_IGNORE_FCS_0_SZ:1] CTL_TX_IGNORE_FCS_0_REG = CTL_TX_IGNORE_FCS_0;
reg [`MRMAC__CTL_TX_IGNORE_FCS_1_SZ:1] CTL_TX_IGNORE_FCS_1_REG = CTL_TX_IGNORE_FCS_1;
reg [`MRMAC__CTL_TX_IGNORE_FCS_2_SZ:1] CTL_TX_IGNORE_FCS_2_REG = CTL_TX_IGNORE_FCS_2;
reg [`MRMAC__CTL_TX_IGNORE_FCS_3_SZ:1] CTL_TX_IGNORE_FCS_3_REG = CTL_TX_IGNORE_FCS_3;
reg [`MRMAC__CTL_TX_IPG_VALUE_0_SZ-1:0] CTL_TX_IPG_VALUE_0_REG = CTL_TX_IPG_VALUE_0;
reg [`MRMAC__CTL_TX_IPG_VALUE_1_SZ-1:0] CTL_TX_IPG_VALUE_1_REG = CTL_TX_IPG_VALUE_1;
reg [`MRMAC__CTL_TX_IPG_VALUE_2_SZ-1:0] CTL_TX_IPG_VALUE_2_REG = CTL_TX_IPG_VALUE_2;
reg [`MRMAC__CTL_TX_IPG_VALUE_3_SZ-1:0] CTL_TX_IPG_VALUE_3_REG = CTL_TX_IPG_VALUE_3;
reg [`MRMAC__CTL_TX_OPCODE_GPP_0_SZ-1:0] CTL_TX_OPCODE_GPP_0_REG = CTL_TX_OPCODE_GPP_0;
reg [`MRMAC__CTL_TX_OPCODE_GPP_1_SZ-1:0] CTL_TX_OPCODE_GPP_1_REG = CTL_TX_OPCODE_GPP_1;
reg [`MRMAC__CTL_TX_OPCODE_GPP_2_SZ-1:0] CTL_TX_OPCODE_GPP_2_REG = CTL_TX_OPCODE_GPP_2;
reg [`MRMAC__CTL_TX_OPCODE_GPP_3_SZ-1:0] CTL_TX_OPCODE_GPP_3_REG = CTL_TX_OPCODE_GPP_3;
reg [`MRMAC__CTL_TX_OPCODE_PPP_0_SZ-1:0] CTL_TX_OPCODE_PPP_0_REG = CTL_TX_OPCODE_PPP_0;
reg [`MRMAC__CTL_TX_OPCODE_PPP_1_SZ-1:0] CTL_TX_OPCODE_PPP_1_REG = CTL_TX_OPCODE_PPP_1;
reg [`MRMAC__CTL_TX_OPCODE_PPP_2_SZ-1:0] CTL_TX_OPCODE_PPP_2_REG = CTL_TX_OPCODE_PPP_2;
reg [`MRMAC__CTL_TX_OPCODE_PPP_3_SZ-1:0] CTL_TX_OPCODE_PPP_3_REG = CTL_TX_OPCODE_PPP_3;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA0_0_SZ-1:0] CTL_TX_PAUSE_QUANTA0_0_REG = CTL_TX_PAUSE_QUANTA0_0;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA0_1_SZ-1:0] CTL_TX_PAUSE_QUANTA0_1_REG = CTL_TX_PAUSE_QUANTA0_1;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA0_2_SZ-1:0] CTL_TX_PAUSE_QUANTA0_2_REG = CTL_TX_PAUSE_QUANTA0_2;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA0_3_SZ-1:0] CTL_TX_PAUSE_QUANTA0_3_REG = CTL_TX_PAUSE_QUANTA0_3;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA1_0_SZ-1:0] CTL_TX_PAUSE_QUANTA1_0_REG = CTL_TX_PAUSE_QUANTA1_0;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA1_1_SZ-1:0] CTL_TX_PAUSE_QUANTA1_1_REG = CTL_TX_PAUSE_QUANTA1_1;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA1_2_SZ-1:0] CTL_TX_PAUSE_QUANTA1_2_REG = CTL_TX_PAUSE_QUANTA1_2;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA1_3_SZ-1:0] CTL_TX_PAUSE_QUANTA1_3_REG = CTL_TX_PAUSE_QUANTA1_3;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA2_0_SZ-1:0] CTL_TX_PAUSE_QUANTA2_0_REG = CTL_TX_PAUSE_QUANTA2_0;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA2_1_SZ-1:0] CTL_TX_PAUSE_QUANTA2_1_REG = CTL_TX_PAUSE_QUANTA2_1;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA2_2_SZ-1:0] CTL_TX_PAUSE_QUANTA2_2_REG = CTL_TX_PAUSE_QUANTA2_2;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA2_3_SZ-1:0] CTL_TX_PAUSE_QUANTA2_3_REG = CTL_TX_PAUSE_QUANTA2_3;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA3_0_SZ-1:0] CTL_TX_PAUSE_QUANTA3_0_REG = CTL_TX_PAUSE_QUANTA3_0;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA3_1_SZ-1:0] CTL_TX_PAUSE_QUANTA3_1_REG = CTL_TX_PAUSE_QUANTA3_1;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA3_2_SZ-1:0] CTL_TX_PAUSE_QUANTA3_2_REG = CTL_TX_PAUSE_QUANTA3_2;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA3_3_SZ-1:0] CTL_TX_PAUSE_QUANTA3_3_REG = CTL_TX_PAUSE_QUANTA3_3;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA4_0_SZ-1:0] CTL_TX_PAUSE_QUANTA4_0_REG = CTL_TX_PAUSE_QUANTA4_0;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA4_1_SZ-1:0] CTL_TX_PAUSE_QUANTA4_1_REG = CTL_TX_PAUSE_QUANTA4_1;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA4_2_SZ-1:0] CTL_TX_PAUSE_QUANTA4_2_REG = CTL_TX_PAUSE_QUANTA4_2;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA4_3_SZ-1:0] CTL_TX_PAUSE_QUANTA4_3_REG = CTL_TX_PAUSE_QUANTA4_3;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA5_0_SZ-1:0] CTL_TX_PAUSE_QUANTA5_0_REG = CTL_TX_PAUSE_QUANTA5_0;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA5_1_SZ-1:0] CTL_TX_PAUSE_QUANTA5_1_REG = CTL_TX_PAUSE_QUANTA5_1;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA5_2_SZ-1:0] CTL_TX_PAUSE_QUANTA5_2_REG = CTL_TX_PAUSE_QUANTA5_2;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA5_3_SZ-1:0] CTL_TX_PAUSE_QUANTA5_3_REG = CTL_TX_PAUSE_QUANTA5_3;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA6_0_SZ-1:0] CTL_TX_PAUSE_QUANTA6_0_REG = CTL_TX_PAUSE_QUANTA6_0;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA6_1_SZ-1:0] CTL_TX_PAUSE_QUANTA6_1_REG = CTL_TX_PAUSE_QUANTA6_1;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA6_2_SZ-1:0] CTL_TX_PAUSE_QUANTA6_2_REG = CTL_TX_PAUSE_QUANTA6_2;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA6_3_SZ-1:0] CTL_TX_PAUSE_QUANTA6_3_REG = CTL_TX_PAUSE_QUANTA6_3;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA7_0_SZ-1:0] CTL_TX_PAUSE_QUANTA7_0_REG = CTL_TX_PAUSE_QUANTA7_0;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA7_1_SZ-1:0] CTL_TX_PAUSE_QUANTA7_1_REG = CTL_TX_PAUSE_QUANTA7_1;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA7_2_SZ-1:0] CTL_TX_PAUSE_QUANTA7_2_REG = CTL_TX_PAUSE_QUANTA7_2;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA7_3_SZ-1:0] CTL_TX_PAUSE_QUANTA7_3_REG = CTL_TX_PAUSE_QUANTA7_3;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA8_0_SZ-1:0] CTL_TX_PAUSE_QUANTA8_0_REG = CTL_TX_PAUSE_QUANTA8_0;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA8_1_SZ-1:0] CTL_TX_PAUSE_QUANTA8_1_REG = CTL_TX_PAUSE_QUANTA8_1;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA8_2_SZ-1:0] CTL_TX_PAUSE_QUANTA8_2_REG = CTL_TX_PAUSE_QUANTA8_2;
reg [`MRMAC__CTL_TX_PAUSE_QUANTA8_3_SZ-1:0] CTL_TX_PAUSE_QUANTA8_3_REG = CTL_TX_PAUSE_QUANTA8_3;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER0_0_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER0_0_REG = CTL_TX_PAUSE_REFRESH_TIMER0_0;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER0_1_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER0_1_REG = CTL_TX_PAUSE_REFRESH_TIMER0_1;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER0_2_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER0_2_REG = CTL_TX_PAUSE_REFRESH_TIMER0_2;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER0_3_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER0_3_REG = CTL_TX_PAUSE_REFRESH_TIMER0_3;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER1_0_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER1_0_REG = CTL_TX_PAUSE_REFRESH_TIMER1_0;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER1_1_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER1_1_REG = CTL_TX_PAUSE_REFRESH_TIMER1_1;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER1_2_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER1_2_REG = CTL_TX_PAUSE_REFRESH_TIMER1_2;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER1_3_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER1_3_REG = CTL_TX_PAUSE_REFRESH_TIMER1_3;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER2_0_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER2_0_REG = CTL_TX_PAUSE_REFRESH_TIMER2_0;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER2_1_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER2_1_REG = CTL_TX_PAUSE_REFRESH_TIMER2_1;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER2_2_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER2_2_REG = CTL_TX_PAUSE_REFRESH_TIMER2_2;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER2_3_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER2_3_REG = CTL_TX_PAUSE_REFRESH_TIMER2_3;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER3_0_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER3_0_REG = CTL_TX_PAUSE_REFRESH_TIMER3_0;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER3_1_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER3_1_REG = CTL_TX_PAUSE_REFRESH_TIMER3_1;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER3_2_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER3_2_REG = CTL_TX_PAUSE_REFRESH_TIMER3_2;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER3_3_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER3_3_REG = CTL_TX_PAUSE_REFRESH_TIMER3_3;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER4_0_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER4_0_REG = CTL_TX_PAUSE_REFRESH_TIMER4_0;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER4_1_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER4_1_REG = CTL_TX_PAUSE_REFRESH_TIMER4_1;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER4_2_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER4_2_REG = CTL_TX_PAUSE_REFRESH_TIMER4_2;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER4_3_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER4_3_REG = CTL_TX_PAUSE_REFRESH_TIMER4_3;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER5_0_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER5_0_REG = CTL_TX_PAUSE_REFRESH_TIMER5_0;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER5_1_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER5_1_REG = CTL_TX_PAUSE_REFRESH_TIMER5_1;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER5_2_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER5_2_REG = CTL_TX_PAUSE_REFRESH_TIMER5_2;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER5_3_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER5_3_REG = CTL_TX_PAUSE_REFRESH_TIMER5_3;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER6_0_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER6_0_REG = CTL_TX_PAUSE_REFRESH_TIMER6_0;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER6_1_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER6_1_REG = CTL_TX_PAUSE_REFRESH_TIMER6_1;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER6_2_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER6_2_REG = CTL_TX_PAUSE_REFRESH_TIMER6_2;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER6_3_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER6_3_REG = CTL_TX_PAUSE_REFRESH_TIMER6_3;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER7_0_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER7_0_REG = CTL_TX_PAUSE_REFRESH_TIMER7_0;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER7_1_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER7_1_REG = CTL_TX_PAUSE_REFRESH_TIMER7_1;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER7_2_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER7_2_REG = CTL_TX_PAUSE_REFRESH_TIMER7_2;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER7_3_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER7_3_REG = CTL_TX_PAUSE_REFRESH_TIMER7_3;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER8_0_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER8_0_REG = CTL_TX_PAUSE_REFRESH_TIMER8_0;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER8_1_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER8_1_REG = CTL_TX_PAUSE_REFRESH_TIMER8_1;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER8_2_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER8_2_REG = CTL_TX_PAUSE_REFRESH_TIMER8_2;
reg [`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER8_3_SZ-1:0] CTL_TX_PAUSE_REFRESH_TIMER8_3_REG = CTL_TX_PAUSE_REFRESH_TIMER8_3;
reg [`MRMAC__CTL_TX_PTP_1STEP_ENABLE_0_SZ:1] CTL_TX_PTP_1STEP_ENABLE_0_REG = CTL_TX_PTP_1STEP_ENABLE_0;
reg [`MRMAC__CTL_TX_PTP_1STEP_ENABLE_1_SZ:1] CTL_TX_PTP_1STEP_ENABLE_1_REG = CTL_TX_PTP_1STEP_ENABLE_1;
reg [`MRMAC__CTL_TX_PTP_1STEP_ENABLE_2_SZ:1] CTL_TX_PTP_1STEP_ENABLE_2_REG = CTL_TX_PTP_1STEP_ENABLE_2;
reg [`MRMAC__CTL_TX_PTP_1STEP_ENABLE_3_SZ:1] CTL_TX_PTP_1STEP_ENABLE_3_REG = CTL_TX_PTP_1STEP_ENABLE_3;
reg [`MRMAC__CTL_TX_PTP_LATENCY_ADJUST_0_SZ-1:0] CTL_TX_PTP_LATENCY_ADJUST_0_REG = CTL_TX_PTP_LATENCY_ADJUST_0;
reg [`MRMAC__CTL_TX_PTP_LATENCY_ADJUST_1_SZ-1:0] CTL_TX_PTP_LATENCY_ADJUST_1_REG = CTL_TX_PTP_LATENCY_ADJUST_1;
reg [`MRMAC__CTL_TX_PTP_LATENCY_ADJUST_2_SZ-1:0] CTL_TX_PTP_LATENCY_ADJUST_2_REG = CTL_TX_PTP_LATENCY_ADJUST_2;
reg [`MRMAC__CTL_TX_PTP_LATENCY_ADJUST_3_SZ-1:0] CTL_TX_PTP_LATENCY_ADJUST_3_REG = CTL_TX_PTP_LATENCY_ADJUST_3;
reg [`MRMAC__CTL_TX_PTP_RSFEC_COMP_EN_0_SZ:1] CTL_TX_PTP_RSFEC_COMP_EN_0_REG = CTL_TX_PTP_RSFEC_COMP_EN_0;
reg [`MRMAC__CTL_TX_PTP_RSFEC_COMP_EN_1_SZ:1] CTL_TX_PTP_RSFEC_COMP_EN_1_REG = CTL_TX_PTP_RSFEC_COMP_EN_1;
reg [`MRMAC__CTL_TX_PTP_RSFEC_COMP_EN_2_SZ:1] CTL_TX_PTP_RSFEC_COMP_EN_2_REG = CTL_TX_PTP_RSFEC_COMP_EN_2;
reg [`MRMAC__CTL_TX_PTP_RSFEC_COMP_EN_3_SZ:1] CTL_TX_PTP_RSFEC_COMP_EN_3_REG = CTL_TX_PTP_RSFEC_COMP_EN_3;
reg [`MRMAC__CTL_TX_PTP_SAT_ENABLE_0_SZ-1:0] CTL_TX_PTP_SAT_ENABLE_0_REG = CTL_TX_PTP_SAT_ENABLE_0;
reg [`MRMAC__CTL_TX_PTP_SAT_ENABLE_1_SZ-1:0] CTL_TX_PTP_SAT_ENABLE_1_REG = CTL_TX_PTP_SAT_ENABLE_1;
reg [`MRMAC__CTL_TX_PTP_SAT_ENABLE_2_SZ-1:0] CTL_TX_PTP_SAT_ENABLE_2_REG = CTL_TX_PTP_SAT_ENABLE_2;
reg [`MRMAC__CTL_TX_PTP_SAT_ENABLE_3_SZ-1:0] CTL_TX_PTP_SAT_ENABLE_3_REG = CTL_TX_PTP_SAT_ENABLE_3;
reg [`MRMAC__CTL_TX_PTP_ST_OFFSET_0_SZ-1:0] CTL_TX_PTP_ST_OFFSET_0_REG = CTL_TX_PTP_ST_OFFSET_0;
reg [`MRMAC__CTL_TX_PTP_ST_OFFSET_1_SZ-1:0] CTL_TX_PTP_ST_OFFSET_1_REG = CTL_TX_PTP_ST_OFFSET_1;
reg [`MRMAC__CTL_TX_PTP_ST_OFFSET_2_SZ-1:0] CTL_TX_PTP_ST_OFFSET_2_REG = CTL_TX_PTP_ST_OFFSET_2;
reg [`MRMAC__CTL_TX_PTP_ST_OFFSET_3_SZ-1:0] CTL_TX_PTP_ST_OFFSET_3_REG = CTL_TX_PTP_ST_OFFSET_3;
reg [`MRMAC__CTL_TX_SA_GPP_0_SZ-1:0] CTL_TX_SA_GPP_0_REG = CTL_TX_SA_GPP_0;
reg [`MRMAC__CTL_TX_SA_GPP_1_SZ-1:0] CTL_TX_SA_GPP_1_REG = CTL_TX_SA_GPP_1;
reg [`MRMAC__CTL_TX_SA_GPP_2_SZ-1:0] CTL_TX_SA_GPP_2_REG = CTL_TX_SA_GPP_2;
reg [`MRMAC__CTL_TX_SA_GPP_3_SZ-1:0] CTL_TX_SA_GPP_3_REG = CTL_TX_SA_GPP_3;
reg [`MRMAC__CTL_TX_SA_PPP_0_SZ-1:0] CTL_TX_SA_PPP_0_REG = CTL_TX_SA_PPP_0;
reg [`MRMAC__CTL_TX_SA_PPP_1_SZ-1:0] CTL_TX_SA_PPP_1_REG = CTL_TX_SA_PPP_1;
reg [`MRMAC__CTL_TX_SA_PPP_2_SZ-1:0] CTL_TX_SA_PPP_2_REG = CTL_TX_SA_PPP_2;
reg [`MRMAC__CTL_TX_SA_PPP_3_SZ-1:0] CTL_TX_SA_PPP_3_REG = CTL_TX_SA_PPP_3;
reg [`MRMAC__CTL_TX_SEND_IDLE_0_SZ:1] CTL_TX_SEND_IDLE_0_REG = CTL_TX_SEND_IDLE_0;
reg [`MRMAC__CTL_TX_SEND_IDLE_1_SZ:1] CTL_TX_SEND_IDLE_1_REG = CTL_TX_SEND_IDLE_1;
reg [`MRMAC__CTL_TX_SEND_IDLE_2_SZ:1] CTL_TX_SEND_IDLE_2_REG = CTL_TX_SEND_IDLE_2;
reg [`MRMAC__CTL_TX_SEND_IDLE_3_SZ:1] CTL_TX_SEND_IDLE_3_REG = CTL_TX_SEND_IDLE_3;
reg [`MRMAC__CTL_TX_SEND_LFI_0_SZ:1] CTL_TX_SEND_LFI_0_REG = CTL_TX_SEND_LFI_0;
reg [`MRMAC__CTL_TX_SEND_LFI_1_SZ:1] CTL_TX_SEND_LFI_1_REG = CTL_TX_SEND_LFI_1;
reg [`MRMAC__CTL_TX_SEND_LFI_2_SZ:1] CTL_TX_SEND_LFI_2_REG = CTL_TX_SEND_LFI_2;
reg [`MRMAC__CTL_TX_SEND_LFI_3_SZ:1] CTL_TX_SEND_LFI_3_REG = CTL_TX_SEND_LFI_3;
reg [`MRMAC__CTL_TX_SEND_RFI_0_SZ:1] CTL_TX_SEND_RFI_0_REG = CTL_TX_SEND_RFI_0;
reg [`MRMAC__CTL_TX_SEND_RFI_1_SZ:1] CTL_TX_SEND_RFI_1_REG = CTL_TX_SEND_RFI_1;
reg [`MRMAC__CTL_TX_SEND_RFI_2_SZ:1] CTL_TX_SEND_RFI_2_REG = CTL_TX_SEND_RFI_2;
reg [`MRMAC__CTL_TX_SEND_RFI_3_SZ:1] CTL_TX_SEND_RFI_3_REG = CTL_TX_SEND_RFI_3;
reg [`MRMAC__CTL_TX_TEST_PATTERN_0_SZ:1] CTL_TX_TEST_PATTERN_0_REG = CTL_TX_TEST_PATTERN_0;
reg [`MRMAC__CTL_TX_TEST_PATTERN_1_SZ:1] CTL_TX_TEST_PATTERN_1_REG = CTL_TX_TEST_PATTERN_1;
reg [`MRMAC__CTL_TX_TEST_PATTERN_2_SZ:1] CTL_TX_TEST_PATTERN_2_REG = CTL_TX_TEST_PATTERN_2;
reg [`MRMAC__CTL_TX_TEST_PATTERN_3_SZ:1] CTL_TX_TEST_PATTERN_3_REG = CTL_TX_TEST_PATTERN_3;
reg [`MRMAC__CTL_TX_TEST_PATTERN_ENABLE_0_SZ:1] CTL_TX_TEST_PATTERN_ENABLE_0_REG = CTL_TX_TEST_PATTERN_ENABLE_0;
reg [`MRMAC__CTL_TX_TEST_PATTERN_ENABLE_1_SZ:1] CTL_TX_TEST_PATTERN_ENABLE_1_REG = CTL_TX_TEST_PATTERN_ENABLE_1;
reg [`MRMAC__CTL_TX_TEST_PATTERN_ENABLE_2_SZ:1] CTL_TX_TEST_PATTERN_ENABLE_2_REG = CTL_TX_TEST_PATTERN_ENABLE_2;
reg [`MRMAC__CTL_TX_TEST_PATTERN_ENABLE_3_SZ:1] CTL_TX_TEST_PATTERN_ENABLE_3_REG = CTL_TX_TEST_PATTERN_ENABLE_3;
reg [`MRMAC__CTL_TX_TEST_PATTERN_SEED_A_0_SZ-1:0] CTL_TX_TEST_PATTERN_SEED_A_0_REG = CTL_TX_TEST_PATTERN_SEED_A_0;
reg [`MRMAC__CTL_TX_TEST_PATTERN_SEED_A_1_SZ-1:0] CTL_TX_TEST_PATTERN_SEED_A_1_REG = CTL_TX_TEST_PATTERN_SEED_A_1;
reg [`MRMAC__CTL_TX_TEST_PATTERN_SEED_A_2_SZ-1:0] CTL_TX_TEST_PATTERN_SEED_A_2_REG = CTL_TX_TEST_PATTERN_SEED_A_2;
reg [`MRMAC__CTL_TX_TEST_PATTERN_SEED_A_3_SZ-1:0] CTL_TX_TEST_PATTERN_SEED_A_3_REG = CTL_TX_TEST_PATTERN_SEED_A_3;
reg [`MRMAC__CTL_TX_TEST_PATTERN_SEED_B_0_SZ-1:0] CTL_TX_TEST_PATTERN_SEED_B_0_REG = CTL_TX_TEST_PATTERN_SEED_B_0;
reg [`MRMAC__CTL_TX_TEST_PATTERN_SEED_B_1_SZ-1:0] CTL_TX_TEST_PATTERN_SEED_B_1_REG = CTL_TX_TEST_PATTERN_SEED_B_1;
reg [`MRMAC__CTL_TX_TEST_PATTERN_SEED_B_2_SZ-1:0] CTL_TX_TEST_PATTERN_SEED_B_2_REG = CTL_TX_TEST_PATTERN_SEED_B_2;
reg [`MRMAC__CTL_TX_TEST_PATTERN_SEED_B_3_SZ-1:0] CTL_TX_TEST_PATTERN_SEED_B_3_REG = CTL_TX_TEST_PATTERN_SEED_B_3;
reg [`MRMAC__CTL_TX_TEST_PATTERN_SELECT_0_SZ:1] CTL_TX_TEST_PATTERN_SELECT_0_REG = CTL_TX_TEST_PATTERN_SELECT_0;
reg [`MRMAC__CTL_TX_TEST_PATTERN_SELECT_1_SZ:1] CTL_TX_TEST_PATTERN_SELECT_1_REG = CTL_TX_TEST_PATTERN_SELECT_1;
reg [`MRMAC__CTL_TX_TEST_PATTERN_SELECT_2_SZ:1] CTL_TX_TEST_PATTERN_SELECT_2_REG = CTL_TX_TEST_PATTERN_SELECT_2;
reg [`MRMAC__CTL_TX_TEST_PATTERN_SELECT_3_SZ:1] CTL_TX_TEST_PATTERN_SELECT_3_REG = CTL_TX_TEST_PATTERN_SELECT_3;
reg [`MRMAC__CTL_TX_VL_LENGTH_MINUS1_100GE_0_SZ-1:0] CTL_TX_VL_LENGTH_MINUS1_100GE_0_REG = CTL_TX_VL_LENGTH_MINUS1_100GE_0;
reg [`MRMAC__CTL_TX_VL_LENGTH_MINUS1_25GE_0_SZ-1:0] CTL_TX_VL_LENGTH_MINUS1_25GE_0_REG = CTL_TX_VL_LENGTH_MINUS1_25GE_0;
reg [`MRMAC__CTL_TX_VL_LENGTH_MINUS1_25GE_1_SZ-1:0] CTL_TX_VL_LENGTH_MINUS1_25GE_1_REG = CTL_TX_VL_LENGTH_MINUS1_25GE_1;
reg [`MRMAC__CTL_TX_VL_LENGTH_MINUS1_25GE_2_SZ-1:0] CTL_TX_VL_LENGTH_MINUS1_25GE_2_REG = CTL_TX_VL_LENGTH_MINUS1_25GE_2;
reg [`MRMAC__CTL_TX_VL_LENGTH_MINUS1_25GE_3_SZ-1:0] CTL_TX_VL_LENGTH_MINUS1_25GE_3_REG = CTL_TX_VL_LENGTH_MINUS1_25GE_3;
reg [`MRMAC__CTL_TX_VL_LENGTH_MINUS1_40GE_0_SZ-1:0] CTL_TX_VL_LENGTH_MINUS1_40GE_0_REG = CTL_TX_VL_LENGTH_MINUS1_40GE_0;
reg [`MRMAC__CTL_TX_VL_LENGTH_MINUS1_50GE_0_SZ-1:0] CTL_TX_VL_LENGTH_MINUS1_50GE_0_REG = CTL_TX_VL_LENGTH_MINUS1_50GE_0;
reg [`MRMAC__CTL_TX_VL_LENGTH_MINUS1_50GE_2_SZ-1:0] CTL_TX_VL_LENGTH_MINUS1_50GE_2_REG = CTL_TX_VL_LENGTH_MINUS1_50GE_2;
reg [`MRMAC__CTL_VL_MARKER_ID0_SZ-1:0] CTL_VL_MARKER_ID0_REG = CTL_VL_MARKER_ID0;
reg [`MRMAC__CTL_VL_MARKER_ID1_SZ-1:0] CTL_VL_MARKER_ID1_REG = CTL_VL_MARKER_ID1;
reg [`MRMAC__CTL_VL_MARKER_ID10_SZ-1:0] CTL_VL_MARKER_ID10_REG = CTL_VL_MARKER_ID10;
reg [`MRMAC__CTL_VL_MARKER_ID11_SZ-1:0] CTL_VL_MARKER_ID11_REG = CTL_VL_MARKER_ID11;
reg [`MRMAC__CTL_VL_MARKER_ID12_SZ-1:0] CTL_VL_MARKER_ID12_REG = CTL_VL_MARKER_ID12;
reg [`MRMAC__CTL_VL_MARKER_ID13_SZ-1:0] CTL_VL_MARKER_ID13_REG = CTL_VL_MARKER_ID13;
reg [`MRMAC__CTL_VL_MARKER_ID14_SZ-1:0] CTL_VL_MARKER_ID14_REG = CTL_VL_MARKER_ID14;
reg [`MRMAC__CTL_VL_MARKER_ID15_SZ-1:0] CTL_VL_MARKER_ID15_REG = CTL_VL_MARKER_ID15;
reg [`MRMAC__CTL_VL_MARKER_ID16_SZ-1:0] CTL_VL_MARKER_ID16_REG = CTL_VL_MARKER_ID16;
reg [`MRMAC__CTL_VL_MARKER_ID17_SZ-1:0] CTL_VL_MARKER_ID17_REG = CTL_VL_MARKER_ID17;
reg [`MRMAC__CTL_VL_MARKER_ID18_SZ-1:0] CTL_VL_MARKER_ID18_REG = CTL_VL_MARKER_ID18;
reg [`MRMAC__CTL_VL_MARKER_ID19_SZ-1:0] CTL_VL_MARKER_ID19_REG = CTL_VL_MARKER_ID19;
reg [`MRMAC__CTL_VL_MARKER_ID2_SZ-1:0] CTL_VL_MARKER_ID2_REG = CTL_VL_MARKER_ID2;
reg [`MRMAC__CTL_VL_MARKER_ID3_SZ-1:0] CTL_VL_MARKER_ID3_REG = CTL_VL_MARKER_ID3;
reg [`MRMAC__CTL_VL_MARKER_ID4_SZ-1:0] CTL_VL_MARKER_ID4_REG = CTL_VL_MARKER_ID4;
reg [`MRMAC__CTL_VL_MARKER_ID5_SZ-1:0] CTL_VL_MARKER_ID5_REG = CTL_VL_MARKER_ID5;
reg [`MRMAC__CTL_VL_MARKER_ID6_SZ-1:0] CTL_VL_MARKER_ID6_REG = CTL_VL_MARKER_ID6;
reg [`MRMAC__CTL_VL_MARKER_ID7_SZ-1:0] CTL_VL_MARKER_ID7_REG = CTL_VL_MARKER_ID7;
reg [`MRMAC__CTL_VL_MARKER_ID8_SZ-1:0] CTL_VL_MARKER_ID8_REG = CTL_VL_MARKER_ID8;
reg [`MRMAC__CTL_VL_MARKER_ID9_SZ-1:0] CTL_VL_MARKER_ID9_REG = CTL_VL_MARKER_ID9;
reg [`MRMAC__LANE_CONNECTIVITY_SZ:1] LANE_CONNECTIVITY_REG = LANE_CONNECTIVITY;
reg [`MRMAC__MEM_CTRL_SZ-1:0] MEM_CTRL_REG = MEM_CTRL;
reg NUM_100G_FEC_ONLY_PORTS_REG = NUM_100G_FEC_ONLY_PORTS;
reg NUM_100G_MAC_PCS_NOFEC_PORTS_REG = NUM_100G_MAC_PCS_NOFEC_PORTS;
reg NUM_100G_MAC_PCS_WITH_FEC_PORTS_REG = NUM_100G_MAC_PCS_WITH_FEC_PORTS;
reg [`MRMAC__NUM_10G_MAC_PCS_NOFEC_PORTS_SZ-1:0] NUM_10G_MAC_PCS_NOFEC_PORTS_REG = NUM_10G_MAC_PCS_NOFEC_PORTS;
reg [`MRMAC__NUM_10G_MAC_PCS_WITH_FEC_PORTS_SZ-1:0] NUM_10G_MAC_PCS_WITH_FEC_PORTS_REG = NUM_10G_MAC_PCS_WITH_FEC_PORTS;
reg [`MRMAC__NUM_25G_FEC_ONLY_PORTS_SZ-1:0] NUM_25G_FEC_ONLY_PORTS_REG = NUM_25G_FEC_ONLY_PORTS;
reg [`MRMAC__NUM_25G_MAC_PCS_NOFEC_PORTS_SZ-1:0] NUM_25G_MAC_PCS_NOFEC_PORTS_REG = NUM_25G_MAC_PCS_NOFEC_PORTS;
reg [`MRMAC__NUM_25G_MAC_PCS_WITH_FEC_PORTS_SZ-1:0] NUM_25G_MAC_PCS_WITH_FEC_PORTS_REG = NUM_25G_MAC_PCS_WITH_FEC_PORTS;
reg NUM_40G_MAC_PCS_NOFEC_PORTS_REG = NUM_40G_MAC_PCS_NOFEC_PORTS;
reg NUM_40G_MAC_PCS_WITH_FEC_PORTS_REG = NUM_40G_MAC_PCS_WITH_FEC_PORTS;
reg [`MRMAC__NUM_50G_FEC_ONLY_PORTS_SZ-1:0] NUM_50G_FEC_ONLY_PORTS_REG = NUM_50G_FEC_ONLY_PORTS;
reg [`MRMAC__NUM_50G_MAC_PCS_NOFEC_PORTS_SZ-1:0] NUM_50G_MAC_PCS_NOFEC_PORTS_REG = NUM_50G_MAC_PCS_NOFEC_PORTS;
reg [`MRMAC__NUM_50G_MAC_PCS_WITH_FEC_PORTS_SZ-1:0] NUM_50G_MAC_PCS_WITH_FEC_PORTS_REG = NUM_50G_MAC_PCS_WITH_FEC_PORTS;
reg [`MRMAC__RSVD0_SZ-1:0] RSVD0_REG = RSVD0;
reg [`MRMAC__RSVD1_SZ-1:0] RSVD1_REG = RSVD1;
reg [`MRMAC__RSVD2_SZ-1:0] RSVD2_REG = RSVD2;
reg [`MRMAC__RSVD3_SZ-1:0] RSVD3_REG = RSVD3;
reg [`MRMAC__RSVD4_SZ-1:0] RSVD4_REG = RSVD4;
reg [`MRMAC__RSVD5_SZ-1:0] RSVD5_REG = RSVD5;
reg [`MRMAC__RSVD6_SZ-1:0] RSVD6_REG = RSVD6;
reg [`MRMAC__RSVD7_SZ-1:0] RSVD7_REG = RSVD7;
reg [`MRMAC__RSVD8_SZ-1:0] RSVD8_REG = RSVD8;
reg [`MRMAC__RSVD9_SZ-1:0] RSVD9_REG = RSVD9;
reg [`MRMAC__SIM_DEVICE_SZ:1] SIM_DEVICE_REG = SIM_DEVICE;
reg [`MRMAC__TICK_REG_MODE_SEL_0_SZ:1] TICK_REG_MODE_SEL_0_REG = TICK_REG_MODE_SEL_0;
reg [`MRMAC__TICK_REG_MODE_SEL_1_SZ:1] TICK_REG_MODE_SEL_1_REG = TICK_REG_MODE_SEL_1;
reg [`MRMAC__TICK_REG_MODE_SEL_2_SZ:1] TICK_REG_MODE_SEL_2_REG = TICK_REG_MODE_SEL_2;
reg [`MRMAC__TICK_REG_MODE_SEL_3_SZ:1] TICK_REG_MODE_SEL_3_REG = TICK_REG_MODE_SEL_3;

initial begin
  ATTR[`MRMAC__ACTIVITY] = ACTIVITY;
  ATTR[`MRMAC__CTL_AXIS_CFG_0] = CTL_AXIS_CFG_0;
  ATTR[`MRMAC__CTL_AXIS_CFG_1] = CTL_AXIS_CFG_1;
  ATTR[`MRMAC__CTL_AXIS_CFG_2] = CTL_AXIS_CFG_2;
  ATTR[`MRMAC__CTL_AXIS_CFG_3] = CTL_AXIS_CFG_3;
  ATTR[`MRMAC__CTL_COUNTER_EXTEND_0] = CTL_COUNTER_EXTEND_0;
  ATTR[`MRMAC__CTL_COUNTER_EXTEND_1] = CTL_COUNTER_EXTEND_1;
  ATTR[`MRMAC__CTL_COUNTER_EXTEND_2] = CTL_COUNTER_EXTEND_2;
  ATTR[`MRMAC__CTL_COUNTER_EXTEND_3] = CTL_COUNTER_EXTEND_3;
  ATTR[`MRMAC__CTL_CUSTOM_RX_AMS_0] = CTL_CUSTOM_RX_AMS_0;
  ATTR[`MRMAC__CTL_CUSTOM_RX_AMS_1] = CTL_CUSTOM_RX_AMS_1;
  ATTR[`MRMAC__CTL_CUSTOM_RX_AMS_2] = CTL_CUSTOM_RX_AMS_2;
  ATTR[`MRMAC__CTL_CUSTOM_RX_AMS_3] = CTL_CUSTOM_RX_AMS_3;
  ATTR[`MRMAC__CTL_CUSTOM_TX_AMS_0] = CTL_CUSTOM_TX_AMS_0;
  ATTR[`MRMAC__CTL_CUSTOM_TX_AMS_1] = CTL_CUSTOM_TX_AMS_1;
  ATTR[`MRMAC__CTL_CUSTOM_TX_AMS_2] = CTL_CUSTOM_TX_AMS_2;
  ATTR[`MRMAC__CTL_CUSTOM_TX_AMS_3] = CTL_CUSTOM_TX_AMS_3;
  ATTR[`MRMAC__CTL_DATA_RATE_0] = CTL_DATA_RATE_0;
  ATTR[`MRMAC__CTL_DATA_RATE_1] = CTL_DATA_RATE_1;
  ATTR[`MRMAC__CTL_DATA_RATE_2] = CTL_DATA_RATE_2;
  ATTR[`MRMAC__CTL_DATA_RATE_3] = CTL_DATA_RATE_3;
  ATTR[`MRMAC__CTL_FEC_MODE_0] = CTL_FEC_MODE_0;
  ATTR[`MRMAC__CTL_FEC_MODE_1] = CTL_FEC_MODE_1;
  ATTR[`MRMAC__CTL_FEC_MODE_2] = CTL_FEC_MODE_2;
  ATTR[`MRMAC__CTL_FEC_MODE_3] = CTL_FEC_MODE_3;
  ATTR[`MRMAC__CTL_PCS_RX_TS_EN_0] = CTL_PCS_RX_TS_EN_0;
  ATTR[`MRMAC__CTL_PCS_RX_TS_EN_1] = CTL_PCS_RX_TS_EN_1;
  ATTR[`MRMAC__CTL_PCS_RX_TS_EN_2] = CTL_PCS_RX_TS_EN_2;
  ATTR[`MRMAC__CTL_PCS_RX_TS_EN_3] = CTL_PCS_RX_TS_EN_3;
  ATTR[`MRMAC__CTL_PREEMPT_ENABLE_0] = CTL_PREEMPT_ENABLE_0;
  ATTR[`MRMAC__CTL_PREEMPT_ENABLE_1] = CTL_PREEMPT_ENABLE_1;
  ATTR[`MRMAC__CTL_PREEMPT_ENABLE_2] = CTL_PREEMPT_ENABLE_2;
  ATTR[`MRMAC__CTL_PREEMPT_ENABLE_3] = CTL_PREEMPT_ENABLE_3;
  ATTR[`MRMAC__CTL_REVISION] = CTL_REVISION;
  ATTR[`MRMAC__CTL_RX01_DEGRADE_ACT_THRESH] = CTL_RX01_DEGRADE_ACT_THRESH;
  ATTR[`MRMAC__CTL_RX01_DEGRADE_DEACT_THRESH] = CTL_RX01_DEGRADE_DEACT_THRESH;
  ATTR[`MRMAC__CTL_RX01_DEGRADE_ENABLE] = CTL_RX01_DEGRADE_ENABLE;
  ATTR[`MRMAC__CTL_RX01_DEGRADE_INTERVAL] = CTL_RX01_DEGRADE_INTERVAL;
  ATTR[`MRMAC__CTL_RX23_DEGRADE_ACT_THRESH] = CTL_RX23_DEGRADE_ACT_THRESH;
  ATTR[`MRMAC__CTL_RX23_DEGRADE_DEACT_THRESH] = CTL_RX23_DEGRADE_DEACT_THRESH;
  ATTR[`MRMAC__CTL_RX23_DEGRADE_ENABLE] = CTL_RX23_DEGRADE_ENABLE;
  ATTR[`MRMAC__CTL_RX23_DEGRADE_INTERVAL] = CTL_RX23_DEGRADE_INTERVAL;
  ATTR[`MRMAC__CTL_RX_CHECK_ACK_0] = CTL_RX_CHECK_ACK_0;
  ATTR[`MRMAC__CTL_RX_CHECK_ACK_1] = CTL_RX_CHECK_ACK_1;
  ATTR[`MRMAC__CTL_RX_CHECK_ACK_2] = CTL_RX_CHECK_ACK_2;
  ATTR[`MRMAC__CTL_RX_CHECK_ACK_3] = CTL_RX_CHECK_ACK_3;
  ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_GCP_0] = CTL_RX_CHECK_ETYPE_GCP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_GCP_1] = CTL_RX_CHECK_ETYPE_GCP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_GCP_2] = CTL_RX_CHECK_ETYPE_GCP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_GCP_3] = CTL_RX_CHECK_ETYPE_GCP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_GPP_0] = CTL_RX_CHECK_ETYPE_GPP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_GPP_1] = CTL_RX_CHECK_ETYPE_GPP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_GPP_2] = CTL_RX_CHECK_ETYPE_GPP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_GPP_3] = CTL_RX_CHECK_ETYPE_GPP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_PCP_0] = CTL_RX_CHECK_ETYPE_PCP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_PCP_1] = CTL_RX_CHECK_ETYPE_PCP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_PCP_2] = CTL_RX_CHECK_ETYPE_PCP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_PCP_3] = CTL_RX_CHECK_ETYPE_PCP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_PPP_0] = CTL_RX_CHECK_ETYPE_PPP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_PPP_1] = CTL_RX_CHECK_ETYPE_PPP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_PPP_2] = CTL_RX_CHECK_ETYPE_PPP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_PPP_3] = CTL_RX_CHECK_ETYPE_PPP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_MCAST_GCP_0] = CTL_RX_CHECK_MCAST_GCP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_MCAST_GCP_1] = CTL_RX_CHECK_MCAST_GCP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_MCAST_GCP_2] = CTL_RX_CHECK_MCAST_GCP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_MCAST_GCP_3] = CTL_RX_CHECK_MCAST_GCP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_MCAST_GPP_0] = CTL_RX_CHECK_MCAST_GPP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_MCAST_GPP_1] = CTL_RX_CHECK_MCAST_GPP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_MCAST_GPP_2] = CTL_RX_CHECK_MCAST_GPP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_MCAST_GPP_3] = CTL_RX_CHECK_MCAST_GPP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_MCAST_PCP_0] = CTL_RX_CHECK_MCAST_PCP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_MCAST_PCP_1] = CTL_RX_CHECK_MCAST_PCP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_MCAST_PCP_2] = CTL_RX_CHECK_MCAST_PCP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_MCAST_PCP_3] = CTL_RX_CHECK_MCAST_PCP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_MCAST_PPP_0] = CTL_RX_CHECK_MCAST_PPP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_MCAST_PPP_1] = CTL_RX_CHECK_MCAST_PPP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_MCAST_PPP_2] = CTL_RX_CHECK_MCAST_PPP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_MCAST_PPP_3] = CTL_RX_CHECK_MCAST_PPP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_GCP_0] = CTL_RX_CHECK_OPCODE_GCP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_GCP_1] = CTL_RX_CHECK_OPCODE_GCP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_GCP_2] = CTL_RX_CHECK_OPCODE_GCP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_GCP_3] = CTL_RX_CHECK_OPCODE_GCP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_GPP_0] = CTL_RX_CHECK_OPCODE_GPP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_GPP_1] = CTL_RX_CHECK_OPCODE_GPP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_GPP_2] = CTL_RX_CHECK_OPCODE_GPP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_GPP_3] = CTL_RX_CHECK_OPCODE_GPP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_PCP_0] = CTL_RX_CHECK_OPCODE_PCP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_PCP_1] = CTL_RX_CHECK_OPCODE_PCP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_PCP_2] = CTL_RX_CHECK_OPCODE_PCP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_PCP_3] = CTL_RX_CHECK_OPCODE_PCP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_PPP_0] = CTL_RX_CHECK_OPCODE_PPP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_PPP_1] = CTL_RX_CHECK_OPCODE_PPP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_PPP_2] = CTL_RX_CHECK_OPCODE_PPP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_PPP_3] = CTL_RX_CHECK_OPCODE_PPP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_PREAMBLE_0] = CTL_RX_CHECK_PREAMBLE_0;
  ATTR[`MRMAC__CTL_RX_CHECK_PREAMBLE_1] = CTL_RX_CHECK_PREAMBLE_1;
  ATTR[`MRMAC__CTL_RX_CHECK_PREAMBLE_2] = CTL_RX_CHECK_PREAMBLE_2;
  ATTR[`MRMAC__CTL_RX_CHECK_PREAMBLE_3] = CTL_RX_CHECK_PREAMBLE_3;
  ATTR[`MRMAC__CTL_RX_CHECK_SA_GCP_0] = CTL_RX_CHECK_SA_GCP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_SA_GCP_1] = CTL_RX_CHECK_SA_GCP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_SA_GCP_2] = CTL_RX_CHECK_SA_GCP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_SA_GCP_3] = CTL_RX_CHECK_SA_GCP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_SA_GPP_0] = CTL_RX_CHECK_SA_GPP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_SA_GPP_1] = CTL_RX_CHECK_SA_GPP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_SA_GPP_2] = CTL_RX_CHECK_SA_GPP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_SA_GPP_3] = CTL_RX_CHECK_SA_GPP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_SA_PCP_0] = CTL_RX_CHECK_SA_PCP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_SA_PCP_1] = CTL_RX_CHECK_SA_PCP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_SA_PCP_2] = CTL_RX_CHECK_SA_PCP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_SA_PCP_3] = CTL_RX_CHECK_SA_PCP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_SA_PPP_0] = CTL_RX_CHECK_SA_PPP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_SA_PPP_1] = CTL_RX_CHECK_SA_PPP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_SA_PPP_2] = CTL_RX_CHECK_SA_PPP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_SA_PPP_3] = CTL_RX_CHECK_SA_PPP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_SFD_0] = CTL_RX_CHECK_SFD_0;
  ATTR[`MRMAC__CTL_RX_CHECK_SFD_1] = CTL_RX_CHECK_SFD_1;
  ATTR[`MRMAC__CTL_RX_CHECK_SFD_2] = CTL_RX_CHECK_SFD_2;
  ATTR[`MRMAC__CTL_RX_CHECK_SFD_3] = CTL_RX_CHECK_SFD_3;
  ATTR[`MRMAC__CTL_RX_CHECK_UCAST_GCP_0] = CTL_RX_CHECK_UCAST_GCP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_UCAST_GCP_1] = CTL_RX_CHECK_UCAST_GCP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_UCAST_GCP_2] = CTL_RX_CHECK_UCAST_GCP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_UCAST_GCP_3] = CTL_RX_CHECK_UCAST_GCP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_UCAST_GPP_0] = CTL_RX_CHECK_UCAST_GPP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_UCAST_GPP_1] = CTL_RX_CHECK_UCAST_GPP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_UCAST_GPP_2] = CTL_RX_CHECK_UCAST_GPP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_UCAST_GPP_3] = CTL_RX_CHECK_UCAST_GPP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_UCAST_PCP_0] = CTL_RX_CHECK_UCAST_PCP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_UCAST_PCP_1] = CTL_RX_CHECK_UCAST_PCP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_UCAST_PCP_2] = CTL_RX_CHECK_UCAST_PCP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_UCAST_PCP_3] = CTL_RX_CHECK_UCAST_PCP_3;
  ATTR[`MRMAC__CTL_RX_CHECK_UCAST_PPP_0] = CTL_RX_CHECK_UCAST_PPP_0;
  ATTR[`MRMAC__CTL_RX_CHECK_UCAST_PPP_1] = CTL_RX_CHECK_UCAST_PPP_1;
  ATTR[`MRMAC__CTL_RX_CHECK_UCAST_PPP_2] = CTL_RX_CHECK_UCAST_PPP_2;
  ATTR[`MRMAC__CTL_RX_CHECK_UCAST_PPP_3] = CTL_RX_CHECK_UCAST_PPP_3;
  ATTR[`MRMAC__CTL_RX_DATA_PATTERN_SELECT_0] = CTL_RX_DATA_PATTERN_SELECT_0;
  ATTR[`MRMAC__CTL_RX_DATA_PATTERN_SELECT_1] = CTL_RX_DATA_PATTERN_SELECT_1;
  ATTR[`MRMAC__CTL_RX_DATA_PATTERN_SELECT_2] = CTL_RX_DATA_PATTERN_SELECT_2;
  ATTR[`MRMAC__CTL_RX_DATA_PATTERN_SELECT_3] = CTL_RX_DATA_PATTERN_SELECT_3;
  ATTR[`MRMAC__CTL_RX_DELETE_FCS_0] = CTL_RX_DELETE_FCS_0;
  ATTR[`MRMAC__CTL_RX_DELETE_FCS_1] = CTL_RX_DELETE_FCS_1;
  ATTR[`MRMAC__CTL_RX_DELETE_FCS_2] = CTL_RX_DELETE_FCS_2;
  ATTR[`MRMAC__CTL_RX_DELETE_FCS_3] = CTL_RX_DELETE_FCS_3;
  ATTR[`MRMAC__CTL_RX_ENABLE_0] = CTL_RX_ENABLE_0;
  ATTR[`MRMAC__CTL_RX_ENABLE_1] = CTL_RX_ENABLE_1;
  ATTR[`MRMAC__CTL_RX_ENABLE_2] = CTL_RX_ENABLE_2;
  ATTR[`MRMAC__CTL_RX_ENABLE_3] = CTL_RX_ENABLE_3;
  ATTR[`MRMAC__CTL_RX_ENABLE_GCP_0] = CTL_RX_ENABLE_GCP_0;
  ATTR[`MRMAC__CTL_RX_ENABLE_GCP_1] = CTL_RX_ENABLE_GCP_1;
  ATTR[`MRMAC__CTL_RX_ENABLE_GCP_2] = CTL_RX_ENABLE_GCP_2;
  ATTR[`MRMAC__CTL_RX_ENABLE_GCP_3] = CTL_RX_ENABLE_GCP_3;
  ATTR[`MRMAC__CTL_RX_ENABLE_GPP_0] = CTL_RX_ENABLE_GPP_0;
  ATTR[`MRMAC__CTL_RX_ENABLE_GPP_1] = CTL_RX_ENABLE_GPP_1;
  ATTR[`MRMAC__CTL_RX_ENABLE_GPP_2] = CTL_RX_ENABLE_GPP_2;
  ATTR[`MRMAC__CTL_RX_ENABLE_GPP_3] = CTL_RX_ENABLE_GPP_3;
  ATTR[`MRMAC__CTL_RX_ENABLE_PCP_0] = CTL_RX_ENABLE_PCP_0;
  ATTR[`MRMAC__CTL_RX_ENABLE_PCP_1] = CTL_RX_ENABLE_PCP_1;
  ATTR[`MRMAC__CTL_RX_ENABLE_PCP_2] = CTL_RX_ENABLE_PCP_2;
  ATTR[`MRMAC__CTL_RX_ENABLE_PCP_3] = CTL_RX_ENABLE_PCP_3;
  ATTR[`MRMAC__CTL_RX_ENABLE_PPP_0] = CTL_RX_ENABLE_PPP_0;
  ATTR[`MRMAC__CTL_RX_ENABLE_PPP_1] = CTL_RX_ENABLE_PPP_1;
  ATTR[`MRMAC__CTL_RX_ENABLE_PPP_2] = CTL_RX_ENABLE_PPP_2;
  ATTR[`MRMAC__CTL_RX_ENABLE_PPP_3] = CTL_RX_ENABLE_PPP_3;
  ATTR[`MRMAC__CTL_RX_ETYPE_GCP_0] = CTL_RX_ETYPE_GCP_0;
  ATTR[`MRMAC__CTL_RX_ETYPE_GCP_1] = CTL_RX_ETYPE_GCP_1;
  ATTR[`MRMAC__CTL_RX_ETYPE_GCP_2] = CTL_RX_ETYPE_GCP_2;
  ATTR[`MRMAC__CTL_RX_ETYPE_GCP_3] = CTL_RX_ETYPE_GCP_3;
  ATTR[`MRMAC__CTL_RX_ETYPE_GPP_0] = CTL_RX_ETYPE_GPP_0;
  ATTR[`MRMAC__CTL_RX_ETYPE_GPP_1] = CTL_RX_ETYPE_GPP_1;
  ATTR[`MRMAC__CTL_RX_ETYPE_GPP_2] = CTL_RX_ETYPE_GPP_2;
  ATTR[`MRMAC__CTL_RX_ETYPE_GPP_3] = CTL_RX_ETYPE_GPP_3;
  ATTR[`MRMAC__CTL_RX_ETYPE_PCP_0] = CTL_RX_ETYPE_PCP_0;
  ATTR[`MRMAC__CTL_RX_ETYPE_PCP_1] = CTL_RX_ETYPE_PCP_1;
  ATTR[`MRMAC__CTL_RX_ETYPE_PCP_2] = CTL_RX_ETYPE_PCP_2;
  ATTR[`MRMAC__CTL_RX_ETYPE_PCP_3] = CTL_RX_ETYPE_PCP_3;
  ATTR[`MRMAC__CTL_RX_ETYPE_PPP_0] = CTL_RX_ETYPE_PPP_0;
  ATTR[`MRMAC__CTL_RX_ETYPE_PPP_1] = CTL_RX_ETYPE_PPP_1;
  ATTR[`MRMAC__CTL_RX_ETYPE_PPP_2] = CTL_RX_ETYPE_PPP_2;
  ATTR[`MRMAC__CTL_RX_ETYPE_PPP_3] = CTL_RX_ETYPE_PPP_3;
  ATTR[`MRMAC__CTL_RX_FEC_ALIGNMENT_BYPASS_0] = CTL_RX_FEC_ALIGNMENT_BYPASS_0;
  ATTR[`MRMAC__CTL_RX_FEC_ALIGNMENT_BYPASS_1] = CTL_RX_FEC_ALIGNMENT_BYPASS_1;
  ATTR[`MRMAC__CTL_RX_FEC_ALIGNMENT_BYPASS_2] = CTL_RX_FEC_ALIGNMENT_BYPASS_2;
  ATTR[`MRMAC__CTL_RX_FEC_ALIGNMENT_BYPASS_3] = CTL_RX_FEC_ALIGNMENT_BYPASS_3;
  ATTR[`MRMAC__CTL_RX_FEC_BYPASS_CORRECTION_0] = CTL_RX_FEC_BYPASS_CORRECTION_0;
  ATTR[`MRMAC__CTL_RX_FEC_BYPASS_CORRECTION_1] = CTL_RX_FEC_BYPASS_CORRECTION_1;
  ATTR[`MRMAC__CTL_RX_FEC_BYPASS_CORRECTION_2] = CTL_RX_FEC_BYPASS_CORRECTION_2;
  ATTR[`MRMAC__CTL_RX_FEC_BYPASS_CORRECTION_3] = CTL_RX_FEC_BYPASS_CORRECTION_3;
  ATTR[`MRMAC__CTL_RX_FEC_BYPASS_INDICATION_0] = CTL_RX_FEC_BYPASS_INDICATION_0;
  ATTR[`MRMAC__CTL_RX_FEC_BYPASS_INDICATION_1] = CTL_RX_FEC_BYPASS_INDICATION_1;
  ATTR[`MRMAC__CTL_RX_FEC_BYPASS_INDICATION_2] = CTL_RX_FEC_BYPASS_INDICATION_2;
  ATTR[`MRMAC__CTL_RX_FEC_BYPASS_INDICATION_3] = CTL_RX_FEC_BYPASS_INDICATION_3;
  ATTR[`MRMAC__CTL_RX_FEC_CDC_BYPASS_01] = CTL_RX_FEC_CDC_BYPASS_01;
  ATTR[`MRMAC__CTL_RX_FEC_CDC_BYPASS_23] = CTL_RX_FEC_CDC_BYPASS_23;
  ATTR[`MRMAC__CTL_RX_FEC_ERRIND_MODE] = CTL_RX_FEC_ERRIND_MODE;
  ATTR[`MRMAC__CTL_RX_FEC_TRANSCODE_BYPASS_0] = CTL_RX_FEC_TRANSCODE_BYPASS_0;
  ATTR[`MRMAC__CTL_RX_FEC_TRANSCODE_BYPASS_1] = CTL_RX_FEC_TRANSCODE_BYPASS_1;
  ATTR[`MRMAC__CTL_RX_FEC_TRANSCODE_BYPASS_2] = CTL_RX_FEC_TRANSCODE_BYPASS_2;
  ATTR[`MRMAC__CTL_RX_FEC_TRANSCODE_BYPASS_3] = CTL_RX_FEC_TRANSCODE_BYPASS_3;
  ATTR[`MRMAC__CTL_RX_FEC_TRANSCODE_CLAUSE49_0] = CTL_RX_FEC_TRANSCODE_CLAUSE49_0;
  ATTR[`MRMAC__CTL_RX_FEC_TRANSCODE_CLAUSE49_1] = CTL_RX_FEC_TRANSCODE_CLAUSE49_1;
  ATTR[`MRMAC__CTL_RX_FEC_TRANSCODE_CLAUSE49_2] = CTL_RX_FEC_TRANSCODE_CLAUSE49_2;
  ATTR[`MRMAC__CTL_RX_FEC_TRANSCODE_CLAUSE49_3] = CTL_RX_FEC_TRANSCODE_CLAUSE49_3;
  ATTR[`MRMAC__CTL_RX_FLEXIF_INPUT_ENABLE_0] = CTL_RX_FLEXIF_INPUT_ENABLE_0;
  ATTR[`MRMAC__CTL_RX_FLEXIF_INPUT_ENABLE_1] = CTL_RX_FLEXIF_INPUT_ENABLE_1;
  ATTR[`MRMAC__CTL_RX_FLEXIF_INPUT_ENABLE_2] = CTL_RX_FLEXIF_INPUT_ENABLE_2;
  ATTR[`MRMAC__CTL_RX_FLEXIF_INPUT_ENABLE_3] = CTL_RX_FLEXIF_INPUT_ENABLE_3;
  ATTR[`MRMAC__CTL_RX_FLEXIF_SELECT_0] = CTL_RX_FLEXIF_SELECT_0;
  ATTR[`MRMAC__CTL_RX_FLEXIF_SELECT_1] = CTL_RX_FLEXIF_SELECT_1;
  ATTR[`MRMAC__CTL_RX_FLEXIF_SELECT_2] = CTL_RX_FLEXIF_SELECT_2;
  ATTR[`MRMAC__CTL_RX_FLEXIF_SELECT_3] = CTL_RX_FLEXIF_SELECT_3;
  ATTR[`MRMAC__CTL_RX_FORWARD_CONTROL_0] = CTL_RX_FORWARD_CONTROL_0;
  ATTR[`MRMAC__CTL_RX_FORWARD_CONTROL_1] = CTL_RX_FORWARD_CONTROL_1;
  ATTR[`MRMAC__CTL_RX_FORWARD_CONTROL_2] = CTL_RX_FORWARD_CONTROL_2;
  ATTR[`MRMAC__CTL_RX_FORWARD_CONTROL_3] = CTL_RX_FORWARD_CONTROL_3;
  ATTR[`MRMAC__CTL_RX_IGNORE_FCS_0] = CTL_RX_IGNORE_FCS_0;
  ATTR[`MRMAC__CTL_RX_IGNORE_FCS_1] = CTL_RX_IGNORE_FCS_1;
  ATTR[`MRMAC__CTL_RX_IGNORE_FCS_2] = CTL_RX_IGNORE_FCS_2;
  ATTR[`MRMAC__CTL_RX_IGNORE_FCS_3] = CTL_RX_IGNORE_FCS_3;
  ATTR[`MRMAC__CTL_RX_IGNORE_INRANGE_0] = CTL_RX_IGNORE_INRANGE_0;
  ATTR[`MRMAC__CTL_RX_IGNORE_INRANGE_1] = CTL_RX_IGNORE_INRANGE_1;
  ATTR[`MRMAC__CTL_RX_IGNORE_INRANGE_2] = CTL_RX_IGNORE_INRANGE_2;
  ATTR[`MRMAC__CTL_RX_IGNORE_INRANGE_3] = CTL_RX_IGNORE_INRANGE_3;
  ATTR[`MRMAC__CTL_RX_MAX_PACKET_LEN_0] = CTL_RX_MAX_PACKET_LEN_0;
  ATTR[`MRMAC__CTL_RX_MAX_PACKET_LEN_1] = CTL_RX_MAX_PACKET_LEN_1;
  ATTR[`MRMAC__CTL_RX_MAX_PACKET_LEN_2] = CTL_RX_MAX_PACKET_LEN_2;
  ATTR[`MRMAC__CTL_RX_MAX_PACKET_LEN_3] = CTL_RX_MAX_PACKET_LEN_3;
  ATTR[`MRMAC__CTL_RX_MIN_PACKET_LEN_0] = CTL_RX_MIN_PACKET_LEN_0;
  ATTR[`MRMAC__CTL_RX_MIN_PACKET_LEN_1] = CTL_RX_MIN_PACKET_LEN_1;
  ATTR[`MRMAC__CTL_RX_MIN_PACKET_LEN_2] = CTL_RX_MIN_PACKET_LEN_2;
  ATTR[`MRMAC__CTL_RX_MIN_PACKET_LEN_3] = CTL_RX_MIN_PACKET_LEN_3;
  ATTR[`MRMAC__CTL_RX_OPCODE_GPP_0] = CTL_RX_OPCODE_GPP_0;
  ATTR[`MRMAC__CTL_RX_OPCODE_GPP_1] = CTL_RX_OPCODE_GPP_1;
  ATTR[`MRMAC__CTL_RX_OPCODE_GPP_2] = CTL_RX_OPCODE_GPP_2;
  ATTR[`MRMAC__CTL_RX_OPCODE_GPP_3] = CTL_RX_OPCODE_GPP_3;
  ATTR[`MRMAC__CTL_RX_OPCODE_MAX_GCP_0] = CTL_RX_OPCODE_MAX_GCP_0;
  ATTR[`MRMAC__CTL_RX_OPCODE_MAX_GCP_1] = CTL_RX_OPCODE_MAX_GCP_1;
  ATTR[`MRMAC__CTL_RX_OPCODE_MAX_GCP_2] = CTL_RX_OPCODE_MAX_GCP_2;
  ATTR[`MRMAC__CTL_RX_OPCODE_MAX_GCP_3] = CTL_RX_OPCODE_MAX_GCP_3;
  ATTR[`MRMAC__CTL_RX_OPCODE_MAX_PCP_0] = CTL_RX_OPCODE_MAX_PCP_0;
  ATTR[`MRMAC__CTL_RX_OPCODE_MAX_PCP_1] = CTL_RX_OPCODE_MAX_PCP_1;
  ATTR[`MRMAC__CTL_RX_OPCODE_MAX_PCP_2] = CTL_RX_OPCODE_MAX_PCP_2;
  ATTR[`MRMAC__CTL_RX_OPCODE_MAX_PCP_3] = CTL_RX_OPCODE_MAX_PCP_3;
  ATTR[`MRMAC__CTL_RX_OPCODE_MIN_GCP_0] = CTL_RX_OPCODE_MIN_GCP_0;
  ATTR[`MRMAC__CTL_RX_OPCODE_MIN_GCP_1] = CTL_RX_OPCODE_MIN_GCP_1;
  ATTR[`MRMAC__CTL_RX_OPCODE_MIN_GCP_2] = CTL_RX_OPCODE_MIN_GCP_2;
  ATTR[`MRMAC__CTL_RX_OPCODE_MIN_GCP_3] = CTL_RX_OPCODE_MIN_GCP_3;
  ATTR[`MRMAC__CTL_RX_OPCODE_MIN_PCP_0] = CTL_RX_OPCODE_MIN_PCP_0;
  ATTR[`MRMAC__CTL_RX_OPCODE_MIN_PCP_1] = CTL_RX_OPCODE_MIN_PCP_1;
  ATTR[`MRMAC__CTL_RX_OPCODE_MIN_PCP_2] = CTL_RX_OPCODE_MIN_PCP_2;
  ATTR[`MRMAC__CTL_RX_OPCODE_MIN_PCP_3] = CTL_RX_OPCODE_MIN_PCP_3;
  ATTR[`MRMAC__CTL_RX_OPCODE_PPP_0] = CTL_RX_OPCODE_PPP_0;
  ATTR[`MRMAC__CTL_RX_OPCODE_PPP_1] = CTL_RX_OPCODE_PPP_1;
  ATTR[`MRMAC__CTL_RX_OPCODE_PPP_2] = CTL_RX_OPCODE_PPP_2;
  ATTR[`MRMAC__CTL_RX_OPCODE_PPP_3] = CTL_RX_OPCODE_PPP_3;
  ATTR[`MRMAC__CTL_RX_PAUSE_DA_MCAST_0] = CTL_RX_PAUSE_DA_MCAST_0;
  ATTR[`MRMAC__CTL_RX_PAUSE_DA_MCAST_1] = CTL_RX_PAUSE_DA_MCAST_1;
  ATTR[`MRMAC__CTL_RX_PAUSE_DA_MCAST_2] = CTL_RX_PAUSE_DA_MCAST_2;
  ATTR[`MRMAC__CTL_RX_PAUSE_DA_MCAST_3] = CTL_RX_PAUSE_DA_MCAST_3;
  ATTR[`MRMAC__CTL_RX_PAUSE_DA_UCAST_0] = CTL_RX_PAUSE_DA_UCAST_0;
  ATTR[`MRMAC__CTL_RX_PAUSE_DA_UCAST_1] = CTL_RX_PAUSE_DA_UCAST_1;
  ATTR[`MRMAC__CTL_RX_PAUSE_DA_UCAST_2] = CTL_RX_PAUSE_DA_UCAST_2;
  ATTR[`MRMAC__CTL_RX_PAUSE_DA_UCAST_3] = CTL_RX_PAUSE_DA_UCAST_3;
  ATTR[`MRMAC__CTL_RX_PAUSE_SA_0] = CTL_RX_PAUSE_SA_0;
  ATTR[`MRMAC__CTL_RX_PAUSE_SA_1] = CTL_RX_PAUSE_SA_1;
  ATTR[`MRMAC__CTL_RX_PAUSE_SA_2] = CTL_RX_PAUSE_SA_2;
  ATTR[`MRMAC__CTL_RX_PAUSE_SA_3] = CTL_RX_PAUSE_SA_3;
  ATTR[`MRMAC__CTL_RX_PROCESS_LFI_0] = CTL_RX_PROCESS_LFI_0;
  ATTR[`MRMAC__CTL_RX_PROCESS_LFI_1] = CTL_RX_PROCESS_LFI_1;
  ATTR[`MRMAC__CTL_RX_PROCESS_LFI_2] = CTL_RX_PROCESS_LFI_2;
  ATTR[`MRMAC__CTL_RX_PROCESS_LFI_3] = CTL_RX_PROCESS_LFI_3;
  ATTR[`MRMAC__CTL_RX_PTP_LATENCY_ADJUST_0] = CTL_RX_PTP_LATENCY_ADJUST_0;
  ATTR[`MRMAC__CTL_RX_PTP_LATENCY_ADJUST_1] = CTL_RX_PTP_LATENCY_ADJUST_1;
  ATTR[`MRMAC__CTL_RX_PTP_LATENCY_ADJUST_2] = CTL_RX_PTP_LATENCY_ADJUST_2;
  ATTR[`MRMAC__CTL_RX_PTP_LATENCY_ADJUST_3] = CTL_RX_PTP_LATENCY_ADJUST_3;
  ATTR[`MRMAC__CTL_RX_PTP_ST_OFFSET_0] = CTL_RX_PTP_ST_OFFSET_0;
  ATTR[`MRMAC__CTL_RX_PTP_ST_OFFSET_1] = CTL_RX_PTP_ST_OFFSET_1;
  ATTR[`MRMAC__CTL_RX_PTP_ST_OFFSET_2] = CTL_RX_PTP_ST_OFFSET_2;
  ATTR[`MRMAC__CTL_RX_PTP_ST_OFFSET_3] = CTL_RX_PTP_ST_OFFSET_3;
  ATTR[`MRMAC__CTL_RX_TEST_PATTERN_0] = CTL_RX_TEST_PATTERN_0;
  ATTR[`MRMAC__CTL_RX_TEST_PATTERN_1] = CTL_RX_TEST_PATTERN_1;
  ATTR[`MRMAC__CTL_RX_TEST_PATTERN_2] = CTL_RX_TEST_PATTERN_2;
  ATTR[`MRMAC__CTL_RX_TEST_PATTERN_3] = CTL_RX_TEST_PATTERN_3;
  ATTR[`MRMAC__CTL_RX_TEST_PATTERN_ENABLE_0] = CTL_RX_TEST_PATTERN_ENABLE_0;
  ATTR[`MRMAC__CTL_RX_TEST_PATTERN_ENABLE_1] = CTL_RX_TEST_PATTERN_ENABLE_1;
  ATTR[`MRMAC__CTL_RX_TEST_PATTERN_ENABLE_2] = CTL_RX_TEST_PATTERN_ENABLE_2;
  ATTR[`MRMAC__CTL_RX_TEST_PATTERN_ENABLE_3] = CTL_RX_TEST_PATTERN_ENABLE_3;
  ATTR[`MRMAC__CTL_RX_VL_LENGTH_MINUS1_100GE_0] = CTL_RX_VL_LENGTH_MINUS1_100GE_0;
  ATTR[`MRMAC__CTL_RX_VL_LENGTH_MINUS1_25GE_0] = CTL_RX_VL_LENGTH_MINUS1_25GE_0;
  ATTR[`MRMAC__CTL_RX_VL_LENGTH_MINUS1_25GE_1] = CTL_RX_VL_LENGTH_MINUS1_25GE_1;
  ATTR[`MRMAC__CTL_RX_VL_LENGTH_MINUS1_25GE_2] = CTL_RX_VL_LENGTH_MINUS1_25GE_2;
  ATTR[`MRMAC__CTL_RX_VL_LENGTH_MINUS1_25GE_3] = CTL_RX_VL_LENGTH_MINUS1_25GE_3;
  ATTR[`MRMAC__CTL_RX_VL_LENGTH_MINUS1_40GE_0] = CTL_RX_VL_LENGTH_MINUS1_40GE_0;
  ATTR[`MRMAC__CTL_RX_VL_LENGTH_MINUS1_50GE_0] = CTL_RX_VL_LENGTH_MINUS1_50GE_0;
  ATTR[`MRMAC__CTL_RX_VL_LENGTH_MINUS1_50GE_2] = CTL_RX_VL_LENGTH_MINUS1_50GE_2;
  ATTR[`MRMAC__CTL_SERDES_PASSTHRU_0] = CTL_SERDES_PASSTHRU_0;
  ATTR[`MRMAC__CTL_SERDES_PASSTHRU_1] = CTL_SERDES_PASSTHRU_1;
  ATTR[`MRMAC__CTL_SERDES_PASSTHRU_2] = CTL_SERDES_PASSTHRU_2;
  ATTR[`MRMAC__CTL_SERDES_PASSTHRU_3] = CTL_SERDES_PASSTHRU_3;
  ATTR[`MRMAC__CTL_SERDES_WIDTH_0] = CTL_SERDES_WIDTH_0;
  ATTR[`MRMAC__CTL_SERDES_WIDTH_1] = CTL_SERDES_WIDTH_1;
  ATTR[`MRMAC__CTL_SERDES_WIDTH_2] = CTL_SERDES_WIDTH_2;
  ATTR[`MRMAC__CTL_SERDES_WIDTH_3] = CTL_SERDES_WIDTH_3;
  ATTR[`MRMAC__CTL_TX_AXI_FIFO_HIGH_THRESHOLD_0] = CTL_TX_AXI_FIFO_HIGH_THRESHOLD_0;
  ATTR[`MRMAC__CTL_TX_AXI_FIFO_HIGH_THRESHOLD_1] = CTL_TX_AXI_FIFO_HIGH_THRESHOLD_1;
  ATTR[`MRMAC__CTL_TX_AXI_FIFO_HIGH_THRESHOLD_2] = CTL_TX_AXI_FIFO_HIGH_THRESHOLD_2;
  ATTR[`MRMAC__CTL_TX_AXI_FIFO_HIGH_THRESHOLD_3] = CTL_TX_AXI_FIFO_HIGH_THRESHOLD_3;
  ATTR[`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_0] = CTL_TX_AXI_FIFO_LOW_THRESHOLD_0;
  ATTR[`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_1] = CTL_TX_AXI_FIFO_LOW_THRESHOLD_1;
  ATTR[`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_2] = CTL_TX_AXI_FIFO_LOW_THRESHOLD_2;
  ATTR[`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_3] = CTL_TX_AXI_FIFO_LOW_THRESHOLD_3;
  ATTR[`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_0] = CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_0;
  ATTR[`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_1] = CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_1;
  ATTR[`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_2] = CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_2;
  ATTR[`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_3] = CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_3;
  ATTR[`MRMAC__CTL_TX_CORRUPT_FCS_ON_ERR_0] = CTL_TX_CORRUPT_FCS_ON_ERR_0;
  ATTR[`MRMAC__CTL_TX_CORRUPT_FCS_ON_ERR_1] = CTL_TX_CORRUPT_FCS_ON_ERR_1;
  ATTR[`MRMAC__CTL_TX_CORRUPT_FCS_ON_ERR_2] = CTL_TX_CORRUPT_FCS_ON_ERR_2;
  ATTR[`MRMAC__CTL_TX_CORRUPT_FCS_ON_ERR_3] = CTL_TX_CORRUPT_FCS_ON_ERR_3;
  ATTR[`MRMAC__CTL_TX_CUSTOM_PREAMBLE_ENABLE_0] = CTL_TX_CUSTOM_PREAMBLE_ENABLE_0;
  ATTR[`MRMAC__CTL_TX_CUSTOM_PREAMBLE_ENABLE_1] = CTL_TX_CUSTOM_PREAMBLE_ENABLE_1;
  ATTR[`MRMAC__CTL_TX_CUSTOM_PREAMBLE_ENABLE_2] = CTL_TX_CUSTOM_PREAMBLE_ENABLE_2;
  ATTR[`MRMAC__CTL_TX_CUSTOM_PREAMBLE_ENABLE_3] = CTL_TX_CUSTOM_PREAMBLE_ENABLE_3;
  ATTR[`MRMAC__CTL_TX_DATA_PATTERN_SELECT_0] = CTL_TX_DATA_PATTERN_SELECT_0;
  ATTR[`MRMAC__CTL_TX_DATA_PATTERN_SELECT_1] = CTL_TX_DATA_PATTERN_SELECT_1;
  ATTR[`MRMAC__CTL_TX_DATA_PATTERN_SELECT_2] = CTL_TX_DATA_PATTERN_SELECT_2;
  ATTR[`MRMAC__CTL_TX_DATA_PATTERN_SELECT_3] = CTL_TX_DATA_PATTERN_SELECT_3;
  ATTR[`MRMAC__CTL_TX_DA_GPP_0] = CTL_TX_DA_GPP_0;
  ATTR[`MRMAC__CTL_TX_DA_GPP_1] = CTL_TX_DA_GPP_1;
  ATTR[`MRMAC__CTL_TX_DA_GPP_2] = CTL_TX_DA_GPP_2;
  ATTR[`MRMAC__CTL_TX_DA_GPP_3] = CTL_TX_DA_GPP_3;
  ATTR[`MRMAC__CTL_TX_DA_PPP_0] = CTL_TX_DA_PPP_0;
  ATTR[`MRMAC__CTL_TX_DA_PPP_1] = CTL_TX_DA_PPP_1;
  ATTR[`MRMAC__CTL_TX_DA_PPP_2] = CTL_TX_DA_PPP_2;
  ATTR[`MRMAC__CTL_TX_DA_PPP_3] = CTL_TX_DA_PPP_3;
  ATTR[`MRMAC__CTL_TX_ENABLE_0] = CTL_TX_ENABLE_0;
  ATTR[`MRMAC__CTL_TX_ENABLE_1] = CTL_TX_ENABLE_1;
  ATTR[`MRMAC__CTL_TX_ENABLE_2] = CTL_TX_ENABLE_2;
  ATTR[`MRMAC__CTL_TX_ENABLE_3] = CTL_TX_ENABLE_3;
  ATTR[`MRMAC__CTL_TX_ETHERTYPE_GPP_0] = CTL_TX_ETHERTYPE_GPP_0;
  ATTR[`MRMAC__CTL_TX_ETHERTYPE_GPP_1] = CTL_TX_ETHERTYPE_GPP_1;
  ATTR[`MRMAC__CTL_TX_ETHERTYPE_GPP_2] = CTL_TX_ETHERTYPE_GPP_2;
  ATTR[`MRMAC__CTL_TX_ETHERTYPE_GPP_3] = CTL_TX_ETHERTYPE_GPP_3;
  ATTR[`MRMAC__CTL_TX_ETHERTYPE_PPP_0] = CTL_TX_ETHERTYPE_PPP_0;
  ATTR[`MRMAC__CTL_TX_ETHERTYPE_PPP_1] = CTL_TX_ETHERTYPE_PPP_1;
  ATTR[`MRMAC__CTL_TX_ETHERTYPE_PPP_2] = CTL_TX_ETHERTYPE_PPP_2;
  ATTR[`MRMAC__CTL_TX_ETHERTYPE_PPP_3] = CTL_TX_ETHERTYPE_PPP_3;
  ATTR[`MRMAC__CTL_TX_FCS_INS_ENABLE_0] = CTL_TX_FCS_INS_ENABLE_0;
  ATTR[`MRMAC__CTL_TX_FCS_INS_ENABLE_1] = CTL_TX_FCS_INS_ENABLE_1;
  ATTR[`MRMAC__CTL_TX_FCS_INS_ENABLE_2] = CTL_TX_FCS_INS_ENABLE_2;
  ATTR[`MRMAC__CTL_TX_FCS_INS_ENABLE_3] = CTL_TX_FCS_INS_ENABLE_3;
  ATTR[`MRMAC__CTL_TX_FEC_FOUR_LANE_PMD] = CTL_TX_FEC_FOUR_LANE_PMD;
  ATTR[`MRMAC__CTL_TX_FEC_TRANSCODE_BYPASS_0] = CTL_TX_FEC_TRANSCODE_BYPASS_0;
  ATTR[`MRMAC__CTL_TX_FEC_TRANSCODE_BYPASS_1] = CTL_TX_FEC_TRANSCODE_BYPASS_1;
  ATTR[`MRMAC__CTL_TX_FEC_TRANSCODE_BYPASS_2] = CTL_TX_FEC_TRANSCODE_BYPASS_2;
  ATTR[`MRMAC__CTL_TX_FEC_TRANSCODE_BYPASS_3] = CTL_TX_FEC_TRANSCODE_BYPASS_3;
  ATTR[`MRMAC__CTL_TX_FLEXIF_INPUT_ENABLE_0] = CTL_TX_FLEXIF_INPUT_ENABLE_0;
  ATTR[`MRMAC__CTL_TX_FLEXIF_INPUT_ENABLE_1] = CTL_TX_FLEXIF_INPUT_ENABLE_1;
  ATTR[`MRMAC__CTL_TX_FLEXIF_INPUT_ENABLE_2] = CTL_TX_FLEXIF_INPUT_ENABLE_2;
  ATTR[`MRMAC__CTL_TX_FLEXIF_INPUT_ENABLE_3] = CTL_TX_FLEXIF_INPUT_ENABLE_3;
  ATTR[`MRMAC__CTL_TX_FLEXIF_SELECT_0] = CTL_TX_FLEXIF_SELECT_0;
  ATTR[`MRMAC__CTL_TX_FLEXIF_SELECT_1] = CTL_TX_FLEXIF_SELECT_1;
  ATTR[`MRMAC__CTL_TX_FLEXIF_SELECT_2] = CTL_TX_FLEXIF_SELECT_2;
  ATTR[`MRMAC__CTL_TX_FLEXIF_SELECT_3] = CTL_TX_FLEXIF_SELECT_3;
  ATTR[`MRMAC__CTL_TX_IGNORE_FCS_0] = CTL_TX_IGNORE_FCS_0;
  ATTR[`MRMAC__CTL_TX_IGNORE_FCS_1] = CTL_TX_IGNORE_FCS_1;
  ATTR[`MRMAC__CTL_TX_IGNORE_FCS_2] = CTL_TX_IGNORE_FCS_2;
  ATTR[`MRMAC__CTL_TX_IGNORE_FCS_3] = CTL_TX_IGNORE_FCS_3;
  ATTR[`MRMAC__CTL_TX_IPG_VALUE_0] = CTL_TX_IPG_VALUE_0;
  ATTR[`MRMAC__CTL_TX_IPG_VALUE_1] = CTL_TX_IPG_VALUE_1;
  ATTR[`MRMAC__CTL_TX_IPG_VALUE_2] = CTL_TX_IPG_VALUE_2;
  ATTR[`MRMAC__CTL_TX_IPG_VALUE_3] = CTL_TX_IPG_VALUE_3;
  ATTR[`MRMAC__CTL_TX_OPCODE_GPP_0] = CTL_TX_OPCODE_GPP_0;
  ATTR[`MRMAC__CTL_TX_OPCODE_GPP_1] = CTL_TX_OPCODE_GPP_1;
  ATTR[`MRMAC__CTL_TX_OPCODE_GPP_2] = CTL_TX_OPCODE_GPP_2;
  ATTR[`MRMAC__CTL_TX_OPCODE_GPP_3] = CTL_TX_OPCODE_GPP_3;
  ATTR[`MRMAC__CTL_TX_OPCODE_PPP_0] = CTL_TX_OPCODE_PPP_0;
  ATTR[`MRMAC__CTL_TX_OPCODE_PPP_1] = CTL_TX_OPCODE_PPP_1;
  ATTR[`MRMAC__CTL_TX_OPCODE_PPP_2] = CTL_TX_OPCODE_PPP_2;
  ATTR[`MRMAC__CTL_TX_OPCODE_PPP_3] = CTL_TX_OPCODE_PPP_3;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA0_0] = CTL_TX_PAUSE_QUANTA0_0;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA0_1] = CTL_TX_PAUSE_QUANTA0_1;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA0_2] = CTL_TX_PAUSE_QUANTA0_2;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA0_3] = CTL_TX_PAUSE_QUANTA0_3;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA1_0] = CTL_TX_PAUSE_QUANTA1_0;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA1_1] = CTL_TX_PAUSE_QUANTA1_1;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA1_2] = CTL_TX_PAUSE_QUANTA1_2;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA1_3] = CTL_TX_PAUSE_QUANTA1_3;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA2_0] = CTL_TX_PAUSE_QUANTA2_0;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA2_1] = CTL_TX_PAUSE_QUANTA2_1;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA2_2] = CTL_TX_PAUSE_QUANTA2_2;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA2_3] = CTL_TX_PAUSE_QUANTA2_3;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA3_0] = CTL_TX_PAUSE_QUANTA3_0;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA3_1] = CTL_TX_PAUSE_QUANTA3_1;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA3_2] = CTL_TX_PAUSE_QUANTA3_2;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA3_3] = CTL_TX_PAUSE_QUANTA3_3;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA4_0] = CTL_TX_PAUSE_QUANTA4_0;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA4_1] = CTL_TX_PAUSE_QUANTA4_1;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA4_2] = CTL_TX_PAUSE_QUANTA4_2;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA4_3] = CTL_TX_PAUSE_QUANTA4_3;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA5_0] = CTL_TX_PAUSE_QUANTA5_0;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA5_1] = CTL_TX_PAUSE_QUANTA5_1;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA5_2] = CTL_TX_PAUSE_QUANTA5_2;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA5_3] = CTL_TX_PAUSE_QUANTA5_3;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA6_0] = CTL_TX_PAUSE_QUANTA6_0;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA6_1] = CTL_TX_PAUSE_QUANTA6_1;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA6_2] = CTL_TX_PAUSE_QUANTA6_2;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA6_3] = CTL_TX_PAUSE_QUANTA6_3;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA7_0] = CTL_TX_PAUSE_QUANTA7_0;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA7_1] = CTL_TX_PAUSE_QUANTA7_1;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA7_2] = CTL_TX_PAUSE_QUANTA7_2;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA7_3] = CTL_TX_PAUSE_QUANTA7_3;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA8_0] = CTL_TX_PAUSE_QUANTA8_0;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA8_1] = CTL_TX_PAUSE_QUANTA8_1;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA8_2] = CTL_TX_PAUSE_QUANTA8_2;
  ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA8_3] = CTL_TX_PAUSE_QUANTA8_3;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER0_0] = CTL_TX_PAUSE_REFRESH_TIMER0_0;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER0_1] = CTL_TX_PAUSE_REFRESH_TIMER0_1;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER0_2] = CTL_TX_PAUSE_REFRESH_TIMER0_2;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER0_3] = CTL_TX_PAUSE_REFRESH_TIMER0_3;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER1_0] = CTL_TX_PAUSE_REFRESH_TIMER1_0;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER1_1] = CTL_TX_PAUSE_REFRESH_TIMER1_1;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER1_2] = CTL_TX_PAUSE_REFRESH_TIMER1_2;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER1_3] = CTL_TX_PAUSE_REFRESH_TIMER1_3;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER2_0] = CTL_TX_PAUSE_REFRESH_TIMER2_0;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER2_1] = CTL_TX_PAUSE_REFRESH_TIMER2_1;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER2_2] = CTL_TX_PAUSE_REFRESH_TIMER2_2;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER2_3] = CTL_TX_PAUSE_REFRESH_TIMER2_3;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER3_0] = CTL_TX_PAUSE_REFRESH_TIMER3_0;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER3_1] = CTL_TX_PAUSE_REFRESH_TIMER3_1;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER3_2] = CTL_TX_PAUSE_REFRESH_TIMER3_2;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER3_3] = CTL_TX_PAUSE_REFRESH_TIMER3_3;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER4_0] = CTL_TX_PAUSE_REFRESH_TIMER4_0;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER4_1] = CTL_TX_PAUSE_REFRESH_TIMER4_1;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER4_2] = CTL_TX_PAUSE_REFRESH_TIMER4_2;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER4_3] = CTL_TX_PAUSE_REFRESH_TIMER4_3;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER5_0] = CTL_TX_PAUSE_REFRESH_TIMER5_0;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER5_1] = CTL_TX_PAUSE_REFRESH_TIMER5_1;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER5_2] = CTL_TX_PAUSE_REFRESH_TIMER5_2;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER5_3] = CTL_TX_PAUSE_REFRESH_TIMER5_3;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER6_0] = CTL_TX_PAUSE_REFRESH_TIMER6_0;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER6_1] = CTL_TX_PAUSE_REFRESH_TIMER6_1;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER6_2] = CTL_TX_PAUSE_REFRESH_TIMER6_2;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER6_3] = CTL_TX_PAUSE_REFRESH_TIMER6_3;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER7_0] = CTL_TX_PAUSE_REFRESH_TIMER7_0;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER7_1] = CTL_TX_PAUSE_REFRESH_TIMER7_1;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER7_2] = CTL_TX_PAUSE_REFRESH_TIMER7_2;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER7_3] = CTL_TX_PAUSE_REFRESH_TIMER7_3;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER8_0] = CTL_TX_PAUSE_REFRESH_TIMER8_0;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER8_1] = CTL_TX_PAUSE_REFRESH_TIMER8_1;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER8_2] = CTL_TX_PAUSE_REFRESH_TIMER8_2;
  ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER8_3] = CTL_TX_PAUSE_REFRESH_TIMER8_3;
  ATTR[`MRMAC__CTL_TX_PTP_1STEP_ENABLE_0] = CTL_TX_PTP_1STEP_ENABLE_0;
  ATTR[`MRMAC__CTL_TX_PTP_1STEP_ENABLE_1] = CTL_TX_PTP_1STEP_ENABLE_1;
  ATTR[`MRMAC__CTL_TX_PTP_1STEP_ENABLE_2] = CTL_TX_PTP_1STEP_ENABLE_2;
  ATTR[`MRMAC__CTL_TX_PTP_1STEP_ENABLE_3] = CTL_TX_PTP_1STEP_ENABLE_3;
  ATTR[`MRMAC__CTL_TX_PTP_LATENCY_ADJUST_0] = CTL_TX_PTP_LATENCY_ADJUST_0;
  ATTR[`MRMAC__CTL_TX_PTP_LATENCY_ADJUST_1] = CTL_TX_PTP_LATENCY_ADJUST_1;
  ATTR[`MRMAC__CTL_TX_PTP_LATENCY_ADJUST_2] = CTL_TX_PTP_LATENCY_ADJUST_2;
  ATTR[`MRMAC__CTL_TX_PTP_LATENCY_ADJUST_3] = CTL_TX_PTP_LATENCY_ADJUST_3;
  ATTR[`MRMAC__CTL_TX_PTP_RSFEC_COMP_EN_0] = CTL_TX_PTP_RSFEC_COMP_EN_0;
  ATTR[`MRMAC__CTL_TX_PTP_RSFEC_COMP_EN_1] = CTL_TX_PTP_RSFEC_COMP_EN_1;
  ATTR[`MRMAC__CTL_TX_PTP_RSFEC_COMP_EN_2] = CTL_TX_PTP_RSFEC_COMP_EN_2;
  ATTR[`MRMAC__CTL_TX_PTP_RSFEC_COMP_EN_3] = CTL_TX_PTP_RSFEC_COMP_EN_3;
  ATTR[`MRMAC__CTL_TX_PTP_SAT_ENABLE_0] = CTL_TX_PTP_SAT_ENABLE_0;
  ATTR[`MRMAC__CTL_TX_PTP_SAT_ENABLE_1] = CTL_TX_PTP_SAT_ENABLE_1;
  ATTR[`MRMAC__CTL_TX_PTP_SAT_ENABLE_2] = CTL_TX_PTP_SAT_ENABLE_2;
  ATTR[`MRMAC__CTL_TX_PTP_SAT_ENABLE_3] = CTL_TX_PTP_SAT_ENABLE_3;
  ATTR[`MRMAC__CTL_TX_PTP_ST_OFFSET_0] = CTL_TX_PTP_ST_OFFSET_0;
  ATTR[`MRMAC__CTL_TX_PTP_ST_OFFSET_1] = CTL_TX_PTP_ST_OFFSET_1;
  ATTR[`MRMAC__CTL_TX_PTP_ST_OFFSET_2] = CTL_TX_PTP_ST_OFFSET_2;
  ATTR[`MRMAC__CTL_TX_PTP_ST_OFFSET_3] = CTL_TX_PTP_ST_OFFSET_3;
  ATTR[`MRMAC__CTL_TX_SA_GPP_0] = CTL_TX_SA_GPP_0;
  ATTR[`MRMAC__CTL_TX_SA_GPP_1] = CTL_TX_SA_GPP_1;
  ATTR[`MRMAC__CTL_TX_SA_GPP_2] = CTL_TX_SA_GPP_2;
  ATTR[`MRMAC__CTL_TX_SA_GPP_3] = CTL_TX_SA_GPP_3;
  ATTR[`MRMAC__CTL_TX_SA_PPP_0] = CTL_TX_SA_PPP_0;
  ATTR[`MRMAC__CTL_TX_SA_PPP_1] = CTL_TX_SA_PPP_1;
  ATTR[`MRMAC__CTL_TX_SA_PPP_2] = CTL_TX_SA_PPP_2;
  ATTR[`MRMAC__CTL_TX_SA_PPP_3] = CTL_TX_SA_PPP_3;
  ATTR[`MRMAC__CTL_TX_SEND_IDLE_0] = CTL_TX_SEND_IDLE_0;
  ATTR[`MRMAC__CTL_TX_SEND_IDLE_1] = CTL_TX_SEND_IDLE_1;
  ATTR[`MRMAC__CTL_TX_SEND_IDLE_2] = CTL_TX_SEND_IDLE_2;
  ATTR[`MRMAC__CTL_TX_SEND_IDLE_3] = CTL_TX_SEND_IDLE_3;
  ATTR[`MRMAC__CTL_TX_SEND_LFI_0] = CTL_TX_SEND_LFI_0;
  ATTR[`MRMAC__CTL_TX_SEND_LFI_1] = CTL_TX_SEND_LFI_1;
  ATTR[`MRMAC__CTL_TX_SEND_LFI_2] = CTL_TX_SEND_LFI_2;
  ATTR[`MRMAC__CTL_TX_SEND_LFI_3] = CTL_TX_SEND_LFI_3;
  ATTR[`MRMAC__CTL_TX_SEND_RFI_0] = CTL_TX_SEND_RFI_0;
  ATTR[`MRMAC__CTL_TX_SEND_RFI_1] = CTL_TX_SEND_RFI_1;
  ATTR[`MRMAC__CTL_TX_SEND_RFI_2] = CTL_TX_SEND_RFI_2;
  ATTR[`MRMAC__CTL_TX_SEND_RFI_3] = CTL_TX_SEND_RFI_3;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_0] = CTL_TX_TEST_PATTERN_0;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_1] = CTL_TX_TEST_PATTERN_1;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_2] = CTL_TX_TEST_PATTERN_2;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_3] = CTL_TX_TEST_PATTERN_3;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_ENABLE_0] = CTL_TX_TEST_PATTERN_ENABLE_0;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_ENABLE_1] = CTL_TX_TEST_PATTERN_ENABLE_1;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_ENABLE_2] = CTL_TX_TEST_PATTERN_ENABLE_2;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_ENABLE_3] = CTL_TX_TEST_PATTERN_ENABLE_3;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SEED_A_0] = CTL_TX_TEST_PATTERN_SEED_A_0;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SEED_A_1] = CTL_TX_TEST_PATTERN_SEED_A_1;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SEED_A_2] = CTL_TX_TEST_PATTERN_SEED_A_2;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SEED_A_3] = CTL_TX_TEST_PATTERN_SEED_A_3;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SEED_B_0] = CTL_TX_TEST_PATTERN_SEED_B_0;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SEED_B_1] = CTL_TX_TEST_PATTERN_SEED_B_1;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SEED_B_2] = CTL_TX_TEST_PATTERN_SEED_B_2;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SEED_B_3] = CTL_TX_TEST_PATTERN_SEED_B_3;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SELECT_0] = CTL_TX_TEST_PATTERN_SELECT_0;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SELECT_1] = CTL_TX_TEST_PATTERN_SELECT_1;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SELECT_2] = CTL_TX_TEST_PATTERN_SELECT_2;
  ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SELECT_3] = CTL_TX_TEST_PATTERN_SELECT_3;
  ATTR[`MRMAC__CTL_TX_VL_LENGTH_MINUS1_100GE_0] = CTL_TX_VL_LENGTH_MINUS1_100GE_0;
  ATTR[`MRMAC__CTL_TX_VL_LENGTH_MINUS1_25GE_0] = CTL_TX_VL_LENGTH_MINUS1_25GE_0;
  ATTR[`MRMAC__CTL_TX_VL_LENGTH_MINUS1_25GE_1] = CTL_TX_VL_LENGTH_MINUS1_25GE_1;
  ATTR[`MRMAC__CTL_TX_VL_LENGTH_MINUS1_25GE_2] = CTL_TX_VL_LENGTH_MINUS1_25GE_2;
  ATTR[`MRMAC__CTL_TX_VL_LENGTH_MINUS1_25GE_3] = CTL_TX_VL_LENGTH_MINUS1_25GE_3;
  ATTR[`MRMAC__CTL_TX_VL_LENGTH_MINUS1_40GE_0] = CTL_TX_VL_LENGTH_MINUS1_40GE_0;
  ATTR[`MRMAC__CTL_TX_VL_LENGTH_MINUS1_50GE_0] = CTL_TX_VL_LENGTH_MINUS1_50GE_0;
  ATTR[`MRMAC__CTL_TX_VL_LENGTH_MINUS1_50GE_2] = CTL_TX_VL_LENGTH_MINUS1_50GE_2;
  ATTR[`MRMAC__CTL_VL_MARKER_ID0] = CTL_VL_MARKER_ID0;
  ATTR[`MRMAC__CTL_VL_MARKER_ID10] = CTL_VL_MARKER_ID10;
  ATTR[`MRMAC__CTL_VL_MARKER_ID11] = CTL_VL_MARKER_ID11;
  ATTR[`MRMAC__CTL_VL_MARKER_ID12] = CTL_VL_MARKER_ID12;
  ATTR[`MRMAC__CTL_VL_MARKER_ID13] = CTL_VL_MARKER_ID13;
  ATTR[`MRMAC__CTL_VL_MARKER_ID14] = CTL_VL_MARKER_ID14;
  ATTR[`MRMAC__CTL_VL_MARKER_ID15] = CTL_VL_MARKER_ID15;
  ATTR[`MRMAC__CTL_VL_MARKER_ID16] = CTL_VL_MARKER_ID16;
  ATTR[`MRMAC__CTL_VL_MARKER_ID17] = CTL_VL_MARKER_ID17;
  ATTR[`MRMAC__CTL_VL_MARKER_ID18] = CTL_VL_MARKER_ID18;
  ATTR[`MRMAC__CTL_VL_MARKER_ID19] = CTL_VL_MARKER_ID19;
  ATTR[`MRMAC__CTL_VL_MARKER_ID1] = CTL_VL_MARKER_ID1;
  ATTR[`MRMAC__CTL_VL_MARKER_ID2] = CTL_VL_MARKER_ID2;
  ATTR[`MRMAC__CTL_VL_MARKER_ID3] = CTL_VL_MARKER_ID3;
  ATTR[`MRMAC__CTL_VL_MARKER_ID4] = CTL_VL_MARKER_ID4;
  ATTR[`MRMAC__CTL_VL_MARKER_ID5] = CTL_VL_MARKER_ID5;
  ATTR[`MRMAC__CTL_VL_MARKER_ID6] = CTL_VL_MARKER_ID6;
  ATTR[`MRMAC__CTL_VL_MARKER_ID7] = CTL_VL_MARKER_ID7;
  ATTR[`MRMAC__CTL_VL_MARKER_ID8] = CTL_VL_MARKER_ID8;
  ATTR[`MRMAC__CTL_VL_MARKER_ID9] = CTL_VL_MARKER_ID9;
  ATTR[`MRMAC__LANE_CONNECTIVITY] = LANE_CONNECTIVITY;
  ATTR[`MRMAC__MEM_CTRL] = MEM_CTRL;
  ATTR[`MRMAC__NUM_100G_FEC_ONLY_PORTS] = NUM_100G_FEC_ONLY_PORTS;
  ATTR[`MRMAC__NUM_100G_MAC_PCS_NOFEC_PORTS] = NUM_100G_MAC_PCS_NOFEC_PORTS;
  ATTR[`MRMAC__NUM_100G_MAC_PCS_WITH_FEC_PORTS] = NUM_100G_MAC_PCS_WITH_FEC_PORTS;
  ATTR[`MRMAC__NUM_10G_MAC_PCS_NOFEC_PORTS] = NUM_10G_MAC_PCS_NOFEC_PORTS;
  ATTR[`MRMAC__NUM_10G_MAC_PCS_WITH_FEC_PORTS] = NUM_10G_MAC_PCS_WITH_FEC_PORTS;
  ATTR[`MRMAC__NUM_25G_FEC_ONLY_PORTS] = NUM_25G_FEC_ONLY_PORTS;
  ATTR[`MRMAC__NUM_25G_MAC_PCS_NOFEC_PORTS] = NUM_25G_MAC_PCS_NOFEC_PORTS;
  ATTR[`MRMAC__NUM_25G_MAC_PCS_WITH_FEC_PORTS] = NUM_25G_MAC_PCS_WITH_FEC_PORTS;
  ATTR[`MRMAC__NUM_40G_MAC_PCS_NOFEC_PORTS] = NUM_40G_MAC_PCS_NOFEC_PORTS;
  ATTR[`MRMAC__NUM_40G_MAC_PCS_WITH_FEC_PORTS] = NUM_40G_MAC_PCS_WITH_FEC_PORTS;
  ATTR[`MRMAC__NUM_50G_FEC_ONLY_PORTS] = NUM_50G_FEC_ONLY_PORTS;
  ATTR[`MRMAC__NUM_50G_MAC_PCS_NOFEC_PORTS] = NUM_50G_MAC_PCS_NOFEC_PORTS;
  ATTR[`MRMAC__NUM_50G_MAC_PCS_WITH_FEC_PORTS] = NUM_50G_MAC_PCS_WITH_FEC_PORTS;
  ATTR[`MRMAC__RSVD0] = RSVD0;
  ATTR[`MRMAC__RSVD1] = RSVD1;
  ATTR[`MRMAC__RSVD2] = RSVD2;
  ATTR[`MRMAC__RSVD3] = RSVD3;
  ATTR[`MRMAC__RSVD4] = RSVD4;
  ATTR[`MRMAC__RSVD5] = RSVD5;
  ATTR[`MRMAC__RSVD6] = RSVD6;
  ATTR[`MRMAC__RSVD7] = RSVD7;
  ATTR[`MRMAC__RSVD8] = RSVD8;
  ATTR[`MRMAC__RSVD9] = RSVD9;
  ATTR[`MRMAC__SIM_DEVICE] = SIM_DEVICE;
  ATTR[`MRMAC__TICK_REG_MODE_SEL_0] = TICK_REG_MODE_SEL_0;
  ATTR[`MRMAC__TICK_REG_MODE_SEL_1] = TICK_REG_MODE_SEL_1;
  ATTR[`MRMAC__TICK_REG_MODE_SEL_2] = TICK_REG_MODE_SEL_2;
  ATTR[`MRMAC__TICK_REG_MODE_SEL_3] = TICK_REG_MODE_SEL_3;
end

always @(trig_attr) begin
  ACTIVITY_REG = ATTR[`MRMAC__ACTIVITY];
  CTL_AXIS_CFG_0_REG = ATTR[`MRMAC__CTL_AXIS_CFG_0];
  CTL_AXIS_CFG_1_REG = ATTR[`MRMAC__CTL_AXIS_CFG_1];
  CTL_AXIS_CFG_2_REG = ATTR[`MRMAC__CTL_AXIS_CFG_2];
  CTL_AXIS_CFG_3_REG = ATTR[`MRMAC__CTL_AXIS_CFG_3];
  CTL_COUNTER_EXTEND_0_REG = ATTR[`MRMAC__CTL_COUNTER_EXTEND_0];
  CTL_COUNTER_EXTEND_1_REG = ATTR[`MRMAC__CTL_COUNTER_EXTEND_1];
  CTL_COUNTER_EXTEND_2_REG = ATTR[`MRMAC__CTL_COUNTER_EXTEND_2];
  CTL_COUNTER_EXTEND_3_REG = ATTR[`MRMAC__CTL_COUNTER_EXTEND_3];
  CTL_CUSTOM_RX_AMS_0_REG = ATTR[`MRMAC__CTL_CUSTOM_RX_AMS_0];
  CTL_CUSTOM_RX_AMS_1_REG = ATTR[`MRMAC__CTL_CUSTOM_RX_AMS_1];
  CTL_CUSTOM_RX_AMS_2_REG = ATTR[`MRMAC__CTL_CUSTOM_RX_AMS_2];
  CTL_CUSTOM_RX_AMS_3_REG = ATTR[`MRMAC__CTL_CUSTOM_RX_AMS_3];
  CTL_CUSTOM_TX_AMS_0_REG = ATTR[`MRMAC__CTL_CUSTOM_TX_AMS_0];
  CTL_CUSTOM_TX_AMS_1_REG = ATTR[`MRMAC__CTL_CUSTOM_TX_AMS_1];
  CTL_CUSTOM_TX_AMS_2_REG = ATTR[`MRMAC__CTL_CUSTOM_TX_AMS_2];
  CTL_CUSTOM_TX_AMS_3_REG = ATTR[`MRMAC__CTL_CUSTOM_TX_AMS_3];
  CTL_DATA_RATE_0_REG = ATTR[`MRMAC__CTL_DATA_RATE_0];
  CTL_DATA_RATE_1_REG = ATTR[`MRMAC__CTL_DATA_RATE_1];
  CTL_DATA_RATE_2_REG = ATTR[`MRMAC__CTL_DATA_RATE_2];
  CTL_DATA_RATE_3_REG = ATTR[`MRMAC__CTL_DATA_RATE_3];
  CTL_FEC_MODE_0_REG = ATTR[`MRMAC__CTL_FEC_MODE_0];
  CTL_FEC_MODE_1_REG = ATTR[`MRMAC__CTL_FEC_MODE_1];
  CTL_FEC_MODE_2_REG = ATTR[`MRMAC__CTL_FEC_MODE_2];
  CTL_FEC_MODE_3_REG = ATTR[`MRMAC__CTL_FEC_MODE_3];
  CTL_PCS_RX_TS_EN_0_REG = ATTR[`MRMAC__CTL_PCS_RX_TS_EN_0];
  CTL_PCS_RX_TS_EN_1_REG = ATTR[`MRMAC__CTL_PCS_RX_TS_EN_1];
  CTL_PCS_RX_TS_EN_2_REG = ATTR[`MRMAC__CTL_PCS_RX_TS_EN_2];
  CTL_PCS_RX_TS_EN_3_REG = ATTR[`MRMAC__CTL_PCS_RX_TS_EN_3];
  CTL_PREEMPT_ENABLE_0_REG = ATTR[`MRMAC__CTL_PREEMPT_ENABLE_0];
  CTL_PREEMPT_ENABLE_1_REG = ATTR[`MRMAC__CTL_PREEMPT_ENABLE_1];
  CTL_PREEMPT_ENABLE_2_REG = ATTR[`MRMAC__CTL_PREEMPT_ENABLE_2];
  CTL_PREEMPT_ENABLE_3_REG = ATTR[`MRMAC__CTL_PREEMPT_ENABLE_3];
  CTL_REVISION_REG = ATTR[`MRMAC__CTL_REVISION];
  CTL_RX01_DEGRADE_ACT_THRESH_REG = ATTR[`MRMAC__CTL_RX01_DEGRADE_ACT_THRESH];
  CTL_RX01_DEGRADE_DEACT_THRESH_REG = ATTR[`MRMAC__CTL_RX01_DEGRADE_DEACT_THRESH];
  CTL_RX01_DEGRADE_ENABLE_REG = ATTR[`MRMAC__CTL_RX01_DEGRADE_ENABLE];
  CTL_RX01_DEGRADE_INTERVAL_REG = ATTR[`MRMAC__CTL_RX01_DEGRADE_INTERVAL];
  CTL_RX23_DEGRADE_ACT_THRESH_REG = ATTR[`MRMAC__CTL_RX23_DEGRADE_ACT_THRESH];
  CTL_RX23_DEGRADE_DEACT_THRESH_REG = ATTR[`MRMAC__CTL_RX23_DEGRADE_DEACT_THRESH];
  CTL_RX23_DEGRADE_ENABLE_REG = ATTR[`MRMAC__CTL_RX23_DEGRADE_ENABLE];
  CTL_RX23_DEGRADE_INTERVAL_REG = ATTR[`MRMAC__CTL_RX23_DEGRADE_INTERVAL];
  CTL_RX_CHECK_ACK_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_ACK_0];
  CTL_RX_CHECK_ACK_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_ACK_1];
  CTL_RX_CHECK_ACK_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_ACK_2];
  CTL_RX_CHECK_ACK_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_ACK_3];
  CTL_RX_CHECK_ETYPE_GCP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_GCP_0];
  CTL_RX_CHECK_ETYPE_GCP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_GCP_1];
  CTL_RX_CHECK_ETYPE_GCP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_GCP_2];
  CTL_RX_CHECK_ETYPE_GCP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_GCP_3];
  CTL_RX_CHECK_ETYPE_GPP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_GPP_0];
  CTL_RX_CHECK_ETYPE_GPP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_GPP_1];
  CTL_RX_CHECK_ETYPE_GPP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_GPP_2];
  CTL_RX_CHECK_ETYPE_GPP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_GPP_3];
  CTL_RX_CHECK_ETYPE_PCP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_PCP_0];
  CTL_RX_CHECK_ETYPE_PCP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_PCP_1];
  CTL_RX_CHECK_ETYPE_PCP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_PCP_2];
  CTL_RX_CHECK_ETYPE_PCP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_PCP_3];
  CTL_RX_CHECK_ETYPE_PPP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_PPP_0];
  CTL_RX_CHECK_ETYPE_PPP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_PPP_1];
  CTL_RX_CHECK_ETYPE_PPP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_PPP_2];
  CTL_RX_CHECK_ETYPE_PPP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_ETYPE_PPP_3];
  CTL_RX_CHECK_MCAST_GCP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_MCAST_GCP_0];
  CTL_RX_CHECK_MCAST_GCP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_MCAST_GCP_1];
  CTL_RX_CHECK_MCAST_GCP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_MCAST_GCP_2];
  CTL_RX_CHECK_MCAST_GCP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_MCAST_GCP_3];
  CTL_RX_CHECK_MCAST_GPP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_MCAST_GPP_0];
  CTL_RX_CHECK_MCAST_GPP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_MCAST_GPP_1];
  CTL_RX_CHECK_MCAST_GPP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_MCAST_GPP_2];
  CTL_RX_CHECK_MCAST_GPP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_MCAST_GPP_3];
  CTL_RX_CHECK_MCAST_PCP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_MCAST_PCP_0];
  CTL_RX_CHECK_MCAST_PCP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_MCAST_PCP_1];
  CTL_RX_CHECK_MCAST_PCP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_MCAST_PCP_2];
  CTL_RX_CHECK_MCAST_PCP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_MCAST_PCP_3];
  CTL_RX_CHECK_MCAST_PPP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_MCAST_PPP_0];
  CTL_RX_CHECK_MCAST_PPP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_MCAST_PPP_1];
  CTL_RX_CHECK_MCAST_PPP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_MCAST_PPP_2];
  CTL_RX_CHECK_MCAST_PPP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_MCAST_PPP_3];
  CTL_RX_CHECK_OPCODE_GCP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_GCP_0];
  CTL_RX_CHECK_OPCODE_GCP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_GCP_1];
  CTL_RX_CHECK_OPCODE_GCP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_GCP_2];
  CTL_RX_CHECK_OPCODE_GCP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_GCP_3];
  CTL_RX_CHECK_OPCODE_GPP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_GPP_0];
  CTL_RX_CHECK_OPCODE_GPP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_GPP_1];
  CTL_RX_CHECK_OPCODE_GPP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_GPP_2];
  CTL_RX_CHECK_OPCODE_GPP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_GPP_3];
  CTL_RX_CHECK_OPCODE_PCP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_PCP_0];
  CTL_RX_CHECK_OPCODE_PCP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_PCP_1];
  CTL_RX_CHECK_OPCODE_PCP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_PCP_2];
  CTL_RX_CHECK_OPCODE_PCP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_PCP_3];
  CTL_RX_CHECK_OPCODE_PPP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_PPP_0];
  CTL_RX_CHECK_OPCODE_PPP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_PPP_1];
  CTL_RX_CHECK_OPCODE_PPP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_PPP_2];
  CTL_RX_CHECK_OPCODE_PPP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_OPCODE_PPP_3];
  CTL_RX_CHECK_PREAMBLE_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_PREAMBLE_0];
  CTL_RX_CHECK_PREAMBLE_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_PREAMBLE_1];
  CTL_RX_CHECK_PREAMBLE_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_PREAMBLE_2];
  CTL_RX_CHECK_PREAMBLE_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_PREAMBLE_3];
  CTL_RX_CHECK_SA_GCP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_SA_GCP_0];
  CTL_RX_CHECK_SA_GCP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_SA_GCP_1];
  CTL_RX_CHECK_SA_GCP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_SA_GCP_2];
  CTL_RX_CHECK_SA_GCP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_SA_GCP_3];
  CTL_RX_CHECK_SA_GPP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_SA_GPP_0];
  CTL_RX_CHECK_SA_GPP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_SA_GPP_1];
  CTL_RX_CHECK_SA_GPP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_SA_GPP_2];
  CTL_RX_CHECK_SA_GPP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_SA_GPP_3];
  CTL_RX_CHECK_SA_PCP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_SA_PCP_0];
  CTL_RX_CHECK_SA_PCP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_SA_PCP_1];
  CTL_RX_CHECK_SA_PCP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_SA_PCP_2];
  CTL_RX_CHECK_SA_PCP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_SA_PCP_3];
  CTL_RX_CHECK_SA_PPP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_SA_PPP_0];
  CTL_RX_CHECK_SA_PPP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_SA_PPP_1];
  CTL_RX_CHECK_SA_PPP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_SA_PPP_2];
  CTL_RX_CHECK_SA_PPP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_SA_PPP_3];
  CTL_RX_CHECK_SFD_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_SFD_0];
  CTL_RX_CHECK_SFD_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_SFD_1];
  CTL_RX_CHECK_SFD_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_SFD_2];
  CTL_RX_CHECK_SFD_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_SFD_3];
  CTL_RX_CHECK_UCAST_GCP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_UCAST_GCP_0];
  CTL_RX_CHECK_UCAST_GCP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_UCAST_GCP_1];
  CTL_RX_CHECK_UCAST_GCP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_UCAST_GCP_2];
  CTL_RX_CHECK_UCAST_GCP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_UCAST_GCP_3];
  CTL_RX_CHECK_UCAST_GPP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_UCAST_GPP_0];
  CTL_RX_CHECK_UCAST_GPP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_UCAST_GPP_1];
  CTL_RX_CHECK_UCAST_GPP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_UCAST_GPP_2];
  CTL_RX_CHECK_UCAST_GPP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_UCAST_GPP_3];
  CTL_RX_CHECK_UCAST_PCP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_UCAST_PCP_0];
  CTL_RX_CHECK_UCAST_PCP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_UCAST_PCP_1];
  CTL_RX_CHECK_UCAST_PCP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_UCAST_PCP_2];
  CTL_RX_CHECK_UCAST_PCP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_UCAST_PCP_3];
  CTL_RX_CHECK_UCAST_PPP_0_REG = ATTR[`MRMAC__CTL_RX_CHECK_UCAST_PPP_0];
  CTL_RX_CHECK_UCAST_PPP_1_REG = ATTR[`MRMAC__CTL_RX_CHECK_UCAST_PPP_1];
  CTL_RX_CHECK_UCAST_PPP_2_REG = ATTR[`MRMAC__CTL_RX_CHECK_UCAST_PPP_2];
  CTL_RX_CHECK_UCAST_PPP_3_REG = ATTR[`MRMAC__CTL_RX_CHECK_UCAST_PPP_3];
  CTL_RX_DATA_PATTERN_SELECT_0_REG = ATTR[`MRMAC__CTL_RX_DATA_PATTERN_SELECT_0];
  CTL_RX_DATA_PATTERN_SELECT_1_REG = ATTR[`MRMAC__CTL_RX_DATA_PATTERN_SELECT_1];
  CTL_RX_DATA_PATTERN_SELECT_2_REG = ATTR[`MRMAC__CTL_RX_DATA_PATTERN_SELECT_2];
  CTL_RX_DATA_PATTERN_SELECT_3_REG = ATTR[`MRMAC__CTL_RX_DATA_PATTERN_SELECT_3];
  CTL_RX_DELETE_FCS_0_REG = ATTR[`MRMAC__CTL_RX_DELETE_FCS_0];
  CTL_RX_DELETE_FCS_1_REG = ATTR[`MRMAC__CTL_RX_DELETE_FCS_1];
  CTL_RX_DELETE_FCS_2_REG = ATTR[`MRMAC__CTL_RX_DELETE_FCS_2];
  CTL_RX_DELETE_FCS_3_REG = ATTR[`MRMAC__CTL_RX_DELETE_FCS_3];
  CTL_RX_ENABLE_0_REG = ATTR[`MRMAC__CTL_RX_ENABLE_0];
  CTL_RX_ENABLE_1_REG = ATTR[`MRMAC__CTL_RX_ENABLE_1];
  CTL_RX_ENABLE_2_REG = ATTR[`MRMAC__CTL_RX_ENABLE_2];
  CTL_RX_ENABLE_3_REG = ATTR[`MRMAC__CTL_RX_ENABLE_3];
  CTL_RX_ENABLE_GCP_0_REG = ATTR[`MRMAC__CTL_RX_ENABLE_GCP_0];
  CTL_RX_ENABLE_GCP_1_REG = ATTR[`MRMAC__CTL_RX_ENABLE_GCP_1];
  CTL_RX_ENABLE_GCP_2_REG = ATTR[`MRMAC__CTL_RX_ENABLE_GCP_2];
  CTL_RX_ENABLE_GCP_3_REG = ATTR[`MRMAC__CTL_RX_ENABLE_GCP_3];
  CTL_RX_ENABLE_GPP_0_REG = ATTR[`MRMAC__CTL_RX_ENABLE_GPP_0];
  CTL_RX_ENABLE_GPP_1_REG = ATTR[`MRMAC__CTL_RX_ENABLE_GPP_1];
  CTL_RX_ENABLE_GPP_2_REG = ATTR[`MRMAC__CTL_RX_ENABLE_GPP_2];
  CTL_RX_ENABLE_GPP_3_REG = ATTR[`MRMAC__CTL_RX_ENABLE_GPP_3];
  CTL_RX_ENABLE_PCP_0_REG = ATTR[`MRMAC__CTL_RX_ENABLE_PCP_0];
  CTL_RX_ENABLE_PCP_1_REG = ATTR[`MRMAC__CTL_RX_ENABLE_PCP_1];
  CTL_RX_ENABLE_PCP_2_REG = ATTR[`MRMAC__CTL_RX_ENABLE_PCP_2];
  CTL_RX_ENABLE_PCP_3_REG = ATTR[`MRMAC__CTL_RX_ENABLE_PCP_3];
  CTL_RX_ENABLE_PPP_0_REG = ATTR[`MRMAC__CTL_RX_ENABLE_PPP_0];
  CTL_RX_ENABLE_PPP_1_REG = ATTR[`MRMAC__CTL_RX_ENABLE_PPP_1];
  CTL_RX_ENABLE_PPP_2_REG = ATTR[`MRMAC__CTL_RX_ENABLE_PPP_2];
  CTL_RX_ENABLE_PPP_3_REG = ATTR[`MRMAC__CTL_RX_ENABLE_PPP_3];
  CTL_RX_ETYPE_GCP_0_REG = ATTR[`MRMAC__CTL_RX_ETYPE_GCP_0];
  CTL_RX_ETYPE_GCP_1_REG = ATTR[`MRMAC__CTL_RX_ETYPE_GCP_1];
  CTL_RX_ETYPE_GCP_2_REG = ATTR[`MRMAC__CTL_RX_ETYPE_GCP_2];
  CTL_RX_ETYPE_GCP_3_REG = ATTR[`MRMAC__CTL_RX_ETYPE_GCP_3];
  CTL_RX_ETYPE_GPP_0_REG = ATTR[`MRMAC__CTL_RX_ETYPE_GPP_0];
  CTL_RX_ETYPE_GPP_1_REG = ATTR[`MRMAC__CTL_RX_ETYPE_GPP_1];
  CTL_RX_ETYPE_GPP_2_REG = ATTR[`MRMAC__CTL_RX_ETYPE_GPP_2];
  CTL_RX_ETYPE_GPP_3_REG = ATTR[`MRMAC__CTL_RX_ETYPE_GPP_3];
  CTL_RX_ETYPE_PCP_0_REG = ATTR[`MRMAC__CTL_RX_ETYPE_PCP_0];
  CTL_RX_ETYPE_PCP_1_REG = ATTR[`MRMAC__CTL_RX_ETYPE_PCP_1];
  CTL_RX_ETYPE_PCP_2_REG = ATTR[`MRMAC__CTL_RX_ETYPE_PCP_2];
  CTL_RX_ETYPE_PCP_3_REG = ATTR[`MRMAC__CTL_RX_ETYPE_PCP_3];
  CTL_RX_ETYPE_PPP_0_REG = ATTR[`MRMAC__CTL_RX_ETYPE_PPP_0];
  CTL_RX_ETYPE_PPP_1_REG = ATTR[`MRMAC__CTL_RX_ETYPE_PPP_1];
  CTL_RX_ETYPE_PPP_2_REG = ATTR[`MRMAC__CTL_RX_ETYPE_PPP_2];
  CTL_RX_ETYPE_PPP_3_REG = ATTR[`MRMAC__CTL_RX_ETYPE_PPP_3];
  CTL_RX_FEC_ALIGNMENT_BYPASS_0_REG = ATTR[`MRMAC__CTL_RX_FEC_ALIGNMENT_BYPASS_0];
  CTL_RX_FEC_ALIGNMENT_BYPASS_1_REG = ATTR[`MRMAC__CTL_RX_FEC_ALIGNMENT_BYPASS_1];
  CTL_RX_FEC_ALIGNMENT_BYPASS_2_REG = ATTR[`MRMAC__CTL_RX_FEC_ALIGNMENT_BYPASS_2];
  CTL_RX_FEC_ALIGNMENT_BYPASS_3_REG = ATTR[`MRMAC__CTL_RX_FEC_ALIGNMENT_BYPASS_3];
  CTL_RX_FEC_BYPASS_CORRECTION_0_REG = ATTR[`MRMAC__CTL_RX_FEC_BYPASS_CORRECTION_0];
  CTL_RX_FEC_BYPASS_CORRECTION_1_REG = ATTR[`MRMAC__CTL_RX_FEC_BYPASS_CORRECTION_1];
  CTL_RX_FEC_BYPASS_CORRECTION_2_REG = ATTR[`MRMAC__CTL_RX_FEC_BYPASS_CORRECTION_2];
  CTL_RX_FEC_BYPASS_CORRECTION_3_REG = ATTR[`MRMAC__CTL_RX_FEC_BYPASS_CORRECTION_3];
  CTL_RX_FEC_BYPASS_INDICATION_0_REG = ATTR[`MRMAC__CTL_RX_FEC_BYPASS_INDICATION_0];
  CTL_RX_FEC_BYPASS_INDICATION_1_REG = ATTR[`MRMAC__CTL_RX_FEC_BYPASS_INDICATION_1];
  CTL_RX_FEC_BYPASS_INDICATION_2_REG = ATTR[`MRMAC__CTL_RX_FEC_BYPASS_INDICATION_2];
  CTL_RX_FEC_BYPASS_INDICATION_3_REG = ATTR[`MRMAC__CTL_RX_FEC_BYPASS_INDICATION_3];
  CTL_RX_FEC_CDC_BYPASS_01_REG = ATTR[`MRMAC__CTL_RX_FEC_CDC_BYPASS_01];
  CTL_RX_FEC_CDC_BYPASS_23_REG = ATTR[`MRMAC__CTL_RX_FEC_CDC_BYPASS_23];
  CTL_RX_FEC_ERRIND_MODE_REG = ATTR[`MRMAC__CTL_RX_FEC_ERRIND_MODE];
  CTL_RX_FEC_TRANSCODE_BYPASS_0_REG = ATTR[`MRMAC__CTL_RX_FEC_TRANSCODE_BYPASS_0];
  CTL_RX_FEC_TRANSCODE_BYPASS_1_REG = ATTR[`MRMAC__CTL_RX_FEC_TRANSCODE_BYPASS_1];
  CTL_RX_FEC_TRANSCODE_BYPASS_2_REG = ATTR[`MRMAC__CTL_RX_FEC_TRANSCODE_BYPASS_2];
  CTL_RX_FEC_TRANSCODE_BYPASS_3_REG = ATTR[`MRMAC__CTL_RX_FEC_TRANSCODE_BYPASS_3];
  CTL_RX_FEC_TRANSCODE_CLAUSE49_0_REG = ATTR[`MRMAC__CTL_RX_FEC_TRANSCODE_CLAUSE49_0];
  CTL_RX_FEC_TRANSCODE_CLAUSE49_1_REG = ATTR[`MRMAC__CTL_RX_FEC_TRANSCODE_CLAUSE49_1];
  CTL_RX_FEC_TRANSCODE_CLAUSE49_2_REG = ATTR[`MRMAC__CTL_RX_FEC_TRANSCODE_CLAUSE49_2];
  CTL_RX_FEC_TRANSCODE_CLAUSE49_3_REG = ATTR[`MRMAC__CTL_RX_FEC_TRANSCODE_CLAUSE49_3];
  CTL_RX_FLEXIF_INPUT_ENABLE_0_REG = ATTR[`MRMAC__CTL_RX_FLEXIF_INPUT_ENABLE_0];
  CTL_RX_FLEXIF_INPUT_ENABLE_1_REG = ATTR[`MRMAC__CTL_RX_FLEXIF_INPUT_ENABLE_1];
  CTL_RX_FLEXIF_INPUT_ENABLE_2_REG = ATTR[`MRMAC__CTL_RX_FLEXIF_INPUT_ENABLE_2];
  CTL_RX_FLEXIF_INPUT_ENABLE_3_REG = ATTR[`MRMAC__CTL_RX_FLEXIF_INPUT_ENABLE_3];
  CTL_RX_FLEXIF_SELECT_0_REG = ATTR[`MRMAC__CTL_RX_FLEXIF_SELECT_0];
  CTL_RX_FLEXIF_SELECT_1_REG = ATTR[`MRMAC__CTL_RX_FLEXIF_SELECT_1];
  CTL_RX_FLEXIF_SELECT_2_REG = ATTR[`MRMAC__CTL_RX_FLEXIF_SELECT_2];
  CTL_RX_FLEXIF_SELECT_3_REG = ATTR[`MRMAC__CTL_RX_FLEXIF_SELECT_3];
  CTL_RX_FORWARD_CONTROL_0_REG = ATTR[`MRMAC__CTL_RX_FORWARD_CONTROL_0];
  CTL_RX_FORWARD_CONTROL_1_REG = ATTR[`MRMAC__CTL_RX_FORWARD_CONTROL_1];
  CTL_RX_FORWARD_CONTROL_2_REG = ATTR[`MRMAC__CTL_RX_FORWARD_CONTROL_2];
  CTL_RX_FORWARD_CONTROL_3_REG = ATTR[`MRMAC__CTL_RX_FORWARD_CONTROL_3];
  CTL_RX_IGNORE_FCS_0_REG = ATTR[`MRMAC__CTL_RX_IGNORE_FCS_0];
  CTL_RX_IGNORE_FCS_1_REG = ATTR[`MRMAC__CTL_RX_IGNORE_FCS_1];
  CTL_RX_IGNORE_FCS_2_REG = ATTR[`MRMAC__CTL_RX_IGNORE_FCS_2];
  CTL_RX_IGNORE_FCS_3_REG = ATTR[`MRMAC__CTL_RX_IGNORE_FCS_3];
  CTL_RX_IGNORE_INRANGE_0_REG = ATTR[`MRMAC__CTL_RX_IGNORE_INRANGE_0];
  CTL_RX_IGNORE_INRANGE_1_REG = ATTR[`MRMAC__CTL_RX_IGNORE_INRANGE_1];
  CTL_RX_IGNORE_INRANGE_2_REG = ATTR[`MRMAC__CTL_RX_IGNORE_INRANGE_2];
  CTL_RX_IGNORE_INRANGE_3_REG = ATTR[`MRMAC__CTL_RX_IGNORE_INRANGE_3];
  CTL_RX_MAX_PACKET_LEN_0_REG = ATTR[`MRMAC__CTL_RX_MAX_PACKET_LEN_0];
  CTL_RX_MAX_PACKET_LEN_1_REG = ATTR[`MRMAC__CTL_RX_MAX_PACKET_LEN_1];
  CTL_RX_MAX_PACKET_LEN_2_REG = ATTR[`MRMAC__CTL_RX_MAX_PACKET_LEN_2];
  CTL_RX_MAX_PACKET_LEN_3_REG = ATTR[`MRMAC__CTL_RX_MAX_PACKET_LEN_3];
  CTL_RX_MIN_PACKET_LEN_0_REG = ATTR[`MRMAC__CTL_RX_MIN_PACKET_LEN_0];
  CTL_RX_MIN_PACKET_LEN_1_REG = ATTR[`MRMAC__CTL_RX_MIN_PACKET_LEN_1];
  CTL_RX_MIN_PACKET_LEN_2_REG = ATTR[`MRMAC__CTL_RX_MIN_PACKET_LEN_2];
  CTL_RX_MIN_PACKET_LEN_3_REG = ATTR[`MRMAC__CTL_RX_MIN_PACKET_LEN_3];
  CTL_RX_OPCODE_GPP_0_REG = ATTR[`MRMAC__CTL_RX_OPCODE_GPP_0];
  CTL_RX_OPCODE_GPP_1_REG = ATTR[`MRMAC__CTL_RX_OPCODE_GPP_1];
  CTL_RX_OPCODE_GPP_2_REG = ATTR[`MRMAC__CTL_RX_OPCODE_GPP_2];
  CTL_RX_OPCODE_GPP_3_REG = ATTR[`MRMAC__CTL_RX_OPCODE_GPP_3];
  CTL_RX_OPCODE_MAX_GCP_0_REG = ATTR[`MRMAC__CTL_RX_OPCODE_MAX_GCP_0];
  CTL_RX_OPCODE_MAX_GCP_1_REG = ATTR[`MRMAC__CTL_RX_OPCODE_MAX_GCP_1];
  CTL_RX_OPCODE_MAX_GCP_2_REG = ATTR[`MRMAC__CTL_RX_OPCODE_MAX_GCP_2];
  CTL_RX_OPCODE_MAX_GCP_3_REG = ATTR[`MRMAC__CTL_RX_OPCODE_MAX_GCP_3];
  CTL_RX_OPCODE_MAX_PCP_0_REG = ATTR[`MRMAC__CTL_RX_OPCODE_MAX_PCP_0];
  CTL_RX_OPCODE_MAX_PCP_1_REG = ATTR[`MRMAC__CTL_RX_OPCODE_MAX_PCP_1];
  CTL_RX_OPCODE_MAX_PCP_2_REG = ATTR[`MRMAC__CTL_RX_OPCODE_MAX_PCP_2];
  CTL_RX_OPCODE_MAX_PCP_3_REG = ATTR[`MRMAC__CTL_RX_OPCODE_MAX_PCP_3];
  CTL_RX_OPCODE_MIN_GCP_0_REG = ATTR[`MRMAC__CTL_RX_OPCODE_MIN_GCP_0];
  CTL_RX_OPCODE_MIN_GCP_1_REG = ATTR[`MRMAC__CTL_RX_OPCODE_MIN_GCP_1];
  CTL_RX_OPCODE_MIN_GCP_2_REG = ATTR[`MRMAC__CTL_RX_OPCODE_MIN_GCP_2];
  CTL_RX_OPCODE_MIN_GCP_3_REG = ATTR[`MRMAC__CTL_RX_OPCODE_MIN_GCP_3];
  CTL_RX_OPCODE_MIN_PCP_0_REG = ATTR[`MRMAC__CTL_RX_OPCODE_MIN_PCP_0];
  CTL_RX_OPCODE_MIN_PCP_1_REG = ATTR[`MRMAC__CTL_RX_OPCODE_MIN_PCP_1];
  CTL_RX_OPCODE_MIN_PCP_2_REG = ATTR[`MRMAC__CTL_RX_OPCODE_MIN_PCP_2];
  CTL_RX_OPCODE_MIN_PCP_3_REG = ATTR[`MRMAC__CTL_RX_OPCODE_MIN_PCP_3];
  CTL_RX_OPCODE_PPP_0_REG = ATTR[`MRMAC__CTL_RX_OPCODE_PPP_0];
  CTL_RX_OPCODE_PPP_1_REG = ATTR[`MRMAC__CTL_RX_OPCODE_PPP_1];
  CTL_RX_OPCODE_PPP_2_REG = ATTR[`MRMAC__CTL_RX_OPCODE_PPP_2];
  CTL_RX_OPCODE_PPP_3_REG = ATTR[`MRMAC__CTL_RX_OPCODE_PPP_3];
  CTL_RX_PAUSE_DA_MCAST_0_REG = ATTR[`MRMAC__CTL_RX_PAUSE_DA_MCAST_0];
  CTL_RX_PAUSE_DA_MCAST_1_REG = ATTR[`MRMAC__CTL_RX_PAUSE_DA_MCAST_1];
  CTL_RX_PAUSE_DA_MCAST_2_REG = ATTR[`MRMAC__CTL_RX_PAUSE_DA_MCAST_2];
  CTL_RX_PAUSE_DA_MCAST_3_REG = ATTR[`MRMAC__CTL_RX_PAUSE_DA_MCAST_3];
  CTL_RX_PAUSE_DA_UCAST_0_REG = ATTR[`MRMAC__CTL_RX_PAUSE_DA_UCAST_0];
  CTL_RX_PAUSE_DA_UCAST_1_REG = ATTR[`MRMAC__CTL_RX_PAUSE_DA_UCAST_1];
  CTL_RX_PAUSE_DA_UCAST_2_REG = ATTR[`MRMAC__CTL_RX_PAUSE_DA_UCAST_2];
  CTL_RX_PAUSE_DA_UCAST_3_REG = ATTR[`MRMAC__CTL_RX_PAUSE_DA_UCAST_3];
  CTL_RX_PAUSE_SA_0_REG = ATTR[`MRMAC__CTL_RX_PAUSE_SA_0];
  CTL_RX_PAUSE_SA_1_REG = ATTR[`MRMAC__CTL_RX_PAUSE_SA_1];
  CTL_RX_PAUSE_SA_2_REG = ATTR[`MRMAC__CTL_RX_PAUSE_SA_2];
  CTL_RX_PAUSE_SA_3_REG = ATTR[`MRMAC__CTL_RX_PAUSE_SA_3];
  CTL_RX_PROCESS_LFI_0_REG = ATTR[`MRMAC__CTL_RX_PROCESS_LFI_0];
  CTL_RX_PROCESS_LFI_1_REG = ATTR[`MRMAC__CTL_RX_PROCESS_LFI_1];
  CTL_RX_PROCESS_LFI_2_REG = ATTR[`MRMAC__CTL_RX_PROCESS_LFI_2];
  CTL_RX_PROCESS_LFI_3_REG = ATTR[`MRMAC__CTL_RX_PROCESS_LFI_3];
  CTL_RX_PTP_LATENCY_ADJUST_0_REG = ATTR[`MRMAC__CTL_RX_PTP_LATENCY_ADJUST_0];
  CTL_RX_PTP_LATENCY_ADJUST_1_REG = ATTR[`MRMAC__CTL_RX_PTP_LATENCY_ADJUST_1];
  CTL_RX_PTP_LATENCY_ADJUST_2_REG = ATTR[`MRMAC__CTL_RX_PTP_LATENCY_ADJUST_2];
  CTL_RX_PTP_LATENCY_ADJUST_3_REG = ATTR[`MRMAC__CTL_RX_PTP_LATENCY_ADJUST_3];
  CTL_RX_PTP_ST_OFFSET_0_REG = ATTR[`MRMAC__CTL_RX_PTP_ST_OFFSET_0];
  CTL_RX_PTP_ST_OFFSET_1_REG = ATTR[`MRMAC__CTL_RX_PTP_ST_OFFSET_1];
  CTL_RX_PTP_ST_OFFSET_2_REG = ATTR[`MRMAC__CTL_RX_PTP_ST_OFFSET_2];
  CTL_RX_PTP_ST_OFFSET_3_REG = ATTR[`MRMAC__CTL_RX_PTP_ST_OFFSET_3];
  CTL_RX_TEST_PATTERN_0_REG = ATTR[`MRMAC__CTL_RX_TEST_PATTERN_0];
  CTL_RX_TEST_PATTERN_1_REG = ATTR[`MRMAC__CTL_RX_TEST_PATTERN_1];
  CTL_RX_TEST_PATTERN_2_REG = ATTR[`MRMAC__CTL_RX_TEST_PATTERN_2];
  CTL_RX_TEST_PATTERN_3_REG = ATTR[`MRMAC__CTL_RX_TEST_PATTERN_3];
  CTL_RX_TEST_PATTERN_ENABLE_0_REG = ATTR[`MRMAC__CTL_RX_TEST_PATTERN_ENABLE_0];
  CTL_RX_TEST_PATTERN_ENABLE_1_REG = ATTR[`MRMAC__CTL_RX_TEST_PATTERN_ENABLE_1];
  CTL_RX_TEST_PATTERN_ENABLE_2_REG = ATTR[`MRMAC__CTL_RX_TEST_PATTERN_ENABLE_2];
  CTL_RX_TEST_PATTERN_ENABLE_3_REG = ATTR[`MRMAC__CTL_RX_TEST_PATTERN_ENABLE_3];
  CTL_RX_VL_LENGTH_MINUS1_100GE_0_REG = ATTR[`MRMAC__CTL_RX_VL_LENGTH_MINUS1_100GE_0];
  CTL_RX_VL_LENGTH_MINUS1_25GE_0_REG = ATTR[`MRMAC__CTL_RX_VL_LENGTH_MINUS1_25GE_0];
  CTL_RX_VL_LENGTH_MINUS1_25GE_1_REG = ATTR[`MRMAC__CTL_RX_VL_LENGTH_MINUS1_25GE_1];
  CTL_RX_VL_LENGTH_MINUS1_25GE_2_REG = ATTR[`MRMAC__CTL_RX_VL_LENGTH_MINUS1_25GE_2];
  CTL_RX_VL_LENGTH_MINUS1_25GE_3_REG = ATTR[`MRMAC__CTL_RX_VL_LENGTH_MINUS1_25GE_3];
  CTL_RX_VL_LENGTH_MINUS1_40GE_0_REG = ATTR[`MRMAC__CTL_RX_VL_LENGTH_MINUS1_40GE_0];
  CTL_RX_VL_LENGTH_MINUS1_50GE_0_REG = ATTR[`MRMAC__CTL_RX_VL_LENGTH_MINUS1_50GE_0];
  CTL_RX_VL_LENGTH_MINUS1_50GE_2_REG = ATTR[`MRMAC__CTL_RX_VL_LENGTH_MINUS1_50GE_2];
  CTL_SERDES_PASSTHRU_0_REG = ATTR[`MRMAC__CTL_SERDES_PASSTHRU_0];
  CTL_SERDES_PASSTHRU_1_REG = ATTR[`MRMAC__CTL_SERDES_PASSTHRU_1];
  CTL_SERDES_PASSTHRU_2_REG = ATTR[`MRMAC__CTL_SERDES_PASSTHRU_2];
  CTL_SERDES_PASSTHRU_3_REG = ATTR[`MRMAC__CTL_SERDES_PASSTHRU_3];
  CTL_SERDES_WIDTH_0_REG = ATTR[`MRMAC__CTL_SERDES_WIDTH_0];
  CTL_SERDES_WIDTH_1_REG = ATTR[`MRMAC__CTL_SERDES_WIDTH_1];
  CTL_SERDES_WIDTH_2_REG = ATTR[`MRMAC__CTL_SERDES_WIDTH_2];
  CTL_SERDES_WIDTH_3_REG = ATTR[`MRMAC__CTL_SERDES_WIDTH_3];
  CTL_TX_AXI_FIFO_HIGH_THRESHOLD_0_REG = ATTR[`MRMAC__CTL_TX_AXI_FIFO_HIGH_THRESHOLD_0];
  CTL_TX_AXI_FIFO_HIGH_THRESHOLD_1_REG = ATTR[`MRMAC__CTL_TX_AXI_FIFO_HIGH_THRESHOLD_1];
  CTL_TX_AXI_FIFO_HIGH_THRESHOLD_2_REG = ATTR[`MRMAC__CTL_TX_AXI_FIFO_HIGH_THRESHOLD_2];
  CTL_TX_AXI_FIFO_HIGH_THRESHOLD_3_REG = ATTR[`MRMAC__CTL_TX_AXI_FIFO_HIGH_THRESHOLD_3];
  CTL_TX_AXI_FIFO_LOW_THRESHOLD_0_REG = ATTR[`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_0];
  CTL_TX_AXI_FIFO_LOW_THRESHOLD_1_REG = ATTR[`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_1];
  CTL_TX_AXI_FIFO_LOW_THRESHOLD_2_REG = ATTR[`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_2];
  CTL_TX_AXI_FIFO_LOW_THRESHOLD_3_REG = ATTR[`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_3];
  CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_0_REG = ATTR[`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_0];
  CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_1_REG = ATTR[`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_1];
  CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_2_REG = ATTR[`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_2];
  CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_3_REG = ATTR[`MRMAC__CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_3];
  CTL_TX_CORRUPT_FCS_ON_ERR_0_REG = ATTR[`MRMAC__CTL_TX_CORRUPT_FCS_ON_ERR_0];
  CTL_TX_CORRUPT_FCS_ON_ERR_1_REG = ATTR[`MRMAC__CTL_TX_CORRUPT_FCS_ON_ERR_1];
  CTL_TX_CORRUPT_FCS_ON_ERR_2_REG = ATTR[`MRMAC__CTL_TX_CORRUPT_FCS_ON_ERR_2];
  CTL_TX_CORRUPT_FCS_ON_ERR_3_REG = ATTR[`MRMAC__CTL_TX_CORRUPT_FCS_ON_ERR_3];
  CTL_TX_CUSTOM_PREAMBLE_ENABLE_0_REG = ATTR[`MRMAC__CTL_TX_CUSTOM_PREAMBLE_ENABLE_0];
  CTL_TX_CUSTOM_PREAMBLE_ENABLE_1_REG = ATTR[`MRMAC__CTL_TX_CUSTOM_PREAMBLE_ENABLE_1];
  CTL_TX_CUSTOM_PREAMBLE_ENABLE_2_REG = ATTR[`MRMAC__CTL_TX_CUSTOM_PREAMBLE_ENABLE_2];
  CTL_TX_CUSTOM_PREAMBLE_ENABLE_3_REG = ATTR[`MRMAC__CTL_TX_CUSTOM_PREAMBLE_ENABLE_3];
  CTL_TX_DATA_PATTERN_SELECT_0_REG = ATTR[`MRMAC__CTL_TX_DATA_PATTERN_SELECT_0];
  CTL_TX_DATA_PATTERN_SELECT_1_REG = ATTR[`MRMAC__CTL_TX_DATA_PATTERN_SELECT_1];
  CTL_TX_DATA_PATTERN_SELECT_2_REG = ATTR[`MRMAC__CTL_TX_DATA_PATTERN_SELECT_2];
  CTL_TX_DATA_PATTERN_SELECT_3_REG = ATTR[`MRMAC__CTL_TX_DATA_PATTERN_SELECT_3];
  CTL_TX_DA_GPP_0_REG = ATTR[`MRMAC__CTL_TX_DA_GPP_0];
  CTL_TX_DA_GPP_1_REG = ATTR[`MRMAC__CTL_TX_DA_GPP_1];
  CTL_TX_DA_GPP_2_REG = ATTR[`MRMAC__CTL_TX_DA_GPP_2];
  CTL_TX_DA_GPP_3_REG = ATTR[`MRMAC__CTL_TX_DA_GPP_3];
  CTL_TX_DA_PPP_0_REG = ATTR[`MRMAC__CTL_TX_DA_PPP_0];
  CTL_TX_DA_PPP_1_REG = ATTR[`MRMAC__CTL_TX_DA_PPP_1];
  CTL_TX_DA_PPP_2_REG = ATTR[`MRMAC__CTL_TX_DA_PPP_2];
  CTL_TX_DA_PPP_3_REG = ATTR[`MRMAC__CTL_TX_DA_PPP_3];
  CTL_TX_ENABLE_0_REG = ATTR[`MRMAC__CTL_TX_ENABLE_0];
  CTL_TX_ENABLE_1_REG = ATTR[`MRMAC__CTL_TX_ENABLE_1];
  CTL_TX_ENABLE_2_REG = ATTR[`MRMAC__CTL_TX_ENABLE_2];
  CTL_TX_ENABLE_3_REG = ATTR[`MRMAC__CTL_TX_ENABLE_3];
  CTL_TX_ETHERTYPE_GPP_0_REG = ATTR[`MRMAC__CTL_TX_ETHERTYPE_GPP_0];
  CTL_TX_ETHERTYPE_GPP_1_REG = ATTR[`MRMAC__CTL_TX_ETHERTYPE_GPP_1];
  CTL_TX_ETHERTYPE_GPP_2_REG = ATTR[`MRMAC__CTL_TX_ETHERTYPE_GPP_2];
  CTL_TX_ETHERTYPE_GPP_3_REG = ATTR[`MRMAC__CTL_TX_ETHERTYPE_GPP_3];
  CTL_TX_ETHERTYPE_PPP_0_REG = ATTR[`MRMAC__CTL_TX_ETHERTYPE_PPP_0];
  CTL_TX_ETHERTYPE_PPP_1_REG = ATTR[`MRMAC__CTL_TX_ETHERTYPE_PPP_1];
  CTL_TX_ETHERTYPE_PPP_2_REG = ATTR[`MRMAC__CTL_TX_ETHERTYPE_PPP_2];
  CTL_TX_ETHERTYPE_PPP_3_REG = ATTR[`MRMAC__CTL_TX_ETHERTYPE_PPP_3];
  CTL_TX_FCS_INS_ENABLE_0_REG = ATTR[`MRMAC__CTL_TX_FCS_INS_ENABLE_0];
  CTL_TX_FCS_INS_ENABLE_1_REG = ATTR[`MRMAC__CTL_TX_FCS_INS_ENABLE_1];
  CTL_TX_FCS_INS_ENABLE_2_REG = ATTR[`MRMAC__CTL_TX_FCS_INS_ENABLE_2];
  CTL_TX_FCS_INS_ENABLE_3_REG = ATTR[`MRMAC__CTL_TX_FCS_INS_ENABLE_3];
  CTL_TX_FEC_FOUR_LANE_PMD_REG = ATTR[`MRMAC__CTL_TX_FEC_FOUR_LANE_PMD];
  CTL_TX_FEC_TRANSCODE_BYPASS_0_REG = ATTR[`MRMAC__CTL_TX_FEC_TRANSCODE_BYPASS_0];
  CTL_TX_FEC_TRANSCODE_BYPASS_1_REG = ATTR[`MRMAC__CTL_TX_FEC_TRANSCODE_BYPASS_1];
  CTL_TX_FEC_TRANSCODE_BYPASS_2_REG = ATTR[`MRMAC__CTL_TX_FEC_TRANSCODE_BYPASS_2];
  CTL_TX_FEC_TRANSCODE_BYPASS_3_REG = ATTR[`MRMAC__CTL_TX_FEC_TRANSCODE_BYPASS_3];
  CTL_TX_FLEXIF_INPUT_ENABLE_0_REG = ATTR[`MRMAC__CTL_TX_FLEXIF_INPUT_ENABLE_0];
  CTL_TX_FLEXIF_INPUT_ENABLE_1_REG = ATTR[`MRMAC__CTL_TX_FLEXIF_INPUT_ENABLE_1];
  CTL_TX_FLEXIF_INPUT_ENABLE_2_REG = ATTR[`MRMAC__CTL_TX_FLEXIF_INPUT_ENABLE_2];
  CTL_TX_FLEXIF_INPUT_ENABLE_3_REG = ATTR[`MRMAC__CTL_TX_FLEXIF_INPUT_ENABLE_3];
  CTL_TX_FLEXIF_SELECT_0_REG = ATTR[`MRMAC__CTL_TX_FLEXIF_SELECT_0];
  CTL_TX_FLEXIF_SELECT_1_REG = ATTR[`MRMAC__CTL_TX_FLEXIF_SELECT_1];
  CTL_TX_FLEXIF_SELECT_2_REG = ATTR[`MRMAC__CTL_TX_FLEXIF_SELECT_2];
  CTL_TX_FLEXIF_SELECT_3_REG = ATTR[`MRMAC__CTL_TX_FLEXIF_SELECT_3];
  CTL_TX_IGNORE_FCS_0_REG = ATTR[`MRMAC__CTL_TX_IGNORE_FCS_0];
  CTL_TX_IGNORE_FCS_1_REG = ATTR[`MRMAC__CTL_TX_IGNORE_FCS_1];
  CTL_TX_IGNORE_FCS_2_REG = ATTR[`MRMAC__CTL_TX_IGNORE_FCS_2];
  CTL_TX_IGNORE_FCS_3_REG = ATTR[`MRMAC__CTL_TX_IGNORE_FCS_3];
  CTL_TX_IPG_VALUE_0_REG = ATTR[`MRMAC__CTL_TX_IPG_VALUE_0];
  CTL_TX_IPG_VALUE_1_REG = ATTR[`MRMAC__CTL_TX_IPG_VALUE_1];
  CTL_TX_IPG_VALUE_2_REG = ATTR[`MRMAC__CTL_TX_IPG_VALUE_2];
  CTL_TX_IPG_VALUE_3_REG = ATTR[`MRMAC__CTL_TX_IPG_VALUE_3];
  CTL_TX_OPCODE_GPP_0_REG = ATTR[`MRMAC__CTL_TX_OPCODE_GPP_0];
  CTL_TX_OPCODE_GPP_1_REG = ATTR[`MRMAC__CTL_TX_OPCODE_GPP_1];
  CTL_TX_OPCODE_GPP_2_REG = ATTR[`MRMAC__CTL_TX_OPCODE_GPP_2];
  CTL_TX_OPCODE_GPP_3_REG = ATTR[`MRMAC__CTL_TX_OPCODE_GPP_3];
  CTL_TX_OPCODE_PPP_0_REG = ATTR[`MRMAC__CTL_TX_OPCODE_PPP_0];
  CTL_TX_OPCODE_PPP_1_REG = ATTR[`MRMAC__CTL_TX_OPCODE_PPP_1];
  CTL_TX_OPCODE_PPP_2_REG = ATTR[`MRMAC__CTL_TX_OPCODE_PPP_2];
  CTL_TX_OPCODE_PPP_3_REG = ATTR[`MRMAC__CTL_TX_OPCODE_PPP_3];
  CTL_TX_PAUSE_QUANTA0_0_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA0_0];
  CTL_TX_PAUSE_QUANTA0_1_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA0_1];
  CTL_TX_PAUSE_QUANTA0_2_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA0_2];
  CTL_TX_PAUSE_QUANTA0_3_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA0_3];
  CTL_TX_PAUSE_QUANTA1_0_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA1_0];
  CTL_TX_PAUSE_QUANTA1_1_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA1_1];
  CTL_TX_PAUSE_QUANTA1_2_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA1_2];
  CTL_TX_PAUSE_QUANTA1_3_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA1_3];
  CTL_TX_PAUSE_QUANTA2_0_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA2_0];
  CTL_TX_PAUSE_QUANTA2_1_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA2_1];
  CTL_TX_PAUSE_QUANTA2_2_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA2_2];
  CTL_TX_PAUSE_QUANTA2_3_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA2_3];
  CTL_TX_PAUSE_QUANTA3_0_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA3_0];
  CTL_TX_PAUSE_QUANTA3_1_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA3_1];
  CTL_TX_PAUSE_QUANTA3_2_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA3_2];
  CTL_TX_PAUSE_QUANTA3_3_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA3_3];
  CTL_TX_PAUSE_QUANTA4_0_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA4_0];
  CTL_TX_PAUSE_QUANTA4_1_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA4_1];
  CTL_TX_PAUSE_QUANTA4_2_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA4_2];
  CTL_TX_PAUSE_QUANTA4_3_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA4_3];
  CTL_TX_PAUSE_QUANTA5_0_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA5_0];
  CTL_TX_PAUSE_QUANTA5_1_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA5_1];
  CTL_TX_PAUSE_QUANTA5_2_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA5_2];
  CTL_TX_PAUSE_QUANTA5_3_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA5_3];
  CTL_TX_PAUSE_QUANTA6_0_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA6_0];
  CTL_TX_PAUSE_QUANTA6_1_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA6_1];
  CTL_TX_PAUSE_QUANTA6_2_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA6_2];
  CTL_TX_PAUSE_QUANTA6_3_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA6_3];
  CTL_TX_PAUSE_QUANTA7_0_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA7_0];
  CTL_TX_PAUSE_QUANTA7_1_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA7_1];
  CTL_TX_PAUSE_QUANTA7_2_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA7_2];
  CTL_TX_PAUSE_QUANTA7_3_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA7_3];
  CTL_TX_PAUSE_QUANTA8_0_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA8_0];
  CTL_TX_PAUSE_QUANTA8_1_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA8_1];
  CTL_TX_PAUSE_QUANTA8_2_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA8_2];
  CTL_TX_PAUSE_QUANTA8_3_REG = ATTR[`MRMAC__CTL_TX_PAUSE_QUANTA8_3];
  CTL_TX_PAUSE_REFRESH_TIMER0_0_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER0_0];
  CTL_TX_PAUSE_REFRESH_TIMER0_1_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER0_1];
  CTL_TX_PAUSE_REFRESH_TIMER0_2_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER0_2];
  CTL_TX_PAUSE_REFRESH_TIMER0_3_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER0_3];
  CTL_TX_PAUSE_REFRESH_TIMER1_0_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER1_0];
  CTL_TX_PAUSE_REFRESH_TIMER1_1_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER1_1];
  CTL_TX_PAUSE_REFRESH_TIMER1_2_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER1_2];
  CTL_TX_PAUSE_REFRESH_TIMER1_3_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER1_3];
  CTL_TX_PAUSE_REFRESH_TIMER2_0_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER2_0];
  CTL_TX_PAUSE_REFRESH_TIMER2_1_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER2_1];
  CTL_TX_PAUSE_REFRESH_TIMER2_2_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER2_2];
  CTL_TX_PAUSE_REFRESH_TIMER2_3_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER2_3];
  CTL_TX_PAUSE_REFRESH_TIMER3_0_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER3_0];
  CTL_TX_PAUSE_REFRESH_TIMER3_1_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER3_1];
  CTL_TX_PAUSE_REFRESH_TIMER3_2_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER3_2];
  CTL_TX_PAUSE_REFRESH_TIMER3_3_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER3_3];
  CTL_TX_PAUSE_REFRESH_TIMER4_0_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER4_0];
  CTL_TX_PAUSE_REFRESH_TIMER4_1_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER4_1];
  CTL_TX_PAUSE_REFRESH_TIMER4_2_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER4_2];
  CTL_TX_PAUSE_REFRESH_TIMER4_3_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER4_3];
  CTL_TX_PAUSE_REFRESH_TIMER5_0_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER5_0];
  CTL_TX_PAUSE_REFRESH_TIMER5_1_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER5_1];
  CTL_TX_PAUSE_REFRESH_TIMER5_2_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER5_2];
  CTL_TX_PAUSE_REFRESH_TIMER5_3_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER5_3];
  CTL_TX_PAUSE_REFRESH_TIMER6_0_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER6_0];
  CTL_TX_PAUSE_REFRESH_TIMER6_1_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER6_1];
  CTL_TX_PAUSE_REFRESH_TIMER6_2_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER6_2];
  CTL_TX_PAUSE_REFRESH_TIMER6_3_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER6_3];
  CTL_TX_PAUSE_REFRESH_TIMER7_0_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER7_0];
  CTL_TX_PAUSE_REFRESH_TIMER7_1_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER7_1];
  CTL_TX_PAUSE_REFRESH_TIMER7_2_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER7_2];
  CTL_TX_PAUSE_REFRESH_TIMER7_3_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER7_3];
  CTL_TX_PAUSE_REFRESH_TIMER8_0_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER8_0];
  CTL_TX_PAUSE_REFRESH_TIMER8_1_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER8_1];
  CTL_TX_PAUSE_REFRESH_TIMER8_2_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER8_2];
  CTL_TX_PAUSE_REFRESH_TIMER8_3_REG = ATTR[`MRMAC__CTL_TX_PAUSE_REFRESH_TIMER8_3];
  CTL_TX_PTP_1STEP_ENABLE_0_REG = ATTR[`MRMAC__CTL_TX_PTP_1STEP_ENABLE_0];
  CTL_TX_PTP_1STEP_ENABLE_1_REG = ATTR[`MRMAC__CTL_TX_PTP_1STEP_ENABLE_1];
  CTL_TX_PTP_1STEP_ENABLE_2_REG = ATTR[`MRMAC__CTL_TX_PTP_1STEP_ENABLE_2];
  CTL_TX_PTP_1STEP_ENABLE_3_REG = ATTR[`MRMAC__CTL_TX_PTP_1STEP_ENABLE_3];
  CTL_TX_PTP_LATENCY_ADJUST_0_REG = ATTR[`MRMAC__CTL_TX_PTP_LATENCY_ADJUST_0];
  CTL_TX_PTP_LATENCY_ADJUST_1_REG = ATTR[`MRMAC__CTL_TX_PTP_LATENCY_ADJUST_1];
  CTL_TX_PTP_LATENCY_ADJUST_2_REG = ATTR[`MRMAC__CTL_TX_PTP_LATENCY_ADJUST_2];
  CTL_TX_PTP_LATENCY_ADJUST_3_REG = ATTR[`MRMAC__CTL_TX_PTP_LATENCY_ADJUST_3];
  CTL_TX_PTP_RSFEC_COMP_EN_0_REG = ATTR[`MRMAC__CTL_TX_PTP_RSFEC_COMP_EN_0];
  CTL_TX_PTP_RSFEC_COMP_EN_1_REG = ATTR[`MRMAC__CTL_TX_PTP_RSFEC_COMP_EN_1];
  CTL_TX_PTP_RSFEC_COMP_EN_2_REG = ATTR[`MRMAC__CTL_TX_PTP_RSFEC_COMP_EN_2];
  CTL_TX_PTP_RSFEC_COMP_EN_3_REG = ATTR[`MRMAC__CTL_TX_PTP_RSFEC_COMP_EN_3];
  CTL_TX_PTP_SAT_ENABLE_0_REG = ATTR[`MRMAC__CTL_TX_PTP_SAT_ENABLE_0];
  CTL_TX_PTP_SAT_ENABLE_1_REG = ATTR[`MRMAC__CTL_TX_PTP_SAT_ENABLE_1];
  CTL_TX_PTP_SAT_ENABLE_2_REG = ATTR[`MRMAC__CTL_TX_PTP_SAT_ENABLE_2];
  CTL_TX_PTP_SAT_ENABLE_3_REG = ATTR[`MRMAC__CTL_TX_PTP_SAT_ENABLE_3];
  CTL_TX_PTP_ST_OFFSET_0_REG = ATTR[`MRMAC__CTL_TX_PTP_ST_OFFSET_0];
  CTL_TX_PTP_ST_OFFSET_1_REG = ATTR[`MRMAC__CTL_TX_PTP_ST_OFFSET_1];
  CTL_TX_PTP_ST_OFFSET_2_REG = ATTR[`MRMAC__CTL_TX_PTP_ST_OFFSET_2];
  CTL_TX_PTP_ST_OFFSET_3_REG = ATTR[`MRMAC__CTL_TX_PTP_ST_OFFSET_3];
  CTL_TX_SA_GPP_0_REG = ATTR[`MRMAC__CTL_TX_SA_GPP_0];
  CTL_TX_SA_GPP_1_REG = ATTR[`MRMAC__CTL_TX_SA_GPP_1];
  CTL_TX_SA_GPP_2_REG = ATTR[`MRMAC__CTL_TX_SA_GPP_2];
  CTL_TX_SA_GPP_3_REG = ATTR[`MRMAC__CTL_TX_SA_GPP_3];
  CTL_TX_SA_PPP_0_REG = ATTR[`MRMAC__CTL_TX_SA_PPP_0];
  CTL_TX_SA_PPP_1_REG = ATTR[`MRMAC__CTL_TX_SA_PPP_1];
  CTL_TX_SA_PPP_2_REG = ATTR[`MRMAC__CTL_TX_SA_PPP_2];
  CTL_TX_SA_PPP_3_REG = ATTR[`MRMAC__CTL_TX_SA_PPP_3];
  CTL_TX_SEND_IDLE_0_REG = ATTR[`MRMAC__CTL_TX_SEND_IDLE_0];
  CTL_TX_SEND_IDLE_1_REG = ATTR[`MRMAC__CTL_TX_SEND_IDLE_1];
  CTL_TX_SEND_IDLE_2_REG = ATTR[`MRMAC__CTL_TX_SEND_IDLE_2];
  CTL_TX_SEND_IDLE_3_REG = ATTR[`MRMAC__CTL_TX_SEND_IDLE_3];
  CTL_TX_SEND_LFI_0_REG = ATTR[`MRMAC__CTL_TX_SEND_LFI_0];
  CTL_TX_SEND_LFI_1_REG = ATTR[`MRMAC__CTL_TX_SEND_LFI_1];
  CTL_TX_SEND_LFI_2_REG = ATTR[`MRMAC__CTL_TX_SEND_LFI_2];
  CTL_TX_SEND_LFI_3_REG = ATTR[`MRMAC__CTL_TX_SEND_LFI_3];
  CTL_TX_SEND_RFI_0_REG = ATTR[`MRMAC__CTL_TX_SEND_RFI_0];
  CTL_TX_SEND_RFI_1_REG = ATTR[`MRMAC__CTL_TX_SEND_RFI_1];
  CTL_TX_SEND_RFI_2_REG = ATTR[`MRMAC__CTL_TX_SEND_RFI_2];
  CTL_TX_SEND_RFI_3_REG = ATTR[`MRMAC__CTL_TX_SEND_RFI_3];
  CTL_TX_TEST_PATTERN_0_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_0];
  CTL_TX_TEST_PATTERN_1_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_1];
  CTL_TX_TEST_PATTERN_2_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_2];
  CTL_TX_TEST_PATTERN_3_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_3];
  CTL_TX_TEST_PATTERN_ENABLE_0_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_ENABLE_0];
  CTL_TX_TEST_PATTERN_ENABLE_1_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_ENABLE_1];
  CTL_TX_TEST_PATTERN_ENABLE_2_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_ENABLE_2];
  CTL_TX_TEST_PATTERN_ENABLE_3_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_ENABLE_3];
  CTL_TX_TEST_PATTERN_SEED_A_0_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SEED_A_0];
  CTL_TX_TEST_PATTERN_SEED_A_1_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SEED_A_1];
  CTL_TX_TEST_PATTERN_SEED_A_2_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SEED_A_2];
  CTL_TX_TEST_PATTERN_SEED_A_3_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SEED_A_3];
  CTL_TX_TEST_PATTERN_SEED_B_0_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SEED_B_0];
  CTL_TX_TEST_PATTERN_SEED_B_1_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SEED_B_1];
  CTL_TX_TEST_PATTERN_SEED_B_2_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SEED_B_2];
  CTL_TX_TEST_PATTERN_SEED_B_3_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SEED_B_3];
  CTL_TX_TEST_PATTERN_SELECT_0_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SELECT_0];
  CTL_TX_TEST_PATTERN_SELECT_1_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SELECT_1];
  CTL_TX_TEST_PATTERN_SELECT_2_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SELECT_2];
  CTL_TX_TEST_PATTERN_SELECT_3_REG = ATTR[`MRMAC__CTL_TX_TEST_PATTERN_SELECT_3];
  CTL_TX_VL_LENGTH_MINUS1_100GE_0_REG = ATTR[`MRMAC__CTL_TX_VL_LENGTH_MINUS1_100GE_0];
  CTL_TX_VL_LENGTH_MINUS1_25GE_0_REG = ATTR[`MRMAC__CTL_TX_VL_LENGTH_MINUS1_25GE_0];
  CTL_TX_VL_LENGTH_MINUS1_25GE_1_REG = ATTR[`MRMAC__CTL_TX_VL_LENGTH_MINUS1_25GE_1];
  CTL_TX_VL_LENGTH_MINUS1_25GE_2_REG = ATTR[`MRMAC__CTL_TX_VL_LENGTH_MINUS1_25GE_2];
  CTL_TX_VL_LENGTH_MINUS1_25GE_3_REG = ATTR[`MRMAC__CTL_TX_VL_LENGTH_MINUS1_25GE_3];
  CTL_TX_VL_LENGTH_MINUS1_40GE_0_REG = ATTR[`MRMAC__CTL_TX_VL_LENGTH_MINUS1_40GE_0];
  CTL_TX_VL_LENGTH_MINUS1_50GE_0_REG = ATTR[`MRMAC__CTL_TX_VL_LENGTH_MINUS1_50GE_0];
  CTL_TX_VL_LENGTH_MINUS1_50GE_2_REG = ATTR[`MRMAC__CTL_TX_VL_LENGTH_MINUS1_50GE_2];
  CTL_VL_MARKER_ID0_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID0];
  CTL_VL_MARKER_ID10_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID10];
  CTL_VL_MARKER_ID11_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID11];
  CTL_VL_MARKER_ID12_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID12];
  CTL_VL_MARKER_ID13_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID13];
  CTL_VL_MARKER_ID14_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID14];
  CTL_VL_MARKER_ID15_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID15];
  CTL_VL_MARKER_ID16_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID16];
  CTL_VL_MARKER_ID17_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID17];
  CTL_VL_MARKER_ID18_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID18];
  CTL_VL_MARKER_ID19_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID19];
  CTL_VL_MARKER_ID1_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID1];
  CTL_VL_MARKER_ID2_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID2];
  CTL_VL_MARKER_ID3_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID3];
  CTL_VL_MARKER_ID4_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID4];
  CTL_VL_MARKER_ID5_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID5];
  CTL_VL_MARKER_ID6_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID6];
  CTL_VL_MARKER_ID7_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID7];
  CTL_VL_MARKER_ID8_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID8];
  CTL_VL_MARKER_ID9_REG = ATTR[`MRMAC__CTL_VL_MARKER_ID9];
  LANE_CONNECTIVITY_REG = ATTR[`MRMAC__LANE_CONNECTIVITY];
  MEM_CTRL_REG = ATTR[`MRMAC__MEM_CTRL];
  NUM_100G_FEC_ONLY_PORTS_REG = ATTR[`MRMAC__NUM_100G_FEC_ONLY_PORTS];
  NUM_100G_MAC_PCS_NOFEC_PORTS_REG = ATTR[`MRMAC__NUM_100G_MAC_PCS_NOFEC_PORTS];
  NUM_100G_MAC_PCS_WITH_FEC_PORTS_REG = ATTR[`MRMAC__NUM_100G_MAC_PCS_WITH_FEC_PORTS];
  NUM_10G_MAC_PCS_NOFEC_PORTS_REG = ATTR[`MRMAC__NUM_10G_MAC_PCS_NOFEC_PORTS];
  NUM_10G_MAC_PCS_WITH_FEC_PORTS_REG = ATTR[`MRMAC__NUM_10G_MAC_PCS_WITH_FEC_PORTS];
  NUM_25G_FEC_ONLY_PORTS_REG = ATTR[`MRMAC__NUM_25G_FEC_ONLY_PORTS];
  NUM_25G_MAC_PCS_NOFEC_PORTS_REG = ATTR[`MRMAC__NUM_25G_MAC_PCS_NOFEC_PORTS];
  NUM_25G_MAC_PCS_WITH_FEC_PORTS_REG = ATTR[`MRMAC__NUM_25G_MAC_PCS_WITH_FEC_PORTS];
  NUM_40G_MAC_PCS_NOFEC_PORTS_REG = ATTR[`MRMAC__NUM_40G_MAC_PCS_NOFEC_PORTS];
  NUM_40G_MAC_PCS_WITH_FEC_PORTS_REG = ATTR[`MRMAC__NUM_40G_MAC_PCS_WITH_FEC_PORTS];
  NUM_50G_FEC_ONLY_PORTS_REG = ATTR[`MRMAC__NUM_50G_FEC_ONLY_PORTS];
  NUM_50G_MAC_PCS_NOFEC_PORTS_REG = ATTR[`MRMAC__NUM_50G_MAC_PCS_NOFEC_PORTS];
  NUM_50G_MAC_PCS_WITH_FEC_PORTS_REG = ATTR[`MRMAC__NUM_50G_MAC_PCS_WITH_FEC_PORTS];
  RSVD0_REG = ATTR[`MRMAC__RSVD0];
  RSVD1_REG = ATTR[`MRMAC__RSVD1];
  RSVD2_REG = ATTR[`MRMAC__RSVD2];
  RSVD3_REG = ATTR[`MRMAC__RSVD3];
  RSVD4_REG = ATTR[`MRMAC__RSVD4];
  RSVD5_REG = ATTR[`MRMAC__RSVD5];
  RSVD6_REG = ATTR[`MRMAC__RSVD6];
  RSVD7_REG = ATTR[`MRMAC__RSVD7];
  RSVD8_REG = ATTR[`MRMAC__RSVD8];
  RSVD9_REG = ATTR[`MRMAC__RSVD9];
  SIM_DEVICE_REG = ATTR[`MRMAC__SIM_DEVICE];
  TICK_REG_MODE_SEL_0_REG = ATTR[`MRMAC__TICK_REG_MODE_SEL_0];
  TICK_REG_MODE_SEL_1_REG = ATTR[`MRMAC__TICK_REG_MODE_SEL_1];
  TICK_REG_MODE_SEL_2_REG = ATTR[`MRMAC__TICK_REG_MODE_SEL_2];
  TICK_REG_MODE_SEL_3_REG = ATTR[`MRMAC__TICK_REG_MODE_SEL_3];
end

// procedures to override, read attribute values

task write_attr;
  input  [`MRMAC_ADDR_SZ-1:0] addr;
  input  [`MRMAC_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`MRMAC_DATA_SZ-1:0] read_attr;
  input  [`MRMAC_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
