/* DO NOT EDIT THIS FILE
 * Automatically generated by generate-cdef-headers.xsl
 * DO NOT EDIT THIS FILE
 */

#ifndef __BFIN_CDEF_ADSP_BF504_proc__
#define __BFIN_CDEF_ADSP_BF504_proc__

#include "../mach-common/ADSP-EDN-core_cdef.h"

#define bfin_read_CGU_STAT() bfin_read32(CGU_STAT)
#define bfin_read_CGU_CTL() bfin_read32(CGU_CTL)
#define bfin_write_CGU_CTL(val) bfin_write32(CGU_CTL, val)
#define bfin_read_CGU_DIV() bfin_read32(CGU_DIV)
#define bfin_write_CGU_DIV(val) bfin_write32(CGU_DIV, val)

#define bfin_read_DDR0_CFG() bfin_read32(DDR0_CFG)
#define bfin_write_DDR0_CFG(val) bfin_write32(DDR0_CFG, val)
#define bfin_read_DDR0_TR0() bfin_read32(DDR0_TR0)
#define bfin_write_DDR0_TR0(val) bfin_write32(DDR0_TR0, val)
#define bfin_read_DDR0_TR1() bfin_read32(DDR0_TR1)
#define bfin_write_DDR0_TR1(val) bfin_write32(DDR0_TR1, val)
#define bfin_read_DDR0_TR2() bfin_read32(DDR0_TR2)
#define bfin_write_DDR0_TR2(val) bfin_write32(DDR0_TR2, val)
#define bfin_read_DDR0_MR() bfin_read32(DDR0_MR)
#define bfin_write_DDR0_MR(val) bfin_write32(DDR0_MR, val)
#define bfin_read_DDR0_EMR1() bfin_read32(DDR0_EMR1)
#define bfin_write_DDR0_EMR1(val) bfin_write32(DDR0_EMR1, val)
#define bfin_read_DDR0_CTL() bfin_read32(DDR0_CTL)
#define bfin_write_DDR0_CTL(val) bfin_write32(DDR0_CTL, val)
#define bfin_read_DDR0_STAT() bfin_read32(DDR0_STAT)
#define bfin_write_DDR0_STAT(val) bfin_write32(DDR0_STAT, val)
#define bfin_read_DDR0_DLLCTL() bfin_read32(DDR0_DLLCTL)
#define bfin_write_DDR0_DLLCTL(val) bfin_write32(DDR0_DLLCTL, val)

#define bfin_read_SMC_GCTL() bfin_read32(SMC_GCTL)
#define bfin_write_SMC_GCTL(val) bfin_write32(SMC_GCTL, val)
#define bfin_read_SMC_GSTAT() bfin_read32(SMC_GSTAT)
#define bfin_read_SMC_B0CTL() bfin_read32(SMC_B0CTL)
#define bfin_write_SMC_B0CTL(val) bfin_write32(SMC_B0CTL, val)
#define bfin_read_SMC_B0TIM() bfin_read32(SMC_B0TIM)
#define bfin_write_SMC_B0TIM(val) bfin_write32(SMC_B0TIM, val)
#define bfin_read_SMC_B0ETIM() bfin_read32(SMC_B0ETIM)
#define bfin_write_SMC_B0ETIM(val) bfin_write32(SMC_B0ETIM, val)
#define bfin_read_SMC_B1CTL() bfin_read32(SMC_B1CTL)
#define bfin_write_SMC_B1CTL(val) bfin_write32(SMC_B1CTL, val)
#define bfin_read_SMC_B1TIM() bfin_read32(SMC_B1TIM)
#define bfin_write_SMC_B1TIM(val) bfin_write32(SMC_B1TIM, val)
#define bfin_read_SMC_B1ETIM() bfin_read32(SMC_B1ETIM)
#define bfin_write_SMC_B1ETIM(val) bfin_write32(SMC_B1ETIM, val)
#define bfin_read_SMC_B2CTL() bfin_read32(SMC_B2CTL)
#define bfin_write_SMC_B2CTL(val) bfin_write32(SMC_B2CTL, val)
#define bfin_read_SMC_B2TIM() bfin_read32(SMC_B2TIM)
#define bfin_write_SMC_B2TIM(val) bfin_write32(SMC_B2TIM, val)
#define bfin_read_SMC_B2ETIM() bfin_read32(SMC_B2ETIM)
#define bfin_write_SMC_B2ETIM(val) bfin_write32(SMC_B2ETIM, val)
#define bfin_read_SMC_B3CTL() bfin_read32(SMC_B3CTL)
#define bfin_write_SMC_B3CTL(val) bfin_write32(SMC_B3CTL, val)
#define bfin_read_SMC_B3TIM() bfin_read32(SMC_B3TIM)
#define bfin_write_SMC_B3TIM(val) bfin_write32(SMC_B3TIM, val)
#define bfin_read_SMC_B3ETIM() bfin_read32(SMC_B3ETIM)
#define bfin_write_SMC_B3ETIM(val) bfin_write32(SMC_B3ETIM, val)

#define bfin_read_DMA0_NEXT_DESC_PTR() bfin_readPTR(DMA0_DSCPTR_NXT)
#define bfin_write_DMA0_NEXT_DESC_PTR(val) bfin_writePTR(DMA0_DSCPTR_NXT, val)
#define bfin_read_DMA0_START_ADDR() bfin_readPTR(DMA0_ADDRSTART)
#define bfin_write_DMA0_START_ADDR(val) bfin_writePTR(DMA0_ADDRSTART, val)
#define bfin_read_DMA0_CONFIG() bfin_read16(DMA0_CFG)
#define bfin_write_DMA0_CONFIG(val) bfin_write16(DMA0_CFG, val)
#define bfin_read_DMA0_X_COUNT() bfin_read16(DMA0_XCNT)
#define bfin_write_DMA0_X_COUNT(val) bfin_write16(DMA0_XCNT, val)
#define bfin_read_DMA0_X_MODIFY() bfin_read16(DMA0_XMOD)
#define bfin_write_DMA0_X_MODIFY(val) bfin_write16(DMA0_XMOD, val)
#define bfin_read_DMA0_Y_COUNT() bfin_read16(DMA0_YCNT)
#define bfin_write_DMA0_Y_COUNT(val) bfin_write16(DMA0_YCNT, val)
#define bfin_read_DMA0_Y_MODIFY() bfin_read16(DMA0_YMOD)
#define bfin_write_DMA0_Y_MODIFY(val) bfin_write16(DMA0_YMOD, val)
#define bfin_read_DMA0_CURR_DESC_PTR() bfin_readPTR(DMA0_DSCPTR_CUR)
#define bfin_write_DMA0_CURR_DESC_PTR(val) bfin_writePTR(DMA0_DSCPTR_CUR, val)
#define bfin_read_DMA0_CURR_ADDR() bfin_readPTR(DMA0_ADDR_CUR)
#define bfin_write_DMA0_CURR_ADDR(val) bfin_writePTR(DMA0_ADDR_CUR, val)
#define bfin_read_DMA0_IRQ_STATUS() bfin_read16(DMA0_STAT)
#define bfin_write_DMA0_IRQ_STATUS(val) bfin_write16(DMA0_STAT, val)
#define bfin_read_DMA0_CURR_X_COUNT() bfin_read16(DMA0_XCNT_CUR)
#define bfin_write_DMA0_CURR_X_COUNT(val) bfin_write16(DMA0_XCNT_CUR, val)
#define bfin_read_DMA0_CURR_Y_COUNT() bfin_read16(DMA0_YCNT_CUR)
#define bfin_write_DMA0_CURR_Y_COUNT(val) bfin_write16(DMA0_YCNT_CUR, val)
#define bfin_read_DMA1_NEXT_DESC_PTR() bfin_readPTR(DMA1_DSCPTR_NXT)
#define bfin_write_DMA1_NEXT_DESC_PTR(val) bfin_writePTR(DMA1_DSCPTR_NXT, val)
#define bfin_read_DMA1_START_ADDR() bfin_readPTR(DMA1_ADDRSTART)
#define bfin_write_DMA1_START_ADDR(val) bfin_writePTR(DMA1_ADDRSTART, val)
#define bfin_read_DMA1_CONFIG() bfin_read16(DMA1_CFG)
#define bfin_write_DMA1_CONFIG(val) bfin_write16(DMA1_CFG, val)
#define bfin_read_DMA1_X_COUNT() bfin_read16(DMA1_XCNT)
#define bfin_write_DMA1_X_COUNT(val) bfin_write16(DMA1_XCNT, val)
#define bfin_read_DMA1_X_MODIFY() bfin_read16(DMA1_XMOD)
#define bfin_write_DMA1_X_MODIFY(val) bfin_write16(DMA1_XMOD, val)
#define bfin_read_DMA1_Y_COUNT() bfin_read16(DMA1_YCNT)
#define bfin_write_DMA1_Y_COUNT(val) bfin_write16(DMA1_YCNT, val)
#define bfin_read_DMA1_Y_MODIFY() bfin_read16(DMA1_YMOD)
#define bfin_write_DMA1_Y_MODIFY(val) bfin_write16(DMA1_YMOD, val)
#define bfin_read_DMA1_CURR_DESC_PTR() bfin_readPTR(DMA1_DSCPTR_CUR)
#define bfin_write_DMA1_CURR_DESC_PTR(val) bfin_writePTR(DMA1_DSCPTR_CUR, val)
#define bfin_read_DMA1_CURR_ADDR() bfin_readPTR(DMA1_ADDR_CUR)
#define bfin_write_DMA1_CURR_ADDR(val) bfin_writePTR(DMA1_ADDR_CUR, val)
#define bfin_read_DMA1_IRQ_STATUS() bfin_read16(DMA1_STAT)
#define bfin_write_DMA1_IRQ_STATUS(val) bfin_write16(DMA1_STAT, val)
#define bfin_read_DMA1_CURR_X_COUNT() bfin_read16(DMA1_XCNT_CUR)
#define bfin_write_DMA1_CURR_X_COUNT(val) bfin_write16(DMA1_XCNT_CUR, val)
#define bfin_read_DMA1_CURR_Y_COUNT() bfin_read16(DMA1_YCNT_CUR)
#define bfin_write_DMA1_CURR_Y_COUNT(val) bfin_write16(DMA1_YCNT_CUR, val)
#define bfin_read_DMA2_NEXT_DESC_PTR() bfin_readPTR(DMA2_DSCPTR_NXT)
#define bfin_write_DMA2_NEXT_DESC_PTR(val) bfin_writePTR(DMA2_DSCPTR_NXT, val)
#define bfin_read_DMA2_START_ADDR() bfin_readPTR(DMA2_ADDRSTART)
#define bfin_write_DMA2_START_ADDR(val) bfin_writePTR(DMA2_ADDRSTART, val)
#define bfin_read_DMA2_CONFIG() bfin_read16(DMA2_CFG)
#define bfin_write_DMA2_CONFIG(val) bfin_write16(DMA2_CFG, val)
#define bfin_read_DMA2_X_COUNT() bfin_read16(DMA2_XCNT)
#define bfin_write_DMA2_X_COUNT(val) bfin_write16(DMA2_XCNT, val)
#define bfin_read_DMA2_X_MODIFY() bfin_read16(DMA2_XMOD)
#define bfin_write_DMA2_X_MODIFY(val) bfin_write16(DMA2_XMOD, val)
#define bfin_read_DMA2_Y_COUNT() bfin_read16(DMA2_YCNT)
#define bfin_write_DMA2_Y_COUNT(val) bfin_write16(DMA2_YCNT, val)
#define bfin_read_DMA2_Y_MODIFY() bfin_read16(DMA2_YMOD)
#define bfin_write_DMA2_Y_MODIFY(val) bfin_write16(DMA2_YMOD, val)
#define bfin_read_DMA2_CURR_DESC_PTR() bfin_readPTR(DMA2_DSCPTR_CUR)
#define bfin_write_DMA2_CURR_DESC_PTR(val) bfin_writePTR(DMA2_DSCPTR_CUR, val)
#define bfin_read_DMA2_CURR_ADDR() bfin_readPTR(DMA2_ADDR_CUR)
#define bfin_write_DMA2_CURR_ADDR(val) bfin_writePTR(DMA2_ADDR_CUR, val)
#define bfin_read_DMA2_IRQ_STATUS() bfin_read16(DMA2_STAT)
#define bfin_write_DMA2_IRQ_STATUS(val) bfin_write16(DMA2_STAT, val)
#define bfin_read_DMA2_CURR_X_COUNT() bfin_read16(DMA2_XCNT_CUR)
#define bfin_write_DMA2_CURR_X_COUNT(val) bfin_write16(DMA2_XCNT_CUR, val)
#define bfin_read_DMA2_CURR_Y_COUNT() bfin_read16(DMA2_YCNT_CUR)
#define bfin_write_DMA2_CURR_Y_COUNT(val) bfin_write16(DMA2_YCNT_CUR, val)
#define bfin_read_DMA3_NEXT_DESC_PTR() bfin_readPTR(DMA3_DSCPTR_NXT)
#define bfin_write_DMA3_NEXT_DESC_PTR(val) bfin_writePTR(DMA3_DSCPTR_NXT, val)
#define bfin_read_DMA3_START_ADDR() bfin_readPTR(DMA3_ADDRSTART)
#define bfin_write_DMA3_START_ADDR(val) bfin_writePTR(DMA3_ADDRSTART, val)
#define bfin_read_DMA3_CONFIG() bfin_read16(DMA3_CFG)
#define bfin_write_DMA3_CONFIG(val) bfin_write16(DMA3_CFG, val)
#define bfin_read_DMA3_X_COUNT() bfin_read16(DMA3_XCNT)
#define bfin_write_DMA3_X_COUNT(val) bfin_write16(DMA3_XCNT, val)
#define bfin_read_DMA3_X_MODIFY() bfin_read16(DMA3_XMOD)
#define bfin_write_DMA3_X_MODIFY(val) bfin_write16(DMA3_XMOD, val)
#define bfin_read_DMA3_Y_COUNT() bfin_read16(DMA3_YCNT)
#define bfin_write_DMA3_Y_COUNT(val) bfin_write16(DMA3_YCNT, val)
#define bfin_read_DMA3_Y_MODIFY() bfin_read16(DMA3_YMOD)
#define bfin_write_DMA3_Y_MODIFY(val) bfin_write16(DMA3_YMOD, val)
#define bfin_read_DMA3_CURR_DESC_PTR() bfin_readPTR(DMA3_DSCPTR_CUR)
#define bfin_write_DMA3_CURR_DESC_PTR(val) bfin_writePTR(DMA3_DSCPTR_CUR, val)
#define bfin_read_DMA3_CURR_ADDR() bfin_readPTR(DMA3_ADDR_CUR)
#define bfin_write_DMA3_CURR_ADDR(val) bfin_writePTR(DMA3_ADDR_CUR, val)
#define bfin_read_DMA3_IRQ_STATUS() bfin_read16(DMA3_STAT)
#define bfin_write_DMA3_IRQ_STATUS(val) bfin_write16(DMA3_STAT, val)
#define bfin_read_DMA3_CURR_X_COUNT() bfin_read16(DMA3_XCNT_CUR)
#define bfin_write_DMA3_CURR_X_COUNT(val) bfin_write16(DMA3_XCNT_CUR, val)
#define bfin_read_DMA3_CURR_Y_COUNT() bfin_read16(DMA3_YCNT_CUR)
#define bfin_write_DMA3_CURR_Y_COUNT(val) bfin_write16(DMA3_YCNT_CUR, val)
#define bfin_read_DMA4_NEXT_DESC_PTR() bfin_readPTR(DMA4_DSCPTR_NXT)
#define bfin_write_DMA4_NEXT_DESC_PTR(val) bfin_writePTR(DMA4_DSCPTR_NXT, val)
#define bfin_read_DMA4_START_ADDR() bfin_readPTR(DMA4_ADDRSTART)
#define bfin_write_DMA4_START_ADDR(val) bfin_writePTR(DMA4_ADDRSTART, val)
#define bfin_read_DMA4_CONFIG() bfin_read16(DMA4_CFG)
#define bfin_write_DMA4_CONFIG(val) bfin_write16(DMA4_CFG, val)
#define bfin_read_DMA4_X_COUNT() bfin_read16(DMA4_XCNT)
#define bfin_write_DMA4_X_COUNT(val) bfin_write16(DMA4_XCNT, val)
#define bfin_read_DMA4_X_MODIFY() bfin_read16(DMA4_XMOD)
#define bfin_write_DMA4_X_MODIFY(val) bfin_write16(DMA4_XMOD, val)
#define bfin_read_DMA4_Y_COUNT() bfin_read16(DMA4_YCNT)
#define bfin_write_DMA4_Y_COUNT(val) bfin_write16(DMA4_YCNT, val)
#define bfin_read_DMA4_Y_MODIFY() bfin_read16(DMA4_YMOD)
#define bfin_write_DMA4_Y_MODIFY(val) bfin_write16(DMA4_YMOD, val)
#define bfin_read_DMA4_CURR_DESC_PTR() bfin_readPTR(DMA4_DSCPTR_CUR)
#define bfin_write_DMA4_CURR_DESC_PTR(val) bfin_writePTR(DMA4_DSCPTR_CUR, val)
#define bfin_read_DMA4_CURR_ADDR() bfin_readPTR(DMA4_ADDR_CUR)
#define bfin_write_DMA4_CURR_ADDR(val) bfin_writePTR(DMA4_ADDR_CUR, val)
#define bfin_read_DMA4_IRQ_STATUS() bfin_read16(DMA4_STAT)
#define bfin_write_DMA4_IRQ_STATUS(val) bfin_write16(DMA4_STAT, val)
#define bfin_read_DMA4_CURR_X_COUNT() bfin_read16(DMA4_XCNT_CUR)
#define bfin_write_DMA4_CURR_X_COUNT(val) bfin_write16(DMA4_XCNT_CUR, val)
#define bfin_read_DMA4_CURR_Y_COUNT() bfin_read16(DMA4_YCNT_CUR)
#define bfin_write_DMA4_CURR_Y_COUNT(val) bfin_write16(DMA4_YCNT_CUR, val)
#define bfin_read_DMA5_NEXT_DESC_PTR() bfin_readPTR(DMA5_DSCPTR_NXT)
#define bfin_write_DMA5_NEXT_DESC_PTR(val) bfin_writePTR(DMA5_DSCPTR_NXT, val)
#define bfin_read_DMA5_START_ADDR() bfin_readPTR(DMA5_ADDRSTART)
#define bfin_write_DMA5_START_ADDR(val) bfin_writePTR(DMA5_ADDRSTART, val)
#define bfin_read_DMA5_CONFIG() bfin_read16(DMA5_CFG)
#define bfin_write_DMA5_CONFIG(val) bfin_write16(DMA5_CFG, val)
#define bfin_read_DMA5_X_COUNT() bfin_read16(DMA5_XCNT)
#define bfin_write_DMA5_X_COUNT(val) bfin_write16(DMA5_XCNT, val)
#define bfin_read_DMA5_X_MODIFY() bfin_read16(DMA5_XMOD)
#define bfin_write_DMA5_X_MODIFY(val) bfin_write16(DMA5_XMOD, val)
#define bfin_read_DMA5_Y_COUNT() bfin_read16(DMA5_YCNT)
#define bfin_write_DMA5_Y_COUNT(val) bfin_write16(DMA5_YCNT, val)
#define bfin_read_DMA5_Y_MODIFY() bfin_read16(DMA5_YMOD)
#define bfin_write_DMA5_Y_MODIFY(val) bfin_write16(DMA5_YMOD, val)
#define bfin_read_DMA5_CURR_DESC_PTR() bfin_readPTR(DMA5_DSCPTR_CUR)
#define bfin_write_DMA5_CURR_DESC_PTR(val) bfin_writePTR(DMA5_DSCPTR_CUR, val)
#define bfin_read_DMA5_CURR_ADDR() bfin_readPTR(DMA5_ADDR_CUR)
#define bfin_write_DMA5_CURR_ADDR(val) bfin_writePTR(DMA5_ADDR_CUR, val)
#define bfin_read_DMA5_IRQ_STATUS() bfin_read16(DMA5_STAT)
#define bfin_write_DMA5_IRQ_STATUS(val) bfin_write16(DMA5_STAT, val)
#define bfin_read_DMA5_CURR_X_COUNT() bfin_read16(DMA5_XCNT_CUR)
#define bfin_write_DMA5_CURR_X_COUNT(val) bfin_write16(DMA5_XCNT_CUR, val)
#define bfin_read_DMA5_CURR_Y_COUNT() bfin_read16(DMA5_YCNT_CUR)
#define bfin_write_DMA5_CURR_Y_COUNT(val) bfin_write16(DMA5_YCNT_CUR, val)
#define bfin_read_DMA6_NEXT_DESC_PTR() bfin_read32(DMA6_DSCPTR_NXT)
#define bfin_write_DMA6_NEXT_DESC_PTR(val) bfin_write32(DMA6_DSCPTR_NXT, val)
#define bfin_read_DMA6_START_ADDR() bfin_readPTR(DMA6_ADDRSTART)
#define bfin_write_DMA6_START_ADDR(val) bfin_writePTR(DMA6_ADDRSTART, val)
#define bfin_read_DMA6_CONFIG() bfin_read16(DMA6_CFG)
#define bfin_write_DMA6_CONFIG(val) bfin_write16(DMA6_CFG, val)
#define bfin_read_DMA6_X_COUNT() bfin_read16(DMA6_XCNT)
#define bfin_write_DMA6_X_COUNT(val) bfin_write16(DMA6_XCNT, val)
#define bfin_read_DMA6_X_MODIFY() bfin_read16(DMA6_XMOD)
#define bfin_write_DMA6_X_MODIFY(val) bfin_write16(DMA6_XMOD, val)
#define bfin_read_DMA6_Y_COUNT() bfin_read16(DMA6_YCNT)
#define bfin_write_DMA6_Y_COUNT(val) bfin_write16(DMA6_YCNT, val)
#define bfin_read_DMA6_Y_MODIFY() bfin_read16(DMA6_YMOD)
#define bfin_write_DMA6_Y_MODIFY(val) bfin_write16(DMA6_YMOD, val)
#define bfin_read_DMA6_CURR_DESC_PTR() bfin_readPTR(DMA6_DSCPTR_CUR)
#define bfin_write_DMA6_CURR_DESC_PTR(val) bfin_writePTR(DMA6_DSCPTR_CUR, val)
#define bfin_read_DMA6_CURR_ADDR() bfin_readPTR(DMA6_ADDR_CUR)
#define bfin_write_DMA6_CURR_ADDR(val) bfin_writePTR(DMA6_ADDR_CUR, val)
#define bfin_read_DMA6_IRQ_STATUS() bfin_read16(DMA6_STAT)
#define bfin_write_DMA6_IRQ_STATUS(val) bfin_write16(DMA6_STAT, val)
#define bfin_read_DMA6_CURR_X_COUNT() bfin_read16(DMA6_XCNT_CUR)
#define bfin_write_DMA6_CURR_X_COUNT(val) bfin_write16(DMA6_XCNT_CUR, val)
#define bfin_read_DMA6_CURR_Y_COUNT() bfin_read16(DMA6_YCNT_CUR)
#define bfin_write_DMA6_CURR_Y_COUNT(val) bfin_write16(DMA6_YCNT_CUR, val)
#define bfin_read_DMA7_NEXT_DESC_PTR() bfin_readPTR(DMA7_DSCPTR_NXT)
#define bfin_write_DMA7_NEXT_DESC_PTR(val) bfin_writePTR(DMA7_DSCPTR_NXT, val)
#define bfin_read_DMA7_START_ADDR() bfin_readPTR(DMA7_ADDRSTART)
#define bfin_write_DMA7_START_ADDR(val) bfin_writePTR(DMA7_ADDRSTART, val)
#define bfin_read_DMA7_CONFIG() bfin_read16(DMA7_CFG)
#define bfin_write_DMA7_CONFIG(val) bfin_write16(DMA7_CFG, val)
#define bfin_read_DMA7_X_COUNT() bfin_read16(DMA7_XCNT)
#define bfin_write_DMA7_X_COUNT(val) bfin_write16(DMA7_XCNT, val)
#define bfin_read_DMA7_X_MODIFY() bfin_read16(DMA7_XMOD)
#define bfin_write_DMA7_X_MODIFY(val) bfin_write16(DMA7_XMOD, val)
#define bfin_read_DMA7_Y_COUNT() bfin_read16(DMA7_YCNT)
#define bfin_write_DMA7_Y_COUNT(val) bfin_write16(DMA7_YCNT, val)
#define bfin_read_DMA7_Y_MODIFY() bfin_read16(DMA7_YMOD)
#define bfin_write_DMA7_Y_MODIFY(val) bfin_write16(DMA7_YMOD, val)
#define bfin_read_DMA7_CURR_DESC_PTR() bfin_readPTR(DMA7_DSCPTR_CUR)
#define bfin_write_DMA7_CURR_DESC_PTR(val) bfin_writePTR(DMA7_DSCPTR_CUR, val)
#define bfin_read_DMA7_CURR_ADDR() bfin_readPTR(DMA7_ADDR_CUR)
#define bfin_write_DMA7_CURR_ADDR(val) bfin_writePTR(DMA7_ADDR_CUR, val)
#define bfin_read_DMA7_IRQ_STATUS() bfin_read16(DMA7_STAT)
#define bfin_write_DMA7_IRQ_STATUS(val) bfin_write16(DMA7_STAT, val)
#define bfin_read_DMA7_CURR_X_COUNT() bfin_read16(DMA7_XCNT_CUR)
#define bfin_write_DMA7_CURR_X_COUNT(val) bfin_write16(DMA7_XCNT_CUR, val)
#define bfin_read_DMA7_CURR_Y_COUNT() bfin_read16(DMA7_YCNT_CUR)
#define bfin_write_DMA7_CURR_Y_COUNT(val) bfin_write16(DMA7_YCNT_CUR, val)
#define bfin_read_DMA8_NEXT_DESC_PTR() bfin_readPTR(DMA8_DSCPTR_NXT)
#define bfin_write_DMA8_NEXT_DESC_PTR(val) bfin_writePTR(DMA8_DSCPTR_NXT, val)
#define bfin_read_DMA8_START_ADDR() bfin_readPTR(DMA8_ADDRSTART)
#define bfin_write_DMA8_START_ADDR(val) bfin_writePTR(DMA8_ADDRSTART, val)
#define bfin_read_DMA8_CONFIG() bfin_read16(DMA8_CFG)
#define bfin_write_DMA8_CONFIG(val) bfin_write16(DMA8_CFG, val)
#define bfin_read_DMA8_X_COUNT() bfin_read16(DMA8_XCNT)
#define bfin_write_DMA8_X_COUNT(val) bfin_write16(DMA8_XCNT, val)
#define bfin_read_DMA8_X_MODIFY() bfin_read16(DMA8_XMOD)
#define bfin_write_DMA8_X_MODIFY(val) bfin_write16(DMA8_XMOD, val)
#define bfin_read_DMA8_Y_COUNT() bfin_read16(DMA8_YCNT)
#define bfin_write_DMA8_Y_COUNT(val) bfin_write16(DMA8_YCNT, val)
#define bfin_read_DMA8_Y_MODIFY() bfin_read16(DMA8_YMOD)
#define bfin_write_DMA8_Y_MODIFY(val) bfin_write16(DMA8_YMOD, val)
#define bfin_read_DMA8_CURR_DESC_PTR() bfin_readPTR(DMA8_DSCPTR_CUR)
#define bfin_write_DMA8_CURR_DESC_PTR(val) bfin_writePTR(DMA8_DSCPTR_CUR, val)
#define bfin_read_DMA8_CURR_ADDR() bfin_readPTR(DMA8_ADDR_CUR)
#define bfin_write_DMA8_CURR_ADDR(val) bfin_writePTR(DMA8_ADDR_CUR, val)
#define bfin_read_DMA8_IRQ_STATUS() bfin_read16(DMA8_STAT)
#define bfin_write_DMA8_IRQ_STATUS(val) bfin_write16(DMA8_STAT, val)
#define bfin_read_DMA8_CURR_X_COUNT() bfin_read16(DMA8_XCNT_CUR)
#define bfin_write_DMA8_CURR_X_COUNT(val) bfin_write16(DMA8_XCNT_CUR, val)
#define bfin_read_DMA8_CURR_Y_COUNT() bfin_read16(DMA8_YCNT_CUR)
#define bfin_write_DMA8_CURR_Y_COUNT(val) bfin_write16(DMA8_YCNT_CUR, val)
#define bfin_read_DMA9_NEXT_DESC_PTR() bfin_readPTR(DMA9_DSCPTR_NXT)
#define bfin_write_DMA9_NEXT_DESC_PTR(val) bfin_writePTR(DMA9_DSCPTR_NXT, val)
#define bfin_read_DMA9_START_ADDR() bfin_readPTR(DMA9_ADDRSTART)
#define bfin_write_DMA9_START_ADDR(val) bfin_writePTR(DMA9_ADDRSTART, val)
#define bfin_read_DMA9_CONFIG() bfin_read16(DMA9_CFG)
#define bfin_write_DMA9_CONFIG(val) bfin_write16(DMA9_CFG, val)
#define bfin_read_DMA9_X_COUNT() bfin_read16(DMA9_XCNT)
#define bfin_write_DMA9_X_COUNT(val) bfin_write16(DMA9_XCNT, val)
#define bfin_read_DMA9_X_MODIFY() bfin_read16(DMA9_XMOD)
#define bfin_write_DMA9_X_MODIFY(val) bfin_write16(DMA9_XMOD, val)
#define bfin_read_DMA9_Y_COUNT() bfin_read16(DMA9_YCNT)
#define bfin_write_DMA9_Y_COUNT(val) bfin_write16(DMA9_YCNT, val)
#define bfin_read_DMA9_Y_MODIFY() bfin_read16(DMA9_YMOD)
#define bfin_write_DMA9_Y_MODIFY(val) bfin_write16(DMA9_YMOD, val)
#define bfin_read_DMA9_CURR_DESC_PTR() bfin_readPTR(DMA9_DSCPTR_CUR)
#define bfin_write_DMA9_CURR_DESC_PTR(val) bfin_writePTR(DMA9_DSCPTR_CUR, val)
#define bfin_read_DMA9_CURR_ADDR() bfin_readPTR(DMA9_ADDR_CUR)
#define bfin_write_DMA9_CURR_ADDR(val) bfin_writePTR(DMA9_ADDR_CUR, val)
#define bfin_read_DMA9_IRQ_STATUS() bfin_read16(DMA9_STAT)
#define bfin_write_DMA9_IRQ_STATUS(val) bfin_write16(DMA9_STAT, val)
#define bfin_read_DMA9_CURR_X_COUNT() bfin_read16(DMA9_XCNT_CUR)
#define bfin_write_DMA9_CURR_X_COUNT(val) bfin_write16(DMA9_XCNT_CUR, val)
#define bfin_read_DMA9_CURR_Y_COUNT() bfin_read16(DMA9_YCNT_CUR)
#define bfin_write_DMA9_CURR_Y_COUNT(val) bfin_write16(DMA9_YCNT_CUR, val)
#define bfin_read_DMA10_NEXT_DESC_PTR() bfin_readPTR(DMA10_DSCPTR_NXT)
#define bfin_write_DMA10_NEXT_DESC_PTR(val) bfin_writePTR(DMA10_DSCPTR_NXT, val)
#define bfin_read_DMA10_START_ADDR() bfin_readPTR(DMA10_ADDRSTART)
#define bfin_write_DMA10_START_ADDR(val) bfin_writePTR(DMA10_ADDRSTART, val)
#define bfin_read_DMA10_CONFIG() bfin_read16(DMA10_CFG)
#define bfin_write_DMA10_CONFIG(val) bfin_write16(DMA10_CFG, val)
#define bfin_read_DMA10_X_COUNT() bfin_read16(DMA10_XCNT)
#define bfin_write_DMA10_X_COUNT(val) bfin_write16(DMA10_XCNT, val)
#define bfin_read_DMA10_X_MODIFY() bfin_read16(DMA10_XMOD)
#define bfin_write_DMA10_X_MODIFY(val) bfin_write16(DMA10_XMOD, val)
#define bfin_read_DMA10_Y_COUNT() bfin_read16(DMA10_YCNT)
#define bfin_write_DMA10_Y_COUNT(val) bfin_write16(DMA10_YCNT, val)
#define bfin_read_DMA10_Y_MODIFY() bfin_read16(DMA10_YMOD)
#define bfin_write_DMA10_Y_MODIFY(val) bfin_write16(DMA10_YMOD, val)
#define bfin_read_DMA10_CURR_DESC_PTR() bfin_readPTR(DMA10_DSCPTR_CUR)
#define bfin_write_DMA10_CURR_DESC_PTR(val) bfin_writePTR(DMA10_DSCPTR_CUR, val)
#define bfin_read_DMA10_CURR_ADDR() bfin_readPTR(DMA10_ADDR_CUR)
#define bfin_write_DMA10_CURR_ADDR(val) bfin_writePTR(DMA10_ADDR_CUR, val)
#define bfin_read_DMA10_IRQ_STATUS() bfin_read16(DMA10_STAT)
#define bfin_write_DMA10_IRQ_STATUS(val) bfin_write16(DMA10_STAT, val)
#define bfin_read_DMA10_CURR_X_COUNT() bfin_read16(DMA10_XCNT_CUR)
#define bfin_write_DMA10_CURR_X_COUNT(val) bfin_write16(DMA10_XCNT_CUR, val)
#define bfin_read_DMA10_CURR_Y_COUNT() bfin_read16(DMA10_YCNT_CUR)
#define bfin_write_DMA10_CURR_Y_COUNT(val) bfin_write16(DMA10_YCNT_CUR, val)
#define bfin_read_DMA11_NEXT_DESC_PTR() bfin_readPTR(DMA11_DSCPTR_NXT)
#define bfin_write_DMA11_NEXT_DESC_PTR(val) bfin_writePTR(DMA11_DSCPTR_NXT, val)
#define bfin_read_DMA11_START_ADDR() bfin_readPTR(DMA11_ADDRSTART)
#define bfin_write_DMA11_START_ADDR(val) bfin_writePTR(DMA11_ADDRSTART, val)
#define bfin_read_DMA11_CONFIG() bfin_read16(DMA11_CFG)
#define bfin_write_DMA11_CONFIG(val) bfin_write16(DMA11_CFG, val)
#define bfin_read_DMA11_X_COUNT() bfin_read16(DMA11_XCNT)
#define bfin_write_DMA11_X_COUNT(val) bfin_write16(DMA11_XCNT, val)
#define bfin_read_DMA11_X_MODIFY() bfin_read16(DMA11_XMOD)
#define bfin_write_DMA11_X_MODIFY(val) bfin_write16(DMA11_XMOD, val)
#define bfin_read_DMA11_Y_COUNT() bfin_read16(DMA11_YCNT)
#define bfin_write_DMA11_Y_COUNT(val) bfin_write16(DMA11_YCNT, val)
#define bfin_read_DMA11_Y_MODIFY() bfin_read16(DMA11_YMOD)
#define bfin_write_DMA11_Y_MODIFY(val) bfin_write16(DMA11_YMOD, val)
#define bfin_read_DMA11_CURR_DESC_PTR() bfin_readPTR(DMA11_DSCPTR_CUR)
#define bfin_write_DMA11_CURR_DESC_PTR(val) bfin_writePTR(DMA11_DSCPTR_CUR, val)
#define bfin_read_DMA11_CURR_ADDR() bfin_readPTR(DMA11_ADDR_CUR)
#define bfin_write_DMA11_CURR_ADDR(val) bfin_writePTR(DMA11_ADDR_CUR, val)
#define bfin_read_DMA11_IRQ_STATUS() bfin_read16(DMA11_STAT)
#define bfin_write_DMA11_IRQ_STATUS(val) bfin_write16(DMA11_STAT, val)
#define bfin_read_DMA11_CURR_X_COUNT() bfin_read16(DMA11_XCNT_CUR)
#define bfin_write_DMA11_CURR_X_COUNT(val) bfin_write16(DMA11_XCNT_CUR, val)
#define bfin_read_DMA11_CURR_Y_COUNT() bfin_read16(DMA11_YCNT_CUR)
#define bfin_write_DMA11_CURR_Y_COUNT(val) bfin_write16(DMA11_YCNT_CUR, val)
#define bfin_read_MDMA_S0_NEXT_DESC_PTR() bfin_readPTR(MDMA_S0_DSCPTR_NXT)
#define bfin_write_MDMA_S0_NEXT_DESC_PTR(val) bfin_writePTR(MDMA_S0_DSCPTR_NXT, val)
#define bfin_read_MDMA_S0_START_ADDR() bfin_readPTR(MDMA_S0_ADDRSTART)
#define bfin_write_MDMA_S0_START_ADDR(val) bfin_writePTR(MDMA_S0_ADDRSTART, val)
#define bfin_read_MDMA_S0_CONFIG() bfin_read16(MDMA_S0_CFG)
#define bfin_write_MDMA_S0_CONFIG(val) bfin_write16(MDMA_S0_CFG, val)
#define bfin_read_MDMA_S0_X_COUNT() bfin_read16(MDMA_S0_XCNT)
#define bfin_write_MDMA_S0_X_COUNT(val) bfin_write16(MDMA_S0_XCNT, val)
#define bfin_read_MDMA_S0_X_MODIFY() bfin_read16(MDMA_S0_XMOD)
#define bfin_write_MDMA_S0_X_MODIFY(val) bfin_write16(MDMA_S0_XMOD, val)
#define bfin_read_MDMA_S0_Y_COUNT() bfin_read16(MDMA_S0_YCNT)
#define bfin_write_MDMA_S0_Y_COUNT(val) bfin_write16(MDMA_S0_YCNT, val)
#define bfin_read_MDMA_S0_Y_MODIFY() bfin_read16(MDMA_S0_YMOD)
#define bfin_write_MDMA_S0_Y_MODIFY(val) bfin_write16(MDMA_S0_YMOD, val)
#define bfin_read_MDMA_S0_CURR_DESC_PTR() bfin_readPTR(MDMA_S0_DSCPTR_CUR)
#define bfin_write_MDMA_S0_CURR_DESC_PTR(val) bfin_writePTR(MDMA_S0_DSCPTR_CUR, val)
#define bfin_read_MDMA_S0_CURR_ADDR() bfin_readPTR(MDMA_S0_ADDR_CUR)
#define bfin_write_MDMA_S0_CURR_ADDR(val) bfin_writePTR(MDMA_S0_ADDR_CUR, val)
#define bfin_read_MDMA_S0_IRQ_STATUS() bfin_read16(MDMA_S0_STAT)
#define bfin_write_MDMA_S0_IRQ_STATUS(val) bfin_write16(MDMA_S0_STAT, val)
#define bfin_read_MDMA_S0_CURR_X_COUNT() bfin_read16(MDMA_S0_XCNT_CUR)
#define bfin_write_MDMA_S0_CURR_X_COUNT(val) bfin_write16(MDMA_S0_XCNT_CUR, val)
#define bfin_read_MDMA_S0_CURR_Y_COUNT() bfin_read16(MDMA_S0_YCNT_CUR)
#define bfin_write_MDMA_S0_CURR_Y_COUNT(val) bfin_write16(MDMA_S0_YCNT_CUR, val)
#define bfin_read_MDMA_D0_NEXT_DESC_PTR() bfin_readPTR(MDMA_D0_DSCPTR_NXT)
#define bfin_write_MDMA_D0_NEXT_DESC_PTR(val) bfin_writePTR(MDMA_D0_DSCPTR_NXT, val)
#define bfin_read_MDMA_D0_START_ADDR() bfin_readPTR(MDMA_D0_ADDRSTART)
#define bfin_write_MDMA_D0_START_ADDR(val) bfin_writePTR(MDMA_D0_ADDRSTART, val)
#define bfin_read_MDMA_D0_CONFIG() bfin_read16(MDMA_D0_CFG)
#define bfin_write_MDMA_D0_CONFIG(val) bfin_write16(MDMA_D0_CFG, val)
#define bfin_read_MDMA_D0_X_COUNT() bfin_read16(MDMA_D0_XCNT)
#define bfin_write_MDMA_D0_X_COUNT(val) bfin_write16(MDMA_D0_XCNT, val)
#define bfin_read_MDMA_D0_X_MODIFY() bfin_read16(MDMA_D0_XMOD)
#define bfin_write_MDMA_D0_X_MODIFY(val) bfin_write16(MDMA_D0_XMOD, val)
#define bfin_read_MDMA_D0_Y_COUNT() bfin_read16(MDMA_D0_YCNT)
#define bfin_write_MDMA_D0_Y_COUNT(val) bfin_write16(MDMA_D0_YCNT, val)
#define bfin_read_MDMA_D0_Y_MODIFY() bfin_read16(MDMA_D0_YMOD)
#define bfin_write_MDMA_D0_Y_MODIFY(val) bfin_write16(MDMA_D0_YMOD, val)
#define bfin_read_MDMA_D0_CURR_DESC_PTR() bfin_readPTR(MDMA_D0_DSCPTR_CUR)
#define bfin_write_MDMA_D0_CURR_DESC_PTR(val) bfin_writePTR(MDMA_D0_DSCPTR_CUR, val)
#define bfin_read_MDMA_D0_CURR_ADDR() bfin_readPTR(MDMA_D0_ADDR_CUR)
#define bfin_write_MDMA_D0_CURR_ADDR(val) bfin_writePTR(MDMA_D0_ADDR_CUR, val)
#define bfin_read_MDMA_D0_IRQ_STATUS() bfin_read16(MDMA_D0_STAT)
#define bfin_write_MDMA_D0_IRQ_STATUS(val) bfin_write16(MDMA_D0_STAT, val)
#define bfin_read_MDMA_D0_CURR_X_COUNT() bfin_read16(MDMA_D0_XCNT_CUR)
#define bfin_write_MDMA_D0_CURR_X_COUNT(val) bfin_write16(MDMA_D0_XCNT_CUR, val)
#define bfin_read_MDMA_D0_CURR_Y_COUNT() bfin_read16(MDMA_D0_YCNT_CUR)
#define bfin_write_MDMA_D0_CURR_Y_COUNT(val) bfin_write16(MDMA_D0_YCNT_CUR, val)
#define bfin_read_MDMA_S1_NEXT_DESC_PTR() bfin_readPTR(MDMA_S1_DSCPTR_NXT)
#define bfin_write_MDMA_S1_NEXT_DESC_PTR(val) bfin_writePTR(MDMA_S1_DSCPTR_NXT, val)
#define bfin_read_MDMA_S1_START_ADDR() bfin_readPTR(MDMA_S1_ADDRSTART)
#define bfin_write_MDMA_S1_START_ADDR(val) bfin_writePTR(MDMA_S1_ADDRSTART, val)
#define bfin_read_MDMA_S1_CONFIG() bfin_read16(MDMA_S1_CFG)
#define bfin_write_MDMA_S1_CONFIG(val) bfin_write16(MDMA_S1_CFG, val)
#define bfin_read_MDMA_S1_X_COUNT() bfin_read16(MDMA_S1_XCNT)
#define bfin_write_MDMA_S1_X_COUNT(val) bfin_write16(MDMA_S1_XCNT, val)
#define bfin_read_MDMA_S1_X_MODIFY() bfin_read16(MDMA_S1_XMOD)
#define bfin_write_MDMA_S1_X_MODIFY(val) bfin_write16(MDMA_S1_XMOD, val)
#define bfin_read_MDMA_S1_Y_COUNT() bfin_read16(MDMA_S1_YCNT)
#define bfin_write_MDMA_S1_Y_COUNT(val) bfin_write16(MDMA_S1_YCNT, val)
#define bfin_read_MDMA_S1_Y_MODIFY() bfin_read16(MDMA_S1_YMOD)
#define bfin_write_MDMA_S1_Y_MODIFY(val) bfin_write16(MDMA_S1_YMOD, val)
#define bfin_read_MDMA_S1_CURR_DESC_PTR() bfin_readPTR(MDMA_S1_DSCPTR_CUR)
#define bfin_write_MDMA_S1_CURR_DESC_PTR(val) bfin_writePTR(MDMA_S1_DSCPTR_CUR, val)
#define bfin_read_MDMA_S1_CURR_ADDR() bfin_readPTR(MDMA_S1_ADDR_CUR)
#define bfin_write_MDMA_S1_CURR_ADDR(val) bfin_writePTR(MDMA_S1_ADDR_CUR, val)
#define bfin_read_MDMA_S1_IRQ_STATUS() bfin_read16(MDMA_S1_STAT)
#define bfin_write_MDMA_S1_IRQ_STATUS(val) bfin_write16(MDMA_S1_STAT, val)
#define bfin_read_MDMA_S1_CURR_X_COUNT() bfin_read16(MDMA_S1_XCNT_CUR)
#define bfin_write_MDMA_S1_CURR_X_COUNT(val) bfin_write16(MDMA_S1_XCNT_CUR, val)
#define bfin_read_MDMA_S1_CURR_Y_COUNT() bfin_read16(MDMA_S1_YCNT_CUR)
#define bfin_write_MDMA_S1_CURR_Y_COUNT(val) bfin_write16(MDMA_S1_YCNT_CUR, val)
#define bfin_read_MDMA_D1_NEXT_DESC_PTR() bfin_readPTR(MDMA_D1_DSCPTR_NXT)
#define bfin_write_MDMA_D1_NEXT_DESC_PTR(val) bfin_writePTR(MDMA_D1_DSCPTR_NXT, val)
#define bfin_read_MDMA_D1_START_ADDR() bfin_readPTR(MDMA_D1_ADDRSTART)
#define bfin_write_MDMA_D1_START_ADDR(val) bfin_writePTR(MDMA_D1_ADDRSTART, val)
#define bfin_read_MDMA_D1_CONFIG() bfin_read16(MDMA_D1_CFG)
#define bfin_write_MDMA_D1_CONFIG(val) bfin_write16(MDMA_D1_CFG, val)
#define bfin_read_MDMA_D1_X_COUNT() bfin_read16(MDMA_D1_XCNT)
#define bfin_write_MDMA_D1_X_COUNT(val) bfin_write16(MDMA_D1_XCNT, val)
#define bfin_read_MDMA_D1_X_MODIFY() bfin_read16(MDMA_D1_XMOD)
#define bfin_write_MDMA_D1_X_MODIFY(val) bfin_write16(MDMA_D1_XMOD, val)
#define bfin_read_MDMA_D1_Y_COUNT() bfin_read16(MDMA_D1_YCNT)
#define bfin_write_MDMA_D1_Y_COUNT(val) bfin_write16(MDMA_D1_YCNT, val)
#define bfin_read_MDMA_D1_Y_MODIFY() bfin_read16(MDMA_D1_YMOD)
#define bfin_write_MDMA_D1_Y_MODIFY(val) bfin_write16(MDMA_D1_YMOD, val)
#define bfin_read_MDMA_D1_CURR_DESC_PTR() bfin_readPTR(MDMA_D1_DSCPTR_CUR)
#define bfin_write_MDMA_D1_CURR_DESC_PTR(val) bfin_writePTR(MDMA_D1_DSCPTR_CUR, val)
#define bfin_read_MDMA_D1_CURR_ADDR() bfin_readPTR(MDMA_D1_ADDR_CUR)
#define bfin_write_MDMA_D1_CURR_ADDR(val) bfin_writePTR(MDMA_D1_ADDR_CUR, val)
#define bfin_read_MDMA_D1_IRQ_STATUS() bfin_read16(MDMA_D1_STAT)
#define bfin_write_MDMA_D1_IRQ_STATUS(val) bfin_write16(MDMA_D1_STAT, val)
#define bfin_read_MDMA_D1_CURR_X_COUNT() bfin_read16(MDMA_D1_XCNT_CUR)
#define bfin_write_MDMA_D1_CURR_X_COUNT(val) bfin_write16(MDMA_D1_XCNT_CUR, val)
#define bfin_read_MDMA_D1_CURR_Y_COUNT() bfin_read16(MDMA_D1_YCNT_CUR)
#define bfin_write_MDMA_D1_CURR_Y_COUNT(val) bfin_write16(MDMA_D1_YCNT_CUR, val)

#define bfin_read_WDOG_CNT() bfin_read32(WDOG0_CNT)
#define bfin_write_WDOG_CNT(val) bfin_write32(WDOG0_CNT, val)
#define bfin_read_WDOG_CTL() bfin_read32(WDOG0_CTL)
#define bfin_write_WDOG_CTL(val) bfin_write32(WDOG0_CTL, val)
#define bfin_read_SPI_BAUD() bfin_read32(SPI0_CLK)
#define bfin_write_SPI_BAUD(val) bfin_write32(SPI0_CLK, val)

#define bfin_read_PORTD_FER() bfin_read32(PORTD_FER)
#define bfin_write_PORTD_FER_SET(val) bfin_write32(PORTD_FER_SET, val)
#define bfin_write_PORTD_FER_CLR(val) bfin_write32(PORTD_FER_CLR, val)
#define bfin_read_PORTD_MUX() bfin_read32(PORTD_MUX)
#define bfin_write_PORTD_MUX(val) bfin_write32(PORTD_MUX, val)
#define bfin_read_PORTG_FER() bfin_read32(PORTG_FER)
#define bfin_write_PORTG_FER_SET(val) bfin_write32(PORTG_FER_SET, val)
#define bfin_write_PORTG_FER_CLR(val) bfin_write32(PORTG_FER_CLR, val)
#define bfin_read_PORTG_MUX() bfin_read32(PORTG_MUX)
#define bfin_write_PORTG_MUX(val) bfin_write32(PORTG_MUX, val)

#define bfin_read_RSI_PWR_CONTROL()    bfin_read16(RSI_PWR_CONTROL)
#define bfin_write_RSI_PWR_CONTROL(val) bfin_write16(RSI_PWR_CONTROL, val)
#define bfin_read_RSI_CLK_CONTROL()    bfin_read16(RSI_CLK_CONTROL)
#define bfin_write_RSI_CLK_CONTROL(val) bfin_write16(RSI_CLK_CONTROL, val)
#define bfin_read_RSI_ARGUMENT()       bfin_read32(RSI_ARGUMENT)
#define bfin_write_RSI_ARGUMENT(val)   bfin_write32(RSI_ARGUMENT, val)
#define bfin_read_RSI_COMMAND()        bfin_read16(RSI_COMMAND)
#define bfin_write_RSI_COMMAND(val)    bfin_write16(RSI_COMMAND, val)
#define bfin_read_RSI_RESP_CMD()       bfin_read16(RSI_RESP_CMD)
#define bfin_write_RSI_RESP_CMD(val)   bfin_write16(RSI_RESP_CMD, val)
#define bfin_read_RSI_RESPONSE0()      bfin_read32(RSI_RESPONSE0)
#define bfin_write_RSI_RESPONSE0(val)  bfin_write32(RSI_RESPONSE0, val)
#define bfin_read_RSI_RESPONSE1()      bfin_read32(RSI_RESPONSE1)
#define bfin_write_RSI_RESPONSE1(val)  bfin_write32(RSI_RESPONSE1, val)
#define bfin_read_RSI_RESPONSE2()      bfin_read32(RSI_RESPONSE2)
#define bfin_write_RSI_RESPONSE2(val)  bfin_write32(RSI_RESPONSE2, val)
#define bfin_read_RSI_RESPONSE3()      bfin_read32(RSI_RESPONSE3)
#define bfin_write_RSI_RESPONSE3(val)  bfin_write32(RSI_RESPONSE3, val)
#define bfin_read_RSI_DATA_TIMER()     bfin_read32(RSI_DATA_TIMER)
#define bfin_write_RSI_DATA_TIMER(val) bfin_write32(RSI_DATA_TIMER, val)
#define bfin_read_RSI_DATA_LGTH()      bfin_read16(RSI_DATA_LGTH)
#define bfin_write_RSI_DATA_LGTH(val)  bfin_write16(RSI_DATA_LGTH, val)
#define bfin_read_RSI_DATA_CONTROL()   bfin_read16(RSI_DATA_CONTROL)
#define bfin_write_RSI_DATA_CONTROL(val) bfin_write16(RSI_DATA_CONTROL, val)
#define bfin_read_RSI_DATA_CNT()       bfin_read16(RSI_DATA_CNT)
#define bfin_write_RSI_DATA_CNT(val)   bfin_write16(RSI_DATA_CNT, val)
#define bfin_read_RSI_STATUS()         bfin_read32(RSI_STATUS)
#define bfin_write_RSI_STATUS(val)     bfin_write32(RSI_STATUS, val)
#define bfin_read_RSI_STATUSCL()       bfin_read16(RSI_STATUSCL)
#define bfin_write_RSI_STATUSCL(val)   bfin_write16(RSI_STATUSCL, val)
#define bfin_read_RSI_MASK0()          bfin_read32(RSI_MASK0)
#define bfin_write_RSI_MASK0(val)      bfin_write32(RSI_MASK0, val)
#define bfin_read_RSI_MASK1()          bfin_read32(RSI_MASK1)
#define bfin_write_RSI_MASK1(val)      bfin_write32(RSI_MASK1, val)
#define bfin_read_RSI_FIFO_CNT()       bfin_read16(RSI_FIFO_CNT)
#define bfin_write_RSI_FIFO_CNT(val)   bfin_write16(RSI_FIFO_CNT, val)
#define bfin_read_RSI_CEATA_CONTROL()  bfin_read16(RSI_CEATA_CONTROL)
#define bfin_write_RSI_CEATA_CONTROL(val) bfin_write16(RSI_CEATA_CONTROL, val)
#define bfin_read_RSI_FIFO()           bfin_read32(RSI_FIFO)
#define bfin_write_RSI_FIFO(val)       bfin_write32(RSI_FIFO, val)
#define bfin_read_RSI_ESTAT()          bfin_read16(RSI_ESTAT)
#define bfin_write_RSI_ESTAT(val)      bfin_write16(RSI_ESTAT, val)
#define bfin_read_RSI_EMASK()          bfin_read16(RSI_EMASK)
#define bfin_write_RSI_EMASK(val)      bfin_write16(RSI_EMASK, val)
#define bfin_read_RSI_CONFIG()         bfin_read16(RSI_CONFIG)
#define bfin_write_RSI_CONFIG(val)     bfin_write16(RSI_CONFIG, val)
#define bfin_read_RSI_RD_WAIT_EN()     bfin_read16(RSI_RD_WAIT_EN)
#define bfin_write_RSI_RD_WAIT_EN(val) bfin_write16(RSI_RD_WAIT_EN, val)
#define bfin_read_RSI_PID0()           bfin_read16(RSI_PID0)
#define bfin_write_RSI_PID0(val)       bfin_write16(RSI_PID0, val)
#define bfin_read_RSI_PID1()           bfin_read16(RSI_PID1)
#define bfin_write_RSI_PID1(val)       bfin_write16(RSI_PID1, val)
#define bfin_read_RSI_PID2()           bfin_read16(RSI_PID2)
#define bfin_write_RSI_PID2(val)       bfin_write16(RSI_PID2, val)
#define bfin_read_RSI_PID3()           bfin_read16(RSI_PID3)
#define bfin_write_RSI_PID3(val)       bfin_write16(RSI_PID3, val)

#endif /* __BFIN_CDEF_ADSP_BF504_proc__ */
