Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov 26 18:42:01 2025
| Host         : BOOK-JBCPDRK7D5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_pipeline_with_grayscale_timing_summary_routed.rpt -pb top_pipeline_with_grayscale_timing_summary_routed.pb -rpx top_pipeline_with_grayscale_timing_summary_routed.rpx -warn_on_violation
| Design       : top_pipeline_with_grayscale
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1000        
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  4           
TIMING-23  Warning           Combinational loop found                    3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7703)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22805)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (21)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7703)
---------------------------
 There are 7703 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22805)
----------------------------------------------------
 There are 22805 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (21)
----------------------
 There are 21 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                22812          inf        0.000                      0                22812           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         22812 Endpoints
Min Delay         22812 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[259][24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.479ns  (logic 1.471ns (4.990%)  route 28.008ns (95.010%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=7471, routed)       28.008    29.479    logger_inst/rst_IBUF
    SLICE_X44Y59         FDRE                                         r  logger_inst/log_memory_reg[259][24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[269][24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.475ns  (logic 1.471ns (4.990%)  route 28.004ns (95.010%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=7471, routed)       28.004    29.475    logger_inst/rst_IBUF
    SLICE_X45Y59         FDRE                                         r  logger_inst/log_memory_reg[269][24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[262][24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.338ns  (logic 1.471ns (5.014%)  route 27.867ns (94.986%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=7471, routed)       27.867    29.338    logger_inst/rst_IBUF
    SLICE_X44Y60         FDRE                                         r  logger_inst/log_memory_reg[262][24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[261][24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.334ns  (logic 1.471ns (5.014%)  route 27.863ns (94.986%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=7471, routed)       27.863    29.334    logger_inst/rst_IBUF
    SLICE_X45Y60         FDRE                                         r  logger_inst/log_memory_reg[261][24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[267][22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.316ns  (logic 1.471ns (5.018%)  route 27.845ns (94.982%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=7471, routed)       27.845    29.316    logger_inst/rst_IBUF
    SLICE_X47Y61         FDRE                                         r  logger_inst/log_memory_reg[267][22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[267][26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.316ns  (logic 1.471ns (5.018%)  route 27.845ns (94.982%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=7471, routed)       27.845    29.316    logger_inst/rst_IBUF
    SLICE_X47Y61         FDRE                                         r  logger_inst/log_memory_reg[267][26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[268][22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.316ns  (logic 1.471ns (5.018%)  route 27.845ns (94.982%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=7471, routed)       27.845    29.316    logger_inst/rst_IBUF
    SLICE_X46Y61         FDRE                                         r  logger_inst/log_memory_reg[268][22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[268][24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.316ns  (logic 1.471ns (5.018%)  route 27.845ns (94.982%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=7471, routed)       27.845    29.316    logger_inst/rst_IBUF
    SLICE_X46Y61         FDRE                                         r  logger_inst/log_memory_reg[268][24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[268][26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.316ns  (logic 1.471ns (5.018%)  route 27.845ns (94.982%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=7471, routed)       27.845    29.316    logger_inst/rst_IBUF
    SLICE_X46Y61         FDRE                                         r  logger_inst/log_memory_reg[268][26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            logger_inst/log_memory_reg[259][26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.155ns  (logic 1.471ns (5.045%)  route 27.684ns (94.955%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=7471, routed)       27.684    29.155    logger_inst/rst_IBUF
    SLICE_X48Y62         FDRE                                         r  logger_inst/log_memory_reg[259][26]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo1/wr_ptr_gray_sync1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo1/wr_ptr_gray_sync2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE                         0.000     0.000 r  fifo1/wr_ptr_gray_sync1_reg[0]/C
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo1/wr_ptr_gray_sync1_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    fifo1/wr_ptr_gray_sync1[0]
    SLICE_X61Y1          FDCE                                         r  fifo1/wr_ptr_gray_sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo1/wr_ptr_gray_sync1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo1/wr_ptr_gray_sync2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE                         0.000     0.000 r  fifo1/wr_ptr_gray_sync1_reg[10]/C
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo1/wr_ptr_gray_sync1_reg[10]/Q
                         net (fo=1, routed)           0.056     0.197    fifo1/wr_ptr_gray_sync1[10]
    SLICE_X61Y1          FDCE                                         r  fifo1/wr_ptr_gray_sync2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo1/wr_ptr_gray_sync1_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo1/wr_ptr_gray_sync2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE                         0.000     0.000 r  fifo1/wr_ptr_gray_sync1_reg[8]/C
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo1/wr_ptr_gray_sync1_reg[8]/Q
                         net (fo=1, routed)           0.056     0.197    fifo1/wr_ptr_gray_sync1[8]
    SLICE_X61Y1          FDCE                                         r  fifo1/wr_ptr_gray_sync2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo1/wr_ptr_gray_sync1_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo1/wr_ptr_gray_sync2_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE                         0.000     0.000 r  fifo1/wr_ptr_gray_sync1_reg[9]/C
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo1/wr_ptr_gray_sync1_reg[9]/Q
                         net (fo=1, routed)           0.056     0.197    fifo1/wr_ptr_gray_sync1[9]
    SLICE_X61Y1          FDCE                                         r  fifo1/wr_ptr_gray_sync2_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo2/rd_ptr_gray_sync1_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/rd_ptr_gray_sync2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y2          FDCE                         0.000     0.000 r  fifo2/rd_ptr_gray_sync1_reg[5]/C
    SLICE_X79Y2          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo2/rd_ptr_gray_sync1_reg[5]/Q
                         net (fo=1, routed)           0.056     0.197    fifo2/rd_ptr_gray_sync1[5]
    SLICE_X79Y2          FDCE                                         r  fifo2/rd_ptr_gray_sync2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo2/rd_ptr_gray_sync1_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/rd_ptr_gray_sync2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y2          FDCE                         0.000     0.000 r  fifo2/rd_ptr_gray_sync1_reg[8]/C
    SLICE_X79Y2          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo2/rd_ptr_gray_sync1_reg[8]/Q
                         net (fo=1, routed)           0.056     0.197    fifo2/rd_ptr_gray_sync1[8]
    SLICE_X79Y2          FDCE                                         r  fifo2/rd_ptr_gray_sync2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo1/wr_ptr_gray_sync1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo1/wr_ptr_gray_sync2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDCE                         0.000     0.000 r  fifo1/wr_ptr_gray_sync1_reg[3]/C
    SLICE_X64Y2          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo1/wr_ptr_gray_sync1_reg[3]/Q
                         net (fo=1, routed)           0.058     0.199    fifo1/wr_ptr_gray_sync1[3]
    SLICE_X64Y2          FDCE                                         r  fifo1/wr_ptr_gray_sync2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo1/wr_ptr_gray_sync1_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo1/wr_ptr_gray_sync2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDCE                         0.000     0.000 r  fifo1/wr_ptr_gray_sync1_reg[4]/C
    SLICE_X64Y2          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo1/wr_ptr_gray_sync1_reg[4]/Q
                         net (fo=1, routed)           0.059     0.200    fifo1/wr_ptr_gray_sync1[4]
    SLICE_X64Y2          FDCE                                         r  fifo1/wr_ptr_gray_sync2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo1/wr_ptr_gray_sync1_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo1/wr_ptr_gray_sync2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDCE                         0.000     0.000 r  fifo1/wr_ptr_gray_sync1_reg[6]/C
    SLICE_X64Y2          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo1/wr_ptr_gray_sync1_reg[6]/Q
                         net (fo=1, routed)           0.062     0.203    fifo1/wr_ptr_gray_sync1[6]
    SLICE_X64Y2          FDCE                                         r  fifo1/wr_ptr_gray_sync2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo1/wr_ptr_gray_sync1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo1/wr_ptr_gray_sync2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDCE                         0.000     0.000 r  fifo1/wr_ptr_gray_sync1_reg[2]/C
    SLICE_X64Y2          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo1/wr_ptr_gray_sync1_reg[2]/Q
                         net (fo=1, routed)           0.065     0.206    fifo1/wr_ptr_gray_sync1[2]
    SLICE_X64Y2          FDCE                                         r  fifo1/wr_ptr_gray_sync2_reg[2]/D
  -------------------------------------------------------------------    -------------------





