#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jun 28 10:52:57 2019
# Process ID: 20775
# Current directory: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.runs/design_1_yolo_conv_top_0_3_synth_1
# Command line: vivado -log design_1_yolo_conv_top_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_yolo_conv_top_0_3.tcl
# Log file: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.runs/design_1_yolo_conv_top_0_3_synth_1/design_1_yolo_conv_top_0_3.vds
# Journal file: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.runs/design_1_yolo_conv_top_0_3_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_yolo_conv_top_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xavier/MSc_Project/hls/ip_fp'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2019_1/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_yolo_conv_top_0_3 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1698.840 ; gain = 154.684 ; free physical = 1975 ; free virtual = 12413
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_yolo_conv_top_0_3' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_3/synth/design_1_yolo_conv_top_0_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:12]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 23'b10000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:126]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_AXILiteS_s_axi' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_AXILiteS_s_axi.v:184]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_AXILiteS_s_axi' (1#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_line_buff_group_0_va' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_line_buff_group_0_va.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 836 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_line_buff_group_0_va_ram' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_line_buff_group_0_va.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 836 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_line_buff_group_0_va.v:22]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_line_buff_group_0_va_ram' (2#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_line_buff_group_0_va.v:6]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_line_buff_group_0_va' (3#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_line_buff_group_0_va.v:52]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_line_buff_group_1_va' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_line_buff_group_1_va.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 418 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_line_buff_group_1_va_ram' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_line_buff_group_1_va.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 418 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_line_buff_group_1_va.v:22]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_line_buff_group_1_va_ram' (4#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_line_buff_group_1_va.v:6]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_line_buff_group_1_va' (5#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_line_buff_group_1_va.v:52]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_local_mem_group_data' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_local_mem_group_data.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_local_mem_group_data_ram' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_local_mem_group_data.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_local_mem_group_data.v:22]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_local_mem_group_data_ram' (6#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_local_mem_group_data.v:6]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_local_mem_group_data' (7#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_local_mem_group_data.v:52]
INFO: [Synth 8-6157] synthesizing module 'window_macc' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_mul_16s_16s_32_1_0' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_mul_mul_16s_16s_32_1_0.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_mul_mul_16s_16s_32_1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0' (8#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_mul_mul_16s_16s_32_1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_mul_16s_16s_32_1_0' (9#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_mul_mul_16s_16s_32_1_0.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1343]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1345]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1347]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1349]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1351]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1353]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1357]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1359]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1361]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1363]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1365]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1367]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1369]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1371]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1373]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1375]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1377]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1379]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1381]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1383]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1385]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1387]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1389]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1391]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1393]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1395]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1397]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1401]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1403]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1405]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1409]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1413]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1415]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1419]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1421]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1423]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1425]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1427]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1429]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1431]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1433]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1435]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1437]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1439]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1443]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1445]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1447]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1451]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1453]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1455]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1457]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1459]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1461]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1463]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1465]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1467]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1469]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1471]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1473]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1475]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1477]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:1479]
INFO: [Synth 8-6155] done synthesizing module 'window_macc' (10#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/window_macc.v:10]
INFO: [Synth 8-6157] synthesizing module 'out_stream_merge' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/out_stream_merge.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 4'b0100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/out_stream_merge.v:240]
INFO: [Synth 8-6155] done synthesizing module 'out_stream_merge' (11#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/out_stream_merge.v:10]
INFO: [Synth 8-6157] synthesizing module 'fork_window' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/fork_window.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fork_window' (12#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/fork_window.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_mul_6ns_16s_22_1_1' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_mul_mul_6ns_16s_22_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_mul_mul_6ns_16s_22_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1' (13#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_mul_mul_6ns_16s_22_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_mul_6ns_16s_22_1_1' (14#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top_mul_mul_6ns_16s_22_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/fifo_w16_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/fifo_w16_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (15#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/fifo_w16_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (16#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/fifo_w16_d2_A.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:10491]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:10493]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:10495]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:10497]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:10499]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:10501]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:10503]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:10505]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:10507]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:10509]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:10511]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:10513]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:10515]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:10517]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:10519]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:10521]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:12045]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:12307]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:12309]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:12311]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:12313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:12315]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:12317]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:12319]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:12321]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:12323]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:12823]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:12825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:12827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:12829]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:12831]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top' (17#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_yolo_conv_top_0_3' (18#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_3/synth/design_1_yolo_conv_top_0_3.v:58]
WARNING: [Synth 8-3331] design out_stream_merge has unconnected port input_ch_idx[1]
WARNING: [Synth 8-3331] design window_macc has unconnected port ap_rst
WARNING: [Synth 8-3331] design yolo_conv_top_local_mem_group_data has unconnected port reset
WARNING: [Synth 8-3331] design yolo_conv_top_line_buff_group_1_va has unconnected port reset
WARNING: [Synth 8-3331] design yolo_conv_top_line_buff_group_0_va has unconnected port reset
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design yolo_conv_top_AXILiteS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design yolo_conv_top has unconnected port inStream_TLAST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1825.496 ; gain = 281.340 ; free physical = 1807 ; free virtual = 12248
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1843.309 ; gain = 299.152 ; free physical = 1801 ; free virtual = 12242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1843.309 ; gain = 299.152 ; free physical = 1801 ; free virtual = 12242
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_3/constraints/yolo_conv_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_3/constraints/yolo_conv_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.runs/design_1_yolo_conv_top_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.runs/design_1_yolo_conv_top_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.012 ; gain = 0.000 ; free physical = 1639 ; free virtual = 12107
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2002.918 ; gain = 11.906 ; free physical = 1670 ; free virtual = 12114
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2002.918 ; gain = 458.762 ; free physical = 1708 ; free virtual = 12153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2002.918 ; gain = 458.762 ; free physical = 1707 ; free virtual = 12152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.runs/design_1_yolo_conv_top_0_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2002.918 ; gain = 458.762 ; free physical = 1707 ; free virtual = 12152
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'yolo_conv_top_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'yolo_conv_top_AXILiteS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_86_reg_19179_reg[0:0]' into 'tmp_82_reg_19173_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5326]
INFO: [Synth 8-4471] merging register 'tmp_206_reg_19936_reg[0:0]' into 'tmp_202_reg_19930_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5341]
INFO: [Synth 8-4471] merging register 'tmp_218_reg_20006_reg[0:0]' into 'tmp_214_reg_20000_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5356]
INFO: [Synth 8-4471] merging register 'tmp_230_reg_20077_reg[0:0]' into 'tmp_226_reg_20071_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5375]
INFO: [Synth 8-4471] merging register 'tmp_242_reg_20159_reg[0:0]' into 'tmp_238_reg_20153_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5387]
INFO: [Synth 8-4471] merging register 'tmp_254_reg_20196_reg[0:0]' into 'tmp_250_reg_20190_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5397]
INFO: [Synth 8-4471] merging register 'tmp_98_reg_19270_reg[0:0]' into 'tmp_94_reg_19264_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5417]
INFO: [Synth 8-4471] merging register 'tmp_110_reg_19342_reg[0:0]' into 'tmp_106_reg_19336_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5431]
INFO: [Synth 8-4471] merging register 'tmp_122_reg_19414_reg[0:0]' into 'tmp_118_reg_19408_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5445]
INFO: [Synth 8-4471] merging register 'tmp_134_reg_19486_reg[0:0]' into 'tmp_130_reg_19480_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5459]
INFO: [Synth 8-4471] merging register 'tmp_146_reg_19558_reg[0:0]' into 'tmp_142_reg_19552_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5473]
INFO: [Synth 8-4471] merging register 'tmp_158_reg_19652_reg[0:0]' into 'tmp_154_reg_19646_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5488]
INFO: [Synth 8-4471] merging register 'tmp_170_reg_19726_reg[0:0]' into 'tmp_166_reg_19720_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5510]
INFO: [Synth 8-4471] merging register 'tmp_182_reg_19796_reg[0:0]' into 'tmp_178_reg_19790_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5525]
INFO: [Synth 8-4471] merging register 'tmp_194_reg_19866_reg[0:0]' into 'tmp_190_reg_19860_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5541]
INFO: [Synth 8-4471] merging register 'tmp_74_reg_19023_reg[0:0]' into 'tmp_70_reg_19017_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5576]
INFO: [Synth 8-4471] merging register 'line_buff_group_0_va_14_reg_15206_reg[9:0]' into 'line_buff_group_0_va_10_reg_15201_reg[9:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6001]
INFO: [Synth 8-4471] merging register 'line_buff_group_0_va_6_reg_15196_reg[9:0]' into 'line_buff_group_0_va_10_reg_15201_reg[9:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6002]
INFO: [Synth 8-4471] merging register 'line_buff_group_0_va_7_reg_14766_reg[9:0]' into 'line_buff_group_0_va_11_reg_14771_reg[9:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6009]
INFO: [Synth 8-4471] merging register 'line_buff_group_0_va_4_reg_14956_reg[9:0]' into 'line_buff_group_0_va_12_reg_14976_reg[9:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6018]
INFO: [Synth 8-4471] merging register 'line_buff_group_0_va_5_reg_14961_reg[9:0]' into 'line_buff_group_0_va_13_reg_14981_reg[9:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6019]
INFO: [Synth 8-4471] merging register 'line_buff_group_0_va_8_reg_14966_reg[9:0]' into 'line_buff_group_0_va_12_reg_14976_reg[9:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6020]
INFO: [Synth 8-4471] merging register 'line_buff_group_0_va_9_reg_14971_reg[9:0]' into 'line_buff_group_0_va_13_reg_14981_reg[9:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6021]
INFO: [Synth 8-4471] merging register 'line_buff_group_1_va_9_reg_14570_reg[8:0]' into 'line_buff_group_1_va_7_reg_14565_reg[8:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6028]
INFO: [Synth 8-4471] merging register 'mul_ln203_reg_14544_reg[0:0]' into 'shl_ln130_reg_14404_reg[0:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:10659]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'yolo_conv_top_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'yolo_conv_top_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2002.918 ; gain = 458.762 ; free physical = 1507 ; free virtual = 11954
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |yolo_conv_top__GB0 |           1|     37008|
|2     |yolo_conv_top__GB1 |           1|     28374|
|3     |yolo_conv_top__GB2 |           1|     18396|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
	   2 Input     17 Bit       Adders := 48    
	   2 Input     16 Bit       Adders := 66    
	   3 Input     16 Bit       Adders := 16    
	   2 Input     15 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 8     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 18    
+---XORs : 
	   2 Input      1 Bit         XORs := 288   
+---Registers : 
	               32 Bit    Registers := 23    
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 16    
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 924   
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 19    
	                7 Bit    Registers := 52    
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 27    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 50    
	                1 Bit    Registers := 319   
+---RAMs : 
	              13K Bit         RAMs := 3     
	               6K Bit         RAMs := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 276   
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 36    
	   3 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 210   
	   3 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module yolo_conv_top_line_buff_group_0_va_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              13K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_0_va_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              13K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_0_va_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              13K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_1_va_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_1_va_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module yolo_conv_top_line_buff_group_1_va_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module window_macc__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 17    
+---XORs : 
	   2 Input      1 Bit         XORs := 69    
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 44    
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 18    
	                1 Bit    Registers := 62    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 34    
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 9     
Module window_macc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 17    
+---XORs : 
	   2 Input      1 Bit         XORs := 69    
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 44    
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 18    
	                1 Bit    Registers := 62    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 34    
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 9     
Module yolo_conv_top_local_mem_group_data_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module yolo_conv_top_local_mem_group_data_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module yolo_conv_top_local_mem_group_data_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module yolo_conv_top_local_mem_group_data_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module yolo_conv_top_local_mem_group_data_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module yolo_conv_top_local_mem_group_data_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module yolo_conv_top_local_mem_group_data_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module yolo_conv_top_local_mem_group_data_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module yolo_conv_top_local_mem_group_data_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module yolo_conv_top_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_w16_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module out_stream_merge 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 13    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 37    
Module yolo_conv_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
	   2 Input     17 Bit       Adders := 32    
	   2 Input     16 Bit       Adders := 32    
	   3 Input     16 Bit       Adders := 16    
	   2 Input     15 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 8     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 148   
+---Registers : 
	               32 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 16    
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 768   
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 16    
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 127   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 179   
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 34    
	   3 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 54    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register window_0_0_val_V_r_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: register p_read9_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register window_0_1_val_V_r_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: register p_read110_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register window_0_2_val_V_r_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: register p_read211_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register window_1_0_val_V_r_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: register p_read312_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register window_1_1_val_V_r_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: register p_read413_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U15/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register window_1_2_val_V_r_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U15/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: register p_read514_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U15/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U15/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U15/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U16/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register window_2_0_val_V_r_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U16/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: register p_read615_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U16/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U16/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U16/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U17/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register window_2_1_val_V_r_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U17/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: register p_read716_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U17/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U17/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U17/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U18/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register window_2_2_val_V_r_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U18/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: register p_read817_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U18/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U18/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U18/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register window_0_0_val_V_r_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: register p_read9_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U10/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register window_0_1_val_V_r_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: register p_read110_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U11/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register window_0_2_val_V_r_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: register p_read211_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U12/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register window_1_0_val_V_r_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: register p_read312_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U13/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register window_1_1_val_V_r_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: register p_read413_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U14/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U15/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register window_1_2_val_V_r_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U15/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: register p_read514_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U15/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U15/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U15/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U16/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register window_2_0_val_V_r_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U16/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: register p_read615_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U16/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U16/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U16/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U17/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register window_2_1_val_V_r_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U17/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: register p_read716_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U17/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U17/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U17/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U18/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register window_2_2_val_V_r_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U18/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: register p_read817_int_reg_reg is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U18/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
DSP Report: operator yolo_conv_top_mul_mul_16s_16s_32_1_0_U18/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p is absorbed into DSP yolo_conv_top_mul_mul_16s_16s_32_1_0_U18/yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U/p.
INFO: [Synth 8-4471] merging register 'window_group_1_13_v_reg_16056_reg[15:0]' into 'window_group_1_15_v_reg_16146_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5870]
INFO: [Synth 8-4471] merging register 'window_group_1_11_v_reg_15966_reg[15:0]' into 'window_group_1_15_v_reg_16146_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5852]
INFO: [Synth 8-4471] merging register 'window_group_1_9_va_reg_15876_reg[15:0]' into 'window_group_1_15_v_reg_16146_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5969]
INFO: [Synth 8-4471] merging register 'window_group_1_7_va_reg_15786_reg[15:0]' into 'window_group_1_15_v_reg_16146_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5951]
INFO: [Synth 8-4471] merging register 'window_group_1_5_va_reg_15696_reg[15:0]' into 'window_group_1_15_v_reg_16146_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5933]
INFO: [Synth 8-4471] merging register 'window_group_1_3_va_reg_15606_reg[15:0]' into 'window_group_1_15_v_reg_16146_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5915]
INFO: [Synth 8-4471] merging register 'window_group_1_1_va_reg_15516_reg[15:0]' into 'window_group_1_15_v_reg_16146_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5897]
INFO: [Synth 8-4471] merging register 'window_group_0_13_v_reg_16956_reg[15:0]' into 'window_group_0_15_v_reg_17046_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6211]
INFO: [Synth 8-4471] merging register 'window_group_0_11_v_reg_16866_reg[15:0]' into 'window_group_0_15_v_reg_17046_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6193]
INFO: [Synth 8-4471] merging register 'window_group_0_9_va_reg_16776_reg[15:0]' into 'window_group_0_15_v_reg_17046_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6310]
INFO: [Synth 8-4471] merging register 'window_group_0_7_va_reg_16686_reg[15:0]' into 'window_group_0_15_v_reg_17046_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6292]
INFO: [Synth 8-4471] merging register 'window_group_0_5_va_reg_16596_reg[15:0]' into 'window_group_0_15_v_reg_17046_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6274]
INFO: [Synth 8-4471] merging register 'window_group_0_3_va_reg_16506_reg[15:0]' into 'window_group_0_15_v_reg_17046_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6256]
INFO: [Synth 8-4471] merging register 'window_group_0_1_va_reg_16416_reg[15:0]' into 'window_group_0_15_v_reg_17046_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6238]
INFO: [Synth 8-4471] merging register 'window_group_1_13_v_1_reg_16061_reg[15:0]' into 'window_group_1_15_v_1_reg_16151_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5862]
INFO: [Synth 8-4471] merging register 'window_group_1_11_v_1_reg_15971_reg[15:0]' into 'window_group_1_15_v_1_reg_16151_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5844]
INFO: [Synth 8-4471] merging register 'window_group_1_9_va_1_reg_15881_reg[15:0]' into 'window_group_1_15_v_1_reg_16151_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5961]
INFO: [Synth 8-4471] merging register 'window_group_1_7_va_1_reg_15791_reg[15:0]' into 'window_group_1_15_v_1_reg_16151_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5943]
INFO: [Synth 8-4471] merging register 'window_group_1_5_va_1_reg_15701_reg[15:0]' into 'window_group_1_15_v_1_reg_16151_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5925]
INFO: [Synth 8-4471] merging register 'window_group_1_3_va_1_reg_15611_reg[15:0]' into 'window_group_1_15_v_1_reg_16151_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5907]
INFO: [Synth 8-4471] merging register 'window_group_1_1_va_1_reg_15521_reg[15:0]' into 'window_group_1_15_v_1_reg_16151_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5889]
INFO: [Synth 8-4471] merging register 'window_group_0_13_v_1_reg_16961_reg[15:0]' into 'window_group_0_15_v_1_reg_17051_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6203]
INFO: [Synth 8-4471] merging register 'window_group_0_11_v_1_reg_16871_reg[15:0]' into 'window_group_0_15_v_1_reg_17051_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6185]
INFO: [Synth 8-4471] merging register 'window_group_0_9_va_1_reg_16781_reg[15:0]' into 'window_group_0_15_v_1_reg_17051_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6302]
INFO: [Synth 8-4471] merging register 'window_group_0_7_va_1_reg_16691_reg[15:0]' into 'window_group_0_15_v_1_reg_17051_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6284]
INFO: [Synth 8-4471] merging register 'window_group_0_5_va_1_reg_16601_reg[15:0]' into 'window_group_0_15_v_1_reg_17051_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6266]
INFO: [Synth 8-4471] merging register 'window_group_0_3_va_1_reg_16511_reg[15:0]' into 'window_group_0_15_v_1_reg_17051_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6248]
INFO: [Synth 8-4471] merging register 'window_group_0_1_va_1_reg_16421_reg[15:0]' into 'window_group_0_15_v_1_reg_17051_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6230]
INFO: [Synth 8-4471] merging register 'window_group_1_13_v_2_reg_16066_reg[15:0]' into 'window_group_1_15_v_2_reg_16156_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5863]
INFO: [Synth 8-4471] merging register 'window_group_1_11_v_2_reg_15976_reg[15:0]' into 'window_group_1_15_v_2_reg_16156_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5845]
INFO: [Synth 8-4471] merging register 'window_group_1_9_va_2_reg_15886_reg[15:0]' into 'window_group_1_15_v_2_reg_16156_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5962]
INFO: [Synth 8-4471] merging register 'window_group_1_7_va_2_reg_15796_reg[15:0]' into 'window_group_1_15_v_2_reg_16156_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5944]
INFO: [Synth 8-4471] merging register 'window_group_1_5_va_2_reg_15706_reg[15:0]' into 'window_group_1_15_v_2_reg_16156_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5926]
INFO: [Synth 8-4471] merging register 'window_group_1_3_va_2_reg_15616_reg[15:0]' into 'window_group_1_15_v_2_reg_16156_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5908]
INFO: [Synth 8-4471] merging register 'window_group_1_1_va_2_reg_15526_reg[15:0]' into 'window_group_1_15_v_2_reg_16156_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5890]
INFO: [Synth 8-4471] merging register 'window_group_0_13_v_2_reg_16966_reg[15:0]' into 'window_group_0_15_v_2_reg_17056_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6204]
INFO: [Synth 8-4471] merging register 'window_group_0_11_v_2_reg_16876_reg[15:0]' into 'window_group_0_15_v_2_reg_17056_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6186]
INFO: [Synth 8-4471] merging register 'window_group_0_9_va_2_reg_16786_reg[15:0]' into 'window_group_0_15_v_2_reg_17056_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6303]
INFO: [Synth 8-4471] merging register 'window_group_0_7_va_2_reg_16696_reg[15:0]' into 'window_group_0_15_v_2_reg_17056_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6285]
INFO: [Synth 8-4471] merging register 'window_group_0_5_va_2_reg_16606_reg[15:0]' into 'window_group_0_15_v_2_reg_17056_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6267]
INFO: [Synth 8-4471] merging register 'window_group_0_3_va_2_reg_16516_reg[15:0]' into 'window_group_0_15_v_2_reg_17056_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6249]
INFO: [Synth 8-4471] merging register 'window_group_0_1_va_2_reg_16426_reg[15:0]' into 'window_group_0_15_v_2_reg_17056_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6231]
INFO: [Synth 8-4471] merging register 'window_group_1_13_v_3_reg_16071_reg[15:0]' into 'window_group_1_15_v_3_reg_16161_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5864]
INFO: [Synth 8-4471] merging register 'window_group_1_11_v_3_reg_15981_reg[15:0]' into 'window_group_1_15_v_3_reg_16161_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5846]
INFO: [Synth 8-4471] merging register 'window_group_1_9_va_3_reg_15891_reg[15:0]' into 'window_group_1_15_v_3_reg_16161_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5963]
INFO: [Synth 8-4471] merging register 'window_group_1_7_va_3_reg_15801_reg[15:0]' into 'window_group_1_15_v_3_reg_16161_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5945]
INFO: [Synth 8-4471] merging register 'window_group_1_5_va_3_reg_15711_reg[15:0]' into 'window_group_1_15_v_3_reg_16161_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5927]
INFO: [Synth 8-4471] merging register 'window_group_1_3_va_3_reg_15621_reg[15:0]' into 'window_group_1_15_v_3_reg_16161_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5909]
INFO: [Synth 8-4471] merging register 'window_group_1_1_va_3_reg_15531_reg[15:0]' into 'window_group_1_15_v_3_reg_16161_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5891]
INFO: [Synth 8-4471] merging register 'window_group_0_13_v_3_reg_16971_reg[15:0]' into 'window_group_0_15_v_3_reg_17061_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6205]
INFO: [Synth 8-4471] merging register 'window_group_0_11_v_3_reg_16881_reg[15:0]' into 'window_group_0_15_v_3_reg_17061_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6187]
INFO: [Synth 8-4471] merging register 'window_group_0_9_va_3_reg_16791_reg[15:0]' into 'window_group_0_15_v_3_reg_17061_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6304]
INFO: [Synth 8-4471] merging register 'window_group_0_7_va_3_reg_16701_reg[15:0]' into 'window_group_0_15_v_3_reg_17061_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6286]
INFO: [Synth 8-4471] merging register 'window_group_0_5_va_3_reg_16611_reg[15:0]' into 'window_group_0_15_v_3_reg_17061_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6268]
INFO: [Synth 8-4471] merging register 'window_group_0_3_va_3_reg_16521_reg[15:0]' into 'window_group_0_15_v_3_reg_17061_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6250]
INFO: [Synth 8-4471] merging register 'window_group_0_1_va_3_reg_16431_reg[15:0]' into 'window_group_0_15_v_3_reg_17061_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6232]
INFO: [Synth 8-4471] merging register 'window_group_1_13_v_4_reg_16076_reg[15:0]' into 'window_group_1_15_v_4_reg_16166_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5865]
INFO: [Synth 8-4471] merging register 'window_group_1_11_v_4_reg_15986_reg[15:0]' into 'window_group_1_15_v_4_reg_16166_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5847]
INFO: [Synth 8-4471] merging register 'window_group_1_9_va_4_reg_15896_reg[15:0]' into 'window_group_1_15_v_4_reg_16166_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5964]
INFO: [Synth 8-4471] merging register 'window_group_1_7_va_4_reg_15806_reg[15:0]' into 'window_group_1_15_v_4_reg_16166_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5946]
INFO: [Synth 8-4471] merging register 'window_group_1_5_va_4_reg_15716_reg[15:0]' into 'window_group_1_15_v_4_reg_16166_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5928]
INFO: [Synth 8-4471] merging register 'window_group_1_3_va_4_reg_15626_reg[15:0]' into 'window_group_1_15_v_4_reg_16166_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5910]
INFO: [Synth 8-4471] merging register 'window_group_1_1_va_4_reg_15536_reg[15:0]' into 'window_group_1_15_v_4_reg_16166_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5892]
INFO: [Synth 8-4471] merging register 'window_group_0_13_v_4_reg_16976_reg[15:0]' into 'window_group_0_15_v_4_reg_17066_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6206]
INFO: [Synth 8-4471] merging register 'window_group_0_11_v_4_reg_16886_reg[15:0]' into 'window_group_0_15_v_4_reg_17066_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6188]
INFO: [Synth 8-4471] merging register 'window_group_0_9_va_4_reg_16796_reg[15:0]' into 'window_group_0_15_v_4_reg_17066_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6305]
INFO: [Synth 8-4471] merging register 'window_group_0_7_va_4_reg_16706_reg[15:0]' into 'window_group_0_15_v_4_reg_17066_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6287]
INFO: [Synth 8-4471] merging register 'window_group_0_5_va_4_reg_16616_reg[15:0]' into 'window_group_0_15_v_4_reg_17066_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6269]
INFO: [Synth 8-4471] merging register 'window_group_0_3_va_4_reg_16526_reg[15:0]' into 'window_group_0_15_v_4_reg_17066_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6251]
INFO: [Synth 8-4471] merging register 'window_group_0_1_va_4_reg_16436_reg[15:0]' into 'window_group_0_15_v_4_reg_17066_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6233]
INFO: [Synth 8-4471] merging register 'window_group_1_13_v_5_reg_16081_reg[15:0]' into 'window_group_1_15_v_5_reg_16171_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5866]
INFO: [Synth 8-4471] merging register 'window_group_1_11_v_5_reg_15991_reg[15:0]' into 'window_group_1_15_v_5_reg_16171_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5848]
INFO: [Synth 8-4471] merging register 'window_group_1_9_va_5_reg_15901_reg[15:0]' into 'window_group_1_15_v_5_reg_16171_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5965]
INFO: [Synth 8-4471] merging register 'window_group_1_7_va_5_reg_15811_reg[15:0]' into 'window_group_1_15_v_5_reg_16171_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5947]
INFO: [Synth 8-4471] merging register 'window_group_1_5_va_5_reg_15721_reg[15:0]' into 'window_group_1_15_v_5_reg_16171_reg[15:0]' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:5929]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln203_1_reg_14761_reg' and it is trimmed from '11' to '10' bits. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.srcs/sources_1/bd/design_1/ipshared/2458/hdl/verilog/yolo_conv_top.v:6010]
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U83/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U83/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U83/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U78/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U78/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U78/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U75/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U75/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U75/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U72/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U72/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U72/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U68/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U68/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U68/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U74/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U74/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U74/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U70/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U70/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U70/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U69/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U69/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U69/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U73/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U73/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U73/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U71/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U71/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U71/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U77/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U77/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U77/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U80/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U80/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U80/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U76/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U76/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U76/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U79/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U79/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U79/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U82/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U82/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U82/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
DSP Report: Generating DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U81/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x1a).
DSP Report: operator yolo_conv_top_mul_mul_6ns_16s_22_1_1_U81/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p is absorbed into DSP yolo_conv_top_mul_mul_6ns_16s_22_1_1_U81/yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U/p.
WARNING: [Synth 8-3331] design yolo_conv_top has unconnected port inStream_TLAST[0]
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/add_ln206_1_reg_14315_reg[0]' (FDE) to 'inst/i_3_0/conv_count_reg_14300_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/sext_ln203_1_reg_14761_reg[0]' (FDE) to 'inst/i_3_0/line_buff_group_0_va_11_reg_14771_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/sext_ln203_1_reg_14761_reg[1]' (FDE) to 'inst/i_3_0/line_buff_group_0_va_11_reg_14771_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/sext_ln203_1_reg_14761_reg[2]' (FDE) to 'inst/i_3_0/line_buff_group_0_va_11_reg_14771_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/sext_ln203_1_reg_14761_reg[3]' (FDE) to 'inst/i_3_0/line_buff_group_0_va_11_reg_14771_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/sext_ln203_1_reg_14761_reg[4]' (FDE) to 'inst/i_3_0/line_buff_group_0_va_11_reg_14771_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/sext_ln203_1_reg_14761_reg[5]' (FDE) to 'inst/i_3_0/line_buff_group_0_va_11_reg_14771_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/sext_ln203_1_reg_14761_reg[6]' (FDE) to 'inst/i_3_0/line_buff_group_0_va_11_reg_14771_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/sext_ln203_1_reg_14761_reg[7]' (FDE) to 'inst/i_3_0/line_buff_group_0_va_11_reg_14771_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/sext_ln203_1_reg_14761_reg[8]' (FDE) to 'inst/i_3_0/line_buff_group_0_va_11_reg_14771_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/sext_ln203_1_reg_14761_reg[9]' (FDE) to 'inst/i_3_0/line_buff_group_0_va_11_reg_14771_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/mul_ln203_reg_14544_reg[-1111111110]' (FDE) to 'inst/i_3_0/mul_ln203_reg_14544_reg[-1111111106]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/mul_ln203_reg_14544_reg[-1111111109]' (FDE) to 'inst/i_3_0/mul_ln203_reg_14544_reg[-1111111105]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/mul_ln203_reg_14544_reg[-1111111111]' (FDE) to 'inst/i_3_0/mul_ln203_reg_14544_reg[-1111111108]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/mul_ln203_reg_14544_reg[-1111111108]' (FDE) to 'inst/i_3_0/mul_ln203_reg_14544_reg[-1111111107]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\mul_ln203_reg_14544_reg[-1111111107] )
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/mul_ln203_reg_14544_reg[-1111111106]' (FDE) to 'inst/i_3_0/mul_ln203_reg_14544_reg[-1111111104]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/tmp_reg_3285_reg[0]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_s_reg_3296_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_reg_3276_reg[31]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_s_reg_3296_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_s_reg_3296_reg[5]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_1_reg_3301_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_reg_3276_reg[30]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_1_reg_3301_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_s_reg_3296_reg[6]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_1_reg_3301_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_s_reg_3296_reg[4]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_1_reg_3301_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_reg_3276_reg[29]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_1_reg_3301_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_s_reg_3296_reg[3]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_1_reg_3301_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_reg_3276_reg[28]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_1_reg_3301_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_s_reg_3296_reg[2]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_1_reg_3301_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_reg_3276_reg[27]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_1_reg_3301_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_s_reg_3296_reg[1]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_1_reg_3301_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_reg_3276_reg[26]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_1_reg_3301_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_s_reg_3296_reg[0]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_1_reg_3301_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_reg_3276_reg[25]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_1_reg_3301_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_reg_3276_reg[24]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_1_reg_3301_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_reg_3276_reg[5]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_reg_3291_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_reg_3276_reg[6]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_reg_3291_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_reg_3276_reg[4]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_reg_3291_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_reg_3276_reg[3]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_reg_3291_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_reg_3276_reg[2]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_reg_3291_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_reg_3276_reg[1]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_reg_3291_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_reg_3276_reg[0]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_reg_3291_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/tmp_262_reg_3316_reg[0]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_0_1_reg_3327_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_16_reg_3307_reg[31]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_0_1_reg_3327_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_0_1_reg_3327_reg[5]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_1_reg_3332_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_16_reg_3307_reg[30]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_1_reg_3332_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_0_1_reg_3327_reg[6]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_1_reg_3332_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_0_1_reg_3327_reg[4]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_1_reg_3332_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_16_reg_3307_reg[29]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_1_reg_3332_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_0_1_reg_3327_reg[3]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_1_reg_3332_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_16_reg_3307_reg[28]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_1_reg_3332_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_0_1_reg_3327_reg[2]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_1_reg_3332_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_16_reg_3307_reg[27]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_1_reg_3332_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_0_1_reg_3327_reg[1]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_1_reg_3332_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_16_reg_3307_reg[26]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_1_reg_3332_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_0_1_reg_3327_reg[0]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_1_reg_3332_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_16_reg_3307_reg[25]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_1_reg_3332_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_16_reg_3307_reg[24]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_1_reg_3332_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_16_reg_3307_reg[5]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_16_reg_3322_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_16_reg_3307_reg[6]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_16_reg_3322_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_16_reg_3307_reg[4]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_16_reg_3322_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_16_reg_3307_reg[3]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_16_reg_3322_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_16_reg_3307_reg[2]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_16_reg_3322_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_16_reg_3307_reg[1]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_16_reg_3322_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_16_reg_3307_reg[0]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_16_reg_3322_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/tmp_271_reg_3347_reg[0]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_0_2_reg_3358_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_17_reg_3338_reg[31]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_0_2_reg_3358_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_0_2_reg_3358_reg[5]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_2_reg_3363_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_17_reg_3338_reg[30]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_2_reg_3363_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_0_2_reg_3358_reg[6]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_2_reg_3363_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_0_2_reg_3358_reg[4]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_2_reg_3363_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_17_reg_3338_reg[29]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_2_reg_3363_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_0_2_reg_3358_reg[3]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_2_reg_3363_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_17_reg_3338_reg[28]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_2_reg_3363_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_0_2_reg_3358_reg[2]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_2_reg_3363_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_17_reg_3338_reg[27]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_2_reg_3363_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_0_2_reg_3358_reg[1]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_2_reg_3363_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_17_reg_3338_reg[26]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_2_reg_3363_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_0_2_reg_3358_reg[0]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_2_reg_3363_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_17_reg_3338_reg[25]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_2_reg_3363_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_17_reg_3338_reg[24]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_0_2_reg_3363_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_17_reg_3338_reg[5]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_17_reg_3353_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_17_reg_3338_reg[6]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_17_reg_3353_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_17_reg_3338_reg[4]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_17_reg_3353_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_17_reg_3338_reg[3]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_17_reg_3353_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_17_reg_3338_reg[2]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_17_reg_3353_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_17_reg_3338_reg[1]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_17_reg_3353_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_17_reg_3338_reg[0]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/trunc_ln718_17_reg_3353_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_1_reg_3389_reg[5]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_1_reg_3394_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_18_reg_3369_reg[30]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_1_reg_3394_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_1_reg_3389_reg[6]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/tmp_280_reg_3378_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_18_reg_3369_reg[31]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/tmp_280_reg_3378_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_1_reg_3389_reg[4]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_1_reg_3394_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_18_reg_3369_reg[29]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_1_reg_3394_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_1_reg_3389_reg[3]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_1_reg_3394_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_18_reg_3369_reg[28]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_1_reg_3394_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_1_reg_3389_reg[2]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_1_reg_3394_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_18_reg_3369_reg[27]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_1_reg_3394_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_1_reg_3389_reg[1]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_1_reg_3394_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_18_reg_3369_reg[26]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_1_reg_3394_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_42_1_reg_3389_reg[0]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_1_reg_3394_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_18_reg_3369_reg[25]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_1_reg_3394_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_0/grp_window_macc_fu_3794/mul_ln1118_18_reg_3369_reg[24]' (FDE) to 'inst/i_3_0/grp_window_macc_fu_3794/p_Result_43_1_reg_3394_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_1/yolo_conv_top_AXILiteS_s_axi_U/\rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module yolo_conv_top_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module yolo_conv_top_AXILiteS_s_axi.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_3_2/grp_out_stream_merge_fu_3816/\or_ln262_reg_1040_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/grp_out_stream_merge_fu_3816/\shl_ln1_reg_998_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\zext_ln130_3_reg_15256_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\zext_ln130_3_reg_15256_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\zext_ln130_3_reg_15256_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\zext_ln133_3_reg_17817_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_3_2/\zext_ln133_3_reg_17817_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\zext_ln133_3_reg_17817_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\zext_ln130_1_reg_17091_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_3_2/\or_ln130_reg_14417_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\zext_ln133_2_reg_18003_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_3_2/\zext_ln133_2_reg_18003_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\zext_ln133_2_reg_18003_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\zext_ln133_2_reg_18003_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\zext_ln130_1_reg_17091_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\zext_ln130_1_reg_17091_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\zext_ln130_1_reg_17091_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\zext_ln130_1_reg_17091_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\zext_ln133_1_reg_18369_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_3_2/\zext_ln133_1_reg_18369_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\zext_ln133_1_reg_18369_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\zext_ln133_1_reg_18369_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\zext_ln133_1_reg_18369_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\shl_ln130_reg_14404_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 2002.918 ; gain = 458.762 ; free physical = 1503 ; free virtual = 12016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_1_va_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_1_va_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_1_va_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------------------------------------------------+----------------+----------------------+--------------------------------+
|Module Name | RTL Object                                                                | Inference      | Size (Depth x Width) | Primitives                     | 
+------------+---------------------------------------------------------------------------+----------------+----------------------+--------------------------------+
|inst        | local_mem_group_data_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg   | User Attribute | 64 x 16              | RAM16X1D x 16  RAM32X1D x 16   | 
|inst        | local_mem_group_data_8_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1D x 16  RAM32X1D x 16   | 
|inst        | local_mem_group_data_7_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1D x 16  RAM32X1D x 16   | 
|inst        | local_mem_group_data_6_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1D x 16  RAM32X1D x 16   | 
|inst        | local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1D x 16  RAM32X1D x 16   | 
|inst        | local_mem_group_data_4_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1D x 16  RAM32X1D x 16   | 
|inst        | local_mem_group_data_3_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1D x 16  RAM32X1D x 16   | 
|inst        | local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1D x 16  RAM32X1D x 16   | 
|inst        | local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1D x 16  RAM32X1D x 16   | 
+------------+---------------------------------------------------------------------------+----------------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|window_macc                                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|window_macc                                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1 | A*(B:0x1a)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_0/line_buff_group_0_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_1/line_buff_group_0_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_1/line_buff_group_0_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_2/line_buff_group_0_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_2/line_buff_group_0_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_3/line_buff_group_1_va_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_4/line_buff_group_1_va_1_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_4/line_buff_group_1_va_1_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_5/line_buff_group_1_va_2_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_5/line_buff_group_1_va_2_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |yolo_conv_top__GB0 |           1|      7695|
|2     |yolo_conv_top__GB1 |           1|     29070|
|3     |yolo_conv_top__GB2 |           1|     14776|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 2010.918 ; gain = 466.762 ; free physical = 1323 ; free virtual = 11836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 2131.941 ; gain = 587.785 ; free physical = 1168 ; free virtual = 11663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_0_va_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_1_va_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_1_va_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|yolo_conv_top_line_buff_group_1_va_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+---------------------------------------------------------------------------+----------------+----------------------+--------------------------------+
|Module Name | RTL Object                                                                | Inference      | Size (Depth x Width) | Primitives                     | 
+------------+---------------------------------------------------------------------------+----------------+----------------------+--------------------------------+
|inst        | local_mem_group_data_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg   | User Attribute | 64 x 16              | RAM16X1D x 16  RAM32X1D x 16   | 
|inst        | local_mem_group_data_8_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1D x 16  RAM32X1D x 16   | 
|inst        | local_mem_group_data_7_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1D x 16  RAM32X1D x 16   | 
|inst        | local_mem_group_data_6_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1D x 16  RAM32X1D x 16   | 
|inst        | local_mem_group_data_5_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1D x 16  RAM32X1D x 16   | 
|inst        | local_mem_group_data_4_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1D x 16  RAM32X1D x 16   | 
|inst        | local_mem_group_data_3_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1D x 16  RAM32X1D x 16   | 
|inst        | local_mem_group_data_2_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1D x 16  RAM32X1D x 16   | 
|inst        | local_mem_group_data_1_U/yolo_conv_top_local_mem_group_data_ram_U/ram_reg | User Attribute | 64 x 16              | RAM16X1D x 16  RAM32X1D x 16   | 
+------------+---------------------------------------------------------------------------+----------------+----------------------+--------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |yolo_conv_top_GT0 |           1|     36021|
|2     |yolo_conv_top_GT1 |           1|     15748|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_0_va_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_0_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_0_va_1_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_0_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_0_va_2_U/yolo_conv_top_line_buff_group_0_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_1_va_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_1_va_1_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_1_va_1_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_1_va_2_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_1_va_2_U/yolo_conv_top_line_buff_group_1_va_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:02:02 . Memory (MB): peak = 2146.543 ; gain = 602.387 ; free physical = 1291 ; free virtual = 11786
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 2146.543 ; gain = 602.387 ; free physical = 1323 ; free virtual = 11833
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 2146.543 ; gain = 602.387 ; free physical = 1322 ; free virtual = 11833
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:02 ; elapsed = 00:02:08 . Memory (MB): peak = 2146.543 ; gain = 602.387 ; free physical = 1333 ; free virtual = 11837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:02 ; elapsed = 00:02:09 . Memory (MB): peak = 2146.543 ; gain = 602.387 ; free physical = 1332 ; free virtual = 11837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 2146.543 ; gain = 602.387 ; free physical = 1320 ; free virtual = 11834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 2146.543 ; gain = 602.387 ; free physical = 1316 ; free virtual = 11834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   705|
|2     |DSP48E1    |    18|
|3     |DSP48E1_1  |    16|
|4     |LUT1       |    69|
|5     |LUT2       |   949|
|6     |LUT3       |  2136|
|7     |LUT4       |  1472|
|8     |LUT5       |  1956|
|9     |LUT6       |  2572|
|10    |MUXF7      |     1|
|11    |RAM16X1D   |   144|
|12    |RAM32X1D   |   144|
|13    |RAMB18E1   |     4|
|14    |RAMB18E1_1 |     2|
|15    |FDRE       | 10307|
|16    |FDSE       |   248|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------+-------------------------------------------------+------+
|      |Instance                                               |Module                                           |Cells |
+------+-------------------------------------------------------+-------------------------------------------------+------+
|1     |top                                                    |                                                 | 20743|
|2     |  inst                                                 |yolo_conv_top                                    | 20743|
|3     |    out_stream_group_0_s_fifo_U                        |fifo_w16_d2_A                                    |    58|
|4     |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_72                        |    49|
|5     |    grp_out_stream_merge_fu_3816                       |out_stream_merge                                 |   468|
|6     |    grp_window_macc_fu_3772                            |window_macc                                      |  2652|
|7     |      yolo_conv_top_mul_mul_16s_16s_32_1_0_U10         |yolo_conv_top_mul_mul_16s_16s_32_1_0_101         |   143|
|8     |        yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U |yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_118 |   143|
|9     |      yolo_conv_top_mul_mul_16s_16s_32_1_0_U11         |yolo_conv_top_mul_mul_16s_16s_32_1_0_102         |   143|
|10    |        yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U |yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_117 |   143|
|11    |      yolo_conv_top_mul_mul_16s_16s_32_1_0_U12         |yolo_conv_top_mul_mul_16s_16s_32_1_0_103         |   151|
|12    |        yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U |yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_116 |   151|
|13    |      yolo_conv_top_mul_mul_16s_16s_32_1_0_U13         |yolo_conv_top_mul_mul_16s_16s_32_1_0_104         |   143|
|14    |        yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U |yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_115 |   143|
|15    |      yolo_conv_top_mul_mul_16s_16s_32_1_0_U14         |yolo_conv_top_mul_mul_16s_16s_32_1_0_105         |   143|
|16    |        yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U |yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_114 |   143|
|17    |      yolo_conv_top_mul_mul_16s_16s_32_1_0_U15         |yolo_conv_top_mul_mul_16s_16s_32_1_0_106         |   143|
|18    |        yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U |yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_113 |   143|
|19    |      yolo_conv_top_mul_mul_16s_16s_32_1_0_U16         |yolo_conv_top_mul_mul_16s_16s_32_1_0_107         |   161|
|20    |        yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U |yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_112 |   161|
|21    |      yolo_conv_top_mul_mul_16s_16s_32_1_0_U17         |yolo_conv_top_mul_mul_16s_16s_32_1_0_108         |   143|
|22    |        yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U |yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_111 |   143|
|23    |      yolo_conv_top_mul_mul_16s_16s_32_1_0_U18         |yolo_conv_top_mul_mul_16s_16s_32_1_0_109         |   161|
|24    |        yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U |yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_110 |   161|
|25    |    grp_window_macc_fu_3794                            |window_macc_0                                    |  2705|
|26    |      yolo_conv_top_mul_mul_16s_16s_32_1_0_U10         |yolo_conv_top_mul_mul_16s_16s_32_1_0             |   163|
|27    |        yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U |yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_100 |   163|
|28    |      yolo_conv_top_mul_mul_16s_16s_32_1_0_U11         |yolo_conv_top_mul_mul_16s_16s_32_1_0_85          |   159|
|29    |        yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U |yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_99  |   159|
|30    |      yolo_conv_top_mul_mul_16s_16s_32_1_0_U12         |yolo_conv_top_mul_mul_16s_16s_32_1_0_86          |   167|
|31    |        yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U |yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_98  |   167|
|32    |      yolo_conv_top_mul_mul_16s_16s_32_1_0_U13         |yolo_conv_top_mul_mul_16s_16s_32_1_0_87          |   159|
|33    |        yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U |yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_97  |   159|
|34    |      yolo_conv_top_mul_mul_16s_16s_32_1_0_U14         |yolo_conv_top_mul_mul_16s_16s_32_1_0_88          |   159|
|35    |        yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U |yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_96  |   159|
|36    |      yolo_conv_top_mul_mul_16s_16s_32_1_0_U15         |yolo_conv_top_mul_mul_16s_16s_32_1_0_89          |   159|
|37    |        yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U |yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_95  |   159|
|38    |      yolo_conv_top_mul_mul_16s_16s_32_1_0_U16         |yolo_conv_top_mul_mul_16s_16s_32_1_0_90          |   167|
|39    |        yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U |yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_94  |   167|
|40    |      yolo_conv_top_mul_mul_16s_16s_32_1_0_U17         |yolo_conv_top_mul_mul_16s_16s_32_1_0_91          |   159|
|41    |        yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U |yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_93  |   159|
|42    |      yolo_conv_top_mul_mul_16s_16s_32_1_0_U18         |yolo_conv_top_mul_mul_16s_16s_32_1_0_92          |   169|
|43    |        yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0_U |yolo_conv_top_mul_mul_16s_16s_32_1_0_DSP48_0     |   169|
|44    |    line_buff_group_0_va_1_U                           |yolo_conv_top_line_buff_group_0_va               |    17|
|45    |      yolo_conv_top_line_buff_group_0_va_ram_U         |yolo_conv_top_line_buff_group_0_va_ram_84        |    17|
|46    |    line_buff_group_0_va_2_U                           |yolo_conv_top_line_buff_group_0_va_1             |    37|
|47    |      yolo_conv_top_line_buff_group_0_va_ram_U         |yolo_conv_top_line_buff_group_0_va_ram_83        |    37|
|48    |    line_buff_group_0_va_U                             |yolo_conv_top_line_buff_group_0_va_2             |    43|
|49    |      yolo_conv_top_line_buff_group_0_va_ram_U         |yolo_conv_top_line_buff_group_0_va_ram           |    43|
|50    |    line_buff_group_1_va_1_U                           |yolo_conv_top_line_buff_group_1_va               |    17|
|51    |      yolo_conv_top_line_buff_group_1_va_ram_U         |yolo_conv_top_line_buff_group_1_va_ram_82        |    17|
|52    |    line_buff_group_1_va_2_U                           |yolo_conv_top_line_buff_group_1_va_3             |    36|
|53    |      yolo_conv_top_line_buff_group_1_va_ram_U         |yolo_conv_top_line_buff_group_1_va_ram_81        |    36|
|54    |    line_buff_group_1_va_U                             |yolo_conv_top_line_buff_group_1_va_4             |    50|
|55    |      yolo_conv_top_line_buff_group_1_va_ram_U         |yolo_conv_top_line_buff_group_1_va_ram           |    50|
|56    |    local_mem_group_data_1_U                           |yolo_conv_top_local_mem_group_data               |   174|
|57    |      yolo_conv_top_local_mem_group_data_ram_U         |yolo_conv_top_local_mem_group_data_ram_80        |   174|
|58    |    local_mem_group_data_2_U                           |yolo_conv_top_local_mem_group_data_5             |    99|
|59    |      yolo_conv_top_local_mem_group_data_ram_U         |yolo_conv_top_local_mem_group_data_ram_79        |    99|
|60    |    local_mem_group_data_3_U                           |yolo_conv_top_local_mem_group_data_6             |    98|
|61    |      yolo_conv_top_local_mem_group_data_ram_U         |yolo_conv_top_local_mem_group_data_ram_78        |    98|
|62    |    local_mem_group_data_4_U                           |yolo_conv_top_local_mem_group_data_7             |    98|
|63    |      yolo_conv_top_local_mem_group_data_ram_U         |yolo_conv_top_local_mem_group_data_ram_77        |    98|
|64    |    local_mem_group_data_5_U                           |yolo_conv_top_local_mem_group_data_8             |    98|
|65    |      yolo_conv_top_local_mem_group_data_ram_U         |yolo_conv_top_local_mem_group_data_ram_76        |    98|
|66    |    local_mem_group_data_6_U                           |yolo_conv_top_local_mem_group_data_9             |    99|
|67    |      yolo_conv_top_local_mem_group_data_ram_U         |yolo_conv_top_local_mem_group_data_ram_75        |    99|
|68    |    local_mem_group_data_7_U                           |yolo_conv_top_local_mem_group_data_10            |   103|
|69    |      yolo_conv_top_local_mem_group_data_ram_U         |yolo_conv_top_local_mem_group_data_ram_74        |   103|
|70    |    local_mem_group_data_8_U                           |yolo_conv_top_local_mem_group_data_11            |   111|
|71    |      yolo_conv_top_local_mem_group_data_ram_U         |yolo_conv_top_local_mem_group_data_ram_73        |   111|
|72    |    local_mem_group_data_U                             |yolo_conv_top_local_mem_group_data_12            |   101|
|73    |      yolo_conv_top_local_mem_group_data_ram_U         |yolo_conv_top_local_mem_group_data_ram           |   101|
|74    |    out_stream_group_10_fifo_U                         |fifo_w16_d2_A_13                                 |    69|
|75    |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_71                        |    49|
|76    |    out_stream_group_11_fifo_U                         |fifo_w16_d2_A_14                                 |    68|
|77    |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_70                        |    49|
|78    |    out_stream_group_12_fifo_U                         |fifo_w16_d2_A_15                                 |    83|
|79    |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_69                        |    50|
|80    |    out_stream_group_13_fifo_U                         |fifo_w16_d2_A_16                                 |    78|
|81    |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_68                        |    49|
|82    |    out_stream_group_14_fifo_U                         |fifo_w16_d2_A_17                                 |    86|
|83    |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_67                        |    49|
|84    |    out_stream_group_15_fifo_U                         |fifo_w16_d2_A_18                                 |   126|
|85    |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_66                        |    50|
|86    |    out_stream_group_1_s_fifo_U                        |fifo_w16_d2_A_19                                 |    58|
|87    |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_65                        |    49|
|88    |    out_stream_group_2_s_fifo_U                        |fifo_w16_d2_A_20                                 |    58|
|89    |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_64                        |    49|
|90    |    out_stream_group_3_s_fifo_U                        |fifo_w16_d2_A_21                                 |    58|
|91    |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_63                        |    49|
|92    |    out_stream_group_4_s_fifo_U                        |fifo_w16_d2_A_22                                 |    80|
|93    |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_62                        |    50|
|94    |    out_stream_group_5_s_fifo_U                        |fifo_w16_d2_A_23                                 |    59|
|95    |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_61                        |    49|
|96    |    out_stream_group_6_s_fifo_U                        |fifo_w16_d2_A_24                                 |    60|
|97    |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_60                        |    49|
|98    |    out_stream_group_7_s_fifo_U                        |fifo_w16_d2_A_25                                 |    71|
|99    |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_59                        |    49|
|100   |    out_stream_group_8_s_fifo_U                        |fifo_w16_d2_A_26                                 |    72|
|101   |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg_58                        |    49|
|102   |    out_stream_group_9_s_fifo_U                        |fifo_w16_d2_A_27                                 |    74|
|103   |      U_fifo_w16_d2_A_ram                              |fifo_w16_d2_A_shiftReg                           |    49|
|104   |    yolo_conv_top_AXILiteS_s_axi_U                     |yolo_conv_top_AXILiteS_s_axi                     |    66|
|105   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U68           |yolo_conv_top_mul_mul_6ns_16s_22_1_1             |    39|
|106   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_57  |    39|
|107   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U69           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_28          |    26|
|108   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_56  |    26|
|109   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U70           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_29          |    24|
|110   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_55  |    24|
|111   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U71           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_30          |    23|
|112   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_54  |    23|
|113   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U72           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_31          |    39|
|114   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_53  |    39|
|115   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U73           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_32          |    23|
|116   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_52  |    23|
|117   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U74           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_33          |    24|
|118   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_51  |    24|
|119   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U75           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_34          |    24|
|120   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_50  |    24|
|121   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U76           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_35          |    39|
|122   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_49  |    39|
|123   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U77           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_36          |    39|
|124   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_48  |    39|
|125   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U78           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_37          |    39|
|126   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_47  |    39|
|127   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U79           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_38          |    39|
|128   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_46  |    39|
|129   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U80           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_39          |    40|
|130   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_45  |    40|
|131   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U81           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_40          |    39|
|132   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_44  |    39|
|133   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U82           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_41          |    39|
|134   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_43  |    39|
|135   |    yolo_conv_top_mul_mul_6ns_16s_22_1_1_U83           |yolo_conv_top_mul_mul_6ns_16s_22_1_1_42          |     7|
|136   |      yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1_U   |yolo_conv_top_mul_mul_6ns_16s_22_1_1_DSP48_1     |     7|
+------+-------------------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 2146.543 ; gain = 602.387 ; free physical = 1316 ; free virtual = 11834
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:58 ; elapsed = 00:02:05 . Memory (MB): peak = 2146.543 ; gain = 442.777 ; free physical = 1382 ; free virtual = 11904
Synthesis Optimization Complete : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 2146.551 ; gain = 602.387 ; free physical = 1382 ; free virtual = 11904
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1034 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2146.551 ; gain = 0.000 ; free physical = 1425 ; free virtual = 11895
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 288 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 144 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 144 instances

INFO: [Common 17-83] Releasing license: Synthesis
312 Infos, 142 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:12 ; elapsed = 00:02:18 . Memory (MB): peak = 2146.551 ; gain = 752.969 ; free physical = 2304 ; free virtual = 12775
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2146.551 ; gain = 0.000 ; free physical = 2305 ; free virtual = 12775
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.runs/design_1_yolo_conv_top_0_3_synth_1/design_1_yolo_conv_top_0_3.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_yolo_conv_top_0_3, cache-ID = d9d8e098b0a92202
INFO: [Coretcl 2-1174] Renamed 135 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2170.555 ; gain = 0.000 ; free physical = 2250 ; free virtual = 12742
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_fp_prj_2019/yolo_conv_fp_prj_2019.runs/design_1_yolo_conv_top_0_3_synth_1/design_1_yolo_conv_top_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_yolo_conv_top_0_3_utilization_synth.rpt -pb design_1_yolo_conv_top_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 28 10:55:37 2019...
