<?xml version="1.0" encoding="utf-8"?>
<node id="uMNioCore">
    <!-- General -->
    <node id="FIRMWARE_REVISION" address="0x101" permission="read" description="Firmware revision">
      <node id="FIRMWARE_FLAVOR" mask="0xFF000000" description="Flavor of the version"/>
      <node id="FIRMWARE_MAJOR" mask="0x00FF0000" description="Major revision number for the firmware" />
      <node id="FIRMWARE_MINOR" mask="0x0000FF00" description=" Minor revision number for the firmware" />
      <node id="FIRMWARE_PATCH" mask="0x000000FF" description=" Patch revision number for the firmware" />
    </node>
    <node id="BOARDIDENTIFIER" address="0x102" mask="0xFFFFFFFF" permission="read" description="Board version"/>

    <node id="SYSMON" address="0x180">
      <node id="TEMPCORE" permission="r" address="0"/>
      <node id="VOLTCORE" permission="r" address="1"/>
      <node id="VOLTAUX" permission="r" address="2"/>
    </node>

    <!-- Clock rates -->
    <node id="CLOCK_RATES" address="0x300" permission="read" mode="incremental" size="15" description=" Buffer of clock rates in 100Hz units"/>
    <!--node id="CLOCK_RATE_IPBUS" mask="0xFFFFFFFF" description="Clock rate of the IPbus clock (currently 25 MHZ) in 100 Hz units"/>
	<node id="CLOCK_RATE_100MHZ" mask="0xFFFFFFFF" description=" Clock rate of the 100 MHz crystal clock in 100 Hz units"/>
	<node id="CLOCK_RATE_LHC" mask="0xFFFFFFFF" description=" Clock rate of the LHC clock in 100 Hz units"/>/>
	<node id="CLOCK_RATE_LHC2" mask="0xFFFFFFFF" description=" Clock rate of the 2*LHC clock in 100 Hz units"/>
	<node id="CLOCK_RATE_LHC3" mask="0xFFFFFFFF" description=" Clock rate of the 3*LHC clock in 100 Hz units"/>
	<node id="CLOCK_RATE_LHC4" mask="0xFFFFFFFF" description=" Clock rate of the 4*LHC clock in 100 Hz units"/>
	<node id="CLOCK_RATE_LHC6" mask="0xFFFFFFFF" description=" Clock rate of the 6*LHC clock in 100 Hz units"/>
	<node id="CLOCK_RATE_LHC8" mask="0xFFFFFFFF" description=" Clock rate of the 8*LHC clock in 100 Hz units"/>
	<node id="CLOCK_RATE_ORBIT" mask="0xFFFFFFFF" description=" Orbit signal rate in 100 Hz units"/>
	</node-->

    <!-- DTC -->
    <node id="DTC" address="0x400">
      <node id="RESET" address="16" mask="0x10" permission="rw" description="Reset the DTC block"/>
      <node id="RESET_ERROR_COUNTERS" address="16" mask="0x20" permission="rw" description="Reset the error counters"/>
      <node id="RATE_40MHZ" address="0x0" mask="0xFFFFFFFF" permission="r" description="DTC 40 MHz"/>
      <node id="RATE_ORBIT" address="0x1" mask="0xFFFFFFFF" permission="r" description="DTC Orbit rate"/>
      <node id="RATE_LN" address="0x14" mask="0xFFFFFFFF" permission="r" description="DTC rate of lumi nibble boundaries (clock is 1kHz)"/>
      <node id="BUNCH_COUNT" address="0x2" mask="0xFFFFFFFF" permission="r" description="Bunch Count"/>
      <node id="EVENT_NUMBER" address="0x3" mask="0xFFFFFFFF" permission="r" description="Event Number"/>
      <node id="BC0_ERROR" address="0x4" mask="0xFFFFFFFF" permission="r" description="BC0 Error Count"/>
      <node id="SINGLE_ERROR" address="0x5" mask="0xFFFFFFFF" permission="r" description="Single Error Count"/>
      <node id="DOUBLE_ERROR" address="0x6" mask="0xFFFFFFFF" permission="r" description="Double Error Count"/>
      <node id="LUMI_NIBBLE" address="11" mask="0xFFFFFFFF" permission="r" description="Number of the next lumi nibble"/>
      <node id="LUMI_SECTION" address="12" mask="0xFFFFFFFF" permission="r" description="Number of the next lumi section"/>
      <node id="CMS_RUN" address="13" mask="0xFFFFFFFF" permission="r" description="Number of the CMS Run"/>
      <node id="LHC_FILL" address="14" mask="0xFFFFFFFF" permission="r" description="Number of the LHC Fill"/>
      <node id="TTC_STREAM_PHASE_CONTROL" address="18" mask="0x7" permission="rw" description="Manual control over the TTC stream phase"/>
      <node id="TTC_STREAM_PHASE_OVERRIDE" address="18" mask="0x10" permission="rw" description="Manual override"/>
      <node id="TTC_STREAM_AUTO_THRESHOLD" address="18" mask="0xFF00" permission="rw" description="Threshold for auto set of delays"/>
      <node id="TTC_STREAM_PHASE" address="15" mask="0x70" permission="r" description="Read the TTC stream phase"/>
      <node id="TTC_STREAM_PHASE_AUTO" address="15" mask="0x7" permission="r" description="Read the TTC stream phase"/>
      <node id="TTC_STREAM_PHASE_LOCKED" address="15" mask="0x100" permission="r" description="Has the auto-lock succeeded?"/>

    </node>

    <!-- I2C SENSORS -->
    <node id="SENSORS" address="0x3000">
       <node id="DIRECT" address="0x1">
         <node id="DATA_OUT" mask="0xFF" permission="rw" description="Direct access, data to I2C core"/>
         <node id="ADDR" mask="0x700" permission="rw" description="Direct access, address to I2C core"/>
         <node id="WRITE" mask="0x1000" permission="rw" description="Direct access, write-enable to I2C core"/>
         <node id="DATA_IN" mask="0xFF0000" permission="rw" description="Direct access, data from I2C core"/>
	 <node id="ENGINE_BUSY" mask="0x80000000" permission="r" description="I2C engine is running"/>
       </node>
       <node id="DIRECT_START" address="0x0" mask="0x1" permission="rw" description="Start direct I2C core action"/>
       
       <node id="ENABLE_ENGINE" address="0x0" mask="0x2" permission="rw" description="Enable the engine to process I2C commands"/>
       <node id="RESET_ENGINE" address="0x0" mask="0x4" permission="rw" description="Reset the engine which processes I2C commands (does not automatically clear)"/>
       <node id="INSTRUCTION_WORDS" address="0x2" mask="0xFFF" permission="r" description="Number of words in the instruction fifo"/>
       <node id="RESULT_WORDS" address="0x3" mask="0xFFF" permission="r" description="Number of words in the results fifo"/>

       <node id="INSTRUCTION_FIFO" address="0x100" mode="non-inc" size="0x400" permission="rw" description="Instruction words for the engine"/>
       <node id="RESULT_FIFO" address="0x200" mode="non-inc" size="0x400" permission="r" description="Response words for the engine"/>
       <node id="INSTRUCTION_BUFFER" address="0x400" mode="incremental" size="0x400" permission="rw" description="Instruction words for the engine"/>
       <node id="RESPONSE_BUFFER" address="0x800" mode="incremental" size="0x400" permission="rw" description="Response words from the engine"/>

    </node>

    <!-- SFP Control Words -->
    <node id="SFP_LINKS" address="0x700">
          <node id="CTRL_WORD_0" address="0x0" permission="rw" mask="0xFFFFFFFF" />
          <node id="CTRL_WORD_1" address="0x1" permission="rw" mask="0xFFFFFFFF" />
          <node id="STATUS_0"        address="0x2" permission="rw" />
          <node id="STATUS_1"        address="0x3" permission="rw" />
          <node id="ERROR_COUNTER_0" address="0x4" permission="rw" />
          <node id="ERROR_COUNTER_1" address="0x5" permission="rw" />
          <node id="RX_CLK_RATE0"    address="0x6" permission="rw" />
          <node id="RX_CLK_RATE1"    address="0x7" permission="rw" />
    </node>

    <!-- SFP SPY RAM-->
    <node id="SFP_SPY" address="0x200000">
      <node id="START" address="0x0" permission="rw" mask="0xFFFFFFFF" description="do a spy operation"/>
      <node id="ENABLE_CAPTURE_SW" address="0x1" permission="rw" mask="0x1" description="enable capture signals from IPbus"/>
      <node id="ENABLE_CAPTURE_DTC" address="0x3" permission="rw" mask="0x1" description="enable accept signals from DTC"/>
      <node id="ORBIT_NO_WAIT" address="0x4" permission="rw" mask="0x1" description="don't wait until the start of the next orbit"/>
      <node id="ALIGN_DELAY" address="0x5" permission="rw" mask="0xFFFFFFFF" description="number of ticks to delay dtc_pulse"/>
      <node id="PULSE_PRE" address="0x6" permission="rw" mask="0xFFFFFFFF" description="number of pre_samples for the spy buffers"/>
      <node id="PULSE_DELAY" address="0x7" permission="rw" mask="0xFFFFFFFF" description="number of skip_samples for the spy buffers"/>
      <node id="RAM_COUNT" address="0xA" permission="rw" mask="0xFFFFFFFF" description="number of spy rams"/>
      <node id="RAM_WORDS" address="0xB" permission="rw" mask="0xFFFFFFFF" description="number of 32-bit words in each spy ram"/>
      <node id="RAM_LINKMASK" address="0xC" permission="rw" mask="0xFFFFFFFF" description="fiber mask indicating which spy rams exist"/>
      <node id="RAM_PTRS" address="0x10" permission="rw" mode="incremental" size="2" description="spy ram pointers"/>
    </node>
    

    <!-- MMC and baseboard EEPROM interface related -->
    <node id="MMC" address="0x500">
      <node id="SCANSLV" address="0x0" mask="0x00000010" permission="read" description="Status of the SCANSLV line"/>
      <node id="LOWERFLAG" address="0x0" mask="0x00000020" permission="read" description="Status of the Lower Flag"/>
      <node id="UPPERFLAG" address="0x0" mask="0x00000040" permission="read" description="Status of the Upper Flag"/>
      <node id="CFGREADY" address="0x0" mask="0x00000080" permission="read" description="Did we get a Cfg block from the MMC?"/>
      <node id="PRIMARYCFGBLOCK" address="0x0" mask="0xFFFF0000" permission="read" description="Primary cfg block information (currently the crate and slot)"/>
      <node id="LOWERFLAG_RESET" address="0x3" mask="0x00000001" permission="readwrite" description="Lower the lower flag"/>
      <node id="LOWERFLAG_SET" address="0x3" mask="0x00000002" permission="readwrite" description="Raise the lower flag"/>
      <node id="UPPERFLAG_RESET" address="0x3" mask="0x00000004" permission="readwrite" description="Lower the upper flag"/>
      <node id="UPPERFLAG_SET" address="0x3" mask="0x00000008" permission="readwrite" description="Raise the upper flag"/>
      <node id="CFGBLOCK_PTR" address="0x1" mask="0x000000FF" permission="readwrite" description="Pointer into the MMC SPI memory"/>
      <node id="CFGBLOCK_READ" address="0x2" mask="0x000000FF" permission="read" description="Read the content of the byte pointed to by MMC_CFGBLOCK_PTR"/>
      <node id="SPICYCLE_COUNTER" address="0x4" mask="0x0000FFFF" permission="read" description="Number of SPI cycles observed"/>
      <node id="SCAN_COUNTER" address="0x4" mask="0xFFFF0000" permission="read" description="Number of SCANSLV cycles observed"/>
    </node>
    <node id="MAC_SPI" address="0x500">
      <node id="START" address="0x3" mask="0x100" permission="readwrite" description="Start an SPI transaction to the MAC/id SPI EEPROM"/>
      <node id="DONE" address="0x0" mask="0x0004" permission="read" description="Is the MAC SPI interaction done?"/>
      <node id="LEN" address="0x6" mask="0xFF000000" permission="readwrite" description="Number of SPI bits for MAC EEPROM transactions"/>
      <node id="TO_PROM" address="0x6" mask="0xFFFFFF" permission="readwrite" description="Bitstream for transfer to MAC EEPROM"/>
      <node id="FROM_PROM" address="0x7" mask="0xFFFFFFFF" permission="read" description="Bitstream read via SPI from MAC EEPROM"/>
      <node id="BITS" address="0x8" permission="read" mode="incremental" size="4" description="Bits read from MAC/SerialNumber EEPROM"/>
    </node>
    <node id="SERIAL_NUMBER" address="0x50E" permission="read" mask="0xFFFF00" description="Module serial number from EEPROM"/>

    <!-- SPI-FLASH related -->
    <node id="FLASH" address="0x1000">
      <node id="OUT_BUFFER" address="0x0" permission="readwrite" mode="incremental" size="0x200" description="Memory buffer for data sent to FLASH memory SPI"/>
      <node id="IN_BUFFER" address="0x200" permission="readwrite" mode="incremental" size="0x200" description="Memory buffer for data received from FLASH memory SPI"/>
      <node id="BYTE_COUNT" address="0x400" mask="0xFFFFFFFF" permission="readwrite" description="Number of bytes in SPI transaction"/>
      <node id="SPI_DIVISOR" address="0x401" mask="0xFFFFFFFF" permission="readwrite" description="Clock divisor for SPI bus (default is generally ok)"/>
      <node id="START" address="0x402" mask="0x1" permission="readwrite" description="Start SPI FLASH transaction"/>
      <node id="BUSY" address="0x402" mask="0x2" permission="read" description="Check if the SPI is busy"/>
      <node id="PICK_GP_PROM"  address="0x410" mask="0x1" permission="readwrite" description="Read/write from the general-purpose (not FPGA-configuration) PROM"/>
      <node id="REVSEL"  address="0x410" mask="0x2" permission="readwrite" description="Which of two FPGA-configuration PROMs to talk to"/>
      <node id="WHICH_GP_PROM"  address="0x410" mask="0x4" permission="readwrite" description="Which of two general-purpose (not FPGA-configuration) PROMs"/>
      <node id="BRIDGE_FRONT" address="0x410" mask="0x8" permission="readwrite" description="Access the FRONT fpga flash through the bridge"/>
      <node id="RELOAD_FRONT" address="0x410" mask="0x10" permission="readwrite" description="Access PROGRAM_B for the front FPGA (level, not pulse!)"/>
      <node id="RELOAD_BACK" address="0x410" mask="0x20" permission="readwrite" description="Access PROGRAM_B for the back FPGA (pulse, effectively).  Requiures FRONT fpga to be up and running"/>
      <node id="BACKUP_IMAGE_SELECTED" address="0x411" permission="r" mask="0x1" description="Is the backup image selected?"/>
    </node>

    <!-- SPI-CLOCK related -->
    <node id="CLOCK" address="0x2000">
      <node id="OUT_BUFFER" address="0x0" permission="readwrite" mode="incremental" size="0x200" description="Memory buffer for data sent to CLOCK assembly"/>
      <node id="IN_BUFFER" address="0x200" permission="readwrite" mode="incremental" size="0x200" description="Memory buffer for data received from the CLOCK assembly SPI"/>
      <node id="BYTE_COUNT" address="0x400" mask="0xFFFFFFFF" permission="readwrite" description="Number of bytes in SPI transaction"/>
      <node id="SPI_DIVISOR" address="0x401" mask="0xFFFFFFFF" permission="readwrite" description="Clock divisor for SPI bus (default is generally ok)"/>
      <node id="SPI_START" address="0x402" mask="0x1" permission="readwrite" description="Start SPI transaction"/>
      <node id="SPI_BUSY" address="0x402" mask="0x2" permission="read" description="Check if the SPI is busy"/>
      <node id="SPI_SELECT_TARGET"  address="0x410" mask="0x7" permission="readwrite" description="1:53XXA, 2:53XXB, 3:S/N, 4:EEPROM, 5:CPLD"/>
      <node id="PLL_RESET0"  address="0x410" mask="0x8" permission="readwrite" description="Reset PLLA"/>
      <node id="PLL_RESET1"  address="0x410" mask="0x10" permission="readwrite" description="Reset PLLB"/>
      <node id="CPLD_RESET"  address="0x410" mask="0x20" permission="rw" description="CPLD Reset"/>

      <node id="LOS0"  address="0x411" mask="0x1" permission="read" description="LOS PLLA"/>
      <node id="LOS1"  address="0x411" mask="0x2" permission="read" description="LOS PLLB"/>
      <node id="LOL0"  address="0x411" mask="0x4" permission="read" description="LOL PLLA"/>
      <node id="LOL1"  address="0x411" mask="0x8" permission="read" description="LOL PLLB"/>
    </node>

</node>
