// Seed: 3066929991
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    output wire id_5,
    input uwire id_6,
    output uwire id_7,
    input wire id_8,
    output wire id_9,
    input tri id_10,
    output supply1 id_11,
    output supply0 id_12,
    input supply0 id_13
);
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd12,
    parameter id_8 = 32'd79
) (
    output wor id_0,
    input wand id_1,
    input tri1 id_2,
    input wand _id_3,
    input tri1 id_4,
    output tri0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input wand _id_8
    , id_22,
    input wire id_9,
    input tri0 id_10,
    input wor id_11,
    output tri1 id_12,
    output tri0 id_13,
    input uwire id_14,
    input tri1 id_15,
    input wire id_16,
    input tri1 id_17,
    input supply1 id_18,
    output tri id_19,
    input wor id_20
);
  assign id_5 = 1'b0;
  logic id_23;
  generate
    assign id_13 = id_17;
  endgenerate
  module_0 modCall_1 (
      id_20,
      id_13,
      id_14,
      id_7,
      id_9,
      id_0,
      id_14,
      id_12,
      id_14,
      id_6,
      id_14,
      id_12,
      id_13,
      id_2
  );
  assign modCall_1.id_4 = 0;
  always @(posedge -1 << -1);
  int [id_3 : id_8] id_24 = "";
  assign id_24 = "";
endmodule
