{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 14:43:17 2018 " "Info: Processing started: Wed Jan 24 14:43:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(83) " "Warning (10268): Verilog HDL information at counter.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "my_counter counter.v(59) " "Warning (10238): Verilog Module Declaration warning at counter.v(59): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"my_counter\"" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 59 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my8bitdisplay " "Info: Found entity 1: my8bitdisplay" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 rs_flipflop " "Info: Found entity 2: rs_flipflop" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 my_counter " "Info: Found entity 3: my_counter" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_counter " "Info: Elaborating entity \"my_counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter.v(85) " "Warning (10230): Verilog HDL assignment warning at counter.v(85): truncated value with size 32 to match size of target (25)" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(92) " "Warning (10230): Verilog HDL assignment warning at counter.v(92): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(94) " "Warning (10230): Verilog HDL assignment warning at counter.v(94): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(97) " "Warning (10230): Verilog HDL assignment warning at counter.v(97): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(98) " "Warning (10230): Verilog HDL assignment warning at counter.v(98): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_flipflop rs_flipflop:main_rs " "Info: Elaborating entity \"rs_flipflop\" for hierarchy \"rs_flipflop:main_rs\"" {  } { { "counter.v" "main_rs" { Text "C:/Users/User/Desktop/verilog/counter.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my8bitdisplay my8bitdisplay:digitdisp " "Info: Elaborating entity \"my8bitdisplay\" for hierarchy \"my8bitdisplay:digitdisp\"" {  } { { "counter.v" "digitdisp" { Text "C:/Users/User/Desktop/verilog/counter.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "count\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"count\[0\]~4\"" {  } { { "counter.v" "count\[0\]~4" { Text "C:/Users/User/Desktop/verilog/counter.v" 83 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "clock_count\[0\]~25 25 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=25) from the following logic: \"clock_count\[0\]~25\"" {  } { { "counter.v" "clock_count\[0\]~25" { Text "C:/Users/User/Desktop/verilog/counter.v" 83 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "counter.v" "Div0" { Text "C:/Users/User/Desktop/verilog/counter.v" 97 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "counter.v" "Mod0" { Text "C:/Users/User/Desktop/verilog/counter.v" 98 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:count_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:count_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:count_rtl_0 " "Info: Instantiated megafunction \"lpm_counter:count_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter lpm_counter:count_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"lpm_counter:count_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:clock_count_rtl_1 " "Info: Elaborated megafunction instantiation \"lpm_counter:clock_count_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:clock_count_rtl_1 " "Info: Instantiated megafunction \"lpm_counter:clock_count_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Info: Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:clock_count_rtl_1\|alt_counter_f10ke:wysi_counter lpm_counter:clock_count_rtl_1 " "Info: Elaborated megafunction instantiation \"lpm_counter:clock_count_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"lpm_counter:clock_count_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 97 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 97 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e1m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_e1m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e1m " "Info: Found entity 1: lpm_divide_e1m" {  } { { "db/lpm_divide_e1m.tdf" "" { Text "C:/Users/User/Desktop/verilog/db/lpm_divide_e1m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3kh " "Info: Found entity 1: sign_div_unsign_3kh" {  } { { "db/sign_div_unsign_3kh.tdf" "" { Text "C:/Users/User/Desktop/verilog/db/sign_div_unsign_3kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8ke.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_8ke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8ke " "Info: Found entity 1: alt_u_div_8ke" {  } { { "db/alt_u_div_8ke.tdf" "" { Text "C:/Users/User/Desktop/verilog/db/alt_u_div_8ke.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a9c " "Info: Found entity 1: add_sub_a9c" {  } { { "db/add_sub_a9c.tdf" "" { Text "C:/Users/User/Desktop/verilog/db/add_sub_a9c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b9c " "Info: Found entity 1: add_sub_b9c" {  } { { "db/add_sub_b9c.tdf" "" { Text "C:/Users/User/Desktop/verilog/db/add_sub_b9c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_c9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_c9c " "Info: Found entity 1: add_sub_c9c" {  } { { "db/add_sub_c9c.tdf" "" { Text "C:/Users/User/Desktop/verilog/db/add_sub_c9c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d9c " "Info: Found entity 1: add_sub_d9c" {  } { { "db/add_sub_d9c.tdf" "" { Text "C:/Users/User/Desktop/verilog/db/add_sub_d9c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 98 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 98 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hpl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hpl " "Info: Found entity 1: lpm_divide_hpl" {  } { { "db/lpm_divide_hpl.tdf" "" { Text "C:/Users/User/Desktop/verilog/db/lpm_divide_hpl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o1\[0\] VCC " "Warning (13410): Pin \"segm_o1\[0\]\" is stuck at VCC" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o1\[1\] VCC " "Warning (13410): Pin \"segm_o1\[1\]\" is stuck at VCC" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o1\[5\] GND " "Warning (13410): Pin \"segm_o1\[5\]\" is stuck at GND" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o1\[6\] GND " "Warning (13410): Pin \"segm_o1\[6\]\" is stuck at GND" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o2\[0\] VCC " "Warning (13410): Pin \"segm_o2\[0\]\" is stuck at VCC" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Info: Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Info: Implemented 72 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/verilog/counter.map.smsg " "Info: Generated suppressed messages file C:/Users/User/Desktop/verilog/counter.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 14:43:19 2018 " "Info: Processing ended: Wed Jan 24 14:43:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 14:43:20 2018 " "Info: Processing started: Wed Jan 24 14:43:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "counter EPF10K70RC240-4 " "Info: Selected device EPF10K70RC240-4 for design \"counter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Warning: Feature SignalProbe is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Wed Jan 24 2018 14:43:21 " "Info: Started fitting attempt 1 on Wed Jan 24 2018 at 14:43:21" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "280 " "Info: Peak virtual memory: 280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 14:43:25 2018 " "Info: Processing ended: Wed Jan 24 14:43:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 14:43:26 2018 " "Info: Processing started: Wed Jan 24 14:43:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 14:43:27 2018 " "Info: Processing ended: Wed Jan 24 14:43:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 14:43:28 2018 " "Info: Processing started: Wed Jan 24 14:43:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 61 -1 0 } } { "c:/program files/altera quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_counter:clock_count_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\] register lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] 36.9 MHz 27.1 ns Internal " "Info: Clock \"clk\" has Internal fmax of 36.9 MHz between source register \"lpm_counter:clock_count_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\]\" and destination register \"lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" (period= 27.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.100 ns + Longest register register " "Info: + Longest register to register delay is 23.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:clock_count_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\] 1 REG LC2_G33 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_G33; Fanout = 5; REG Node = 'lpm_counter:clock_count_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\]'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 5.400 ns lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~1 2 COMB LC2_G32 3 " "Info: 2: + IC(2.700 ns) + CELL(2.700 ns) = 5.400 ns; Loc. = LC2_G32; Fanout = 3; COMB Node = 'lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~1'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~1 } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 7.600 ns lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~40 3 COMB LC3_G32 1 " "Info: 3: + IC(0.500 ns) + CELL(1.700 ns) = 7.600 ns; Loc. = LC3_G32; Fanout = 1; COMB Node = 'lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~40'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~1 lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~40 } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 9.600 ns lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~24 4 COMB LC4_G32 1 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 9.600 ns; Loc. = LC4_G32; Fanout = 1; COMB Node = 'lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~24'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~40 lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~24 } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 14.700 ns lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~5 5 COMB LC7_G33 1 " "Info: 5: + IC(2.700 ns) + CELL(2.400 ns) = 14.700 ns; Loc. = LC7_G33; Fanout = 1; COMB Node = 'lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~5'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~24 lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~5 } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 17.900 ns lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~8 6 COMB LC6_G33 32 " "Info: 6: + IC(0.500 ns) + CELL(2.700 ns) = 17.900 ns; Loc. = LC6_G33; Fanout = 32; COMB Node = 'lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~8'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~5 lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~8 } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.000 ns) 23.100 ns lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] 7 REG LC3_G35 7 " "Info: 7: + IC(3.200 ns) + CELL(2.000 ns) = 23.100 ns; Loc. = LC3_G35; Fanout = 7; REG Node = 'lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~8 lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.500 ns ( 58.44 % ) " "Info: Total cell delay = 13.500 ns ( 58.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.600 ns ( 41.56 % ) " "Info: Total interconnect delay = 9.600 ns ( 41.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.100 ns" { lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~1 lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~40 lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~24 lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~5 lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~8 lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "23.100 ns" { lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~1 {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~40 {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~24 {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~5 {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~8 {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 2.700ns 0.500ns 0.000ns 2.700ns 0.500ns 3.200ns } { 0.000ns 2.700ns 1.700ns 2.000ns 2.400ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 46 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 46; CLK Node = 'clk'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] 2 REG LC3_G35 7 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC3_G35; Fanout = 7; REG Node = 'lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 46 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 46; CLK Node = 'clk'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter:clock_count_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\] 2 REG LC2_G33 5 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_G33; Fanout = 5; REG Node = 'lpm_counter:clock_count_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\]'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.100 ns" { lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~1 lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~40 lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~24 lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~5 lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~8 lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "23.100 ns" { lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~1 {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~40 {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~24 {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~5 {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~8 {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 2.700ns 0.500ns 0.000ns 2.700ns 0.500ns 3.200ns } { 0.000ns 2.700ns 1.700ns 2.000ns 2.400ns 2.700ns 2.000ns } "" } } { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rs_flipflop:main_rs\|q count_up clk 15.900 ns register " "Info: tsu for register \"rs_flipflop:main_rs\|q\" (data pin = \"count_up\", clock pin = \"clk\") is 15.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.300 ns + Longest pin register " "Info: + Longest pin to register delay is 20.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns count_up 1 PIN PIN_29 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 1; PIN Node = 'count_up'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_up } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.000 ns) + CELL(2.000 ns) 20.300 ns rs_flipflop:main_rs\|q 2 REG LC1_G35 4 " "Info: 2: + IC(8.000 ns) + CELL(2.000 ns) = 20.300 ns; Loc. = LC1_G35; Fanout = 4; REG Node = 'rs_flipflop:main_rs\|q'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { count_up rs_flipflop:main_rs|q } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.300 ns ( 60.59 % ) " "Info: Total cell delay = 12.300 ns ( 60.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.000 ns ( 39.41 % ) " "Info: Total interconnect delay = 8.000 ns ( 39.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "20.300 ns" { count_up rs_flipflop:main_rs|q } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "20.300 ns" { count_up {} count_up~out {} rs_flipflop:main_rs|q {} } { 0.000ns 0.000ns 8.000ns } { 0.000ns 10.300ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 46 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 46; CLK Node = 'clk'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns rs_flipflop:main_rs\|q 2 REG LC1_G35 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_G35; Fanout = 4; REG Node = 'rs_flipflop:main_rs\|q'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk rs_flipflop:main_rs|q } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk rs_flipflop:main_rs|q } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} rs_flipflop:main_rs|q {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "20.300 ns" { count_up rs_flipflop:main_rs|q } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "20.300 ns" { count_up {} count_up~out {} rs_flipflop:main_rs|q {} } { 0.000ns 0.000ns 8.000ns } { 0.000ns 10.300ns 2.000ns } "" } } { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk rs_flipflop:main_rs|q } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} rs_flipflop:main_rs|q {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segm_o2\[7\] my8bitdisplay:unitdisp\|result\[7\] 17.400 ns register " "Info: tco from clock \"clk\" to destination pin \"segm_o2\[7\]\" through register \"my8bitdisplay:unitdisp\|result\[7\]\" is 17.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 46 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 46; CLK Node = 'clk'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns my8bitdisplay:unitdisp\|result\[7\] 2 REG LC7_C40 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC7_C40; Fanout = 1; REG Node = 'my8bitdisplay:unitdisp\|result\[7\]'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk my8bitdisplay:unitdisp|result[7] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk my8bitdisplay:unitdisp|result[7] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} my8bitdisplay:unitdisp|result[7] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.000 ns + Longest register pin " "Info: + Longest register to pin delay is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my8bitdisplay:unitdisp\|result\[7\] 1 REG LC7_C40 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_C40; Fanout = 1; REG Node = 'my8bitdisplay:unitdisp\|result\[7\]'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { my8bitdisplay:unitdisp|result[7] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(5.000 ns) 9.000 ns segm_o2\[7\] 2 PIN PIN_17 0 " "Info: 2: + IC(4.000 ns) + CELL(5.000 ns) = 9.000 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'segm_o2\[7\]'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { my8bitdisplay:unitdisp|result[7] segm_o2[7] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 55.56 % ) " "Info: Total cell delay = 5.000 ns ( 55.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 44.44 % ) " "Info: Total interconnect delay = 4.000 ns ( 44.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { my8bitdisplay:unitdisp|result[7] segm_o2[7] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { my8bitdisplay:unitdisp|result[7] {} segm_o2[7] {} } { 0.000ns 4.000ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk my8bitdisplay:unitdisp|result[7] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} my8bitdisplay:unitdisp|result[7] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { my8bitdisplay:unitdisp|result[7] segm_o2[7] } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { my8bitdisplay:unitdisp|result[7] {} segm_o2[7] {} } { 0.000ns 4.000ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rs_flipflop:main_rs\|q count_down clk -10.000 ns register " "Info: th for register \"rs_flipflop:main_rs\|q\" (data pin = \"count_down\", clock pin = \"clk\") is -10.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 46 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 46; CLK Node = 'clk'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns rs_flipflop:main_rs\|q 2 REG LC1_G35 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_G35; Fanout = 4; REG Node = 'rs_flipflop:main_rs\|q'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk rs_flipflop:main_rs|q } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk rs_flipflop:main_rs|q } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} rs_flipflop:main_rs|q {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 20.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns count_down 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'count_down'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_down } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.100 ns) + CELL(1.700 ns) 20.100 ns rs_flipflop:main_rs\|q 2 REG LC1_G35 4 " "Info: 2: + IC(8.100 ns) + CELL(1.700 ns) = 20.100 ns; Loc. = LC1_G35; Fanout = 4; REG Node = 'rs_flipflop:main_rs\|q'" {  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { count_down rs_flipflop:main_rs|q } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 59.70 % ) " "Info: Total cell delay = 12.000 ns ( 59.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.100 ns ( 40.30 % ) " "Info: Total interconnect delay = 8.100 ns ( 40.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "20.100 ns" { count_down rs_flipflop:main_rs|q } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "20.100 ns" { count_down {} count_down~out {} rs_flipflop:main_rs|q {} } { 0.000ns 0.000ns 8.100ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk rs_flipflop:main_rs|q } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} rs_flipflop:main_rs|q {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera quartus/quartus/bin/TimingClosureFloorplan.fld" "" "20.100 ns" { count_down rs_flipflop:main_rs|q } "NODE_NAME" } } { "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera quartus/quartus/bin/Technology_Viewer.qrui" "20.100 ns" { count_down {} count_down~out {} rs_flipflop:main_rs|q {} } { 0.000ns 0.000ns 8.100ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 14:43:28 2018 " "Info: Processing ended: Wed Jan 24 14:43:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Info: Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
