<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="@W [RTGEN-101] Port 'pulse_cir_avg/threshold_V' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="pulse_cir_avg" solutionName="solution1" date="2018-10-31T20:06:43.184-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'rd_cnt_V' is power-on initialization." projectName="pulse_cir_avg" solutionName="solution1" date="2018-10-31T20:06:43.148-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'out_sample_cnt_V' is power-on initialization." projectName="pulse_cir_avg" solutionName="solution1" date="2018-10-31T20:06:43.073-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'blk_cnt_V' is power-on initialization." projectName="pulse_cir_avg" solutionName="solution1" date="2018-10-31T20:06:43.072-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'data_in_reg_V' is power-on initialization." projectName="pulse_cir_avg" solutionName="solution1" date="2018-10-31T20:06:43.070-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'wr_cnt_V' is power-on initialization." projectName="pulse_cir_avg" solutionName="solution1" date="2018-10-31T20:06:43.069-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'data_in_valid_V' is power-on initialization." projectName="pulse_cir_avg" solutionName="solution1" date="2018-10-31T20:06:43.068-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'avg_size_reg_V' is power-on initialization." projectName="pulse_cir_avg" solutionName="solution1" date="2018-10-31T20:06:43.067-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'seq_len_reg_V' is power-on initialization." projectName="pulse_cir_avg" solutionName="solution1" date="2018-10-31T20:06:43.066-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'currentState' is power-on initialization." projectName="pulse_cir_avg" solutionName="solution1" date="2018-10-31T20:06:43.064-0700" type="Warning"/>
        <logs message="@W [ANALYSIS-52] Setting false inter dependency for variable 'pfetch_data.V'." projectName="pulse_cir_avg" solutionName="solution1" date="2018-10-31T20:06:42.952-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
