// Seed: 4246753919
module module_0 (
    output tri0 id_0,
    input  wand id_1
);
  assign id_0 = 1;
  assign id_0 = 1 !=? id_1 && id_1;
  assign id_0 = id_1;
  id_3 :
  assert property (@(id_1 or posedge id_1) 1)
  else;
  wand id_4 = id_1;
  assign id_3 = id_3;
  assign id_0 = id_4 - 1;
  tri0 id_5;
  assign id_0 = id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1
    , id_31,
    output tri0 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output wor id_5,
    output tri1 id_6,
    input supply1 id_7,
    input tri id_8,
    output logic id_9,
    input tri1 id_10,
    input tri0 id_11,
    input uwire id_12,
    output tri1 id_13,
    input tri0 id_14,
    input wire id_15,
    input wire id_16,
    input wand id_17,
    output wand id_18,
    input tri1 id_19,
    input supply0 id_20,
    input logic id_21,
    output wire id_22,
    input tri0 id_23,
    input tri1 id_24,
    input tri0 id_25
    , id_32,
    output wor id_26,
    input supply0 id_27,
    output wire id_28,
    input wor id_29
);
  always begin
    id_9 <= id_21;
  end
  module_0(
      id_4, id_23
  );
endmodule
