#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Jun 22 16:48:38 2017
# Process ID: 10016
# Current directory: E:/vivado project/kb/kb.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: E:/vivado project/kb/kb.runs/synth_1/design_1_wrapper.vds
# Journal file: E:/vivado project/kb/kb.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 235.797 ; gain = 13.148
Command: synth_design -top design_1_wrapper -part xc7a35tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2132 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 318.332 ; gain = 75.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_controller_0_0' [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/realtime/design_1_controller_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_controller_0_0' (1#1) [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/realtime/design_1_controller_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dis_common_0_0' [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/realtime/design_1_dis_common_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dis_common_0_0' (2#1) [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/realtime/design_1_dis_common_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dis_common_1_0' [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/realtime/design_1_dis_common_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dis_common_1_0' (3#1) [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/realtime/design_1_dis_common_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dis_floor_0_0' [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/realtime/design_1_dis_floor_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dis_floor_0_0' (4#1) [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/realtime/design_1_dis_floor_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dis_time_0_0' [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/realtime/design_1_dis_time_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dis_time_0_0' (5#1) [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/realtime/design_1_dis_time_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_kb_0_0' [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/realtime/design_1_kb_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_kb_0_0' (6#1) [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/realtime/design_1_kb_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_one_HZ_time_0_0' [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/realtime/design_1_one_HZ_time_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_one_HZ_time_0_0' (7#1) [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/realtime/design_1_one_HZ_time_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_one_three_0_0' [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/realtime/design_1_one_three_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_one_three_0_0' (8#1) [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/realtime/design_1_one_three_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (9#1) [E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (10#1) [E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 357.410 ; gain = 114.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 357.410 ; gain = 114.121
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/dcp17/design_1_dis_common_0_0_in_context.xdc] for cell 'design_1_i/dis_common_0'
Finished Parsing XDC File [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/dcp17/design_1_dis_common_0_0_in_context.xdc] for cell 'design_1_i/dis_common_0'
Parsing XDC File [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/dcp19/design_1_dis_floor_0_0_in_context.xdc] for cell 'design_1_i/dis_floor_0'
Finished Parsing XDC File [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/dcp19/design_1_dis_floor_0_0_in_context.xdc] for cell 'design_1_i/dis_floor_0'
Parsing XDC File [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/dcp21/design_1_one_HZ_time_0_0_in_context.xdc] for cell 'design_1_i/one_HZ_time_0'
Finished Parsing XDC File [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/dcp21/design_1_one_HZ_time_0_0_in_context.xdc] for cell 'design_1_i/one_HZ_time_0'
Parsing XDC File [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/dcp23/design_1_dis_common_1_0_in_context.xdc] for cell 'design_1_i/dis_common_1'
Finished Parsing XDC File [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/dcp23/design_1_dis_common_1_0_in_context.xdc] for cell 'design_1_i/dis_common_1'
Parsing XDC File [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/dcp25/design_1_dis_time_0_0_in_context.xdc] for cell 'design_1_i/dis_time_0'
Finished Parsing XDC File [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/dcp25/design_1_dis_time_0_0_in_context.xdc] for cell 'design_1_i/dis_time_0'
Parsing XDC File [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/dcp27/design_1_controller_0_0_in_context.xdc] for cell 'design_1_i/controller_0'
Finished Parsing XDC File [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/dcp27/design_1_controller_0_0_in_context.xdc] for cell 'design_1_i/controller_0'
Parsing XDC File [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/dcp29/design_1_one_three_0_0_in_context.xdc] for cell 'design_1_i/one_three_0'
Finished Parsing XDC File [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/dcp29/design_1_one_three_0_0_in_context.xdc] for cell 'design_1_i/one_three_0'
Parsing XDC File [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/dcp31/design_1_kb_0_0_in_context.xdc] for cell 'design_1_i/kb_0'
Finished Parsing XDC File [E:/vivado project/kb/kb.runs/synth_1/.Xil/Vivado-10016-DESKTOP-BAH3KM4/dcp31/design_1_kb_0_0_in_context.xdc] for cell 'design_1_i/kb_0'
Parsing XDC File [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc]
WARNING: [Vivado 12-584] No ports matched 'one_three_clk'. [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'clkout1'. [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'stop'. [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc:9]
WARNING: [Vivado 12-584] No ports matched 't_floor[4]'. [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc:32]
WARNING: [Vivado 12-584] No ports matched 't_floor[3]'. [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc:33]
WARNING: [Vivado 12-584] No ports matched 't_floor[2]'. [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc:34]
WARNING: [Vivado 12-584] No ports matched 't_floor[1]'. [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc:35]
WARNING: [Vivado 12-584] No ports matched 't_floor[0]'. [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'one_three_clk'. [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'clkout1'. [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'stop'. [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc:46]
WARNING: [Vivado 12-584] No ports matched 't_floor[4]'. [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc:69]
WARNING: [Vivado 12-584] No ports matched 't_floor[3]'. [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc:70]
WARNING: [Vivado 12-584] No ports matched 't_floor[2]'. [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc:71]
WARNING: [Vivado 12-584] No ports matched 't_floor[1]'. [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc:72]
WARNING: [Vivado 12-584] No ports matched 't_floor[0]'. [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc:73]
Finished Parsing XDC File [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado project/kb/kb.srcs/constrs_1/new/kb.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/vivado project/kb/kb.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/vivado project/kb/kb.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 607.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 607.754 ; gain = 364.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 607.754 ; gain = 364.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dis_common_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dis_common_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dis_floor_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dis_time_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/kb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/one_HZ_time_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/one_three_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 607.754 ; gain = 364.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 607.754 ; gain = 364.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 607.754 ; gain = 364.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 608.762 ; gain = 365.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 608.762 ; gain = 365.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 617.902 ; gain = 374.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 617.902 ; gain = 374.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 617.902 ; gain = 374.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 617.902 ; gain = 374.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 617.902 ; gain = 374.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 617.902 ; gain = 374.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 617.902 ; gain = 374.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |design_1_controller_0_0  |         1|
|2     |design_1_dis_common_0_0  |         1|
|3     |design_1_dis_common_1_0  |         1|
|4     |design_1_dis_floor_0_0   |         1|
|5     |design_1_dis_time_0_0    |         1|
|6     |design_1_kb_0_0          |         1|
|7     |design_1_one_HZ_time_0_0 |         1|
|8     |design_1_one_three_0_0   |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |design_1_controller_0_0  |     1|
|2     |design_1_dis_common_0_0  |     1|
|3     |design_1_dis_common_1_0  |     1|
|4     |design_1_dis_floor_0_0   |     1|
|5     |design_1_dis_time_0_0    |     1|
|6     |design_1_kb_0_0          |     1|
|7     |design_1_one_HZ_time_0_0 |     1|
|8     |design_1_one_three_0_0   |     1|
|9     |IBUF                     |     6|
|10    |OBUF                     |    22|
+------+-------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   103|
|2     |  design_1_i |design_1 |    75|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 617.902 ; gain = 374.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 617.902 ; gain = 124.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 617.902 ; gain = 374.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

34 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 629.426 ; gain = 393.629
INFO: [Common 17-1381] The checkpoint 'E:/vivado project/kb/kb.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 629.426 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 22 16:49:54 2017...
