{
  "design": {
    "design_info": {
      "boundary_crc": "0xE251CDEDBBE72B11",
      "device": "xc7z010clg400-1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1"
    },
    "design_tree": {
      "vio_0": "",
      "ila_0": "",
      "clk_wiz": "",
      "c_counter_binary_0": "",
      "xlslice_0": "",
      "util_vector_logic_0": "",
      "adder_tree16_32_0": "",
      "RO_counter_0": "",
      "RO_counter_1": "",
      "RO_counter_10": "",
      "RO_counter_11": "",
      "RO_counter_12": "",
      "RO_counter_13": "",
      "RO_counter_14": "",
      "RO_counter_15": "",
      "RO_counter_2": "",
      "RO_counter_3": "",
      "RO_counter_4": "",
      "RO_counter_5": "",
      "RO_counter_6": "",
      "RO_counter_7": "",
      "RO_counter_8": "",
      "RO_counter_9": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "design_1_vio_0_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "2"
          },
          "C_NUM_PROBE_OUT": {
            "value": "2"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_0_0",
        "parameters": {
          "ALL_PROBE_SAME_MU": {
            "value": "false"
          },
          "C_DATA_DEPTH": {
            "value": "16384"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "5"
          },
          "C_PROBE1_TYPE": {
            "value": "1"
          },
          "C_PROBE1_WIDTH": {
            "value": "36"
          },
          "C_PROBE2_TYPE": {
            "value": "1"
          },
          "C_PROBE2_WIDTH": {
            "value": "32"
          },
          "C_PROBE3_TYPE": {
            "value": "1"
          },
          "C_PROBE3_WIDTH": {
            "value": "32"
          },
          "C_PROBE4_WIDTH": {
            "value": "16"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_3",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "c_counter_binary_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "design_1_c_counter_binary_0_0",
        "parameters": {
          "CE": {
            "value": "true"
          },
          "SCLR": {
            "value": "true"
          },
          "SSET": {
            "value": "false"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "15"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "adder_tree16_32_0": {
        "vlnv": "xilinx.com:module_ref:adder_tree16_32:1.0",
        "xci_name": "design_1_adder_tree16_32_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adder_tree16_32",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in4": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in5": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in6": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in7": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in8": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in9": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in10": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in11": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in12": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in13": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in14": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in15": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "z": {
            "direction": "O",
            "left": "35",
            "right": "0"
          }
        }
      },
      "RO_counter_0": {
        "vlnv": "xilinx.com:module_ref:RO_counter:1.0",
        "xci_name": "design_1_RO_counter_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RO_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RO_counter_1": {
        "vlnv": "xilinx.com:module_ref:RO_counter:1.0",
        "xci_name": "design_1_RO_counter_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RO_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RO_counter_10": {
        "vlnv": "xilinx.com:module_ref:RO_counter:1.0",
        "xci_name": "design_1_RO_counter_0_10",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RO_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RO_counter_11": {
        "vlnv": "xilinx.com:module_ref:RO_counter:1.0",
        "xci_name": "design_1_RO_counter_0_11",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RO_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RO_counter_12": {
        "vlnv": "xilinx.com:module_ref:RO_counter:1.0",
        "xci_name": "design_1_RO_counter_0_12",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RO_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RO_counter_13": {
        "vlnv": "xilinx.com:module_ref:RO_counter:1.0",
        "xci_name": "design_1_RO_counter_0_13",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RO_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RO_counter_14": {
        "vlnv": "xilinx.com:module_ref:RO_counter:1.0",
        "xci_name": "design_1_RO_counter_0_14",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RO_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RO_counter_15": {
        "vlnv": "xilinx.com:module_ref:RO_counter:1.0",
        "xci_name": "design_1_RO_counter_0_15",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RO_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RO_counter_2": {
        "vlnv": "xilinx.com:module_ref:RO_counter:1.0",
        "xci_name": "design_1_RO_counter_0_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RO_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RO_counter_3": {
        "vlnv": "xilinx.com:module_ref:RO_counter:1.0",
        "xci_name": "design_1_RO_counter_0_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RO_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RO_counter_4": {
        "vlnv": "xilinx.com:module_ref:RO_counter:1.0",
        "xci_name": "design_1_RO_counter_0_4",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RO_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RO_counter_5": {
        "vlnv": "xilinx.com:module_ref:RO_counter:1.0",
        "xci_name": "design_1_RO_counter_0_5",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RO_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RO_counter_6": {
        "vlnv": "xilinx.com:module_ref:RO_counter:1.0",
        "xci_name": "design_1_RO_counter_0_6",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RO_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RO_counter_7": {
        "vlnv": "xilinx.com:module_ref:RO_counter:1.0",
        "xci_name": "design_1_RO_counter_0_7",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RO_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RO_counter_8": {
        "vlnv": "xilinx.com:module_ref:RO_counter:1.0",
        "xci_name": "design_1_RO_counter_0_8",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RO_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RO_counter_9": {
        "vlnv": "xilinx.com:module_ref:RO_counter:1.0",
        "xci_name": "design_1_RO_counter_0_9",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RO_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "ring_osc_top_0_monitor_count": {
        "ports": [
          "adder_tree16_32_0/z",
          "ila_0/probe1",
          "vio_0/probe_in0"
        ]
      },
      "Net": {
        "ports": [
          "clk_wiz/clk_out1",
          "vio_0/clk",
          "c_counter_binary_0/CLK",
          "ila_0/clk"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz/reset"
        ]
      },
      "RO_counter_0_count": {
        "ports": [
          "RO_counter_0/count",
          "ila_0/probe2",
          "adder_tree16_32_0/in0"
        ]
      },
      "RO_counter_1_count": {
        "ports": [
          "RO_counter_1/count",
          "ila_0/probe3",
          "adder_tree16_32_0/in1"
        ]
      },
      "RO_counter_2_count": {
        "ports": [
          "RO_counter_2/count",
          "adder_tree16_32_0/in2"
        ]
      },
      "RO_counter_3_count": {
        "ports": [
          "RO_counter_3/count",
          "adder_tree16_32_0/in3"
        ]
      },
      "RO_counter_4_count": {
        "ports": [
          "RO_counter_4/count",
          "adder_tree16_32_0/in4"
        ]
      },
      "RO_counter_5_count": {
        "ports": [
          "RO_counter_5/count",
          "adder_tree16_32_0/in5"
        ]
      },
      "RO_counter_6_count": {
        "ports": [
          "RO_counter_6/count",
          "adder_tree16_32_0/in6"
        ]
      },
      "RO_counter_7_count": {
        "ports": [
          "RO_counter_7/count",
          "adder_tree16_32_0/in7"
        ]
      },
      "RO_counter_8_count": {
        "ports": [
          "RO_counter_8/count",
          "adder_tree16_32_0/in8"
        ]
      },
      "RO_counter_9_count": {
        "ports": [
          "RO_counter_9/count",
          "adder_tree16_32_0/in9"
        ]
      },
      "RO_counter_10_count": {
        "ports": [
          "RO_counter_10/count",
          "adder_tree16_32_0/in10"
        ]
      },
      "RO_counter_11_count": {
        "ports": [
          "RO_counter_11/count",
          "adder_tree16_32_0/in11"
        ]
      },
      "RO_counter_12_count": {
        "ports": [
          "RO_counter_12/count",
          "adder_tree16_32_0/in12"
        ]
      },
      "RO_counter_13_count": {
        "ports": [
          "RO_counter_13/count",
          "adder_tree16_32_0/in13"
        ]
      },
      "RO_counter_14_count": {
        "ports": [
          "RO_counter_14/count",
          "adder_tree16_32_0/in14"
        ]
      },
      "RO_counter_15_count": {
        "ports": [
          "RO_counter_15/count",
          "adder_tree16_32_0/in15"
        ]
      },
      "Net2": {
        "ports": [
          "vio_0/probe_out0",
          "c_counter_binary_0/SCLR",
          "RO_counter_0/reset",
          "RO_counter_1/reset",
          "RO_counter_10/reset",
          "RO_counter_11/reset",
          "RO_counter_12/reset",
          "RO_counter_13/reset",
          "RO_counter_14/reset",
          "RO_counter_15/reset",
          "RO_counter_2/reset",
          "RO_counter_3/reset",
          "RO_counter_4/reset",
          "RO_counter_5/reset",
          "RO_counter_6/reset",
          "RO_counter_7/reset",
          "RO_counter_8/reset",
          "RO_counter_9/reset"
        ]
      },
      "vio_0_probe_out1": {
        "ports": [
          "util_vector_logic_0/Res",
          "ila_0/probe0",
          "vio_0/probe_in1",
          "RO_counter_0/enable",
          "RO_counter_1/enable",
          "RO_counter_10/enable",
          "RO_counter_11/enable",
          "RO_counter_12/enable",
          "RO_counter_13/enable",
          "RO_counter_14/enable",
          "RO_counter_15/enable",
          "RO_counter_2/enable",
          "RO_counter_3/enable",
          "RO_counter_4/enable",
          "RO_counter_5/enable",
          "RO_counter_6/enable",
          "RO_counter_7/enable",
          "RO_counter_8/enable",
          "RO_counter_9/enable"
        ]
      },
      "c_counter_binary_0_Q": {
        "ports": [
          "c_counter_binary_0/Q",
          "xlslice_0/Din",
          "ila_0/probe4"
        ]
      },
      "vio_0_probe_out2": {
        "ports": [
          "vio_0/probe_out1",
          "c_counter_binary_0/CE",
          "util_vector_logic_0/Op2"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "util_vector_logic_0/Op1"
        ]
      }
    }
  }
}