
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bridge_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401d68 <.init>:
  401d68:	stp	x29, x30, [sp, #-16]!
  401d6c:	mov	x29, sp
  401d70:	bl	4023f0 <ferror@plt+0x60>
  401d74:	ldp	x29, x30, [sp], #16
  401d78:	ret

Disassembly of section .plt:

0000000000401d80 <memcpy@plt-0x20>:
  401d80:	stp	x16, x30, [sp, #-16]!
  401d84:	adrp	x16, 422000 <ferror@plt+0x1fc70>
  401d88:	ldr	x17, [x16, #4088]
  401d8c:	add	x16, x16, #0xff8
  401d90:	br	x17
  401d94:	nop
  401d98:	nop
  401d9c:	nop

0000000000401da0 <memcpy@plt>:
  401da0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401da4:	ldr	x17, [x16]
  401da8:	add	x16, x16, #0x0
  401dac:	br	x17

0000000000401db0 <freopen64@plt>:
  401db0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401db4:	ldr	x17, [x16, #8]
  401db8:	add	x16, x16, #0x8
  401dbc:	br	x17

0000000000401dc0 <recvmsg@plt>:
  401dc0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401dc4:	ldr	x17, [x16, #16]
  401dc8:	add	x16, x16, #0x10
  401dcc:	br	x17

0000000000401dd0 <strtoul@plt>:
  401dd0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401dd4:	ldr	x17, [x16, #24]
  401dd8:	add	x16, x16, #0x18
  401ddc:	br	x17

0000000000401de0 <strlen@plt>:
  401de0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401de4:	ldr	x17, [x16, #32]
  401de8:	add	x16, x16, #0x20
  401dec:	br	x17

0000000000401df0 <exit@plt>:
  401df0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401df4:	ldr	x17, [x16, #40]
  401df8:	add	x16, x16, #0x28
  401dfc:	br	x17

0000000000401e00 <mount@plt>:
  401e00:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401e04:	ldr	x17, [x16, #48]
  401e08:	add	x16, x16, #0x30
  401e0c:	br	x17

0000000000401e10 <perror@plt>:
  401e10:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401e14:	ldr	x17, [x16, #56]
  401e18:	add	x16, x16, #0x38
  401e1c:	br	x17

0000000000401e20 <strtoll@plt>:
  401e20:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401e24:	ldr	x17, [x16, #64]
  401e28:	add	x16, x16, #0x40
  401e2c:	br	x17

0000000000401e30 <strtod@plt>:
  401e30:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401e34:	ldr	x17, [x16, #72]
  401e38:	add	x16, x16, #0x48
  401e3c:	br	x17

0000000000401e40 <geteuid@plt>:
  401e40:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401e44:	ldr	x17, [x16, #80]
  401e48:	add	x16, x16, #0x50
  401e4c:	br	x17

0000000000401e50 <sethostent@plt>:
  401e50:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401e54:	ldr	x17, [x16, #88]
  401e58:	add	x16, x16, #0x58
  401e5c:	br	x17

0000000000401e60 <bind@plt>:
  401e60:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401e64:	ldr	x17, [x16, #96]
  401e68:	add	x16, x16, #0x60
  401e6c:	br	x17

0000000000401e70 <ftell@plt>:
  401e70:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401e74:	ldr	x17, [x16, #104]
  401e78:	add	x16, x16, #0x68
  401e7c:	br	x17

0000000000401e80 <sprintf@plt>:
  401e80:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401e84:	ldr	x17, [x16, #112]
  401e88:	add	x16, x16, #0x70
  401e8c:	br	x17

0000000000401e90 <getuid@plt>:
  401e90:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401e94:	ldr	x17, [x16, #120]
  401e98:	add	x16, x16, #0x78
  401e9c:	br	x17

0000000000401ea0 <putc@plt>:
  401ea0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401ea4:	ldr	x17, [x16, #128]
  401ea8:	add	x16, x16, #0x80
  401eac:	br	x17

0000000000401eb0 <opendir@plt>:
  401eb0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401eb4:	ldr	x17, [x16, #136]
  401eb8:	add	x16, x16, #0x88
  401ebc:	br	x17

0000000000401ec0 <strftime@plt>:
  401ec0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401ec4:	ldr	x17, [x16, #144]
  401ec8:	add	x16, x16, #0x90
  401ecc:	br	x17

0000000000401ed0 <fputc@plt>:
  401ed0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401ed4:	ldr	x17, [x16, #152]
  401ed8:	add	x16, x16, #0x98
  401edc:	br	x17

0000000000401ee0 <unshare@plt>:
  401ee0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401ee4:	ldr	x17, [x16, #160]
  401ee8:	add	x16, x16, #0xa0
  401eec:	br	x17

0000000000401ef0 <snprintf@plt>:
  401ef0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401ef4:	ldr	x17, [x16, #168]
  401ef8:	add	x16, x16, #0xa8
  401efc:	br	x17

0000000000401f00 <umount2@plt>:
  401f00:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401f04:	ldr	x17, [x16, #176]
  401f08:	add	x16, x16, #0xb0
  401f0c:	br	x17

0000000000401f10 <fileno@plt>:
  401f10:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401f14:	ldr	x17, [x16, #184]
  401f18:	add	x16, x16, #0xb8
  401f1c:	br	x17

0000000000401f20 <localtime@plt>:
  401f20:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401f24:	ldr	x17, [x16, #192]
  401f28:	add	x16, x16, #0xc0
  401f2c:	br	x17

0000000000401f30 <fclose@plt>:
  401f30:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401f34:	ldr	x17, [x16, #200]
  401f38:	add	x16, x16, #0xc8
  401f3c:	br	x17

0000000000401f40 <time@plt>:
  401f40:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401f44:	ldr	x17, [x16, #208]
  401f48:	add	x16, x16, #0xd0
  401f4c:	br	x17

0000000000401f50 <malloc@plt>:
  401f50:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401f54:	ldr	x17, [x16, #216]
  401f58:	add	x16, x16, #0xd8
  401f5c:	br	x17

0000000000401f60 <setsockopt@plt>:
  401f60:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401f64:	ldr	x17, [x16, #224]
  401f68:	add	x16, x16, #0xe0
  401f6c:	br	x17

0000000000401f70 <__isoc99_fscanf@plt>:
  401f70:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401f74:	ldr	x17, [x16, #232]
  401f78:	add	x16, x16, #0xe8
  401f7c:	br	x17

0000000000401f80 <__libc_start_main@plt>:
  401f80:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401f84:	ldr	x17, [x16, #240]
  401f88:	add	x16, x16, #0xf0
  401f8c:	br	x17

0000000000401f90 <strcat@plt>:
  401f90:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401f94:	ldr	x17, [x16, #248]
  401f98:	add	x16, x16, #0xf8
  401f9c:	br	x17

0000000000401fa0 <if_indextoname@plt>:
  401fa0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401fa4:	ldr	x17, [x16, #256]
  401fa8:	add	x16, x16, #0x100
  401fac:	br	x17

0000000000401fb0 <memset@plt>:
  401fb0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401fb4:	ldr	x17, [x16, #264]
  401fb8:	add	x16, x16, #0x108
  401fbc:	br	x17

0000000000401fc0 <gettimeofday@plt>:
  401fc0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401fc4:	ldr	x17, [x16, #272]
  401fc8:	add	x16, x16, #0x110
  401fcc:	br	x17

0000000000401fd0 <sendmsg@plt>:
  401fd0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401fd4:	ldr	x17, [x16, #280]
  401fd8:	add	x16, x16, #0x118
  401fdc:	br	x17

0000000000401fe0 <cap_get_flag@plt>:
  401fe0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401fe4:	ldr	x17, [x16, #288]
  401fe8:	add	x16, x16, #0x120
  401fec:	br	x17

0000000000401ff0 <bcmp@plt>:
  401ff0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401ff4:	ldr	x17, [x16, #296]
  401ff8:	add	x16, x16, #0x128
  401ffc:	br	x17

0000000000402000 <strcasecmp@plt>:
  402000:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402004:	ldr	x17, [x16, #304]
  402008:	add	x16, x16, #0x130
  40200c:	br	x17

0000000000402010 <realloc@plt>:
  402010:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402014:	ldr	x17, [x16, #312]
  402018:	add	x16, x16, #0x138
  40201c:	br	x17

0000000000402020 <cap_set_proc@plt>:
  402020:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402024:	ldr	x17, [x16, #320]
  402028:	add	x16, x16, #0x140
  40202c:	br	x17

0000000000402030 <strdup@plt>:
  402030:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402034:	ldr	x17, [x16, #328]
  402038:	add	x16, x16, #0x148
  40203c:	br	x17

0000000000402040 <closedir@plt>:
  402040:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402044:	ldr	x17, [x16, #336]
  402048:	add	x16, x16, #0x150
  40204c:	br	x17

0000000000402050 <strerror@plt>:
  402050:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402054:	ldr	x17, [x16, #344]
  402058:	add	x16, x16, #0x158
  40205c:	br	x17

0000000000402060 <close@plt>:
  402060:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402064:	ldr	x17, [x16, #352]
  402068:	add	x16, x16, #0x160
  40206c:	br	x17

0000000000402070 <strrchr@plt>:
  402070:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402074:	ldr	x17, [x16, #360]
  402078:	add	x16, x16, #0x168
  40207c:	br	x17

0000000000402080 <recv@plt>:
  402080:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402084:	ldr	x17, [x16, #368]
  402088:	add	x16, x16, #0x170
  40208c:	br	x17

0000000000402090 <__gmon_start__@plt>:
  402090:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402094:	ldr	x17, [x16, #376]
  402098:	add	x16, x16, #0x178
  40209c:	br	x17

00000000004020a0 <abort@plt>:
  4020a0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  4020a4:	ldr	x17, [x16, #384]
  4020a8:	add	x16, x16, #0x180
  4020ac:	br	x17

00000000004020b0 <feof@plt>:
  4020b0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  4020b4:	ldr	x17, [x16, #392]
  4020b8:	add	x16, x16, #0x188
  4020bc:	br	x17

00000000004020c0 <puts@plt>:
  4020c0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  4020c4:	ldr	x17, [x16, #400]
  4020c8:	add	x16, x16, #0x190
  4020cc:	br	x17

00000000004020d0 <strcmp@plt>:
  4020d0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  4020d4:	ldr	x17, [x16, #408]
  4020d8:	add	x16, x16, #0x198
  4020dc:	br	x17

00000000004020e0 <__ctype_b_loc@plt>:
  4020e0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  4020e4:	ldr	x17, [x16, #416]
  4020e8:	add	x16, x16, #0x1a0
  4020ec:	br	x17

00000000004020f0 <strtol@plt>:
  4020f0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  4020f4:	ldr	x17, [x16, #424]
  4020f8:	add	x16, x16, #0x1a8
  4020fc:	br	x17

0000000000402100 <cap_get_proc@plt>:
  402100:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402104:	ldr	x17, [x16, #432]
  402108:	add	x16, x16, #0x1b0
  40210c:	br	x17

0000000000402110 <fread@plt>:
  402110:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402114:	ldr	x17, [x16, #440]
  402118:	add	x16, x16, #0x1b8
  40211c:	br	x17

0000000000402120 <gethostbyaddr@plt>:
  402120:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402124:	ldr	x17, [x16, #448]
  402128:	add	x16, x16, #0x1c0
  40212c:	br	x17

0000000000402130 <statvfs64@plt>:
  402130:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402134:	ldr	x17, [x16, #456]
  402138:	add	x16, x16, #0x1c8
  40213c:	br	x17

0000000000402140 <free@plt>:
  402140:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402144:	ldr	x17, [x16, #464]
  402148:	add	x16, x16, #0x1d0
  40214c:	br	x17

0000000000402150 <inet_pton@plt>:
  402150:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402154:	ldr	x17, [x16, #472]
  402158:	add	x16, x16, #0x1d8
  40215c:	br	x17

0000000000402160 <readdir64@plt>:
  402160:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402164:	ldr	x17, [x16, #480]
  402168:	add	x16, x16, #0x1e0
  40216c:	br	x17

0000000000402170 <send@plt>:
  402170:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402174:	ldr	x17, [x16, #488]
  402178:	add	x16, x16, #0x1e8
  40217c:	br	x17

0000000000402180 <strspn@plt>:
  402180:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402184:	ldr	x17, [x16, #496]
  402188:	add	x16, x16, #0x1f0
  40218c:	br	x17

0000000000402190 <strchr@plt>:
  402190:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402194:	ldr	x17, [x16, #504]
  402198:	add	x16, x16, #0x1f8
  40219c:	br	x17

00000000004021a0 <strtoull@plt>:
  4021a0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  4021a4:	ldr	x17, [x16, #512]
  4021a8:	add	x16, x16, #0x200
  4021ac:	br	x17

00000000004021b0 <fwrite@plt>:
  4021b0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  4021b4:	ldr	x17, [x16, #520]
  4021b8:	add	x16, x16, #0x208
  4021bc:	br	x17

00000000004021c0 <socket@plt>:
  4021c0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  4021c4:	ldr	x17, [x16, #528]
  4021c8:	add	x16, x16, #0x210
  4021cc:	br	x17

00000000004021d0 <fflush@plt>:
  4021d0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  4021d4:	ldr	x17, [x16, #536]
  4021d8:	add	x16, x16, #0x218
  4021dc:	br	x17

00000000004021e0 <strcpy@plt>:
  4021e0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  4021e4:	ldr	x17, [x16, #544]
  4021e8:	add	x16, x16, #0x220
  4021ec:	br	x17

00000000004021f0 <fopen64@plt>:
  4021f0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  4021f4:	ldr	x17, [x16, #552]
  4021f8:	add	x16, x16, #0x228
  4021fc:	br	x17

0000000000402200 <setns@plt>:
  402200:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402204:	ldr	x17, [x16, #560]
  402208:	add	x16, x16, #0x230
  40220c:	br	x17

0000000000402210 <cap_clear@plt>:
  402210:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402214:	ldr	x17, [x16, #568]
  402218:	add	x16, x16, #0x238
  40221c:	br	x17

0000000000402220 <isatty@plt>:
  402220:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402224:	ldr	x17, [x16, #576]
  402228:	add	x16, x16, #0x240
  40222c:	br	x17

0000000000402230 <sysconf@plt>:
  402230:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402234:	ldr	x17, [x16, #584]
  402238:	add	x16, x16, #0x248
  40223c:	br	x17

0000000000402240 <open64@plt>:
  402240:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402244:	ldr	x17, [x16, #592]
  402248:	add	x16, x16, #0x250
  40224c:	br	x17

0000000000402250 <asctime@plt>:
  402250:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402254:	ldr	x17, [x16, #600]
  402258:	add	x16, x16, #0x258
  40225c:	br	x17

0000000000402260 <cap_free@plt>:
  402260:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402264:	ldr	x17, [x16, #608]
  402268:	add	x16, x16, #0x260
  40226c:	br	x17

0000000000402270 <if_nametoindex@plt>:
  402270:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402274:	ldr	x17, [x16, #616]
  402278:	add	x16, x16, #0x268
  40227c:	br	x17

0000000000402280 <strchrnul@plt>:
  402280:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402284:	ldr	x17, [x16, #624]
  402288:	add	x16, x16, #0x270
  40228c:	br	x17

0000000000402290 <strstr@plt>:
  402290:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402294:	ldr	x17, [x16, #632]
  402298:	add	x16, x16, #0x278
  40229c:	br	x17

00000000004022a0 <__isoc99_sscanf@plt>:
  4022a0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  4022a4:	ldr	x17, [x16, #640]
  4022a8:	add	x16, x16, #0x280
  4022ac:	br	x17

00000000004022b0 <strncpy@plt>:
  4022b0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  4022b4:	ldr	x17, [x16, #648]
  4022b8:	add	x16, x16, #0x288
  4022bc:	br	x17

00000000004022c0 <strcspn@plt>:
  4022c0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  4022c4:	ldr	x17, [x16, #656]
  4022c8:	add	x16, x16, #0x290
  4022cc:	br	x17

00000000004022d0 <vfprintf@plt>:
  4022d0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  4022d4:	ldr	x17, [x16, #664]
  4022d8:	add	x16, x16, #0x298
  4022dc:	br	x17

00000000004022e0 <printf@plt>:
  4022e0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  4022e4:	ldr	x17, [x16, #672]
  4022e8:	add	x16, x16, #0x2a0
  4022ec:	br	x17

00000000004022f0 <__assert_fail@plt>:
  4022f0:	adrp	x16, 423000 <ferror@plt+0x20c70>
  4022f4:	ldr	x17, [x16, #680]
  4022f8:	add	x16, x16, #0x2a8
  4022fc:	br	x17

0000000000402300 <__errno_location@plt>:
  402300:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402304:	ldr	x17, [x16, #688]
  402308:	add	x16, x16, #0x2b0
  40230c:	br	x17

0000000000402310 <getenv@plt>:
  402310:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402314:	ldr	x17, [x16, #696]
  402318:	add	x16, x16, #0x2b8
  40231c:	br	x17

0000000000402320 <putchar@plt>:
  402320:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402324:	ldr	x17, [x16, #704]
  402328:	add	x16, x16, #0x2c0
  40232c:	br	x17

0000000000402330 <__getdelim@plt>:
  402330:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402334:	ldr	x17, [x16, #712]
  402338:	add	x16, x16, #0x2c8
  40233c:	br	x17

0000000000402340 <getsockname@plt>:
  402340:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402344:	ldr	x17, [x16, #720]
  402348:	add	x16, x16, #0x2d0
  40234c:	br	x17

0000000000402350 <getservbyname@plt>:
  402350:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402354:	ldr	x17, [x16, #728]
  402358:	add	x16, x16, #0x2d8
  40235c:	br	x17

0000000000402360 <fprintf@plt>:
  402360:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402364:	ldr	x17, [x16, #736]
  402368:	add	x16, x16, #0x2e0
  40236c:	br	x17

0000000000402370 <fgets@plt>:
  402370:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402374:	ldr	x17, [x16, #744]
  402378:	add	x16, x16, #0x2e8
  40237c:	br	x17

0000000000402380 <inet_ntop@plt>:
  402380:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402384:	ldr	x17, [x16, #752]
  402388:	add	x16, x16, #0x2f0
  40238c:	br	x17

0000000000402390 <ferror@plt>:
  402390:	adrp	x16, 423000 <ferror@plt+0x20c70>
  402394:	ldr	x17, [x16, #760]
  402398:	add	x16, x16, #0x2f8
  40239c:	br	x17

Disassembly of section .text:

00000000004023a0 <.text>:
  4023a0:	mov	x29, #0x0                   	// #0
  4023a4:	mov	x30, #0x0                   	// #0
  4023a8:	mov	x5, x0
  4023ac:	ldr	x1, [sp]
  4023b0:	add	x2, sp, #0x8
  4023b4:	mov	x6, sp
  4023b8:	movz	x0, #0x0, lsl #48
  4023bc:	movk	x0, #0x0, lsl #32
  4023c0:	movk	x0, #0x40, lsl #16
  4023c4:	movk	x0, #0x24ac
  4023c8:	movz	x3, #0x0, lsl #48
  4023cc:	movk	x3, #0x0, lsl #32
  4023d0:	movk	x3, #0x41, lsl #16
  4023d4:	movk	x3, #0x458
  4023d8:	movz	x4, #0x0, lsl #48
  4023dc:	movk	x4, #0x0, lsl #32
  4023e0:	movk	x4, #0x41, lsl #16
  4023e4:	movk	x4, #0x4d8
  4023e8:	bl	401f80 <__libc_start_main@plt>
  4023ec:	bl	4020a0 <abort@plt>
  4023f0:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4023f4:	ldr	x0, [x0, #4040]
  4023f8:	cbz	x0, 402400 <ferror@plt+0x70>
  4023fc:	b	402090 <__gmon_start__@plt>
  402400:	ret
  402404:	nop
  402408:	adrp	x0, 423000 <ferror@plt+0x20c70>
  40240c:	add	x0, x0, #0x358
  402410:	adrp	x1, 423000 <ferror@plt+0x20c70>
  402414:	add	x1, x1, #0x358
  402418:	cmp	x1, x0
  40241c:	b.eq	402434 <ferror@plt+0xa4>  // b.none
  402420:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402424:	ldr	x1, [x1, #1272]
  402428:	cbz	x1, 402434 <ferror@plt+0xa4>
  40242c:	mov	x16, x1
  402430:	br	x16
  402434:	ret
  402438:	adrp	x0, 423000 <ferror@plt+0x20c70>
  40243c:	add	x0, x0, #0x358
  402440:	adrp	x1, 423000 <ferror@plt+0x20c70>
  402444:	add	x1, x1, #0x358
  402448:	sub	x1, x1, x0
  40244c:	lsr	x2, x1, #63
  402450:	add	x1, x2, x1, asr #3
  402454:	cmp	xzr, x1, asr #1
  402458:	asr	x1, x1, #1
  40245c:	b.eq	402474 <ferror@plt+0xe4>  // b.none
  402460:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402464:	ldr	x2, [x2, #1280]
  402468:	cbz	x2, 402474 <ferror@plt+0xe4>
  40246c:	mov	x16, x2
  402470:	br	x16
  402474:	ret
  402478:	stp	x29, x30, [sp, #-32]!
  40247c:	mov	x29, sp
  402480:	str	x19, [sp, #16]
  402484:	adrp	x19, 423000 <ferror@plt+0x20c70>
  402488:	ldrb	w0, [x19, #880]
  40248c:	cbnz	w0, 40249c <ferror@plt+0x10c>
  402490:	bl	402408 <ferror@plt+0x78>
  402494:	mov	w0, #0x1                   	// #1
  402498:	strb	w0, [x19, #880]
  40249c:	ldr	x19, [sp, #16]
  4024a0:	ldp	x29, x30, [sp], #32
  4024a4:	ret
  4024a8:	b	402438 <ferror@plt+0xa8>
  4024ac:	stp	x29, x30, [sp, #-96]!
  4024b0:	stp	x28, x27, [sp, #16]
  4024b4:	stp	x26, x25, [sp, #32]
  4024b8:	stp	x24, x23, [sp, #48]
  4024bc:	stp	x22, x21, [sp, #64]
  4024c0:	stp	x20, x19, [sp, #80]
  4024c4:	mov	x29, sp
  4024c8:	sub	sp, sp, #0x340
  4024cc:	mov	x26, x1
  4024d0:	mov	w20, w0
  4024d4:	cmp	w0, #0x2
  4024d8:	b.lt	4027dc <ferror@plt+0x44c>  // b.tstop
  4024dc:	adrp	x21, 410000 <ferror@plt+0xdc70>
  4024e0:	adrp	x22, 410000 <ferror@plt+0xdc70>
  4024e4:	adrp	x23, 410000 <ferror@plt+0xdc70>
  4024e8:	adrp	x24, 410000 <ferror@plt+0xdc70>
  4024ec:	adrp	x25, 410000 <ferror@plt+0xdc70>
  4024f0:	add	x21, x21, #0x508
  4024f4:	add	x22, x22, #0x50b
  4024f8:	add	x23, x23, #0x511
  4024fc:	add	x24, x24, #0x51a
  402500:	add	x25, x25, #0x521
  402504:	adrp	x27, 427000 <stdin@@GLIBC_2.17+0x3c98>
  402508:	b	40252c <ferror@plt+0x19c>
  40250c:	ldr	w8, [x27, #3672]
  402510:	add	w8, w8, #0x1
  402514:	str	w8, [x27, #3672]
  402518:	sub	w28, w20, #0x1
  40251c:	cmp	w20, #0x2
  402520:	add	x26, x26, #0x8
  402524:	mov	w20, w28
  402528:	b.le	4027ec <ferror@plt+0x45c>
  40252c:	mov	x19, x26
  402530:	ldr	x28, [x19, #8]!
  402534:	mov	x1, x21
  402538:	mov	x0, x28
  40253c:	bl	4020d0 <strcmp@plt>
  402540:	cbz	w0, 4027e4 <ferror@plt+0x454>
  402544:	ldrb	w8, [x28]
  402548:	cmp	w8, #0x2d
  40254c:	b.ne	4027dc <ferror@plt+0x44c>  // b.any
  402550:	mov	x8, x28
  402554:	ldrb	w9, [x8, #1]!
  402558:	mov	x1, x22
  40255c:	cmp	w9, #0x2d
  402560:	csel	x28, x8, x28, eq  // eq = none
  402564:	mov	x0, x28
  402568:	bl	409ad4 <ferror@plt+0x7744>
  40256c:	tbz	w0, #0, 402a94 <ferror@plt+0x704>
  402570:	mov	x0, x28
  402574:	mov	x1, x23
  402578:	bl	409ad4 <ferror@plt+0x7744>
  40257c:	tbz	w0, #0, 402a20 <ferror@plt+0x690>
  402580:	mov	x0, x28
  402584:	mov	x1, x24
  402588:	bl	409ad4 <ferror@plt+0x7744>
  40258c:	tbz	w0, #0, 40250c <ferror@plt+0x17c>
  402590:	mov	x0, x28
  402594:	mov	x1, x25
  402598:	bl	409ad4 <ferror@plt+0x7744>
  40259c:	tbz	w0, #0, 40250c <ferror@plt+0x17c>
  4025a0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4025a4:	mov	x0, x28
  4025a8:	add	x1, x1, #0x52d
  4025ac:	bl	409ad4 <ferror@plt+0x7744>
  4025b0:	tbz	w0, #0, 4026c0 <ferror@plt+0x330>
  4025b4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4025b8:	mov	x0, x28
  4025bc:	add	x1, x1, #0x536
  4025c0:	bl	409ad4 <ferror@plt+0x7744>
  4025c4:	tbz	w0, #0, 4026d4 <ferror@plt+0x344>
  4025c8:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4025cc:	mov	x0, x28
  4025d0:	add	x1, x1, #0x53f
  4025d4:	bl	409ad4 <ferror@plt+0x7744>
  4025d8:	tbz	w0, #0, 4026e8 <ferror@plt+0x358>
  4025dc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4025e0:	mov	x0, x28
  4025e4:	add	x1, x1, #0x54a
  4025e8:	bl	409ad4 <ferror@plt+0x7744>
  4025ec:	tbz	w0, #0, 4026fc <ferror@plt+0x36c>
  4025f0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4025f4:	mov	x0, x28
  4025f8:	add	x1, x1, #0x575
  4025fc:	bl	4020d0 <strcmp@plt>
  402600:	cbz	w0, 402744 <ferror@plt+0x3b4>
  402604:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402608:	mov	x0, x28
  40260c:	add	x1, x1, #0x578
  402610:	bl	4020d0 <strcmp@plt>
  402614:	cbz	w0, 402764 <ferror@plt+0x3d4>
  402618:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40261c:	mov	x0, x28
  402620:	add	x1, x1, #0x57b
  402624:	bl	409ad4 <ferror@plt+0x7744>
  402628:	tbz	w0, #0, 402774 <ferror@plt+0x3e4>
  40262c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402630:	mov	x0, x28
  402634:	add	x1, x1, #0x582
  402638:	bl	409ad4 <ferror@plt+0x7744>
  40263c:	tbz	w0, #0, 40278c <ferror@plt+0x3fc>
  402640:	adrp	x1, 423000 <ferror@plt+0x20c70>
  402644:	mov	x0, x28
  402648:	add	x1, x1, #0x37c
  40264c:	bl	40d070 <ferror@plt+0xace0>
  402650:	tbnz	w0, #0, 402518 <ferror@plt+0x188>
  402654:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402658:	mov	x0, x28
  40265c:	add	x1, x1, #0x591
  402660:	bl	409ad4 <ferror@plt+0x7744>
  402664:	tbz	w0, #0, 4027a0 <ferror@plt+0x410>
  402668:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40266c:	mov	x0, x28
  402670:	add	x1, x1, #0x598
  402674:	bl	409ad4 <ferror@plt+0x7744>
  402678:	tbz	w0, #0, 4027b4 <ferror@plt+0x424>
  40267c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402680:	mov	x0, x28
  402684:	add	x1, x1, #0x59e
  402688:	bl	409ad4 <ferror@plt+0x7744>
  40268c:	tbz	w0, #0, 4027c8 <ferror@plt+0x438>
  402690:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402694:	mov	x0, x28
  402698:	add	x1, x1, #0x5a6
  40269c:	bl	409ad4 <ferror@plt+0x7744>
  4026a0:	tbnz	w0, #0, 402a34 <ferror@plt+0x6a4>
  4026a4:	cmp	w20, #0x2
  4026a8:	b.le	402a94 <ferror@plt+0x704>
  4026ac:	ldr	x8, [x26, #16]
  4026b0:	sub	w20, w20, #0x1
  4026b4:	adrp	x9, 423000 <ferror@plt+0x20c70>
  4026b8:	str	x8, [x9, #896]
  4026bc:	b	402784 <ferror@plt+0x3f4>
  4026c0:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3c98>
  4026c4:	ldr	w8, [x9, #3656]
  4026c8:	add	w8, w8, #0x1
  4026cc:	str	w8, [x9, #3656]
  4026d0:	b	402518 <ferror@plt+0x188>
  4026d4:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3c98>
  4026d8:	ldr	w8, [x9, #3668]
  4026dc:	add	w8, w8, #0x1
  4026e0:	str	w8, [x9, #3668]
  4026e4:	b	402518 <ferror@plt+0x188>
  4026e8:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3c98>
  4026ec:	ldr	w8, [x9, #3648]
  4026f0:	add	w8, w8, #0x1
  4026f4:	str	w8, [x9, #3648]
  4026f8:	b	402518 <ferror@plt+0x188>
  4026fc:	cmp	w20, #0x2
  402700:	b.le	402a94 <ferror@plt+0x704>
  402704:	ldr	x26, [x26, #16]
  402708:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40270c:	add	x1, x1, #0x552
  402710:	sub	w20, w20, #0x1
  402714:	mov	x0, x26
  402718:	bl	4020d0 <strcmp@plt>
  40271c:	cbz	w0, 402754 <ferror@plt+0x3c4>
  402720:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402724:	mov	x0, x26
  402728:	add	x1, x1, #0x557
  40272c:	bl	4020d0 <strcmp@plt>
  402730:	cbnz	w0, 402a54 <ferror@plt+0x6c4>
  402734:	adrp	x8, 423000 <ferror@plt+0x20c70>
  402738:	mov	w9, #0xa                   	// #10
  40273c:	str	w9, [x8, #888]
  402740:	b	402784 <ferror@plt+0x3f4>
  402744:	adrp	x8, 423000 <ferror@plt+0x20c70>
  402748:	mov	w9, #0x2                   	// #2
  40274c:	str	w9, [x8, #888]
  402750:	b	402518 <ferror@plt+0x188>
  402754:	adrp	x8, 423000 <ferror@plt+0x20c70>
  402758:	mov	w9, #0x2                   	// #2
  40275c:	str	w9, [x8, #888]
  402760:	b	402784 <ferror@plt+0x3f4>
  402764:	adrp	x8, 423000 <ferror@plt+0x20c70>
  402768:	mov	w9, #0xa                   	// #10
  40276c:	str	w9, [x8, #888]
  402770:	b	402518 <ferror@plt+0x188>
  402774:	ldr	x0, [x26, #16]
  402778:	bl	40c1d4 <ferror@plt+0x9e44>
  40277c:	cbnz	w0, 402a78 <ferror@plt+0x6e8>
  402780:	sub	w20, w20, #0x1
  402784:	mov	x26, x19
  402788:	b	402518 <ferror@plt+0x188>
  40278c:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3c98>
  402790:	ldr	w8, [x9, #3660]
  402794:	add	w8, w8, #0x1
  402798:	str	w8, [x9, #3660]
  40279c:	b	402518 <ferror@plt+0x188>
  4027a0:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3c98>
  4027a4:	ldr	w8, [x9, #3664]
  4027a8:	add	w8, w8, #0x1
  4027ac:	str	w8, [x9, #3664]
  4027b0:	b	402518 <ferror@plt+0x188>
  4027b4:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3c98>
  4027b8:	ldr	w8, [x9, #3652]
  4027bc:	add	w8, w8, #0x1
  4027c0:	str	w8, [x9, #3652]
  4027c4:	b	402518 <ferror@plt+0x188>
  4027c8:	adrp	x9, 427000 <stdin@@GLIBC_2.17+0x3c98>
  4027cc:	ldr	w8, [x9, #3688]
  4027d0:	add	w8, w8, #0x1
  4027d4:	str	w8, [x9, #3688]
  4027d8:	b	402518 <ferror@plt+0x188>
  4027dc:	mov	w28, w20
  4027e0:	b	4027ec <ferror@plt+0x45c>
  4027e4:	sub	w28, w20, #0x1
  4027e8:	mov	x26, x19
  4027ec:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  4027f0:	ldr	w8, [x8, #3668]
  4027f4:	adrp	x11, 423000 <ferror@plt+0x20c70>
  4027f8:	adrp	x12, 427000 <stdin@@GLIBC_2.17+0x3c98>
  4027fc:	ldr	w1, [x12, #3652]
  402800:	ldr	w0, [x11, #892]
  402804:	adrp	x9, 412000 <ferror@plt+0xfc70>
  402808:	adrp	x10, 412000 <ferror@plt+0xfc70>
  40280c:	add	x9, x9, #0x243
  402810:	add	x10, x10, #0x5fd
  402814:	cmp	w8, #0x0
  402818:	csel	x8, x10, x9, eq  // eq = none
  40281c:	adrp	x9, 423000 <ferror@plt+0x20c70>
  402820:	str	x8, [x9, #840]
  402824:	bl	40cfc4 <ferror@plt+0xac34>
  402828:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40282c:	ldr	x20, [x8, #896]
  402830:	cbz	x20, 402924 <ferror@plt+0x594>
  402834:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402838:	add	x1, x1, #0x509
  40283c:	mov	x0, x20
  402840:	stp	xzr, xzr, [x29, #-24]
  402844:	bl	4020d0 <strcmp@plt>
  402848:	adrp	x22, 423000 <ferror@plt+0x20c70>
  40284c:	cbz	w0, 402868 <ferror@plt+0x4d8>
  402850:	ldr	x2, [x22, #872]
  402854:	adrp	x1, 412000 <ferror@plt+0xfc70>
  402858:	add	x1, x1, #0x23a
  40285c:	mov	x0, x20
  402860:	bl	401db0 <freopen64@plt>
  402864:	cbz	x0, 4029dc <ferror@plt+0x64c>
  402868:	adrp	x0, 423000 <ferror@plt+0x20c70>
  40286c:	add	x0, x0, #0x310
  402870:	mov	w1, wzr
  402874:	bl	40e070 <ferror@plt+0xbce0>
  402878:	tbnz	w0, #31, 4029b8 <ferror@plt+0x628>
  40287c:	adrp	x0, 423000 <ferror@plt+0x20c70>
  402880:	add	x0, x0, #0x310
  402884:	bl	40de20 <ferror@plt+0xba90>
  402888:	ldr	x2, [x22, #872]
  40288c:	adrp	x23, 427000 <stdin@@GLIBC_2.17+0x3c98>
  402890:	sub	x0, x29, #0x10
  402894:	sub	x1, x29, #0x18
  402898:	str	wzr, [x23, #3676]
  40289c:	bl	40a8ec <ferror@plt+0x855c>
  4028a0:	cmn	x0, #0x1
  4028a4:	b.eq	402978 <ferror@plt+0x5e8>  // b.none
  4028a8:	adrp	x21, 410000 <ferror@plt+0xdc70>
  4028ac:	mov	w19, wzr
  4028b0:	adrp	x24, 423000 <ferror@plt+0x20c70>
  4028b4:	add	x21, x21, #0x749
  4028b8:	adrp	x25, 427000 <stdin@@GLIBC_2.17+0x3c98>
  4028bc:	b	4028d8 <ferror@plt+0x548>
  4028c0:	ldr	x2, [x22, #872]
  4028c4:	sub	x0, x29, #0x10
  4028c8:	sub	x1, x29, #0x18
  4028cc:	bl	40a8ec <ferror@plt+0x855c>
  4028d0:	cmn	x0, #0x1
  4028d4:	b.eq	40297c <ferror@plt+0x5ec>  // b.none
  4028d8:	ldur	x0, [x29, #-16]
  4028dc:	add	x1, sp, #0x8
  4028e0:	mov	w2, #0x64                  	// #100
  4028e4:	bl	40aaa0 <ferror@plt+0x8710>
  4028e8:	cbz	w0, 4028c0 <ferror@plt+0x530>
  4028ec:	mov	w1, w0
  4028f0:	ldr	x0, [sp, #8]
  4028f4:	add	x2, sp, #0x8
  4028f8:	bl	402ac4 <ferror@plt+0x734>
  4028fc:	cbz	w0, 4028c0 <ferror@plt+0x530>
  402900:	ldr	x0, [x24, #856]
  402904:	ldr	w3, [x23, #3676]
  402908:	mov	x1, x21
  40290c:	mov	x2, x20
  402910:	bl	402360 <fprintf@plt>
  402914:	ldr	w8, [x25, #3664]
  402918:	cbz	w8, 402a10 <ferror@plt+0x680>
  40291c:	mov	w19, #0x1                   	// #1
  402920:	b	4028c0 <ferror@plt+0x530>
  402924:	adrp	x0, 423000 <ferror@plt+0x20c70>
  402928:	add	x0, x0, #0x310
  40292c:	mov	w1, wzr
  402930:	bl	40e070 <ferror@plt+0xbce0>
  402934:	tbnz	w0, #31, 402a80 <ferror@plt+0x6f0>
  402938:	adrp	x0, 423000 <ferror@plt+0x20c70>
  40293c:	add	x0, x0, #0x310
  402940:	bl	40de20 <ferror@plt+0xba90>
  402944:	cmp	w28, #0x2
  402948:	b.lt	402a88 <ferror@plt+0x6f8>  // b.tstop
  40294c:	ldr	x0, [x26, #8]!
  402950:	sub	w1, w28, #0x1
  402954:	mov	x2, x26
  402958:	add	sp, sp, #0x340
  40295c:	ldp	x20, x19, [sp, #80]
  402960:	ldp	x22, x21, [sp, #64]
  402964:	ldp	x24, x23, [sp, #48]
  402968:	ldp	x26, x25, [sp, #32]
  40296c:	ldp	x28, x27, [sp, #16]
  402970:	ldp	x29, x30, [sp], #96
  402974:	b	402ac4 <ferror@plt+0x734>
  402978:	mov	w19, wzr
  40297c:	ldur	x0, [x29, #-16]
  402980:	cbz	x0, 402988 <ferror@plt+0x5f8>
  402984:	bl	402140 <free@plt>
  402988:	adrp	x0, 423000 <ferror@plt+0x20c70>
  40298c:	add	x0, x0, #0x310
  402990:	bl	40dea0 <ferror@plt+0xbb10>
  402994:	mov	w0, w19
  402998:	add	sp, sp, #0x340
  40299c:	ldp	x20, x19, [sp, #80]
  4029a0:	ldp	x22, x21, [sp, #64]
  4029a4:	ldp	x24, x23, [sp, #48]
  4029a8:	ldp	x26, x25, [sp, #32]
  4029ac:	ldp	x28, x27, [sp, #16]
  4029b0:	ldp	x29, x30, [sp], #96
  4029b4:	ret
  4029b8:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4029bc:	ldr	x3, [x8, #856]
  4029c0:	adrp	x0, 410000 <ferror@plt+0xdc70>
  4029c4:	add	x0, x0, #0x732
  4029c8:	mov	w1, #0x16                  	// #22
  4029cc:	mov	w2, #0x1                   	// #1
  4029d0:	mov	w19, #0x1                   	// #1
  4029d4:	bl	4021b0 <fwrite@plt>
  4029d8:	b	402994 <ferror@plt+0x604>
  4029dc:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4029e0:	ldr	x19, [x8, #856]
  4029e4:	bl	402300 <__errno_location@plt>
  4029e8:	ldr	w0, [x0]
  4029ec:	bl	402050 <strerror@plt>
  4029f0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4029f4:	mov	x3, x0
  4029f8:	add	x1, x1, #0x70b
  4029fc:	mov	x0, x19
  402a00:	mov	x2, x20
  402a04:	bl	402360 <fprintf@plt>
  402a08:	mov	w19, #0x1                   	// #1
  402a0c:	b	402994 <ferror@plt+0x604>
  402a10:	mov	w19, #0x1                   	// #1
  402a14:	ldur	x0, [x29, #-16]
  402a18:	cbnz	x0, 402984 <ferror@plt+0x5f4>
  402a1c:	b	402988 <ferror@plt+0x5f8>
  402a20:	adrp	x0, 410000 <ferror@plt+0xdc70>
  402a24:	add	x0, x0, #0x7a0
  402a28:	bl	4020c0 <puts@plt>
  402a2c:	mov	w0, wzr
  402a30:	bl	401df0 <exit@plt>
  402a34:	adrp	x8, 423000 <ferror@plt+0x20c70>
  402a38:	ldr	x0, [x8, #856]
  402a3c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402a40:	add	x1, x1, #0x5ad
  402a44:	mov	x2, x28
  402a48:	bl	402360 <fprintf@plt>
  402a4c:	mov	w0, #0xffffffff            	// #-1
  402a50:	bl	401df0 <exit@plt>
  402a54:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402a58:	add	x1, x1, #0x50c
  402a5c:	mov	x0, x26
  402a60:	bl	4020d0 <strcmp@plt>
  402a64:	cbz	w0, 402a94 <ferror@plt+0x704>
  402a68:	adrp	x0, 410000 <ferror@plt+0xdc70>
  402a6c:	add	x0, x0, #0x55d
  402a70:	mov	x1, x26
  402a74:	bl	4097ec <ferror@plt+0x745c>
  402a78:	mov	w0, #0xffffffff            	// #-1
  402a7c:	bl	401df0 <exit@plt>
  402a80:	mov	w0, #0x1                   	// #1
  402a84:	bl	401df0 <exit@plt>
  402a88:	adrp	x0, 423000 <ferror@plt+0x20c70>
  402a8c:	add	x0, x0, #0x310
  402a90:	bl	40dea0 <ferror@plt+0xbb10>
  402a94:	bl	402a98 <ferror@plt+0x708>
  402a98:	stp	x29, x30, [sp, #-16]!
  402a9c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  402aa0:	ldr	x3, [x8, #856]
  402aa4:	adrp	x0, 410000 <ferror@plt+0xdc70>
  402aa8:	add	x0, x0, #0x5d9
  402aac:	mov	w1, #0x131                 	// #305
  402ab0:	mov	w2, #0x1                   	// #1
  402ab4:	mov	x29, sp
  402ab8:	bl	4021b0 <fwrite@plt>
  402abc:	mov	w0, #0xffffffff            	// #-1
  402ac0:	bl	401df0 <exit@plt>
  402ac4:	stp	x29, x30, [sp, #-48]!
  402ac8:	stp	x20, x19, [sp, #32]
  402acc:	mov	w20, w1
  402ad0:	adrp	x1, 412000 <ferror@plt+0xfc70>
  402ad4:	add	x1, x1, #0x5c8
  402ad8:	str	x21, [sp, #16]
  402adc:	mov	x29, sp
  402ae0:	mov	x19, x2
  402ae4:	mov	x21, x0
  402ae8:	bl	409ad4 <ferror@plt+0x7744>
  402aec:	tbz	w0, #0, 402b60 <ferror@plt+0x7d0>
  402af0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402af4:	add	x1, x1, #0x78b
  402af8:	mov	x0, x21
  402afc:	bl	409ad4 <ferror@plt+0x7744>
  402b00:	tbz	w0, #0, 402b6c <ferror@plt+0x7dc>
  402b04:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402b08:	add	x1, x1, #0x78f
  402b0c:	mov	x0, x21
  402b10:	bl	409ad4 <ferror@plt+0x7744>
  402b14:	tbz	w0, #0, 402b78 <ferror@plt+0x7e8>
  402b18:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402b1c:	add	x1, x1, #0x793
  402b20:	mov	x0, x21
  402b24:	bl	409ad4 <ferror@plt+0x7744>
  402b28:	tbz	w0, #0, 402b84 <ferror@plt+0x7f4>
  402b2c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402b30:	add	x1, x1, #0x798
  402b34:	mov	x0, x21
  402b38:	bl	409ad4 <ferror@plt+0x7744>
  402b3c:	tbz	w0, #0, 402b90 <ferror@plt+0x800>
  402b40:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402b44:	add	x1, x1, #0x50c
  402b48:	mov	x0, x21
  402b4c:	bl	409ad4 <ferror@plt+0x7744>
  402b50:	tbnz	w0, #0, 402bb4 <ferror@plt+0x824>
  402b54:	adrp	x8, 410000 <ferror@plt+0xdc70>
  402b58:	add	x8, x8, #0x808
  402b5c:	b	402b98 <ferror@plt+0x808>
  402b60:	adrp	x8, 410000 <ferror@plt+0xdc70>
  402b64:	add	x8, x8, #0x7b8
  402b68:	b	402b98 <ferror@plt+0x808>
  402b6c:	adrp	x8, 410000 <ferror@plt+0xdc70>
  402b70:	add	x8, x8, #0x7c8
  402b74:	b	402b98 <ferror@plt+0x808>
  402b78:	adrp	x8, 410000 <ferror@plt+0xdc70>
  402b7c:	add	x8, x8, #0x7d8
  402b80:	b	402b98 <ferror@plt+0x808>
  402b84:	adrp	x8, 410000 <ferror@plt+0xdc70>
  402b88:	add	x8, x8, #0x7e8
  402b8c:	b	402b98 <ferror@plt+0x808>
  402b90:	adrp	x8, 410000 <ferror@plt+0xdc70>
  402b94:	add	x8, x8, #0x7f8
  402b98:	ldr	x2, [x8, #8]
  402b9c:	sub	w0, w20, #0x1
  402ba0:	add	x1, x19, #0x8
  402ba4:	ldp	x20, x19, [sp, #32]
  402ba8:	ldr	x21, [sp, #16]
  402bac:	ldp	x29, x30, [sp], #48
  402bb0:	br	x2
  402bb4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  402bb8:	ldr	x0, [x8, #856]
  402bbc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402bc0:	add	x1, x1, #0x75f
  402bc4:	mov	x2, x21
  402bc8:	bl	402360 <fprintf@plt>
  402bcc:	ldp	x20, x19, [sp, #32]
  402bd0:	ldr	x21, [sp, #16]
  402bd4:	mov	w0, #0xffffffff            	// #-1
  402bd8:	ldp	x29, x30, [sp], #48
  402bdc:	ret
  402be0:	stp	x29, x30, [sp, #-16]!
  402be4:	mov	x29, sp
  402be8:	bl	402a98 <ferror@plt+0x708>
  402bec:	sub	sp, sp, #0xf0
  402bf0:	stp	x29, x30, [sp, #176]
  402bf4:	stp	x24, x23, [sp, #192]
  402bf8:	stp	x22, x21, [sp, #208]
  402bfc:	stp	x20, x19, [sp, #224]
  402c00:	ldrh	w3, [x0, #4]
  402c04:	ldr	w2, [x0]
  402c08:	mov	x20, x0
  402c0c:	add	x29, sp, #0xb0
  402c10:	and	w8, w3, #0xfffe
  402c14:	cmp	w8, #0x1c
  402c18:	b.ne	402f30 <ferror@plt+0xba0>  // b.any
  402c1c:	subs	w3, w2, #0x1c
  402c20:	b.mi	402f4c <ferror@plt+0xbbc>  // b.first
  402c24:	ldrb	w8, [x20, #16]
  402c28:	cmp	w8, #0x7
  402c2c:	b.ne	403198 <ferror@plt+0xe08>  // b.any
  402c30:	adrp	x24, 423000 <ferror@plt+0x20c70>
  402c34:	ldr	w8, [x24, #904]
  402c38:	mov	x19, x1
  402c3c:	cbz	w8, 402c4c <ferror@plt+0x8bc>
  402c40:	ldr	w9, [x20, #20]
  402c44:	cmp	w8, w9
  402c48:	b.ne	403198 <ferror@plt+0xe08>  // b.any
  402c4c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  402c50:	ldr	w8, [x8, #908]
  402c54:	cbz	w8, 402c64 <ferror@plt+0x8d4>
  402c58:	ldrh	w9, [x20, #24]
  402c5c:	tst	w8, w9
  402c60:	b.eq	403198 <ferror@plt+0xe08>  // b.none
  402c64:	add	x2, x20, #0x1c
  402c68:	add	x0, sp, #0x48
  402c6c:	mov	w1, #0xc                   	// #12
  402c70:	bl	40ffb8 <ferror@plt+0xdc28>
  402c74:	ldr	x8, [sp, #112]
  402c78:	cbz	x8, 402c84 <ferror@plt+0x8f4>
  402c7c:	ldrh	w21, [x8, #4]
  402c80:	b	402c88 <ferror@plt+0x8f8>
  402c84:	mov	w21, wzr
  402c88:	adrp	x8, 423000 <ferror@plt+0x20c70>
  402c8c:	ldr	w8, [x8, #912]
  402c90:	cbz	w8, 402c9c <ferror@plt+0x90c>
  402c94:	cmp	w8, w21
  402c98:	b.ne	403198 <ferror@plt+0xe08>  // b.any
  402c9c:	mov	x0, xzr
  402ca0:	bl	40c7a0 <ferror@plt+0xa410>
  402ca4:	ldrh	w8, [x20, #4]
  402ca8:	cmp	w8, #0x1d
  402cac:	b.ne	402cd0 <ferror@plt+0x940>  // b.any
  402cb0:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402cb4:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402cb8:	add	x2, x2, #0x863
  402cbc:	add	x3, x3, #0x86b
  402cc0:	mov	w0, #0x4                   	// #4
  402cc4:	mov	w1, #0x6                   	// #6
  402cc8:	mov	w4, #0x1                   	// #1
  402ccc:	bl	40cd80 <ferror@plt+0xa9f0>
  402cd0:	ldr	x22, [sp, #88]
  402cd4:	cbz	x22, 402d20 <ferror@plt+0x990>
  402cd8:	ldrh	w8, [x22], #4
  402cdc:	ldr	w0, [x20, #20]
  402ce0:	sub	w23, w8, #0x4
  402ce4:	bl	40bc4c <ferror@plt+0x98bc>
  402ce8:	mov	w2, w0
  402cec:	add	x3, sp, #0x8
  402cf0:	mov	w4, #0x40                  	// #64
  402cf4:	mov	x0, x22
  402cf8:	mov	w1, w23
  402cfc:	bl	40bf88 <ferror@plt+0x9bf8>
  402d00:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402d04:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402d08:	mov	x4, x0
  402d0c:	add	x2, x2, #0x874
  402d10:	add	x3, x3, #0x8df
  402d14:	mov	w0, #0x4                   	// #4
  402d18:	mov	w1, #0x1                   	// #1
  402d1c:	bl	40cd08 <ferror@plt+0xa978>
  402d20:	ldr	w8, [x24, #904]
  402d24:	cbnz	w8, 402d54 <ferror@plt+0x9c4>
  402d28:	ldr	w0, [x20, #20]
  402d2c:	cbz	w0, 402d54 <ferror@plt+0x9c4>
  402d30:	bl	40ba64 <ferror@plt+0x96d4>
  402d34:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402d38:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402d3c:	mov	x4, x0
  402d40:	add	x2, x2, #0x878
  402d44:	add	x3, x3, #0x87f
  402d48:	mov	w0, #0x4                   	// #4
  402d4c:	mov	w1, wzr
  402d50:	bl	40cd08 <ferror@plt+0xa978>
  402d54:	ldr	x2, [sp, #80]
  402d58:	cbz	x2, 402da8 <ferror@plt+0xa18>
  402d5c:	ldrh	w8, [x2], #4
  402d60:	mov	w9, #0x2                   	// #2
  402d64:	mov	w10, #0xa                   	// #10
  402d68:	cmp	w8, #0x14
  402d6c:	csel	w22, w10, w9, eq  // eq = none
  402d70:	sub	w1, w8, #0x4
  402d74:	mov	w0, w22
  402d78:	bl	40a340 <ferror@plt+0x7fb0>
  402d7c:	mov	x23, x0
  402d80:	mov	w0, w22
  402d84:	bl	40d28c <ferror@plt+0xaefc>
  402d88:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402d8c:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402d90:	mov	w1, w0
  402d94:	add	x2, x2, #0x887
  402d98:	add	x3, x3, #0x88b
  402d9c:	mov	w0, #0x4                   	// #4
  402da0:	mov	x4, x23
  402da4:	bl	40cd08 <ferror@plt+0xa978>
  402da8:	cbz	w21, 402dcc <ferror@plt+0xa3c>
  402dac:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402db0:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402db4:	add	x2, x2, #0x793
  402db8:	add	x3, x3, #0x893
  402dbc:	mov	w0, #0x4                   	// #4
  402dc0:	mov	w1, #0x6                   	// #6
  402dc4:	mov	w4, w21
  402dc8:	bl	40ca20 <ferror@plt+0xa690>
  402dcc:	ldr	x8, [sp, #120]
  402dd0:	cbz	x8, 402dfc <ferror@plt+0xa6c>
  402dd4:	ldrh	w8, [x8, #4]
  402dd8:	adrp	x2, 411000 <ferror@plt+0xec70>
  402ddc:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402de0:	add	x2, x2, #0x81
  402de4:	rev	w8, w8
  402de8:	lsr	w4, w8, #16
  402dec:	add	x3, x3, #0x89d
  402df0:	mov	w0, #0x4                   	// #4
  402df4:	mov	w1, #0x6                   	// #6
  402df8:	bl	40ca20 <ferror@plt+0xa690>
  402dfc:	ldr	x8, [sp, #128]
  402e00:	cbz	x8, 402e24 <ferror@plt+0xa94>
  402e04:	ldr	w4, [x8, #4]
  402e08:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402e0c:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402e10:	add	x2, x2, #0x8aa
  402e14:	add	x3, x3, #0x8b2
  402e18:	mov	w0, #0x4                   	// #4
  402e1c:	mov	w1, #0x6                   	// #6
  402e20:	bl	40ca20 <ferror@plt+0xa690>
  402e24:	ldr	x8, [sp, #160]
  402e28:	cbz	x8, 402e4c <ferror@plt+0xabc>
  402e2c:	ldr	w4, [x8, #4]
  402e30:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402e34:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402e38:	add	x2, x2, #0x8a6
  402e3c:	add	x3, x3, #0x8ae
  402e40:	mov	w0, #0x4                   	// #4
  402e44:	mov	w1, #0x6                   	// #6
  402e48:	bl	40ca20 <ferror@plt+0xa690>
  402e4c:	ldr	x8, [sp, #136]
  402e50:	cbz	x8, 402e7c <ferror@plt+0xaec>
  402e54:	ldr	x9, [sp, #152]
  402e58:	ldr	w4, [x8, #4]
  402e5c:	cbz	x9, 402f6c <ferror@plt+0xbdc>
  402e60:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402e64:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402e68:	add	x2, x2, #0x8ba
  402e6c:	add	x3, x3, #0x8c5
  402e70:	mov	w0, #0x4                   	// #4
  402e74:	mov	w1, #0x6                   	// #6
  402e78:	bl	40ca20 <ferror@plt+0xa690>
  402e7c:	ldr	x8, [sp, #152]
  402e80:	cbz	x8, 402ea4 <ferror@plt+0xb14>
  402e84:	ldr	w4, [x8, #4]
  402e88:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402e8c:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402e90:	add	x2, x2, #0x8e3
  402e94:	add	x3, x3, #0x8ef
  402e98:	mov	w0, #0x4                   	// #4
  402e9c:	mov	w1, #0x6                   	// #6
  402ea0:	bl	40ca20 <ferror@plt+0xa690>
  402ea4:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  402ea8:	ldr	w8, [x8, #3672]
  402eac:	cbz	w8, 402fbc <ferror@plt+0xc2c>
  402eb0:	ldr	x21, [sp, #96]
  402eb4:	cbz	x21, 402fbc <ferror@plt+0xc2c>
  402eb8:	adrp	x22, 423000 <ferror@plt+0x20c70>
  402ebc:	ldr	w8, [x22, #916]
  402ec0:	cbnz	w8, 402edc <ferror@plt+0xb4c>
  402ec4:	adrp	x23, 427000 <stdin@@GLIBC_2.17+0x3c98>
  402ec8:	ldr	w0, [x23, #3696]
  402ecc:	cbnz	w0, 402ed8 <ferror@plt+0xb48>
  402ed0:	bl	409ed4 <ferror@plt+0x7b44>
  402ed4:	str	w0, [x23, #3696]
  402ed8:	str	w0, [x22, #916]
  402edc:	bl	40c780 <ferror@plt+0xa3f0>
  402ee0:	ldr	w9, [x21, #8]
  402ee4:	ldr	w8, [x22, #916]
  402ee8:	udiv	w4, w9, w8
  402eec:	tbz	w0, #0, 402fa0 <ferror@plt+0xc10>
  402ef0:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402ef4:	add	x2, x2, #0x96a
  402ef8:	mov	w0, #0x2                   	// #2
  402efc:	mov	w1, #0x6                   	// #6
  402f00:	mov	x3, xzr
  402f04:	bl	40ca20 <ferror@plt+0xa690>
  402f08:	ldr	w8, [x21, #12]
  402f0c:	ldr	w9, [x22, #916]
  402f10:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402f14:	add	x2, x2, #0x96f
  402f18:	mov	w0, #0x2                   	// #2
  402f1c:	udiv	w4, w8, w9
  402f20:	mov	w1, #0x6                   	// #6
  402f24:	mov	x3, xzr
  402f28:	bl	40ca20 <ferror@plt+0xa690>
  402f2c:	b	402fbc <ferror@plt+0xc2c>
  402f30:	adrp	x8, 423000 <ferror@plt+0x20c70>
  402f34:	ldr	x0, [x8, #856]
  402f38:	ldrh	w4, [x20, #6]
  402f3c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402f40:	add	x1, x1, #0x828
  402f44:	bl	402360 <fprintf@plt>
  402f48:	b	403198 <ferror@plt+0xe08>
  402f4c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  402f50:	ldr	x0, [x8, #856]
  402f54:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402f58:	add	x1, x1, #0x84a
  402f5c:	mov	w2, w3
  402f60:	bl	402360 <fprintf@plt>
  402f64:	mov	w0, #0xffffffff            	// #-1
  402f68:	b	40319c <ferror@plt+0xe0c>
  402f6c:	mov	w0, w4
  402f70:	bl	40ba64 <ferror@plt+0x96d4>
  402f74:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402f78:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402f7c:	mov	x4, x0
  402f80:	add	x2, x2, #0x8d5
  402f84:	add	x3, x3, #0x8db
  402f88:	mov	w0, #0x4                   	// #4
  402f8c:	mov	w1, #0x6                   	// #6
  402f90:	bl	40cd08 <ferror@plt+0xa978>
  402f94:	ldr	x8, [sp, #152]
  402f98:	cbnz	x8, 402e84 <ferror@plt+0xaf4>
  402f9c:	b	402ea4 <ferror@plt+0xb14>
  402fa0:	ldr	w9, [x21, #12]
  402fa4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402fa8:	add	x1, x1, #0x977
  402fac:	mov	x0, x19
  402fb0:	udiv	w3, w9, w8
  402fb4:	mov	w2, w4
  402fb8:	bl	402360 <fprintf@plt>
  402fbc:	ldrb	w21, [x20, #26]
  402fc0:	bl	40c780 <ferror@plt+0xa3f0>
  402fc4:	adrp	x8, 412000 <ferror@plt+0xfc70>
  402fc8:	adrp	x9, 410000 <ferror@plt+0xdc70>
  402fcc:	add	x8, x8, #0x5fe
  402fd0:	add	x9, x9, #0x983
  402fd4:	tst	w0, #0x1
  402fd8:	csel	x1, x9, x8, ne  // ne = any
  402fdc:	mov	w0, #0x2                   	// #2
  402fe0:	bl	40c7fc <ferror@plt+0xa46c>
  402fe4:	tbnz	w21, #1, 403088 <ferror@plt+0xcf8>
  402fe8:	tbnz	w21, #7, 4030ac <ferror@plt+0xd1c>
  402fec:	tbnz	w21, #4, 4030d0 <ferror@plt+0xd40>
  402ff0:	tbnz	w21, #5, 4030f4 <ferror@plt+0xd64>
  402ff4:	tbnz	w21, #2, 403118 <ferror@plt+0xd88>
  402ff8:	tbz	w21, #6, 40301c <ferror@plt+0xc8c>
  402ffc:	adrp	x3, 410000 <ferror@plt+0xdc70>
  403000:	adrp	x4, 410000 <ferror@plt+0xdc70>
  403004:	add	x3, x3, #0x8df
  403008:	add	x4, x4, #0x9aa
  40300c:	mov	w0, #0x4                   	// #4
  403010:	mov	w1, #0x6                   	// #6
  403014:	mov	x2, xzr
  403018:	bl	40cd08 <ferror@plt+0xa978>
  40301c:	mov	w0, #0x2                   	// #2
  403020:	mov	x1, xzr
  403024:	bl	40c86c <ferror@plt+0xa4dc>
  403028:	ldr	x8, [sp, #144]
  40302c:	cbz	x8, 403058 <ferror@plt+0xcc8>
  403030:	ldr	w0, [x8, #4]
  403034:	bl	40ba64 <ferror@plt+0x96d4>
  403038:	adrp	x2, 410000 <ferror@plt+0xdc70>
  40303c:	adrp	x3, 410000 <ferror@plt+0xdc70>
  403040:	mov	x4, x0
  403044:	add	x2, x2, #0x900
  403048:	add	x3, x3, #0x907
  40304c:	mov	w0, #0x4                   	// #4
  403050:	mov	w1, #0x6                   	// #6
  403054:	bl	40cd08 <ferror@plt+0xa978>
  403058:	ldrh	w2, [x20, #24]
  40305c:	tbnz	w2, #7, 403140 <ferror@plt+0xdb0>
  403060:	tbnz	w2, #6, 40314c <ferror@plt+0xdbc>
  403064:	tbnz	w2, #2, 403158 <ferror@plt+0xdc8>
  403068:	tbnz	w2, #1, 403164 <ferror@plt+0xdd4>
  40306c:	adrp	x20, 423000 <ferror@plt+0x20c70>
  403070:	add	x20, x20, #0x398
  403074:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403078:	add	x1, x1, #0x9c8
  40307c:	mov	x0, x20
  403080:	bl	401e80 <sprintf@plt>
  403084:	b	40316c <ferror@plt+0xddc>
  403088:	adrp	x3, 410000 <ferror@plt+0xdc70>
  40308c:	adrp	x4, 410000 <ferror@plt+0xdc70>
  403090:	add	x3, x3, #0x8df
  403094:	add	x4, x4, #0x989
  403098:	mov	w0, #0x4                   	// #4
  40309c:	mov	w1, #0x6                   	// #6
  4030a0:	mov	x2, xzr
  4030a4:	bl	40cd08 <ferror@plt+0xa978>
  4030a8:	tbz	w21, #7, 402fec <ferror@plt+0xc5c>
  4030ac:	adrp	x3, 410000 <ferror@plt+0xdc70>
  4030b0:	adrp	x4, 410000 <ferror@plt+0xdc70>
  4030b4:	add	x3, x3, #0x8df
  4030b8:	add	x4, x4, #0x98e
  4030bc:	mov	w0, #0x4                   	// #4
  4030c0:	mov	w1, #0x6                   	// #6
  4030c4:	mov	x2, xzr
  4030c8:	bl	40cd08 <ferror@plt+0xa978>
  4030cc:	tbz	w21, #4, 402ff0 <ferror@plt+0xc60>
  4030d0:	adrp	x3, 410000 <ferror@plt+0xdc70>
  4030d4:	adrp	x4, 410000 <ferror@plt+0xdc70>
  4030d8:	add	x3, x3, #0x8df
  4030dc:	add	x4, x4, #0x995
  4030e0:	mov	w0, #0x4                   	// #4
  4030e4:	mov	w1, #0x6                   	// #6
  4030e8:	mov	x2, xzr
  4030ec:	bl	40cd08 <ferror@plt+0xa978>
  4030f0:	tbz	w21, #5, 402ff4 <ferror@plt+0xc64>
  4030f4:	adrp	x3, 410000 <ferror@plt+0xdc70>
  4030f8:	adrp	x4, 410000 <ferror@plt+0xdc70>
  4030fc:	add	x3, x3, #0x8df
  403100:	add	x4, x4, #0x9a2
  403104:	mov	w0, #0x4                   	// #4
  403108:	mov	w1, #0x6                   	// #6
  40310c:	mov	x2, xzr
  403110:	bl	40cd08 <ferror@plt+0xa978>
  403114:	tbz	w21, #2, 402ff8 <ferror@plt+0xc68>
  403118:	adrp	x3, 410000 <ferror@plt+0xdc70>
  40311c:	adrp	x4, 410000 <ferror@plt+0xdc70>
  403120:	add	x3, x3, #0x8df
  403124:	add	x4, x4, #0x900
  403128:	mov	w0, #0x4                   	// #4
  40312c:	mov	w1, #0x6                   	// #6
  403130:	mov	x2, xzr
  403134:	bl	40cd08 <ferror@plt+0xa978>
  403138:	tbnz	w21, #6, 402ffc <ferror@plt+0xc6c>
  40313c:	b	40301c <ferror@plt+0xc8c>
  403140:	adrp	x20, 410000 <ferror@plt+0xdc70>
  403144:	add	x20, x20, #0x9b1
  403148:	b	40316c <ferror@plt+0xddc>
  40314c:	adrp	x20, 410000 <ferror@plt+0xdc70>
  403150:	add	x20, x20, #0x9bb
  403154:	b	40316c <ferror@plt+0xddc>
  403158:	adrp	x20, 410000 <ferror@plt+0xdc70>
  40315c:	add	x20, x20, #0x9c2
  403160:	b	40316c <ferror@plt+0xddc>
  403164:	adrp	x20, 412000 <ferror@plt+0xfc70>
  403168:	add	x20, x20, #0x5fe
  40316c:	adrp	x2, 410000 <ferror@plt+0xdc70>
  403170:	adrp	x3, 411000 <ferror@plt+0xec70>
  403174:	add	x2, x2, #0xb12
  403178:	add	x3, x3, #0xfda
  40317c:	mov	w0, #0x4                   	// #4
  403180:	mov	w1, #0x6                   	// #6
  403184:	mov	x4, x20
  403188:	bl	40cd08 <ferror@plt+0xa978>
  40318c:	bl	40c7e8 <ferror@plt+0xa458>
  403190:	mov	x0, x19
  403194:	bl	4021d0 <fflush@plt>
  403198:	mov	w0, wzr
  40319c:	ldp	x20, x19, [sp, #224]
  4031a0:	ldp	x22, x21, [sp, #208]
  4031a4:	ldp	x24, x23, [sp, #192]
  4031a8:	ldp	x29, x30, [sp, #176]
  4031ac:	add	sp, sp, #0xf0
  4031b0:	ret
  4031b4:	stp	x29, x30, [sp, #-96]!
  4031b8:	stp	x28, x27, [sp, #16]
  4031bc:	stp	x26, x25, [sp, #32]
  4031c0:	stp	x24, x23, [sp, #48]
  4031c4:	stp	x22, x21, [sp, #64]
  4031c8:	stp	x20, x19, [sp, #80]
  4031cc:	mov	x29, sp
  4031d0:	sub	sp, sp, #0x460
  4031d4:	mov	w22, w0
  4031d8:	adrp	x0, 423000 <ferror@plt+0x20c70>
  4031dc:	add	x0, x0, #0x310
  4031e0:	mov	x28, x1
  4031e4:	bl	40bddc <ferror@plt+0x9a4c>
  4031e8:	subs	w19, w22, #0x1
  4031ec:	b.lt	40329c <ferror@plt+0xf0c>  // b.tstop
  4031f0:	ldr	x0, [x28]
  4031f4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4031f8:	add	x1, x1, #0x912
  4031fc:	bl	409ad4 <ferror@plt+0x7744>
  403200:	tbz	w0, #0, 4032c4 <ferror@plt+0xf34>
  403204:	ldr	x0, [x28]
  403208:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40320c:	add	x1, x1, #0x916
  403210:	bl	409ad4 <ferror@plt+0x7744>
  403214:	tbz	w0, #0, 4032d4 <ferror@plt+0xf44>
  403218:	ldr	x0, [x28]
  40321c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403220:	add	x1, x1, #0x91d
  403224:	bl	409ad4 <ferror@plt+0x7744>
  403228:	tbz	w0, #0, 4032e4 <ferror@plt+0xf54>
  40322c:	ldr	x0, [x28]
  403230:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403234:	add	x1, x1, #0x925
  403238:	bl	409ad4 <ferror@plt+0x7744>
  40323c:	tbz	w0, #0, 4032f4 <ferror@plt+0xf64>
  403240:	ldr	x0, [x28]
  403244:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403248:	add	x1, x1, #0x92c
  40324c:	bl	409ad4 <ferror@plt+0x7744>
  403250:	tbz	w0, #0, 403324 <ferror@plt+0xf94>
  403254:	ldr	x0, [x28]
  403258:	adrp	x1, 411000 <ferror@plt+0xec70>
  40325c:	add	x1, x1, #0x6cb
  403260:	bl	409ad4 <ferror@plt+0x7744>
  403264:	tbz	w0, #0, 403290 <ferror@plt+0xf00>
  403268:	ldr	x0, [x28]
  40326c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403270:	add	x1, x1, #0x930
  403274:	bl	409ad4 <ferror@plt+0x7744>
  403278:	tbz	w0, #0, 403290 <ferror@plt+0xf00>
  40327c:	ldr	x0, [x28]
  403280:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403284:	add	x1, x1, #0x934
  403288:	bl	409ad4 <ferror@plt+0x7744>
  40328c:	tbnz	w0, #0, 40370c <ferror@plt+0x137c>
  403290:	add	x1, x28, #0x8
  403294:	mov	w0, w19
  403298:	b	4032a4 <ferror@plt+0xf14>
  40329c:	mov	w0, wzr
  4032a0:	mov	x1, xzr
  4032a4:	add	sp, sp, #0x460
  4032a8:	ldp	x20, x19, [sp, #80]
  4032ac:	ldp	x22, x21, [sp, #64]
  4032b0:	ldp	x24, x23, [sp, #48]
  4032b4:	ldp	x26, x25, [sp, #32]
  4032b8:	ldp	x28, x27, [sp, #16]
  4032bc:	ldp	x29, x30, [sp], #96
  4032c0:	b	403dfc <ferror@plt+0x1a6c>
  4032c4:	add	x3, x28, #0x8
  4032c8:	mov	w0, #0x1c                  	// #28
  4032cc:	mov	w1, #0x600                 	// #1536
  4032d0:	b	403300 <ferror@plt+0xf70>
  4032d4:	add	x3, x28, #0x8
  4032d8:	mov	w0, #0x1c                  	// #28
  4032dc:	mov	w1, #0xc00                 	// #3072
  4032e0:	b	403300 <ferror@plt+0xf70>
  4032e4:	add	x3, x28, #0x8
  4032e8:	mov	w0, #0x1c                  	// #28
  4032ec:	mov	w1, #0x500                 	// #1280
  4032f0:	b	403300 <ferror@plt+0xf70>
  4032f4:	add	x3, x28, #0x8
  4032f8:	mov	w0, #0x1d                  	// #29
  4032fc:	mov	w1, wzr
  403300:	mov	w2, w19
  403304:	add	sp, sp, #0x460
  403308:	ldp	x20, x19, [sp, #80]
  40330c:	ldp	x22, x21, [sp, #64]
  403310:	ldp	x24, x23, [sp, #48]
  403314:	ldp	x26, x25, [sp, #32]
  403318:	ldp	x28, x27, [sp, #16]
  40331c:	ldp	x29, x30, [sp], #96
  403320:	b	403744 <ferror@plt+0x13b4>
  403324:	add	x8, sp, #0x38
  403328:	add	x0, x8, #0x8
  40332c:	mov	w2, #0x414                 	// #1044
  403330:	mov	w1, wzr
  403334:	bl	401fb0 <memset@plt>
  403338:	mov	x8, #0x1c                  	// #28
  40333c:	movk	x8, #0x1e, lsl #32
  403340:	movk	x8, #0x1, lsl #48
  403344:	mov	w9, #0x7                   	// #7
  403348:	cmp	w22, #0x2
  40334c:	str	x8, [sp, #56]
  403350:	strb	w9, [sp, #72]
  403354:	b.lt	403638 <ferror@plt+0x12a8>  // b.tstop
  403358:	adrp	x24, 410000 <ferror@plt+0xdc70>
  40335c:	adrp	x25, 410000 <ferror@plt+0xdc70>
  403360:	adrp	x26, 410000 <ferror@plt+0xdc70>
  403364:	mov	x20, xzr
  403368:	mov	x21, #0xffffffffffffffff    	// #-1
  40336c:	mov	w8, #0xffff                	// #65535
  403370:	add	x24, x24, #0xa83
  403374:	add	x25, x25, #0x9d2
  403378:	add	x26, x26, #0xa8a
  40337c:	mov	x27, x28
  403380:	stp	xzr, xzr, [sp, #16]
  403384:	str	x8, [sp, #8]
  403388:	b	4033a8 <ferror@plt+0x1018>
  40338c:	ldrb	w8, [sp, #82]
  403390:	orr	w8, w8, #0x2
  403394:	strb	w8, [sp, #82]
  403398:	cmp	w19, #0x1
  40339c:	mov	x28, x27
  4033a0:	mov	w22, w19
  4033a4:	b.le	403530 <ferror@plt+0x11a0>
  4033a8:	ldr	x23, [x27, #8]!
  4033ac:	mov	x1, x24
  4033b0:	mov	x0, x23
  4033b4:	bl	4020d0 <strcmp@plt>
  4033b8:	cbz	w0, 403484 <ferror@plt+0x10f4>
  4033bc:	mov	x0, x23
  4033c0:	mov	x1, x25
  4033c4:	bl	4020d0 <strcmp@plt>
  4033c8:	cbz	w0, 403484 <ferror@plt+0x10f4>
  4033cc:	mov	x0, x23
  4033d0:	mov	x1, x26
  4033d4:	bl	4020d0 <strcmp@plt>
  4033d8:	cbz	w0, 403498 <ferror@plt+0x1108>
  4033dc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4033e0:	mov	x0, x23
  4033e4:	add	x1, x1, #0x8aa
  4033e8:	bl	4020d0 <strcmp@plt>
  4033ec:	cbz	w0, 4034b0 <ferror@plt+0x1120>
  4033f0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4033f4:	mov	x0, x23
  4033f8:	add	x1, x1, #0x989
  4033fc:	sub	w19, w22, #0x1
  403400:	bl	4020d0 <strcmp@plt>
  403404:	cbz	w0, 40338c <ferror@plt+0xffc>
  403408:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40340c:	mov	x0, x23
  403410:	add	x1, x1, #0x900
  403414:	bl	409ad4 <ferror@plt+0x7744>
  403418:	tbz	w0, #0, 4034ec <ferror@plt+0x115c>
  40341c:	ldr	x0, [x27]
  403420:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403424:	add	x1, x1, #0x793
  403428:	bl	409ad4 <ferror@plt+0x7744>
  40342c:	tbz	w0, #0, 403500 <ferror@plt+0x1170>
  403430:	ldr	x23, [x27]
  403434:	adrp	x1, 412000 <ferror@plt+0xfc70>
  403438:	add	x1, x1, #0xdc
  40343c:	mov	x0, x23
  403440:	bl	4020d0 <strcmp@plt>
  403444:	cbnz	w0, 40345c <ferror@plt+0x10cc>
  403448:	cmp	w22, #0x3
  40344c:	b.lt	4036dc <ferror@plt+0x134c>  // b.tstop
  403450:	add	x27, x28, #0x10
  403454:	ldr	x23, [x27]
  403458:	sub	w19, w22, #0x2
  40345c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403460:	mov	x0, x23
  403464:	add	x1, x1, #0x50c
  403468:	bl	409ad4 <ferror@plt+0x7744>
  40346c:	tbz	w0, #0, 403740 <ferror@plt+0x13b0>
  403470:	ldr	x1, [x27]
  403474:	ldr	x8, [sp, #16]
  403478:	cbnz	x8, 4036f0 <ferror@plt+0x1360>
  40347c:	str	x1, [sp, #16]
  403480:	b	403398 <ferror@plt+0x1008>
  403484:	subs	w19, w22, #0x2
  403488:	b.le	4036dc <ferror@plt+0x134c>
  40348c:	add	x27, x28, #0x10
  403490:	ldr	x20, [x27]
  403494:	b	403398 <ferror@plt+0x1008>
  403498:	subs	w19, w22, #0x2
  40349c:	b.le	4036dc <ferror@plt+0x134c>
  4034a0:	add	x27, x28, #0x10
  4034a4:	ldr	x8, [x27]
  4034a8:	str	x8, [sp, #24]
  4034ac:	b	403398 <ferror@plt+0x1008>
  4034b0:	subs	w19, w22, #0x2
  4034b4:	b.le	4036dc <ferror@plt+0x134c>
  4034b8:	add	x27, x28, #0x10
  4034bc:	ldr	x0, [x27]
  4034c0:	add	x1, sp, #0x20
  4034c4:	mov	w2, wzr
  4034c8:	bl	401dd0 <strtoul@plt>
  4034cc:	ldr	x8, [sp, #32]
  4034d0:	mov	x21, x0
  4034d4:	lsr	x9, x0, #24
  4034d8:	cbz	x8, 4034f8 <ferror@plt+0x1168>
  4034dc:	cbnz	x9, 4036e0 <ferror@plt+0x1350>
  4034e0:	ldrb	w8, [x8]
  4034e4:	cbz	w8, 403398 <ferror@plt+0x1008>
  4034e8:	b	4036e0 <ferror@plt+0x1350>
  4034ec:	ldrb	w8, [sp, #82]
  4034f0:	orr	w8, w8, #0x4
  4034f4:	b	403394 <ferror@plt+0x1004>
  4034f8:	cbz	x9, 403398 <ferror@plt+0x1008>
  4034fc:	b	4036e0 <ferror@plt+0x1350>
  403500:	ldr	x8, [sp, #8]
  403504:	sxth	w8, w8
  403508:	tbz	w8, #31, 4036fc <ferror@plt+0x136c>
  40350c:	subs	w19, w22, #0x2
  403510:	b.le	4036dc <ferror@plt+0x134c>
  403514:	add	x27, x28, #0x10
  403518:	ldr	x0, [x27]
  40351c:	mov	w2, #0xa                   	// #10
  403520:	mov	x1, xzr
  403524:	bl	4020f0 <strtol@plt>
  403528:	str	x0, [sp, #8]
  40352c:	b	403398 <ferror@plt+0x1008>
  403530:	ldp	x22, x19, [sp, #16]
  403534:	orr	x8, x20, x19
  403538:	cbz	x8, 403638 <ferror@plt+0x12a8>
  40353c:	cbz	x22, 403638 <ferror@plt+0x12a8>
  403540:	add	x8, sp, #0x28
  403544:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403548:	orr	x3, x8, #0x1
  40354c:	orr	x4, x8, #0x2
  403550:	orr	x5, x8, #0x3
  403554:	add	x6, x8, #0x4
  403558:	add	x7, x8, #0x5
  40355c:	add	x1, x1, #0xa4d
  403560:	add	x2, sp, #0x28
  403564:	mov	x0, x22
  403568:	bl	4022a0 <__isoc99_sscanf@plt>
  40356c:	cmp	w0, #0x6
  403570:	b.ne	403658 <ferror@plt+0x12c8>  // b.any
  403574:	add	x0, sp, #0x38
  403578:	add	x3, sp, #0x28
  40357c:	mov	w1, #0x41c                 	// #1052
  403580:	mov	w2, #0x2                   	// #2
  403584:	mov	w4, #0x6                   	// #6
  403588:	bl	40f714 <ferror@plt+0xd384>
  40358c:	ldr	x3, [sp, #8]
  403590:	sxth	w8, w3
  403594:	tbnz	w8, #31, 4035a8 <ferror@plt+0x1218>
  403598:	add	x0, sp, #0x38
  40359c:	mov	w1, #0x41c                 	// #1052
  4035a0:	mov	w2, #0x5                   	// #5
  4035a4:	bl	40f814 <ferror@plt+0xd484>
  4035a8:	cmn	x21, #0x1
  4035ac:	b.eq	4035c4 <ferror@plt+0x1234>  // b.none
  4035b0:	add	x0, sp, #0x38
  4035b4:	mov	w1, #0x41c                 	// #1052
  4035b8:	mov	w2, #0x7                   	// #7
  4035bc:	mov	w3, w21
  4035c0:	bl	40f884 <ferror@plt+0xd4f4>
  4035c4:	cbz	x20, 4035d8 <ferror@plt+0x1248>
  4035c8:	mov	x0, x20
  4035cc:	bl	40bcc4 <ferror@plt+0x9934>
  4035d0:	str	w0, [sp, #76]
  4035d4:	cbz	w0, 403670 <ferror@plt+0x12e0>
  4035d8:	cbz	x19, 4035fc <ferror@plt+0x126c>
  4035dc:	mov	x0, x19
  4035e0:	bl	40bcc4 <ferror@plt+0x9934>
  4035e4:	cbz	w0, 403688 <ferror@plt+0x12f8>
  4035e8:	mov	w3, w0
  4035ec:	add	x0, sp, #0x38
  4035f0:	mov	w1, #0x41c                 	// #1052
  4035f4:	mov	w2, #0x9                   	// #9
  4035f8:	bl	40f884 <ferror@plt+0xd4f4>
  4035fc:	adrp	x0, 423000 <ferror@plt+0x20c70>
  403600:	add	x0, x0, #0x310
  403604:	add	x1, sp, #0x38
  403608:	add	x2, sp, #0x30
  40360c:	bl	40ee04 <ferror@plt+0xca74>
  403610:	tbnz	w0, #31, 403630 <ferror@plt+0x12a0>
  403614:	adrp	x8, 423000 <ferror@plt+0x20c70>
  403618:	ldr	x0, [sp, #48]
  40361c:	ldr	x1, [x8, #864]
  403620:	bl	402bec <ferror@plt+0x85c>
  403624:	tbnz	w0, #31, 4036c4 <ferror@plt+0x1334>
  403628:	mov	w0, wzr
  40362c:	b	4036a4 <ferror@plt+0x1314>
  403630:	mov	w0, #0xfffffffe            	// #-2
  403634:	b	4036a4 <ferror@plt+0x1314>
  403638:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40363c:	ldr	x3, [x8, #856]
  403640:	adrp	x0, 410000 <ferror@plt+0xdc70>
  403644:	add	x0, x0, #0xa8d
  403648:	mov	w1, #0x35                  	// #53
  40364c:	mov	w2, #0x1                   	// #1
  403650:	bl	4021b0 <fwrite@plt>
  403654:	b	4036a0 <ferror@plt+0x1310>
  403658:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40365c:	ldr	x0, [x8, #856]
  403660:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403664:	add	x1, x1, #0xa6b
  403668:	mov	x2, x22
  40366c:	b	40369c <ferror@plt+0x130c>
  403670:	adrp	x8, 423000 <ferror@plt+0x20c70>
  403674:	ldr	x0, [x8, #856]
  403678:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40367c:	add	x1, x1, #0xac3
  403680:	mov	x2, x20
  403684:	b	40369c <ferror@plt+0x130c>
  403688:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40368c:	ldr	x0, [x8, #856]
  403690:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403694:	add	x1, x1, #0xadc
  403698:	mov	x2, x19
  40369c:	bl	402360 <fprintf@plt>
  4036a0:	mov	w0, #0xffffffff            	// #-1
  4036a4:	add	sp, sp, #0x460
  4036a8:	ldp	x20, x19, [sp, #80]
  4036ac:	ldp	x22, x21, [sp, #64]
  4036b0:	ldp	x24, x23, [sp, #48]
  4036b4:	ldp	x26, x25, [sp, #32]
  4036b8:	ldp	x28, x27, [sp, #16]
  4036bc:	ldp	x29, x30, [sp], #96
  4036c0:	ret
  4036c4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4036c8:	ldr	x3, [x8, #856]
  4036cc:	adrp	x0, 410000 <ferror@plt+0xdc70>
  4036d0:	add	x0, x0, #0xafc
  4036d4:	mov	w1, #0xd                   	// #13
  4036d8:	b	40364c <ferror@plt+0x12bc>
  4036dc:	bl	40978c <ferror@plt+0x73fc>
  4036e0:	ldr	x1, [x27]
  4036e4:	adrp	x0, 410000 <ferror@plt+0xdc70>
  4036e8:	add	x0, x0, #0x9e8
  4036ec:	bl	4097ec <ferror@plt+0x745c>
  4036f0:	adrp	x0, 412000 <ferror@plt+0xfc70>
  4036f4:	add	x0, x0, #0xdc
  4036f8:	bl	409854 <ferror@plt+0x74c4>
  4036fc:	ldr	x1, [x27]
  403700:	adrp	x0, 410000 <ferror@plt+0xdc70>
  403704:	add	x0, x0, #0x793
  403708:	bl	409854 <ferror@plt+0x74c4>
  40370c:	ldr	x0, [x28]
  403710:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403714:	add	x1, x1, #0x50c
  403718:	bl	409ad4 <ferror@plt+0x7744>
  40371c:	tbz	w0, #0, 403740 <ferror@plt+0x13b0>
  403720:	adrp	x8, 423000 <ferror@plt+0x20c70>
  403724:	ldr	x0, [x8, #856]
  403728:	ldr	x2, [x28]
  40372c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403730:	add	x1, x1, #0x939
  403734:	bl	402360 <fprintf@plt>
  403738:	mov	w0, #0xffffffff            	// #-1
  40373c:	bl	401df0 <exit@plt>
  403740:	bl	404168 <ferror@plt+0x1dd8>
  403744:	stp	x29, x30, [sp, #-96]!
  403748:	stp	x28, x27, [sp, #16]
  40374c:	stp	x26, x25, [sp, #32]
  403750:	stp	x24, x23, [sp, #48]
  403754:	stp	x22, x21, [sp, #64]
  403758:	stp	x20, x19, [sp, #80]
  40375c:	mov	x29, sp
  403760:	sub	sp, sp, #0x260
  403764:	add	x8, sp, #0x138
  403768:	movi	v0.2d, #0x0
  40376c:	mov	w9, #0x1c                  	// #28
  403770:	stur	q0, [x8, #248]
  403774:	stur	q0, [x8, #232]
  403778:	stur	q0, [x8, #216]
  40377c:	stur	q0, [x8, #200]
  403780:	stur	q0, [x8, #184]
  403784:	stur	q0, [x8, #168]
  403788:	stur	q0, [x8, #152]
  40378c:	stur	q0, [x8, #136]
  403790:	stur	q0, [x8, #120]
  403794:	stur	q0, [x8, #104]
  403798:	stur	q0, [x8, #88]
  40379c:	stur	q0, [x8, #72]
  4037a0:	stur	q0, [x8, #56]
  4037a4:	stur	q0, [x8, #40]
  4037a8:	stur	q0, [x8, #24]
  4037ac:	stur	q0, [x8, #8]
  4037b0:	add	x8, x8, #0x8
  4037b4:	orr	w10, w1, #0x1
  4037b8:	str	wzr, [x8, #272]
  4037bc:	str	q0, [x8, #256]
  4037c0:	mov	w8, #0x7                   	// #7
  4037c4:	str	w9, [sp, #312]
  4037c8:	mov	w9, #0x40                  	// #64
  4037cc:	cmp	w2, #0x1
  4037d0:	strh	w0, [sp, #316]
  4037d4:	strh	w10, [sp, #318]
  4037d8:	strb	w8, [sp, #328]
  4037dc:	strh	w9, [sp, #336]
  4037e0:	b.lt	403d34 <ferror@plt+0x19a4>  // b.tstop
  4037e4:	mov	x8, #0xffffffffffffffff    	// #-1
  4037e8:	adrp	x28, 410000 <ferror@plt+0xdc70>
  4037ec:	adrp	x23, 410000 <ferror@plt+0xdc70>
  4037f0:	adrp	x26, 411000 <ferror@plt+0xec70>
  4037f4:	mov	x25, x3
  4037f8:	mov	w27, w2
  4037fc:	mov	x24, xzr
  403800:	mov	w20, wzr
  403804:	mov	x19, xzr
  403808:	str	x8, [sp, #24]
  40380c:	mov	w8, #0xffff                	// #65535
  403810:	add	x28, x28, #0x9d2
  403814:	add	x23, x23, #0x887
  403818:	add	x26, x26, #0x81
  40381c:	mov	x22, #0xffffffffffffffff    	// #-1
  403820:	str	wzr, [sp, #20]
  403824:	stp	x8, xzr, [sp]
  403828:	b	403840 <ferror@plt+0x14b0>
  40382c:	cmp	x24, #0x10, lsl #12
  403830:	b.cs	403da0 <ferror@plt+0x1a10>  // b.hs, b.nlast
  403834:	subs	w27, w27, #0x1
  403838:	add	x25, x25, #0x8
  40383c:	b.le	403bcc <ferror@plt+0x183c>
  403840:	ldr	x21, [x25]
  403844:	mov	x1, x28
  403848:	mov	x0, x21
  40384c:	bl	4020d0 <strcmp@plt>
  403850:	cbz	w0, 4039f0 <ferror@plt+0x1660>
  403854:	mov	x0, x21
  403858:	mov	x1, x23
  40385c:	bl	4020d0 <strcmp@plt>
  403860:	cbz	w0, 403a00 <ferror@plt+0x1670>
  403864:	mov	x0, x21
  403868:	mov	x1, x26
  40386c:	bl	4020d0 <strcmp@plt>
  403870:	cbz	w0, 403a28 <ferror@plt+0x1698>
  403874:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403878:	mov	x0, x21
  40387c:	add	x1, x1, #0x8aa
  403880:	bl	4020d0 <strcmp@plt>
  403884:	cbz	w0, 403a78 <ferror@plt+0x16e8>
  403888:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40388c:	mov	x0, x21
  403890:	add	x1, x1, #0x8a6
  403894:	bl	4020d0 <strcmp@plt>
  403898:	cbz	w0, 403ab0 <ferror@plt+0x1720>
  40389c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4038a0:	mov	x0, x21
  4038a4:	add	x1, x1, #0xa06
  4038a8:	bl	4020d0 <strcmp@plt>
  4038ac:	cbz	w0, 403ae8 <ferror@plt+0x1758>
  4038b0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4038b4:	mov	x0, x21
  4038b8:	add	x1, x1, #0x989
  4038bc:	bl	4020d0 <strcmp@plt>
  4038c0:	cbz	w0, 403b0c <ferror@plt+0x177c>
  4038c4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4038c8:	mov	x0, x21
  4038cc:	add	x1, x1, #0x900
  4038d0:	bl	409ad4 <ferror@plt+0x7744>
  4038d4:	tbz	w0, #0, 403b24 <ferror@plt+0x1794>
  4038d8:	ldr	x0, [x25]
  4038dc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4038e0:	add	x1, x1, #0x98e
  4038e4:	bl	409ad4 <ferror@plt+0x7744>
  4038e8:	tbz	w0, #0, 403b34 <ferror@plt+0x17a4>
  4038ec:	ldr	x0, [x25]
  4038f0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4038f4:	add	x1, x1, #0xa0a
  4038f8:	bl	409ad4 <ferror@plt+0x7744>
  4038fc:	tbz	w0, #0, 403b44 <ferror@plt+0x17b4>
  403900:	ldr	x0, [x25]
  403904:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403908:	add	x1, x1, #0x9b1
  40390c:	bl	409ad4 <ferror@plt+0x7744>
  403910:	tbz	w0, #0, 403b44 <ferror@plt+0x17b4>
  403914:	ldr	x0, [x25]
  403918:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40391c:	add	x1, x1, #0xa10
  403920:	bl	409ad4 <ferror@plt+0x7744>
  403924:	tbz	w0, #0, 403b54 <ferror@plt+0x17c4>
  403928:	ldr	x0, [x25]
  40392c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403930:	add	x1, x1, #0x9bb
  403934:	bl	409ad4 <ferror@plt+0x7744>
  403938:	tbz	w0, #0, 403b54 <ferror@plt+0x17c4>
  40393c:	ldr	x0, [x25]
  403940:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403944:	add	x1, x1, #0xa15
  403948:	bl	409ad4 <ferror@plt+0x7744>
  40394c:	tbz	w0, #0, 403b64 <ferror@plt+0x17d4>
  403950:	ldr	x0, [x25]
  403954:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403958:	add	x1, x1, #0x793
  40395c:	bl	409ad4 <ferror@plt+0x7744>
  403960:	tbz	w0, #0, 403b70 <ferror@plt+0x17e0>
  403964:	ldr	x0, [x25]
  403968:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40396c:	add	x1, x1, #0xa1d
  403970:	bl	409ad4 <ferror@plt+0x7744>
  403974:	tbz	w0, #0, 403b9c <ferror@plt+0x180c>
  403978:	ldr	x0, [x25]
  40397c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403980:	add	x1, x1, #0x995
  403984:	bl	409ad4 <ferror@plt+0x7744>
  403988:	tbz	w0, #0, 403bac <ferror@plt+0x181c>
  40398c:	ldr	x0, [x25]
  403990:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403994:	add	x1, x1, #0x9aa
  403998:	bl	409ad4 <ferror@plt+0x7744>
  40399c:	tbz	w0, #0, 403bbc <ferror@plt+0x182c>
  4039a0:	ldr	x21, [x25]
  4039a4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4039a8:	add	x1, x1, #0xdc
  4039ac:	mov	x0, x21
  4039b0:	bl	4020d0 <strcmp@plt>
  4039b4:	cbnz	w0, 4039c8 <ferror@plt+0x1638>
  4039b8:	cmp	w27, #0x2
  4039bc:	b.lt	403d90 <ferror@plt+0x1a00>  // b.tstop
  4039c0:	ldr	x21, [x25, #8]!
  4039c4:	sub	w27, w27, #0x1
  4039c8:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4039cc:	mov	x0, x21
  4039d0:	add	x1, x1, #0x50c
  4039d4:	bl	409ad4 <ferror@plt+0x7744>
  4039d8:	tbz	w0, #0, 403dc0 <ferror@plt+0x1a30>
  4039dc:	ldr	x1, [x25]
  4039e0:	ldr	x8, [sp, #8]
  4039e4:	cbnz	x8, 403dc4 <ferror@plt+0x1a34>
  4039e8:	str	x1, [sp, #8]
  4039ec:	b	403834 <ferror@plt+0x14a4>
  4039f0:	subs	w27, w27, #0x1
  4039f4:	b.le	403d90 <ferror@plt+0x1a00>
  4039f8:	ldr	x19, [x25, #8]!
  4039fc:	b	403834 <ferror@plt+0x14a4>
  403a00:	subs	w27, w27, #0x1
  403a04:	b.le	403d90 <ferror@plt+0x1a00>
  403a08:	ldr	x1, [x25, #8]!
  403a0c:	cbnz	w20, 403d94 <ferror@plt+0x1a04>
  403a10:	adrp	x8, 423000 <ferror@plt+0x20c70>
  403a14:	ldr	w2, [x8, #888]
  403a18:	add	x0, sp, #0x28
  403a1c:	bl	409464 <ferror@plt+0x70d4>
  403a20:	mov	w20, #0x1                   	// #1
  403a24:	b	403834 <ferror@plt+0x14a4>
  403a28:	subs	w27, w27, #0x1
  403a2c:	b.le	403d90 <ferror@plt+0x1a00>
  403a30:	ldr	x0, [x25, #8]!
  403a34:	add	x1, sp, #0x20
  403a38:	mov	w2, wzr
  403a3c:	bl	401dd0 <strtoul@plt>
  403a40:	ldr	x8, [sp, #32]
  403a44:	mov	x24, x0
  403a48:	cbz	x8, 40382c <ferror@plt+0x149c>
  403a4c:	ldrb	w8, [x8]
  403a50:	cbz	w8, 40382c <ferror@plt+0x149c>
  403a54:	ldr	x0, [x25]
  403a58:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403a5c:	add	x1, x1, #0x9d6
  403a60:	bl	402350 <getservbyname@plt>
  403a64:	cbz	x0, 403da0 <ferror@plt+0x1a10>
  403a68:	ldrh	w8, [x0, #16]
  403a6c:	rev	w8, w8
  403a70:	lsr	w24, w8, #16
  403a74:	b	403834 <ferror@plt+0x14a4>
  403a78:	subs	w27, w27, #0x1
  403a7c:	b.le	403d90 <ferror@plt+0x1a00>
  403a80:	ldr	x0, [x25, #8]!
  403a84:	add	x1, sp, #0x20
  403a88:	mov	w2, wzr
  403a8c:	bl	401dd0 <strtoul@plt>
  403a90:	ldr	x8, [sp, #32]
  403a94:	mov	x22, x0
  403a98:	lsr	x9, x0, #24
  403a9c:	cbz	x8, 403b04 <ferror@plt+0x1774>
  403aa0:	cbnz	x9, 403db0 <ferror@plt+0x1a20>
  403aa4:	ldrb	w8, [x8]
  403aa8:	cbz	w8, 403834 <ferror@plt+0x14a4>
  403aac:	b	403db0 <ferror@plt+0x1a20>
  403ab0:	subs	w27, w27, #0x1
  403ab4:	b.le	403d90 <ferror@plt+0x1a00>
  403ab8:	ldr	x0, [x25, #8]!
  403abc:	add	x1, sp, #0x20
  403ac0:	mov	w2, wzr
  403ac4:	bl	401dd0 <strtoul@plt>
  403ac8:	ldr	x8, [sp, #32]
  403acc:	lsr	x9, x0, #24
  403ad0:	str	x0, [sp, #24]
  403ad4:	cbz	x8, 403b1c <ferror@plt+0x178c>
  403ad8:	cbnz	x9, 403dec <ferror@plt+0x1a5c>
  403adc:	ldrb	w8, [x8]
  403ae0:	cbz	w8, 403834 <ferror@plt+0x14a4>
  403ae4:	b	403dec <ferror@plt+0x1a5c>
  403ae8:	subs	w27, w27, #0x1
  403aec:	b.le	403d90 <ferror@plt+0x1a00>
  403af0:	ldr	x0, [x25, #8]!
  403af4:	bl	40bcc4 <ferror@plt+0x9934>
  403af8:	str	w0, [sp, #20]
  403afc:	cbnz	w0, 403834 <ferror@plt+0x14a4>
  403b00:	b	403dd0 <ferror@plt+0x1a40>
  403b04:	cbz	x9, 403834 <ferror@plt+0x14a4>
  403b08:	b	403db0 <ferror@plt+0x1a20>
  403b0c:	ldrb	w8, [sp, #338]
  403b10:	orr	w8, w8, #0x2
  403b14:	strb	w8, [sp, #338]
  403b18:	b	403834 <ferror@plt+0x14a4>
  403b1c:	cbz	x9, 403834 <ferror@plt+0x14a4>
  403b20:	b	403dec <ferror@plt+0x1a5c>
  403b24:	ldrb	w8, [sp, #338]
  403b28:	orr	w8, w8, #0x4
  403b2c:	strb	w8, [sp, #338]
  403b30:	b	403834 <ferror@plt+0x14a4>
  403b34:	ldrb	w8, [sp, #338]
  403b38:	orr	w8, w8, #0x80
  403b3c:	strb	w8, [sp, #338]
  403b40:	b	403834 <ferror@plt+0x14a4>
  403b44:	ldrh	w8, [sp, #336]
  403b48:	orr	w8, w8, #0x80
  403b4c:	strh	w8, [sp, #336]
  403b50:	b	403834 <ferror@plt+0x14a4>
  403b54:	ldrh	w8, [sp, #336]
  403b58:	orr	w8, w8, #0x2
  403b5c:	strh	w8, [sp, #336]
  403b60:	b	403834 <ferror@plt+0x14a4>
  403b64:	ldrh	w8, [sp, #336]
  403b68:	and	w8, w8, #0xffffffbf
  403b6c:	b	403b58 <ferror@plt+0x17c8>
  403b70:	ldr	x8, [sp]
  403b74:	sxth	w8, w8
  403b78:	tbz	w8, #31, 403ddc <ferror@plt+0x1a4c>
  403b7c:	subs	w27, w27, #0x1
  403b80:	b.le	403d90 <ferror@plt+0x1a00>
  403b84:	ldr	x0, [x25, #8]!
  403b88:	mov	w2, #0xa                   	// #10
  403b8c:	mov	x1, xzr
  403b90:	bl	4020f0 <strtol@plt>
  403b94:	str	x0, [sp]
  403b98:	b	403834 <ferror@plt+0x14a4>
  403b9c:	ldrb	w8, [sp, #338]
  403ba0:	orr	w8, w8, #0x1
  403ba4:	strb	w8, [sp, #338]
  403ba8:	b	403834 <ferror@plt+0x14a4>
  403bac:	ldrb	w8, [sp, #338]
  403bb0:	orr	w8, w8, #0x10
  403bb4:	strb	w8, [sp, #338]
  403bb8:	b	403834 <ferror@plt+0x14a4>
  403bbc:	ldrb	w8, [sp, #338]
  403bc0:	orr	w8, w8, #0x40
  403bc4:	strb	w8, [sp, #338]
  403bc8:	b	403834 <ferror@plt+0x14a4>
  403bcc:	ldr	x21, [sp, #8]
  403bd0:	cbz	x21, 403d34 <ferror@plt+0x19a4>
  403bd4:	cbz	x19, 403d34 <ferror@plt+0x19a4>
  403bd8:	ldrb	w8, [sp, #338]
  403bdc:	tst	w8, #0x6
  403be0:	b.ne	403bec <ferror@plt+0x185c>  // b.any
  403be4:	orr	w8, w8, #0x2
  403be8:	strb	w8, [sp, #338]
  403bec:	ldrh	w8, [sp, #336]
  403bf0:	mov	w9, #0x82                  	// #130
  403bf4:	tst	w8, w9
  403bf8:	b.ne	403c04 <ferror@plt+0x1874>  // b.any
  403bfc:	orr	w8, w8, #0x80
  403c00:	strh	w8, [sp, #336]
  403c04:	add	x8, sp, #0x130
  403c08:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403c0c:	orr	x3, x8, #0x1
  403c10:	orr	x4, x8, #0x2
  403c14:	orr	x5, x8, #0x3
  403c18:	add	x6, x8, #0x4
  403c1c:	add	x7, x8, #0x5
  403c20:	add	x1, x1, #0xa4d
  403c24:	add	x2, sp, #0x130
  403c28:	mov	x0, x21
  403c2c:	bl	4022a0 <__isoc99_sscanf@plt>
  403c30:	cmp	w0, #0x6
  403c34:	b.ne	403d54 <ferror@plt+0x19c4>  // b.any
  403c38:	add	x0, sp, #0x138
  403c3c:	add	x3, sp, #0x130
  403c40:	mov	w1, #0x11c                 	// #284
  403c44:	mov	w2, #0x2                   	// #2
  403c48:	mov	w4, #0x6                   	// #6
  403c4c:	bl	40f714 <ferror@plt+0xd384>
  403c50:	cbz	w20, 403c70 <ferror@plt+0x18e0>
  403c54:	ldrh	w4, [sp, #42]
  403c58:	add	x8, sp, #0x28
  403c5c:	add	x3, x8, #0x8
  403c60:	add	x0, sp, #0x138
  403c64:	mov	w1, #0x11c                 	// #284
  403c68:	mov	w2, #0x1                   	// #1
  403c6c:	bl	40f714 <ferror@plt+0xd384>
  403c70:	ldr	x3, [sp]
  403c74:	sxth	w8, w3
  403c78:	tbnz	w8, #31, 403c8c <ferror@plt+0x18fc>
  403c7c:	add	x0, sp, #0x138
  403c80:	mov	w1, #0x11c                 	// #284
  403c84:	mov	w2, #0x5                   	// #5
  403c88:	bl	40f814 <ferror@plt+0xd484>
  403c8c:	ldr	w20, [sp, #20]
  403c90:	cbz	x24, 403cac <ferror@plt+0x191c>
  403c94:	rev	w8, w24
  403c98:	lsr	w3, w8, #16
  403c9c:	add	x0, sp, #0x138
  403ca0:	mov	w1, #0x11c                 	// #284
  403ca4:	mov	w2, #0x6                   	// #6
  403ca8:	bl	40f814 <ferror@plt+0xd484>
  403cac:	cmn	x22, #0x1
  403cb0:	b.eq	403cc8 <ferror@plt+0x1938>  // b.none
  403cb4:	add	x0, sp, #0x138
  403cb8:	mov	w1, #0x11c                 	// #284
  403cbc:	mov	w2, #0x7                   	// #7
  403cc0:	mov	w3, w22
  403cc4:	bl	40f884 <ferror@plt+0xd4f4>
  403cc8:	ldr	x3, [sp, #24]
  403ccc:	cmn	x3, #0x1
  403cd0:	b.eq	403ce4 <ferror@plt+0x1954>  // b.none
  403cd4:	add	x0, sp, #0x138
  403cd8:	mov	w1, #0x11c                 	// #284
  403cdc:	mov	w2, #0xb                   	// #11
  403ce0:	bl	40f884 <ferror@plt+0xd4f4>
  403ce4:	cbz	w20, 403cfc <ferror@plt+0x196c>
  403ce8:	add	x0, sp, #0x138
  403cec:	mov	w1, #0x11c                 	// #284
  403cf0:	mov	w2, #0x8                   	// #8
  403cf4:	mov	w3, w20
  403cf8:	bl	40f884 <ferror@plt+0xd4f4>
  403cfc:	mov	x0, x19
  403d00:	bl	40bcc4 <ferror@plt+0x9934>
  403d04:	str	w0, [sp, #332]
  403d08:	cbz	w0, 403d28 <ferror@plt+0x1998>
  403d0c:	adrp	x0, 423000 <ferror@plt+0x20c70>
  403d10:	add	x0, x0, #0x310
  403d14:	add	x1, sp, #0x138
  403d18:	mov	x2, xzr
  403d1c:	bl	40ee04 <ferror@plt+0xca74>
  403d20:	asr	w0, w0, #31
  403d24:	b	403d70 <ferror@plt+0x19e0>
  403d28:	mov	x0, x19
  403d2c:	bl	409888 <ferror@plt+0x74f8>
  403d30:	b	403d70 <ferror@plt+0x19e0>
  403d34:	adrp	x8, 423000 <ferror@plt+0x20c70>
  403d38:	ldr	x3, [x8, #856]
  403d3c:	adrp	x0, 410000 <ferror@plt+0xdc70>
  403d40:	add	x0, x0, #0xa21
  403d44:	mov	w1, #0x2b                  	// #43
  403d48:	mov	w2, #0x1                   	// #1
  403d4c:	bl	4021b0 <fwrite@plt>
  403d50:	b	403d6c <ferror@plt+0x19dc>
  403d54:	adrp	x8, 423000 <ferror@plt+0x20c70>
  403d58:	ldr	x0, [x8, #856]
  403d5c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403d60:	add	x1, x1, #0xa6b
  403d64:	mov	x2, x21
  403d68:	bl	402360 <fprintf@plt>
  403d6c:	mov	w0, #0xffffffff            	// #-1
  403d70:	add	sp, sp, #0x260
  403d74:	ldp	x20, x19, [sp, #80]
  403d78:	ldp	x22, x21, [sp, #64]
  403d7c:	ldp	x24, x23, [sp, #48]
  403d80:	ldp	x26, x25, [sp, #32]
  403d84:	ldp	x28, x27, [sp, #16]
  403d88:	ldp	x29, x30, [sp], #96
  403d8c:	ret
  403d90:	bl	40978c <ferror@plt+0x73fc>
  403d94:	adrp	x0, 410000 <ferror@plt+0xdc70>
  403d98:	add	x0, x0, #0x887
  403d9c:	bl	409854 <ferror@plt+0x74c4>
  403da0:	ldr	x1, [x25]
  403da4:	adrp	x0, 410000 <ferror@plt+0xdc70>
  403da8:	add	x0, x0, #0x9da
  403dac:	bl	4097ec <ferror@plt+0x745c>
  403db0:	ldr	x1, [x25]
  403db4:	adrp	x0, 410000 <ferror@plt+0xdc70>
  403db8:	add	x0, x0, #0x9e8
  403dbc:	bl	4097ec <ferror@plt+0x745c>
  403dc0:	bl	404168 <ferror@plt+0x1dd8>
  403dc4:	adrp	x0, 412000 <ferror@plt+0xfc70>
  403dc8:	add	x0, x0, #0xdc
  403dcc:	bl	409854 <ferror@plt+0x74c4>
  403dd0:	ldr	x0, [x25]
  403dd4:	bl	409888 <ferror@plt+0x74f8>
  403dd8:	bl	401df0 <exit@plt>
  403ddc:	ldr	x1, [x25]
  403de0:	adrp	x0, 410000 <ferror@plt+0xdc70>
  403de4:	add	x0, x0, #0x793
  403de8:	bl	409854 <ferror@plt+0x74c4>
  403dec:	ldr	x1, [x25]
  403df0:	adrp	x0, 410000 <ferror@plt+0xdc70>
  403df4:	add	x0, x0, #0x9f5
  403df8:	bl	4097ec <ferror@plt+0x745c>
  403dfc:	sub	sp, sp, #0x70
  403e00:	cmp	w0, #0x1
  403e04:	stp	x29, x30, [sp, #16]
  403e08:	stp	x28, x27, [sp, #32]
  403e0c:	stp	x26, x25, [sp, #48]
  403e10:	stp	x24, x23, [sp, #64]
  403e14:	stp	x22, x21, [sp, #80]
  403e18:	stp	x20, x19, [sp, #96]
  403e1c:	add	x29, sp, #0x10
  403e20:	b.lt	404040 <ferror@plt+0x1cb0>  // b.tstop
  403e24:	adrp	x23, 410000 <ferror@plt+0xdc70>
  403e28:	adrp	x24, 410000 <ferror@plt+0xdc70>
  403e2c:	adrp	x25, 410000 <ferror@plt+0xdc70>
  403e30:	adrp	x26, 410000 <ferror@plt+0xdc70>
  403e34:	mov	w21, w0
  403e38:	mov	x22, x1
  403e3c:	mov	x20, xzr
  403e40:	mov	x19, xzr
  403e44:	add	x23, x23, #0xa83
  403e48:	add	x24, x24, #0x9d2
  403e4c:	add	x25, x25, #0xa8a
  403e50:	add	x26, x26, #0x793
  403e54:	adrp	x27, 423000 <ferror@plt+0x20c70>
  403e58:	b	403e7c <ferror@plt+0x1aec>
  403e5c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403e60:	mov	x0, x28
  403e64:	add	x1, x1, #0x50c
  403e68:	bl	409ad4 <ferror@plt+0x7744>
  403e6c:	tbz	w0, #0, 404110 <ferror@plt+0x1d80>
  403e70:	subs	w21, w21, #0x1
  403e74:	add	x22, x22, #0x8
  403e78:	b.le	404010 <ferror@plt+0x1c80>
  403e7c:	ldr	x28, [x22]
  403e80:	mov	x1, x23
  403e84:	mov	x0, x28
  403e88:	bl	4020d0 <strcmp@plt>
  403e8c:	cbz	w0, 403f88 <ferror@plt+0x1bf8>
  403e90:	mov	x0, x28
  403e94:	mov	x1, x24
  403e98:	bl	4020d0 <strcmp@plt>
  403e9c:	cbz	w0, 403f88 <ferror@plt+0x1bf8>
  403ea0:	mov	x0, x28
  403ea4:	mov	x1, x25
  403ea8:	bl	4020d0 <strcmp@plt>
  403eac:	cbz	w0, 403f98 <ferror@plt+0x1c08>
  403eb0:	mov	x0, x28
  403eb4:	mov	x1, x26
  403eb8:	bl	4020d0 <strcmp@plt>
  403ebc:	cbz	w0, 403fa8 <ferror@plt+0x1c18>
  403ec0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403ec4:	mov	x0, x28
  403ec8:	add	x1, x1, #0xb12
  403ecc:	bl	4020d0 <strcmp@plt>
  403ed0:	cbnz	w0, 403e5c <ferror@plt+0x1acc>
  403ed4:	subs	w21, w21, #0x1
  403ed8:	b.le	40410c <ferror@plt+0x1d7c>
  403edc:	ldr	x28, [x22, #8]!
  403ee0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403ee4:	add	x1, x1, #0x9b1
  403ee8:	mov	x0, x28
  403eec:	bl	409ad4 <ferror@plt+0x7744>
  403ef0:	tbz	w0, #0, 403fd4 <ferror@plt+0x1c44>
  403ef4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403ef8:	mov	x0, x28
  403efc:	add	x1, x1, #0x9bb
  403f00:	bl	409ad4 <ferror@plt+0x7744>
  403f04:	tbz	w0, #0, 403fdc <ferror@plt+0x1c4c>
  403f08:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403f0c:	mov	x0, x28
  403f10:	add	x1, x1, #0xa10
  403f14:	bl	409ad4 <ferror@plt+0x7744>
  403f18:	tbz	w0, #0, 403fdc <ferror@plt+0x1c4c>
  403f1c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403f20:	mov	x0, x28
  403f24:	add	x1, x1, #0x9c2
  403f28:	bl	409ad4 <ferror@plt+0x7744>
  403f2c:	tbz	w0, #0, 403ff8 <ferror@plt+0x1c68>
  403f30:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403f34:	mov	x0, x28
  403f38:	add	x1, x1, #0xb42
  403f3c:	bl	409ad4 <ferror@plt+0x7744>
  403f40:	tbz	w0, #0, 404000 <ferror@plt+0x1c70>
  403f44:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403f48:	mov	x0, x28
  403f4c:	add	x1, x1, #0xa15
  403f50:	bl	409ad4 <ferror@plt+0x7744>
  403f54:	tbz	w0, #0, 404000 <ferror@plt+0x1c70>
  403f58:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403f5c:	mov	x0, x28
  403f60:	add	x1, x1, #0xb4c
  403f64:	bl	4020d0 <strcmp@plt>
  403f68:	cbz	w0, 404008 <ferror@plt+0x1c78>
  403f6c:	sub	x0, x29, #0x4
  403f70:	mov	x1, x28
  403f74:	mov	w2, wzr
  403f78:	bl	40866c <ferror@plt+0x62dc>
  403f7c:	cbnz	w0, 404114 <ferror@plt+0x1d84>
  403f80:	ldur	w8, [x29, #-4]
  403f84:	b	403fe4 <ferror@plt+0x1c54>
  403f88:	subs	w21, w21, #0x1
  403f8c:	b.le	40410c <ferror@plt+0x1d7c>
  403f90:	ldr	x19, [x22, #8]!
  403f94:	b	403e70 <ferror@plt+0x1ae0>
  403f98:	subs	w21, w21, #0x1
  403f9c:	b.le	40410c <ferror@plt+0x1d7c>
  403fa0:	ldr	x20, [x22, #8]!
  403fa4:	b	403e70 <ferror@plt+0x1ae0>
  403fa8:	subs	w21, w21, #0x1
  403fac:	b.le	40410c <ferror@plt+0x1d7c>
  403fb0:	ldr	w8, [x27, #912]
  403fb4:	ldr	x1, [x22, #8]!
  403fb8:	cbnz	w8, 404124 <ferror@plt+0x1d94>
  403fbc:	mov	w2, #0xa                   	// #10
  403fc0:	mov	x0, x1
  403fc4:	mov	x1, xzr
  403fc8:	bl	4020f0 <strtol@plt>
  403fcc:	str	w0, [x27, #912]
  403fd0:	b	403e70 <ferror@plt+0x1ae0>
  403fd4:	mov	w8, #0x80                  	// #128
  403fd8:	b	403fe0 <ferror@plt+0x1c50>
  403fdc:	mov	w8, #0x40                  	// #64
  403fe0:	stur	w8, [x29, #-4]
  403fe4:	adrp	x10, 423000 <ferror@plt+0x20c70>
  403fe8:	ldr	w9, [x10, #908]
  403fec:	orr	w8, w9, w8
  403ff0:	str	w8, [x10, #908]
  403ff4:	b	403e70 <ferror@plt+0x1ae0>
  403ff8:	mov	w8, #0x4                   	// #4
  403ffc:	b	403fe0 <ferror@plt+0x1c50>
  404000:	mov	w8, #0x2                   	// #2
  404004:	b	403fe0 <ferror@plt+0x1c50>
  404008:	mov	w8, #0xffffffff            	// #-1
  40400c:	b	403fe0 <ferror@plt+0x1c50>
  404010:	cbz	x20, 404028 <ferror@plt+0x1c98>
  404014:	mov	x0, x20
  404018:	bl	40bcc4 <ferror@plt+0x9934>
  40401c:	cbz	w0, 4040ec <ferror@plt+0x1d5c>
  404020:	adrp	x8, 423000 <ferror@plt+0x20c70>
  404024:	str	w0, [x8, #952]
  404028:	cbz	x19, 404040 <ferror@plt+0x1cb0>
  40402c:	mov	x0, x19
  404030:	bl	40bcc4 <ferror@plt+0x9934>
  404034:	adrp	x8, 423000 <ferror@plt+0x20c70>
  404038:	str	w0, [x8, #904]
  40403c:	cbz	w0, 4040e0 <ferror@plt+0x1d50>
  404040:	adrp	x8, 423000 <ferror@plt+0x20c70>
  404044:	ldrb	w8, [x8, #832]
  404048:	tbnz	w8, #2, 404064 <ferror@plt+0x1cd4>
  40404c:	adrp	x0, 423000 <ferror@plt+0x20c70>
  404050:	adrp	x1, 404000 <ferror@plt+0x1c70>
  404054:	add	x0, x0, #0x310
  404058:	add	x1, x1, #0x1d8
  40405c:	bl	40e780 <ferror@plt+0xc3f0>
  404060:	b	40407c <ferror@plt+0x1cec>
  404064:	adrp	x0, 423000 <ferror@plt+0x20c70>
  404068:	adrp	x2, 404000 <ferror@plt+0x1c70>
  40406c:	add	x0, x0, #0x310
  404070:	add	x2, x2, #0x194
  404074:	mov	w1, #0x7                   	// #7
  404078:	bl	40e2f0 <ferror@plt+0xbf60>
  40407c:	tbnz	w0, #31, 404130 <ferror@plt+0x1da0>
  404080:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  404084:	ldr	w0, [x8, #3652]
  404088:	bl	40c660 <ferror@plt+0xa2d0>
  40408c:	adrp	x19, 423000 <ferror@plt+0x20c70>
  404090:	ldr	x2, [x19, #864]
  404094:	adrp	x0, 423000 <ferror@plt+0x20c70>
  404098:	adrp	x1, 402000 <strcasecmp@plt>
  40409c:	add	x0, x0, #0x310
  4040a0:	add	x1, x1, #0xbec
  4040a4:	mov	w3, wzr
  4040a8:	bl	40eab8 <ferror@plt+0xc728>
  4040ac:	tbnz	w0, #31, 404144 <ferror@plt+0x1db4>
  4040b0:	bl	40c6d4 <ferror@plt+0xa344>
  4040b4:	ldr	x0, [x19, #864]
  4040b8:	bl	4021d0 <fflush@plt>
  4040bc:	mov	w0, wzr
  4040c0:	ldp	x20, x19, [sp, #96]
  4040c4:	ldp	x22, x21, [sp, #80]
  4040c8:	ldp	x24, x23, [sp, #64]
  4040cc:	ldp	x26, x25, [sp, #48]
  4040d0:	ldp	x28, x27, [sp, #32]
  4040d4:	ldp	x29, x30, [sp, #16]
  4040d8:	add	sp, sp, #0x70
  4040dc:	ret
  4040e0:	mov	x0, x19
  4040e4:	bl	409888 <ferror@plt+0x74f8>
  4040e8:	b	4040c0 <ferror@plt+0x1d30>
  4040ec:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4040f0:	ldr	x0, [x8, #856]
  4040f4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4040f8:	add	x1, x1, #0xadc
  4040fc:	mov	x2, x20
  404100:	bl	402360 <fprintf@plt>
  404104:	mov	w0, #0xffffffff            	// #-1
  404108:	b	4040c0 <ferror@plt+0x1d30>
  40410c:	bl	40978c <ferror@plt+0x73fc>
  404110:	bl	404168 <ferror@plt+0x1dd8>
  404114:	ldr	x1, [x22]
  404118:	adrp	x0, 410000 <ferror@plt+0xdc70>
  40411c:	add	x0, x0, #0xb0a
  404120:	bl	4097ec <ferror@plt+0x745c>
  404124:	adrp	x0, 410000 <ferror@plt+0xdc70>
  404128:	add	x0, x0, #0x793
  40412c:	bl	409820 <ferror@plt+0x7490>
  404130:	adrp	x0, 410000 <ferror@plt+0xdc70>
  404134:	add	x0, x0, #0xb18
  404138:	bl	401e10 <perror@plt>
  40413c:	mov	w0, #0x1                   	// #1
  404140:	bl	401df0 <exit@plt>
  404144:	adrp	x8, 423000 <ferror@plt+0x20c70>
  404148:	ldr	x3, [x8, #856]
  40414c:	adrp	x0, 410000 <ferror@plt+0xdc70>
  404150:	add	x0, x0, #0xb31
  404154:	mov	w1, #0x10                  	// #16
  404158:	mov	w2, #0x1                   	// #1
  40415c:	bl	4021b0 <fwrite@plt>
  404160:	mov	w0, #0x1                   	// #1
  404164:	bl	401df0 <exit@plt>
  404168:	stp	x29, x30, [sp, #-16]!
  40416c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  404170:	ldr	x3, [x8, #856]
  404174:	adrp	x0, 410000 <ferror@plt+0xdc70>
  404178:	add	x0, x0, #0xb50
  40417c:	mov	w1, #0x1e1                 	// #481
  404180:	mov	w2, #0x1                   	// #1
  404184:	mov	x29, sp
  404188:	bl	4021b0 <fwrite@plt>
  40418c:	mov	w0, #0xffffffff            	// #-1
  404190:	bl	401df0 <exit@plt>
  404194:	stp	x29, x30, [sp, #-16]!
  404198:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40419c:	ldr	w8, [x8, #904]
  4041a0:	mov	x29, sp
  4041a4:	cbz	w8, 4041ac <ferror@plt+0x1e1c>
  4041a8:	str	w8, [x0, #20]
  4041ac:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4041b0:	ldr	w3, [x8, #952]
  4041b4:	cbz	w3, 4041cc <ferror@plt+0x1e3c>
  4041b8:	mov	w2, #0x9                   	// #9
  4041bc:	bl	40f884 <ferror@plt+0xd4f4>
  4041c0:	cbz	w0, 4041cc <ferror@plt+0x1e3c>
  4041c4:	ldp	x29, x30, [sp], #16
  4041c8:	ret
  4041cc:	mov	w0, wzr
  4041d0:	ldp	x29, x30, [sp], #16
  4041d4:	ret
  4041d8:	stp	x29, x30, [sp, #-16]!
  4041dc:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4041e0:	ldr	w8, [x8, #904]
  4041e4:	mov	x29, sp
  4041e8:	cbz	w8, 4041f0 <ferror@plt+0x1e60>
  4041ec:	str	w8, [x0, #20]
  4041f0:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4041f4:	ldr	w3, [x8, #952]
  4041f8:	cbz	w3, 404210 <ferror@plt+0x1e80>
  4041fc:	mov	w2, #0xa                   	// #10
  404200:	bl	40f884 <ferror@plt+0xd4f4>
  404204:	cbz	w0, 404210 <ferror@plt+0x1e80>
  404208:	ldp	x29, x30, [sp], #16
  40420c:	ret
  404210:	mov	w0, wzr
  404214:	ldp	x29, x30, [sp], #16
  404218:	ret
  40421c:	stp	x29, x30, [sp, #-96]!
  404220:	stp	x22, x21, [sp, #64]
  404224:	mov	w21, w0
  404228:	adrp	x0, 423000 <ferror@plt+0x20c70>
  40422c:	add	x0, x0, #0x310
  404230:	stp	x28, x27, [sp, #16]
  404234:	stp	x26, x25, [sp, #32]
  404238:	stp	x24, x23, [sp, #48]
  40423c:	stp	x20, x19, [sp, #80]
  404240:	mov	x29, sp
  404244:	mov	x20, x1
  404248:	bl	40dea0 <ferror@plt+0xbb10>
  40424c:	cmp	w21, #0x1
  404250:	b.lt	404388 <ferror@plt+0x1ff8>  // b.tstop
  404254:	adrp	x22, 410000 <ferror@plt+0xdc70>
  404258:	adrp	x23, 412000 <ferror@plt+0xfc70>
  40425c:	adrp	x24, 410000 <ferror@plt+0xdc70>
  404260:	mov	w28, wzr
  404264:	mov	w26, wzr
  404268:	mov	w25, wzr
  40426c:	mov	x19, xzr
  404270:	mov	w27, #0xfffffff7            	// #-9
  404274:	add	x22, x22, #0xd32
  404278:	add	x23, x23, #0x5c8
  40427c:	add	x24, x24, #0x78b
  404280:	b	404298 <ferror@plt+0x1f08>
  404284:	mov	w27, wzr
  404288:	mov	w25, #0x1                   	// #1
  40428c:	subs	w21, w21, #0x1
  404290:	add	x20, x20, #0x8
  404294:	b.le	404330 <ferror@plt+0x1fa0>
  404298:	ldr	x0, [x20]
  40429c:	mov	x1, x22
  4042a0:	bl	409ad4 <ferror@plt+0x7744>
  4042a4:	tbz	w0, #0, 404308 <ferror@plt+0x1f78>
  4042a8:	ldr	x0, [x20]
  4042ac:	mov	x1, x23
  4042b0:	bl	409ad4 <ferror@plt+0x7744>
  4042b4:	tbz	w0, #0, 404284 <ferror@plt+0x1ef4>
  4042b8:	ldr	x0, [x20]
  4042bc:	mov	x1, x24
  4042c0:	bl	409ad4 <ferror@plt+0x7744>
  4042c4:	tbz	w0, #0, 404318 <ferror@plt+0x1f88>
  4042c8:	ldr	x0, [x20]
  4042cc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4042d0:	add	x1, x1, #0x78f
  4042d4:	bl	409ad4 <ferror@plt+0x7744>
  4042d8:	tbz	w0, #0, 404324 <ferror@plt+0x1f94>
  4042dc:	ldr	x27, [x20]
  4042e0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4042e4:	add	x1, x1, #0xb4c
  4042e8:	mov	x0, x27
  4042ec:	bl	4020d0 <strcmp@plt>
  4042f0:	cbnz	w0, 404404 <ferror@plt+0x2074>
  4042f4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4042f8:	mov	w9, #0x1                   	// #1
  4042fc:	strb	w9, [x8, #956]
  404300:	mov	w27, #0xfffffff7            	// #-9
  404304:	b	40428c <ferror@plt+0x1efc>
  404308:	subs	w21, w21, #0x1
  40430c:	b.le	404400 <ferror@plt+0x2070>
  404310:	ldr	x19, [x20, #8]!
  404314:	b	40428c <ferror@plt+0x1efc>
  404318:	mov	w27, wzr
  40431c:	mov	w26, #0x1                   	// #1
  404320:	b	40428c <ferror@plt+0x1efc>
  404324:	mov	w27, wzr
  404328:	mov	w28, #0x1                   	// #1
  40432c:	b	40428c <ferror@plt+0x1efc>
  404330:	cmp	w25, #0x0
  404334:	cset	w8, ne  // ne = any
  404338:	orr	w8, w27, w8
  40433c:	cbz	w26, 404344 <ferror@plt+0x1fb4>
  404340:	orr	w8, w8, #0x4
  404344:	cbz	x19, 404398 <ferror@plt+0x2008>
  404348:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40434c:	add	x1, x1, #0x23a
  404350:	mov	x0, x19
  404354:	bl	4021f0 <fopen64@plt>
  404358:	cbz	x0, 404438 <ferror@plt+0x20a8>
  40435c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  404360:	ldr	x2, [x8, #864]
  404364:	adrp	x1, 404000 <ferror@plt+0x1c70>
  404368:	add	x1, x1, #0x48c
  40436c:	mov	x19, x0
  404370:	bl	40f560 <ferror@plt+0xd1d0>
  404374:	mov	w20, w0
  404378:	mov	x0, x19
  40437c:	bl	401f30 <fclose@plt>
  404380:	mov	w0, w20
  404384:	b	4043e4 <ferror@plt+0x2054>
  404388:	mov	w28, wzr
  40438c:	mov	x19, xzr
  404390:	mov	w8, #0xfffffff7            	// #-9
  404394:	cbnz	x19, 404348 <ferror@plt+0x1fb8>
  404398:	orr	w9, w8, #0x2000000
  40439c:	cmp	w28, #0x0
  4043a0:	adrp	x0, 423000 <ferror@plt+0x20c70>
  4043a4:	csel	w1, w8, w9, eq  // eq = none
  4043a8:	add	x0, x0, #0x310
  4043ac:	bl	40e070 <ferror@plt+0xbce0>
  4043b0:	tbnz	w0, #31, 404450 <ferror@plt+0x20c0>
  4043b4:	adrp	x19, 423000 <ferror@plt+0x20c70>
  4043b8:	add	x19, x19, #0x310
  4043bc:	mov	x0, x19
  4043c0:	bl	40bddc <ferror@plt+0x9a4c>
  4043c4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4043c8:	ldr	x2, [x8, #864]
  4043cc:	adrp	x1, 404000 <ferror@plt+0x1c70>
  4043d0:	add	x1, x1, #0x48c
  4043d4:	mov	x0, x19
  4043d8:	bl	40f298 <ferror@plt+0xcf08>
  4043dc:	tbnz	w0, #31, 404458 <ferror@plt+0x20c8>
  4043e0:	mov	w0, wzr
  4043e4:	ldp	x20, x19, [sp, #80]
  4043e8:	ldp	x22, x21, [sp, #64]
  4043ec:	ldp	x24, x23, [sp, #48]
  4043f0:	ldp	x26, x25, [sp, #32]
  4043f4:	ldp	x28, x27, [sp, #16]
  4043f8:	ldp	x29, x30, [sp], #96
  4043fc:	ret
  404400:	bl	40978c <ferror@plt+0x73fc>
  404404:	adrp	x1, 410000 <ferror@plt+0xdc70>
  404408:	add	x1, x1, #0x50c
  40440c:	mov	x0, x27
  404410:	bl	409ad4 <ferror@plt+0x7744>
  404414:	tbz	w0, #0, 40444c <ferror@plt+0x20bc>
  404418:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40441c:	ldr	x0, [x8, #856]
  404420:	ldr	x2, [x20]
  404424:	adrp	x1, 410000 <ferror@plt+0xdc70>
  404428:	add	x1, x1, #0xd37
  40442c:	bl	402360 <fprintf@plt>
  404430:	mov	w0, #0xffffffff            	// #-1
  404434:	bl	401df0 <exit@plt>
  404438:	adrp	x0, 410000 <ferror@plt+0xdc70>
  40443c:	add	x0, x0, #0xd6d
  404440:	bl	401e10 <perror@plt>
  404444:	mov	w0, #0xffffffff            	// #-1
  404448:	bl	401df0 <exit@plt>
  40444c:	bl	404460 <ferror@plt+0x20d0>
  404450:	mov	w0, #0x1                   	// #1
  404454:	bl	401df0 <exit@plt>
  404458:	mov	w0, #0x2                   	// #2
  40445c:	bl	401df0 <exit@plt>
  404460:	stp	x29, x30, [sp, #-16]!
  404464:	adrp	x8, 423000 <ferror@plt+0x20c70>
  404468:	ldr	x3, [x8, #856]
  40446c:	adrp	x0, 410000 <ferror@plt+0xdc70>
  404470:	add	x0, x0, #0xd7a
  404474:	mov	w1, #0x36                  	// #54
  404478:	mov	w2, #0x1                   	// #1
  40447c:	mov	x29, sp
  404480:	bl	4021b0 <fwrite@plt>
  404484:	mov	w0, #0xffffffff            	// #-1
  404488:	bl	401df0 <exit@plt>
  40448c:	stp	x29, x30, [sp, #-32]!
  404490:	stp	x20, x19, [sp, #16]
  404494:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  404498:	ldr	w8, [x8, #3648]
  40449c:	mov	x19, x2
  4044a0:	mov	x20, x1
  4044a4:	mov	x29, sp
  4044a8:	cbz	w8, 4044b4 <ferror@plt+0x2124>
  4044ac:	mov	x0, x19
  4044b0:	bl	40a6f0 <ferror@plt+0x8360>
  4044b4:	ldrh	w8, [x20, #4]
  4044b8:	cmp	w8, #0x1b
  4044bc:	b.le	404514 <ferror@plt+0x2184>
  4044c0:	sub	w9, w8, #0x1c
  4044c4:	cmp	w9, #0x2
  4044c8:	b.cc	40455c <ferror@plt+0x21cc>  // b.lo, b.ul, b.last
  4044cc:	sub	w8, w8, #0x54
  4044d0:	cmp	w8, #0x2
  4044d4:	b.cs	4045ac <ferror@plt+0x221c>  // b.hs, b.nlast
  4044d8:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4044dc:	ldrb	w8, [x8, #956]
  4044e0:	cmp	w8, #0x1
  4044e4:	b.ne	404500 <ferror@plt+0x2170>  // b.any
  4044e8:	adrp	x0, 410000 <ferror@plt+0xdc70>
  4044ec:	add	x0, x0, #0xdc0
  4044f0:	mov	w1, #0x5                   	// #5
  4044f4:	mov	w2, #0x1                   	// #1
  4044f8:	mov	x3, x19
  4044fc:	bl	4021b0 <fwrite@plt>
  404500:	mov	x0, x20
  404504:	mov	x1, x19
  404508:	ldp	x20, x19, [sp, #16]
  40450c:	ldp	x29, x30, [sp], #32
  404510:	b	4061b4 <ferror@plt+0x3e24>
  404514:	sub	w9, w8, #0x10
  404518:	cmp	w9, #0x2
  40451c:	b.cs	404598 <ferror@plt+0x2208>  // b.hs, b.nlast
  404520:	adrp	x8, 423000 <ferror@plt+0x20c70>
  404524:	ldrb	w8, [x8, #956]
  404528:	cmp	w8, #0x1
  40452c:	b.ne	404548 <ferror@plt+0x21b8>  // b.any
  404530:	adrp	x0, 410000 <ferror@plt+0xdc70>
  404534:	add	x0, x0, #0xdb1
  404538:	mov	w1, #0x6                   	// #6
  40453c:	mov	w2, #0x1                   	// #1
  404540:	mov	x3, x19
  404544:	bl	4021b0 <fwrite@plt>
  404548:	mov	x0, x20
  40454c:	mov	x1, x19
  404550:	ldp	x20, x19, [sp, #16]
  404554:	ldp	x29, x30, [sp], #32
  404558:	b	4045bc <ferror@plt+0x222c>
  40455c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  404560:	ldrb	w8, [x8, #956]
  404564:	cmp	w8, #0x1
  404568:	b.ne	404584 <ferror@plt+0x21f4>  // b.any
  40456c:	adrp	x0, 410000 <ferror@plt+0xdc70>
  404570:	add	x0, x0, #0xdb8
  404574:	mov	w1, #0x7                   	// #7
  404578:	mov	w2, #0x1                   	// #1
  40457c:	mov	x3, x19
  404580:	bl	4021b0 <fwrite@plt>
  404584:	mov	x0, x20
  404588:	mov	x1, x19
  40458c:	ldp	x20, x19, [sp, #16]
  404590:	ldp	x29, x30, [sp], #32
  404594:	b	402bec <ferror@plt+0x85c>
  404598:	cmp	w8, #0xf
  40459c:	b.ne	4045ac <ferror@plt+0x221c>  // b.any
  4045a0:	mov	x0, x19
  4045a4:	mov	x1, x20
  4045a8:	bl	40abb4 <ferror@plt+0x8824>
  4045ac:	ldp	x20, x19, [sp, #16]
  4045b0:	mov	w0, wzr
  4045b4:	ldp	x29, x30, [sp], #32
  4045b8:	ret
  4045bc:	stp	x29, x30, [sp, #-80]!
  4045c0:	stp	x28, x25, [sp, #16]
  4045c4:	stp	x24, x23, [sp, #32]
  4045c8:	stp	x22, x21, [sp, #48]
  4045cc:	stp	x20, x19, [sp, #64]
  4045d0:	mov	x29, sp
  4045d4:	sub	sp, sp, #0x2d0
  4045d8:	ldr	w8, [x0]
  4045dc:	subs	w3, w8, #0x20
  4045e0:	b.mi	404bcc <ferror@plt+0x283c>  // b.first
  4045e4:	ldrb	w8, [x0, #16]
  4045e8:	mov	x20, x0
  4045ec:	mov	x19, x1
  4045f0:	cmp	w8, #0x7
  4045f4:	b.eq	4045fc <ferror@plt+0x226c>  // b.none
  4045f8:	cbnz	w8, 40527c <ferror@plt+0x2eec>
  4045fc:	adrp	x8, 423000 <ferror@plt+0x20c70>
  404600:	ldr	w8, [x8, #960]
  404604:	cbz	w8, 404614 <ferror@plt+0x2284>
  404608:	ldr	w9, [x20, #20]
  40460c:	cmp	w8, w9
  404610:	b.ne	40527c <ferror@plt+0x2eec>  // b.any
  404614:	add	x2, x20, #0x20
  404618:	add	x0, sp, #0x8
  40461c:	mov	w1, #0x35                  	// #53
  404620:	mov	w4, #0x8000                	// #32768
  404624:	bl	410070 <ferror@plt+0xdce0>
  404628:	ldr	w0, [x20, #20]
  40462c:	ldr	x1, [sp, #32]
  404630:	bl	409a20 <ferror@plt+0x7690>
  404634:	cbz	x0, 404720 <ferror@plt+0x2390>
  404638:	mov	x21, x0
  40463c:	mov	x0, xzr
  404640:	bl	40c7a0 <ferror@plt+0xa410>
  404644:	ldrh	w8, [x20, #4]
  404648:	cmp	w8, #0x11
  40464c:	b.ne	404670 <ferror@plt+0x22e0>  // b.any
  404650:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404654:	adrp	x3, 410000 <ferror@plt+0xdc70>
  404658:	add	x2, x2, #0x863
  40465c:	add	x3, x3, #0x86b
  404660:	mov	w0, #0x4                   	// #4
  404664:	mov	w1, #0x6                   	// #6
  404668:	mov	w4, #0x1                   	// #1
  40466c:	bl	40cd80 <ferror@plt+0xa9f0>
  404670:	ldr	w4, [x20, #20]
  404674:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404678:	adrp	x3, 410000 <ferror@plt+0xdc70>
  40467c:	add	x2, x2, #0xdda
  404680:	add	x3, x3, #0xde2
  404684:	mov	w0, #0x4                   	// #4
  404688:	mov	w1, #0x6                   	// #6
  40468c:	bl	40c8a8 <ferror@plt+0xa518>
  404690:	adrp	x0, 411000 <ferror@plt+0xec70>
  404694:	add	x0, x0, #0x5c6
  404698:	add	x2, sp, #0x8
  40469c:	mov	x1, x21
  4046a0:	bl	40a79c <ferror@plt+0x840c>
  4046a4:	ldr	w25, [x20, #24]
  4046a8:	mov	w21, w0
  4046ac:	bl	40c780 <ferror@plt+0xa3f0>
  4046b0:	adrp	x8, 410000 <ferror@plt+0xdc70>
  4046b4:	adrp	x9, 410000 <ferror@plt+0xdc70>
  4046b8:	add	x8, x8, #0xe30
  4046bc:	add	x9, x9, #0x983
  4046c0:	tst	w0, #0x1
  4046c4:	csel	x1, x9, x8, ne  // ne = any
  4046c8:	mov	w0, #0x4                   	// #4
  4046cc:	bl	40c7fc <ferror@plt+0xa46c>
  4046d0:	mov	w8, #0x41                  	// #65
  4046d4:	and	w8, w25, w8
  4046d8:	adrp	x23, 410000 <ferror@plt+0xdc70>
  4046dc:	adrp	x24, 411000 <ferror@plt+0xec70>
  4046e0:	cmp	w8, #0x1
  4046e4:	add	x23, x23, #0xe32
  4046e8:	add	x24, x24, #0xbe1
  4046ec:	b.ne	404710 <ferror@plt+0x2380>  // b.any
  4046f0:	cmp	w25, #0x0
  4046f4:	adrp	x4, 410000 <ferror@plt+0xdc70>
  4046f8:	csel	x3, x24, x23, eq  // eq = none
  4046fc:	add	x4, x4, #0xe36
  404700:	mov	w0, #0x4                   	// #4
  404704:	mov	w1, #0x6                   	// #6
  404708:	mov	x2, xzr
  40470c:	bl	40cd08 <ferror@plt+0xa978>
  404710:	tbnz	w25, #3, 404728 <ferror@plt+0x2398>
  404714:	and	w22, w25, #0xffffffbf
  404718:	tbnz	w22, #1, 404754 <ferror@plt+0x23c4>
  40471c:	b	404780 <ferror@plt+0x23f0>
  404720:	mov	w0, #0xffffffff            	// #-1
  404724:	b	405280 <ferror@plt+0x2ef0>
  404728:	mov	w8, #0xffffffb7            	// #-73
  40472c:	tst	w25, w8
  404730:	adrp	x4, 410000 <ferror@plt+0xdc70>
  404734:	csel	x3, x24, x23, eq  // eq = none
  404738:	add	x4, x4, #0xe41
  40473c:	mov	w0, #0x4                   	// #4
  404740:	mov	w1, #0x6                   	// #6
  404744:	mov	x2, xzr
  404748:	and	w22, w25, w8
  40474c:	bl	40cd08 <ferror@plt+0xa978>
  404750:	tbz	w22, #1, 404780 <ferror@plt+0x23f0>
  404754:	mov	w8, #0xffffffbd            	// #-67
  404758:	tst	w22, w8
  40475c:	adrp	x4, 410000 <ferror@plt+0xdc70>
  404760:	csel	x3, x24, x23, eq  // eq = none
  404764:	add	x4, x4, #0xe4a
  404768:	mov	w0, #0x4                   	// #4
  40476c:	mov	w1, #0x6                   	// #6
  404770:	mov	x2, xzr
  404774:	and	w25, w22, w8
  404778:	bl	40cd08 <ferror@plt+0xa978>
  40477c:	mov	w22, w25
  404780:	tbnz	w22, #4, 4048b4 <ferror@plt+0x2524>
  404784:	tbnz	w22, #12, 4048e0 <ferror@plt+0x2550>
  404788:	tbnz	w22, #7, 40490c <ferror@plt+0x257c>
  40478c:	tbnz	w22, #9, 404938 <ferror@plt+0x25a8>
  404790:	tbnz	w22, #8, 404964 <ferror@plt+0x25d4>
  404794:	tbnz	w22, #10, 404990 <ferror@plt+0x2600>
  404798:	tbnz	w22, #11, 4049bc <ferror@plt+0x262c>
  40479c:	tbnz	w22, #2, 4049e8 <ferror@plt+0x2658>
  4047a0:	tbnz	w22, #15, 404a14 <ferror@plt+0x2684>
  4047a4:	tbnz	w22, #14, 404a40 <ferror@plt+0x26b0>
  4047a8:	tbnz	w22, #13, 404a6c <ferror@plt+0x26dc>
  4047ac:	tbnz	w22, #5, 404a98 <ferror@plt+0x2708>
  4047b0:	tbnz	w22, #0, 404ac4 <ferror@plt+0x2734>
  4047b4:	tbnz	w22, #16, 404af0 <ferror@plt+0x2760>
  4047b8:	tbnz	w22, #17, 404b1c <ferror@plt+0x278c>
  4047bc:	tbnz	w22, #18, 404b48 <ferror@plt+0x27b8>
  4047c0:	cbz	w22, 4047e0 <ferror@plt+0x2450>
  4047c4:	adrp	x3, 410000 <ferror@plt+0xdc70>
  4047c8:	add	x3, x3, #0xecf
  4047cc:	mov	w0, #0x4                   	// #4
  4047d0:	mov	w1, #0x6                   	// #6
  4047d4:	mov	x2, xzr
  4047d8:	mov	w4, w22
  4047dc:	bl	40cea4 <ferror@plt+0xab14>
  4047e0:	cbz	w21, 404804 <ferror@plt+0x2474>
  4047e4:	adrp	x3, 410000 <ferror@plt+0xdc70>
  4047e8:	adrp	x4, 410000 <ferror@plt+0xdc70>
  4047ec:	add	x3, x3, #0xed2
  4047f0:	add	x4, x4, #0xed6
  4047f4:	mov	w0, #0x4                   	// #4
  4047f8:	mov	w1, #0x6                   	// #6
  4047fc:	mov	x2, xzr
  404800:	bl	40cd08 <ferror@plt+0xa978>
  404804:	adrp	x1, 410000 <ferror@plt+0xdc70>
  404808:	add	x1, x1, #0xedd
  40480c:	mov	w0, #0x4                   	// #4
  404810:	bl	40c86c <ferror@plt+0xa4dc>
  404814:	ldr	x8, [sp, #40]
  404818:	cbz	x8, 40483c <ferror@plt+0x24ac>
  40481c:	ldr	w4, [x8, #4]
  404820:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404824:	adrp	x3, 410000 <ferror@plt+0xdc70>
  404828:	add	x2, x2, #0xde7
  40482c:	add	x3, x3, #0xdeb
  404830:	mov	w0, #0x4                   	// #4
  404834:	mov	w1, #0x6                   	// #6
  404838:	bl	40c8a8 <ferror@plt+0xa518>
  40483c:	ldr	x8, [sp, #88]
  404840:	cbz	x8, 40486c <ferror@plt+0x24dc>
  404844:	ldr	w0, [x8, #4]
  404848:	bl	40ba64 <ferror@plt+0x96d4>
  40484c:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404850:	adrp	x3, 410000 <ferror@plt+0xdc70>
  404854:	mov	x4, x0
  404858:	add	x2, x2, #0x900
  40485c:	add	x3, x3, #0x907
  404860:	mov	w0, #0x4                   	// #4
  404864:	mov	w1, #0x6                   	// #6
  404868:	bl	40cd08 <ferror@plt+0xa978>
  40486c:	ldr	x2, [sp, #104]
  404870:	cbz	x2, 4051b8 <ferror@plt+0x2e28>
  404874:	ldrsh	w8, [x2, #2]
  404878:	tbnz	w8, #31, 404b78 <ferror@plt+0x27e8>
  40487c:	ldrb	w4, [x2, #4]
  404880:	cmp	x4, #0x4
  404884:	b.hi	404bf0 <ferror@plt+0x2860>  // b.pmore
  404888:	adrp	x8, 411000 <ferror@plt+0xec70>
  40488c:	add	x8, x8, #0x4c0
  404890:	ldr	x4, [x8, x4, lsl #3]
  404894:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404898:	adrp	x3, 410000 <ferror@plt+0xdc70>
  40489c:	add	x2, x2, #0xb12
  4048a0:	add	x3, x3, #0xf96
  4048a4:	mov	w0, #0x4                   	// #4
  4048a8:	mov	w1, #0x6                   	// #6
  4048ac:	bl	40cd08 <ferror@plt+0xa978>
  4048b0:	b	4051b8 <ferror@plt+0x2e28>
  4048b4:	tst	w22, #0xffffffef
  4048b8:	adrp	x4, 410000 <ferror@plt+0xdc70>
  4048bc:	csel	x3, x24, x23, eq  // eq = none
  4048c0:	add	x4, x4, #0xe54
  4048c4:	mov	w0, #0x4                   	// #4
  4048c8:	mov	w1, #0x6                   	// #6
  4048cc:	mov	x2, xzr
  4048d0:	and	w25, w22, #0xffffffef
  4048d4:	bl	40cd08 <ferror@plt+0xa978>
  4048d8:	mov	w22, w25
  4048dc:	tbz	w22, #12, 404788 <ferror@plt+0x23f8>
  4048e0:	tst	w22, #0xffffefff
  4048e4:	adrp	x4, 410000 <ferror@plt+0xdc70>
  4048e8:	csel	x3, x24, x23, eq  // eq = none
  4048ec:	add	x4, x4, #0xe60
  4048f0:	mov	w0, #0x4                   	// #4
  4048f4:	mov	w1, #0x6                   	// #6
  4048f8:	mov	x2, xzr
  4048fc:	and	w25, w22, #0xffffefff
  404900:	bl	40cd08 <ferror@plt+0xa978>
  404904:	mov	w22, w25
  404908:	tbz	w22, #7, 40478c <ferror@plt+0x23fc>
  40490c:	tst	w22, #0xffffff7f
  404910:	adrp	x4, 410000 <ferror@plt+0xdc70>
  404914:	csel	x3, x24, x23, eq  // eq = none
  404918:	add	x4, x4, #0xe6a
  40491c:	mov	w0, #0x4                   	// #4
  404920:	mov	w1, #0x6                   	// #6
  404924:	mov	x2, xzr
  404928:	and	w25, w22, #0xffffff7f
  40492c:	bl	40cd08 <ferror@plt+0xa978>
  404930:	mov	w22, w25
  404934:	tbz	w22, #9, 404790 <ferror@plt+0x2400>
  404938:	tst	w22, #0xfffffdff
  40493c:	adrp	x4, 410000 <ferror@plt+0xdc70>
  404940:	csel	x3, x24, x23, eq  // eq = none
  404944:	add	x4, x4, #0xe70
  404948:	mov	w0, #0x4                   	// #4
  40494c:	mov	w1, #0x6                   	// #6
  404950:	mov	x2, xzr
  404954:	and	w25, w22, #0xfffffdff
  404958:	bl	40cd08 <ferror@plt+0xa978>
  40495c:	mov	w22, w25
  404960:	tbz	w22, #8, 404794 <ferror@plt+0x2404>
  404964:	tst	w22, #0xfffffeff
  404968:	adrp	x4, 410000 <ferror@plt+0xdc70>
  40496c:	csel	x3, x24, x23, eq  // eq = none
  404970:	add	x4, x4, #0xe79
  404974:	mov	w0, #0x4                   	// #4
  404978:	mov	w1, #0x6                   	// #6
  40497c:	mov	x2, xzr
  404980:	and	w25, w22, #0xfffffeff
  404984:	bl	40cd08 <ferror@plt+0xa978>
  404988:	mov	w22, w25
  40498c:	tbz	w22, #10, 404798 <ferror@plt+0x2408>
  404990:	tst	w22, #0xfffffbff
  404994:	adrp	x4, 410000 <ferror@plt+0xdc70>
  404998:	csel	x3, x24, x23, eq  // eq = none
  40499c:	add	x4, x4, #0xe81
  4049a0:	mov	w0, #0x4                   	// #4
  4049a4:	mov	w1, #0x6                   	// #6
  4049a8:	mov	x2, xzr
  4049ac:	and	w25, w22, #0xfffffbff
  4049b0:	bl	40cd08 <ferror@plt+0xa978>
  4049b4:	mov	w22, w25
  4049b8:	tbz	w22, #11, 40479c <ferror@plt+0x240c>
  4049bc:	tst	w22, #0xfffff7ff
  4049c0:	adrp	x4, 410000 <ferror@plt+0xdc70>
  4049c4:	csel	x3, x24, x23, eq  // eq = none
  4049c8:	add	x4, x4, #0xe88
  4049cc:	mov	w0, #0x4                   	// #4
  4049d0:	mov	w1, #0x6                   	// #6
  4049d4:	mov	x2, xzr
  4049d8:	and	w25, w22, #0xfffff7ff
  4049dc:	bl	40cd08 <ferror@plt+0xa978>
  4049e0:	mov	w22, w25
  4049e4:	tbz	w22, #2, 4047a0 <ferror@plt+0x2410>
  4049e8:	tst	w22, #0xfffffffb
  4049ec:	adrp	x4, 410000 <ferror@plt+0xdc70>
  4049f0:	csel	x3, x24, x23, eq  // eq = none
  4049f4:	add	x4, x4, #0xe8e
  4049f8:	mov	w0, #0x4                   	// #4
  4049fc:	mov	w1, #0x6                   	// #6
  404a00:	mov	x2, xzr
  404a04:	and	w25, w22, #0xfffffffb
  404a08:	bl	40cd08 <ferror@plt+0xa978>
  404a0c:	mov	w22, w25
  404a10:	tbz	w22, #15, 4047a4 <ferror@plt+0x2414>
  404a14:	tst	w22, #0xffff7fff
  404a18:	adrp	x4, 410000 <ferror@plt+0xdc70>
  404a1c:	csel	x3, x24, x23, eq  // eq = none
  404a20:	add	x4, x4, #0xe94
  404a24:	mov	w0, #0x4                   	// #4
  404a28:	mov	w1, #0x6                   	// #6
  404a2c:	mov	x2, xzr
  404a30:	and	w25, w22, #0xffff7fff
  404a34:	bl	40cd08 <ferror@plt+0xa978>
  404a38:	mov	w22, w25
  404a3c:	tbz	w22, #14, 4047a8 <ferror@plt+0x2418>
  404a40:	tst	w22, #0xffffbfff
  404a44:	adrp	x4, 410000 <ferror@plt+0xdc70>
  404a48:	csel	x3, x24, x23, eq  // eq = none
  404a4c:	add	x4, x4, #0xe9c
  404a50:	mov	w0, #0x4                   	// #4
  404a54:	mov	w1, #0x6                   	// #6
  404a58:	mov	x2, xzr
  404a5c:	and	w25, w22, #0xffffbfff
  404a60:	bl	40cd08 <ferror@plt+0xa978>
  404a64:	mov	w22, w25
  404a68:	tbz	w22, #13, 4047ac <ferror@plt+0x241c>
  404a6c:	tst	w22, #0xffffdfff
  404a70:	adrp	x4, 410000 <ferror@plt+0xdc70>
  404a74:	csel	x3, x24, x23, eq  // eq = none
  404a78:	add	x4, x4, #0xea6
  404a7c:	mov	w0, #0x4                   	// #4
  404a80:	mov	w1, #0x6                   	// #6
  404a84:	mov	x2, xzr
  404a88:	and	w25, w22, #0xffffdfff
  404a8c:	bl	40cd08 <ferror@plt+0xa978>
  404a90:	mov	w22, w25
  404a94:	tbz	w22, #5, 4047b0 <ferror@plt+0x2420>
  404a98:	tst	w22, #0xffffffdf
  404a9c:	adrp	x4, 410000 <ferror@plt+0xdc70>
  404aa0:	csel	x3, x24, x23, eq  // eq = none
  404aa4:	add	x4, x4, #0xeae
  404aa8:	mov	w0, #0x4                   	// #4
  404aac:	mov	w1, #0x6                   	// #6
  404ab0:	mov	x2, xzr
  404ab4:	and	w25, w22, #0xffffffdf
  404ab8:	bl	40cd08 <ferror@plt+0xa978>
  404abc:	mov	w22, w25
  404ac0:	tbz	w22, #0, 4047b4 <ferror@plt+0x2424>
  404ac4:	tst	w22, #0xfffffffe
  404ac8:	adrp	x4, 410000 <ferror@plt+0xdc70>
  404acc:	csel	x3, x24, x23, eq  // eq = none
  404ad0:	add	x4, x4, #0xebf
  404ad4:	mov	w0, #0x4                   	// #4
  404ad8:	mov	w1, #0x6                   	// #6
  404adc:	mov	x2, xzr
  404ae0:	and	w25, w22, #0xfffffffe
  404ae4:	bl	40cd08 <ferror@plt+0xa978>
  404ae8:	mov	w22, w25
  404aec:	tbz	w22, #16, 4047b8 <ferror@plt+0x2428>
  404af0:	tst	w22, #0xfffeffff
  404af4:	adrp	x4, 410000 <ferror@plt+0xdc70>
  404af8:	csel	x3, x24, x23, eq  // eq = none
  404afc:	add	x4, x4, #0xeb9
  404b00:	mov	w0, #0x4                   	// #4
  404b04:	mov	w1, #0x6                   	// #6
  404b08:	mov	x2, xzr
  404b0c:	and	w25, w22, #0xfffeffff
  404b10:	bl	40cd08 <ferror@plt+0xa978>
  404b14:	mov	w22, w25
  404b18:	tbz	w22, #17, 4047bc <ferror@plt+0x242c>
  404b1c:	tst	w22, #0xfffdffff
  404b20:	adrp	x4, 410000 <ferror@plt+0xdc70>
  404b24:	csel	x3, x24, x23, eq  // eq = none
  404b28:	add	x4, x4, #0xec2
  404b2c:	mov	w0, #0x4                   	// #4
  404b30:	mov	w1, #0x6                   	// #6
  404b34:	mov	x2, xzr
  404b38:	and	w25, w22, #0xfffdffff
  404b3c:	bl	40cd08 <ferror@plt+0xa978>
  404b40:	mov	w22, w25
  404b44:	tbz	w22, #18, 4047c0 <ferror@plt+0x2430>
  404b48:	tst	w22, #0xfffbffff
  404b4c:	adrp	x4, 410000 <ferror@plt+0xdc70>
  404b50:	csel	x3, x24, x23, eq  // eq = none
  404b54:	add	x4, x4, #0xeca
  404b58:	mov	w0, #0x4                   	// #4
  404b5c:	mov	w1, #0x6                   	// #6
  404b60:	mov	x2, xzr
  404b64:	and	w25, w22, #0xfffbffff
  404b68:	bl	40cd08 <ferror@plt+0xa978>
  404b6c:	mov	w22, w25
  404b70:	cbnz	w22, 4047c4 <ferror@plt+0x2434>
  404b74:	b	4047e0 <ferror@plt+0x2450>
  404b78:	ldrh	w8, [x2], #4
  404b7c:	add	x0, sp, #0x1b8
  404b80:	mov	w1, #0x22                  	// #34
  404b84:	sub	w3, w8, #0x4
  404b88:	bl	40ffb8 <ferror@plt+0xdc28>
  404b8c:	ldr	x8, [sp, #448]
  404b90:	cbz	x8, 404c2c <ferror@plt+0x289c>
  404b94:	ldrb	w4, [x8, #4]
  404b98:	cmp	x4, #0x4
  404b9c:	b.hi	404c10 <ferror@plt+0x2880>  // b.pmore
  404ba0:	adrp	x8, 411000 <ferror@plt+0xec70>
  404ba4:	add	x8, x8, #0x4c0
  404ba8:	ldr	x4, [x8, x4, lsl #3]
  404bac:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404bb0:	adrp	x3, 410000 <ferror@plt+0xdc70>
  404bb4:	add	x2, x2, #0xb12
  404bb8:	add	x3, x3, #0xf96
  404bbc:	mov	w0, #0x4                   	// #4
  404bc0:	mov	w1, #0x6                   	// #6
  404bc4:	bl	40cd08 <ferror@plt+0xa978>
  404bc8:	b	404c2c <ferror@plt+0x289c>
  404bcc:	adrp	x8, 423000 <ferror@plt+0x20c70>
  404bd0:	ldr	x3, [x8, #856]
  404bd4:	adrp	x0, 410000 <ferror@plt+0xdc70>
  404bd8:	add	x0, x0, #0xdc6
  404bdc:	mov	w1, #0x13                  	// #19
  404be0:	mov	w2, #0x1                   	// #1
  404be4:	bl	4021b0 <fwrite@plt>
  404be8:	mov	w0, #0xffffffff            	// #-1
  404bec:	b	405280 <ferror@plt+0x2ef0>
  404bf0:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404bf4:	adrp	x3, 410000 <ferror@plt+0xdc70>
  404bf8:	add	x2, x2, #0xb12
  404bfc:	add	x3, x3, #0xfa0
  404c00:	mov	w0, #0x4                   	// #4
  404c04:	mov	w1, #0x6                   	// #6
  404c08:	bl	40ca20 <ferror@plt+0xa690>
  404c0c:	b	4051b8 <ferror@plt+0x2e28>
  404c10:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404c14:	adrp	x3, 410000 <ferror@plt+0xdc70>
  404c18:	add	x2, x2, #0xb12
  404c1c:	add	x3, x3, #0xfa0
  404c20:	mov	w0, #0x4                   	// #4
  404c24:	mov	w1, #0x6                   	// #6
  404c28:	bl	40ca20 <ferror@plt+0xa690>
  404c2c:	ldr	x8, [sp, #456]
  404c30:	cbz	x8, 404c54 <ferror@plt+0x28c4>
  404c34:	ldrh	w4, [x8, #4]
  404c38:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404c3c:	adrp	x3, 410000 <ferror@plt+0xdc70>
  404c40:	add	x2, x2, #0xee0
  404c44:	add	x3, x3, #0xee9
  404c48:	mov	w0, #0x4                   	// #4
  404c4c:	mov	w1, #0x6                   	// #6
  404c50:	bl	40ca20 <ferror@plt+0xa690>
  404c54:	ldr	x8, [sp, #464]
  404c58:	cbz	x8, 404c7c <ferror@plt+0x28ec>
  404c5c:	ldr	w4, [x8, #4]
  404c60:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404c64:	adrp	x3, 410000 <ferror@plt+0xdc70>
  404c68:	add	x2, x2, #0xef6
  404c6c:	add	x3, x3, #0xefb
  404c70:	mov	w0, #0x4                   	// #4
  404c74:	mov	w1, #0x6                   	// #6
  404c78:	bl	40ca20 <ferror@plt+0xa690>
  404c7c:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  404c80:	ldr	w8, [x8, #3656]
  404c84:	cbz	w8, 4051b8 <ferror@plt+0x2e28>
  404c88:	bl	40c780 <ferror@plt+0xa3f0>
  404c8c:	tbnz	w0, #0, 404ca8 <ferror@plt+0x2918>
  404c90:	adrp	x8, 423000 <ferror@plt+0x20c70>
  404c94:	ldr	x2, [x8, #840]
  404c98:	adrp	x1, 410000 <ferror@plt+0xdc70>
  404c9c:	add	x1, x1, #0xf04
  404ca0:	mov	x0, x19
  404ca4:	bl	402360 <fprintf@plt>
  404ca8:	ldr	x8, [sp, #472]
  404cac:	cbz	x8, 404d10 <ferror@plt+0x2980>
  404cb0:	ldrb	w21, [x8, #4]
  404cb4:	bl	40c780 <ferror@plt+0xa3f0>
  404cb8:	tbz	w0, #0, 404ce0 <ferror@plt+0x2950>
  404cbc:	cmp	w21, #0x0
  404cc0:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404cc4:	cset	w4, ne  // ne = any
  404cc8:	add	x2, x2, #0xf0b
  404ccc:	mov	w0, #0x2                   	// #2
  404cd0:	mov	w1, #0x6                   	// #6
  404cd4:	mov	x3, xzr
  404cd8:	bl	40cd80 <ferror@plt+0xa9f0>
  404cdc:	b	404d10 <ferror@plt+0x2980>
  404ce0:	adrp	x8, 410000 <ferror@plt+0xdc70>
  404ce4:	adrp	x9, 410000 <ferror@plt+0xdc70>
  404ce8:	add	x8, x8, #0x517
  404cec:	add	x9, x9, #0xfda
  404cf0:	cmp	w21, #0x0
  404cf4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  404cf8:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404cfc:	csel	x3, x9, x8, eq  // eq = none
  404d00:	add	x1, x1, #0xfd3
  404d04:	add	x2, x2, #0xf0b
  404d08:	mov	x0, x19
  404d0c:	bl	402360 <fprintf@plt>
  404d10:	ldr	x8, [sp, #480]
  404d14:	cbz	x8, 404d78 <ferror@plt+0x29e8>
  404d18:	ldrb	w21, [x8, #4]
  404d1c:	bl	40c780 <ferror@plt+0xa3f0>
  404d20:	tbz	w0, #0, 404d48 <ferror@plt+0x29b8>
  404d24:	cmp	w21, #0x0
  404d28:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404d2c:	cset	w4, ne  // ne = any
  404d30:	add	x2, x2, #0xf13
  404d34:	mov	w0, #0x2                   	// #2
  404d38:	mov	w1, #0x6                   	// #6
  404d3c:	mov	x3, xzr
  404d40:	bl	40cd80 <ferror@plt+0xa9f0>
  404d44:	b	404d78 <ferror@plt+0x29e8>
  404d48:	adrp	x8, 410000 <ferror@plt+0xdc70>
  404d4c:	adrp	x9, 410000 <ferror@plt+0xdc70>
  404d50:	add	x8, x8, #0x517
  404d54:	add	x9, x9, #0xfda
  404d58:	cmp	w21, #0x0
  404d5c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  404d60:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404d64:	csel	x3, x9, x8, eq  // eq = none
  404d68:	add	x1, x1, #0xfd3
  404d6c:	add	x2, x2, #0xf13
  404d70:	mov	x0, x19
  404d74:	bl	402360 <fprintf@plt>
  404d78:	ldr	x8, [sp, #488]
  404d7c:	cbz	x8, 404de0 <ferror@plt+0x2a50>
  404d80:	ldrb	w21, [x8, #4]
  404d84:	bl	40c780 <ferror@plt+0xa3f0>
  404d88:	tbz	w0, #0, 404db0 <ferror@plt+0x2a20>
  404d8c:	cmp	w21, #0x0
  404d90:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404d94:	cset	w4, ne  // ne = any
  404d98:	add	x2, x2, #0xf19
  404d9c:	mov	w0, #0x2                   	// #2
  404da0:	mov	w1, #0x6                   	// #6
  404da4:	mov	x3, xzr
  404da8:	bl	40cd80 <ferror@plt+0xa9f0>
  404dac:	b	404de0 <ferror@plt+0x2a50>
  404db0:	adrp	x8, 410000 <ferror@plt+0xdc70>
  404db4:	adrp	x9, 410000 <ferror@plt+0xdc70>
  404db8:	add	x8, x8, #0x517
  404dbc:	add	x9, x9, #0xfda
  404dc0:	cmp	w21, #0x0
  404dc4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  404dc8:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404dcc:	csel	x3, x9, x8, eq  // eq = none
  404dd0:	add	x1, x1, #0xfd3
  404dd4:	add	x2, x2, #0xf19
  404dd8:	mov	x0, x19
  404ddc:	bl	402360 <fprintf@plt>
  404de0:	ldr	x8, [sp, #496]
  404de4:	cbz	x8, 404e48 <ferror@plt+0x2ab8>
  404de8:	ldrb	w21, [x8, #4]
  404dec:	bl	40c780 <ferror@plt+0xa3f0>
  404df0:	tbz	w0, #0, 404e18 <ferror@plt+0x2a88>
  404df4:	cmp	w21, #0x0
  404df8:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404dfc:	cset	w4, ne  // ne = any
  404e00:	add	x2, x2, #0xf24
  404e04:	mov	w0, #0x2                   	// #2
  404e08:	mov	w1, #0x6                   	// #6
  404e0c:	mov	x3, xzr
  404e10:	bl	40cd80 <ferror@plt+0xa9f0>
  404e14:	b	404e48 <ferror@plt+0x2ab8>
  404e18:	adrp	x8, 410000 <ferror@plt+0xdc70>
  404e1c:	adrp	x9, 410000 <ferror@plt+0xdc70>
  404e20:	add	x8, x8, #0x517
  404e24:	add	x9, x9, #0xfda
  404e28:	cmp	w21, #0x0
  404e2c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  404e30:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404e34:	csel	x3, x9, x8, eq  // eq = none
  404e38:	add	x1, x1, #0xfd3
  404e3c:	add	x2, x2, #0xf24
  404e40:	mov	x0, x19
  404e44:	bl	402360 <fprintf@plt>
  404e48:	ldr	x8, [sp, #504]
  404e4c:	cbz	x8, 404eb0 <ferror@plt+0x2b20>
  404e50:	ldrb	w21, [x8, #4]
  404e54:	bl	40c780 <ferror@plt+0xa3f0>
  404e58:	tbz	w0, #0, 404e80 <ferror@plt+0x2af0>
  404e5c:	cmp	w21, #0x0
  404e60:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404e64:	cset	w4, ne  // ne = any
  404e68:	add	x2, x2, #0xf2e
  404e6c:	mov	w0, #0x2                   	// #2
  404e70:	mov	w1, #0x6                   	// #6
  404e74:	mov	x3, xzr
  404e78:	bl	40cd80 <ferror@plt+0xa9f0>
  404e7c:	b	404eb0 <ferror@plt+0x2b20>
  404e80:	adrp	x8, 410000 <ferror@plt+0xdc70>
  404e84:	adrp	x9, 410000 <ferror@plt+0xdc70>
  404e88:	add	x8, x8, #0x517
  404e8c:	add	x9, x9, #0xfda
  404e90:	cmp	w21, #0x0
  404e94:	adrp	x1, 410000 <ferror@plt+0xdc70>
  404e98:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404e9c:	csel	x3, x9, x8, eq  // eq = none
  404ea0:	add	x1, x1, #0xfd3
  404ea4:	add	x2, x2, #0xf2e
  404ea8:	mov	x0, x19
  404eac:	bl	402360 <fprintf@plt>
  404eb0:	ldr	x8, [sp, #528]
  404eb4:	cbz	x8, 404f18 <ferror@plt+0x2b88>
  404eb8:	ldrb	w21, [x8, #4]
  404ebc:	bl	40c780 <ferror@plt+0xa3f0>
  404ec0:	tbz	w0, #0, 404ee8 <ferror@plt+0x2b58>
  404ec4:	cmp	w21, #0x0
  404ec8:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404ecc:	cset	w4, ne  // ne = any
  404ed0:	add	x2, x2, #0xf37
  404ed4:	mov	w0, #0x2                   	// #2
  404ed8:	mov	w1, #0x6                   	// #6
  404edc:	mov	x3, xzr
  404ee0:	bl	40cd80 <ferror@plt+0xa9f0>
  404ee4:	b	404f18 <ferror@plt+0x2b88>
  404ee8:	adrp	x8, 410000 <ferror@plt+0xdc70>
  404eec:	adrp	x9, 410000 <ferror@plt+0xdc70>
  404ef0:	add	x8, x8, #0x517
  404ef4:	add	x9, x9, #0xfda
  404ef8:	cmp	w21, #0x0
  404efc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  404f00:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404f04:	csel	x3, x9, x8, eq  // eq = none
  404f08:	add	x1, x1, #0xfd3
  404f0c:	add	x2, x2, #0xf37
  404f10:	mov	x0, x19
  404f14:	bl	402360 <fprintf@plt>
  404f18:	ldr	x8, [sp, #512]
  404f1c:	cbz	x8, 404f80 <ferror@plt+0x2bf0>
  404f20:	ldrb	w21, [x8, #4]
  404f24:	bl	40c780 <ferror@plt+0xa3f0>
  404f28:	tbz	w0, #0, 404f50 <ferror@plt+0x2bc0>
  404f2c:	cmp	w21, #0x0
  404f30:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404f34:	cset	w4, ne  // ne = any
  404f38:	add	x2, x2, #0xf4b
  404f3c:	mov	w0, #0x2                   	// #2
  404f40:	mov	w1, #0x6                   	// #6
  404f44:	mov	x3, xzr
  404f48:	bl	40cd80 <ferror@plt+0xa9f0>
  404f4c:	b	404f80 <ferror@plt+0x2bf0>
  404f50:	adrp	x8, 410000 <ferror@plt+0xdc70>
  404f54:	adrp	x9, 410000 <ferror@plt+0xdc70>
  404f58:	add	x8, x8, #0x517
  404f5c:	add	x9, x9, #0xfda
  404f60:	cmp	w21, #0x0
  404f64:	adrp	x1, 410000 <ferror@plt+0xdc70>
  404f68:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404f6c:	csel	x3, x9, x8, eq  // eq = none
  404f70:	add	x1, x1, #0xfd3
  404f74:	add	x2, x2, #0xf4b
  404f78:	mov	x0, x19
  404f7c:	bl	402360 <fprintf@plt>
  404f80:	ldr	x8, [sp, #656]
  404f84:	cbz	x8, 404fe8 <ferror@plt+0x2c58>
  404f88:	ldrb	w21, [x8, #4]
  404f8c:	bl	40c780 <ferror@plt+0xa3f0>
  404f90:	tbz	w0, #0, 404fb8 <ferror@plt+0x2c28>
  404f94:	cmp	w21, #0x0
  404f98:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404f9c:	cset	w4, ne  // ne = any
  404fa0:	add	x2, x2, #0xf45
  404fa4:	mov	w0, #0x2                   	// #2
  404fa8:	mov	w1, #0x6                   	// #6
  404fac:	mov	x3, xzr
  404fb0:	bl	40cd80 <ferror@plt+0xa9f0>
  404fb4:	b	404fe8 <ferror@plt+0x2c58>
  404fb8:	adrp	x8, 410000 <ferror@plt+0xdc70>
  404fbc:	adrp	x9, 410000 <ferror@plt+0xdc70>
  404fc0:	add	x8, x8, #0x517
  404fc4:	add	x9, x9, #0xfda
  404fc8:	cmp	w21, #0x0
  404fcc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  404fd0:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404fd4:	csel	x3, x9, x8, eq  // eq = none
  404fd8:	add	x1, x1, #0xfd3
  404fdc:	add	x2, x2, #0xf45
  404fe0:	mov	x0, x19
  404fe4:	bl	402360 <fprintf@plt>
  404fe8:	ldr	x8, [sp, #664]
  404fec:	cbz	x8, 405050 <ferror@plt+0x2cc0>
  404ff0:	ldrb	w21, [x8, #4]
  404ff4:	bl	40c780 <ferror@plt+0xa3f0>
  404ff8:	tbz	w0, #0, 405020 <ferror@plt+0x2c90>
  404ffc:	cmp	w21, #0x0
  405000:	adrp	x2, 410000 <ferror@plt+0xdc70>
  405004:	cset	w4, ne  // ne = any
  405008:	add	x2, x2, #0xf51
  40500c:	mov	w0, #0x2                   	// #2
  405010:	mov	w1, #0x6                   	// #6
  405014:	mov	x3, xzr
  405018:	bl	40cd80 <ferror@plt+0xa9f0>
  40501c:	b	405050 <ferror@plt+0x2cc0>
  405020:	adrp	x8, 410000 <ferror@plt+0xdc70>
  405024:	adrp	x9, 410000 <ferror@plt+0xdc70>
  405028:	add	x8, x8, #0x517
  40502c:	add	x9, x9, #0xfda
  405030:	cmp	w21, #0x0
  405034:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405038:	adrp	x2, 410000 <ferror@plt+0xdc70>
  40503c:	csel	x3, x9, x8, eq  // eq = none
  405040:	add	x1, x1, #0xfd3
  405044:	add	x2, x2, #0xf51
  405048:	mov	x0, x19
  40504c:	bl	402360 <fprintf@plt>
  405050:	ldr	x8, [sp, #696]
  405054:	cbz	x8, 4050b8 <ferror@plt+0x2d28>
  405058:	ldrb	w21, [x8, #4]
  40505c:	bl	40c780 <ferror@plt+0xa3f0>
  405060:	tbz	w0, #0, 405088 <ferror@plt+0x2cf8>
  405064:	cmp	w21, #0x0
  405068:	adrp	x2, 410000 <ferror@plt+0xdc70>
  40506c:	cset	w4, ne  // ne = any
  405070:	add	x2, x2, #0xf62
  405074:	mov	w0, #0x2                   	// #2
  405078:	mov	w1, #0x6                   	// #6
  40507c:	mov	x3, xzr
  405080:	bl	40cd80 <ferror@plt+0xa9f0>
  405084:	b	4050b8 <ferror@plt+0x2d28>
  405088:	adrp	x8, 410000 <ferror@plt+0xdc70>
  40508c:	adrp	x9, 410000 <ferror@plt+0xdc70>
  405090:	add	x8, x8, #0x517
  405094:	add	x9, x9, #0xfda
  405098:	cmp	w21, #0x0
  40509c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4050a0:	adrp	x2, 410000 <ferror@plt+0xdc70>
  4050a4:	csel	x3, x9, x8, eq  // eq = none
  4050a8:	add	x1, x1, #0xfd3
  4050ac:	add	x2, x2, #0xf62
  4050b0:	mov	x0, x19
  4050b4:	bl	402360 <fprintf@plt>
  4050b8:	ldr	x8, [sp, #672]
  4050bc:	cbz	x8, 405120 <ferror@plt+0x2d90>
  4050c0:	ldrb	w21, [x8, #4]
  4050c4:	bl	40c780 <ferror@plt+0xa3f0>
  4050c8:	tbz	w0, #0, 4050f0 <ferror@plt+0x2d60>
  4050cc:	cmp	w21, #0x0
  4050d0:	adrp	x2, 410000 <ferror@plt+0xdc70>
  4050d4:	cset	w4, ne  // ne = any
  4050d8:	add	x2, x2, #0xf71
  4050dc:	mov	w0, #0x2                   	// #2
  4050e0:	mov	w1, #0x6                   	// #6
  4050e4:	mov	x3, xzr
  4050e8:	bl	40cd80 <ferror@plt+0xa9f0>
  4050ec:	b	405120 <ferror@plt+0x2d90>
  4050f0:	adrp	x8, 410000 <ferror@plt+0xdc70>
  4050f4:	adrp	x9, 410000 <ferror@plt+0xdc70>
  4050f8:	add	x8, x8, #0x517
  4050fc:	add	x9, x9, #0xfda
  405100:	cmp	w21, #0x0
  405104:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405108:	adrp	x2, 410000 <ferror@plt+0xdc70>
  40510c:	csel	x3, x9, x8, eq  // eq = none
  405110:	add	x1, x1, #0xfd3
  405114:	add	x2, x2, #0xf71
  405118:	mov	x0, x19
  40511c:	bl	402360 <fprintf@plt>
  405120:	ldr	x8, [sp, #712]
  405124:	cbz	x8, 405150 <ferror@plt+0x2dc0>
  405128:	ldr	w0, [x8, #4]
  40512c:	bl	40ba64 <ferror@plt+0x96d4>
  405130:	adrp	x2, 411000 <ferror@plt+0xec70>
  405134:	adrp	x3, 410000 <ferror@plt+0xdc70>
  405138:	mov	x4, x0
  40513c:	add	x2, x2, #0x7a
  405140:	add	x3, x3, #0xf7d
  405144:	mov	w0, #0x4                   	// #4
  405148:	mov	w1, #0x6                   	// #6
  40514c:	bl	40cd08 <ferror@plt+0xa978>
  405150:	ldr	x8, [sp, #704]
  405154:	cbz	x8, 4051b8 <ferror@plt+0x2e28>
  405158:	ldrb	w21, [x8, #4]
  40515c:	bl	40c780 <ferror@plt+0xa3f0>
  405160:	tbz	w0, #0, 405188 <ferror@plt+0x2df8>
  405164:	cmp	w21, #0x0
  405168:	adrp	x2, 410000 <ferror@plt+0xdc70>
  40516c:	cset	w4, ne  // ne = any
  405170:	add	x2, x2, #0xf8d
  405174:	mov	w0, #0x2                   	// #2
  405178:	mov	w1, #0x6                   	// #6
  40517c:	mov	x3, xzr
  405180:	bl	40cd80 <ferror@plt+0xa9f0>
  405184:	b	4051b8 <ferror@plt+0x2e28>
  405188:	adrp	x8, 410000 <ferror@plt+0xdc70>
  40518c:	adrp	x9, 410000 <ferror@plt+0xdc70>
  405190:	add	x8, x8, #0x517
  405194:	add	x9, x9, #0xfda
  405198:	cmp	w21, #0x0
  40519c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4051a0:	adrp	x2, 410000 <ferror@plt+0xdc70>
  4051a4:	csel	x3, x9, x8, eq  // eq = none
  4051a8:	add	x1, x1, #0xfd3
  4051ac:	add	x2, x2, #0xf8d
  4051b0:	mov	x0, x19
  4051b4:	bl	402360 <fprintf@plt>
  4051b8:	ldr	x2, [sp, #216]
  4051bc:	cbz	x2, 405250 <ferror@plt+0x2ec0>
  4051c0:	ldr	w20, [x20, #20]
  4051c4:	ldrh	w8, [x2], #4
  4051c8:	add	x0, sp, #0x1b8
  4051cc:	mov	w1, #0x3                   	// #3
  4051d0:	sub	w3, w8, #0x4
  4051d4:	bl	40ffb8 <ferror@plt+0xdc28>
  4051d8:	ldr	x8, [sp, #448]
  4051dc:	cbz	x8, 405234 <ferror@plt+0x2ea4>
  4051e0:	ldrh	w4, [x8, #4]
  4051e4:	cmp	x4, #0x2
  4051e8:	b.cc	40520c <ferror@plt+0x2e7c>  // b.lo, b.ul, b.last
  4051ec:	adrp	x2, 410000 <ferror@plt+0xdc70>
  4051f0:	adrp	x3, 410000 <ferror@plt+0xdc70>
  4051f4:	add	x2, x2, #0xfde
  4051f8:	add	x3, x3, #0xfe5
  4051fc:	mov	w0, #0x4                   	// #4
  405200:	mov	w1, #0x6                   	// #6
  405204:	bl	40cdfc <ferror@plt+0xaa6c>
  405208:	b	405234 <ferror@plt+0x2ea4>
  40520c:	adrp	x8, 411000 <ferror@plt+0xec70>
  405210:	add	x8, x8, #0x4e8
  405214:	ldr	x4, [x8, x4, lsl #3]
  405218:	adrp	x2, 410000 <ferror@plt+0xdc70>
  40521c:	adrp	x3, 410000 <ferror@plt+0xdc70>
  405220:	add	x2, x2, #0xfde
  405224:	add	x3, x3, #0xff3
  405228:	mov	w0, #0x4                   	// #4
  40522c:	mov	w1, #0x6                   	// #6
  405230:	bl	40cd08 <ferror@plt+0xa978>
  405234:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  405238:	ldr	w8, [x8, #3656]
  40523c:	cbz	w8, 405250 <ferror@plt+0x2ec0>
  405240:	ldr	x0, [sp, #456]
  405244:	cbz	x0, 405250 <ferror@plt+0x2ec0>
  405248:	mov	w1, w20
  40524c:	bl	407098 <ferror@plt+0x4d08>
  405250:	adrp	x3, 411000 <ferror@plt+0xec70>
  405254:	adrp	x4, 412000 <ferror@plt+0xfc70>
  405258:	add	x3, x3, #0xbe1
  40525c:	add	x4, x4, #0x5fd
  405260:	mov	w0, #0x1                   	// #1
  405264:	mov	w1, #0x6                   	// #6
  405268:	mov	x2, xzr
  40526c:	bl	40cd08 <ferror@plt+0xa978>
  405270:	bl	40c7e8 <ferror@plt+0xa458>
  405274:	mov	x0, x19
  405278:	bl	4021d0 <fflush@plt>
  40527c:	mov	w0, wzr
  405280:	add	sp, sp, #0x2d0
  405284:	ldp	x20, x19, [sp, #64]
  405288:	ldp	x22, x21, [sp, #48]
  40528c:	ldp	x24, x23, [sp, #32]
  405290:	ldp	x28, x25, [sp, #16]
  405294:	ldp	x29, x30, [sp], #80
  405298:	ret
  40529c:	stp	x29, x30, [sp, #-96]!
  4052a0:	stp	x28, x27, [sp, #16]
  4052a4:	stp	x26, x25, [sp, #32]
  4052a8:	stp	x24, x23, [sp, #48]
  4052ac:	stp	x22, x21, [sp, #64]
  4052b0:	stp	x20, x19, [sp, #80]
  4052b4:	mov	x29, sp
  4052b8:	sub	sp, sp, #0x290
  4052bc:	mov	w28, w0
  4052c0:	adrp	x0, 423000 <ferror@plt+0x20c70>
  4052c4:	add	x0, x0, #0x310
  4052c8:	mov	x23, x1
  4052cc:	bl	40bddc <ferror@plt+0x9a4c>
  4052d0:	subs	w19, w28, #0x1
  4052d4:	b.lt	405b24 <ferror@plt+0x3794>  // b.tstop
  4052d8:	ldr	x0, [x23]
  4052dc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4052e0:	add	x1, x1, #0xdf3
  4052e4:	bl	409ad4 <ferror@plt+0x7744>
  4052e8:	tbz	w0, #0, 405348 <ferror@plt+0x2fb8>
  4052ec:	ldr	x0, [x23]
  4052f0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4052f4:	add	x1, x1, #0xdf7
  4052f8:	bl	409ad4 <ferror@plt+0x7744>
  4052fc:	tbz	w0, #0, 405348 <ferror@plt+0x2fb8>
  405300:	ldr	x0, [x23]
  405304:	adrp	x1, 411000 <ferror@plt+0xec70>
  405308:	add	x1, x1, #0x6cb
  40530c:	bl	409ad4 <ferror@plt+0x7744>
  405310:	tbz	w0, #0, 40533c <ferror@plt+0x2fac>
  405314:	ldr	x0, [x23]
  405318:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40531c:	add	x1, x1, #0x930
  405320:	bl	409ad4 <ferror@plt+0x7744>
  405324:	tbz	w0, #0, 40533c <ferror@plt+0x2fac>
  405328:	ldr	x0, [x23]
  40532c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405330:	add	x1, x1, #0x934
  405334:	bl	409ad4 <ferror@plt+0x7744>
  405338:	tbnz	w0, #0, 405fe0 <ferror@plt+0x3c50>
  40533c:	add	x1, x23, #0x8
  405340:	mov	w0, w19
  405344:	b	405b2c <ferror@plt+0x379c>
  405348:	add	x8, sp, #0x68
  40534c:	add	x0, x8, #0x8
  405350:	mov	w2, #0x218                 	// #536
  405354:	mov	w1, wzr
  405358:	bl	401fb0 <memset@plt>
  40535c:	mov	x8, #0x20                  	// #32
  405360:	movk	x8, #0x13, lsl #32
  405364:	movk	x8, #0x1, lsl #48
  405368:	mov	w9, #0x7                   	// #7
  40536c:	cmp	w28, #0x2
  405370:	str	x8, [sp, #104]
  405374:	strb	w9, [sp, #120]
  405378:	b.lt	405e20 <ferror@plt+0x3a90>  // b.tstop
  40537c:	mov	w8, #0xffffffff            	// #-1
  405380:	str	w8, [sp, #20]
  405384:	mov	w8, #0xff                  	// #255
  405388:	str	x8, [sp, #32]
  40538c:	mov	w8, #0xffff                	// #65535
  405390:	str	w8, [sp, #28]
  405394:	mov	w8, #0xffff                	// #65535
  405398:	str	x8, [sp, #40]
  40539c:	mov	w8, #0xff                  	// #255
  4053a0:	str	w8, [sp, #72]
  4053a4:	mov	w8, #0xff                  	// #255
  4053a8:	str	w8, [sp, #76]
  4053ac:	mov	w8, #0xff                  	// #255
  4053b0:	str	w8, [sp, #12]
  4053b4:	mov	w8, #0xff                  	// #255
  4053b8:	str	w8, [sp, #16]
  4053bc:	mov	w8, #0xff                  	// #255
  4053c0:	adrp	x19, 410000 <ferror@plt+0xdc70>
  4053c4:	str	w8, [sp, #64]
  4053c8:	mov	w8, #0xff                  	// #255
  4053cc:	add	x19, x19, #0xf13
  4053d0:	mov	w9, #0xff                  	// #255
  4053d4:	mov	w20, #0xff                  	// #255
  4053d8:	mov	w25, #0xff                  	// #255
  4053dc:	mov	w24, #0xff                  	// #255
  4053e0:	mov	w26, #0xff                  	// #255
  4053e4:	str	w8, [sp, #68]
  4053e8:	mov	w8, #0xff                  	// #255
  4053ec:	mov	x22, x23
  4053f0:	str	wzr, [sp, #52]
  4053f4:	str	xzr, [sp, #56]
  4053f8:	str	xzr, [sp, #80]
  4053fc:	str	w8, [sp, #24]
  405400:	b	40541c <ferror@plt+0x308c>
  405404:	mov	w20, #0x1                   	// #1
  405408:	ldr	w9, [sp, #88]
  40540c:	cmp	w27, #0x1
  405410:	mov	x23, x22
  405414:	mov	w28, w27
  405418:	b.le	405b4c <ferror@plt+0x37bc>
  40541c:	str	w9, [sp, #88]
  405420:	ldr	x21, [x22, #8]!
  405424:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405428:	add	x1, x1, #0x9d2
  40542c:	mov	x0, x21
  405430:	bl	4020d0 <strcmp@plt>
  405434:	cbz	w0, 4055d0 <ferror@plt+0x3240>
  405438:	mov	x0, x21
  40543c:	mov	x1, x19
  405440:	bl	4020d0 <strcmp@plt>
  405444:	cbz	w0, 4055e8 <ferror@plt+0x3258>
  405448:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40544c:	mov	x0, x21
  405450:	add	x1, x1, #0xf0b
  405454:	bl	4020d0 <strcmp@plt>
  405458:	cbz	w0, 405628 <ferror@plt+0x3298>
  40545c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405460:	mov	x0, x21
  405464:	add	x1, x1, #0xf24
  405468:	bl	4020d0 <strcmp@plt>
  40546c:	cbz	w0, 40566c <ferror@plt+0x32dc>
  405470:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405474:	mov	x0, x21
  405478:	add	x1, x1, #0xf19
  40547c:	bl	4020d0 <strcmp@plt>
  405480:	cbz	w0, 4056ac <ferror@plt+0x331c>
  405484:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405488:	mov	x0, x21
  40548c:	add	x1, x1, #0xf2e
  405490:	bl	4020d0 <strcmp@plt>
  405494:	cbz	w0, 405700 <ferror@plt+0x3370>
  405498:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40549c:	mov	x0, x21
  4054a0:	add	x1, x1, #0xf37
  4054a4:	bl	4020d0 <strcmp@plt>
  4054a8:	cbz	w0, 40574c <ferror@plt+0x33bc>
  4054ac:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4054b0:	mov	x0, x21
  4054b4:	add	x1, x1, #0xf4b
  4054b8:	bl	4020d0 <strcmp@plt>
  4054bc:	cbz	w0, 405794 <ferror@plt+0x3404>
  4054c0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4054c4:	mov	x0, x21
  4054c8:	add	x1, x1, #0xf45
  4054cc:	bl	4020d0 <strcmp@plt>
  4054d0:	cbz	w0, 4057e0 <ferror@plt+0x3450>
  4054d4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4054d8:	mov	x0, x21
  4054dc:	add	x1, x1, #0xf51
  4054e0:	bl	4020d0 <strcmp@plt>
  4054e4:	cbz	w0, 40582c <ferror@plt+0x349c>
  4054e8:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4054ec:	mov	x0, x21
  4054f0:	add	x1, x1, #0xef6
  4054f4:	bl	4020d0 <strcmp@plt>
  4054f8:	cbz	w0, 405874 <ferror@plt+0x34e4>
  4054fc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405500:	mov	x0, x21
  405504:	add	x1, x1, #0xee0
  405508:	bl	4020d0 <strcmp@plt>
  40550c:	cbz	w0, 4058a0 <ferror@plt+0x3510>
  405510:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405514:	mov	x0, x21
  405518:	add	x1, x1, #0xb12
  40551c:	bl	4020d0 <strcmp@plt>
  405520:	cbz	w0, 4058cc <ferror@plt+0x353c>
  405524:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405528:	mov	x0, x21
  40552c:	add	x1, x1, #0xfde
  405530:	bl	4020d0 <strcmp@plt>
  405534:	cbz	w0, 405970 <ferror@plt+0x35e0>
  405538:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40553c:	mov	x0, x21
  405540:	add	x1, x1, #0x989
  405544:	sub	w27, w28, #0x1
  405548:	bl	4020d0 <strcmp@plt>
  40554c:	cbz	w0, 4059b8 <ferror@plt+0x3628>
  405550:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405554:	mov	x0, x21
  405558:	add	x1, x1, #0x900
  40555c:	bl	4020d0 <strcmp@plt>
  405560:	cbz	w0, 4059d0 <ferror@plt+0x3640>
  405564:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405568:	mov	x0, x21
  40556c:	add	x1, x1, #0xf62
  405570:	bl	4020d0 <strcmp@plt>
  405574:	cbz	w0, 405a08 <ferror@plt+0x3678>
  405578:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40557c:	mov	x0, x21
  405580:	add	x1, x1, #0xf71
  405584:	bl	4020d0 <strcmp@plt>
  405588:	cbz	w0, 405a54 <ferror@plt+0x36c4>
  40558c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405590:	mov	x0, x21
  405594:	add	x1, x1, #0xf8d
  405598:	bl	4020d0 <strcmp@plt>
  40559c:	cbz	w0, 405aa0 <ferror@plt+0x3710>
  4055a0:	adrp	x1, 411000 <ferror@plt+0xec70>
  4055a4:	mov	x0, x21
  4055a8:	add	x1, x1, #0x7a
  4055ac:	bl	4020d0 <strcmp@plt>
  4055b0:	cbz	w0, 405aec <ferror@plt+0x375c>
  4055b4:	adrp	x1, 411000 <ferror@plt+0xec70>
  4055b8:	mov	x0, x21
  4055bc:	add	x1, x1, #0x78
  4055c0:	bl	4020d0 <strcmp@plt>
  4055c4:	cbnz	w0, 406014 <ferror@plt+0x3c84>
  4055c8:	str	wzr, [sp, #20]
  4055cc:	b	405408 <ferror@plt+0x3078>
  4055d0:	subs	w27, w28, #0x2
  4055d4:	b.le	405fdc <ferror@plt+0x3c4c>
  4055d8:	add	x22, x23, #0x10
  4055dc:	ldr	x8, [x22]
  4055e0:	str	x8, [sp, #80]
  4055e4:	b	405408 <ferror@plt+0x3078>
  4055e8:	subs	w27, w28, #0x2
  4055ec:	b.le	405fdc <ferror@plt+0x3c4c>
  4055f0:	add	x22, x23, #0x10
  4055f4:	ldr	x20, [x22]
  4055f8:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4055fc:	add	x1, x1, #0x517
  405600:	mov	x0, x20
  405604:	bl	4020d0 <strcmp@plt>
  405608:	cbz	w0, 405404 <ferror@plt+0x3074>
  40560c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405610:	mov	x0, x20
  405614:	add	x1, x1, #0xfda
  405618:	bl	4020d0 <strcmp@plt>
  40561c:	cbnz	w0, 405de8 <ferror@plt+0x3a58>
  405620:	mov	w20, wzr
  405624:	b	405408 <ferror@plt+0x3078>
  405628:	subs	w27, w28, #0x2
  40562c:	b.le	405fdc <ferror@plt+0x3c4c>
  405630:	add	x22, x23, #0x10
  405634:	mov	x21, x19
  405638:	ldr	x19, [x22]
  40563c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405640:	add	x1, x1, #0x517
  405644:	mov	x0, x19
  405648:	bl	4020d0 <strcmp@plt>
  40564c:	cbz	w0, 4056ec <ferror@plt+0x335c>
  405650:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405654:	mov	x0, x19
  405658:	add	x1, x1, #0xfda
  40565c:	bl	4020d0 <strcmp@plt>
  405660:	cbnz	w0, 405e04 <ferror@plt+0x3a74>
  405664:	str	wzr, [sp, #76]
  405668:	b	4056f4 <ferror@plt+0x3364>
  40566c:	subs	w27, w28, #0x2
  405670:	b.le	405fdc <ferror@plt+0x3c4c>
  405674:	add	x22, x23, #0x10
  405678:	ldr	x21, [x22]
  40567c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405680:	add	x1, x1, #0x517
  405684:	mov	x0, x21
  405688:	bl	4020d0 <strcmp@plt>
  40568c:	cbz	w0, 405740 <ferror@plt+0x33b0>
  405690:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405694:	mov	x0, x21
  405698:	add	x1, x1, #0xfda
  40569c:	bl	4020d0 <strcmp@plt>
  4056a0:	cbnz	w0, 405e40 <ferror@plt+0x3ab0>
  4056a4:	str	wzr, [sp, #72]
  4056a8:	b	405408 <ferror@plt+0x3078>
  4056ac:	subs	w27, w28, #0x2
  4056b0:	b.le	405fdc <ferror@plt+0x3c4c>
  4056b4:	add	x22, x23, #0x10
  4056b8:	ldr	x21, [x22]
  4056bc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4056c0:	add	x1, x1, #0x517
  4056c4:	mov	x0, x21
  4056c8:	bl	4020d0 <strcmp@plt>
  4056cc:	cbz	w0, 40578c <ferror@plt+0x33fc>
  4056d0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4056d4:	mov	x0, x21
  4056d8:	add	x1, x1, #0xfda
  4056dc:	bl	4020d0 <strcmp@plt>
  4056e0:	cbnz	w0, 405e5c <ferror@plt+0x3acc>
  4056e4:	mov	w9, wzr
  4056e8:	b	40540c <ferror@plt+0x307c>
  4056ec:	mov	w8, #0x1                   	// #1
  4056f0:	str	w8, [sp, #76]
  4056f4:	ldr	w9, [sp, #88]
  4056f8:	mov	x19, x21
  4056fc:	b	40540c <ferror@plt+0x307c>
  405700:	subs	w27, w28, #0x2
  405704:	b.le	405fdc <ferror@plt+0x3c4c>
  405708:	add	x22, x23, #0x10
  40570c:	ldr	x21, [x22]
  405710:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405714:	add	x1, x1, #0x517
  405718:	mov	x0, x21
  40571c:	bl	4020d0 <strcmp@plt>
  405720:	cbz	w0, 4057d4 <ferror@plt+0x3444>
  405724:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405728:	mov	x0, x21
  40572c:	add	x1, x1, #0xfda
  405730:	bl	4020d0 <strcmp@plt>
  405734:	cbnz	w0, 405e90 <ferror@plt+0x3b00>
  405738:	str	wzr, [sp, #68]
  40573c:	b	405408 <ferror@plt+0x3078>
  405740:	mov	w8, #0x1                   	// #1
  405744:	str	w8, [sp, #72]
  405748:	b	405408 <ferror@plt+0x3078>
  40574c:	subs	w27, w28, #0x2
  405750:	b.le	405fdc <ferror@plt+0x3c4c>
  405754:	add	x22, x23, #0x10
  405758:	ldr	x21, [x22]
  40575c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405760:	add	x1, x1, #0x517
  405764:	mov	x0, x21
  405768:	bl	4020d0 <strcmp@plt>
  40576c:	cbz	w0, 405820 <ferror@plt+0x3490>
  405770:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405774:	mov	x0, x21
  405778:	add	x1, x1, #0xfda
  40577c:	bl	4020d0 <strcmp@plt>
  405780:	cbnz	w0, 405eac <ferror@plt+0x3b1c>
  405784:	str	wzr, [sp, #64]
  405788:	b	405408 <ferror@plt+0x3078>
  40578c:	mov	w9, #0x1                   	// #1
  405790:	b	40540c <ferror@plt+0x307c>
  405794:	subs	w27, w28, #0x2
  405798:	b.le	405fdc <ferror@plt+0x3c4c>
  40579c:	add	x22, x23, #0x10
  4057a0:	ldr	x21, [x22]
  4057a4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4057a8:	add	x1, x1, #0x517
  4057ac:	mov	x0, x21
  4057b0:	bl	4020d0 <strcmp@plt>
  4057b4:	cbz	w0, 40586c <ferror@plt+0x34dc>
  4057b8:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4057bc:	mov	x0, x21
  4057c0:	add	x1, x1, #0xfda
  4057c4:	bl	4020d0 <strcmp@plt>
  4057c8:	cbnz	w0, 405ec8 <ferror@plt+0x3b38>
  4057cc:	mov	w26, wzr
  4057d0:	b	405408 <ferror@plt+0x3078>
  4057d4:	mov	w8, #0x1                   	// #1
  4057d8:	str	w8, [sp, #68]
  4057dc:	b	405408 <ferror@plt+0x3078>
  4057e0:	subs	w27, w28, #0x2
  4057e4:	b.le	405fdc <ferror@plt+0x3c4c>
  4057e8:	add	x22, x23, #0x10
  4057ec:	ldr	x21, [x22]
  4057f0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4057f4:	add	x1, x1, #0x517
  4057f8:	mov	x0, x21
  4057fc:	bl	4020d0 <strcmp@plt>
  405800:	cbz	w0, 405898 <ferror@plt+0x3508>
  405804:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405808:	mov	x0, x21
  40580c:	add	x1, x1, #0xfda
  405810:	bl	4020d0 <strcmp@plt>
  405814:	cbnz	w0, 405ee4 <ferror@plt+0x3b54>
  405818:	mov	w24, wzr
  40581c:	b	405408 <ferror@plt+0x3078>
  405820:	mov	w8, #0x1                   	// #1
  405824:	str	w8, [sp, #64]
  405828:	b	405408 <ferror@plt+0x3078>
  40582c:	subs	w27, w28, #0x2
  405830:	b.le	405fdc <ferror@plt+0x3c4c>
  405834:	add	x22, x23, #0x10
  405838:	ldr	x21, [x22]
  40583c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405840:	add	x1, x1, #0x517
  405844:	mov	x0, x21
  405848:	bl	4020d0 <strcmp@plt>
  40584c:	cbz	w0, 4058c4 <ferror@plt+0x3534>
  405850:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405854:	mov	x0, x21
  405858:	add	x1, x1, #0xfda
  40585c:	bl	4020d0 <strcmp@plt>
  405860:	cbnz	w0, 405f00 <ferror@plt+0x3b70>
  405864:	mov	w25, wzr
  405868:	b	405408 <ferror@plt+0x3078>
  40586c:	mov	w26, #0x1                   	// #1
  405870:	b	405408 <ferror@plt+0x3078>
  405874:	subs	w27, w28, #0x2
  405878:	b.le	405fdc <ferror@plt+0x3c4c>
  40587c:	add	x22, x23, #0x10
  405880:	ldr	x0, [x22]
  405884:	mov	w2, #0xa                   	// #10
  405888:	mov	x1, xzr
  40588c:	bl	4020f0 <strtol@plt>
  405890:	str	x0, [sp, #56]
  405894:	b	405408 <ferror@plt+0x3078>
  405898:	mov	w24, #0x1                   	// #1
  40589c:	b	405408 <ferror@plt+0x3078>
  4058a0:	subs	w27, w28, #0x2
  4058a4:	b.le	405fdc <ferror@plt+0x3c4c>
  4058a8:	add	x22, x23, #0x10
  4058ac:	ldr	x0, [x22]
  4058b0:	mov	w2, #0xa                   	// #10
  4058b4:	mov	x1, xzr
  4058b8:	bl	4020f0 <strtol@plt>
  4058bc:	str	x0, [sp, #40]
  4058c0:	b	405408 <ferror@plt+0x3078>
  4058c4:	mov	w25, #0x1                   	// #1
  4058c8:	b	405408 <ferror@plt+0x3078>
  4058cc:	subs	w27, w28, #0x2
  4058d0:	b.le	405fdc <ferror@plt+0x3c4c>
  4058d4:	add	x22, x23, #0x10
  4058d8:	ldr	x0, [x22]
  4058dc:	add	x1, sp, #0x60
  4058e0:	mov	w2, #0xa                   	// #10
  4058e4:	bl	4020f0 <strtol@plt>
  4058e8:	ldr	x21, [x22]
  4058ec:	ldrb	w8, [x21]
  4058f0:	cbz	w8, 405900 <ferror@plt+0x3570>
  4058f4:	ldr	x8, [sp, #96]
  4058f8:	ldrb	w8, [x8]
  4058fc:	cbz	w8, 4059e0 <ferror@plt+0x3650>
  405900:	adrp	x0, 410000 <ferror@plt+0xdc70>
  405904:	add	x0, x0, #0xfac
  405908:	mov	x1, x21
  40590c:	bl	4020d0 <strcmp@plt>
  405910:	cbz	w0, 4059c8 <ferror@plt+0x3638>
  405914:	adrp	x0, 410000 <ferror@plt+0xdc70>
  405918:	add	x0, x0, #0xfb5
  40591c:	mov	x1, x21
  405920:	bl	4020d0 <strcmp@plt>
  405924:	cbz	w0, 4059fc <ferror@plt+0x366c>
  405928:	adrp	x0, 410000 <ferror@plt+0xdc70>
  40592c:	add	x0, x0, #0xf2e
  405930:	mov	x1, x21
  405934:	bl	4020d0 <strcmp@plt>
  405938:	cbz	w0, 405a48 <ferror@plt+0x36b8>
  40593c:	adrp	x0, 410000 <ferror@plt+0xdc70>
  405940:	add	x0, x0, #0xfbf
  405944:	mov	x1, x21
  405948:	bl	4020d0 <strcmp@plt>
  40594c:	cbz	w0, 405a94 <ferror@plt+0x3704>
  405950:	adrp	x0, 410000 <ferror@plt+0xdc70>
  405954:	add	x0, x0, #0xfca
  405958:	mov	x1, x21
  40595c:	bl	4020d0 <strcmp@plt>
  405960:	cbnz	w0, 405f58 <ferror@plt+0x3bc8>
  405964:	mov	w8, #0x4                   	// #4
  405968:	str	x8, [sp, #32]
  40596c:	b	405408 <ferror@plt+0x3078>
  405970:	subs	w27, w28, #0x2
  405974:	b.le	405fdc <ferror@plt+0x3c4c>
  405978:	add	x22, x23, #0x10
  40597c:	ldr	x21, [x22]
  405980:	adrp	x1, 411000 <ferror@plt+0xec70>
  405984:	add	x1, x1, #0x26
  405988:	mov	x0, x21
  40598c:	bl	4020d0 <strcmp@plt>
  405990:	cbz	w0, 4059e8 <ferror@plt+0x3658>
  405994:	adrp	x1, 411000 <ferror@plt+0xec70>
  405998:	mov	x0, x21
  40599c:	add	x1, x1, #0x2b
  4059a0:	bl	4020d0 <strcmp@plt>
  4059a4:	cbnz	w0, 405f40 <ferror@plt+0x3bb0>
  4059a8:	mov	w8, #0x2                   	// #2
  4059ac:	str	wzr, [sp, #28]
  4059b0:	str	w8, [sp, #52]
  4059b4:	b	405408 <ferror@plt+0x3078>
  4059b8:	ldr	w8, [sp, #52]
  4059bc:	orr	w8, w8, #0x2
  4059c0:	str	w8, [sp, #52]
  4059c4:	b	405408 <ferror@plt+0x3078>
  4059c8:	str	xzr, [sp, #32]
  4059cc:	b	405408 <ferror@plt+0x3078>
  4059d0:	ldr	w8, [sp, #52]
  4059d4:	orr	w8, w8, #0x1
  4059d8:	str	w8, [sp, #52]
  4059dc:	b	405408 <ferror@plt+0x3078>
  4059e0:	str	x0, [sp, #32]
  4059e4:	b	405408 <ferror@plt+0x3078>
  4059e8:	mov	w8, #0x2                   	// #2
  4059ec:	str	w8, [sp, #52]
  4059f0:	mov	w8, #0x1                   	// #1
  4059f4:	str	w8, [sp, #28]
  4059f8:	b	405408 <ferror@plt+0x3078>
  4059fc:	mov	w8, #0x1                   	// #1
  405a00:	str	x8, [sp, #32]
  405a04:	b	405408 <ferror@plt+0x3078>
  405a08:	subs	w27, w28, #0x2
  405a0c:	b.le	405fdc <ferror@plt+0x3c4c>
  405a10:	add	x22, x23, #0x10
  405a14:	ldr	x21, [x22]
  405a18:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405a1c:	add	x1, x1, #0x517
  405a20:	mov	x0, x21
  405a24:	bl	4020d0 <strcmp@plt>
  405a28:	cbz	w0, 405ae0 <ferror@plt+0x3750>
  405a2c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405a30:	mov	x0, x21
  405a34:	add	x1, x1, #0xfda
  405a38:	bl	4020d0 <strcmp@plt>
  405a3c:	cbnz	w0, 405f70 <ferror@plt+0x3be0>
  405a40:	str	wzr, [sp, #24]
  405a44:	b	405408 <ferror@plt+0x3078>
  405a48:	mov	w8, #0x2                   	// #2
  405a4c:	str	x8, [sp, #32]
  405a50:	b	405408 <ferror@plt+0x3078>
  405a54:	subs	w27, w28, #0x2
  405a58:	b.le	405fdc <ferror@plt+0x3c4c>
  405a5c:	add	x22, x23, #0x10
  405a60:	ldr	x21, [x22]
  405a64:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405a68:	add	x1, x1, #0x517
  405a6c:	mov	x0, x21
  405a70:	bl	4020d0 <strcmp@plt>
  405a74:	cbz	w0, 405b0c <ferror@plt+0x377c>
  405a78:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405a7c:	mov	x0, x21
  405a80:	add	x1, x1, #0xfda
  405a84:	bl	4020d0 <strcmp@plt>
  405a88:	cbnz	w0, 405f8c <ferror@plt+0x3bfc>
  405a8c:	str	wzr, [sp, #16]
  405a90:	b	405408 <ferror@plt+0x3078>
  405a94:	mov	w8, #0x3                   	// #3
  405a98:	str	x8, [sp, #32]
  405a9c:	b	405408 <ferror@plt+0x3078>
  405aa0:	subs	w27, w28, #0x2
  405aa4:	b.le	405fdc <ferror@plt+0x3c4c>
  405aa8:	add	x22, x23, #0x10
  405aac:	ldr	x21, [x22]
  405ab0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405ab4:	add	x1, x1, #0x517
  405ab8:	mov	x0, x21
  405abc:	bl	4020d0 <strcmp@plt>
  405ac0:	cbz	w0, 405b18 <ferror@plt+0x3788>
  405ac4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405ac8:	mov	x0, x21
  405acc:	add	x1, x1, #0xfda
  405ad0:	bl	4020d0 <strcmp@plt>
  405ad4:	cbnz	w0, 405fc0 <ferror@plt+0x3c30>
  405ad8:	str	wzr, [sp, #12]
  405adc:	b	405408 <ferror@plt+0x3078>
  405ae0:	mov	w8, #0x1                   	// #1
  405ae4:	str	w8, [sp, #24]
  405ae8:	b	405408 <ferror@plt+0x3078>
  405aec:	subs	w27, w28, #0x2
  405af0:	b.le	405fdc <ferror@plt+0x3c4c>
  405af4:	add	x22, x23, #0x10
  405af8:	ldr	x0, [x22]
  405afc:	bl	40bcc4 <ferror@plt+0x9934>
  405b00:	cbz	w0, 405fa8 <ferror@plt+0x3c18>
  405b04:	str	w0, [sp, #20]
  405b08:	b	405408 <ferror@plt+0x3078>
  405b0c:	mov	w8, #0x1                   	// #1
  405b10:	str	w8, [sp, #16]
  405b14:	b	405408 <ferror@plt+0x3078>
  405b18:	mov	w8, #0x1                   	// #1
  405b1c:	str	w8, [sp, #12]
  405b20:	b	405408 <ferror@plt+0x3078>
  405b24:	mov	w0, wzr
  405b28:	mov	x1, xzr
  405b2c:	add	sp, sp, #0x290
  405b30:	ldp	x20, x19, [sp, #80]
  405b34:	ldp	x22, x21, [sp, #64]
  405b38:	ldp	x24, x23, [sp, #48]
  405b3c:	ldp	x26, x25, [sp, #32]
  405b40:	ldp	x28, x27, [sp, #16]
  405b44:	ldp	x29, x30, [sp], #96
  405b48:	b	406018 <ferror@plt+0x3c88>
  405b4c:	ldr	x21, [sp, #80]
  405b50:	cbz	x21, 405e20 <ferror@plt+0x3a90>
  405b54:	mov	x0, x21
  405b58:	mov	w19, w9
  405b5c:	bl	40bcc4 <ferror@plt+0x9934>
  405b60:	str	w0, [sp, #124]
  405b64:	cbz	w0, 405e78 <ferror@plt+0x3ae8>
  405b68:	add	x0, sp, #0x68
  405b6c:	mov	w1, #0x220                 	// #544
  405b70:	mov	w2, #0x800c                	// #32780
  405b74:	bl	40fad4 <ferror@plt+0xd744>
  405b78:	sxtb	w8, w20
  405b7c:	str	x0, [sp, #88]
  405b80:	tbnz	w8, #31, 405b98 <ferror@plt+0x3808>
  405b84:	add	x0, sp, #0x68
  405b88:	mov	w1, #0x220                 	// #544
  405b8c:	mov	w2, #0x5                   	// #5
  405b90:	mov	w3, w20
  405b94:	bl	40f7a4 <ferror@plt+0xd414>
  405b98:	ldr	w3, [sp, #76]
  405b9c:	ldp	w22, w20, [sp, #16]
  405ba0:	ldp	x21, x23, [sp, #32]
  405ba4:	ldp	w27, w28, [sp, #64]
  405ba8:	sxtb	w8, w3
  405bac:	tbnz	w8, #31, 405bc0 <ferror@plt+0x3830>
  405bb0:	add	x0, sp, #0x68
  405bb4:	mov	w1, #0x220                 	// #544
  405bb8:	mov	w2, #0x4                   	// #4
  405bbc:	bl	40f7a4 <ferror@plt+0xd414>
  405bc0:	ldr	w3, [sp, #72]
  405bc4:	sxtb	w8, w3
  405bc8:	tbnz	w8, #31, 405bdc <ferror@plt+0x384c>
  405bcc:	add	x0, sp, #0x68
  405bd0:	mov	w1, #0x220                 	// #544
  405bd4:	mov	w2, #0x7                   	// #7
  405bd8:	bl	40f7a4 <ferror@plt+0xd414>
  405bdc:	mov	w3, w19
  405be0:	sxtb	w8, w19
  405be4:	ldr	w19, [sp, #12]
  405be8:	tbnz	w8, #31, 405bfc <ferror@plt+0x386c>
  405bec:	add	x0, sp, #0x68
  405bf0:	mov	w1, #0x220                 	// #544
  405bf4:	mov	w2, #0x6                   	// #6
  405bf8:	bl	40f7a4 <ferror@plt+0xd414>
  405bfc:	sxtb	w8, w26
  405c00:	tbnz	w8, #31, 405c18 <ferror@plt+0x3888>
  405c04:	add	x0, sp, #0x68
  405c08:	mov	w1, #0x220                 	// #544
  405c0c:	mov	w2, #0x9                   	// #9
  405c10:	mov	w3, w26
  405c14:	bl	40f7a4 <ferror@plt+0xd414>
  405c18:	sxtb	w8, w24
  405c1c:	tbnz	w8, #31, 405c34 <ferror@plt+0x38a4>
  405c20:	add	x0, sp, #0x68
  405c24:	mov	w1, #0x220                 	// #544
  405c28:	mov	w2, #0x1b                  	// #27
  405c2c:	mov	w3, w24
  405c30:	bl	40f7a4 <ferror@plt+0xd414>
  405c34:	sxtb	w8, w25
  405c38:	tbnz	w8, #31, 405c50 <ferror@plt+0x38c0>
  405c3c:	add	x0, sp, #0x68
  405c40:	mov	w1, #0x220                 	// #544
  405c44:	mov	w2, #0x1c                  	// #28
  405c48:	mov	w3, w25
  405c4c:	bl	40f7a4 <ferror@plt+0xd414>
  405c50:	sxtb	w8, w28
  405c54:	tbnz	w8, #31, 405c6c <ferror@plt+0x38dc>
  405c58:	add	x0, sp, #0x68
  405c5c:	mov	w1, #0x220                 	// #544
  405c60:	mov	w2, #0x8                   	// #8
  405c64:	mov	w3, w28
  405c68:	bl	40f7a4 <ferror@plt+0xd414>
  405c6c:	sxtb	w8, w27
  405c70:	tbnz	w8, #31, 405c88 <ferror@plt+0x38f8>
  405c74:	add	x0, sp, #0x68
  405c78:	mov	w1, #0x220                 	// #544
  405c7c:	mov	w2, #0xb                   	// #11
  405c80:	mov	w3, w27
  405c84:	bl	40f7a4 <ferror@plt+0xd414>
  405c88:	ldr	x3, [sp, #56]
  405c8c:	cbz	w3, 405ca0 <ferror@plt+0x3910>
  405c90:	add	x0, sp, #0x68
  405c94:	mov	w1, #0x220                 	// #544
  405c98:	mov	w2, #0x3                   	// #3
  405c9c:	bl	40f884 <ferror@plt+0xd4f4>
  405ca0:	sxth	w8, w23
  405ca4:	tbnz	w8, #31, 405cbc <ferror@plt+0x392c>
  405ca8:	add	x0, sp, #0x68
  405cac:	mov	w1, #0x220                 	// #544
  405cb0:	mov	w2, #0x2                   	// #2
  405cb4:	mov	w3, w23
  405cb8:	bl	40f814 <ferror@plt+0xd484>
  405cbc:	sxtb	w8, w21
  405cc0:	tbnz	w8, #31, 405cd8 <ferror@plt+0x3948>
  405cc4:	add	x0, sp, #0x68
  405cc8:	mov	w1, #0x220                 	// #544
  405ccc:	mov	w2, #0x1                   	// #1
  405cd0:	mov	w3, w21
  405cd4:	bl	40f7a4 <ferror@plt+0xd414>
  405cd8:	ldr	w3, [sp, #24]
  405cdc:	ldr	w23, [sp, #52]
  405ce0:	mvn	w8, w3
  405ce4:	tst	w8, #0xff
  405ce8:	b.eq	405cfc <ferror@plt+0x396c>  // b.none
  405cec:	add	x0, sp, #0x68
  405cf0:	mov	w1, #0x220                 	// #544
  405cf4:	mov	w2, #0x20                  	// #32
  405cf8:	bl	40f7a4 <ferror@plt+0xd414>
  405cfc:	mvn	w8, w22
  405d00:	tst	w8, #0xff
  405d04:	b.eq	405d1c <ferror@plt+0x398c>  // b.none
  405d08:	add	x0, sp, #0x68
  405d0c:	mov	w1, #0x220                 	// #544
  405d10:	mov	w2, #0x1d                  	// #29
  405d14:	mov	w3, w22
  405d18:	bl	40f7a4 <ferror@plt+0xd414>
  405d1c:	mvn	w8, w19
  405d20:	tst	w8, #0xff
  405d24:	b.eq	405d3c <ferror@plt+0x39ac>  // b.none
  405d28:	add	x0, sp, #0x68
  405d2c:	mov	w1, #0x220                 	// #544
  405d30:	mov	w2, #0x21                  	// #33
  405d34:	mov	w3, w19
  405d38:	bl	40f7a4 <ferror@plt+0xd414>
  405d3c:	ldr	w22, [sp, #28]
  405d40:	cmn	w20, #0x1
  405d44:	b.eq	405d5c <ferror@plt+0x39cc>  // b.none
  405d48:	add	x0, sp, #0x68
  405d4c:	mov	w1, #0x220                 	// #544
  405d50:	mov	w2, #0x22                  	// #34
  405d54:	mov	w3, w20
  405d58:	bl	40f884 <ferror@plt+0xd4f4>
  405d5c:	ldr	x1, [sp, #88]
  405d60:	add	x0, sp, #0x68
  405d64:	bl	40fb40 <ferror@plt+0xd7b0>
  405d68:	tst	w23, #0xffff
  405d6c:	sxth	w20, w22
  405d70:	b.ne	405d78 <ferror@plt+0x39e8>  // b.any
  405d74:	tbnz	w20, #31, 405dcc <ferror@plt+0x3a3c>
  405d78:	add	x0, sp, #0x68
  405d7c:	mov	w1, #0x220                 	// #544
  405d80:	mov	w2, #0x1a                  	// #26
  405d84:	and	w21, w23, #0xffff
  405d88:	bl	40fad4 <ferror@plt+0xd744>
  405d8c:	mov	x19, x0
  405d90:	cbz	w21, 405da8 <ferror@plt+0x3a18>
  405d94:	add	x0, sp, #0x68
  405d98:	mov	w1, #0x220                 	// #544
  405d9c:	mov	w2, wzr
  405da0:	mov	w3, w23
  405da4:	bl	40f814 <ferror@plt+0xd484>
  405da8:	tbnz	w20, #31, 405dc0 <ferror@plt+0x3a30>
  405dac:	add	x0, sp, #0x68
  405db0:	mov	w1, #0x220                 	// #544
  405db4:	mov	w2, #0x1                   	// #1
  405db8:	mov	w3, w22
  405dbc:	bl	40f814 <ferror@plt+0xd484>
  405dc0:	add	x0, sp, #0x68
  405dc4:	mov	x1, x19
  405dc8:	bl	40fb40 <ferror@plt+0xd7b0>
  405dcc:	adrp	x0, 423000 <ferror@plt+0x20c70>
  405dd0:	add	x0, x0, #0x310
  405dd4:	add	x1, sp, #0x68
  405dd8:	mov	x2, xzr
  405ddc:	bl	40ee04 <ferror@plt+0xca74>
  405de0:	asr	w0, w0, #31
  405de4:	b	405f20 <ferror@plt+0x3b90>
  405de8:	adrp	x8, 423000 <ferror@plt+0x20c70>
  405dec:	ldr	x0, [x8, #856]
  405df0:	adrp	x1, 411000 <ferror@plt+0xec70>
  405df4:	adrp	x2, 410000 <ferror@plt+0xdc70>
  405df8:	add	x1, x1, #0xa6
  405dfc:	add	x2, x2, #0xf13
  405e00:	b	405f18 <ferror@plt+0x3b88>
  405e04:	adrp	x8, 423000 <ferror@plt+0x20c70>
  405e08:	ldr	x0, [x8, #856]
  405e0c:	adrp	x1, 411000 <ferror@plt+0xec70>
  405e10:	adrp	x2, 410000 <ferror@plt+0xdc70>
  405e14:	add	x1, x1, #0xa6
  405e18:	add	x2, x2, #0xf0b
  405e1c:	b	405f18 <ferror@plt+0x3b88>
  405e20:	adrp	x8, 423000 <ferror@plt+0x20c70>
  405e24:	ldr	x3, [x8, #856]
  405e28:	adrp	x0, 411000 <ferror@plt+0xec70>
  405e2c:	add	x0, x0, #0x86
  405e30:	mov	w1, #0x1f                  	// #31
  405e34:	mov	w2, #0x1                   	// #1
  405e38:	bl	4021b0 <fwrite@plt>
  405e3c:	b	405f1c <ferror@plt+0x3b8c>
  405e40:	adrp	x8, 423000 <ferror@plt+0x20c70>
  405e44:	ldr	x0, [x8, #856]
  405e48:	adrp	x1, 411000 <ferror@plt+0xec70>
  405e4c:	adrp	x2, 410000 <ferror@plt+0xdc70>
  405e50:	add	x1, x1, #0xa6
  405e54:	add	x2, x2, #0xf24
  405e58:	b	405f18 <ferror@plt+0x3b88>
  405e5c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  405e60:	ldr	x0, [x8, #856]
  405e64:	adrp	x1, 411000 <ferror@plt+0xec70>
  405e68:	adrp	x2, 410000 <ferror@plt+0xdc70>
  405e6c:	add	x1, x1, #0xa6
  405e70:	add	x2, x2, #0xf19
  405e74:	b	405f18 <ferror@plt+0x3b88>
  405e78:	adrp	x8, 423000 <ferror@plt+0x20c70>
  405e7c:	ldr	x0, [x8, #856]
  405e80:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405e84:	add	x1, x1, #0xadc
  405e88:	mov	x2, x21
  405e8c:	b	405f18 <ferror@plt+0x3b88>
  405e90:	adrp	x8, 423000 <ferror@plt+0x20c70>
  405e94:	ldr	x0, [x8, #856]
  405e98:	adrp	x1, 411000 <ferror@plt+0xec70>
  405e9c:	adrp	x2, 410000 <ferror@plt+0xdc70>
  405ea0:	add	x1, x1, #0xa6
  405ea4:	add	x2, x2, #0xf2e
  405ea8:	b	405f18 <ferror@plt+0x3b88>
  405eac:	adrp	x8, 423000 <ferror@plt+0x20c70>
  405eb0:	ldr	x0, [x8, #856]
  405eb4:	adrp	x1, 411000 <ferror@plt+0xec70>
  405eb8:	adrp	x2, 410000 <ferror@plt+0xdc70>
  405ebc:	add	x1, x1, #0xa6
  405ec0:	add	x2, x2, #0xf37
  405ec4:	b	405f18 <ferror@plt+0x3b88>
  405ec8:	adrp	x8, 423000 <ferror@plt+0x20c70>
  405ecc:	ldr	x0, [x8, #856]
  405ed0:	adrp	x1, 411000 <ferror@plt+0xec70>
  405ed4:	adrp	x2, 410000 <ferror@plt+0xdc70>
  405ed8:	add	x1, x1, #0xa6
  405edc:	add	x2, x2, #0xf4b
  405ee0:	b	405f18 <ferror@plt+0x3b88>
  405ee4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  405ee8:	ldr	x0, [x8, #856]
  405eec:	adrp	x1, 411000 <ferror@plt+0xec70>
  405ef0:	adrp	x2, 410000 <ferror@plt+0xdc70>
  405ef4:	add	x1, x1, #0xa6
  405ef8:	add	x2, x2, #0xf45
  405efc:	b	405f18 <ferror@plt+0x3b88>
  405f00:	adrp	x8, 423000 <ferror@plt+0x20c70>
  405f04:	ldr	x0, [x8, #856]
  405f08:	adrp	x1, 411000 <ferror@plt+0xec70>
  405f0c:	adrp	x2, 410000 <ferror@plt+0xdc70>
  405f10:	add	x1, x1, #0xa6
  405f14:	add	x2, x2, #0xf51
  405f18:	bl	402360 <fprintf@plt>
  405f1c:	mov	w0, #0xffffffff            	// #-1
  405f20:	add	sp, sp, #0x290
  405f24:	ldp	x20, x19, [sp, #80]
  405f28:	ldp	x22, x21, [sp, #64]
  405f2c:	ldp	x24, x23, [sp, #48]
  405f30:	ldp	x26, x25, [sp, #32]
  405f34:	ldp	x28, x27, [sp, #16]
  405f38:	ldp	x29, x30, [sp], #96
  405f3c:	ret
  405f40:	adrp	x8, 423000 <ferror@plt+0x20c70>
  405f44:	ldr	x3, [x8, #856]
  405f48:	adrp	x0, 411000 <ferror@plt+0xec70>
  405f4c:	add	x0, x0, #0x2f
  405f50:	mov	w1, #0x27                  	// #39
  405f54:	b	405e34 <ferror@plt+0x3aa4>
  405f58:	adrp	x8, 423000 <ferror@plt+0x20c70>
  405f5c:	ldr	x3, [x8, #856]
  405f60:	adrp	x0, 411000 <ferror@plt+0xec70>
  405f64:	add	x0, x0, #0x7
  405f68:	mov	w1, #0x1e                  	// #30
  405f6c:	b	405e34 <ferror@plt+0x3aa4>
  405f70:	adrp	x8, 423000 <ferror@plt+0x20c70>
  405f74:	ldr	x0, [x8, #856]
  405f78:	adrp	x1, 411000 <ferror@plt+0xec70>
  405f7c:	adrp	x2, 410000 <ferror@plt+0xdc70>
  405f80:	add	x1, x1, #0xa6
  405f84:	add	x2, x2, #0xf62
  405f88:	b	405f18 <ferror@plt+0x3b88>
  405f8c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  405f90:	ldr	x0, [x8, #856]
  405f94:	adrp	x1, 411000 <ferror@plt+0xec70>
  405f98:	adrp	x2, 410000 <ferror@plt+0xdc70>
  405f9c:	add	x1, x1, #0xa6
  405fa0:	add	x2, x2, #0xf71
  405fa4:	b	405f18 <ferror@plt+0x3b88>
  405fa8:	adrp	x8, 423000 <ferror@plt+0x20c70>
  405fac:	ldr	x0, [x8, #856]
  405fb0:	ldr	x2, [x22]
  405fb4:	adrp	x1, 411000 <ferror@plt+0xec70>
  405fb8:	add	x1, x1, #0x57
  405fbc:	b	405f18 <ferror@plt+0x3b88>
  405fc0:	adrp	x8, 423000 <ferror@plt+0x20c70>
  405fc4:	ldr	x0, [x8, #856]
  405fc8:	adrp	x1, 411000 <ferror@plt+0xec70>
  405fcc:	adrp	x2, 410000 <ferror@plt+0xdc70>
  405fd0:	add	x1, x1, #0xa6
  405fd4:	add	x2, x2, #0xf8d
  405fd8:	b	405f18 <ferror@plt+0x3b88>
  405fdc:	bl	40978c <ferror@plt+0x73fc>
  405fe0:	ldr	x0, [x23]
  405fe4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405fe8:	add	x1, x1, #0x50c
  405fec:	bl	409ad4 <ferror@plt+0x7744>
  405ff0:	tbz	w0, #0, 406014 <ferror@plt+0x3c84>
  405ff4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  405ff8:	ldr	x0, [x8, #856]
  405ffc:	ldr	x2, [x23]
  406000:	adrp	x1, 410000 <ferror@plt+0xdc70>
  406004:	add	x1, x1, #0xdfe
  406008:	bl	402360 <fprintf@plt>
  40600c:	mov	w0, #0xffffffff            	// #-1
  406010:	bl	401df0 <exit@plt>
  406014:	bl	406188 <ferror@plt+0x3df8>
  406018:	stp	x29, x30, [sp, #-48]!
  40601c:	cmp	w0, #0x1
  406020:	stp	x22, x21, [sp, #16]
  406024:	stp	x20, x19, [sp, #32]
  406028:	mov	x29, sp
  40602c:	b.lt	40609c <ferror@plt+0x3d0c>  // b.tstop
  406030:	adrp	x22, 410000 <ferror@plt+0xdc70>
  406034:	mov	w20, w0
  406038:	mov	x21, x1
  40603c:	mov	x19, xzr
  406040:	add	x22, x22, #0x9d2
  406044:	b	406058 <ferror@plt+0x3cc8>
  406048:	mov	x19, x1
  40604c:	subs	w20, w20, #0x1
  406050:	add	x21, x21, #0x8
  406054:	b.le	406084 <ferror@plt+0x3cf4>
  406058:	ldr	x0, [x21]
  40605c:	mov	x1, x22
  406060:	bl	4020d0 <strcmp@plt>
  406064:	cbnz	w0, 40604c <ferror@plt+0x3cbc>
  406068:	subs	w20, w20, #0x1
  40606c:	b.le	406160 <ferror@plt+0x3dd0>
  406070:	ldr	x1, [x21, #8]!
  406074:	cbz	x19, 406048 <ferror@plt+0x3cb8>
  406078:	adrp	x0, 410000 <ferror@plt+0xdc70>
  40607c:	add	x0, x0, #0x9d2
  406080:	bl	409820 <ferror@plt+0x7490>
  406084:	cbz	x19, 40609c <ferror@plt+0x3d0c>
  406088:	mov	x0, x19
  40608c:	bl	40bcc4 <ferror@plt+0x9934>
  406090:	adrp	x8, 423000 <ferror@plt+0x20c70>
  406094:	str	w0, [x8, #960]
  406098:	cbz	w0, 40614c <ferror@plt+0x3dbc>
  40609c:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  4060a0:	ldr	w8, [x8, #3656]
  4060a4:	cbz	w8, 406124 <ferror@plt+0x3d94>
  4060a8:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  4060ac:	ldr	w8, [x8, #3660]
  4060b0:	mov	w9, #0x4                   	// #4
  4060b4:	adrp	x0, 423000 <ferror@plt+0x20c70>
  4060b8:	add	x0, x0, #0x310
  4060bc:	cmp	w8, #0x0
  4060c0:	mov	w8, #0x2                   	// #2
  4060c4:	csel	w2, w8, w9, eq  // eq = none
  4060c8:	mov	w1, #0x7                   	// #7
  4060cc:	bl	40e5f0 <ferror@plt+0xc260>
  4060d0:	tbnz	w0, #31, 406138 <ferror@plt+0x3da8>
  4060d4:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  4060d8:	ldr	w0, [x8, #3652]
  4060dc:	bl	40c660 <ferror@plt+0xa2d0>
  4060e0:	adrp	x19, 423000 <ferror@plt+0x20c70>
  4060e4:	ldr	x2, [x19, #864]
  4060e8:	adrp	x0, 423000 <ferror@plt+0x20c70>
  4060ec:	adrp	x1, 404000 <ferror@plt+0x1c70>
  4060f0:	add	x0, x0, #0x310
  4060f4:	add	x1, x1, #0x5bc
  4060f8:	mov	w3, wzr
  4060fc:	bl	40eab8 <ferror@plt+0xc728>
  406100:	tbnz	w0, #31, 406164 <ferror@plt+0x3dd4>
  406104:	bl	40c6d4 <ferror@plt+0xa344>
  406108:	ldr	x0, [x19, #864]
  40610c:	bl	4021d0 <fflush@plt>
  406110:	ldp	x20, x19, [sp, #32]
  406114:	ldp	x22, x21, [sp, #16]
  406118:	mov	w0, wzr
  40611c:	ldp	x29, x30, [sp], #48
  406120:	ret
  406124:	adrp	x0, 423000 <ferror@plt+0x20c70>
  406128:	add	x0, x0, #0x310
  40612c:	mov	w1, #0x7                   	// #7
  406130:	bl	40e548 <ferror@plt+0xc1b8>
  406134:	tbz	w0, #31, 4060d4 <ferror@plt+0x3d44>
  406138:	adrp	x0, 411000 <ferror@plt+0xec70>
  40613c:	add	x0, x0, #0xd5
  406140:	bl	401e10 <perror@plt>
  406144:	mov	w0, #0x1                   	// #1
  406148:	bl	401df0 <exit@plt>
  40614c:	mov	x0, x19
  406150:	ldp	x20, x19, [sp, #32]
  406154:	ldp	x22, x21, [sp, #16]
  406158:	ldp	x29, x30, [sp], #48
  40615c:	b	409888 <ferror@plt+0x74f8>
  406160:	bl	40978c <ferror@plt+0x73fc>
  406164:	adrp	x8, 423000 <ferror@plt+0x20c70>
  406168:	ldr	x3, [x8, #856]
  40616c:	adrp	x0, 410000 <ferror@plt+0xdc70>
  406170:	add	x0, x0, #0xb31
  406174:	mov	w1, #0x10                  	// #16
  406178:	mov	w2, #0x1                   	// #1
  40617c:	bl	4021b0 <fwrite@plt>
  406180:	mov	w0, #0x1                   	// #1
  406184:	bl	401df0 <exit@plt>
  406188:	stp	x29, x30, [sp, #-16]!
  40618c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  406190:	ldr	x3, [x8, #856]
  406194:	adrp	x0, 411000 <ferror@plt+0xec70>
  406198:	add	x0, x0, #0xee
  40619c:	mov	w1, #0x3cc                 	// #972
  4061a0:	mov	w2, #0x1                   	// #1
  4061a4:	mov	x29, sp
  4061a8:	bl	4021b0 <fwrite@plt>
  4061ac:	mov	w0, #0xffffffff            	// #-1
  4061b0:	bl	401df0 <exit@plt>
  4061b4:	sub	sp, sp, #0x40
  4061b8:	stp	x29, x30, [sp, #32]
  4061bc:	stp	x20, x19, [sp, #48]
  4061c0:	ldrh	w3, [x0, #4]
  4061c4:	ldr	w2, [x0]
  4061c8:	mov	x19, x0
  4061cc:	add	x29, sp, #0x20
  4061d0:	sub	w8, w3, #0x54
  4061d4:	cmp	w8, #0x3
  4061d8:	b.cs	406278 <ferror@plt+0x3ee8>  // b.hs, b.nlast
  4061dc:	subs	w3, w2, #0x18
  4061e0:	b.mi	406294 <ferror@plt+0x3f04>  // b.first
  4061e4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4061e8:	ldr	w8, [x8, #964]
  4061ec:	mov	x20, x1
  4061f0:	cbz	w8, 406200 <ferror@plt+0x3e70>
  4061f4:	ldr	w9, [x19, #20]
  4061f8:	cmp	w8, w9
  4061fc:	b.ne	406264 <ferror@plt+0x3ed4>  // b.any
  406200:	add	x2, x19, #0x18
  406204:	add	x0, sp, #0x8
  406208:	mov	w1, #0x2                   	// #2
  40620c:	bl	40ffb8 <ferror@plt+0xdc28>
  406210:	ldrh	w8, [x19, #4]
  406214:	cmp	w8, #0x55
  406218:	b.ne	40623c <ferror@plt+0x3eac>  // b.any
  40621c:	adrp	x2, 410000 <ferror@plt+0xdc70>
  406220:	adrp	x3, 410000 <ferror@plt+0xdc70>
  406224:	add	x2, x2, #0x863
  406228:	add	x3, x3, #0x86b
  40622c:	mov	w0, #0x4                   	// #4
  406230:	mov	w1, #0x6                   	// #6
  406234:	mov	w4, #0x1                   	// #1
  406238:	bl	40cd80 <ferror@plt+0xa9f0>
  40623c:	ldr	x1, [sp, #16]
  406240:	cbz	x1, 40624c <ferror@plt+0x3ebc>
  406244:	ldr	w0, [x19, #20]
  406248:	bl	4062b4 <ferror@plt+0x3f24>
  40624c:	ldr	x3, [sp, #24]
  406250:	cbz	x3, 406264 <ferror@plt+0x3ed4>
  406254:	ldr	w2, [x19, #20]
  406258:	mov	x0, x20
  40625c:	mov	x1, x19
  406260:	bl	4065b4 <ferror@plt+0x4224>
  406264:	mov	w0, wzr
  406268:	ldp	x20, x19, [sp, #48]
  40626c:	ldp	x29, x30, [sp, #32]
  406270:	add	sp, sp, #0x40
  406274:	ret
  406278:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40627c:	ldr	x0, [x8, #856]
  406280:	ldrh	w4, [x19, #6]
  406284:	adrp	x1, 411000 <ferror@plt+0xec70>
  406288:	add	x1, x1, #0x529
  40628c:	bl	402360 <fprintf@plt>
  406290:	b	406264 <ferror@plt+0x3ed4>
  406294:	adrp	x8, 423000 <ferror@plt+0x20c70>
  406298:	ldr	x0, [x8, #856]
  40629c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4062a0:	add	x1, x1, #0x84a
  4062a4:	mov	w2, w3
  4062a8:	bl	402360 <fprintf@plt>
  4062ac:	mov	w0, #0xffffffff            	// #-1
  4062b0:	b	406268 <ferror@plt+0x3ed8>
  4062b4:	sub	sp, sp, #0xb0
  4062b8:	stp	x29, x30, [sp, #80]
  4062bc:	stp	x28, x27, [sp, #96]
  4062c0:	stp	x26, x25, [sp, #112]
  4062c4:	stp	x24, x23, [sp, #128]
  4062c8:	stp	x22, x21, [sp, #144]
  4062cc:	stp	x20, x19, [sp, #160]
  4062d0:	ldrh	w8, [x1]
  4062d4:	add	x29, sp, #0x50
  4062d8:	cmp	w8, #0x8
  4062dc:	b.cc	406594 <ferror@plt+0x4204>  // b.lo, b.ul, b.last
  4062e0:	adrp	x28, 411000 <ferror@plt+0xec70>
  4062e4:	mov	w19, w0
  4062e8:	sub	w24, w8, #0x4
  4062ec:	add	x25, x1, #0x4
  4062f0:	adrp	x26, 423000 <ferror@plt+0x20c70>
  4062f4:	add	x28, x28, #0xbe0
  4062f8:	b	406318 <ferror@plt+0x3f88>
  4062fc:	ldrh	w8, [x25]
  406300:	add	w8, w8, #0x3
  406304:	and	x8, x8, #0x1fffc
  406308:	sub	w24, w24, w8
  40630c:	cmp	w24, #0x3
  406310:	add	x25, x25, x8
  406314:	b.le	406594 <ferror@plt+0x4204>
  406318:	ldrh	w8, [x25]
  40631c:	subs	w27, w8, #0x4
  406320:	b.cc	406594 <ferror@plt+0x4204>  // b.lo, b.ul, b.last
  406324:	cmp	w24, w8
  406328:	b.lt	406594 <ferror@plt+0x4204>  // b.tstop
  40632c:	cmp	w8, #0x8
  406330:	b.cc	4062fc <ferror@plt+0x3f6c>  // b.lo, b.ul, b.last
  406334:	add	x20, x25, #0x4
  406338:	b	406360 <ferror@plt+0x3fd0>
  40633c:	bl	40cf9c <ferror@plt+0xac0c>
  406340:	bl	40c7e8 <ferror@plt+0xa458>
  406344:	ldrh	w8, [x20]
  406348:	add	w8, w8, #0x3
  40634c:	and	x8, x8, #0x1fffc
  406350:	sub	w27, w27, w8
  406354:	cmp	w27, #0x3
  406358:	add	x20, x20, x8
  40635c:	b.le	4062fc <ferror@plt+0x3f6c>
  406360:	ldrh	w8, [x20]
  406364:	cmp	w8, #0x4
  406368:	b.cc	4062fc <ferror@plt+0x3f6c>  // b.lo, b.ul, b.last
  40636c:	cmp	w27, w8
  406370:	b.lt	4062fc <ferror@plt+0x3f6c>  // b.tstop
  406374:	add	x2, x20, #0x20
  406378:	sub	w3, w8, #0x20
  40637c:	mov	x0, sp
  406380:	mov	w1, #0x1                   	// #1
  406384:	bl	40ffb8 <ferror@plt+0xdc28>
  406388:	ldr	w8, [x26, #968]
  40638c:	cbz	w8, 40639c <ferror@plt+0x400c>
  406390:	ldrh	w9, [x20, #10]
  406394:	cmp	w8, w9
  406398:	b.ne	406344 <ferror@plt+0x3fb4>  // b.any
  40639c:	ldrh	w8, [x20, #28]
  4063a0:	mov	w9, #0x2                   	// #2
  4063a4:	mov	w0, w19
  4063a8:	add	x22, x20, #0xc
  4063ac:	cmp	w8, #0x8
  4063b0:	mov	w8, #0xa                   	// #10
  4063b4:	csel	w21, w9, w8, eq  // eq = none
  4063b8:	bl	40ba64 <ferror@plt+0x96d4>
  4063bc:	mov	x23, x0
  4063c0:	mov	x0, xzr
  4063c4:	bl	40c7a0 <ferror@plt+0xa410>
  4063c8:	adrp	x2, 411000 <ferror@plt+0xec70>
  4063cc:	mov	w0, #0x2                   	// #2
  4063d0:	mov	w1, #0x6                   	// #6
  4063d4:	add	x2, x2, #0xe96
  4063d8:	mov	x3, xzr
  4063dc:	mov	w4, w19
  4063e0:	bl	40c8a8 <ferror@plt+0xa518>
  4063e4:	adrp	x2, 410000 <ferror@plt+0xdc70>
  4063e8:	adrp	x3, 411000 <ferror@plt+0xec70>
  4063ec:	mov	w0, #0x4                   	// #4
  4063f0:	mov	w1, wzr
  4063f4:	add	x2, x2, #0x9d2
  4063f8:	add	x3, x3, #0x563
  4063fc:	mov	x4, x23
  406400:	bl	40cd08 <ferror@plt+0xa978>
  406404:	ldr	w0, [x20, #4]
  406408:	bl	40ba64 <ferror@plt+0x96d4>
  40640c:	adrp	x2, 411000 <ferror@plt+0xec70>
  406410:	adrp	x3, 411000 <ferror@plt+0xec70>
  406414:	mov	x4, x0
  406418:	mov	w0, #0x4                   	// #4
  40641c:	mov	w1, #0x6                   	// #6
  406420:	add	x2, x2, #0x81
  406424:	add	x3, x3, #0x56a
  406428:	bl	40cd08 <ferror@plt+0xa978>
  40642c:	mov	w0, w21
  406430:	bl	40d28c <ferror@plt+0xaefc>
  406434:	mov	w23, w0
  406438:	add	x2, sp, #0x10
  40643c:	mov	w3, #0x40                  	// #64
  406440:	mov	w0, w21
  406444:	mov	x1, x22
  406448:	bl	402380 <inet_ntop@plt>
  40644c:	adrp	x2, 411000 <ferror@plt+0xec70>
  406450:	adrp	x3, 411000 <ferror@plt+0xec70>
  406454:	mov	x4, x0
  406458:	mov	w0, #0x4                   	// #4
  40645c:	mov	w1, w23
  406460:	add	x2, x2, #0x573
  406464:	add	x3, x3, #0x577
  406468:	bl	40cd08 <ferror@plt+0xa978>
  40646c:	ldrb	w8, [x20, #8]
  406470:	adrp	x9, 410000 <ferror@plt+0xdc70>
  406474:	add	x9, x9, #0xa10
  406478:	adrp	x2, 410000 <ferror@plt+0xdc70>
  40647c:	tst	w8, #0x1
  406480:	adrp	x8, 410000 <ferror@plt+0xdc70>
  406484:	add	x8, x8, #0x9b1
  406488:	csel	x4, x9, x8, eq  // eq = none
  40648c:	mov	w0, #0x4                   	// #4
  406490:	mov	w1, #0x6                   	// #6
  406494:	add	x2, x2, #0xb12
  406498:	mov	x3, x28
  40649c:	bl	40cd08 <ferror@plt+0xa978>
  4064a0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4064a4:	mov	w0, #0x2                   	// #2
  4064a8:	add	x1, x1, #0x983
  4064ac:	bl	40c7fc <ferror@plt+0xa46c>
  4064b0:	ldrb	w8, [x20, #9]
  4064b4:	tbz	w8, #0, 4064d4 <ferror@plt+0x4144>
  4064b8:	adrp	x4, 410000 <ferror@plt+0xdc70>
  4064bc:	mov	w0, #0x4                   	// #4
  4064c0:	mov	w1, #0x6                   	// #6
  4064c4:	mov	x2, xzr
  4064c8:	mov	x3, x28
  4064cc:	add	x4, x4, #0x9a2
  4064d0:	bl	40cd08 <ferror@plt+0xa978>
  4064d4:	mov	w0, #0x2                   	// #2
  4064d8:	mov	x1, xzr
  4064dc:	bl	40c86c <ferror@plt+0xa4dc>
  4064e0:	ldrh	w4, [x20, #10]
  4064e4:	cbz	w4, 406504 <ferror@plt+0x4174>
  4064e8:	adrp	x2, 411000 <ferror@plt+0xec70>
  4064ec:	adrp	x3, 411000 <ferror@plt+0xec70>
  4064f0:	mov	w0, #0x4                   	// #4
  4064f4:	mov	w1, #0x6                   	// #6
  4064f8:	add	x2, x2, #0x72f
  4064fc:	add	x3, x3, #0x57f
  406500:	bl	40ca20 <ferror@plt+0xa690>
  406504:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  406508:	ldr	w8, [x8, #3672]
  40650c:	cbz	w8, 40633c <ferror@plt+0x3fac>
  406510:	ldr	x8, [sp, #8]
  406514:	cbz	x8, 40633c <ferror@plt+0x3fac>
  406518:	ldr	w8, [x8, #4]
  40651c:	mov	w10, #0x851f                	// #34079
  406520:	mov	w9, #0x2710                	// #10000
  406524:	movk	w10, #0x51eb, lsl #16
  406528:	mul	x9, x8, x9
  40652c:	mul	x8, x8, x10
  406530:	lsr	x3, x8, #37
  406534:	mov	x8, #0xffffffffffffbdc0    	// #-16960
  406538:	movk	x8, #0xfff0, lsl #16
  40653c:	madd	x8, x3, x8, x9
  406540:	mov	x9, #0x594b                	// #22859
  406544:	movk	x9, #0x3886, lsl #16
  406548:	movk	x9, #0xc5d6, lsl #32
  40654c:	movk	x9, #0x346d, lsl #48
  406550:	adrp	x21, 423000 <ferror@plt+0x20c70>
  406554:	umulh	x8, x8, x9
  406558:	add	x21, x21, #0x3cc
  40655c:	adrp	x2, 411000 <ferror@plt+0xec70>
  406560:	lsr	x4, x8, #11
  406564:	mov	w1, #0x20                  	// #32
  406568:	mov	x0, x21
  40656c:	add	x2, x2, #0x58d
  406570:	bl	401ef0 <snprintf@plt>
  406574:	adrp	x2, 411000 <ferror@plt+0xec70>
  406578:	mov	w0, #0x4                   	// #4
  40657c:	mov	w1, #0x6                   	// #6
  406580:	add	x2, x2, #0x587
  406584:	mov	x3, x28
  406588:	mov	x4, x21
  40658c:	bl	40cd08 <ferror@plt+0xa978>
  406590:	b	40633c <ferror@plt+0x3fac>
  406594:	ldp	x20, x19, [sp, #160]
  406598:	ldp	x22, x21, [sp, #144]
  40659c:	ldp	x24, x23, [sp, #128]
  4065a0:	ldp	x26, x25, [sp, #112]
  4065a4:	ldp	x28, x27, [sp, #96]
  4065a8:	ldp	x29, x30, [sp, #80]
  4065ac:	add	sp, sp, #0xb0
  4065b0:	ret
  4065b4:	stp	x29, x30, [sp, #-96]!
  4065b8:	stp	x20, x19, [sp, #80]
  4065bc:	mov	x19, x0
  4065c0:	mov	w0, w2
  4065c4:	str	x27, [sp, #16]
  4065c8:	stp	x26, x25, [sp, #32]
  4065cc:	stp	x24, x23, [sp, #48]
  4065d0:	stp	x22, x21, [sp, #64]
  4065d4:	mov	x29, sp
  4065d8:	mov	x21, x3
  4065dc:	mov	x20, x1
  4065e0:	bl	40ba64 <ferror@plt+0x96d4>
  4065e4:	ldrh	w8, [x20, #4]
  4065e8:	mov	x20, x0
  4065ec:	cmp	w8, #0x56
  4065f0:	b.ne	406628 <ferror@plt+0x4298>  // b.any
  4065f4:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  4065f8:	ldr	w8, [x8, #3656]
  4065fc:	cbz	w8, 4066a4 <ferror@plt+0x4314>
  406600:	ldrh	w22, [x21]
  406604:	bl	40c780 <ferror@plt+0xa3f0>
  406608:	adrp	x26, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40660c:	tbz	w0, #0, 4066c0 <ferror@plt+0x4330>
  406610:	mov	w0, #0x2                   	// #2
  406614:	mov	x1, x20
  406618:	bl	40c7fc <ferror@plt+0xa46c>
  40661c:	cmp	w22, #0x8
  406620:	b.cs	4066d0 <ferror@plt+0x4340>  // b.hs, b.nlast
  406624:	b	4067d4 <ferror@plt+0x4444>
  406628:	ldr	w0, [x21, #8]
  40662c:	bl	40ba64 <ferror@plt+0x96d4>
  406630:	mov	x21, x0
  406634:	bl	40c780 <ferror@plt+0xa3f0>
  406638:	tbz	w0, #0, 406674 <ferror@plt+0x42e4>
  40663c:	mov	w0, #0x2                   	// #2
  406640:	mov	x1, x20
  406644:	bl	40c7fc <ferror@plt+0xa46c>
  406648:	mov	x0, xzr
  40664c:	bl	40c7a0 <ferror@plt+0xa410>
  406650:	adrp	x2, 411000 <ferror@plt+0xec70>
  406654:	add	x2, x2, #0x81
  406658:	mov	w0, #0x2                   	// #2
  40665c:	mov	w1, #0x6                   	// #6
  406660:	mov	x3, xzr
  406664:	mov	x4, x21
  406668:	bl	40cd08 <ferror@plt+0xa978>
  40666c:	bl	40c7e8 <ferror@plt+0xa458>
  406670:	b	4067e0 <ferror@plt+0x4450>
  406674:	mov	x0, x19
  406678:	mov	x2, x21
  40667c:	mov	x3, x20
  406680:	ldp	x20, x19, [sp, #80]
  406684:	ldp	x22, x21, [sp, #64]
  406688:	ldp	x24, x23, [sp, #48]
  40668c:	ldp	x26, x25, [sp, #32]
  406690:	ldr	x27, [sp, #16]
  406694:	adrp	x1, 411000 <ferror@plt+0xec70>
  406698:	add	x1, x1, #0x598
  40669c:	ldp	x29, x30, [sp], #96
  4066a0:	b	402360 <fprintf@plt>
  4066a4:	ldp	x20, x19, [sp, #80]
  4066a8:	ldp	x22, x21, [sp, #64]
  4066ac:	ldp	x24, x23, [sp, #48]
  4066b0:	ldp	x26, x25, [sp, #32]
  4066b4:	ldr	x27, [sp, #16]
  4066b8:	ldp	x29, x30, [sp], #96
  4066bc:	ret
  4066c0:	ldr	w8, [x26, #3672]
  4066c4:	cbz	w8, 4067b8 <ferror@plt+0x4428>
  4066c8:	cmp	w22, #0x8
  4066cc:	b.cc	4067d4 <ferror@plt+0x4444>  // b.lo, b.ul, b.last
  4066d0:	sub	w27, w22, #0x4
  4066d4:	adrp	x22, 411000 <ferror@plt+0xec70>
  4066d8:	adrp	x23, 410000 <ferror@plt+0xdc70>
  4066dc:	adrp	x24, 411000 <ferror@plt+0xec70>
  4066e0:	add	x21, x21, #0x4
  4066e4:	add	x22, x22, #0x81
  4066e8:	add	x23, x23, #0x8df
  4066ec:	add	x24, x24, #0x5cb
  4066f0:	b	406714 <ferror@plt+0x4384>
  4066f4:	bl	40c7e8 <ferror@plt+0xa458>
  4066f8:	ldrh	w8, [x21]
  4066fc:	add	w8, w8, #0x3
  406700:	and	x8, x8, #0x1fffc
  406704:	sub	w27, w27, w8
  406708:	cmp	w27, #0x3
  40670c:	add	x21, x21, x8
  406710:	b.le	4067d4 <ferror@plt+0x4444>
  406714:	ldrh	w8, [x21]
  406718:	cmp	w8, #0x4
  40671c:	b.cc	4067d4 <ferror@plt+0x4444>  // b.lo, b.ul, b.last
  406720:	cmp	w27, w8
  406724:	b.lt	4067d4 <ferror@plt+0x4444>  // b.tstop
  406728:	ldr	w0, [x21, #4]
  40672c:	bl	40ba64 <ferror@plt+0x96d4>
  406730:	mov	x25, x0
  406734:	bl	40c780 <ferror@plt+0xa3f0>
  406738:	tbz	w0, #0, 406770 <ferror@plt+0x43e0>
  40673c:	mov	x0, xzr
  406740:	bl	40c7a0 <ferror@plt+0xa410>
  406744:	mov	w0, #0x2                   	// #2
  406748:	mov	w1, #0x6                   	// #6
  40674c:	mov	x2, x22
  406750:	mov	x3, xzr
  406754:	mov	x4, x25
  406758:	bl	40cd08 <ferror@plt+0xa978>
  40675c:	ldr	w8, [x26, #3672]
  406760:	cbz	w8, 4066f4 <ferror@plt+0x4364>
  406764:	mov	x0, x21
  406768:	bl	406e1c <ferror@plt+0x4a8c>
  40676c:	b	4066f4 <ferror@plt+0x4364>
  406770:	ldr	w8, [x26, #3672]
  406774:	cbz	w8, 4067a4 <ferror@plt+0x4414>
  406778:	mov	x0, x19
  40677c:	mov	x1, x24
  406780:	mov	x2, x20
  406784:	mov	x3, x25
  406788:	bl	402360 <fprintf@plt>
  40678c:	mov	x0, x21
  406790:	bl	406e1c <ferror@plt+0x4a8c>
  406794:	mov	w0, #0xa                   	// #10
  406798:	mov	x1, x19
  40679c:	bl	401ed0 <fputc@plt>
  4067a0:	b	4066f8 <ferror@plt+0x4368>
  4067a4:	mov	x0, x19
  4067a8:	mov	x1, x23
  4067ac:	mov	x2, x25
  4067b0:	bl	402360 <fprintf@plt>
  4067b4:	b	4066f8 <ferror@plt+0x4368>
  4067b8:	adrp	x1, 411000 <ferror@plt+0xec70>
  4067bc:	add	x1, x1, #0x5b6
  4067c0:	mov	x0, x19
  4067c4:	mov	x2, x20
  4067c8:	bl	402360 <fprintf@plt>
  4067cc:	cmp	w22, #0x8
  4067d0:	b.cs	4066d0 <ferror@plt+0x4340>  // b.hs, b.nlast
  4067d4:	ldr	w8, [x26, #3672]
  4067d8:	cbnz	w8, 4067e0 <ferror@plt+0x4450>
  4067dc:	bl	40cf9c <ferror@plt+0xac0c>
  4067e0:	ldp	x20, x19, [sp, #80]
  4067e4:	ldp	x22, x21, [sp, #64]
  4067e8:	ldp	x24, x23, [sp, #48]
  4067ec:	ldp	x26, x25, [sp, #32]
  4067f0:	ldr	x27, [sp, #16]
  4067f4:	mov	w0, #0x2                   	// #2
  4067f8:	mov	x1, xzr
  4067fc:	ldp	x29, x30, [sp], #96
  406800:	b	40c86c <ferror@plt+0xa4dc>
  406804:	stp	x29, x30, [sp, #-32]!
  406808:	stp	x20, x19, [sp, #16]
  40680c:	mov	w20, w0
  406810:	adrp	x0, 423000 <ferror@plt+0x20c70>
  406814:	add	x0, x0, #0x310
  406818:	mov	x29, sp
  40681c:	mov	x19, x1
  406820:	bl	40bddc <ferror@plt+0x9a4c>
  406824:	subs	w20, w20, #0x1
  406828:	b.lt	40689c <ferror@plt+0x450c>  // b.tstop
  40682c:	ldr	x0, [x19]
  406830:	adrp	x1, 410000 <ferror@plt+0xdc70>
  406834:	add	x1, x1, #0x912
  406838:	bl	409ad4 <ferror@plt+0x7744>
  40683c:	tbz	w0, #0, 4068b0 <ferror@plt+0x4520>
  406840:	ldr	x0, [x19]
  406844:	adrp	x1, 410000 <ferror@plt+0xdc70>
  406848:	add	x1, x1, #0x925
  40684c:	bl	409ad4 <ferror@plt+0x7744>
  406850:	tbz	w0, #0, 4068c0 <ferror@plt+0x4530>
  406854:	ldr	x0, [x19]
  406858:	adrp	x1, 411000 <ferror@plt+0xec70>
  40685c:	add	x1, x1, #0x6cb
  406860:	bl	409ad4 <ferror@plt+0x7744>
  406864:	tbz	w0, #0, 406890 <ferror@plt+0x4500>
  406868:	ldr	x0, [x19]
  40686c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  406870:	add	x1, x1, #0x930
  406874:	bl	409ad4 <ferror@plt+0x7744>
  406878:	tbz	w0, #0, 406890 <ferror@plt+0x4500>
  40687c:	ldr	x0, [x19]
  406880:	adrp	x1, 410000 <ferror@plt+0xdc70>
  406884:	add	x1, x1, #0x934
  406888:	bl	409ad4 <ferror@plt+0x7744>
  40688c:	tbnz	w0, #0, 4068dc <ferror@plt+0x454c>
  406890:	add	x1, x19, #0x8
  406894:	mov	w0, w20
  406898:	b	4068a4 <ferror@plt+0x4514>
  40689c:	mov	w0, wzr
  4068a0:	mov	x1, xzr
  4068a4:	ldp	x20, x19, [sp, #16]
  4068a8:	ldp	x29, x30, [sp], #32
  4068ac:	b	406bd8 <ferror@plt+0x4848>
  4068b0:	add	x3, x19, #0x8
  4068b4:	mov	w0, #0x54                  	// #84
  4068b8:	mov	w1, #0x600                 	// #1536
  4068bc:	b	4068cc <ferror@plt+0x453c>
  4068c0:	add	x3, x19, #0x8
  4068c4:	mov	w0, #0x55                  	// #85
  4068c8:	mov	w1, wzr
  4068cc:	mov	w2, w20
  4068d0:	ldp	x20, x19, [sp, #16]
  4068d4:	ldp	x29, x30, [sp], #32
  4068d8:	b	406914 <ferror@plt+0x4584>
  4068dc:	ldr	x0, [x19]
  4068e0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4068e4:	add	x1, x1, #0x50c
  4068e8:	bl	409ad4 <ferror@plt+0x7744>
  4068ec:	tbz	w0, #0, 406910 <ferror@plt+0x4580>
  4068f0:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4068f4:	ldr	x0, [x8, #856]
  4068f8:	ldr	x2, [x19]
  4068fc:	adrp	x1, 411000 <ferror@plt+0xec70>
  406900:	add	x1, x1, #0x4f8
  406904:	bl	402360 <fprintf@plt>
  406908:	mov	w0, #0xffffffff            	// #-1
  40690c:	bl	401df0 <exit@plt>
  406910:	bl	406df0 <ferror@plt+0x4a60>
  406914:	stp	x29, x30, [sp, #-96]!
  406918:	stp	x28, x27, [sp, #16]
  40691c:	stp	x26, x25, [sp, #32]
  406920:	stp	x24, x23, [sp, #48]
  406924:	stp	x22, x21, [sp, #64]
  406928:	stp	x20, x19, [sp, #80]
  40692c:	mov	x29, sp
  406930:	sub	sp, sp, #0x450
  406934:	add	x8, sp, #0x30
  406938:	mov	w22, w2
  40693c:	mov	w19, w1
  406940:	mov	w20, w0
  406944:	add	x0, x8, #0x8
  406948:	mov	w2, #0x410                 	// #1040
  40694c:	mov	w1, wzr
  406950:	mov	x21, x3
  406954:	bl	401fb0 <memset@plt>
  406958:	mov	w8, #0x18                  	// #24
  40695c:	orr	w9, w19, #0x1
  406960:	mov	w10, #0x7                   	// #7
  406964:	cmp	w22, #0x1
  406968:	str	w20, [sp, #12]
  40696c:	strh	w20, [sp, #52]
  406970:	stp	xzr, xzr, [sp, #16]
  406974:	str	wzr, [sp, #40]
  406978:	str	w8, [sp, #48]
  40697c:	strh	w9, [sp, #54]
  406980:	strb	w10, [sp, #64]
  406984:	str	xzr, [sp, #32]
  406988:	b.lt	406b74 <ferror@plt+0x47e4>  // b.tstop
  40698c:	adrp	x26, 410000 <ferror@plt+0xdc70>
  406990:	adrp	x27, 411000 <ferror@plt+0xec70>
  406994:	adrp	x28, 411000 <ferror@plt+0xec70>
  406998:	mov	w23, wzr
  40699c:	mov	x19, xzr
  4069a0:	mov	x24, xzr
  4069a4:	mov	x25, xzr
  4069a8:	add	x26, x26, #0x9d2
  4069ac:	add	x27, x27, #0x573
  4069b0:	add	x28, x28, #0x81
  4069b4:	str	xzr, [sp]
  4069b8:	b	4069dc <ferror@plt+0x464c>
  4069bc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4069c0:	mov	x0, x20
  4069c4:	add	x1, x1, #0x50c
  4069c8:	bl	409ad4 <ferror@plt+0x7744>
  4069cc:	tbz	w0, #0, 406bd4 <ferror@plt+0x4844>
  4069d0:	subs	w22, w22, #0x1
  4069d4:	add	x21, x21, #0x8
  4069d8:	b.le	406ab4 <ferror@plt+0x4724>
  4069dc:	ldr	x20, [x21]
  4069e0:	mov	x1, x26
  4069e4:	mov	x0, x20
  4069e8:	bl	4020d0 <strcmp@plt>
  4069ec:	cbz	w0, 406a6c <ferror@plt+0x46dc>
  4069f0:	mov	x0, x20
  4069f4:	mov	x1, x27
  4069f8:	bl	4020d0 <strcmp@plt>
  4069fc:	cbz	w0, 406a7c <ferror@plt+0x46ec>
  406a00:	mov	x0, x20
  406a04:	mov	x1, x28
  406a08:	bl	4020d0 <strcmp@plt>
  406a0c:	cbz	w0, 406a8c <ferror@plt+0x46fc>
  406a10:	adrp	x1, 410000 <ferror@plt+0xdc70>
  406a14:	mov	x0, x20
  406a18:	add	x1, x1, #0x9b1
  406a1c:	bl	4020d0 <strcmp@plt>
  406a20:	cbz	w0, 406a9c <ferror@plt+0x470c>
  406a24:	adrp	x1, 410000 <ferror@plt+0xdc70>
  406a28:	mov	x0, x20
  406a2c:	add	x1, x1, #0xa10
  406a30:	bl	4020d0 <strcmp@plt>
  406a34:	cbz	w0, 4069d0 <ferror@plt+0x4640>
  406a38:	adrp	x1, 411000 <ferror@plt+0xec70>
  406a3c:	mov	x0, x20
  406a40:	add	x1, x1, #0x72f
  406a44:	bl	4020d0 <strcmp@plt>
  406a48:	cbnz	w0, 4069bc <ferror@plt+0x462c>
  406a4c:	subs	w22, w22, #0x1
  406a50:	b.le	406bd0 <ferror@plt+0x4840>
  406a54:	ldr	x0, [x21, #8]!
  406a58:	mov	w2, #0xa                   	// #10
  406a5c:	mov	x1, xzr
  406a60:	bl	4020f0 <strtol@plt>
  406a64:	str	x0, [sp]
  406a68:	b	4069d0 <ferror@plt+0x4640>
  406a6c:	subs	w22, w22, #0x1
  406a70:	b.le	406bd0 <ferror@plt+0x4840>
  406a74:	ldr	x25, [x21, #8]!
  406a78:	b	4069d0 <ferror@plt+0x4640>
  406a7c:	subs	w22, w22, #0x1
  406a80:	b.le	406bd0 <ferror@plt+0x4840>
  406a84:	ldr	x19, [x21, #8]!
  406a88:	b	4069d0 <ferror@plt+0x4640>
  406a8c:	subs	w22, w22, #0x1
  406a90:	b.le	406bd0 <ferror@plt+0x4840>
  406a94:	ldr	x24, [x21, #8]!
  406a98:	b	4069d0 <ferror@plt+0x4640>
  406a9c:	ldr	w8, [sp, #12]
  406aa0:	cmp	w8, #0x54
  406aa4:	b.ne	4069d0 <ferror@plt+0x4640>  // b.any
  406aa8:	orr	w23, w23, #0x1
  406aac:	strb	w23, [sp, #20]
  406ab0:	b	4069d0 <ferror@plt+0x4640>
  406ab4:	cbz	x24, 406b74 <ferror@plt+0x47e4>
  406ab8:	cbz	x25, 406b74 <ferror@plt+0x47e4>
  406abc:	cbz	x19, 406b74 <ferror@plt+0x47e4>
  406ac0:	mov	x0, x25
  406ac4:	bl	40bcc4 <ferror@plt+0x9934>
  406ac8:	str	w0, [sp, #68]
  406acc:	cbz	w0, 406b04 <ferror@plt+0x4774>
  406ad0:	mov	x0, x24
  406ad4:	bl	40bcc4 <ferror@plt+0x9934>
  406ad8:	str	w0, [sp, #16]
  406adc:	cbz	w0, 406b10 <ferror@plt+0x4780>
  406ae0:	add	x8, sp, #0x10
  406ae4:	add	x20, x8, #0x8
  406ae8:	mov	w0, #0x2                   	// #2
  406aec:	mov	x1, x19
  406af0:	mov	x2, x20
  406af4:	bl	402150 <inet_pton@plt>
  406af8:	cbz	w0, 406b1c <ferror@plt+0x478c>
  406afc:	mov	w8, #0x8                   	// #8
  406b00:	b	406b34 <ferror@plt+0x47a4>
  406b04:	mov	x0, x25
  406b08:	bl	409888 <ferror@plt+0x74f8>
  406b0c:	b	406b94 <ferror@plt+0x4804>
  406b10:	mov	x0, x24
  406b14:	bl	409888 <ferror@plt+0x74f8>
  406b18:	b	406b94 <ferror@plt+0x4804>
  406b1c:	mov	w0, #0xa                   	// #10
  406b20:	mov	x1, x19
  406b24:	mov	x2, x20
  406b28:	bl	402150 <inet_pton@plt>
  406b2c:	cbz	w0, 406bb4 <ferror@plt+0x4824>
  406b30:	mov	w8, #0xdd86                	// #56710
  406b34:	strh	w8, [sp, #40]
  406b38:	ldr	x8, [sp]
  406b3c:	add	x0, sp, #0x30
  406b40:	add	x3, sp, #0x10
  406b44:	mov	w1, #0x418                 	// #1048
  406b48:	mov	w2, #0x1                   	// #1
  406b4c:	mov	w4, #0x1c                  	// #28
  406b50:	strh	w8, [sp, #22]
  406b54:	bl	40f714 <ferror@plt+0xd384>
  406b58:	adrp	x0, 423000 <ferror@plt+0x20c70>
  406b5c:	add	x0, x0, #0x310
  406b60:	add	x1, sp, #0x30
  406b64:	mov	x2, xzr
  406b68:	bl	40ee04 <ferror@plt+0xca74>
  406b6c:	asr	w0, w0, #31
  406b70:	b	406b94 <ferror@plt+0x4804>
  406b74:	adrp	x8, 423000 <ferror@plt+0x20c70>
  406b78:	ldr	x3, [x8, #856]
  406b7c:	adrp	x0, 411000 <ferror@plt+0xec70>
  406b80:	add	x0, x0, #0x5e7
  406b84:	mov	w1, #0x3c                  	// #60
  406b88:	mov	w2, #0x1                   	// #1
  406b8c:	bl	4021b0 <fwrite@plt>
  406b90:	mov	w0, #0xffffffff            	// #-1
  406b94:	add	sp, sp, #0x450
  406b98:	ldp	x20, x19, [sp, #80]
  406b9c:	ldp	x22, x21, [sp, #64]
  406ba0:	ldp	x24, x23, [sp, #48]
  406ba4:	ldp	x26, x25, [sp, #32]
  406ba8:	ldp	x28, x27, [sp, #16]
  406bac:	ldp	x29, x30, [sp], #96
  406bb0:	ret
  406bb4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  406bb8:	ldr	x0, [x8, #856]
  406bbc:	adrp	x1, 411000 <ferror@plt+0xec70>
  406bc0:	add	x1, x1, #0x624
  406bc4:	mov	x2, x19
  406bc8:	bl	402360 <fprintf@plt>
  406bcc:	b	406b90 <ferror@plt+0x4800>
  406bd0:	bl	40978c <ferror@plt+0x73fc>
  406bd4:	bl	406df0 <ferror@plt+0x4a60>
  406bd8:	stp	x29, x30, [sp, #-80]!
  406bdc:	cmp	w0, #0x1
  406be0:	str	x25, [sp, #16]
  406be4:	stp	x24, x23, [sp, #32]
  406be8:	stp	x22, x21, [sp, #48]
  406bec:	stp	x20, x19, [sp, #64]
  406bf0:	mov	x29, sp
  406bf4:	b.lt	406ca8 <ferror@plt+0x4918>  // b.tstop
  406bf8:	adrp	x22, 410000 <ferror@plt+0xdc70>
  406bfc:	adrp	x23, 411000 <ferror@plt+0xec70>
  406c00:	mov	w20, w0
  406c04:	mov	x21, x1
  406c08:	mov	x19, xzr
  406c0c:	add	x22, x22, #0x9d2
  406c10:	add	x23, x23, #0x72f
  406c14:	adrp	x25, 423000 <ferror@plt+0x20c70>
  406c18:	b	406c28 <ferror@plt+0x4898>
  406c1c:	subs	w20, w20, #0x1
  406c20:	add	x21, x21, #0x8
  406c24:	b.le	406c90 <ferror@plt+0x4900>
  406c28:	ldr	x24, [x21]
  406c2c:	mov	x1, x22
  406c30:	mov	x0, x24
  406c34:	bl	4020d0 <strcmp@plt>
  406c38:	cbz	w0, 406c78 <ferror@plt+0x48e8>
  406c3c:	mov	x0, x24
  406c40:	mov	x1, x23
  406c44:	bl	4020d0 <strcmp@plt>
  406c48:	cbnz	w0, 406c1c <ferror@plt+0x488c>
  406c4c:	subs	w20, w20, #0x1
  406c50:	b.le	406dd4 <ferror@plt+0x4a44>
  406c54:	ldr	w8, [x25, #968]
  406c58:	ldr	x1, [x21, #8]!
  406c5c:	cbnz	w8, 406de4 <ferror@plt+0x4a54>
  406c60:	mov	w2, #0xa                   	// #10
  406c64:	mov	x0, x1
  406c68:	mov	x1, xzr
  406c6c:	bl	4020f0 <strtol@plt>
  406c70:	str	w0, [x25, #968]
  406c74:	b	406c1c <ferror@plt+0x488c>
  406c78:	subs	w20, w20, #0x1
  406c7c:	b.le	406dd4 <ferror@plt+0x4a44>
  406c80:	ldr	x1, [x21, #8]!
  406c84:	cbnz	x19, 406dd8 <ferror@plt+0x4a48>
  406c88:	mov	x19, x1
  406c8c:	b	406c1c <ferror@plt+0x488c>
  406c90:	cbz	x19, 406ca8 <ferror@plt+0x4918>
  406c94:	mov	x0, x19
  406c98:	bl	40bcc4 <ferror@plt+0x9934>
  406c9c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  406ca0:	str	w0, [x8, #964]
  406ca4:	cbz	w0, 406d80 <ferror@plt+0x49f0>
  406ca8:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  406cac:	ldr	w0, [x8, #3652]
  406cb0:	bl	40c660 <ferror@plt+0xa2d0>
  406cb4:	mov	x0, xzr
  406cb8:	bl	40c7a0 <ferror@plt+0xa410>
  406cbc:	adrp	x0, 423000 <ferror@plt+0x20c70>
  406cc0:	add	x0, x0, #0x310
  406cc4:	mov	w1, #0x7                   	// #7
  406cc8:	bl	40e408 <ferror@plt+0xc078>
  406ccc:	tbnz	w0, #31, 406d9c <ferror@plt+0x4a0c>
  406cd0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  406cd4:	add	x1, x1, #0x78f
  406cd8:	mov	w0, #0x2                   	// #2
  406cdc:	bl	40c7fc <ferror@plt+0xa46c>
  406ce0:	adrp	x19, 423000 <ferror@plt+0x20c70>
  406ce4:	ldr	x2, [x19, #864]
  406ce8:	adrp	x0, 423000 <ferror@plt+0x20c70>
  406cec:	adrp	x1, 406000 <ferror@plt+0x3c70>
  406cf0:	add	x0, x0, #0x310
  406cf4:	add	x1, x1, #0xf1c
  406cf8:	mov	w3, wzr
  406cfc:	bl	40eab8 <ferror@plt+0xc728>
  406d00:	tbnz	w0, #31, 406db0 <ferror@plt+0x4a20>
  406d04:	mov	w0, #0x2                   	// #2
  406d08:	mov	x1, xzr
  406d0c:	bl	40c86c <ferror@plt+0xa4dc>
  406d10:	adrp	x0, 423000 <ferror@plt+0x20c70>
  406d14:	add	x0, x0, #0x310
  406d18:	mov	w1, #0x7                   	// #7
  406d1c:	bl	40e408 <ferror@plt+0xc078>
  406d20:	tbnz	w0, #31, 406d9c <ferror@plt+0x4a0c>
  406d24:	adrp	x0, 410000 <ferror@plt+0xdc70>
  406d28:	add	x0, x0, #0x98e
  406d2c:	bl	40c7a0 <ferror@plt+0xa410>
  406d30:	ldr	x2, [x19, #864]
  406d34:	adrp	x0, 423000 <ferror@plt+0x20c70>
  406d38:	adrp	x1, 406000 <ferror@plt+0x3c70>
  406d3c:	add	x0, x0, #0x310
  406d40:	add	x1, x1, #0xfd4
  406d44:	mov	w3, wzr
  406d48:	bl	40eab8 <ferror@plt+0xc728>
  406d4c:	tbnz	w0, #31, 406db0 <ferror@plt+0x4a20>
  406d50:	bl	40c7e8 <ferror@plt+0xa458>
  406d54:	bl	40c7e8 <ferror@plt+0xa458>
  406d58:	bl	40c6d4 <ferror@plt+0xa344>
  406d5c:	ldr	x0, [x19, #864]
  406d60:	bl	4021d0 <fflush@plt>
  406d64:	mov	w0, wzr
  406d68:	ldp	x20, x19, [sp, #64]
  406d6c:	ldp	x22, x21, [sp, #48]
  406d70:	ldp	x24, x23, [sp, #32]
  406d74:	ldr	x25, [sp, #16]
  406d78:	ldp	x29, x30, [sp], #80
  406d7c:	ret
  406d80:	mov	x0, x19
  406d84:	ldp	x20, x19, [sp, #64]
  406d88:	ldp	x22, x21, [sp, #48]
  406d8c:	ldp	x24, x23, [sp, #32]
  406d90:	ldr	x25, [sp, #16]
  406d94:	ldp	x29, x30, [sp], #80
  406d98:	b	409888 <ferror@plt+0x74f8>
  406d9c:	adrp	x0, 410000 <ferror@plt+0xdc70>
  406da0:	add	x0, x0, #0xb18
  406da4:	bl	401e10 <perror@plt>
  406da8:	mov	w0, #0xffffffff            	// #-1
  406dac:	b	406d68 <ferror@plt+0x49d8>
  406db0:	adrp	x8, 423000 <ferror@plt+0x20c70>
  406db4:	ldr	x3, [x8, #856]
  406db8:	adrp	x0, 410000 <ferror@plt+0xdc70>
  406dbc:	add	x0, x0, #0xb31
  406dc0:	mov	w1, #0x10                  	// #16
  406dc4:	mov	w2, #0x1                   	// #1
  406dc8:	bl	4021b0 <fwrite@plt>
  406dcc:	mov	w0, #0xffffffff            	// #-1
  406dd0:	b	406d68 <ferror@plt+0x49d8>
  406dd4:	bl	40978c <ferror@plt+0x73fc>
  406dd8:	adrp	x0, 410000 <ferror@plt+0xdc70>
  406ddc:	add	x0, x0, #0x9d2
  406de0:	bl	409820 <ferror@plt+0x7490>
  406de4:	adrp	x0, 411000 <ferror@plt+0xec70>
  406de8:	add	x0, x0, #0x72f
  406dec:	bl	409820 <ferror@plt+0x7490>
  406df0:	stp	x29, x30, [sp, #-16]!
  406df4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  406df8:	ldr	x3, [x8, #856]
  406dfc:	adrp	x0, 411000 <ferror@plt+0xec70>
  406e00:	add	x0, x0, #0x63a
  406e04:	mov	w1, #0x8a                  	// #138
  406e08:	mov	w2, #0x1                   	// #1
  406e0c:	mov	x29, sp
  406e10:	bl	4021b0 <fwrite@plt>
  406e14:	mov	w0, #0xffffffff            	// #-1
  406e18:	bl	401df0 <exit@plt>
  406e1c:	sub	sp, sp, #0x40
  406e20:	stp	x29, x30, [sp, #32]
  406e24:	str	x19, [sp, #48]
  406e28:	mov	x2, x0
  406e2c:	ldrh	w8, [x2], #8
  406e30:	add	x0, sp, #0x8
  406e34:	mov	w1, #0x2                   	// #2
  406e38:	add	x29, sp, #0x20
  406e3c:	sub	w3, w8, #0x8
  406e40:	bl	40ffb8 <ferror@plt+0xdc28>
  406e44:	ldr	x8, [sp, #16]
  406e48:	cbz	x8, 406ec8 <ferror@plt+0x4b38>
  406e4c:	ldr	w8, [x8, #4]
  406e50:	mov	w10, #0x851f                	// #34079
  406e54:	mov	w9, #0x2710                	// #10000
  406e58:	movk	w10, #0x51eb, lsl #16
  406e5c:	mov	x11, #0xffffffffffffbdc0    	// #-16960
  406e60:	mul	x9, x8, x9
  406e64:	mul	x8, x8, x10
  406e68:	movk	x11, #0xfff0, lsl #16
  406e6c:	lsr	x3, x8, #37
  406e70:	madd	x8, x3, x11, x9
  406e74:	mov	x9, #0x594b                	// #22859
  406e78:	movk	x9, #0x3886, lsl #16
  406e7c:	movk	x9, #0xc5d6, lsl #32
  406e80:	movk	x9, #0x346d, lsl #48
  406e84:	adrp	x19, 423000 <ferror@plt+0x20c70>
  406e88:	umulh	x8, x8, x9
  406e8c:	add	x19, x19, #0x3cc
  406e90:	adrp	x2, 411000 <ferror@plt+0xec70>
  406e94:	lsr	x4, x8, #11
  406e98:	add	x2, x2, #0x58d
  406e9c:	mov	w1, #0x20                  	// #32
  406ea0:	mov	x0, x19
  406ea4:	bl	401ef0 <snprintf@plt>
  406ea8:	adrp	x2, 411000 <ferror@plt+0xec70>
  406eac:	adrp	x3, 411000 <ferror@plt+0xec70>
  406eb0:	add	x2, x2, #0x587
  406eb4:	add	x3, x3, #0xbe0
  406eb8:	mov	w0, #0x4                   	// #4
  406ebc:	mov	w1, #0x6                   	// #6
  406ec0:	mov	x4, x19
  406ec4:	bl	40cd08 <ferror@plt+0xa978>
  406ec8:	ldr	x8, [sp, #24]
  406ecc:	cbz	x8, 406f0c <ferror@plt+0x4b7c>
  406ed0:	ldrb	w8, [x8, #4]
  406ed4:	adrp	x9, 410000 <ferror@plt+0xdc70>
  406ed8:	adrp	x10, 410000 <ferror@plt+0xdc70>
  406edc:	add	x9, x9, #0x9b1
  406ee0:	orr	w8, w8, #0x2
  406ee4:	add	x10, x10, #0xa10
  406ee8:	cmp	w8, #0x3
  406eec:	adrp	x2, 411000 <ferror@plt+0xec70>
  406ef0:	adrp	x3, 411000 <ferror@plt+0xec70>
  406ef4:	csel	x4, x10, x9, eq  // eq = none
  406ef8:	add	x2, x2, #0x5e2
  406efc:	add	x3, x3, #0xbe0
  406f00:	mov	w0, #0x4                   	// #4
  406f04:	mov	w1, #0x6                   	// #6
  406f08:	bl	40cd08 <ferror@plt+0xa978>
  406f0c:	ldr	x19, [sp, #48]
  406f10:	ldp	x29, x30, [sp, #32]
  406f14:	add	sp, sp, #0x40
  406f18:	ret
  406f1c:	sub	sp, sp, #0x40
  406f20:	stp	x29, x30, [sp, #32]
  406f24:	ldrh	w3, [x0, #4]
  406f28:	ldr	w2, [x0]
  406f2c:	str	x19, [sp, #48]
  406f30:	mov	x19, x0
  406f34:	sub	w8, w3, #0x54
  406f38:	cmp	w8, #0x3
  406f3c:	add	x29, sp, #0x20
  406f40:	b.cs	406f98 <ferror@plt+0x4c08>  // b.hs, b.nlast
  406f44:	subs	w3, w2, #0x18
  406f48:	b.mi	406fb4 <ferror@plt+0x4c24>  // b.first
  406f4c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  406f50:	ldr	w8, [x8, #964]
  406f54:	cbz	w8, 406f64 <ferror@plt+0x4bd4>
  406f58:	ldr	w9, [x19, #20]
  406f5c:	cmp	w8, w9
  406f60:	b.ne	406f84 <ferror@plt+0x4bf4>  // b.any
  406f64:	add	x2, x19, #0x18
  406f68:	add	x0, sp, #0x8
  406f6c:	mov	w1, #0x2                   	// #2
  406f70:	bl	40ffb8 <ferror@plt+0xdc28>
  406f74:	ldr	x1, [sp, #16]
  406f78:	cbz	x1, 406f84 <ferror@plt+0x4bf4>
  406f7c:	ldr	w0, [x19, #20]
  406f80:	bl	4062b4 <ferror@plt+0x3f24>
  406f84:	mov	w0, wzr
  406f88:	ldr	x19, [sp, #48]
  406f8c:	ldp	x29, x30, [sp, #32]
  406f90:	add	sp, sp, #0x40
  406f94:	ret
  406f98:	adrp	x8, 423000 <ferror@plt+0x20c70>
  406f9c:	ldr	x0, [x8, #856]
  406fa0:	ldrh	w4, [x19, #6]
  406fa4:	adrp	x1, 411000 <ferror@plt+0xec70>
  406fa8:	add	x1, x1, #0x529
  406fac:	bl	402360 <fprintf@plt>
  406fb0:	b	406f84 <ferror@plt+0x4bf4>
  406fb4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  406fb8:	ldr	x0, [x8, #856]
  406fbc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  406fc0:	add	x1, x1, #0x84a
  406fc4:	mov	w2, w3
  406fc8:	bl	402360 <fprintf@plt>
  406fcc:	mov	w0, #0xffffffff            	// #-1
  406fd0:	b	406f88 <ferror@plt+0x4bf8>
  406fd4:	sub	sp, sp, #0x40
  406fd8:	stp	x29, x30, [sp, #32]
  406fdc:	stp	x20, x19, [sp, #48]
  406fe0:	ldrh	w3, [x0, #4]
  406fe4:	ldr	w2, [x0]
  406fe8:	mov	x19, x0
  406fec:	add	x29, sp, #0x20
  406ff0:	sub	w8, w3, #0x54
  406ff4:	cmp	w8, #0x3
  406ff8:	b.cs	40705c <ferror@plt+0x4ccc>  // b.hs, b.nlast
  406ffc:	subs	w3, w2, #0x18
  407000:	b.mi	407078 <ferror@plt+0x4ce8>  // b.first
  407004:	adrp	x8, 423000 <ferror@plt+0x20c70>
  407008:	ldr	w8, [x8, #964]
  40700c:	mov	x20, x1
  407010:	cbz	w8, 407020 <ferror@plt+0x4c90>
  407014:	ldr	w9, [x19, #20]
  407018:	cmp	w8, w9
  40701c:	b.ne	407048 <ferror@plt+0x4cb8>  // b.any
  407020:	add	x2, x19, #0x18
  407024:	add	x0, sp, #0x8
  407028:	mov	w1, #0x2                   	// #2
  40702c:	bl	40ffb8 <ferror@plt+0xdc28>
  407030:	ldr	x3, [sp, #24]
  407034:	cbz	x3, 407048 <ferror@plt+0x4cb8>
  407038:	ldr	w2, [x19, #20]
  40703c:	mov	x0, x20
  407040:	mov	x1, x19
  407044:	bl	4065b4 <ferror@plt+0x4224>
  407048:	mov	w0, wzr
  40704c:	ldp	x20, x19, [sp, #48]
  407050:	ldp	x29, x30, [sp, #32]
  407054:	add	sp, sp, #0x40
  407058:	ret
  40705c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  407060:	ldr	x0, [x8, #856]
  407064:	ldrh	w4, [x19, #6]
  407068:	adrp	x1, 411000 <ferror@plt+0xec70>
  40706c:	add	x1, x1, #0x529
  407070:	bl	402360 <fprintf@plt>
  407074:	b	407048 <ferror@plt+0x4cb8>
  407078:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40707c:	ldr	x0, [x8, #856]
  407080:	adrp	x1, 410000 <ferror@plt+0xdc70>
  407084:	add	x1, x1, #0x84a
  407088:	mov	w2, w3
  40708c:	bl	402360 <fprintf@plt>
  407090:	mov	w0, #0xffffffff            	// #-1
  407094:	b	40704c <ferror@plt+0x4cbc>
  407098:	sub	sp, sp, #0xa0
  40709c:	stp	x29, x30, [sp, #64]
  4070a0:	stp	x28, x27, [sp, #80]
  4070a4:	stp	x26, x25, [sp, #96]
  4070a8:	stp	x24, x23, [sp, #112]
  4070ac:	stp	x22, x21, [sp, #128]
  4070b0:	stp	x20, x19, [sp, #144]
  4070b4:	ldrh	w21, [x0]
  4070b8:	mov	x19, x0
  4070bc:	mov	x0, xzr
  4070c0:	add	x29, sp, #0x40
  4070c4:	mov	w20, w1
  4070c8:	bl	40c7a0 <ferror@plt+0xa410>
  4070cc:	mov	w0, w20
  4070d0:	bl	40ba64 <ferror@plt+0x96d4>
  4070d4:	adrp	x2, 410000 <ferror@plt+0xdc70>
  4070d8:	adrp	x3, 411000 <ferror@plt+0xec70>
  4070dc:	mov	x4, x0
  4070e0:	add	x2, x2, #0x878
  4070e4:	add	x3, x3, #0xbe1
  4070e8:	mov	w0, #0x4                   	// #4
  4070ec:	mov	w1, wzr
  4070f0:	bl	40cd08 <ferror@plt+0xa978>
  4070f4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4070f8:	add	x1, x1, #0x58b
  4070fc:	mov	w0, #0x2                   	// #2
  407100:	bl	40c7fc <ferror@plt+0xa46c>
  407104:	cmp	w21, #0x8
  407108:	b.cc	407298 <ferror@plt+0x4f08>  // b.lo, b.ul, b.last
  40710c:	sub	w27, w21, #0x4
  407110:	adrp	x20, 410000 <ferror@plt+0xdc70>
  407114:	adrp	x21, 411000 <ferror@plt+0xec70>
  407118:	adrp	x22, 411000 <ferror@plt+0xec70>
  40711c:	mov	w26, wzr
  407120:	add	x23, x19, #0x4
  407124:	adrp	x24, 423000 <ferror@plt+0x20c70>
  407128:	add	x20, x20, #0x793
  40712c:	add	x21, x21, #0x710
  407130:	adrp	x19, 423000 <ferror@plt+0x20c70>
  407134:	add	x22, x22, #0xbe1
  407138:	b	407180 <ferror@plt+0x4df0>
  40713c:	mov	w0, #0x2                   	// #2
  407140:	mov	x1, xzr
  407144:	bl	40c86c <ferror@plt+0xa4dc>
  407148:	bl	40c7e8 <ferror@plt+0xa458>
  40714c:	ldr	x4, [x19, #840]
  407150:	mov	w0, #0x1                   	// #1
  407154:	mov	w1, #0x6                   	// #6
  407158:	mov	x2, xzr
  40715c:	mov	x3, x22
  407160:	bl	40cd08 <ferror@plt+0xa978>
  407164:	ldrh	w8, [x23]
  407168:	add	w8, w8, #0x3
  40716c:	and	w8, w8, #0x1fffc
  407170:	sub	w27, w27, w8
  407174:	cmp	w27, #0x3
  407178:	add	x23, x23, x8
  40717c:	b.le	407298 <ferror@plt+0x4f08>
  407180:	ldrh	w8, [x23]
  407184:	cmp	w8, #0x4
  407188:	b.cc	407298 <ferror@plt+0x4f08>  // b.lo, b.ul, b.last
  40718c:	cmp	w27, w8
  407190:	b.lt	407298 <ferror@plt+0x4f08>  // b.tstop
  407194:	ldrh	w9, [x23, #2]
  407198:	cmp	w9, #0x2
  40719c:	b.ne	407168 <ferror@plt+0x4dd8>  // b.any
  4071a0:	ldrh	w10, [x23, #4]
  4071a4:	ldrh	w9, [x23, #6]
  4071a8:	ldr	w11, [x24, #1004]
  4071ac:	tst	w10, #0x10
  4071b0:	csel	w26, w9, w26, eq  // eq = none
  4071b4:	tbnz	w10, #4, 4071c4 <ferror@plt+0x4e34>
  4071b8:	cbz	w11, 4071c4 <ferror@plt+0x4e34>
  4071bc:	cmp	w11, w9
  4071c0:	b.cc	407298 <ferror@plt+0x4f08>  // b.lo, b.ul, b.last
  4071c4:	tbnz	w10, #3, 407168 <ferror@plt+0x4dd8>
  4071c8:	cmp	w11, w9
  4071cc:	b.hi	407168 <ferror@plt+0x4dd8>  // b.pmore
  4071d0:	mov	x0, xzr
  4071d4:	bl	40c7a0 <ferror@plt+0xa410>
  4071d8:	ldrh	w28, [x23, #6]
  4071dc:	adrp	x2, 411000 <ferror@plt+0xec70>
  4071e0:	mov	x0, sp
  4071e4:	mov	w1, #0x40                  	// #64
  4071e8:	add	x2, x2, #0x70a
  4071ec:	mov	x3, x20
  4071f0:	and	w25, w26, #0xffff
  4071f4:	bl	401ef0 <snprintf@plt>
  4071f8:	mov	w0, #0x4                   	// #4
  4071fc:	mov	w1, #0x6                   	// #6
  407200:	mov	x2, x20
  407204:	mov	x3, x21
  407208:	mov	w4, w25
  40720c:	bl	40ca20 <ferror@plt+0xa690>
  407210:	cmp	w25, w28
  407214:	b.eq	407234 <ferror@plt+0x4ea4>  // b.none
  407218:	adrp	x3, 411000 <ferror@plt+0xec70>
  40721c:	mov	x2, sp
  407220:	mov	w0, #0x4                   	// #4
  407224:	mov	w1, #0x6                   	// #6
  407228:	add	x3, x3, #0x715
  40722c:	mov	w4, w28
  407230:	bl	40ca20 <ferror@plt+0xa690>
  407234:	ldrh	w25, [x23, #4]
  407238:	cbz	w25, 407148 <ferror@plt+0x4db8>
  40723c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  407240:	mov	w0, #0x2                   	// #2
  407244:	add	x1, x1, #0x983
  407248:	bl	40c7fc <ferror@plt+0xa46c>
  40724c:	tbz	w25, #1, 407270 <ferror@plt+0x4ee0>
  407250:	adrp	x3, 411000 <ferror@plt+0xec70>
  407254:	adrp	x4, 411000 <ferror@plt+0xec70>
  407258:	mov	w0, #0x4                   	// #4
  40725c:	mov	w1, #0x6                   	// #6
  407260:	mov	x2, xzr
  407264:	add	x3, x3, #0xbe0
  407268:	add	x4, x4, #0x719
  40726c:	bl	40cd08 <ferror@plt+0xa978>
  407270:	tbz	w25, #2, 40713c <ferror@plt+0x4dac>
  407274:	adrp	x3, 411000 <ferror@plt+0xec70>
  407278:	adrp	x4, 411000 <ferror@plt+0xec70>
  40727c:	mov	w0, #0x4                   	// #4
  407280:	mov	w1, #0x6                   	// #6
  407284:	mov	x2, xzr
  407288:	add	x3, x3, #0xbe0
  40728c:	add	x4, x4, #0x71e
  407290:	bl	40cd08 <ferror@plt+0xa978>
  407294:	b	40713c <ferror@plt+0x4dac>
  407298:	mov	w0, #0x2                   	// #2
  40729c:	mov	x1, xzr
  4072a0:	bl	40c86c <ferror@plt+0xa4dc>
  4072a4:	bl	40c7e8 <ferror@plt+0xa458>
  4072a8:	ldp	x20, x19, [sp, #144]
  4072ac:	ldp	x22, x21, [sp, #128]
  4072b0:	ldp	x24, x23, [sp, #112]
  4072b4:	ldp	x26, x25, [sp, #96]
  4072b8:	ldp	x28, x27, [sp, #80]
  4072bc:	ldp	x29, x30, [sp, #64]
  4072c0:	add	sp, sp, #0xa0
  4072c4:	ret
  4072c8:	stp	x29, x30, [sp, #-32]!
  4072cc:	stp	x20, x19, [sp, #16]
  4072d0:	mov	w20, w0
  4072d4:	adrp	x0, 423000 <ferror@plt+0x20c70>
  4072d8:	add	x0, x0, #0x310
  4072dc:	mov	x29, sp
  4072e0:	mov	x19, x1
  4072e4:	bl	40bddc <ferror@plt+0x9a4c>
  4072e8:	subs	w20, w20, #0x1
  4072ec:	b.lt	407378 <ferror@plt+0x4fe8>  // b.tstop
  4072f0:	ldr	x0, [x19]
  4072f4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4072f8:	add	x1, x1, #0x912
  4072fc:	bl	409ad4 <ferror@plt+0x7744>
  407300:	tbz	w0, #0, 407384 <ferror@plt+0x4ff4>
  407304:	ldr	x0, [x19]
  407308:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40730c:	add	x1, x1, #0x925
  407310:	bl	409ad4 <ferror@plt+0x7744>
  407314:	tbz	w0, #0, 407390 <ferror@plt+0x5000>
  407318:	ldr	x0, [x19]
  40731c:	adrp	x1, 411000 <ferror@plt+0xec70>
  407320:	add	x1, x1, #0x6cb
  407324:	bl	409ad4 <ferror@plt+0x7744>
  407328:	tbz	w0, #0, 4073a8 <ferror@plt+0x5018>
  40732c:	ldr	x0, [x19]
  407330:	adrp	x1, 410000 <ferror@plt+0xdc70>
  407334:	add	x1, x1, #0x930
  407338:	bl	409ad4 <ferror@plt+0x7744>
  40733c:	tbz	w0, #0, 4073a8 <ferror@plt+0x5018>
  407340:	ldr	x0, [x19]
  407344:	adrp	x1, 410000 <ferror@plt+0xdc70>
  407348:	add	x1, x1, #0x934
  40734c:	bl	409ad4 <ferror@plt+0x7744>
  407350:	tbz	w0, #0, 4073a8 <ferror@plt+0x5018>
  407354:	ldr	x0, [x19]
  407358:	adrp	x1, 411000 <ferror@plt+0xec70>
  40735c:	add	x1, x1, #0x6c5
  407360:	bl	409ad4 <ferror@plt+0x7744>
  407364:	tbnz	w0, #0, 4073c0 <ferror@plt+0x5030>
  407368:	add	x1, x19, #0x8
  40736c:	mov	w2, #0x1                   	// #1
  407370:	mov	w0, w20
  407374:	b	4073b4 <ferror@plt+0x5024>
  407378:	mov	w0, wzr
  40737c:	mov	x1, xzr
  407380:	b	4073b0 <ferror@plt+0x5020>
  407384:	add	x2, x19, #0x8
  407388:	mov	w0, #0x13                  	// #19
  40738c:	b	407398 <ferror@plt+0x5008>
  407390:	add	x2, x19, #0x8
  407394:	mov	w0, #0x11                  	// #17
  407398:	mov	w1, w20
  40739c:	ldp	x20, x19, [sp, #16]
  4073a0:	ldp	x29, x30, [sp], #32
  4073a4:	b	4073f8 <ferror@plt+0x5068>
  4073a8:	add	x1, x19, #0x8
  4073ac:	mov	w0, w20
  4073b0:	mov	w2, wzr
  4073b4:	ldp	x20, x19, [sp, #16]
  4073b8:	ldp	x29, x30, [sp], #32
  4073bc:	b	407998 <ferror@plt+0x5608>
  4073c0:	ldr	x0, [x19]
  4073c4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4073c8:	add	x1, x1, #0x50c
  4073cc:	bl	409ad4 <ferror@plt+0x7744>
  4073d0:	tbz	w0, #0, 4073f4 <ferror@plt+0x5064>
  4073d4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4073d8:	ldr	x0, [x8, #856]
  4073dc:	ldr	x2, [x19]
  4073e0:	adrp	x1, 411000 <ferror@plt+0xec70>
  4073e4:	add	x1, x1, #0x6d0
  4073e8:	bl	402360 <fprintf@plt>
  4073ec:	mov	w0, #0xffffffff            	// #-1
  4073f0:	bl	401df0 <exit@plt>
  4073f4:	bl	407c5c <ferror@plt+0x58cc>
  4073f8:	stp	x29, x30, [sp, #-96]!
  4073fc:	stp	x28, x27, [sp, #16]
  407400:	stp	x26, x25, [sp, #32]
  407404:	stp	x24, x23, [sp, #48]
  407408:	stp	x22, x21, [sp, #64]
  40740c:	stp	x20, x19, [sp, #80]
  407410:	mov	x29, sp
  407414:	sub	sp, sp, #0x440
  407418:	add	x8, sp, #0x10
  40741c:	mov	x22, x2
  407420:	mov	w23, w1
  407424:	mov	w19, w0
  407428:	add	x0, x8, #0x8
  40742c:	mov	w2, #0x418                 	// #1048
  407430:	mov	w1, wzr
  407434:	bl	401fb0 <memset@plt>
  407438:	mov	w8, #0x20                  	// #32
  40743c:	mov	w9, #0x1                   	// #1
  407440:	mov	w10, #0x7                   	// #7
  407444:	cmp	w23, #0x1
  407448:	strh	w19, [sp, #20]
  40744c:	str	xzr, [sp, #8]
  407450:	str	w8, [sp, #16]
  407454:	strh	w9, [sp, #22]
  407458:	strb	w10, [sp, #32]
  40745c:	b.lt	4078d4 <ferror@plt+0x5544>  // b.tstop
  407460:	adrp	x25, 410000 <ferror@plt+0xdc70>
  407464:	adrp	x26, 411000 <ferror@plt+0xec70>
  407468:	mov	w21, wzr
  40746c:	mov	w19, wzr
  407470:	mov	w27, wzr
  407474:	mov	x24, xzr
  407478:	mov	w8, #0xffff                	// #65535
  40747c:	add	x25, x25, #0x9d2
  407480:	add	x26, x26, #0x72f
  407484:	mov	w20, #0xffff                	// #65535
  407488:	str	x8, [sp]
  40748c:	b	4074a0 <ferror@plt+0x5110>
  407490:	orr	w21, w21, #0x2
  407494:	subs	w23, w23, #0x1
  407498:	add	x22, x22, #0x8
  40749c:	b.le	40768c <ferror@plt+0x52fc>
  4074a0:	ldr	x28, [x22]
  4074a4:	mov	x1, x25
  4074a8:	mov	x0, x28
  4074ac:	bl	4020d0 <strcmp@plt>
  4074b0:	cbz	w0, 40754c <ferror@plt+0x51bc>
  4074b4:	mov	x0, x28
  4074b8:	mov	x1, x26
  4074bc:	bl	4020d0 <strcmp@plt>
  4074c0:	cbz	w0, 40755c <ferror@plt+0x51cc>
  4074c4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4074c8:	mov	x0, x28
  4074cc:	add	x1, x1, #0x989
  4074d0:	bl	4020d0 <strcmp@plt>
  4074d4:	cbz	w0, 407490 <ferror@plt+0x5100>
  4074d8:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4074dc:	mov	x0, x28
  4074e0:	add	x1, x1, #0x900
  4074e4:	bl	4020d0 <strcmp@plt>
  4074e8:	cbz	w0, 4075b0 <ferror@plt+0x5220>
  4074ec:	adrp	x1, 411000 <ferror@plt+0xec70>
  4074f0:	mov	x0, x28
  4074f4:	add	x1, x1, #0x72e
  4074f8:	bl	4020d0 <strcmp@plt>
  4074fc:	cbz	w0, 4075d0 <ferror@plt+0x5240>
  407500:	adrp	x1, 411000 <ferror@plt+0xec70>
  407504:	mov	x0, x28
  407508:	add	x1, x1, #0x733
  40750c:	bl	4020d0 <strcmp@plt>
  407510:	cbz	w0, 4075d8 <ferror@plt+0x5248>
  407514:	adrp	x1, 411000 <ferror@plt+0xec70>
  407518:	mov	x0, x28
  40751c:	add	x1, x1, #0x73c
  407520:	bl	4020d0 <strcmp@plt>
  407524:	cbz	w0, 4075e0 <ferror@plt+0x5250>
  407528:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40752c:	mov	x0, x28
  407530:	add	x1, x1, #0x50c
  407534:	bl	409ad4 <ferror@plt+0x7744>
  407538:	tbnz	w0, #0, 407494 <ferror@plt+0x5104>
  40753c:	subs	w23, w23, #0x1
  407540:	b.le	407974 <ferror@plt+0x55e4>
  407544:	add	x22, x22, #0x8
  407548:	b	407494 <ferror@plt+0x5104>
  40754c:	subs	w23, w23, #0x1
  407550:	b.le	407974 <ferror@plt+0x55e4>
  407554:	ldr	x24, [x22, #8]!
  407558:	b	407494 <ferror@plt+0x5104>
  40755c:	subs	w23, w23, #0x1
  407560:	b.le	407974 <ferror@plt+0x55e4>
  407564:	ldr	x20, [x22, #8]!
  407568:	mov	w1, #0x2d                  	// #45
  40756c:	mov	x0, x20
  407570:	bl	402190 <strchr@plt>
  407574:	cbz	x0, 4075b8 <ferror@plt+0x5228>
  407578:	mov	x28, x0
  40757c:	strb	wzr, [x28], #1
  407580:	ldr	x0, [x22]
  407584:	mov	w2, #0xa                   	// #10
  407588:	mov	x1, xzr
  40758c:	bl	4020f0 <strtol@plt>
  407590:	mov	x20, x0
  407594:	mov	w2, #0xa                   	// #10
  407598:	mov	x0, x28
  40759c:	mov	x1, xzr
  4075a0:	bl	4020f0 <strtol@plt>
  4075a4:	str	x0, [sp]
  4075a8:	orr	w27, w27, #0x8
  4075ac:	b	407494 <ferror@plt+0x5104>
  4075b0:	orr	w21, w21, #0x1
  4075b4:	b	407494 <ferror@plt+0x5104>
  4075b8:	mov	w2, #0xa                   	// #10
  4075bc:	mov	x0, x20
  4075c0:	mov	x1, xzr
  4075c4:	bl	4020f0 <strtol@plt>
  4075c8:	mov	x20, x0
  4075cc:	b	407494 <ferror@plt+0x5104>
  4075d0:	orr	w27, w27, #0x2
  4075d4:	b	407494 <ferror@plt+0x5104>
  4075d8:	orr	w27, w27, #0x4
  4075dc:	b	407494 <ferror@plt+0x5104>
  4075e0:	cmp	w23, #0x1
  4075e4:	b.le	407974 <ferror@plt+0x55e4>
  4075e8:	ldr	x0, [x22, #8]
  4075ec:	adrp	x1, 411000 <ferror@plt+0xec70>
  4075f0:	add	x1, x1, #0x80d
  4075f4:	bl	409ad4 <ferror@plt+0x7744>
  4075f8:	tbnz	w0, #0, 407978 <ferror@plt+0x55e8>
  4075fc:	subs	w23, w23, #0x2
  407600:	b.le	407974 <ferror@plt+0x55e4>
  407604:	ldr	x19, [x22, #16]!
  407608:	mov	w1, #0x2d                  	// #45
  40760c:	mov	x0, x19
  407610:	bl	402190 <strchr@plt>
  407614:	cbz	x0, 407664 <ferror@plt+0x52d4>
  407618:	strb	wzr, [x0]
  40761c:	ldr	x1, [x22]
  407620:	mov	x28, x0
  407624:	add	x0, sp, #0xc
  407628:	mov	w2, wzr
  40762c:	bl	40892c <ferror@plt+0x659c>
  407630:	cbnz	w0, 407988 <ferror@plt+0x55f8>
  407634:	ldr	w8, [sp, #12]
  407638:	lsr	w8, w8, #24
  40763c:	cbnz	w8, 407988 <ferror@plt+0x55f8>
  407640:	add	x1, x28, #0x1
  407644:	add	x0, sp, #0x8
  407648:	mov	w2, wzr
  40764c:	bl	40892c <ferror@plt+0x659c>
  407650:	cbnz	w0, 407988 <ferror@plt+0x55f8>
  407654:	ldr	w8, [sp, #8]
  407658:	lsr	w8, w8, #24
  40765c:	cbz	w8, 407684 <ferror@plt+0x52f4>
  407660:	b	407988 <ferror@plt+0x55f8>
  407664:	add	x0, sp, #0xc
  407668:	mov	x1, x19
  40766c:	mov	w2, wzr
  407670:	bl	40892c <ferror@plt+0x659c>
  407674:	cbnz	w0, 407988 <ferror@plt+0x55f8>
  407678:	ldr	w8, [sp, #12]
  40767c:	lsr	w8, w8, #24
  407680:	cbnz	w8, 407988 <ferror@plt+0x55f8>
  407684:	mov	w19, #0x1                   	// #1
  407688:	b	407494 <ferror@plt+0x5104>
  40768c:	cbz	x24, 4078d4 <ferror@plt+0x5544>
  407690:	mvn	w8, w20
  407694:	tst	w8, #0xffff
  407698:	b.eq	4078d4 <ferror@plt+0x5544>  // b.none
  40769c:	mov	x0, x24
  4076a0:	bl	40bcc4 <ferror@plt+0x9934>
  4076a4:	str	w0, [sp, #36]
  4076a8:	cbz	w0, 4078f4 <ferror@plt+0x5564>
  4076ac:	sxth	w2, w20
  4076b0:	cmp	w2, #0x1, lsl #12
  4076b4:	b.ge	407910 <ferror@plt+0x5580>  // b.tcont
  4076b8:	ldr	x24, [sp]
  4076bc:	tbz	w27, #3, 4076e8 <ferror@plt+0x5358>
  4076c0:	cmp	w2, w24, sxth
  4076c4:	sxth	w3, w24
  4076c8:	b.ge	407928 <ferror@plt+0x5598>  // b.tcont
  4076cc:	mvn	w8, w24
  4076d0:	tst	w8, #0xffff
  4076d4:	b.eq	407928 <ferror@plt+0x5598>  // b.none
  4076d8:	cmp	w3, #0x1, lsl #12
  4076dc:	b.ge	407928 <ferror@plt+0x5598>  // b.tcont
  4076e0:	and	w8, w27, #0xffff
  4076e4:	tbnz	w8, #1, 407960 <ferror@plt+0x55d0>
  4076e8:	add	x0, sp, #0x10
  4076ec:	mov	w1, #0x420                 	// #1056
  4076f0:	mov	w2, #0x1a                  	// #26
  4076f4:	bl	40fad4 <ferror@plt+0xd744>
  4076f8:	tst	w21, #0xffff
  4076fc:	mov	x22, x0
  407700:	b.eq	407718 <ferror@plt+0x5388>  // b.none
  407704:	add	x0, sp, #0x10
  407708:	mov	w1, #0x420                 	// #1056
  40770c:	mov	w2, wzr
  407710:	mov	w3, w21
  407714:	bl	40f814 <ferror@plt+0xd484>
  407718:	tbz	w19, #0, 4077f4 <ferror@plt+0x5464>
  40771c:	ldr	w21, [sp, #12]
  407720:	mvn	w8, w24
  407724:	tst	w8, #0xffff
  407728:	b.eq	407850 <ferror@plt+0x54c0>  // b.none
  40772c:	sxth	w8, w24
  407730:	cmp	w8, w20, uxth
  407734:	b.le	407850 <ferror@plt+0x54c0>
  407738:	ldr	w19, [sp, #8]
  40773c:	add	x0, sp, #0x10
  407740:	mov	w1, #0x420                 	// #1056
  407744:	mov	w2, #0x3                   	// #3
  407748:	bl	40fad4 <ferror@plt+0xd744>
  40774c:	mov	x23, x0
  407750:	add	x0, sp, #0x10
  407754:	mov	w1, #0x420                 	// #1056
  407758:	mov	w2, #0x1                   	// #1
  40775c:	mov	w3, w21
  407760:	bl	40f884 <ferror@plt+0xd4f4>
  407764:	add	x0, sp, #0x10
  407768:	mov	w1, #0x420                 	// #1056
  40776c:	mov	w2, #0x2                   	// #2
  407770:	mov	w3, w20
  407774:	bl	40f814 <ferror@plt+0xd484>
  407778:	add	x0, sp, #0x10
  40777c:	mov	w1, #0x420                 	// #1056
  407780:	mov	w2, #0x3                   	// #3
  407784:	mov	w3, #0x8                   	// #8
  407788:	bl	40f814 <ferror@plt+0xd484>
  40778c:	add	x0, sp, #0x10
  407790:	mov	x1, x23
  407794:	bl	40fb40 <ferror@plt+0xd7b0>
  407798:	add	x0, sp, #0x10
  40779c:	mov	w1, #0x420                 	// #1056
  4077a0:	mov	w2, #0x3                   	// #3
  4077a4:	bl	40fad4 <ferror@plt+0xd744>
  4077a8:	mov	x20, x0
  4077ac:	add	x0, sp, #0x10
  4077b0:	mov	w1, #0x420                 	// #1056
  4077b4:	mov	w2, #0x1                   	// #1
  4077b8:	mov	w3, w19
  4077bc:	bl	40f884 <ferror@plt+0xd4f4>
  4077c0:	add	x0, sp, #0x10
  4077c4:	mov	w1, #0x420                 	// #1056
  4077c8:	mov	w2, #0x2                   	// #2
  4077cc:	mov	w3, w24
  4077d0:	bl	40f814 <ferror@plt+0xd484>
  4077d4:	add	x0, sp, #0x10
  4077d8:	mov	w1, #0x420                 	// #1056
  4077dc:	mov	w2, #0x3                   	// #3
  4077e0:	mov	w3, #0x10                  	// #16
  4077e4:	bl	40f814 <ferror@plt+0xd484>
  4077e8:	add	x0, sp, #0x10
  4077ec:	mov	x1, x20
  4077f0:	b	4078a8 <ferror@plt+0x5518>
  4077f4:	mvn	w8, w24
  4077f8:	add	x0, sp, #0x10
  4077fc:	sub	x3, x29, #0xc
  407800:	mov	w1, #0x420                 	// #1056
  407804:	mov	w2, #0x2                   	// #2
  407808:	mov	w4, #0x4                   	// #4
  40780c:	sturh	w27, [x29, #-12]
  407810:	sturh	w20, [x29, #-10]
  407814:	and	w19, w8, #0xffff
  407818:	bl	40f714 <ferror@plt+0xd384>
  40781c:	cbz	w19, 4078ac <ferror@plt+0x551c>
  407820:	ldurh	w8, [x29, #-12]
  407824:	add	x0, sp, #0x10
  407828:	sub	x3, x29, #0xc
  40782c:	mov	w1, #0x420                 	// #1056
  407830:	and	w8, w8, #0xffffffe7
  407834:	orr	w8, w8, #0x10
  407838:	mov	w2, #0x2                   	// #2
  40783c:	mov	w4, #0x4                   	// #4
  407840:	sturh	w8, [x29, #-12]
  407844:	sturh	w24, [x29, #-10]
  407848:	bl	40f714 <ferror@plt+0xd384>
  40784c:	b	4078ac <ferror@plt+0x551c>
  407850:	add	x0, sp, #0x10
  407854:	mov	w1, #0x420                 	// #1056
  407858:	mov	w2, #0x3                   	// #3
  40785c:	bl	40fad4 <ferror@plt+0xd744>
  407860:	mov	x19, x0
  407864:	add	x0, sp, #0x10
  407868:	mov	w1, #0x420                 	// #1056
  40786c:	mov	w2, #0x1                   	// #1
  407870:	mov	w3, w21
  407874:	bl	40f884 <ferror@plt+0xd4f4>
  407878:	add	x0, sp, #0x10
  40787c:	mov	w1, #0x420                 	// #1056
  407880:	mov	w2, #0x2                   	// #2
  407884:	mov	w3, w20
  407888:	bl	40f814 <ferror@plt+0xd484>
  40788c:	add	x0, sp, #0x10
  407890:	mov	w1, #0x420                 	// #1056
  407894:	mov	w2, #0x3                   	// #3
  407898:	mov	w3, wzr
  40789c:	bl	40f814 <ferror@plt+0xd484>
  4078a0:	add	x0, sp, #0x10
  4078a4:	mov	x1, x19
  4078a8:	bl	40fb40 <ferror@plt+0xd7b0>
  4078ac:	add	x0, sp, #0x10
  4078b0:	mov	x1, x22
  4078b4:	bl	40fb40 <ferror@plt+0xd7b0>
  4078b8:	adrp	x0, 423000 <ferror@plt+0x20c70>
  4078bc:	add	x0, x0, #0x310
  4078c0:	add	x1, sp, #0x10
  4078c4:	mov	x2, xzr
  4078c8:	bl	40ee04 <ferror@plt+0xca74>
  4078cc:	asr	w0, w0, #31
  4078d0:	b	407940 <ferror@plt+0x55b0>
  4078d4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4078d8:	ldr	x3, [x8, #856]
  4078dc:	adrp	x0, 411000 <ferror@plt+0xec70>
  4078e0:	add	x0, x0, #0x748
  4078e4:	mov	w1, #0x2b                  	// #43
  4078e8:	mov	w2, #0x1                   	// #1
  4078ec:	bl	4021b0 <fwrite@plt>
  4078f0:	b	40793c <ferror@plt+0x55ac>
  4078f4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4078f8:	ldr	x0, [x8, #856]
  4078fc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  407900:	add	x1, x1, #0xadc
  407904:	mov	x2, x24
  407908:	bl	402360 <fprintf@plt>
  40790c:	b	40793c <ferror@plt+0x55ac>
  407910:	adrp	x8, 423000 <ferror@plt+0x20c70>
  407914:	ldr	x0, [x8, #856]
  407918:	adrp	x1, 411000 <ferror@plt+0xec70>
  40791c:	add	x1, x1, #0x774
  407920:	bl	402360 <fprintf@plt>
  407924:	b	40793c <ferror@plt+0x55ac>
  407928:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40792c:	ldr	x0, [x8, #856]
  407930:	adrp	x1, 411000 <ferror@plt+0xec70>
  407934:	add	x1, x1, #0x78b
  407938:	bl	402360 <fprintf@plt>
  40793c:	mov	w0, #0xffffffff            	// #-1
  407940:	add	sp, sp, #0x440
  407944:	ldp	x20, x19, [sp, #80]
  407948:	ldp	x22, x21, [sp, #64]
  40794c:	ldp	x24, x23, [sp, #48]
  407950:	ldp	x26, x25, [sp, #32]
  407954:	ldp	x28, x27, [sp, #16]
  407958:	ldp	x29, x30, [sp], #96
  40795c:	ret
  407960:	adrp	x8, 423000 <ferror@plt+0x20c70>
  407964:	ldr	x3, [x8, #856]
  407968:	adrp	x0, 411000 <ferror@plt+0xec70>
  40796c:	add	x0, x0, #0x7a9
  407970:	b	4078e4 <ferror@plt+0x5554>
  407974:	bl	40978c <ferror@plt+0x73fc>
  407978:	ldr	x1, [x22, #8]
  40797c:	adrp	x0, 411000 <ferror@plt+0xec70>
  407980:	add	x0, x0, #0x7e4
  407984:	bl	4097ec <ferror@plt+0x745c>
  407988:	ldr	x1, [x22]
  40798c:	adrp	x0, 411000 <ferror@plt+0xec70>
  407990:	add	x0, x0, #0x7d5
  407994:	bl	4097ec <ferror@plt+0x745c>
  407998:	sub	sp, sp, #0x60
  40799c:	stp	x29, x30, [sp, #16]
  4079a0:	stp	x20, x19, [sp, #80]
  4079a4:	add	x29, sp, #0x10
  4079a8:	mov	w19, w2
  4079ac:	cmp	w0, #0x1
  4079b0:	stp	x26, x25, [sp, #32]
  4079b4:	stp	x24, x23, [sp, #48]
  4079b8:	stp	x22, x21, [sp, #64]
  4079bc:	stur	w2, [x29, #-4]
  4079c0:	b.lt	407a74 <ferror@plt+0x56e4>  // b.tstop
  4079c4:	adrp	x23, 410000 <ferror@plt+0xdc70>
  4079c8:	adrp	x24, 411000 <ferror@plt+0xec70>
  4079cc:	mov	x21, x1
  4079d0:	mov	w22, w0
  4079d4:	mov	x20, xzr
  4079d8:	add	x23, x23, #0x9d2
  4079dc:	add	x24, x24, #0x72f
  4079e0:	adrp	x26, 423000 <ferror@plt+0x20c70>
  4079e4:	b	407a08 <ferror@plt+0x5678>
  4079e8:	mov	w2, #0xa                   	// #10
  4079ec:	mov	x0, x1
  4079f0:	mov	x1, xzr
  4079f4:	bl	4020f0 <strtol@plt>
  4079f8:	str	w0, [x26, #1004]
  4079fc:	subs	w22, w22, #0x1
  407a00:	add	x21, x21, #0x8
  407a04:	b.le	407a5c <ferror@plt+0x56cc>
  407a08:	ldr	x25, [x21]
  407a0c:	mov	x1, x23
  407a10:	mov	x0, x25
  407a14:	bl	4020d0 <strcmp@plt>
  407a18:	cbz	w0, 407a44 <ferror@plt+0x56b4>
  407a1c:	mov	x0, x25
  407a20:	mov	x1, x24
  407a24:	bl	4020d0 <strcmp@plt>
  407a28:	cbnz	w0, 4079fc <ferror@plt+0x566c>
  407a2c:	subs	w22, w22, #0x1
  407a30:	b.le	407bfc <ferror@plt+0x586c>
  407a34:	ldr	w8, [x26, #1004]
  407a38:	ldr	x1, [x21, #8]!
  407a3c:	cbz	w8, 4079e8 <ferror@plt+0x5658>
  407a40:	b	407c0c <ferror@plt+0x587c>
  407a44:	subs	w22, w22, #0x1
  407a48:	b.le	407bfc <ferror@plt+0x586c>
  407a4c:	ldr	x1, [x21, #8]!
  407a50:	cbnz	x20, 407c00 <ferror@plt+0x5870>
  407a54:	mov	x20, x1
  407a58:	b	4079fc <ferror@plt+0x566c>
  407a5c:	cbz	x20, 407a74 <ferror@plt+0x56e4>
  407a60:	mov	x0, x20
  407a64:	bl	40bcc4 <ferror@plt+0x9934>
  407a68:	adrp	x8, 423000 <ferror@plt+0x20c70>
  407a6c:	str	w0, [x8, #1008]
  407a70:	cbz	w0, 407bdc <ferror@plt+0x584c>
  407a74:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  407a78:	ldr	w0, [x8, #3652]
  407a7c:	bl	40c660 <ferror@plt+0xa2d0>
  407a80:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  407a84:	ldr	w8, [x8, #3672]
  407a88:	adrp	x20, 423000 <ferror@plt+0x20c70>
  407a8c:	cbz	w8, 407b34 <ferror@plt+0x57a4>
  407a90:	adrp	x0, 423000 <ferror@plt+0x20c70>
  407a94:	add	x0, x0, #0x310
  407a98:	mov	w2, #0x2                   	// #2
  407a9c:	mov	w1, wzr
  407aa0:	bl	40e820 <ferror@plt+0xc490>
  407aa4:	tbnz	w0, #31, 407c18 <ferror@plt+0x5888>
  407aa8:	bl	40c780 <ferror@plt+0xa3f0>
  407aac:	tbnz	w0, #0, 407ac4 <ferror@plt+0x5734>
  407ab0:	adrp	x0, 411000 <ferror@plt+0xec70>
  407ab4:	adrp	x1, 411000 <ferror@plt+0xec70>
  407ab8:	add	x0, x0, #0x822
  407abc:	add	x1, x1, #0x81
  407ac0:	bl	4022e0 <printf@plt>
  407ac4:	ldr	x2, [x20, #864]
  407ac8:	adrp	x0, 423000 <ferror@plt+0x20c70>
  407acc:	adrp	x1, 408000 <ferror@plt+0x5c70>
  407ad0:	add	x0, x0, #0x310
  407ad4:	add	x1, x1, #0x30
  407ad8:	mov	w3, wzr
  407adc:	bl	40eab8 <ferror@plt+0xc728>
  407ae0:	tbnz	w0, #31, 407b1c <ferror@plt+0x578c>
  407ae4:	adrp	x0, 423000 <ferror@plt+0x20c70>
  407ae8:	add	x0, x0, #0x310
  407aec:	mov	w2, #0x4                   	// #4
  407af0:	mov	w1, wzr
  407af4:	bl	40e820 <ferror@plt+0xc490>
  407af8:	tbnz	w0, #31, 407c24 <ferror@plt+0x5894>
  407afc:	ldr	x2, [x20, #864]
  407b00:	adrp	x0, 423000 <ferror@plt+0x20c70>
  407b04:	adrp	x1, 408000 <ferror@plt+0x5c70>
  407b08:	add	x0, x0, #0x310
  407b0c:	add	x1, x1, #0x30
  407b10:	mov	w3, wzr
  407b14:	bl	40eab8 <ferror@plt+0xc728>
  407b18:	tbz	w0, #31, 407bb0 <ferror@plt+0x5820>
  407b1c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  407b20:	ldr	x3, [x8, #856]
  407b24:	adrp	x0, 410000 <ferror@plt+0xdc70>
  407b28:	add	x0, x0, #0xb31
  407b2c:	mov	w1, #0x10                  	// #16
  407b30:	b	407c4c <ferror@plt+0x58bc>
  407b34:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  407b38:	ldr	w8, [x8, #3660]
  407b3c:	mov	w9, #0x4                   	// #4
  407b40:	adrp	x0, 423000 <ferror@plt+0x20c70>
  407b44:	add	x0, x0, #0x310
  407b48:	cmp	w8, #0x0
  407b4c:	mov	w8, #0x2                   	// #2
  407b50:	csel	w2, w8, w9, eq  // eq = none
  407b54:	mov	w1, #0x7                   	// #7
  407b58:	bl	40e5f0 <ferror@plt+0xc260>
  407b5c:	tbnz	w0, #31, 407c18 <ferror@plt+0x5888>
  407b60:	bl	40c780 <ferror@plt+0xa3f0>
  407b64:	tbnz	w0, #0, 407b90 <ferror@plt+0x5800>
  407b68:	adrp	x0, 411000 <ferror@plt+0xec70>
  407b6c:	add	x0, x0, #0x7f7
  407b70:	bl	4022e0 <printf@plt>
  407b74:	cmp	w19, #0x1
  407b78:	b.ne	407b88 <ferror@plt+0x57f8>  // b.any
  407b7c:	adrp	x0, 411000 <ferror@plt+0xec70>
  407b80:	add	x0, x0, #0x805
  407b84:	bl	4022e0 <printf@plt>
  407b88:	mov	w0, #0xa                   	// #10
  407b8c:	bl	402320 <putchar@plt>
  407b90:	adrp	x0, 423000 <ferror@plt+0x20c70>
  407b94:	adrp	x1, 407000 <ferror@plt+0x4c70>
  407b98:	add	x0, x0, #0x310
  407b9c:	add	x1, x1, #0xc88
  407ba0:	sub	x2, x29, #0x4
  407ba4:	mov	w3, wzr
  407ba8:	bl	40eab8 <ferror@plt+0xc728>
  407bac:	tbnz	w0, #31, 407c38 <ferror@plt+0x58a8>
  407bb0:	bl	40c6d4 <ferror@plt+0xa344>
  407bb4:	ldr	x0, [x20, #864]
  407bb8:	bl	4021d0 <fflush@plt>
  407bbc:	ldp	x20, x19, [sp, #80]
  407bc0:	ldp	x22, x21, [sp, #64]
  407bc4:	ldp	x24, x23, [sp, #48]
  407bc8:	ldp	x26, x25, [sp, #32]
  407bcc:	ldp	x29, x30, [sp, #16]
  407bd0:	mov	w0, wzr
  407bd4:	add	sp, sp, #0x60
  407bd8:	ret
  407bdc:	mov	x0, x20
  407be0:	ldp	x20, x19, [sp, #80]
  407be4:	ldp	x22, x21, [sp, #64]
  407be8:	ldp	x24, x23, [sp, #48]
  407bec:	ldp	x26, x25, [sp, #32]
  407bf0:	ldp	x29, x30, [sp, #16]
  407bf4:	add	sp, sp, #0x60
  407bf8:	b	409888 <ferror@plt+0x74f8>
  407bfc:	bl	40978c <ferror@plt+0x73fc>
  407c00:	adrp	x0, 410000 <ferror@plt+0xdc70>
  407c04:	add	x0, x0, #0x9d2
  407c08:	bl	409820 <ferror@plt+0x7490>
  407c0c:	adrp	x0, 411000 <ferror@plt+0xec70>
  407c10:	add	x0, x0, #0x72f
  407c14:	bl	409820 <ferror@plt+0x7490>
  407c18:	adrp	x0, 410000 <ferror@plt+0xdc70>
  407c1c:	add	x0, x0, #0xb18
  407c20:	b	407c2c <ferror@plt+0x589c>
  407c24:	adrp	x0, 411000 <ferror@plt+0xec70>
  407c28:	add	x0, x0, #0x831
  407c2c:	bl	401e10 <perror@plt>
  407c30:	mov	w0, #0x1                   	// #1
  407c34:	bl	401df0 <exit@plt>
  407c38:	adrp	x8, 423000 <ferror@plt+0x20c70>
  407c3c:	ldr	x3, [x8, #856]
  407c40:	adrp	x0, 411000 <ferror@plt+0xec70>
  407c44:	add	x0, x0, #0x810
  407c48:	mov	w1, #0x11                  	// #17
  407c4c:	mov	w2, #0x1                   	// #1
  407c50:	bl	4021b0 <fwrite@plt>
  407c54:	mov	w0, #0x1                   	// #1
  407c58:	bl	401df0 <exit@plt>
  407c5c:	stp	x29, x30, [sp, #-16]!
  407c60:	adrp	x8, 423000 <ferror@plt+0x20c70>
  407c64:	ldr	x3, [x8, #856]
  407c68:	adrp	x0, 411000 <ferror@plt+0xec70>
  407c6c:	add	x0, x0, #0x905
  407c70:	mov	w1, #0x15c                 	// #348
  407c74:	mov	w2, #0x1                   	// #1
  407c78:	mov	x29, sp
  407c7c:	bl	4021b0 <fwrite@plt>
  407c80:	mov	w0, #0xffffffff            	// #-1
  407c84:	bl	401df0 <exit@plt>
  407c88:	stp	x29, x30, [sp, #-96]!
  407c8c:	stp	x28, x27, [sp, #16]
  407c90:	stp	x26, x25, [sp, #32]
  407c94:	stp	x24, x23, [sp, #48]
  407c98:	stp	x22, x21, [sp, #64]
  407c9c:	stp	x20, x19, [sp, #80]
  407ca0:	mov	x29, sp
  407ca4:	sub	sp, sp, #0x220
  407ca8:	ldrh	w3, [x0, #4]
  407cac:	ldr	w2, [x0]
  407cb0:	mov	x19, x0
  407cb4:	cmp	w3, #0x10
  407cb8:	b.ne	407fd4 <ferror@plt+0x5c44>  // b.any
  407cbc:	subs	w3, w2, #0x20
  407cc0:	b.mi	408010 <ferror@plt+0x5c80>  // b.first
  407cc4:	ldrb	w8, [x19, #16]
  407cc8:	cmp	w8, #0x7
  407ccc:	b.ne	407fec <ferror@plt+0x5c5c>  // b.any
  407cd0:	adrp	x8, 423000 <ferror@plt+0x20c70>
  407cd4:	ldr	w8, [x8, #1008]
  407cd8:	mov	x21, x1
  407cdc:	cbz	w8, 407cec <ferror@plt+0x595c>
  407ce0:	ldr	w9, [x19, #20]
  407ce4:	cmp	w8, w9
  407ce8:	b.ne	407fec <ferror@plt+0x5c5c>  // b.any
  407cec:	add	x2, x19, #0x20
  407cf0:	add	x0, sp, #0x8
  407cf4:	mov	w1, #0x35                  	// #53
  407cf8:	bl	40ffb8 <ferror@plt+0xdc28>
  407cfc:	ldr	x20, [sp, #216]
  407d00:	cbz	x20, 407d28 <ferror@plt+0x5998>
  407d04:	ldr	w8, [x21]
  407d08:	adrp	x22, 423000 <ferror@plt+0x20c70>
  407d0c:	cmp	w8, #0x1
  407d10:	b.eq	407d80 <ferror@plt+0x59f0>  // b.none
  407d14:	cbnz	w8, 407fa8 <ferror@plt+0x5c18>
  407d18:	ldr	w1, [x19, #20]
  407d1c:	mov	x0, x20
  407d20:	bl	407098 <ferror@plt+0x4d08>
  407d24:	b	407fa8 <ferror@plt+0x5c18>
  407d28:	adrp	x8, 423000 <ferror@plt+0x20c70>
  407d2c:	ldr	w8, [x8, #1004]
  407d30:	cbnz	w8, 407fec <ferror@plt+0x5c5c>
  407d34:	bl	40c780 <ferror@plt+0xa3f0>
  407d38:	tbnz	w0, #0, 407fec <ferror@plt+0x5c5c>
  407d3c:	adrp	x21, 423000 <ferror@plt+0x20c70>
  407d40:	ldr	w0, [x19, #20]
  407d44:	ldr	x20, [x21, #864]
  407d48:	bl	40ba64 <ferror@plt+0x96d4>
  407d4c:	adrp	x2, 411000 <ferror@plt+0xec70>
  407d50:	mov	x3, x0
  407d54:	add	x2, x2, #0xbe1
  407d58:	mov	x0, x20
  407d5c:	mov	w1, wzr
  407d60:	bl	40d164 <ferror@plt+0xadd4>
  407d64:	ldr	x3, [x21, #864]
  407d68:	adrp	x0, 411000 <ferror@plt+0xec70>
  407d6c:	add	x0, x0, #0x871
  407d70:	mov	w1, #0x6                   	// #6
  407d74:	mov	w2, #0x1                   	// #1
  407d78:	bl	4021b0 <fwrite@plt>
  407d7c:	b	407fec <ferror@plt+0x5c5c>
  407d80:	ldr	w19, [x19, #20]
  407d84:	ldrh	w21, [x20]
  407d88:	mov	x0, xzr
  407d8c:	bl	40c7a0 <ferror@plt+0xa410>
  407d90:	mov	w0, w19
  407d94:	bl	40ba64 <ferror@plt+0x96d4>
  407d98:	adrp	x2, 410000 <ferror@plt+0xdc70>
  407d9c:	adrp	x3, 411000 <ferror@plt+0xec70>
  407da0:	mov	x4, x0
  407da4:	add	x2, x2, #0x878
  407da8:	add	x3, x3, #0xbe1
  407dac:	mov	w0, #0x4                   	// #4
  407db0:	mov	w1, wzr
  407db4:	bl	40cd08 <ferror@plt+0xa978>
  407db8:	adrp	x1, 411000 <ferror@plt+0xec70>
  407dbc:	add	x1, x1, #0x702
  407dc0:	mov	w0, #0x2                   	// #2
  407dc4:	bl	40c7fc <ferror@plt+0xa46c>
  407dc8:	cmp	w21, #0x8
  407dcc:	b.cc	407f98 <ferror@plt+0x5c08>  // b.lo, b.ul, b.last
  407dd0:	adrp	x23, 411000 <ferror@plt+0xec70>
  407dd4:	mov	w19, wzr
  407dd8:	mov	w25, wzr
  407ddc:	sub	w21, w21, #0x4
  407de0:	add	x20, x20, #0x4
  407de4:	adrp	x28, 423000 <ferror@plt+0x20c70>
  407de8:	add	x23, x23, #0x710
  407dec:	b	407e30 <ferror@plt+0x5aa0>
  407df0:	bl	40c7e8 <ferror@plt+0xa458>
  407df4:	adrp	x22, 423000 <ferror@plt+0x20c70>
  407df8:	ldr	x4, [x22, #840]
  407dfc:	adrp	x3, 411000 <ferror@plt+0xec70>
  407e00:	mov	w0, #0x1                   	// #1
  407e04:	mov	w1, #0x6                   	// #6
  407e08:	mov	x2, xzr
  407e0c:	add	x3, x3, #0xbe1
  407e10:	bl	40cd08 <ferror@plt+0xa978>
  407e14:	ldrh	w8, [x20]
  407e18:	add	w8, w8, #0x3
  407e1c:	and	x8, x8, #0x1fffc
  407e20:	sub	w21, w21, w8
  407e24:	cmp	w21, #0x3
  407e28:	add	x20, x20, x8
  407e2c:	b.le	407f98 <ferror@plt+0x5c08>
  407e30:	ldrh	w8, [x20]
  407e34:	subs	w3, w8, #0x4
  407e38:	b.cc	407f98 <ferror@plt+0x5c08>  // b.lo, b.ul, b.last
  407e3c:	cmp	w21, w8
  407e40:	b.lt	407f98 <ferror@plt+0x5c08>  // b.tstop
  407e44:	ldrh	w8, [x20, #2]
  407e48:	cmp	w8, #0x3
  407e4c:	b.ne	407e14 <ferror@plt+0x5a84>  // b.any
  407e50:	add	x2, x20, #0x4
  407e54:	sub	x0, x29, #0x68
  407e58:	mov	w1, #0x3                   	// #3
  407e5c:	bl	40ffb8 <ferror@plt+0xdc28>
  407e60:	ldur	x8, [x29, #-88]
  407e64:	cbz	x8, 407e14 <ferror@plt+0x5a84>
  407e68:	ldur	x9, [x29, #-96]
  407e6c:	ldrh	w27, [x8, #4]
  407e70:	cbz	x9, 407f88 <ferror@plt+0x5bf8>
  407e74:	ldr	w26, [x9, #4]
  407e78:	ldur	x8, [x29, #-80]
  407e7c:	cbz	x8, 407e84 <ferror@plt+0x5af4>
  407e80:	ldrh	w8, [x8, #4]
  407e84:	ldr	w9, [x28, #1004]
  407e88:	tst	w8, #0x10
  407e8c:	csel	w25, w27, w25, eq  // eq = none
  407e90:	csel	w19, w26, w19, eq  // eq = none
  407e94:	tbnz	w8, #4, 407ea4 <ferror@plt+0x5b14>
  407e98:	cbz	w9, 407ea4 <ferror@plt+0x5b14>
  407e9c:	cmp	w9, w27
  407ea0:	b.cc	407f98 <ferror@plt+0x5c08>  // b.lo, b.ul, b.last
  407ea4:	tbnz	w8, #3, 407e14 <ferror@plt+0x5a84>
  407ea8:	cmp	w9, w27
  407eac:	b.hi	407e14 <ferror@plt+0x5a84>  // b.pmore
  407eb0:	mov	x0, xzr
  407eb4:	mov	x22, x28
  407eb8:	bl	40c7a0 <ferror@plt+0xa410>
  407ebc:	mov	x24, x23
  407ec0:	adrp	x23, 410000 <ferror@plt+0xdc70>
  407ec4:	adrp	x2, 411000 <ferror@plt+0xec70>
  407ec8:	add	x23, x23, #0x793
  407ecc:	sub	x0, x29, #0x48
  407ed0:	mov	w1, #0x40                  	// #64
  407ed4:	add	x2, x2, #0x70a
  407ed8:	mov	x3, x23
  407edc:	and	w28, w25, #0xffff
  407ee0:	bl	401ef0 <snprintf@plt>
  407ee4:	mov	w0, #0x4                   	// #4
  407ee8:	mov	w1, #0x6                   	// #6
  407eec:	mov	x2, x23
  407ef0:	mov	x3, x24
  407ef4:	mov	w4, w28
  407ef8:	mov	x23, x24
  407efc:	bl	40ca20 <ferror@plt+0xa690>
  407f00:	cmp	w28, w27
  407f04:	b.eq	407f24 <ferror@plt+0x5b94>  // b.none
  407f08:	adrp	x3, 411000 <ferror@plt+0xec70>
  407f0c:	sub	x2, x29, #0x48
  407f10:	mov	w0, #0x4                   	// #4
  407f14:	mov	w1, #0x6                   	// #6
  407f18:	add	x3, x3, #0x715
  407f1c:	mov	w4, w27
  407f20:	bl	40ca20 <ferror@plt+0xa690>
  407f24:	adrp	x24, 411000 <ferror@plt+0xec70>
  407f28:	adrp	x2, 411000 <ferror@plt+0xec70>
  407f2c:	add	x24, x24, #0x878
  407f30:	sub	x0, x29, #0x48
  407f34:	mov	w1, #0x40                  	// #64
  407f38:	add	x2, x2, #0x70a
  407f3c:	mov	x3, x24
  407f40:	bl	401ef0 <snprintf@plt>
  407f44:	mov	w0, #0x4                   	// #4
  407f48:	mov	w1, #0x6                   	// #6
  407f4c:	mov	x2, x24
  407f50:	mov	x3, x23
  407f54:	mov	w4, w19
  407f58:	bl	40ca20 <ferror@plt+0xa690>
  407f5c:	cmp	w19, w26
  407f60:	mov	x28, x22
  407f64:	b.eq	407df0 <ferror@plt+0x5a60>  // b.none
  407f68:	adrp	x3, 411000 <ferror@plt+0xec70>
  407f6c:	sub	x2, x29, #0x48
  407f70:	mov	w0, #0x4                   	// #4
  407f74:	mov	w1, #0x6                   	// #6
  407f78:	add	x3, x3, #0x715
  407f7c:	mov	w4, w26
  407f80:	bl	40ca20 <ferror@plt+0xa690>
  407f84:	b	407df0 <ferror@plt+0x5a60>
  407f88:	mov	w26, wzr
  407f8c:	ldur	x8, [x29, #-80]
  407f90:	cbnz	x8, 407e80 <ferror@plt+0x5af0>
  407f94:	b	407e84 <ferror@plt+0x5af4>
  407f98:	mov	w0, #0x2                   	// #2
  407f9c:	mov	x1, xzr
  407fa0:	bl	40c86c <ferror@plt+0xa4dc>
  407fa4:	bl	40c7e8 <ferror@plt+0xa458>
  407fa8:	ldr	x4, [x22, #840]
  407fac:	adrp	x3, 411000 <ferror@plt+0xec70>
  407fb0:	add	x3, x3, #0xbe1
  407fb4:	mov	w0, #0x1                   	// #1
  407fb8:	mov	w1, #0x6                   	// #6
  407fbc:	mov	x2, xzr
  407fc0:	bl	40cd08 <ferror@plt+0xa978>
  407fc4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  407fc8:	ldr	x0, [x8, #864]
  407fcc:	bl	4021d0 <fflush@plt>
  407fd0:	b	407fec <ferror@plt+0x5c5c>
  407fd4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  407fd8:	ldr	x0, [x8, #856]
  407fdc:	ldrh	w4, [x19, #6]
  407fe0:	adrp	x1, 411000 <ferror@plt+0xec70>
  407fe4:	add	x1, x1, #0x850
  407fe8:	bl	402360 <fprintf@plt>
  407fec:	mov	w0, wzr
  407ff0:	add	sp, sp, #0x220
  407ff4:	ldp	x20, x19, [sp, #80]
  407ff8:	ldp	x22, x21, [sp, #64]
  407ffc:	ldp	x24, x23, [sp, #48]
  408000:	ldp	x26, x25, [sp, #32]
  408004:	ldp	x28, x27, [sp, #16]
  408008:	ldp	x29, x30, [sp], #96
  40800c:	ret
  408010:	adrp	x8, 423000 <ferror@plt+0x20c70>
  408014:	ldr	x0, [x8, #856]
  408018:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40801c:	add	x1, x1, #0x84a
  408020:	mov	w2, w3
  408024:	bl	402360 <fprintf@plt>
  408028:	mov	w0, #0xffffffff            	// #-1
  40802c:	b	407ff0 <ferror@plt+0x5c60>
  408030:	sub	sp, sp, #0x50
  408034:	stp	x29, x30, [sp, #48]
  408038:	stp	x20, x19, [sp, #64]
  40803c:	ldr	w8, [x0]
  408040:	add	x29, sp, #0x30
  408044:	subs	w3, w8, #0x1c
  408048:	b.mi	4080b8 <ferror@plt+0x5d28>  // b.first
  40804c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  408050:	ldr	w8, [x8, #1008]
  408054:	mov	x20, x0
  408058:	mov	x19, x1
  40805c:	cbz	w8, 40806c <ferror@plt+0x5cdc>
  408060:	ldr	w9, [x20, #20]
  408064:	cmp	w8, w9
  408068:	b.ne	4080a4 <ferror@plt+0x5d14>  // b.any
  40806c:	add	x2, x20, #0x1c
  408070:	mov	x0, sp
  408074:	mov	w1, #0x5                   	// #5
  408078:	bl	40ffb8 <ferror@plt+0xdc28>
  40807c:	ldr	x0, [sp, #16]
  408080:	cbz	x0, 40808c <ferror@plt+0x5cfc>
  408084:	ldr	w1, [x20, #20]
  408088:	bl	4080d8 <ferror@plt+0x5d48>
  40808c:	ldr	x0, [sp, #24]
  408090:	cbz	x0, 40809c <ferror@plt+0x5d0c>
  408094:	ldr	w1, [x20, #20]
  408098:	bl	4080d8 <ferror@plt+0x5d48>
  40809c:	mov	x0, x19
  4080a0:	bl	4021d0 <fflush@plt>
  4080a4:	mov	w0, wzr
  4080a8:	ldp	x20, x19, [sp, #64]
  4080ac:	ldp	x29, x30, [sp, #48]
  4080b0:	add	sp, sp, #0x50
  4080b4:	ret
  4080b8:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4080bc:	ldr	x0, [x8, #856]
  4080c0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4080c4:	add	x1, x1, #0x84a
  4080c8:	mov	w2, w3
  4080cc:	bl	402360 <fprintf@plt>
  4080d0:	mov	w0, #0xffffffff            	// #-1
  4080d4:	b	4080a8 <ferror@plt+0x5d18>
  4080d8:	sub	sp, sp, #0x80
  4080dc:	stp	x29, x30, [sp, #32]
  4080e0:	stp	x28, x27, [sp, #48]
  4080e4:	stp	x26, x25, [sp, #64]
  4080e8:	stp	x24, x23, [sp, #80]
  4080ec:	stp	x22, x21, [sp, #96]
  4080f0:	stp	x20, x19, [sp, #112]
  4080f4:	mov	x2, x0
  4080f8:	ldrh	w8, [x2], #4
  4080fc:	mov	w19, w1
  408100:	add	x0, sp, #0x8
  408104:	mov	w1, #0x2                   	// #2
  408108:	sub	w3, w8, #0x4
  40810c:	add	x29, sp, #0x20
  408110:	bl	40ffb8 <ferror@plt+0xdc28>
  408114:	ldr	x9, [sp, #16]
  408118:	cbz	x9, 408348 <ferror@plt+0x5fb8>
  40811c:	ldrh	w10, [x9]
  408120:	cmp	w10, #0x8
  408124:	b.cc	408348 <ferror@plt+0x5fb8>  // b.lo, b.ul, b.last
  408128:	adrp	x27, 411000 <ferror@plt+0xec70>
  40812c:	adrp	x28, 411000 <ferror@plt+0xec70>
  408130:	adrp	x21, 411000 <ferror@plt+0xec70>
  408134:	adrp	x20, 411000 <ferror@plt+0xec70>
  408138:	mov	w8, wzr
  40813c:	add	x22, x9, #0x4
  408140:	sub	w23, w10, #0x4
  408144:	adrp	x24, 423000 <ferror@plt+0x20c70>
  408148:	mov	w25, #0x21                  	// #33
  40814c:	add	x27, x27, #0x8c0
  408150:	add	x28, x28, #0x8cf
  408154:	add	x21, x21, #0x8d8
  408158:	add	x20, x20, #0x8fa
  40815c:	b	4081fc <ferror@plt+0x5e6c>
  408160:	mov	w0, #0x2                   	// #2
  408164:	mov	x1, xzr
  408168:	bl	40c86c <ferror@plt+0xa4dc>
  40816c:	ldur	x4, [x22, #4]
  408170:	adrp	x2, 411000 <ferror@plt+0xec70>
  408174:	adrp	x3, 411000 <ferror@plt+0xec70>
  408178:	mov	w0, #0x4                   	// #4
  40817c:	mov	w1, #0x6                   	// #6
  408180:	add	x2, x2, #0x889
  408184:	add	x3, x3, #0x892
  408188:	bl	40cb34 <ferror@plt+0xa7a4>
  40818c:	ldur	x4, [x22, #12]
  408190:	adrp	x2, 411000 <ferror@plt+0xec70>
  408194:	mov	w0, #0x4                   	// #4
  408198:	mov	w1, #0x6                   	// #6
  40819c:	add	x2, x2, #0x8b5
  4081a0:	mov	x3, x27
  4081a4:	bl	40cb34 <ferror@plt+0xa7a4>
  4081a8:	ldur	x4, [x22, #20]
  4081ac:	mov	w0, #0x4                   	// #4
  4081b0:	mov	w1, #0x6                   	// #6
  4081b4:	mov	x2, x28
  4081b8:	mov	x3, x21
  4081bc:	bl	40cb34 <ferror@plt+0xa7a4>
  4081c0:	ldur	x4, [x22, #28]
  4081c4:	mov	w0, #0x4                   	// #4
  4081c8:	mov	w1, #0x6                   	// #6
  4081cc:	mov	x2, x20
  4081d0:	mov	x3, x27
  4081d4:	bl	40cb34 <ferror@plt+0xa7a4>
  4081d8:	bl	40c7e8 <ferror@plt+0xa458>
  4081dc:	ldrh	w9, [x22]
  4081e0:	mov	w8, #0x1                   	// #1
  4081e4:	add	w9, w9, #0x3
  4081e8:	and	w9, w9, #0x1fffc
  4081ec:	sub	w23, w23, w9
  4081f0:	cmp	w23, #0x3
  4081f4:	add	x22, x22, x9
  4081f8:	b.le	408334 <ferror@plt+0x5fa4>
  4081fc:	ldrh	w9, [x22]
  408200:	cmp	w9, #0x4
  408204:	b.cc	408334 <ferror@plt+0x5fa4>  // b.lo, b.ul, b.last
  408208:	cmp	w23, w9
  40820c:	b.lt	408334 <ferror@plt+0x5fa4>  // b.tstop
  408210:	ldrh	w10, [x22, #2]
  408214:	cmp	w10, #0x1
  408218:	b.ne	4081e4 <ferror@plt+0x5e54>  // b.any
  40821c:	ldr	w10, [x24, #1004]
  408220:	cbz	w10, 408230 <ferror@plt+0x5ea0>
  408224:	ldrh	w11, [x22, #36]
  408228:	cmp	w10, w11
  40822c:	b.ne	4081e4 <ferror@plt+0x5e54>  // b.any
  408230:	ldrh	w10, [x22, #38]
  408234:	and	w10, w10, w25
  408238:	cmp	w10, #0x1
  40823c:	b.eq	4081e4 <ferror@plt+0x5e54>  // b.none
  408240:	tbz	w8, #0, 408268 <ferror@plt+0x5ed8>
  408244:	adrp	x3, 411000 <ferror@plt+0xec70>
  408248:	adrp	x4, 412000 <ferror@plt+0xfc70>
  40824c:	mov	w0, #0x1                   	// #1
  408250:	mov	w1, #0x6                   	// #6
  408254:	mov	x2, xzr
  408258:	add	x3, x3, #0x87e
  40825c:	add	x4, x4, #0x5fe
  408260:	bl	40cd08 <ferror@plt+0xa978>
  408264:	b	4082a8 <ferror@plt+0x5f18>
  408268:	mov	x0, xzr
  40826c:	bl	40c7a0 <ferror@plt+0xa410>
  408270:	mov	w0, w19
  408274:	bl	40ba64 <ferror@plt+0x96d4>
  408278:	adrp	x2, 410000 <ferror@plt+0xdc70>
  40827c:	adrp	x3, 411000 <ferror@plt+0xec70>
  408280:	mov	x4, x0
  408284:	mov	w0, #0x4                   	// #4
  408288:	mov	w1, wzr
  40828c:	add	x2, x2, #0x878
  408290:	add	x3, x3, #0x87e
  408294:	bl	40cd08 <ferror@plt+0xa978>
  408298:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40829c:	mov	w0, #0x2                   	// #2
  4082a0:	add	x1, x1, #0x58b
  4082a4:	bl	40c7fc <ferror@plt+0xa46c>
  4082a8:	mov	x0, xzr
  4082ac:	bl	40c7a0 <ferror@plt+0xa410>
  4082b0:	ldrh	w4, [x22, #36]
  4082b4:	adrp	x2, 411000 <ferror@plt+0xec70>
  4082b8:	adrp	x3, 411000 <ferror@plt+0xec70>
  4082bc:	mov	w0, #0x4                   	// #4
  4082c0:	mov	w1, #0x6                   	// #6
  4082c4:	add	x2, x2, #0x72f
  4082c8:	add	x3, x3, #0x884
  4082cc:	bl	40c9c0 <ferror@plt+0xa630>
  4082d0:	ldrh	w26, [x22, #38]
  4082d4:	cbz	w26, 40816c <ferror@plt+0x5ddc>
  4082d8:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4082dc:	mov	w0, #0x2                   	// #2
  4082e0:	add	x1, x1, #0x983
  4082e4:	bl	40c7fc <ferror@plt+0xa46c>
  4082e8:	tbz	w26, #1, 40830c <ferror@plt+0x5f7c>
  4082ec:	adrp	x3, 411000 <ferror@plt+0xec70>
  4082f0:	adrp	x4, 411000 <ferror@plt+0xec70>
  4082f4:	mov	w0, #0x4                   	// #4
  4082f8:	mov	w1, #0x6                   	// #6
  4082fc:	mov	x2, xzr
  408300:	add	x3, x3, #0xbe0
  408304:	add	x4, x4, #0x719
  408308:	bl	40cd08 <ferror@plt+0xa978>
  40830c:	tbz	w26, #2, 408160 <ferror@plt+0x5dd0>
  408310:	adrp	x3, 411000 <ferror@plt+0xec70>
  408314:	adrp	x4, 411000 <ferror@plt+0xec70>
  408318:	mov	w0, #0x4                   	// #4
  40831c:	mov	w1, #0x6                   	// #6
  408320:	mov	x2, xzr
  408324:	add	x3, x3, #0xbe0
  408328:	add	x4, x4, #0x71e
  40832c:	bl	40cd08 <ferror@plt+0xa978>
  408330:	b	408160 <ferror@plt+0x5dd0>
  408334:	tbz	w8, #0, 408348 <ferror@plt+0x5fb8>
  408338:	mov	w0, #0x2                   	// #2
  40833c:	mov	x1, xzr
  408340:	bl	40c86c <ferror@plt+0xa4dc>
  408344:	bl	40c7e8 <ferror@plt+0xa458>
  408348:	ldp	x20, x19, [sp, #112]
  40834c:	ldp	x22, x21, [sp, #96]
  408350:	ldp	x24, x23, [sp, #80]
  408354:	ldp	x26, x25, [sp, #64]
  408358:	ldp	x28, x27, [sp, #48]
  40835c:	ldp	x29, x30, [sp, #32]
  408360:	add	sp, sp, #0x80
  408364:	ret
  408368:	sub	sp, sp, #0x110
  40836c:	stp	x20, x19, [sp, #256]
  408370:	mov	x19, x2
  408374:	mov	x20, x1
  408378:	adrp	x2, 411000 <ferror@plt+0xec70>
  40837c:	mov	x3, x0
  408380:	add	x2, x2, #0xb36
  408384:	add	x0, sp, #0x60
  408388:	mov	w1, #0x80                  	// #128
  40838c:	mov	x4, x20
  408390:	stp	x29, x30, [sp, #224]
  408394:	stp	x28, x21, [sp, #240]
  408398:	add	x29, sp, #0xe0
  40839c:	bl	401ef0 <snprintf@plt>
  4083a0:	cmp	w0, #0x1
  4083a4:	b.lt	408450 <ferror@plt+0x60c0>  // b.tstop
  4083a8:	cmp	w0, #0x80
  4083ac:	b.cs	408450 <ferror@plt+0x60c0>  // b.hs, b.nlast
  4083b0:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4083b4:	add	x1, x1, #0x23a
  4083b8:	add	x0, sp, #0x60
  4083bc:	bl	4021f0 <fopen64@plt>
  4083c0:	cbz	x0, 408474 <ferror@plt+0x60e4>
  4083c4:	mov	x21, x0
  4083c8:	add	x0, sp, #0x10
  4083cc:	mov	w1, #0x50                  	// #80
  4083d0:	mov	x2, x21
  4083d4:	bl	402370 <fgets@plt>
  4083d8:	cbz	x0, 4084a8 <ferror@plt+0x6118>
  4083dc:	add	x0, sp, #0x10
  4083e0:	mov	w1, #0xa                   	// #10
  4083e4:	add	x20, sp, #0x10
  4083e8:	bl	402190 <strchr@plt>
  4083ec:	cbz	x0, 4083f4 <ferror@plt+0x6064>
  4083f0:	strb	wzr, [x0]
  4083f4:	mov	x0, x21
  4083f8:	bl	401f30 <fclose@plt>
  4083fc:	add	x0, sp, #0x10
  408400:	add	x1, sp, #0x8
  408404:	mov	w2, wzr
  408408:	bl	4020f0 <strtol@plt>
  40840c:	ldr	x8, [sp, #8]
  408410:	cmp	x20, x8
  408414:	b.eq	4084d4 <ferror@plt+0x6144>  // b.none
  408418:	ldrb	w8, [x8]
  40841c:	cbnz	w8, 4084d4 <ferror@plt+0x6144>
  408420:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  408424:	add	x8, x0, x8
  408428:	mov	x20, x0
  40842c:	cmp	x8, #0x1
  408430:	b.hi	408444 <ferror@plt+0x60b4>  // b.pmore
  408434:	bl	402300 <__errno_location@plt>
  408438:	ldr	w8, [x0]
  40843c:	cmp	w8, #0x22
  408440:	b.eq	4084f4 <ferror@plt+0x6164>  // b.none
  408444:	mov	w0, wzr
  408448:	str	x20, [x19]
  40844c:	b	408540 <ferror@plt+0x61b0>
  408450:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  408454:	ldr	x8, [x8, #3992]
  408458:	adrp	x0, 411000 <ferror@plt+0xec70>
  40845c:	add	x0, x0, #0xb4b
  408460:	mov	w1, #0x26                  	// #38
  408464:	ldr	x3, [x8]
  408468:	mov	w2, #0x1                   	// #1
  40846c:	bl	4021b0 <fwrite@plt>
  408470:	b	40853c <ferror@plt+0x61ac>
  408474:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  408478:	ldr	x8, [x8, #3992]
  40847c:	ldr	x19, [x8]
  408480:	bl	402300 <__errno_location@plt>
  408484:	ldr	w0, [x0]
  408488:	bl	402050 <strerror@plt>
  40848c:	adrp	x1, 411000 <ferror@plt+0xec70>
  408490:	mov	x3, x0
  408494:	add	x1, x1, #0xb72
  408498:	add	x2, sp, #0x60
  40849c:	mov	x0, x19
  4084a0:	bl	402360 <fprintf@plt>
  4084a4:	b	40853c <ferror@plt+0x61ac>
  4084a8:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  4084ac:	ldr	x8, [x8, #3992]
  4084b0:	adrp	x1, 411000 <ferror@plt+0xec70>
  4084b4:	add	x1, x1, #0xb80
  4084b8:	add	x3, sp, #0x60
  4084bc:	ldr	x0, [x8]
  4084c0:	mov	x2, x20
  4084c4:	bl	402360 <fprintf@plt>
  4084c8:	mov	x0, x21
  4084cc:	bl	401f30 <fclose@plt>
  4084d0:	b	408520 <ferror@plt+0x6190>
  4084d4:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  4084d8:	ldr	x8, [x8, #3992]
  4084dc:	adrp	x1, 411000 <ferror@plt+0xec70>
  4084e0:	add	x1, x1, #0xbaf
  4084e4:	add	x2, sp, #0x10
  4084e8:	ldr	x0, [x8]
  4084ec:	add	x3, sp, #0x60
  4084f0:	b	40851c <ferror@plt+0x618c>
  4084f4:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  4084f8:	ldr	x8, [x8, #3992]
  4084fc:	mov	w0, #0x22                  	// #34
  408500:	ldr	x19, [x8]
  408504:	bl	402050 <strerror@plt>
  408508:	adrp	x1, 411000 <ferror@plt+0xec70>
  40850c:	mov	x3, x0
  408510:	add	x1, x1, #0xbd6
  408514:	add	x2, sp, #0x60
  408518:	mov	x0, x19
  40851c:	bl	402360 <fprintf@plt>
  408520:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  408524:	ldr	x8, [x8, #3992]
  408528:	adrp	x1, 411000 <ferror@plt+0xec70>
  40852c:	add	x1, x1, #0xbe4
  408530:	add	x2, sp, #0x60
  408534:	ldr	x0, [x8]
  408538:	bl	402360 <fprintf@plt>
  40853c:	mov	w0, #0xffffffff            	// #-1
  408540:	ldp	x20, x19, [sp, #256]
  408544:	ldp	x28, x21, [sp, #240]
  408548:	ldp	x29, x30, [sp, #224]
  40854c:	add	sp, sp, #0x110
  408550:	ret
  408554:	sub	w8, w0, #0x41
  408558:	and	w8, w8, #0xff
  40855c:	cmp	w8, #0x6
  408560:	and	w8, w0, #0xff
  408564:	b.cs	408574 <ferror@plt+0x61e4>  // b.hs, b.nlast
  408568:	mov	w9, #0xffffffc9            	// #-55
  40856c:	add	w0, w9, w8
  408570:	ret
  408574:	sub	w9, w0, #0x61
  408578:	and	w9, w9, #0xff
  40857c:	cmp	w9, #0x6
  408580:	b.cs	408590 <ferror@plt+0x6200>  // b.hs, b.nlast
  408584:	mov	w9, #0xffffffa9            	// #-87
  408588:	add	w0, w9, w8
  40858c:	ret
  408590:	sub	w9, w0, #0x30
  408594:	and	w9, w9, #0xff
  408598:	sub	w8, w8, #0x30
  40859c:	cmp	w9, #0xa
  4085a0:	csinv	w0, w8, wzr, cc  // cc = lo, ul, last
  4085a4:	ret
  4085a8:	sub	sp, sp, #0x30
  4085ac:	stp	x29, x30, [sp, #16]
  4085b0:	stp	x20, x19, [sp, #32]
  4085b4:	add	x29, sp, #0x10
  4085b8:	cbz	x1, 4085f8 <ferror@plt+0x6268>
  4085bc:	ldrb	w8, [x1]
  4085c0:	mov	x20, x1
  4085c4:	cbz	w8, 4085f8 <ferror@plt+0x6268>
  4085c8:	mov	x19, x0
  4085cc:	add	x1, sp, #0x8
  4085d0:	mov	x0, x20
  4085d4:	bl	4020f0 <strtol@plt>
  4085d8:	ldr	x9, [sp, #8]
  4085dc:	mov	x8, x0
  4085e0:	mov	w0, #0xffffffff            	// #-1
  4085e4:	cbz	x9, 4085fc <ferror@plt+0x626c>
  4085e8:	cmp	x9, x20
  4085ec:	b.eq	4085fc <ferror@plt+0x626c>  // b.none
  4085f0:	ldrb	w9, [x9]
  4085f4:	cbz	w9, 40860c <ferror@plt+0x627c>
  4085f8:	mov	w0, #0xffffffff            	// #-1
  4085fc:	ldp	x20, x19, [sp, #32]
  408600:	ldp	x29, x30, [sp, #16]
  408604:	add	sp, sp, #0x30
  408608:	ret
  40860c:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  408610:	add	x9, x8, x9
  408614:	cmp	x9, #0x2
  408618:	mov	w0, #0xffffffff            	// #-1
  40861c:	b.cc	4085fc <ferror@plt+0x626c>  // b.lo, b.ul, b.last
  408620:	mov	w9, #0x80000000            	// #-2147483648
  408624:	add	x9, x8, x9
  408628:	lsr	x9, x9, #32
  40862c:	cbnz	x9, 4085fc <ferror@plt+0x626c>
  408630:	mov	w0, wzr
  408634:	str	w8, [x19]
  408638:	b	4085fc <ferror@plt+0x626c>
  40863c:	rev	w8, w0
  408640:	neg	w9, w8
  408644:	bics	wzr, w9, w8
  408648:	b.eq	408654 <ferror@plt+0x62c4>  // b.none
  40864c:	mov	w0, #0xffffffff            	// #-1
  408650:	ret
  408654:	cbz	w0, 408668 <ferror@plt+0x62d8>
  408658:	mov	w0, wzr
  40865c:	lsl	w8, w8, #1
  408660:	add	w0, w0, #0x1
  408664:	cbnz	w8, 40865c <ferror@plt+0x62cc>
  408668:	ret
  40866c:	sub	sp, sp, #0x30
  408670:	stp	x29, x30, [sp, #16]
  408674:	stp	x20, x19, [sp, #32]
  408678:	add	x29, sp, #0x10
  40867c:	cbz	x1, 4086d4 <ferror@plt+0x6344>
  408680:	ldrb	w8, [x1]
  408684:	mov	x20, x1
  408688:	cbz	w8, 4086d4 <ferror@plt+0x6344>
  40868c:	mov	x19, x0
  408690:	add	x1, sp, #0x8
  408694:	mov	x0, x20
  408698:	bl	401dd0 <strtoul@plt>
  40869c:	ldr	x9, [sp, #8]
  4086a0:	mov	x8, x0
  4086a4:	mov	w0, #0xffffffff            	// #-1
  4086a8:	cbz	x9, 4086d8 <ferror@plt+0x6348>
  4086ac:	cmp	x9, x20
  4086b0:	b.eq	4086d8 <ferror@plt+0x6348>  // b.none
  4086b4:	ldrb	w9, [x9]
  4086b8:	mov	w0, #0xffffffff            	// #-1
  4086bc:	cbnz	w9, 4086d8 <ferror@plt+0x6348>
  4086c0:	lsr	x9, x8, #32
  4086c4:	cbnz	x9, 4086d8 <ferror@plt+0x6348>
  4086c8:	mov	w0, wzr
  4086cc:	str	w8, [x19]
  4086d0:	b	4086d8 <ferror@plt+0x6348>
  4086d4:	mov	w0, #0xffffffff            	// #-1
  4086d8:	ldp	x20, x19, [sp, #32]
  4086dc:	ldp	x29, x30, [sp, #16]
  4086e0:	add	sp, sp, #0x30
  4086e4:	ret
  4086e8:	sub	sp, sp, #0x50
  4086ec:	stp	x22, x21, [sp, #48]
  4086f0:	mov	x22, x1
  4086f4:	stp	x20, x19, [sp, #64]
  4086f8:	mov	x19, x0
  4086fc:	mov	w1, #0x2e                  	// #46
  408700:	mov	x0, x22
  408704:	str	d8, [sp, #16]
  408708:	stp	x29, x30, [sp, #24]
  40870c:	str	x23, [sp, #40]
  408710:	add	x29, sp, #0x10
  408714:	mov	x21, x2
  408718:	bl	402190 <strchr@plt>
  40871c:	add	x1, sp, #0x8
  408720:	cbz	x0, 408780 <ferror@plt+0x63f0>
  408724:	mov	x0, x22
  408728:	bl	401e30 <strtod@plt>
  40872c:	fcmp	d0, #0.0
  408730:	b.mi	408854 <ferror@plt+0x64c4>  // b.first
  408734:	ldr	x20, [sp, #8]
  408738:	mov	w0, #0xffffffff            	// #-1
  40873c:	cbz	x20, 408888 <ferror@plt+0x64f8>
  408740:	cmp	x20, x22
  408744:	b.eq	408888 <ferror@plt+0x64f8>  // b.none
  408748:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  40874c:	mov	v8.16b, v0.16b
  408750:	fmov	d0, x8
  408754:	fcmp	d8, d0
  408758:	b.ne	408774 <ferror@plt+0x63e4>  // b.any
  40875c:	bl	402300 <__errno_location@plt>
  408760:	ldr	w8, [x0]
  408764:	cmp	w8, #0x22
  408768:	b.eq	408854 <ferror@plt+0x64c4>  // b.none
  40876c:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  408770:	fmov	d8, x8
  408774:	cmp	x20, x22
  408778:	b.ne	4087c8 <ferror@plt+0x6438>  // b.any
  40877c:	b	408854 <ferror@plt+0x64c4>
  408780:	mov	x0, x22
  408784:	mov	w2, wzr
  408788:	bl	401dd0 <strtoul@plt>
  40878c:	ldr	x20, [sp, #8]
  408790:	mov	x23, x0
  408794:	mov	w0, #0xffffffff            	// #-1
  408798:	cbz	x20, 408888 <ferror@plt+0x64f8>
  40879c:	cmp	x20, x22
  4087a0:	b.eq	408888 <ferror@plt+0x64f8>  // b.none
  4087a4:	cmn	x23, #0x1
  4087a8:	b.ne	4087bc <ferror@plt+0x642c>  // b.any
  4087ac:	bl	402300 <__errno_location@plt>
  4087b0:	ldr	w8, [x0]
  4087b4:	cmp	w8, #0x22
  4087b8:	b.eq	408854 <ferror@plt+0x64c4>  // b.none
  4087bc:	ucvtf	d8, x23
  4087c0:	cmp	x20, x22
  4087c4:	b.eq	408854 <ferror@plt+0x64c4>  // b.none
  4087c8:	mov	w8, #0x1                   	// #1
  4087cc:	str	w8, [x21]
  4087d0:	ldrb	w8, [x20]
  4087d4:	cbz	w8, 40886c <ferror@plt+0x64dc>
  4087d8:	adrp	x1, 411000 <ferror@plt+0xec70>
  4087dc:	add	x1, x1, #0xbe2
  4087e0:	mov	x0, x20
  4087e4:	str	wzr, [x21]
  4087e8:	bl	402000 <strcasecmp@plt>
  4087ec:	cbz	w0, 40885c <ferror@plt+0x64cc>
  4087f0:	adrp	x1, 411000 <ferror@plt+0xec70>
  4087f4:	add	x1, x1, #0xbf9
  4087f8:	mov	x0, x20
  4087fc:	bl	402000 <strcasecmp@plt>
  408800:	cbz	w0, 40885c <ferror@plt+0x64cc>
  408804:	adrp	x1, 411000 <ferror@plt+0xec70>
  408808:	add	x1, x1, #0xbfe
  40880c:	mov	x0, x20
  408810:	bl	402000 <strcasecmp@plt>
  408814:	cbz	w0, 40885c <ferror@plt+0x64cc>
  408818:	adrp	x1, 411000 <ferror@plt+0xec70>
  40881c:	add	x1, x1, #0xf5e
  408820:	mov	x0, x20
  408824:	bl	402000 <strcasecmp@plt>
  408828:	cbz	w0, 40886c <ferror@plt+0x64dc>
  40882c:	adrp	x1, 411000 <ferror@plt+0xec70>
  408830:	add	x1, x1, #0xbf8
  408834:	mov	x0, x20
  408838:	bl	402000 <strcasecmp@plt>
  40883c:	cbz	w0, 40886c <ferror@plt+0x64dc>
  408840:	adrp	x1, 411000 <ferror@plt+0xec70>
  408844:	add	x1, x1, #0xbfd
  408848:	mov	x0, x20
  40884c:	bl	402000 <strcasecmp@plt>
  408850:	cbz	w0, 40886c <ferror@plt+0x64dc>
  408854:	mov	w0, #0xffffffff            	// #-1
  408858:	b	408888 <ferror@plt+0x64f8>
  40885c:	mov	x8, #0x400000000000        	// #70368744177664
  408860:	movk	x8, #0x408f, lsl #48
  408864:	fmov	d0, x8
  408868:	fmul	d8, d8, d0
  40886c:	fcvtzu	w8, d8
  408870:	ucvtf	d0, w8
  408874:	fcmp	d8, d0
  408878:	cset	w9, gt
  40887c:	add	w8, w9, w8
  408880:	mov	w0, wzr
  408884:	str	w8, [x19]
  408888:	ldp	x20, x19, [sp, #64]
  40888c:	ldp	x22, x21, [sp, #48]
  408890:	ldr	x23, [sp, #40]
  408894:	ldp	x29, x30, [sp, #24]
  408898:	ldr	d8, [sp, #16]
  40889c:	add	sp, sp, #0x50
  4088a0:	ret
  4088a4:	stp	x29, x30, [sp, #-48]!
  4088a8:	str	x21, [sp, #16]
  4088ac:	stp	x20, x19, [sp, #32]
  4088b0:	mov	x29, sp
  4088b4:	cbz	x1, 4088f4 <ferror@plt+0x6564>
  4088b8:	ldrb	w8, [x1]
  4088bc:	mov	x21, x1
  4088c0:	cbz	w8, 4088f4 <ferror@plt+0x6564>
  4088c4:	mov	x19, x0
  4088c8:	add	x1, x29, #0x18
  4088cc:	mov	x0, x21
  4088d0:	bl	4021a0 <strtoull@plt>
  4088d4:	ldr	x8, [x29, #24]
  4088d8:	mov	x20, x0
  4088dc:	mov	w0, #0xffffffff            	// #-1
  4088e0:	cbz	x8, 4088f8 <ferror@plt+0x6568>
  4088e4:	cmp	x8, x21
  4088e8:	b.eq	4088f8 <ferror@plt+0x6568>  // b.none
  4088ec:	ldrb	w8, [x8]
  4088f0:	cbz	w8, 408908 <ferror@plt+0x6578>
  4088f4:	mov	w0, #0xffffffff            	// #-1
  4088f8:	ldp	x20, x19, [sp, #32]
  4088fc:	ldr	x21, [sp, #16]
  408900:	ldp	x29, x30, [sp], #48
  408904:	ret
  408908:	cmn	x20, #0x1
  40890c:	b.ne	408920 <ferror@plt+0x6590>  // b.any
  408910:	bl	402300 <__errno_location@plt>
  408914:	ldr	w8, [x0]
  408918:	cmp	w8, #0x22
  40891c:	b.eq	4088f4 <ferror@plt+0x6564>  // b.none
  408920:	mov	w0, wzr
  408924:	str	x20, [x19]
  408928:	b	4088f8 <ferror@plt+0x6568>
  40892c:	sub	sp, sp, #0x30
  408930:	stp	x29, x30, [sp, #16]
  408934:	stp	x20, x19, [sp, #32]
  408938:	add	x29, sp, #0x10
  40893c:	cbz	x1, 408994 <ferror@plt+0x6604>
  408940:	ldrb	w8, [x1]
  408944:	mov	x20, x1
  408948:	cbz	w8, 408994 <ferror@plt+0x6604>
  40894c:	mov	x19, x0
  408950:	add	x1, sp, #0x8
  408954:	mov	x0, x20
  408958:	bl	401dd0 <strtoul@plt>
  40895c:	ldr	x9, [sp, #8]
  408960:	mov	x8, x0
  408964:	mov	w0, #0xffffffff            	// #-1
  408968:	cbz	x9, 408998 <ferror@plt+0x6608>
  40896c:	cmp	x9, x20
  408970:	b.eq	408998 <ferror@plt+0x6608>  // b.none
  408974:	ldrb	w9, [x9]
  408978:	mov	w0, #0xffffffff            	// #-1
  40897c:	cbnz	w9, 408998 <ferror@plt+0x6608>
  408980:	lsr	x9, x8, #32
  408984:	cbnz	x9, 408998 <ferror@plt+0x6608>
  408988:	mov	w0, wzr
  40898c:	str	w8, [x19]
  408990:	b	408998 <ferror@plt+0x6608>
  408994:	mov	w0, #0xffffffff            	// #-1
  408998:	ldp	x20, x19, [sp, #32]
  40899c:	ldp	x29, x30, [sp, #16]
  4089a0:	add	sp, sp, #0x30
  4089a4:	ret
  4089a8:	sub	sp, sp, #0x30
  4089ac:	stp	x29, x30, [sp, #16]
  4089b0:	stp	x20, x19, [sp, #32]
  4089b4:	add	x29, sp, #0x10
  4089b8:	cbz	x1, 408a10 <ferror@plt+0x6680>
  4089bc:	ldrb	w8, [x1]
  4089c0:	mov	x20, x1
  4089c4:	cbz	w8, 408a10 <ferror@plt+0x6680>
  4089c8:	mov	x19, x0
  4089cc:	add	x1, sp, #0x8
  4089d0:	mov	x0, x20
  4089d4:	bl	401dd0 <strtoul@plt>
  4089d8:	ldr	x9, [sp, #8]
  4089dc:	mov	x8, x0
  4089e0:	mov	w0, #0xffffffff            	// #-1
  4089e4:	cbz	x9, 408a14 <ferror@plt+0x6684>
  4089e8:	cmp	x9, x20
  4089ec:	b.eq	408a14 <ferror@plt+0x6684>  // b.none
  4089f0:	ldrb	w9, [x9]
  4089f4:	mov	w0, #0xffffffff            	// #-1
  4089f8:	cbnz	w9, 408a14 <ferror@plt+0x6684>
  4089fc:	lsr	x9, x8, #16
  408a00:	cbnz	x9, 408a14 <ferror@plt+0x6684>
  408a04:	mov	w0, wzr
  408a08:	strh	w8, [x19]
  408a0c:	b	408a14 <ferror@plt+0x6684>
  408a10:	mov	w0, #0xffffffff            	// #-1
  408a14:	ldp	x20, x19, [sp, #32]
  408a18:	ldp	x29, x30, [sp, #16]
  408a1c:	add	sp, sp, #0x30
  408a20:	ret
  408a24:	sub	sp, sp, #0x30
  408a28:	stp	x29, x30, [sp, #16]
  408a2c:	stp	x20, x19, [sp, #32]
  408a30:	add	x29, sp, #0x10
  408a34:	cbz	x1, 408a8c <ferror@plt+0x66fc>
  408a38:	ldrb	w8, [x1]
  408a3c:	mov	x20, x1
  408a40:	cbz	w8, 408a8c <ferror@plt+0x66fc>
  408a44:	mov	x19, x0
  408a48:	add	x1, sp, #0x8
  408a4c:	mov	x0, x20
  408a50:	bl	401dd0 <strtoul@plt>
  408a54:	ldr	x9, [sp, #8]
  408a58:	mov	x8, x0
  408a5c:	mov	w0, #0xffffffff            	// #-1
  408a60:	cbz	x9, 408a90 <ferror@plt+0x6700>
  408a64:	cmp	x9, x20
  408a68:	b.eq	408a90 <ferror@plt+0x6700>  // b.none
  408a6c:	ldrb	w9, [x9]
  408a70:	mov	w0, #0xffffffff            	// #-1
  408a74:	cbnz	w9, 408a90 <ferror@plt+0x6700>
  408a78:	cmp	x8, #0xff
  408a7c:	b.hi	408a90 <ferror@plt+0x6700>  // b.pmore
  408a80:	mov	w0, wzr
  408a84:	strb	w8, [x19]
  408a88:	b	408a90 <ferror@plt+0x6700>
  408a8c:	mov	w0, #0xffffffff            	// #-1
  408a90:	ldp	x20, x19, [sp, #32]
  408a94:	ldp	x29, x30, [sp, #16]
  408a98:	add	sp, sp, #0x30
  408a9c:	ret
  408aa0:	sub	sp, sp, #0x40
  408aa4:	stp	x29, x30, [sp, #16]
  408aa8:	stp	x22, x21, [sp, #32]
  408aac:	stp	x20, x19, [sp, #48]
  408ab0:	add	x29, sp, #0x10
  408ab4:	mov	w22, w2
  408ab8:	mov	x21, x1
  408abc:	mov	x19, x0
  408ac0:	bl	402300 <__errno_location@plt>
  408ac4:	str	wzr, [x0]
  408ac8:	cbz	x21, 408b08 <ferror@plt+0x6778>
  408acc:	ldrb	w8, [x21]
  408ad0:	cbz	w8, 408b08 <ferror@plt+0x6778>
  408ad4:	mov	x20, x0
  408ad8:	add	x1, sp, #0x8
  408adc:	mov	x0, x21
  408ae0:	mov	w2, w22
  408ae4:	bl	401e20 <strtoll@plt>
  408ae8:	ldr	x9, [sp, #8]
  408aec:	mov	x8, x0
  408af0:	mov	w0, #0xffffffff            	// #-1
  408af4:	cbz	x9, 408b0c <ferror@plt+0x677c>
  408af8:	cmp	x9, x21
  408afc:	b.eq	408b0c <ferror@plt+0x677c>  // b.none
  408b00:	ldrb	w9, [x9]
  408b04:	cbz	w9, 408b20 <ferror@plt+0x6790>
  408b08:	mov	w0, #0xffffffff            	// #-1
  408b0c:	ldp	x20, x19, [sp, #48]
  408b10:	ldp	x22, x21, [sp, #32]
  408b14:	ldp	x29, x30, [sp, #16]
  408b18:	add	sp, sp, #0x40
  408b1c:	ret
  408b20:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  408b24:	add	x9, x8, x9
  408b28:	cmp	x9, #0x1
  408b2c:	b.hi	408b3c <ferror@plt+0x67ac>  // b.pmore
  408b30:	ldr	w9, [x20]
  408b34:	cmp	w9, #0x22
  408b38:	b.eq	408b08 <ferror@plt+0x6778>  // b.none
  408b3c:	mov	w0, wzr
  408b40:	str	x8, [x19]
  408b44:	b	408b0c <ferror@plt+0x677c>
  408b48:	stp	x29, x30, [sp, #-48]!
  408b4c:	str	x21, [sp, #16]
  408b50:	stp	x20, x19, [sp, #32]
  408b54:	mov	x29, sp
  408b58:	mov	w21, w2
  408b5c:	mov	x20, x1
  408b60:	mov	x19, x0
  408b64:	bl	402300 <__errno_location@plt>
  408b68:	str	wzr, [x0]
  408b6c:	cbz	x20, 408ba8 <ferror@plt+0x6818>
  408b70:	ldrb	w8, [x20]
  408b74:	cbz	w8, 408ba8 <ferror@plt+0x6818>
  408b78:	add	x1, x29, #0x18
  408b7c:	mov	x0, x20
  408b80:	mov	w2, w21
  408b84:	bl	4020f0 <strtol@plt>
  408b88:	ldr	x9, [x29, #24]
  408b8c:	mov	x8, x0
  408b90:	mov	w0, #0xffffffff            	// #-1
  408b94:	cbz	x9, 408bac <ferror@plt+0x681c>
  408b98:	cmp	x9, x20
  408b9c:	b.eq	408bac <ferror@plt+0x681c>  // b.none
  408ba0:	ldrb	w9, [x9]
  408ba4:	cbz	w9, 408bbc <ferror@plt+0x682c>
  408ba8:	mov	w0, #0xffffffff            	// #-1
  408bac:	ldp	x20, x19, [sp, #32]
  408bb0:	ldr	x21, [sp, #16]
  408bb4:	ldp	x29, x30, [sp], #48
  408bb8:	ret
  408bbc:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  408bc0:	add	x9, x8, x9
  408bc4:	cmp	x9, #0x2
  408bc8:	mov	w0, #0xffffffff            	// #-1
  408bcc:	b.cc	408bac <ferror@plt+0x681c>  // b.lo, b.ul, b.last
  408bd0:	mov	w9, #0x80000000            	// #-2147483648
  408bd4:	add	x9, x8, x9
  408bd8:	lsr	x9, x9, #32
  408bdc:	cbnz	x9, 408bac <ferror@plt+0x681c>
  408be0:	mov	w0, wzr
  408be4:	str	w8, [x19]
  408be8:	b	408bac <ferror@plt+0x681c>
  408bec:	stp	x29, x30, [sp, #-48]!
  408bf0:	str	x21, [sp, #16]
  408bf4:	stp	x20, x19, [sp, #32]
  408bf8:	mov	x29, sp
  408bfc:	cbz	x1, 408c34 <ferror@plt+0x68a4>
  408c00:	ldrb	w8, [x1]
  408c04:	mov	x21, x1
  408c08:	cbz	w8, 408c34 <ferror@plt+0x68a4>
  408c0c:	mov	x19, x0
  408c10:	add	x1, x29, #0x18
  408c14:	mov	x0, x21
  408c18:	bl	4021a0 <strtoull@plt>
  408c1c:	ldr	x8, [x29, #24]
  408c20:	cbz	x8, 408c34 <ferror@plt+0x68a4>
  408c24:	cmp	x8, x21
  408c28:	b.eq	408c34 <ferror@plt+0x68a4>  // b.none
  408c2c:	ldrb	w8, [x8]
  408c30:	cbz	w8, 408c48 <ferror@plt+0x68b8>
  408c34:	mov	w0, #0xffffffff            	// #-1
  408c38:	ldp	x20, x19, [sp, #32]
  408c3c:	ldr	x21, [sp, #16]
  408c40:	ldp	x29, x30, [sp], #48
  408c44:	ret
  408c48:	mov	x20, x0
  408c4c:	cmn	x0, #0x1
  408c50:	b.ne	408c64 <ferror@plt+0x68d4>  // b.any
  408c54:	bl	402300 <__errno_location@plt>
  408c58:	ldr	w8, [x0]
  408c5c:	cmp	w8, #0x22
  408c60:	b.eq	408c34 <ferror@plt+0x68a4>  // b.none
  408c64:	lsr	x9, x20, #32
  408c68:	rev	w8, w20
  408c6c:	rev	w9, w9
  408c70:	mov	w0, wzr
  408c74:	bfi	x9, x8, #32, #32
  408c78:	str	x9, [x19]
  408c7c:	b	408c38 <ferror@plt+0x68a8>
  408c80:	sub	sp, sp, #0x30
  408c84:	stp	x29, x30, [sp, #16]
  408c88:	stp	x20, x19, [sp, #32]
  408c8c:	add	x29, sp, #0x10
  408c90:	cbz	x1, 408cdc <ferror@plt+0x694c>
  408c94:	ldrb	w8, [x1]
  408c98:	mov	x20, x1
  408c9c:	cbz	w8, 408cdc <ferror@plt+0x694c>
  408ca0:	mov	x19, x0
  408ca4:	add	x1, sp, #0x8
  408ca8:	mov	x0, x20
  408cac:	bl	401dd0 <strtoul@plt>
  408cb0:	ldr	x8, [sp, #8]
  408cb4:	cbz	x8, 408cdc <ferror@plt+0x694c>
  408cb8:	cmp	x8, x20
  408cbc:	b.eq	408cdc <ferror@plt+0x694c>  // b.none
  408cc0:	lsr	x9, x0, #32
  408cc4:	cbnz	x9, 408cdc <ferror@plt+0x694c>
  408cc8:	ldrb	w8, [x8]
  408ccc:	cbnz	w8, 408cdc <ferror@plt+0x694c>
  408cd0:	rev	w9, w0
  408cd4:	str	w9, [x19]
  408cd8:	b	408ce0 <ferror@plt+0x6950>
  408cdc:	mov	w8, #0xffffffff            	// #-1
  408ce0:	ldp	x20, x19, [sp, #32]
  408ce4:	ldp	x29, x30, [sp, #16]
  408ce8:	mov	w0, w8
  408cec:	add	sp, sp, #0x30
  408cf0:	ret
  408cf4:	sub	sp, sp, #0x30
  408cf8:	stp	x29, x30, [sp, #16]
  408cfc:	stp	x20, x19, [sp, #32]
  408d00:	add	x29, sp, #0x10
  408d04:	cbz	x1, 408d54 <ferror@plt+0x69c4>
  408d08:	ldrb	w8, [x1]
  408d0c:	mov	x20, x1
  408d10:	cbz	w8, 408d54 <ferror@plt+0x69c4>
  408d14:	mov	x19, x0
  408d18:	add	x1, sp, #0x8
  408d1c:	mov	x0, x20
  408d20:	bl	401dd0 <strtoul@plt>
  408d24:	ldr	x8, [sp, #8]
  408d28:	cbz	x8, 408d54 <ferror@plt+0x69c4>
  408d2c:	cmp	x8, x20
  408d30:	b.eq	408d54 <ferror@plt+0x69c4>  // b.none
  408d34:	lsr	x9, x0, #16
  408d38:	cbnz	x9, 408d54 <ferror@plt+0x69c4>
  408d3c:	ldrb	w8, [x8]
  408d40:	cbnz	w8, 408d54 <ferror@plt+0x69c4>
  408d44:	rev	w9, w0
  408d48:	lsr	w9, w9, #16
  408d4c:	strh	w9, [x19]
  408d50:	b	408d58 <ferror@plt+0x69c8>
  408d54:	mov	w8, #0xffffffff            	// #-1
  408d58:	ldp	x20, x19, [sp, #32]
  408d5c:	ldp	x29, x30, [sp, #16]
  408d60:	mov	w0, w8
  408d64:	add	sp, sp, #0x30
  408d68:	ret
  408d6c:	sub	sp, sp, #0x30
  408d70:	stp	x20, x19, [sp, #32]
  408d74:	mov	x20, x1
  408d78:	mov	x19, x0
  408d7c:	mov	x1, sp
  408d80:	mov	w2, #0x10                  	// #16
  408d84:	mov	x0, x20
  408d88:	stp	x29, x30, [sp, #16]
  408d8c:	add	x29, sp, #0x10
  408d90:	bl	401dd0 <strtoul@plt>
  408d94:	lsr	x8, x0, #16
  408d98:	cbnz	x8, 408e88 <ferror@plt+0x6af8>
  408d9c:	ldr	x8, [sp]
  408da0:	cmp	x8, x20
  408da4:	b.eq	408e88 <ferror@plt+0x6af8>  // b.none
  408da8:	rev	w9, w0
  408dac:	lsr	w9, w9, #16
  408db0:	strh	w9, [sp, #8]
  408db4:	ldrb	w9, [x8]
  408db8:	cbz	w9, 408e9c <ferror@plt+0x6b0c>
  408dbc:	cmp	w9, #0x3a
  408dc0:	b.ne	408e88 <ferror@plt+0x6af8>  // b.any
  408dc4:	add	x20, x8, #0x1
  408dc8:	mov	x1, sp
  408dcc:	mov	w2, #0x10                  	// #16
  408dd0:	mov	x0, x20
  408dd4:	bl	401dd0 <strtoul@plt>
  408dd8:	lsr	x8, x0, #16
  408ddc:	cbnz	x8, 408e88 <ferror@plt+0x6af8>
  408de0:	ldr	x8, [sp]
  408de4:	cmp	x8, x20
  408de8:	b.eq	408e88 <ferror@plt+0x6af8>  // b.none
  408dec:	rev	w9, w0
  408df0:	lsr	w9, w9, #16
  408df4:	strh	w9, [sp, #10]
  408df8:	ldrb	w9, [x8]
  408dfc:	cbz	w9, 408e9c <ferror@plt+0x6b0c>
  408e00:	cmp	w9, #0x3a
  408e04:	b.ne	408e88 <ferror@plt+0x6af8>  // b.any
  408e08:	add	x20, x8, #0x1
  408e0c:	mov	x1, sp
  408e10:	mov	w2, #0x10                  	// #16
  408e14:	mov	x0, x20
  408e18:	bl	401dd0 <strtoul@plt>
  408e1c:	lsr	x8, x0, #16
  408e20:	cbnz	x8, 408e88 <ferror@plt+0x6af8>
  408e24:	ldr	x8, [sp]
  408e28:	cmp	x8, x20
  408e2c:	b.eq	408e88 <ferror@plt+0x6af8>  // b.none
  408e30:	rev	w9, w0
  408e34:	lsr	w9, w9, #16
  408e38:	strh	w9, [sp, #12]
  408e3c:	ldrb	w9, [x8]
  408e40:	cbz	w9, 408e9c <ferror@plt+0x6b0c>
  408e44:	cmp	w9, #0x3a
  408e48:	b.ne	408e88 <ferror@plt+0x6af8>  // b.any
  408e4c:	add	x20, x8, #0x1
  408e50:	mov	x1, sp
  408e54:	mov	w2, #0x10                  	// #16
  408e58:	mov	x0, x20
  408e5c:	bl	401dd0 <strtoul@plt>
  408e60:	lsr	x8, x0, #16
  408e64:	cbnz	x8, 408e88 <ferror@plt+0x6af8>
  408e68:	ldr	x8, [sp]
  408e6c:	cmp	x8, x20
  408e70:	b.eq	408e88 <ferror@plt+0x6af8>  // b.none
  408e74:	rev	w9, w0
  408e78:	lsr	w9, w9, #16
  408e7c:	strh	w9, [sp, #14]
  408e80:	ldrb	w8, [x8]
  408e84:	cbz	w8, 408e9c <ferror@plt+0x6b0c>
  408e88:	mov	w0, #0xffffffff            	// #-1
  408e8c:	ldp	x20, x19, [sp, #32]
  408e90:	ldp	x29, x30, [sp, #16]
  408e94:	add	sp, sp, #0x30
  408e98:	ret
  408e9c:	ldr	x8, [sp, #8]
  408ea0:	mov	w0, #0x1                   	// #1
  408ea4:	str	x8, [x19]
  408ea8:	b	408e8c <ferror@plt+0x6afc>
  408eac:	stp	x29, x30, [sp, #-48]!
  408eb0:	stp	x20, x19, [sp, #32]
  408eb4:	mov	x20, x1
  408eb8:	movi	v0.2d, #0x0
  408ebc:	adrp	x1, 411000 <ferror@plt+0xec70>
  408ec0:	str	x21, [sp, #16]
  408ec4:	mov	x19, x0
  408ec8:	str	xzr, [x0, #256]
  408ecc:	stp	q0, q0, [x0, #224]
  408ed0:	stp	q0, q0, [x0, #192]
  408ed4:	stp	q0, q0, [x0, #160]
  408ed8:	stp	q0, q0, [x0, #128]
  408edc:	stp	q0, q0, [x0, #96]
  408ee0:	stp	q0, q0, [x0, #64]
  408ee4:	stp	q0, q0, [x0, #32]
  408ee8:	stp	q0, q0, [x0]
  408eec:	add	x1, x1, #0xf3e
  408ef0:	mov	x0, x20
  408ef4:	mov	x29, sp
  408ef8:	mov	w21, w2
  408efc:	bl	4020d0 <strcmp@plt>
  408f00:	cbz	w0, 408f7c <ferror@plt+0x6bec>
  408f04:	adrp	x1, 410000 <ferror@plt+0xdc70>
  408f08:	add	x1, x1, #0xb4c
  408f0c:	mov	x0, x20
  408f10:	bl	4020d0 <strcmp@plt>
  408f14:	cbz	w0, 408f60 <ferror@plt+0x6bd0>
  408f18:	adrp	x1, 411000 <ferror@plt+0xec70>
  408f1c:	add	x1, x1, #0xf46
  408f20:	mov	x0, x20
  408f24:	bl	4020d0 <strcmp@plt>
  408f28:	cbz	w0, 408f60 <ferror@plt+0x6bd0>
  408f2c:	cmp	w21, #0x11
  408f30:	b.ne	408fc8 <ferror@plt+0x6c38>  // b.any
  408f34:	add	x0, x19, #0x8
  408f38:	mov	w1, #0x100                 	// #256
  408f3c:	mov	x2, x20
  408f40:	bl	40c0ac <ferror@plt+0x9d1c>
  408f44:	tbnz	w0, #31, 408f88 <ferror@plt+0x6bf8>
  408f48:	mov	w8, #0x11                  	// #17
  408f4c:	lsl	w9, w0, #3
  408f50:	strh	w0, [x19, #2]
  408f54:	strh	w8, [x19, #6]
  408f58:	strh	w9, [x19, #4]
  408f5c:	b	409094 <ferror@plt+0x6d04>
  408f60:	orr	w8, w21, #0x10
  408f64:	cmp	w8, #0x1c
  408f68:	b.eq	408f88 <ferror@plt+0x6bf8>  // b.none
  408f6c:	strh	w21, [x19, #6]
  408f70:	mov	w8, #0xfffe0000            	// #-131072
  408f74:	stur	w8, [x19, #2]
  408f78:	b	409094 <ferror@plt+0x6d04>
  408f7c:	orr	w8, w21, #0x10
  408f80:	cmp	w8, #0x1c
  408f84:	b.ne	408f90 <ferror@plt+0x6c00>  // b.any
  408f88:	mov	w0, #0xffffffff            	// #-1
  408f8c:	b	40912c <ferror@plt+0x6d9c>
  408f90:	and	w8, w21, #0xffff
  408f94:	sub	w8, w8, #0x2
  408f98:	cmp	w8, #0x1a
  408f9c:	strh	w21, [x19, #6]
  408fa0:	b.hi	409074 <ferror@plt+0x6ce4>  // b.pmore
  408fa4:	adrp	x9, 411000 <ferror@plt+0xec70>
  408fa8:	add	x9, x9, #0xa62
  408fac:	adr	x10, 408fc0 <ferror@plt+0x6c30>
  408fb0:	ldrb	w11, [x9, x8]
  408fb4:	add	x10, x10, x11, lsl #2
  408fb8:	mov	w8, #0x10                  	// #16
  408fbc:	br	x10
  408fc0:	mov	w8, #0x2                   	// #2
  408fc4:	b	409080 <ferror@plt+0x6cf0>
  408fc8:	mov	w1, #0x3a                  	// #58
  408fcc:	mov	x0, x20
  408fd0:	bl	402190 <strchr@plt>
  408fd4:	cbz	x0, 40900c <ferror@plt+0x6c7c>
  408fd8:	mov	w8, #0xa                   	// #10
  408fdc:	cmp	w21, #0xa
  408fe0:	strh	w8, [x19, #6]
  408fe4:	b.eq	408fec <ferror@plt+0x6c5c>  // b.none
  408fe8:	cbnz	w21, 408f88 <ferror@plt+0x6bf8>
  408fec:	add	x2, x19, #0x8
  408ff0:	mov	w0, #0xa                   	// #10
  408ff4:	mov	x1, x20
  408ff8:	bl	402150 <inet_pton@plt>
  408ffc:	cmp	w0, #0x1
  409000:	b.lt	408f88 <ferror@plt+0x6bf8>  // b.tstop
  409004:	mov	w8, #0xffff0010            	// #-65520
  409008:	b	408f74 <ferror@plt+0x6be4>
  40900c:	cmp	w21, #0x1c
  409010:	b.ne	40913c <ferror@plt+0x6dac>  // b.any
  409014:	add	x21, x19, #0x8
  409018:	mov	w8, #0x1c                  	// #28
  40901c:	mov	w0, #0x1c                  	// #28
  409020:	mov	w3, #0x100                 	// #256
  409024:	mov	x1, x20
  409028:	mov	x2, x21
  40902c:	strh	w8, [x19, #6]
  409030:	bl	40d3c4 <ferror@plt+0xb034>
  409034:	cmp	w0, #0x1
  409038:	b.lt	408f88 <ferror@plt+0x6bf8>  // b.tstop
  40903c:	mov	w9, #0x4                   	// #4
  409040:	mov	x8, xzr
  409044:	movk	w9, #0x14, lsl #16
  409048:	stur	w9, [x19, #2]
  40904c:	cmp	x8, #0x40
  409050:	b.eq	409094 <ferror@plt+0x6d04>  // b.none
  409054:	ldr	w9, [x21, x8, lsl #2]
  409058:	add	x8, x8, #0x1
  40905c:	tbz	w9, #16, 40904c <ferror@plt+0x6cbc>
  409060:	lsl	w8, w8, #2
  409064:	strh	w8, [x19, #2]
  409068:	b	409094 <ferror@plt+0x6d04>
  40906c:	mov	w8, #0x4                   	// #4
  409070:	b	409080 <ferror@plt+0x6cf0>
  409074:	mov	w8, wzr
  409078:	b	409080 <ferror@plt+0x6cf0>
  40907c:	mov	w8, #0xa                   	// #10
  409080:	strh	w8, [x19, #2]
  409084:	mov	w8, #0xfffe                	// #65534
  409088:	mov	w9, #0x1                   	// #1
  40908c:	strh	w8, [x19, #4]
  409090:	strh	w9, [x19]
  409094:	ldrh	w8, [x19, #6]
  409098:	cmp	w8, #0xa
  40909c:	b.eq	4090c4 <ferror@plt+0x6d34>  // b.none
  4090a0:	cmp	w8, #0x2
  4090a4:	b.ne	4090ec <ferror@plt+0x6d5c>  // b.any
  4090a8:	ldr	w9, [x19, #8]
  4090ac:	cbz	w9, 40911c <ferror@plt+0x6d8c>
  4090b0:	ldrh	w8, [x19]
  4090b4:	and	w9, w9, #0xf0
  4090b8:	cmp	w9, #0xe0
  4090bc:	b.eq	4090dc <ferror@plt+0x6d4c>  // b.none
  4090c0:	b	409110 <ferror@plt+0x6d80>
  4090c4:	ldr	w9, [x19, #8]
  4090c8:	cbz	w9, 4090f4 <ferror@plt+0x6d64>
  4090cc:	ldrh	w8, [x19]
  4090d0:	mvn	w9, w9
  4090d4:	tst	w9, #0xff
  4090d8:	b.ne	409110 <ferror@plt+0x6d80>  // b.any
  4090dc:	mov	w9, #0xa                   	// #10
  4090e0:	mov	w0, wzr
  4090e4:	orr	w8, w8, w9
  4090e8:	b	409128 <ferror@plt+0x6d98>
  4090ec:	mov	w0, wzr
  4090f0:	b	40912c <ferror@plt+0x6d9c>
  4090f4:	ldr	w8, [x19, #12]
  4090f8:	cbnz	w8, 40910c <ferror@plt+0x6d7c>
  4090fc:	ldr	w8, [x19, #16]
  409100:	cbnz	w8, 40910c <ferror@plt+0x6d7c>
  409104:	ldr	w8, [x19, #20]
  409108:	cbz	w8, 40911c <ferror@plt+0x6d8c>
  40910c:	ldrh	w8, [x19]
  409110:	mov	w0, wzr
  409114:	orr	w8, w8, #0x2
  409118:	b	409128 <ferror@plt+0x6d98>
  40911c:	ldrh	w8, [x19]
  409120:	mov	w0, wzr
  409124:	orr	w8, w8, #0x6
  409128:	strh	w8, [x19]
  40912c:	ldp	x20, x19, [sp, #32]
  409130:	ldr	x21, [sp, #16]
  409134:	ldp	x29, x30, [sp], #48
  409138:	ret
  40913c:	mov	w8, #0x2                   	// #2
  409140:	tst	w21, #0xfffffffd
  409144:	strh	w8, [x19, #6]
  409148:	b.ne	408f88 <ferror@plt+0x6bf8>  // b.any
  40914c:	add	x1, x29, #0x18
  409150:	mov	x0, x20
  409154:	mov	w2, wzr
  409158:	bl	401dd0 <strtoul@plt>
  40915c:	cmp	x0, #0xff
  409160:	b.hi	408f88 <ferror@plt+0x6bf8>  // b.pmore
  409164:	ldr	x8, [x29, #24]
  409168:	cmp	x8, x20
  40916c:	b.eq	408f88 <ferror@plt+0x6bf8>  // b.none
  409170:	strb	w0, [x19, #8]
  409174:	ldrb	w9, [x8]
  409178:	cbz	w9, 409230 <ferror@plt+0x6ea0>
  40917c:	cmp	w9, #0x2e
  409180:	b.ne	408f88 <ferror@plt+0x6bf8>  // b.any
  409184:	add	x20, x8, #0x1
  409188:	add	x1, x29, #0x18
  40918c:	mov	x0, x20
  409190:	mov	w2, wzr
  409194:	bl	401dd0 <strtoul@plt>
  409198:	cmp	x0, #0xff
  40919c:	b.hi	408f88 <ferror@plt+0x6bf8>  // b.pmore
  4091a0:	ldr	x8, [x29, #24]
  4091a4:	cmp	x8, x20
  4091a8:	b.eq	408f88 <ferror@plt+0x6bf8>  // b.none
  4091ac:	strb	w0, [x19, #9]
  4091b0:	ldrb	w9, [x8]
  4091b4:	cbz	w9, 409230 <ferror@plt+0x6ea0>
  4091b8:	cmp	w9, #0x2e
  4091bc:	b.ne	408f88 <ferror@plt+0x6bf8>  // b.any
  4091c0:	add	x20, x8, #0x1
  4091c4:	add	x1, x29, #0x18
  4091c8:	mov	x0, x20
  4091cc:	mov	w2, wzr
  4091d0:	bl	401dd0 <strtoul@plt>
  4091d4:	cmp	x0, #0xff
  4091d8:	b.hi	408f88 <ferror@plt+0x6bf8>  // b.pmore
  4091dc:	ldr	x8, [x29, #24]
  4091e0:	cmp	x8, x20
  4091e4:	b.eq	408f88 <ferror@plt+0x6bf8>  // b.none
  4091e8:	strb	w0, [x19, #10]
  4091ec:	ldrb	w9, [x8]
  4091f0:	cbz	w9, 409230 <ferror@plt+0x6ea0>
  4091f4:	cmp	w9, #0x2e
  4091f8:	b.ne	408f88 <ferror@plt+0x6bf8>  // b.any
  4091fc:	add	x20, x8, #0x1
  409200:	add	x1, x29, #0x18
  409204:	mov	x0, x20
  409208:	mov	w2, wzr
  40920c:	bl	401dd0 <strtoul@plt>
  409210:	cmp	x0, #0xff
  409214:	b.hi	408f88 <ferror@plt+0x6bf8>  // b.pmore
  409218:	ldr	x8, [x29, #24]
  40921c:	cmp	x8, x20
  409220:	b.eq	408f88 <ferror@plt+0x6bf8>  // b.none
  409224:	strb	w0, [x19, #11]
  409228:	ldrb	w8, [x8]
  40922c:	cbnz	w8, 408f88 <ferror@plt+0x6bf8>
  409230:	mov	w8, #0xffff0004            	// #-65532
  409234:	b	408f74 <ferror@plt+0x6be4>
  409238:	sub	w8, w0, #0x2
  40923c:	cmp	w8, #0x1a
  409240:	b.hi	409268 <ferror@plt+0x6ed8>  // b.pmore
  409244:	adrp	x9, 411000 <ferror@plt+0xec70>
  409248:	add	x9, x9, #0xa7d
  40924c:	adr	x10, 409260 <ferror@plt+0x6ed0>
  409250:	ldrb	w11, [x9, x8]
  409254:	add	x10, x10, x11, lsl #2
  409258:	mov	w0, #0x80                  	// #128
  40925c:	br	x10
  409260:	mov	w0, #0x20                  	// #32
  409264:	ret
  409268:	mov	w0, wzr
  40926c:	ret
  409270:	mov	w0, #0x50                  	// #80
  409274:	ret
  409278:	mov	w0, #0x10                  	// #16
  40927c:	ret
  409280:	mov	w0, #0x14                  	// #20
  409284:	ret
  409288:	sub	sp, sp, #0x150
  40928c:	stp	x22, x21, [sp, #304]
  409290:	mov	x22, x1
  409294:	stp	x20, x19, [sp, #320]
  409298:	mov	x19, x0
  40929c:	mov	w1, #0x2f                  	// #47
  4092a0:	mov	x0, x22
  4092a4:	stp	x29, x30, [sp, #272]
  4092a8:	stp	x28, x23, [sp, #288]
  4092ac:	add	x29, sp, #0x110
  4092b0:	mov	w21, w2
  4092b4:	mov	w23, #0x2f                  	// #47
  4092b8:	bl	402190 <strchr@plt>
  4092bc:	mov	x20, x0
  4092c0:	cbz	x0, 4092e8 <ferror@plt+0x6f58>
  4092c4:	mov	x0, x19
  4092c8:	mov	x1, x22
  4092cc:	mov	w2, w21
  4092d0:	strb	wzr, [x20]
  4092d4:	bl	408eac <ferror@plt+0x6b1c>
  4092d8:	mov	w8, w0
  4092dc:	strb	w23, [x20]
  4092e0:	cbnz	w8, 409428 <ferror@plt+0x7098>
  4092e4:	b	409300 <ferror@plt+0x6f70>
  4092e8:	mov	x0, x19
  4092ec:	mov	x1, x22
  4092f0:	mov	w2, w21
  4092f4:	bl	408eac <ferror@plt+0x6b1c>
  4092f8:	mov	w8, w0
  4092fc:	cbnz	w8, 409428 <ferror@plt+0x7098>
  409300:	ldrh	w8, [x19, #6]
  409304:	sub	w8, w8, #0x2
  409308:	cmp	w8, #0x1a
  40930c:	b.hi	40933c <ferror@plt+0x6fac>  // b.pmore
  409310:	adrp	x9, 411000 <ferror@plt+0xec70>
  409314:	add	x9, x9, #0xa98
  409318:	adr	x10, 40932c <ferror@plt+0x6f9c>
  40931c:	ldrb	w11, [x9, x8]
  409320:	add	x10, x10, x11, lsl #2
  409324:	mov	w21, #0x80                  	// #128
  409328:	br	x10
  40932c:	mov	w21, #0x20                  	// #32
  409330:	ldrh	w8, [x19, #4]
  409334:	cbnz	x20, 409368 <ferror@plt+0x6fd8>
  409338:	b	409404 <ferror@plt+0x7074>
  40933c:	mov	w21, wzr
  409340:	ldrh	w8, [x19, #4]
  409344:	cbnz	x20, 409368 <ferror@plt+0x6fd8>
  409348:	b	409404 <ferror@plt+0x7074>
  40934c:	mov	w21, #0x50                  	// #80
  409350:	ldrh	w8, [x19, #4]
  409354:	cbnz	x20, 409368 <ferror@plt+0x6fd8>
  409358:	b	409404 <ferror@plt+0x7074>
  40935c:	mov	w21, #0x10                  	// #16
  409360:	ldrh	w8, [x19, #4]
  409364:	cbz	x20, 409404 <ferror@plt+0x7074>
  409368:	mov	w9, #0xfffe                	// #65534
  40936c:	cmp	w8, w9
  409370:	b.eq	4093f0 <ferror@plt+0x7060>  // b.none
  409374:	ldrb	w8, [x20, #1]!
  409378:	cbz	w8, 4093bc <ferror@plt+0x702c>
  40937c:	sub	x1, x29, #0x8
  409380:	mov	x0, x20
  409384:	mov	w2, wzr
  409388:	bl	401dd0 <strtoul@plt>
  40938c:	ldur	x8, [x29, #-8]
  409390:	cbz	x8, 4093bc <ferror@plt+0x702c>
  409394:	cmp	x8, x20
  409398:	b.eq	4093bc <ferror@plt+0x702c>  // b.none
  40939c:	lsr	x9, x0, #32
  4093a0:	cbnz	x9, 4093bc <ferror@plt+0x702c>
  4093a4:	ldrb	w8, [x8]
  4093a8:	cbnz	w8, 4093bc <ferror@plt+0x702c>
  4093ac:	cmp	w0, w21
  4093b0:	cset	w9, ls  // ls = plast
  4093b4:	b.hi	4093f0 <ferror@plt+0x7060>  // b.pmore
  4093b8:	b	409414 <ferror@plt+0x7084>
  4093bc:	mov	x0, sp
  4093c0:	mov	w2, #0x2                   	// #2
  4093c4:	mov	x1, x20
  4093c8:	bl	408eac <ferror@plt+0x6b1c>
  4093cc:	cbnz	w0, 4093f0 <ferror@plt+0x7060>
  4093d0:	ldrh	w8, [sp, #6]
  4093d4:	cmp	w8, #0x2
  4093d8:	b.ne	4093f0 <ferror@plt+0x7060>  // b.any
  4093dc:	ldr	w9, [sp, #8]
  4093e0:	rev	w8, w9
  4093e4:	neg	w10, w8
  4093e8:	bics	wzr, w10, w8
  4093ec:	b.eq	409444 <ferror@plt+0x70b4>  // b.none
  4093f0:	mov	w8, #0xffffffff            	// #-1
  4093f4:	b	409428 <ferror@plt+0x7098>
  4093f8:	mov	w21, #0x14                  	// #20
  4093fc:	ldrh	w8, [x19, #4]
  409400:	cbnz	x20, 409368 <ferror@plt+0x6fd8>
  409404:	mov	w10, #0xfffe                	// #65534
  409408:	cmp	w8, w10
  40940c:	mov	w9, wzr
  409410:	csel	w0, wzr, w21, eq  // eq = none
  409414:	ldrh	w10, [x19]
  409418:	mov	w8, wzr
  40941c:	strh	w0, [x19, #4]
  409420:	orr	w9, w10, w9
  409424:	strh	w9, [x19]
  409428:	ldp	x20, x19, [sp, #320]
  40942c:	ldp	x22, x21, [sp, #304]
  409430:	ldp	x28, x23, [sp, #288]
  409434:	ldp	x29, x30, [sp, #272]
  409438:	mov	w0, w8
  40943c:	add	sp, sp, #0x150
  409440:	ret
  409444:	mov	w0, wzr
  409448:	cbz	w9, 40945c <ferror@plt+0x70cc>
  40944c:	lsl	w8, w8, #1
  409450:	add	w0, w0, #0x1
  409454:	cbnz	w8, 40944c <ferror@plt+0x70bc>
  409458:	b	4093ac <ferror@plt+0x701c>
  40945c:	mov	w9, #0x1                   	// #1
  409460:	b	409414 <ferror@plt+0x7084>
  409464:	stp	x29, x30, [sp, #-48]!
  409468:	str	x21, [sp, #16]
  40946c:	stp	x20, x19, [sp, #32]
  409470:	mov	x29, sp
  409474:	mov	w20, w2
  409478:	mov	x19, x1
  40947c:	bl	408eac <ferror@plt+0x6b1c>
  409480:	cbnz	w0, 409494 <ferror@plt+0x7104>
  409484:	ldp	x20, x19, [sp, #32]
  409488:	ldr	x21, [sp, #16]
  40948c:	ldp	x29, x30, [sp], #48
  409490:	ret
  409494:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  409498:	ldr	x8, [x8, #3992]
  40949c:	mov	w0, w20
  4094a0:	ldr	x21, [x8]
  4094a4:	bl	4094c8 <ferror@plt+0x7138>
  4094a8:	adrp	x1, 411000 <ferror@plt+0xec70>
  4094ac:	mov	x2, x0
  4094b0:	add	x1, x1, #0xc03
  4094b4:	mov	x0, x21
  4094b8:	mov	x3, x19
  4094bc:	bl	402360 <fprintf@plt>
  4094c0:	mov	w0, #0x1                   	// #1
  4094c4:	bl	401df0 <exit@plt>
  4094c8:	cmp	w0, #0x1c
  4094cc:	b.hi	409500 <ferror@plt+0x7170>  // b.pmore
  4094d0:	adrp	x9, 411000 <ferror@plt+0xec70>
  4094d4:	mov	w8, w0
  4094d8:	add	x9, x9, #0xab3
  4094dc:	adr	x10, 4094f4 <ferror@plt+0x7164>
  4094e0:	ldrb	w11, [x9, x8]
  4094e4:	add	x10, x10, x11, lsl #2
  4094e8:	adrp	x0, 411000 <ferror@plt+0xec70>
  4094ec:	add	x0, x0, #0xf4a
  4094f0:	br	x10
  4094f4:	adrp	x0, 410000 <ferror@plt+0xdc70>
  4094f8:	add	x0, x0, #0x552
  4094fc:	ret
  409500:	adrp	x0, 411000 <ferror@plt+0xec70>
  409504:	add	x0, x0, #0xe3a
  409508:	ret
  40950c:	adrp	x0, 411000 <ferror@plt+0xec70>
  409510:	add	x0, x0, #0xe3e
  409514:	ret
  409518:	adrp	x0, 411000 <ferror@plt+0xec70>
  40951c:	add	x0, x0, #0xe47
  409520:	ret
  409524:	adrp	x0, 412000 <ferror@plt+0xfc70>
  409528:	add	x0, x0, #0x5c8
  40952c:	ret
  409530:	adrp	x0, 411000 <ferror@plt+0xec70>
  409534:	add	x0, x0, #0xe42
  409538:	ret
  40953c:	adrp	x0, 410000 <ferror@plt+0xdc70>
  409540:	add	x0, x0, #0x557
  409544:	ret
  409548:	ldrh	w8, [x1], #4
  40954c:	sub	w8, w8, #0x6
  409550:	ror	w9, w8, #1
  409554:	cmp	w9, #0x7
  409558:	mov	w8, #0xffffffff            	// #-1
  40955c:	b.hi	409690 <ferror@plt+0x7300>  // b.pmore
  409560:	adrp	x10, 411000 <ferror@plt+0xec70>
  409564:	add	x10, x10, #0xad0
  409568:	adr	x11, 409578 <ferror@plt+0x71e8>
  40956c:	ldrb	w12, [x10, x9]
  409570:	add	x11, x11, x12, lsl #2
  409574:	br	x11
  409578:	mov	w8, #0xc                   	// #12
  40957c:	mov	w9, #0x2                   	// #2
  409580:	strh	w8, [x0, #6]
  409584:	strh	w9, [x0, #2]
  409588:	ldrh	w9, [x1]
  40958c:	strh	w9, [x0, #8]
  409590:	cbnz	w2, 4095fc <ferror@plt+0x726c>
  409594:	b	40960c <ferror@plt+0x727c>
  409598:	mov	w8, #0x2                   	// #2
  40959c:	mov	w9, #0x4                   	// #4
  4095a0:	strh	w8, [x0, #6]
  4095a4:	strh	w9, [x0, #2]
  4095a8:	ldr	w9, [x1]
  4095ac:	str	w9, [x0, #8]
  4095b0:	cbnz	w2, 4095fc <ferror@plt+0x726c>
  4095b4:	b	40960c <ferror@plt+0x727c>
  4095b8:	mov	w8, #0x4                   	// #4
  4095bc:	mov	w9, #0xa                   	// #10
  4095c0:	strh	w8, [x0, #6]
  4095c4:	strh	w9, [x0, #2]
  4095c8:	ldrh	w9, [x1, #8]
  4095cc:	ldr	x10, [x1]
  4095d0:	strh	w9, [x0, #16]
  4095d4:	str	x10, [x0, #8]
  4095d8:	cbnz	w2, 4095fc <ferror@plt+0x726c>
  4095dc:	b	40960c <ferror@plt+0x727c>
  4095e0:	mov	w8, #0xa                   	// #10
  4095e4:	mov	w9, #0x10                  	// #16
  4095e8:	strh	w8, [x0, #6]
  4095ec:	strh	w9, [x0, #2]
  4095f0:	ldr	q0, [x1]
  4095f4:	stur	q0, [x0, #8]
  4095f8:	cbz	w2, 40960c <ferror@plt+0x727c>
  4095fc:	cmp	w8, w2
  409600:	b.eq	40960c <ferror@plt+0x727c>  // b.none
  409604:	mov	w0, #0xfffffffe            	// #-2
  409608:	ret
  40960c:	mov	w9, #0xffff                	// #65535
  409610:	cmp	w8, #0xa
  409614:	strh	w9, [x0, #4]
  409618:	strh	wzr, [x0]
  40961c:	b.eq	409644 <ferror@plt+0x72b4>  // b.none
  409620:	cmp	w8, #0x2
  409624:	mov	w8, wzr
  409628:	b.ne	409690 <ferror@plt+0x7300>  // b.any
  40962c:	ldr	w8, [x0, #8]
  409630:	cbz	w8, 409688 <ferror@plt+0x72f8>
  409634:	and	w8, w8, #0xf0
  409638:	cmp	w8, #0xe0
  40963c:	b.eq	409658 <ferror@plt+0x72c8>  // b.none
  409640:	b	40967c <ferror@plt+0x72ec>
  409644:	ldr	w8, [x0, #8]
  409648:	cbz	w8, 409664 <ferror@plt+0x72d4>
  40964c:	mvn	w8, w8
  409650:	tst	w8, #0xff
  409654:	b.ne	40967c <ferror@plt+0x72ec>  // b.any
  409658:	mov	w8, wzr
  40965c:	mov	w9, #0xa                   	// #10
  409660:	b	40968c <ferror@plt+0x72fc>
  409664:	ldr	w8, [x0, #12]
  409668:	cbnz	w8, 40967c <ferror@plt+0x72ec>
  40966c:	ldr	w8, [x0, #16]
  409670:	cbnz	w8, 40967c <ferror@plt+0x72ec>
  409674:	ldr	w8, [x0, #20]
  409678:	cbz	w8, 409688 <ferror@plt+0x72f8>
  40967c:	mov	w8, wzr
  409680:	mov	w9, #0x2                   	// #2
  409684:	b	40968c <ferror@plt+0x72fc>
  409688:	mov	w9, #0x6                   	// #6
  40968c:	strh	w9, [x0]
  409690:	mov	w0, w8
  409694:	ret
  409698:	stp	x29, x30, [sp, #-48]!
  40969c:	stp	x20, x19, [sp, #32]
  4096a0:	mov	x19, x1
  4096a4:	cmp	w2, #0x11
  4096a8:	str	x21, [sp, #16]
  4096ac:	mov	x29, sp
  4096b0:	b.eq	4096d4 <ferror@plt+0x7344>  // b.none
  4096b4:	mov	x1, x19
  4096b8:	mov	w20, w2
  4096bc:	bl	409288 <ferror@plt+0x6ef8>
  4096c0:	cbnz	w0, 4096f8 <ferror@plt+0x7368>
  4096c4:	ldp	x20, x19, [sp, #32]
  4096c8:	ldr	x21, [sp, #16]
  4096cc:	ldp	x29, x30, [sp], #48
  4096d0:	ret
  4096d4:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  4096d8:	ldr	x8, [x8, #3992]
  4096dc:	adrp	x1, 411000 <ferror@plt+0xec70>
  4096e0:	add	x1, x1, #0xc34
  4096e4:	mov	x2, x19
  4096e8:	ldr	x0, [x8]
  4096ec:	bl	402360 <fprintf@plt>
  4096f0:	mov	w0, #0x1                   	// #1
  4096f4:	bl	401df0 <exit@plt>
  4096f8:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  4096fc:	ldr	x8, [x8, #3992]
  409700:	mov	w0, w20
  409704:	ldr	x21, [x8]
  409708:	bl	4094c8 <ferror@plt+0x7138>
  40970c:	adrp	x1, 411000 <ferror@plt+0xec70>
  409710:	mov	x2, x0
  409714:	add	x1, x1, #0xc7c
  409718:	mov	x0, x21
  40971c:	mov	x3, x19
  409720:	bl	402360 <fprintf@plt>
  409724:	mov	w0, #0x1                   	// #1
  409728:	bl	401df0 <exit@plt>
  40972c:	sub	sp, sp, #0x130
  409730:	stp	x28, x19, [sp, #288]
  409734:	mov	x19, x0
  409738:	add	x0, sp, #0x8
  40973c:	mov	w2, #0x2                   	// #2
  409740:	mov	x1, x19
  409744:	stp	x29, x30, [sp, #272]
  409748:	add	x29, sp, #0x110
  40974c:	bl	408eac <ferror@plt+0x6b1c>
  409750:	cbnz	w0, 409768 <ferror@plt+0x73d8>
  409754:	ldr	w0, [sp, #16]
  409758:	ldp	x28, x19, [sp, #288]
  40975c:	ldp	x29, x30, [sp, #272]
  409760:	add	sp, sp, #0x130
  409764:	ret
  409768:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40976c:	ldr	x8, [x8, #3992]
  409770:	adrp	x1, 411000 <ferror@plt+0xec70>
  409774:	add	x1, x1, #0xcac
  409778:	mov	x2, x19
  40977c:	ldr	x0, [x8]
  409780:	bl	402360 <fprintf@plt>
  409784:	mov	w0, #0x1                   	// #1
  409788:	bl	401df0 <exit@plt>
  40978c:	stp	x29, x30, [sp, #-16]!
  409790:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  409794:	ldr	x8, [x8, #3992]
  409798:	adrp	x0, 411000 <ferror@plt+0xec70>
  40979c:	add	x0, x0, #0xcdf
  4097a0:	mov	w1, #0x30                  	// #48
  4097a4:	ldr	x3, [x8]
  4097a8:	mov	w2, #0x1                   	// #1
  4097ac:	mov	x29, sp
  4097b0:	bl	4021b0 <fwrite@plt>
  4097b4:	mov	w0, #0xffffffff            	// #-1
  4097b8:	bl	401df0 <exit@plt>
  4097bc:	stp	x29, x30, [sp, #-16]!
  4097c0:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  4097c4:	ldr	x8, [x8, #3992]
  4097c8:	adrp	x1, 411000 <ferror@plt+0xec70>
  4097cc:	mov	x2, x0
  4097d0:	add	x1, x1, #0xd10
  4097d4:	ldr	x8, [x8]
  4097d8:	mov	x29, sp
  4097dc:	mov	x0, x8
  4097e0:	bl	402360 <fprintf@plt>
  4097e4:	mov	w0, #0xffffffff            	// #-1
  4097e8:	bl	401df0 <exit@plt>
  4097ec:	stp	x29, x30, [sp, #-16]!
  4097f0:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  4097f4:	ldr	x8, [x8, #3992]
  4097f8:	mov	x2, x1
  4097fc:	adrp	x1, 411000 <ferror@plt+0xec70>
  409800:	mov	x3, x0
  409804:	ldr	x8, [x8]
  409808:	add	x1, x1, #0xd32
  40980c:	mov	x29, sp
  409810:	mov	x0, x8
  409814:	bl	402360 <fprintf@plt>
  409818:	mov	w0, #0xffffffff            	// #-1
  40981c:	bl	401df0 <exit@plt>
  409820:	stp	x29, x30, [sp, #-16]!
  409824:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  409828:	ldr	x8, [x8, #3992]
  40982c:	mov	x3, x1
  409830:	adrp	x1, 411000 <ferror@plt+0xec70>
  409834:	mov	x2, x0
  409838:	ldr	x8, [x8]
  40983c:	add	x1, x1, #0xd55
  409840:	mov	x29, sp
  409844:	mov	x0, x8
  409848:	bl	402360 <fprintf@plt>
  40984c:	mov	w0, #0xffffffff            	// #-1
  409850:	bl	401df0 <exit@plt>
  409854:	stp	x29, x30, [sp, #-16]!
  409858:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40985c:	ldr	x8, [x8, #3992]
  409860:	mov	x3, x1
  409864:	adrp	x1, 411000 <ferror@plt+0xec70>
  409868:	mov	x2, x0
  40986c:	ldr	x8, [x8]
  409870:	add	x1, x1, #0xd87
  409874:	mov	x29, sp
  409878:	mov	x0, x8
  40987c:	bl	402360 <fprintf@plt>
  409880:	mov	w0, #0xffffffff            	// #-1
  409884:	bl	401df0 <exit@plt>
  409888:	stp	x29, x30, [sp, #-16]!
  40988c:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  409890:	ldr	x8, [x8, #3992]
  409894:	adrp	x1, 410000 <ferror@plt+0xdc70>
  409898:	mov	x2, x0
  40989c:	add	x1, x1, #0xac3
  4098a0:	ldr	x8, [x8]
  4098a4:	mov	x29, sp
  4098a8:	mov	x0, x8
  4098ac:	bl	402360 <fprintf@plt>
  4098b0:	mov	w0, #0xffffffff            	// #-1
  4098b4:	ldp	x29, x30, [sp], #16
  4098b8:	ret
  4098bc:	stp	x29, x30, [sp, #-32]!
  4098c0:	stp	x20, x19, [sp, #16]
  4098c4:	mov	x29, sp
  4098c8:	mov	x19, x0
  4098cc:	bl	401de0 <strlen@plt>
  4098d0:	cmp	x0, #0xf
  4098d4:	b.hi	40991c <ferror@plt+0x758c>  // b.pmore
  4098d8:	ldrb	w20, [x19]
  4098dc:	cbz	w20, 40991c <ferror@plt+0x758c>
  4098e0:	add	x19, x19, #0x1
  4098e4:	ands	w8, w20, #0xff
  4098e8:	b.eq	409914 <ferror@plt+0x7584>  // b.none
  4098ec:	cmp	w8, #0x2f
  4098f0:	b.eq	40991c <ferror@plt+0x758c>  // b.none
  4098f4:	bl	4020e0 <__ctype_b_loc@plt>
  4098f8:	ldr	x8, [x0]
  4098fc:	and	x9, x20, #0xff
  409900:	ldrh	w8, [x8, x9, lsl #1]
  409904:	tbnz	w8, #13, 40991c <ferror@plt+0x758c>
  409908:	ldrb	w20, [x19], #1
  40990c:	ands	w8, w20, #0xff
  409910:	b.ne	4098ec <ferror@plt+0x755c>  // b.any
  409914:	mov	w0, wzr
  409918:	b	409920 <ferror@plt+0x7590>
  40991c:	mov	w0, #0xffffffff            	// #-1
  409920:	ldp	x20, x19, [sp, #16]
  409924:	ldp	x29, x30, [sp], #32
  409928:	ret
  40992c:	stp	x29, x30, [sp, #-32]!
  409930:	stp	x20, x19, [sp, #16]
  409934:	ldrb	w20, [x0]
  409938:	mov	x29, sp
  40993c:	cbz	w20, 40997c <ferror@plt+0x75ec>
  409940:	add	x19, x0, #0x1
  409944:	ands	w8, w20, #0xff
  409948:	b.eq	409974 <ferror@plt+0x75e4>  // b.none
  40994c:	cmp	w8, #0x2f
  409950:	b.eq	40997c <ferror@plt+0x75ec>  // b.none
  409954:	bl	4020e0 <__ctype_b_loc@plt>
  409958:	ldr	x8, [x0]
  40995c:	and	x9, x20, #0xff
  409960:	ldrh	w8, [x8, x9, lsl #1]
  409964:	tbnz	w8, #13, 40997c <ferror@plt+0x75ec>
  409968:	ldrb	w20, [x19], #1
  40996c:	ands	w8, w20, #0xff
  409970:	b.ne	40994c <ferror@plt+0x75bc>  // b.any
  409974:	mov	w0, wzr
  409978:	b	409980 <ferror@plt+0x75f0>
  40997c:	mov	w0, #0xffffffff            	// #-1
  409980:	ldp	x20, x19, [sp, #16]
  409984:	ldp	x29, x30, [sp], #32
  409988:	ret
  40998c:	stp	x29, x30, [sp, #-48]!
  409990:	stp	x20, x19, [sp, #32]
  409994:	mov	x20, x0
  409998:	mov	x0, x1
  40999c:	stp	x22, x21, [sp, #16]
  4099a0:	mov	x29, sp
  4099a4:	mov	x19, x1
  4099a8:	bl	401de0 <strlen@plt>
  4099ac:	cmp	x0, #0xf
  4099b0:	b.hi	409a0c <ferror@plt+0x767c>  // b.pmore
  4099b4:	ldrb	w22, [x19]
  4099b8:	cbz	w22, 409a0c <ferror@plt+0x767c>
  4099bc:	mov	w21, #0x1                   	// #1
  4099c0:	ands	w8, w22, #0xff
  4099c4:	b.eq	4099f4 <ferror@plt+0x7664>  // b.none
  4099c8:	cmp	w8, #0x2f
  4099cc:	b.eq	409a0c <ferror@plt+0x767c>  // b.none
  4099d0:	bl	4020e0 <__ctype_b_loc@plt>
  4099d4:	ldr	x8, [x0]
  4099d8:	and	x9, x22, #0xff
  4099dc:	ldrh	w8, [x8, x9, lsl #1]
  4099e0:	tbnz	w8, #13, 409a0c <ferror@plt+0x767c>
  4099e4:	ldrb	w22, [x19, x21]
  4099e8:	add	x21, x21, #0x1
  4099ec:	ands	w8, w22, #0xff
  4099f0:	b.ne	4099c8 <ferror@plt+0x7638>  // b.any
  4099f4:	mov	w2, #0x10                  	// #16
  4099f8:	mov	x0, x20
  4099fc:	mov	x1, x19
  409a00:	bl	4022b0 <strncpy@plt>
  409a04:	mov	w0, wzr
  409a08:	b	409a10 <ferror@plt+0x7680>
  409a0c:	mov	w0, #0xffffffff            	// #-1
  409a10:	ldp	x20, x19, [sp, #32]
  409a14:	ldp	x22, x21, [sp, #16]
  409a18:	ldp	x29, x30, [sp], #48
  409a1c:	ret
  409a20:	stp	x29, x30, [sp, #-48]!
  409a24:	str	x21, [sp, #16]
  409a28:	stp	x20, x19, [sp, #32]
  409a2c:	mov	x29, sp
  409a30:	cbz	x1, 409aa4 <ferror@plt+0x7714>
  409a34:	add	x19, x1, #0x4
  409a38:	mov	x0, x19
  409a3c:	bl	401de0 <strlen@plt>
  409a40:	cmp	x0, #0xf
  409a44:	b.hi	409a8c <ferror@plt+0x76fc>  // b.pmore
  409a48:	ldrb	w21, [x19]
  409a4c:	cbz	w21, 409a8c <ferror@plt+0x76fc>
  409a50:	mov	w20, #0x1                   	// #1
  409a54:	ands	w8, w21, #0xff
  409a58:	b.eq	409a90 <ferror@plt+0x7700>  // b.none
  409a5c:	cmp	w8, #0x2f
  409a60:	b.eq	409a8c <ferror@plt+0x76fc>  // b.none
  409a64:	bl	4020e0 <__ctype_b_loc@plt>
  409a68:	ldr	x8, [x0]
  409a6c:	and	x9, x21, #0xff
  409a70:	ldrh	w8, [x8, x9, lsl #1]
  409a74:	tbnz	w8, #13, 409a8c <ferror@plt+0x76fc>
  409a78:	ldrb	w21, [x19, x20]
  409a7c:	add	x20, x20, #0x1
  409a80:	ands	w8, w21, #0xff
  409a84:	b.ne	409a5c <ferror@plt+0x76cc>  // b.any
  409a88:	b	409a90 <ferror@plt+0x7700>
  409a8c:	mov	x19, xzr
  409a90:	mov	x0, x19
  409a94:	ldp	x20, x19, [sp, #32]
  409a98:	ldr	x21, [sp, #16]
  409a9c:	ldp	x29, x30, [sp], #48
  409aa0:	ret
  409aa4:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  409aa8:	ldr	x8, [x8, #3992]
  409aac:	mov	w19, w0
  409ab0:	adrp	x1, 411000 <ferror@plt+0xec70>
  409ab4:	add	x1, x1, #0xdbf
  409ab8:	ldr	x0, [x8]
  409abc:	mov	w2, w19
  409ac0:	bl	402360 <fprintf@plt>
  409ac4:	mov	w0, w19
  409ac8:	bl	40ba28 <ferror@plt+0x9698>
  409acc:	mov	x19, x0
  409ad0:	b	409a38 <ferror@plt+0x76a8>
  409ad4:	ldrb	w9, [x0]
  409ad8:	cbz	w9, 409b1c <ferror@plt+0x778c>
  409adc:	ldrb	w10, [x1]
  409ae0:	mov	x8, x0
  409ae4:	mov	w0, #0x1                   	// #1
  409ae8:	cbz	w10, 409b18 <ferror@plt+0x7788>
  409aec:	cmp	w9, w10
  409af0:	b.ne	409b18 <ferror@plt+0x7788>  // b.any
  409af4:	add	x8, x8, #0x1
  409af8:	add	x9, x1, #0x1
  409afc:	ldrb	w11, [x9], #1
  409b00:	ldrb	w10, [x8], #1
  409b04:	cbz	w11, 409b10 <ferror@plt+0x7780>
  409b08:	cmp	w10, w11
  409b0c:	b.eq	409afc <ferror@plt+0x776c>  // b.none
  409b10:	cmp	w10, #0x0
  409b14:	cset	w0, ne  // ne = any
  409b18:	ret
  409b1c:	mov	w0, #0x1                   	// #1
  409b20:	ret
  409b24:	stp	x29, x30, [sp, #-48]!
  409b28:	stp	x22, x21, [sp, #16]
  409b2c:	stp	x20, x19, [sp, #32]
  409b30:	mov	w21, w2
  409b34:	mov	x19, x1
  409b38:	asr	w22, w2, #5
  409b3c:	mov	x20, x0
  409b40:	mov	x29, sp
  409b44:	cbz	w22, 409b68 <ferror@plt+0x77d8>
  409b48:	lsl	w8, w22, #2
  409b4c:	add	x1, x19, #0x8
  409b50:	add	x0, x20, #0x8
  409b54:	sxtw	x2, w8
  409b58:	bl	401ff0 <bcmp@plt>
  409b5c:	cbz	w0, 409b68 <ferror@plt+0x77d8>
  409b60:	mov	w0, #0xffffffff            	// #-1
  409b64:	b	409bac <ferror@plt+0x781c>
  409b68:	and	w8, w21, #0x1f
  409b6c:	cbz	w8, 409ba8 <ferror@plt+0x7818>
  409b70:	sbfiz	x9, x22, #2, #32
  409b74:	add	x10, x20, x9
  409b78:	add	x9, x19, x9
  409b7c:	ldr	w10, [x10, #8]
  409b80:	ldr	w9, [x9, #8]
  409b84:	neg	w8, w8
  409b88:	mov	w11, #0xffffffff            	// #-1
  409b8c:	lsl	w8, w11, w8
  409b90:	rev	w8, w8
  409b94:	eor	w9, w9, w10
  409b98:	tst	w9, w8
  409b9c:	b.eq	409ba8 <ferror@plt+0x7818>  // b.none
  409ba0:	mov	w0, #0x1                   	// #1
  409ba4:	b	409bac <ferror@plt+0x781c>
  409ba8:	mov	w0, wzr
  409bac:	ldp	x20, x19, [sp, #32]
  409bb0:	ldp	x22, x21, [sp, #16]
  409bb4:	ldp	x29, x30, [sp], #48
  409bb8:	ret
  409bbc:	sub	sp, sp, #0x140
  409bc0:	stp	x29, x30, [sp, #272]
  409bc4:	stp	x28, x21, [sp, #288]
  409bc8:	stp	x20, x19, [sp, #304]
  409bcc:	add	x29, sp, #0x110
  409bd0:	cbz	x1, 409da0 <ferror@plt+0x7a10>
  409bd4:	ldrh	w8, [x0, #6]
  409bd8:	mov	x19, x0
  409bdc:	cbz	w8, 409da0 <ferror@plt+0x7a10>
  409be0:	ldrsh	w20, [x19, #4]
  409be4:	cmp	w20, #0x1
  409be8:	b.lt	409da0 <ferror@plt+0x7a10>  // b.tstop
  409bec:	ldrh	w9, [x1], #4
  409bf0:	mov	w0, #0xffffffff            	// #-1
  409bf4:	sub	w9, w9, #0x6
  409bf8:	ror	w9, w9, #1
  409bfc:	cmp	w9, #0x7
  409c00:	b.hi	409da4 <ferror@plt+0x7a14>  // b.pmore
  409c04:	adrp	x10, 411000 <ferror@plt+0xec70>
  409c08:	add	x10, x10, #0xad8
  409c0c:	adr	x11, 409c1c <ferror@plt+0x788c>
  409c10:	ldrb	w12, [x10, x9]
  409c14:	add	x11, x11, x12, lsl #2
  409c18:	br	x11
  409c1c:	mov	w9, #0xc                   	// #12
  409c20:	mov	w10, #0x2                   	// #2
  409c24:	strh	w9, [sp, #14]
  409c28:	strh	w10, [sp, #10]
  409c2c:	ldrh	w10, [x1]
  409c30:	strh	w10, [sp, #16]
  409c34:	cmp	w9, w8
  409c38:	b.ne	409d50 <ferror@plt+0x79c0>  // b.any
  409c3c:	b	409cb0 <ferror@plt+0x7920>
  409c40:	mov	w9, #0x2                   	// #2
  409c44:	mov	w10, #0x4                   	// #4
  409c48:	strh	w9, [sp, #14]
  409c4c:	strh	w10, [sp, #10]
  409c50:	ldr	w10, [x1]
  409c54:	str	w10, [sp, #16]
  409c58:	cmp	w9, w8
  409c5c:	b.ne	409d50 <ferror@plt+0x79c0>  // b.any
  409c60:	b	409cb0 <ferror@plt+0x7920>
  409c64:	mov	w9, #0x4                   	// #4
  409c68:	mov	w10, #0xa                   	// #10
  409c6c:	strh	w9, [sp, #14]
  409c70:	strh	w10, [sp, #10]
  409c74:	ldrh	w10, [x1, #8]
  409c78:	ldr	x11, [x1]
  409c7c:	strh	w10, [sp, #24]
  409c80:	str	x11, [sp, #16]
  409c84:	cmp	w9, w8
  409c88:	b.eq	409cb0 <ferror@plt+0x7920>  // b.none
  409c8c:	b	409d50 <ferror@plt+0x79c0>
  409c90:	mov	w9, #0xa                   	// #10
  409c94:	mov	w10, #0x10                  	// #16
  409c98:	strh	w9, [sp, #14]
  409c9c:	strh	w10, [sp, #10]
  409ca0:	ldr	q0, [x1]
  409ca4:	stur	q0, [sp, #16]
  409ca8:	cmp	w9, w8
  409cac:	b.ne	409d50 <ferror@plt+0x79c0>  // b.any
  409cb0:	and	w8, w8, #0xf
  409cb4:	and	x9, x20, #0xffff
  409cb8:	mov	w10, #0xffff                	// #65535
  409cbc:	cmp	w8, #0xa
  409cc0:	strh	w10, [sp, #12]
  409cc4:	strh	wzr, [sp, #8]
  409cc8:	b.eq	409cec <ferror@plt+0x795c>  // b.none
  409ccc:	cmp	w8, #0x2
  409cd0:	b.ne	409d30 <ferror@plt+0x79a0>  // b.any
  409cd4:	ldr	w8, [sp, #16]
  409cd8:	cbz	w8, 409d28 <ferror@plt+0x7998>
  409cdc:	and	w8, w8, #0xf0
  409ce0:	cmp	w8, #0xe0
  409ce4:	b.eq	409d00 <ferror@plt+0x7970>  // b.none
  409ce8:	b	409d20 <ferror@plt+0x7990>
  409cec:	ldr	w8, [sp, #16]
  409cf0:	cbz	w8, 409d08 <ferror@plt+0x7978>
  409cf4:	mvn	w8, w8
  409cf8:	tst	w8, #0xff
  409cfc:	b.ne	409d20 <ferror@plt+0x7990>  // b.any
  409d00:	mov	w8, #0xa                   	// #10
  409d04:	b	409d2c <ferror@plt+0x799c>
  409d08:	ldr	w8, [sp, #20]
  409d0c:	cbnz	w8, 409d20 <ferror@plt+0x7990>
  409d10:	ldr	w8, [sp, #24]
  409d14:	cbnz	w8, 409d20 <ferror@plt+0x7990>
  409d18:	ldr	w8, [sp, #28]
  409d1c:	cbz	w8, 409d28 <ferror@plt+0x7998>
  409d20:	mov	w8, #0x2                   	// #2
  409d24:	b	409d2c <ferror@plt+0x799c>
  409d28:	mov	w8, #0x6                   	// #6
  409d2c:	strh	w8, [sp, #8]
  409d30:	lsr	x21, x9, #5
  409d34:	cbz	w21, 409d58 <ferror@plt+0x79c8>
  409d38:	add	x8, sp, #0x8
  409d3c:	add	x1, x19, #0x8
  409d40:	add	x0, x8, #0x8
  409d44:	lsl	x2, x21, #2
  409d48:	bl	401ff0 <bcmp@plt>
  409d4c:	cbz	w0, 409d58 <ferror@plt+0x79c8>
  409d50:	mov	w0, #0xffffffff            	// #-1
  409d54:	b	409da4 <ferror@plt+0x7a14>
  409d58:	and	w8, w20, #0xffff
  409d5c:	and	w8, w8, #0x1f
  409d60:	cbz	w8, 409da0 <ferror@plt+0x7a10>
  409d64:	lsl	x9, x21, #2
  409d68:	add	x10, sp, #0x8
  409d6c:	add	x10, x10, x9
  409d70:	add	x9, x19, x9
  409d74:	ldr	w10, [x10, #8]
  409d78:	ldr	w9, [x9, #8]
  409d7c:	neg	w8, w8
  409d80:	mov	w11, #0xffffffff            	// #-1
  409d84:	lsl	w8, w11, w8
  409d88:	rev	w8, w8
  409d8c:	eor	w9, w9, w10
  409d90:	tst	w9, w8
  409d94:	b.eq	409da0 <ferror@plt+0x7a10>  // b.none
  409d98:	mov	w0, #0x1                   	// #1
  409d9c:	b	409da4 <ferror@plt+0x7a14>
  409da0:	mov	w0, wzr
  409da4:	ldp	x20, x19, [sp, #304]
  409da8:	ldp	x28, x21, [sp, #288]
  409dac:	ldp	x29, x30, [sp, #272]
  409db0:	add	sp, sp, #0x140
  409db4:	ret
  409db8:	stp	x29, x30, [sp, #-64]!
  409dbc:	str	x28, [sp, #16]
  409dc0:	stp	x22, x21, [sp, #32]
  409dc4:	stp	x20, x19, [sp, #48]
  409dc8:	mov	x29, sp
  409dcc:	sub	sp, sp, #0x400
  409dd0:	adrp	x0, 411000 <ferror@plt+0xec70>
  409dd4:	add	x0, x0, #0xdeb
  409dd8:	bl	402310 <getenv@plt>
  409ddc:	cbz	x0, 409dfc <ferror@plt+0x7a6c>
  409de0:	mov	w2, #0xa                   	// #10
  409de4:	mov	x1, xzr
  409de8:	bl	4020f0 <strtol@plt>
  409dec:	cmp	w0, #0x0
  409df0:	mov	w8, #0x64                  	// #100
  409df4:	csel	w19, w8, w0, eq  // eq = none
  409df8:	b	409ea0 <ferror@plt+0x7b10>
  409dfc:	adrp	x0, 411000 <ferror@plt+0xec70>
  409e00:	add	x0, x0, #0xdee
  409e04:	bl	402310 <getenv@plt>
  409e08:	cbz	x0, 409e1c <ferror@plt+0x7a8c>
  409e0c:	adrp	x2, 411000 <ferror@plt+0xec70>
  409e10:	mov	x3, x0
  409e14:	add	x2, x2, #0xbe1
  409e18:	b	409e38 <ferror@plt+0x7aa8>
  409e1c:	adrp	x0, 411000 <ferror@plt+0xec70>
  409e20:	add	x0, x0, #0xdfe
  409e24:	bl	402310 <getenv@plt>
  409e28:	cbz	x0, 409ebc <ferror@plt+0x7b2c>
  409e2c:	adrp	x2, 411000 <ferror@plt+0xec70>
  409e30:	mov	x3, x0
  409e34:	add	x2, x2, #0xe08
  409e38:	mov	x0, sp
  409e3c:	mov	w1, #0x3ff                 	// #1023
  409e40:	bl	401ef0 <snprintf@plt>
  409e44:	adrp	x1, 412000 <ferror@plt+0xfc70>
  409e48:	add	x1, x1, #0x23a
  409e4c:	mov	x0, sp
  409e50:	bl	4021f0 <fopen64@plt>
  409e54:	cbz	x0, 409e9c <ferror@plt+0x7b0c>
  409e58:	adrp	x1, 411000 <ferror@plt+0xec70>
  409e5c:	add	x1, x1, #0xe27
  409e60:	add	x2, x29, #0x1c
  409e64:	add	x3, x29, #0x18
  409e68:	mov	x20, x0
  409e6c:	bl	401f70 <__isoc99_fscanf@plt>
  409e70:	ldp	w19, w22, [x29, #24]
  409e74:	mov	w21, w0
  409e78:	mov	x0, x20
  409e7c:	bl	401f30 <fclose@plt>
  409e80:	cmp	w21, #0x2
  409e84:	b.ne	409e9c <ferror@plt+0x7b0c>  // b.any
  409e88:	mov	w8, #0x4240                	// #16960
  409e8c:	movk	w8, #0xf, lsl #16
  409e90:	cmp	w22, w8
  409e94:	b.ne	409e9c <ferror@plt+0x7b0c>  // b.any
  409e98:	cbnz	w19, 409ea0 <ferror@plt+0x7b10>
  409e9c:	mov	w19, #0x64                  	// #100
  409ea0:	mov	w0, w19
  409ea4:	add	sp, sp, #0x400
  409ea8:	ldp	x20, x19, [sp, #48]
  409eac:	ldp	x22, x21, [sp, #32]
  409eb0:	ldr	x28, [sp, #16]
  409eb4:	ldp	x29, x30, [sp], #64
  409eb8:	ret
  409ebc:	adrp	x8, 411000 <ferror@plt+0xec70>
  409ec0:	add	x8, x8, #0xe16
  409ec4:	ldr	q0, [x8]
  409ec8:	strb	wzr, [sp, #16]
  409ecc:	str	q0, [sp]
  409ed0:	b	409e44 <ferror@plt+0x7ab4>
  409ed4:	stp	x29, x30, [sp, #-16]!
  409ed8:	mov	w0, #0x2                   	// #2
  409edc:	mov	x29, sp
  409ee0:	bl	402230 <sysconf@plt>
  409ee4:	ldp	x29, x30, [sp], #16
  409ee8:	ret
  409eec:	sub	w9, w0, #0x2
  409ef0:	cmp	w9, #0x1a
  409ef4:	b.hi	409f44 <ferror@plt+0x7bb4>  // b.pmore
  409ef8:	adrp	x10, 411000 <ferror@plt+0xec70>
  409efc:	add	x10, x10, #0xae0
  409f00:	adr	x11, 409f14 <ferror@plt+0x7b84>
  409f04:	ldrb	w12, [x10, x9]
  409f08:	add	x11, x11, x12, lsl #2
  409f0c:	mov	x8, x2
  409f10:	br	x11
  409f14:	mov	x1, x8
  409f18:	mov	x2, x3
  409f1c:	mov	w3, w4
  409f20:	b	402380 <inet_ntop@plt>
  409f24:	ldrh	w9, [x8]
  409f28:	cmp	w9, #0xa
  409f2c:	b.eq	409f74 <ferror@plt+0x7be4>  // b.none
  409f30:	cmp	w9, #0x2
  409f34:	b.ne	409f44 <ferror@plt+0x7bb4>  // b.any
  409f38:	add	x1, x8, #0x4
  409f3c:	mov	w0, #0x2                   	// #2
  409f40:	b	409f18 <ferror@plt+0x7b88>
  409f44:	adrp	x0, 411000 <ferror@plt+0xec70>
  409f48:	add	x0, x0, #0xe3a
  409f4c:	ret
  409f50:	mov	w2, #0xffff                	// #65535
  409f54:	mov	x0, x8
  409f58:	b	40bf88 <ferror@plt+0x9bf8>
  409f5c:	sxtw	x9, w4
  409f60:	mov	w0, #0x1c                  	// #28
  409f64:	mov	x1, x8
  409f68:	mov	x2, x3
  409f6c:	mov	x3, x9
  409f70:	b	40d2cc <ferror@plt+0xaf3c>
  409f74:	add	x1, x8, #0x8
  409f78:	mov	w0, #0xa                   	// #10
  409f7c:	b	409f18 <ferror@plt+0x7b88>
  409f80:	adrp	x3, 423000 <ferror@plt+0x20c70>
  409f84:	add	x3, x3, #0x3f8
  409f88:	mov	w4, #0x100                 	// #256
  409f8c:	b	409eec <ferror@plt+0x7b5c>
  409f90:	stp	x29, x30, [sp, #-32]!
  409f94:	adrp	x1, 410000 <ferror@plt+0xdc70>
  409f98:	add	x1, x1, #0x552
  409f9c:	str	x19, [sp, #16]
  409fa0:	mov	x29, sp
  409fa4:	mov	x19, x0
  409fa8:	bl	4020d0 <strcmp@plt>
  409fac:	cbz	w0, 40a020 <ferror@plt+0x7c90>
  409fb0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  409fb4:	add	x1, x1, #0x557
  409fb8:	mov	x0, x19
  409fbc:	bl	4020d0 <strcmp@plt>
  409fc0:	cbz	w0, 40a028 <ferror@plt+0x7c98>
  409fc4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  409fc8:	add	x1, x1, #0x5c8
  409fcc:	mov	x0, x19
  409fd0:	bl	4020d0 <strcmp@plt>
  409fd4:	cbz	w0, 40a030 <ferror@plt+0x7ca0>
  409fd8:	adrp	x1, 411000 <ferror@plt+0xec70>
  409fdc:	add	x1, x1, #0xe3e
  409fe0:	mov	x0, x19
  409fe4:	bl	4020d0 <strcmp@plt>
  409fe8:	cbz	w0, 40a038 <ferror@plt+0x7ca8>
  409fec:	adrp	x1, 411000 <ferror@plt+0xec70>
  409ff0:	add	x1, x1, #0xe42
  409ff4:	mov	x0, x19
  409ff8:	bl	4020d0 <strcmp@plt>
  409ffc:	cbz	w0, 40a040 <ferror@plt+0x7cb0>
  40a000:	adrp	x1, 411000 <ferror@plt+0xec70>
  40a004:	add	x1, x1, #0xe47
  40a008:	mov	x0, x19
  40a00c:	bl	4020d0 <strcmp@plt>
  40a010:	cmp	w0, #0x0
  40a014:	mov	w8, #0x7                   	// #7
  40a018:	csel	w0, w8, wzr, eq  // eq = none
  40a01c:	b	40a044 <ferror@plt+0x7cb4>
  40a020:	mov	w0, #0x2                   	// #2
  40a024:	b	40a044 <ferror@plt+0x7cb4>
  40a028:	mov	w0, #0xa                   	// #10
  40a02c:	b	40a044 <ferror@plt+0x7cb4>
  40a030:	mov	w0, #0x11                  	// #17
  40a034:	b	40a044 <ferror@plt+0x7cb4>
  40a038:	mov	w0, #0x4                   	// #4
  40a03c:	b	40a044 <ferror@plt+0x7cb4>
  40a040:	mov	w0, #0x1c                  	// #28
  40a044:	ldr	x19, [sp, #16]
  40a048:	ldp	x29, x30, [sp], #32
  40a04c:	ret
  40a050:	sub	w8, w0, #0x2
  40a054:	cmp	w8, #0x1a
  40a058:	b.hi	40a088 <ferror@plt+0x7cf8>  // b.pmore
  40a05c:	adrp	x9, 411000 <ferror@plt+0xec70>
  40a060:	add	x9, x9, #0xafb
  40a064:	adr	x10, 40a07c <ferror@plt+0x7cec>
  40a068:	ldrb	w11, [x9, x8]
  40a06c:	add	x10, x10, x11, lsl #2
  40a070:	adrp	x0, 410000 <ferror@plt+0xdc70>
  40a074:	add	x0, x0, #0x552
  40a078:	br	x10
  40a07c:	adrp	x0, 411000 <ferror@plt+0xec70>
  40a080:	add	x0, x0, #0xe3e
  40a084:	ret
  40a088:	adrp	x0, 411000 <ferror@plt+0xec70>
  40a08c:	add	x0, x0, #0xe3a
  40a090:	ret
  40a094:	adrp	x0, 411000 <ferror@plt+0xec70>
  40a098:	add	x0, x0, #0xe47
  40a09c:	ret
  40a0a0:	adrp	x0, 410000 <ferror@plt+0xdc70>
  40a0a4:	add	x0, x0, #0x557
  40a0a8:	ret
  40a0ac:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40a0b0:	add	x0, x0, #0x5c8
  40a0b4:	ret
  40a0b8:	adrp	x0, 411000 <ferror@plt+0xec70>
  40a0bc:	add	x0, x0, #0xe42
  40a0c0:	ret
  40a0c4:	sub	sp, sp, #0x70
  40a0c8:	stp	x29, x30, [sp, #16]
  40a0cc:	stp	x28, x27, [sp, #32]
  40a0d0:	stp	x26, x25, [sp, #48]
  40a0d4:	stp	x24, x23, [sp, #64]
  40a0d8:	stp	x22, x21, [sp, #80]
  40a0dc:	stp	x20, x19, [sp, #96]
  40a0e0:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40a0e4:	ldr	x8, [x8, #4064]
  40a0e8:	mov	x21, x2
  40a0ec:	mov	w22, w0
  40a0f0:	add	x29, sp, #0x10
  40a0f4:	ldr	w8, [x8]
  40a0f8:	cbz	w8, 40a12c <ferror@plt+0x7d9c>
  40a0fc:	cmp	w1, #0x0
  40a100:	b.le	40a134 <ferror@plt+0x7da4>
  40a104:	cmp	w22, #0xa
  40a108:	mov	w12, w1
  40a10c:	mov	w8, w1
  40a110:	mov	w23, w22
  40a114:	mov	x24, x21
  40a118:	b.ne	40a1d0 <ferror@plt+0x7e40>  // b.any
  40a11c:	ldr	w8, [x21]
  40a120:	cbz	w8, 40a17c <ferror@plt+0x7dec>
  40a124:	mov	w23, #0xa                   	// #10
  40a128:	b	40a188 <ferror@plt+0x7df8>
  40a12c:	mov	w2, w1
  40a130:	b	40a314 <ferror@plt+0x7f84>
  40a134:	sub	w8, w22, #0x2
  40a138:	cmp	w8, #0x1a
  40a13c:	mov	w2, wzr
  40a140:	b.hi	40a314 <ferror@plt+0x7f84>  // b.pmore
  40a144:	adrp	x9, 411000 <ferror@plt+0xec70>
  40a148:	add	x9, x9, #0xb16
  40a14c:	adr	x10, 40a11c <ferror@plt+0x7d8c>
  40a150:	ldrb	w11, [x9, x8]
  40a154:	add	x10, x10, x11, lsl #2
  40a158:	mov	w12, #0x4                   	// #4
  40a15c:	mov	w1, #0x10                  	// #16
  40a160:	mov	w8, #0x4                   	// #4
  40a164:	mov	w23, w22
  40a168:	mov	x24, x21
  40a16c:	br	x10
  40a170:	mov	w12, #0x2                   	// #2
  40a174:	mov	w8, #0x2                   	// #2
  40a178:	b	40a1a0 <ferror@plt+0x7e10>
  40a17c:	ldr	w8, [x21, #4]
  40a180:	mov	w23, #0xa                   	// #10
  40a184:	cbz	w8, 40a1ac <ferror@plt+0x7e1c>
  40a188:	mov	w12, w1
  40a18c:	mov	w8, w1
  40a190:	mov	x24, x21
  40a194:	b	40a1d0 <ferror@plt+0x7e40>
  40a198:	mov	w12, #0xa                   	// #10
  40a19c:	mov	w8, #0xa                   	// #10
  40a1a0:	mov	w23, w22
  40a1a4:	mov	x24, x21
  40a1a8:	b	40a1d0 <ferror@plt+0x7e40>
  40a1ac:	ldr	w8, [x21, #8]
  40a1b0:	add	x9, x21, #0xc
  40a1b4:	mov	w10, #0x4                   	// #4
  40a1b8:	mov	w11, #0x2                   	// #2
  40a1bc:	cmn	w8, #0x10, lsl #12
  40a1c0:	csel	w8, w10, w1, eq  // eq = none
  40a1c4:	csel	w23, w11, w23, eq  // eq = none
  40a1c8:	csel	x24, x9, x21, eq  // eq = none
  40a1cc:	mov	w12, w1
  40a1d0:	mov	w25, w8
  40a1d4:	add	x8, x24, x25
  40a1d8:	ldur	w8, [x8, #-4]
  40a1dc:	mov	w9, #0xff01                	// #65281
  40a1e0:	movk	w9, #0xff00, lsl #16
  40a1e4:	adrp	x19, 423000 <ferror@plt+0x20c70>
  40a1e8:	mul	x9, x8, x9
  40a1ec:	lsr	x9, x9, #40
  40a1f0:	add	w9, w9, w9, lsl #8
  40a1f4:	sub	w28, w8, w9
  40a1f8:	add	x19, x19, #0x600
  40a1fc:	ldr	x20, [x19, w28, uxtw #3]
  40a200:	mov	w27, w4
  40a204:	str	w12, [sp, #4]
  40a208:	str	x3, [sp, #8]
  40a20c:	cbz	x20, 40a250 <ferror@plt+0x7ec0>
  40a210:	mov	x26, x20
  40a214:	b	40a220 <ferror@plt+0x7e90>
  40a218:	ldr	x26, [x26]
  40a21c:	cbz	x26, 40a250 <ferror@plt+0x7ec0>
  40a220:	ldrh	w8, [x26, #22]
  40a224:	cmp	w23, w8
  40a228:	b.ne	40a218 <ferror@plt+0x7e88>  // b.any
  40a22c:	ldrh	w8, [x26, #18]
  40a230:	cmp	w25, w8
  40a234:	b.ne	40a218 <ferror@plt+0x7e88>  // b.any
  40a238:	add	x0, x26, #0x18
  40a23c:	mov	x1, x24
  40a240:	mov	x2, x25
  40a244:	bl	401ff0 <bcmp@plt>
  40a248:	cbnz	w0, 40a218 <ferror@plt+0x7e88>
  40a24c:	b	40a2d4 <ferror@plt+0x7f44>
  40a250:	mov	w0, #0x118                 	// #280
  40a254:	bl	401f50 <malloc@plt>
  40a258:	cbz	x0, 40a308 <ferror@plt+0x7f78>
  40a25c:	mov	x26, x0
  40a260:	strh	w23, [x0, #22]
  40a264:	strh	w25, [x0, #18]
  40a268:	str	xzr, [x0, #8]
  40a26c:	add	x0, x0, #0x18
  40a270:	mov	x1, x24
  40a274:	mov	x2, x25
  40a278:	bl	401da0 <memcpy@plt>
  40a27c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40a280:	ldr	w9, [x8, #1528]
  40a284:	str	x20, [x26]
  40a288:	str	x26, [x19, x28, lsl #3]
  40a28c:	add	w10, w9, #0x1
  40a290:	str	w10, [x8, #1528]
  40a294:	cbnz	w9, 40a2a0 <ferror@plt+0x7f10>
  40a298:	mov	w0, #0x1                   	// #1
  40a29c:	bl	401e50 <sethostent@plt>
  40a2a0:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40a2a4:	ldr	x8, [x8, #4016]
  40a2a8:	ldr	x0, [x8]
  40a2ac:	bl	4021d0 <fflush@plt>
  40a2b0:	mov	x0, x24
  40a2b4:	mov	w1, w25
  40a2b8:	mov	w2, w23
  40a2bc:	bl	402120 <gethostbyaddr@plt>
  40a2c0:	cbz	x0, 40a2d4 <ferror@plt+0x7f44>
  40a2c4:	ldr	x0, [x0]
  40a2c8:	bl	402030 <strdup@plt>
  40a2cc:	str	x0, [x26, #8]
  40a2d0:	b	40a2d8 <ferror@plt+0x7f48>
  40a2d4:	ldr	x0, [x26, #8]
  40a2d8:	ldr	x3, [sp, #8]
  40a2dc:	ldr	w2, [sp, #4]
  40a2e0:	mov	w4, w27
  40a2e4:	cbz	x0, 40a314 <ferror@plt+0x7f84>
  40a2e8:	ldp	x20, x19, [sp, #96]
  40a2ec:	ldp	x22, x21, [sp, #80]
  40a2f0:	ldp	x24, x23, [sp, #64]
  40a2f4:	ldp	x26, x25, [sp, #48]
  40a2f8:	ldp	x28, x27, [sp, #32]
  40a2fc:	ldp	x29, x30, [sp, #16]
  40a300:	add	sp, sp, #0x70
  40a304:	ret
  40a308:	ldr	w2, [sp, #4]
  40a30c:	ldr	x3, [sp, #8]
  40a310:	mov	w4, w27
  40a314:	mov	w0, w22
  40a318:	mov	w1, w2
  40a31c:	mov	x2, x21
  40a320:	ldp	x20, x19, [sp, #96]
  40a324:	ldp	x22, x21, [sp, #80]
  40a328:	ldp	x24, x23, [sp, #64]
  40a32c:	ldp	x26, x25, [sp, #48]
  40a330:	ldp	x28, x27, [sp, #32]
  40a334:	ldp	x29, x30, [sp, #16]
  40a338:	add	sp, sp, #0x70
  40a33c:	b	409eec <ferror@plt+0x7b5c>
  40a340:	adrp	x3, 423000 <ferror@plt+0x20c70>
  40a344:	add	x3, x3, #0x4f8
  40a348:	mov	w4, #0x100                 	// #256
  40a34c:	b	40a0c4 <ferror@plt+0x7d34>
  40a350:	stp	x29, x30, [sp, #-80]!
  40a354:	stp	x20, x19, [sp, #64]
  40a358:	mov	x19, x2
  40a35c:	cmp	w3, #0x3
  40a360:	str	x25, [sp, #16]
  40a364:	stp	x24, x23, [sp, #32]
  40a368:	stp	x22, x21, [sp, #48]
  40a36c:	mov	x29, sp
  40a370:	b.lt	40a3c4 <ferror@plt+0x8034>  // b.tstop
  40a374:	cmp	w1, #0x1
  40a378:	b.lt	40a3c4 <ferror@plt+0x8034>  // b.tstop
  40a37c:	adrp	x22, 411000 <ferror@plt+0xec70>
  40a380:	mov	w20, w3
  40a384:	mov	x21, x0
  40a388:	mov	x24, xzr
  40a38c:	mov	w25, w1
  40a390:	add	x22, x22, #0xf89
  40a394:	mov	x23, x19
  40a398:	ldrb	w2, [x21, x24]
  40a39c:	mov	x0, x23
  40a3a0:	mov	x1, x22
  40a3a4:	bl	401e80 <sprintf@plt>
  40a3a8:	cmp	w20, #0x5
  40a3ac:	b.lt	40a3c4 <ferror@plt+0x8034>  // b.tstop
  40a3b0:	add	x24, x24, #0x1
  40a3b4:	add	x23, x23, #0x2
  40a3b8:	cmp	x24, x25
  40a3bc:	sub	w20, w20, #0x2
  40a3c0:	b.cc	40a398 <ferror@plt+0x8008>  // b.lo, b.ul, b.last
  40a3c4:	mov	x0, x19
  40a3c8:	ldp	x20, x19, [sp, #64]
  40a3cc:	ldp	x22, x21, [sp, #48]
  40a3d0:	ldp	x24, x23, [sp, #32]
  40a3d4:	ldr	x25, [sp, #16]
  40a3d8:	ldp	x29, x30, [sp], #80
  40a3dc:	ret
  40a3e0:	sub	sp, sp, #0x50
  40a3e4:	stp	x29, x30, [sp, #16]
  40a3e8:	stp	x24, x23, [sp, #32]
  40a3ec:	stp	x22, x21, [sp, #48]
  40a3f0:	stp	x20, x19, [sp, #64]
  40a3f4:	add	x29, sp, #0x10
  40a3f8:	mov	x20, x3
  40a3fc:	mov	w22, w2
  40a400:	mov	x19, x1
  40a404:	mov	x21, x0
  40a408:	bl	401de0 <strlen@plt>
  40a40c:	tbnz	w0, #0, 40a494 <ferror@plt+0x8104>
  40a410:	cbz	w22, 40a49c <ferror@plt+0x810c>
  40a414:	mov	x23, xzr
  40a418:	mov	w24, w22
  40a41c:	mov	x0, x21
  40a420:	bl	401de0 <strlen@plt>
  40a424:	cmp	x0, #0x2
  40a428:	b.cc	40a4a0 <ferror@plt+0x8110>  // b.lo, b.ul, b.last
  40a42c:	add	x0, sp, #0x4
  40a430:	mov	w2, #0x2                   	// #2
  40a434:	mov	x1, x21
  40a438:	bl	4022b0 <strncpy@plt>
  40a43c:	strb	wzr, [sp, #6]
  40a440:	bl	402300 <__errno_location@plt>
  40a444:	mov	x22, x0
  40a448:	str	wzr, [x0]
  40a44c:	add	x0, sp, #0x4
  40a450:	add	x1, sp, #0x8
  40a454:	mov	w2, #0x10                  	// #16
  40a458:	bl	401dd0 <strtoul@plt>
  40a45c:	ldr	w8, [x22]
  40a460:	cbnz	w8, 40a494 <ferror@plt+0x8104>
  40a464:	cmp	w0, #0xff
  40a468:	b.hi	40a494 <ferror@plt+0x8104>  // b.pmore
  40a46c:	ldr	x8, [sp, #8]
  40a470:	ldrb	w8, [x8]
  40a474:	cbnz	w8, 40a494 <ferror@plt+0x8104>
  40a478:	strb	w0, [x19, x23]
  40a47c:	add	x23, x23, #0x1
  40a480:	cmp	x24, x23
  40a484:	add	x21, x21, #0x2
  40a488:	b.ne	40a41c <ferror@plt+0x808c>  // b.any
  40a48c:	mov	w23, w24
  40a490:	b	40a4a0 <ferror@plt+0x8110>
  40a494:	mov	x19, xzr
  40a498:	b	40a4a8 <ferror@plt+0x8118>
  40a49c:	mov	w23, wzr
  40a4a0:	cbz	x20, 40a4a8 <ferror@plt+0x8118>
  40a4a4:	str	w23, [x20]
  40a4a8:	mov	x0, x19
  40a4ac:	ldp	x20, x19, [sp, #64]
  40a4b0:	ldp	x22, x21, [sp, #48]
  40a4b4:	ldp	x24, x23, [sp, #32]
  40a4b8:	ldp	x29, x30, [sp, #16]
  40a4bc:	add	sp, sp, #0x50
  40a4c0:	ret
  40a4c4:	cmp	w2, #0x1
  40a4c8:	b.lt	40a568 <ferror@plt+0x81d8>  // b.tstop
  40a4cc:	mov	w8, w2
  40a4d0:	add	x9, x0, #0x1
  40a4d4:	ldurb	w10, [x9, #-1]
  40a4d8:	sub	w11, w10, #0x41
  40a4dc:	cmp	w11, #0x5
  40a4e0:	b.hi	40a4ec <ferror@plt+0x815c>  // b.pmore
  40a4e4:	sub	w10, w10, #0x37
  40a4e8:	b	40a50c <ferror@plt+0x817c>
  40a4ec:	sub	w11, w10, #0x61
  40a4f0:	cmp	w11, #0x5
  40a4f4:	b.hi	40a500 <ferror@plt+0x8170>  // b.pmore
  40a4f8:	sub	w10, w10, #0x57
  40a4fc:	b	40a50c <ferror@plt+0x817c>
  40a500:	sub	w10, w10, #0x30
  40a504:	cmp	w10, #0x9
  40a508:	b.hi	40a570 <ferror@plt+0x81e0>  // b.pmore
  40a50c:	tbnz	w10, #31, 40a570 <ferror@plt+0x81e0>
  40a510:	lsl	w10, w10, #4
  40a514:	strb	w10, [x1]
  40a518:	ldrb	w11, [x9]
  40a51c:	sub	w12, w11, #0x41
  40a520:	cmp	w12, #0x5
  40a524:	b.hi	40a530 <ferror@plt+0x81a0>  // b.pmore
  40a528:	sub	w11, w11, #0x37
  40a52c:	b	40a550 <ferror@plt+0x81c0>
  40a530:	sub	w12, w11, #0x61
  40a534:	cmp	w12, #0x5
  40a538:	b.hi	40a544 <ferror@plt+0x81b4>  // b.pmore
  40a53c:	sub	w11, w11, #0x57
  40a540:	b	40a550 <ferror@plt+0x81c0>
  40a544:	sub	w11, w11, #0x30
  40a548:	cmp	w11, #0x9
  40a54c:	b.hi	40a570 <ferror@plt+0x81e0>  // b.pmore
  40a550:	tbnz	w11, #31, 40a570 <ferror@plt+0x81e0>
  40a554:	orr	w10, w10, w11
  40a558:	subs	x8, x8, #0x1
  40a55c:	strb	w10, [x1], #1
  40a560:	add	x9, x9, #0x2
  40a564:	b.ne	40a4d4 <ferror@plt+0x8144>  // b.any
  40a568:	mov	w0, wzr
  40a56c:	ret
  40a570:	mov	w0, #0xffffffff            	// #-1
  40a574:	ret
  40a578:	stp	x29, x30, [sp, #-48]!
  40a57c:	stp	x22, x21, [sp, #16]
  40a580:	mov	x21, x0
  40a584:	stp	x20, x19, [sp, #32]
  40a588:	mov	x19, x2
  40a58c:	rev	w8, w21
  40a590:	adrp	x2, 411000 <ferror@plt+0xec70>
  40a594:	adrp	x4, 411000 <ferror@plt+0xec70>
  40a598:	mov	x20, x1
  40a59c:	lsr	w3, w8, #16
  40a5a0:	add	x2, x2, #0xe50
  40a5a4:	add	x4, x4, #0xe4e
  40a5a8:	mov	x0, x1
  40a5ac:	mov	x1, x19
  40a5b0:	mov	x29, sp
  40a5b4:	bl	401ef0 <snprintf@plt>
  40a5b8:	tbnz	w0, #31, 40a648 <ferror@plt+0x82b8>
  40a5bc:	ubfx	x8, x21, #16, #16
  40a5c0:	mov	w22, w0
  40a5c4:	adrp	x2, 411000 <ferror@plt+0xec70>
  40a5c8:	adrp	x4, 411000 <ferror@plt+0xec70>
  40a5cc:	rev16	w3, w8
  40a5d0:	add	x0, x20, x22
  40a5d4:	sub	x1, x19, x22
  40a5d8:	add	x2, x2, #0xe50
  40a5dc:	add	x4, x4, #0xe4e
  40a5e0:	bl	401ef0 <snprintf@plt>
  40a5e4:	tbnz	w0, #31, 40a648 <ferror@plt+0x82b8>
  40a5e8:	lsr	x8, x21, #32
  40a5ec:	add	x22, x22, w0, uxtw
  40a5f0:	rev	w8, w8
  40a5f4:	adrp	x2, 411000 <ferror@plt+0xec70>
  40a5f8:	adrp	x4, 411000 <ferror@plt+0xec70>
  40a5fc:	add	x0, x20, x22
  40a600:	lsr	w3, w8, #16
  40a604:	sub	x1, x19, x22
  40a608:	add	x2, x2, #0xe50
  40a60c:	add	x4, x4, #0xe4e
  40a610:	bl	401ef0 <snprintf@plt>
  40a614:	tbnz	w0, #31, 40a648 <ferror@plt+0x82b8>
  40a618:	lsr	x8, x21, #48
  40a61c:	add	x21, x22, w0, uxtw
  40a620:	adrp	x2, 411000 <ferror@plt+0xec70>
  40a624:	adrp	x4, 412000 <ferror@plt+0xfc70>
  40a628:	rev16	w3, w8
  40a62c:	add	x0, x20, x21
  40a630:	sub	x1, x19, x21
  40a634:	add	x2, x2, #0xe50
  40a638:	add	x4, x4, #0x5fe
  40a63c:	bl	401ef0 <snprintf@plt>
  40a640:	tbnz	w0, #31, 40a648 <ferror@plt+0x82b8>
  40a644:	add	w0, w0, w21
  40a648:	ldp	x20, x19, [sp, #32]
  40a64c:	ldp	x22, x21, [sp, #16]
  40a650:	ldp	x29, x30, [sp], #48
  40a654:	ret
  40a658:	stp	x29, x30, [sp, #-64]!
  40a65c:	stp	x24, x23, [sp, #16]
  40a660:	stp	x22, x21, [sp, #32]
  40a664:	stp	x20, x19, [sp, #48]
  40a668:	mov	x29, sp
  40a66c:	cbz	x1, 40a6dc <ferror@plt+0x834c>
  40a670:	mov	x19, x2
  40a674:	mov	x20, x1
  40a678:	mov	x21, x0
  40a67c:	bl	4020e0 <__ctype_b_loc@plt>
  40a680:	adrp	x23, 411000 <ferror@plt+0xec70>
  40a684:	mov	x22, x0
  40a688:	add	x23, x23, #0xe55
  40a68c:	b	40a6a8 <ferror@plt+0x8318>
  40a690:	mov	x0, x23
  40a694:	mov	w1, w24
  40a698:	bl	4022e0 <printf@plt>
  40a69c:	subs	x20, x20, #0x1
  40a6a0:	add	x21, x21, #0x1
  40a6a4:	b.eq	40a6dc <ferror@plt+0x834c>  // b.none
  40a6a8:	ldrb	w24, [x21]
  40a6ac:	cmp	x24, #0x5c
  40a6b0:	b.eq	40a690 <ferror@plt+0x8300>  // b.none
  40a6b4:	ldr	x8, [x22]
  40a6b8:	ldrh	w8, [x8, x24, lsl #1]
  40a6bc:	tbz	w8, #14, 40a690 <ferror@plt+0x8300>
  40a6c0:	mov	x0, x19
  40a6c4:	mov	w1, w24
  40a6c8:	bl	402190 <strchr@plt>
  40a6cc:	cbnz	x0, 40a690 <ferror@plt+0x8300>
  40a6d0:	mov	w0, w24
  40a6d4:	bl	402320 <putchar@plt>
  40a6d8:	b	40a69c <ferror@plt+0x830c>
  40a6dc:	ldp	x20, x19, [sp, #48]
  40a6e0:	ldp	x22, x21, [sp, #32]
  40a6e4:	ldp	x24, x23, [sp, #16]
  40a6e8:	ldp	x29, x30, [sp], #64
  40a6ec:	ret
  40a6f0:	sub	sp, sp, #0x60
  40a6f4:	stp	x29, x30, [sp, #64]
  40a6f8:	add	x29, sp, #0x40
  40a6fc:	stp	x20, x19, [sp, #80]
  40a700:	mov	x19, x0
  40a704:	sub	x0, x29, #0x10
  40a708:	mov	x1, xzr
  40a70c:	bl	401fc0 <gettimeofday@plt>
  40a710:	sub	x0, x29, #0x10
  40a714:	bl	401f20 <localtime@plt>
  40a718:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40a71c:	ldr	x8, [x8, #4032]
  40a720:	mov	x3, x0
  40a724:	ldr	w8, [x8]
  40a728:	cbz	w8, 40a758 <ferror@plt+0x83c8>
  40a72c:	adrp	x2, 411000 <ferror@plt+0xec70>
  40a730:	add	x2, x2, #0xe5b
  40a734:	add	x0, sp, #0x8
  40a738:	mov	w1, #0x28                  	// #40
  40a73c:	bl	401ec0 <strftime@plt>
  40a740:	ldur	x3, [x29, #-8]
  40a744:	adrp	x1, 411000 <ferror@plt+0xec70>
  40a748:	add	x1, x1, #0xe6d
  40a74c:	add	x2, sp, #0x8
  40a750:	mov	x0, x19
  40a754:	b	40a784 <ferror@plt+0x83f4>
  40a758:	mov	x0, x3
  40a75c:	bl	402250 <asctime@plt>
  40a760:	mov	x20, x0
  40a764:	bl	401de0 <strlen@plt>
  40a768:	add	x8, x0, x20
  40a76c:	sturb	wzr, [x8, #-1]
  40a770:	ldur	x3, [x29, #-8]
  40a774:	adrp	x1, 411000 <ferror@plt+0xec70>
  40a778:	add	x1, x1, #0xe79
  40a77c:	mov	x0, x19
  40a780:	mov	x2, x20
  40a784:	bl	402360 <fprintf@plt>
  40a788:	ldp	x20, x19, [sp, #80]
  40a78c:	ldp	x29, x30, [sp, #64]
  40a790:	mov	w0, wzr
  40a794:	add	sp, sp, #0x60
  40a798:	ret
  40a79c:	sub	sp, sp, #0x70
  40a7a0:	stp	x29, x30, [sp, #64]
  40a7a4:	stp	x22, x21, [sp, #80]
  40a7a8:	stp	x20, x19, [sp, #96]
  40a7ac:	ldr	x8, [x2, #40]
  40a7b0:	mov	x20, x1
  40a7b4:	mov	x19, x0
  40a7b8:	add	x29, sp, #0x40
  40a7bc:	cbz	x8, 40a7f4 <ferror@plt+0x8464>
  40a7c0:	ldr	w22, [x8, #4]
  40a7c4:	cbz	w22, 40a7fc <ferror@plt+0x846c>
  40a7c8:	ldr	x8, [x2, #296]
  40a7cc:	cbz	x8, 40a828 <ferror@plt+0x8498>
  40a7d0:	bl	40c780 <ferror@plt+0xa3f0>
  40a7d4:	tbz	w0, #0, 40a874 <ferror@plt+0x84e4>
  40a7d8:	adrp	x2, 411000 <ferror@plt+0xec70>
  40a7dc:	add	x2, x2, #0xe91
  40a7e0:	mov	w0, #0x2                   	// #2
  40a7e4:	mov	w1, #0x6                   	// #6
  40a7e8:	mov	x3, xzr
  40a7ec:	mov	w4, w22
  40a7f0:	bl	40c8a8 <ferror@plt+0xa518>
  40a7f4:	mov	w22, wzr
  40a7f8:	b	40a8b8 <ferror@plt+0x8528>
  40a7fc:	bl	40c780 <ferror@plt+0xa3f0>
  40a800:	tbz	w0, #0, 40a88c <ferror@plt+0x84fc>
  40a804:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40a808:	add	x2, x2, #0x5c8
  40a80c:	mov	w0, #0x2                   	// #2
  40a810:	mov	w1, #0x6                   	// #6
  40a814:	mov	x3, xzr
  40a818:	mov	x4, xzr
  40a81c:	bl	40cf48 <ferror@plt+0xabb8>
  40a820:	mov	w22, wzr
  40a824:	b	40a8b8 <ferror@plt+0x8528>
  40a828:	mov	w0, w22
  40a82c:	bl	40ba64 <ferror@plt+0x96d4>
  40a830:	mov	x21, x0
  40a834:	bl	40c780 <ferror@plt+0xa3f0>
  40a838:	tbz	w0, #0, 40a85c <ferror@plt+0x84cc>
  40a83c:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40a840:	add	x2, x2, #0x5c8
  40a844:	mov	w0, #0x2                   	// #2
  40a848:	mov	w1, #0x6                   	// #6
  40a84c:	mov	x3, xzr
  40a850:	mov	x4, x21
  40a854:	bl	40cd08 <ferror@plt+0xa978>
  40a858:	mov	x21, xzr
  40a85c:	mov	w0, w22
  40a860:	bl	40bc88 <ferror@plt+0x98f8>
  40a864:	mvn	w8, w0
  40a868:	and	w22, w8, #0x1
  40a86c:	cbnz	x21, 40a898 <ferror@plt+0x8508>
  40a870:	b	40a8b8 <ferror@plt+0x8528>
  40a874:	mov	w0, w22
  40a878:	bl	40ba28 <ferror@plt+0x9698>
  40a87c:	mov	x21, x0
  40a880:	mov	w22, wzr
  40a884:	cbnz	x21, 40a898 <ferror@plt+0x8508>
  40a888:	b	40a8b8 <ferror@plt+0x8528>
  40a88c:	adrp	x21, 411000 <ferror@plt+0xec70>
  40a890:	mov	w22, wzr
  40a894:	add	x21, x21, #0xe9c
  40a898:	adrp	x2, 411000 <ferror@plt+0xec70>
  40a89c:	add	x2, x2, #0xea1
  40a8a0:	mov	x0, sp
  40a8a4:	mov	w1, #0x40                  	// #64
  40a8a8:	mov	x3, x20
  40a8ac:	mov	x4, x21
  40a8b0:	bl	401ef0 <snprintf@plt>
  40a8b4:	mov	x20, sp
  40a8b8:	adrp	x2, 410000 <ferror@plt+0xdc70>
  40a8bc:	add	x2, x2, #0x878
  40a8c0:	mov	w0, #0x4                   	// #4
  40a8c4:	mov	w1, wzr
  40a8c8:	mov	x3, x19
  40a8cc:	mov	x4, x20
  40a8d0:	bl	40cd08 <ferror@plt+0xa978>
  40a8d4:	mov	w0, w22
  40a8d8:	ldp	x20, x19, [sp, #96]
  40a8dc:	ldp	x22, x21, [sp, #80]
  40a8e0:	ldp	x29, x30, [sp, #64]
  40a8e4:	add	sp, sp, #0x70
  40a8e8:	ret
  40a8ec:	sub	sp, sp, #0x70
  40a8f0:	stp	x22, x21, [sp, #80]
  40a8f4:	mov	x21, x2
  40a8f8:	mov	w2, #0xa                   	// #10
  40a8fc:	mov	x3, x21
  40a900:	stp	x29, x30, [sp, #16]
  40a904:	stp	x28, x27, [sp, #32]
  40a908:	stp	x26, x25, [sp, #48]
  40a90c:	stp	x24, x23, [sp, #64]
  40a910:	stp	x20, x19, [sp, #96]
  40a914:	add	x29, sp, #0x10
  40a918:	mov	x19, x1
  40a91c:	mov	x22, x0
  40a920:	bl	402330 <__getdelim@plt>
  40a924:	mov	x20, x0
  40a928:	tbnz	x0, #63, 40aa7c <ferror@plt+0x86ec>
  40a92c:	adrp	x28, 422000 <ferror@plt+0x1fc70>
  40a930:	ldr	x28, [x28, #4000]
  40a934:	mov	w1, #0x23                  	// #35
  40a938:	ldr	w8, [x28]
  40a93c:	add	w8, w8, #0x1
  40a940:	str	w8, [x28]
  40a944:	ldr	x23, [x22]
  40a948:	mov	x0, x23
  40a94c:	bl	402190 <strchr@plt>
  40a950:	cbz	x0, 40a95c <ferror@plt+0x85cc>
  40a954:	strb	wzr, [x0]
  40a958:	ldr	x23, [x22]
  40a95c:	adrp	x1, 411000 <ferror@plt+0xec70>
  40a960:	add	x1, x1, #0xea7
  40a964:	mov	x0, x23
  40a968:	bl	402290 <strstr@plt>
  40a96c:	cbz	x0, 40aa7c <ferror@plt+0x86ec>
  40a970:	adrp	x23, 411000 <ferror@plt+0xec70>
  40a974:	mov	x25, x0
  40a978:	add	x23, x23, #0xea7
  40a97c:	add	x0, sp, #0x8
  40a980:	mov	x1, sp
  40a984:	mov	w2, #0xa                   	// #10
  40a988:	mov	x3, x21
  40a98c:	stp	xzr, xzr, [sp]
  40a990:	bl	402330 <__getdelim@plt>
  40a994:	mov	x24, x0
  40a998:	tbnz	x0, #63, 40aa2c <ferror@plt+0x869c>
  40a99c:	ldr	w8, [x28]
  40a9a0:	mov	w1, #0x23                  	// #35
  40a9a4:	add	w8, w8, #0x1
  40a9a8:	str	w8, [x28]
  40a9ac:	strb	wzr, [x25]
  40a9b0:	ldr	x25, [sp, #8]
  40a9b4:	mov	x0, x25
  40a9b8:	bl	402190 <strchr@plt>
  40a9bc:	cbz	x0, 40a9c8 <ferror@plt+0x8638>
  40a9c0:	strb	wzr, [x0]
  40a9c4:	ldr	x25, [sp, #8]
  40a9c8:	ldr	x26, [x22]
  40a9cc:	mov	x0, x26
  40a9d0:	bl	401de0 <strlen@plt>
  40a9d4:	mov	x27, x0
  40a9d8:	mov	x0, x25
  40a9dc:	bl	401de0 <strlen@plt>
  40a9e0:	add	x8, x27, x0
  40a9e4:	add	x1, x8, #0x1
  40a9e8:	mov	x0, x26
  40a9ec:	str	x1, [x19]
  40a9f0:	bl	402010 <realloc@plt>
  40a9f4:	str	x0, [x22]
  40a9f8:	cbz	x0, 40aa54 <ferror@plt+0x86c4>
  40a9fc:	ldr	x1, [sp, #8]
  40aa00:	add	x8, x20, x24
  40aa04:	sub	x20, x8, #0x2
  40aa08:	bl	401f90 <strcat@plt>
  40aa0c:	ldr	x0, [sp, #8]
  40aa10:	bl	402140 <free@plt>
  40aa14:	ldr	x0, [x22]
  40aa18:	mov	x1, x23
  40aa1c:	bl	402290 <strstr@plt>
  40aa20:	mov	x25, x0
  40aa24:	cbnz	x0, 40a97c <ferror@plt+0x85ec>
  40aa28:	b	40aa7c <ferror@plt+0x86ec>
  40aa2c:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40aa30:	ldr	x8, [x8, #3992]
  40aa34:	adrp	x0, 411000 <ferror@plt+0xec70>
  40aa38:	add	x0, x0, #0xeaa
  40aa3c:	mov	w1, #0x1a                  	// #26
  40aa40:	ldr	x3, [x8]
  40aa44:	mov	w2, #0x1                   	// #1
  40aa48:	bl	4021b0 <fwrite@plt>
  40aa4c:	mov	x20, x24
  40aa50:	b	40aa7c <ferror@plt+0x86ec>
  40aa54:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40aa58:	ldr	x8, [x8, #3992]
  40aa5c:	adrp	x0, 411000 <ferror@plt+0xec70>
  40aa60:	add	x0, x0, #0xec5
  40aa64:	mov	w1, #0xe                   	// #14
  40aa68:	ldr	x3, [x8]
  40aa6c:	mov	w2, #0x1                   	// #1
  40aa70:	bl	4021b0 <fwrite@plt>
  40aa74:	str	xzr, [x19]
  40aa78:	mov	x20, #0xffffffffffffffff    	// #-1
  40aa7c:	mov	x0, x20
  40aa80:	ldp	x20, x19, [sp, #96]
  40aa84:	ldp	x22, x21, [sp, #80]
  40aa88:	ldp	x24, x23, [sp, #64]
  40aa8c:	ldp	x26, x25, [sp, #48]
  40aa90:	ldp	x28, x27, [sp, #32]
  40aa94:	ldp	x29, x30, [sp, #16]
  40aa98:	add	sp, sp, #0x70
  40aa9c:	ret
  40aaa0:	stp	x29, x30, [sp, #-64]!
  40aaa4:	stp	x24, x23, [sp, #16]
  40aaa8:	stp	x22, x21, [sp, #32]
  40aaac:	stp	x20, x19, [sp, #48]
  40aab0:	ldrb	w8, [x0]
  40aab4:	mov	x19, x1
  40aab8:	mov	x29, sp
  40aabc:	cbz	w8, 40ab54 <ferror@plt+0x87c4>
  40aac0:	adrp	x21, 411000 <ferror@plt+0xec70>
  40aac4:	mov	x22, x0
  40aac8:	mov	w20, wzr
  40aacc:	sub	w23, w2, #0x1
  40aad0:	add	x21, x21, #0xb31
  40aad4:	b	40ab0c <ferror@plt+0x877c>
  40aad8:	mov	x0, x22
  40aadc:	mov	x1, x21
  40aae0:	add	w24, w20, #0x1
  40aae4:	str	x22, [x19, w20, sxtw #3]
  40aae8:	bl	4022c0 <strcspn@plt>
  40aaec:	add	x0, x22, x0
  40aaf0:	ldrb	w8, [x0]
  40aaf4:	mov	w20, w24
  40aaf8:	cbz	w8, 40ab58 <ferror@plt+0x87c8>
  40aafc:	mov	x22, x0
  40ab00:	ldrb	w8, [x22, #1]!
  40ab04:	strb	wzr, [x0]
  40ab08:	cbz	w8, 40ab58 <ferror@plt+0x87c8>
  40ab0c:	mov	x0, x22
  40ab10:	mov	x1, x21
  40ab14:	bl	402180 <strspn@plt>
  40ab18:	add	x22, x22, x0
  40ab1c:	ldrb	w1, [x22]
  40ab20:	cbz	w1, 40ab58 <ferror@plt+0x87c8>
  40ab24:	cmp	w20, w23
  40ab28:	b.ge	40ab74 <ferror@plt+0x87e4>  // b.tcont
  40ab2c:	cmp	w1, #0x27
  40ab30:	b.eq	40ab3c <ferror@plt+0x87ac>  // b.none
  40ab34:	cmp	w1, #0x22
  40ab38:	b.ne	40aad8 <ferror@plt+0x8748>  // b.any
  40ab3c:	add	x0, x22, #0x1
  40ab40:	str	x0, [x19, w20, sxtw #3]
  40ab44:	bl	402190 <strchr@plt>
  40ab48:	cbz	x0, 40ab8c <ferror@plt+0x87fc>
  40ab4c:	add	w20, w20, #0x1
  40ab50:	b	40aafc <ferror@plt+0x876c>
  40ab54:	mov	w20, wzr
  40ab58:	str	xzr, [x19, w20, sxtw #3]
  40ab5c:	mov	w0, w20
  40ab60:	ldp	x20, x19, [sp, #48]
  40ab64:	ldp	x22, x21, [sp, #32]
  40ab68:	ldp	x24, x23, [sp, #16]
  40ab6c:	ldp	x29, x30, [sp], #64
  40ab70:	ret
  40ab74:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40ab78:	ldr	x8, [x8, #3992]
  40ab7c:	adrp	x0, 411000 <ferror@plt+0xec70>
  40ab80:	add	x0, x0, #0xed4
  40ab84:	mov	w1, #0x1e                  	// #30
  40ab88:	b	40aba0 <ferror@plt+0x8810>
  40ab8c:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40ab90:	ldr	x8, [x8, #3992]
  40ab94:	adrp	x0, 411000 <ferror@plt+0xec70>
  40ab98:	add	x0, x0, #0xef3
  40ab9c:	mov	w1, #0x1b                  	// #27
  40aba0:	ldr	x3, [x8]
  40aba4:	mov	w2, #0x1                   	// #1
  40aba8:	bl	4021b0 <fwrite@plt>
  40abac:	mov	w0, #0x1                   	// #1
  40abb0:	bl	401df0 <exit@plt>
  40abb4:	stp	x29, x30, [sp, #-48]!
  40abb8:	str	x21, [sp, #16]
  40abbc:	stp	x20, x19, [sp, #32]
  40abc0:	ldp	w8, w19, [x1, #16]
  40abc4:	mov	x29, sp
  40abc8:	mov	x20, x0
  40abcc:	add	x0, x29, #0x18
  40abd0:	str	x8, [x29, #24]
  40abd4:	bl	401f20 <localtime@plt>
  40abd8:	bl	402250 <asctime@plt>
  40abdc:	mov	x21, x0
  40abe0:	bl	401de0 <strlen@plt>
  40abe4:	adrp	x1, 411000 <ferror@plt+0xec70>
  40abe8:	add	x8, x0, x21
  40abec:	add	x1, x1, #0xf0f
  40abf0:	mov	x0, x20
  40abf4:	mov	x2, x21
  40abf8:	mov	x3, x19
  40abfc:	sturb	wzr, [x8, #-1]
  40ac00:	bl	402360 <fprintf@plt>
  40ac04:	ldp	x20, x19, [sp, #32]
  40ac08:	ldr	x21, [sp, #16]
  40ac0c:	ldp	x29, x30, [sp], #48
  40ac10:	ret
  40ac14:	stp	x29, x30, [sp, #-32]!
  40ac18:	str	x19, [sp, #16]
  40ac1c:	mov	x19, x1
  40ac20:	adrp	x1, 411000 <ferror@plt+0xec70>
  40ac24:	mov	w2, w0
  40ac28:	add	x1, x1, #0xf25
  40ac2c:	mov	x0, x19
  40ac30:	mov	x29, sp
  40ac34:	bl	401e80 <sprintf@plt>
  40ac38:	mov	x0, x19
  40ac3c:	ldr	x19, [sp, #16]
  40ac40:	ldp	x29, x30, [sp], #32
  40ac44:	ret
  40ac48:	stp	x29, x30, [sp, #-48]!
  40ac4c:	stp	x20, x19, [sp, #32]
  40ac50:	mov	x19, x0
  40ac54:	mov	x0, x1
  40ac58:	str	x21, [sp, #16]
  40ac5c:	mov	x29, sp
  40ac60:	mov	x20, x1
  40ac64:	bl	401de0 <strlen@plt>
  40ac68:	cmp	x0, #0x17
  40ac6c:	b.ne	40aeb0 <ferror@plt+0x8b20>  // b.any
  40ac70:	mov	x21, x20
  40ac74:	ldrb	w8, [x21, #2]!
  40ac78:	cmp	w8, #0x3a
  40ac7c:	b.ne	40aeb0 <ferror@plt+0x8b20>  // b.any
  40ac80:	ldrb	w8, [x20, #5]
  40ac84:	cmp	w8, #0x3a
  40ac88:	b.ne	40aeb0 <ferror@plt+0x8b20>  // b.any
  40ac8c:	ldrb	w8, [x20, #8]
  40ac90:	cmp	w8, #0x3a
  40ac94:	b.ne	40aeb0 <ferror@plt+0x8b20>  // b.any
  40ac98:	ldrb	w8, [x20, #11]
  40ac9c:	cmp	w8, #0x3a
  40aca0:	b.ne	40aeb0 <ferror@plt+0x8b20>  // b.any
  40aca4:	ldrb	w8, [x20, #14]
  40aca8:	cmp	w8, #0x3a
  40acac:	b.ne	40aeb0 <ferror@plt+0x8b20>  // b.any
  40acb0:	ldrb	w8, [x20, #17]
  40acb4:	cmp	w8, #0x3a
  40acb8:	b.ne	40aeb0 <ferror@plt+0x8b20>  // b.any
  40acbc:	ldrb	w8, [x20, #20]
  40acc0:	cmp	w8, #0x3a
  40acc4:	b.ne	40aeb0 <ferror@plt+0x8b20>  // b.any
  40acc8:	add	x1, x29, #0x18
  40accc:	mov	w2, #0x10                  	// #16
  40acd0:	mov	x0, x20
  40acd4:	str	xzr, [x19]
  40acd8:	bl	401dd0 <strtoul@plt>
  40acdc:	mov	x8, x0
  40ace0:	cmp	x0, #0xff
  40ace4:	mov	w0, #0xffffffff            	// #-1
  40ace8:	b.hi	40aeb4 <ferror@plt+0x8b24>  // b.pmore
  40acec:	ldr	x9, [x29, #24]
  40acf0:	cmp	x9, x21
  40acf4:	b.ne	40aeb4 <ferror@plt+0x8b24>  // b.any
  40acf8:	ldr	x9, [x19]
  40acfc:	add	x0, x20, #0x3
  40ad00:	add	x1, x29, #0x18
  40ad04:	mov	w2, #0x10                  	// #16
  40ad08:	orr	x8, x9, x8, lsl #56
  40ad0c:	str	x8, [x19]
  40ad10:	bl	401dd0 <strtoul@plt>
  40ad14:	mov	x8, x0
  40ad18:	cmp	x0, #0xff
  40ad1c:	mov	w0, #0xffffffff            	// #-1
  40ad20:	b.hi	40aeb4 <ferror@plt+0x8b24>  // b.pmore
  40ad24:	ldr	x9, [x29, #24]
  40ad28:	add	x10, x20, #0x5
  40ad2c:	cmp	x9, x10
  40ad30:	b.ne	40aeb4 <ferror@plt+0x8b24>  // b.any
  40ad34:	ldr	x9, [x19]
  40ad38:	add	x0, x20, #0x6
  40ad3c:	add	x1, x29, #0x18
  40ad40:	mov	w2, #0x10                  	// #16
  40ad44:	orr	x8, x9, x8, lsl #48
  40ad48:	str	x8, [x19]
  40ad4c:	bl	401dd0 <strtoul@plt>
  40ad50:	mov	x8, x0
  40ad54:	cmp	x0, #0xff
  40ad58:	mov	w0, #0xffffffff            	// #-1
  40ad5c:	b.hi	40aeb4 <ferror@plt+0x8b24>  // b.pmore
  40ad60:	ldr	x9, [x29, #24]
  40ad64:	add	x10, x20, #0x8
  40ad68:	cmp	x9, x10
  40ad6c:	b.ne	40aeb4 <ferror@plt+0x8b24>  // b.any
  40ad70:	ldr	x9, [x19]
  40ad74:	add	x0, x20, #0x9
  40ad78:	add	x1, x29, #0x18
  40ad7c:	mov	w2, #0x10                  	// #16
  40ad80:	orr	x8, x9, x8, lsl #40
  40ad84:	str	x8, [x19]
  40ad88:	bl	401dd0 <strtoul@plt>
  40ad8c:	mov	x8, x0
  40ad90:	cmp	x0, #0xff
  40ad94:	mov	w0, #0xffffffff            	// #-1
  40ad98:	b.hi	40aeb4 <ferror@plt+0x8b24>  // b.pmore
  40ad9c:	ldr	x9, [x29, #24]
  40ada0:	add	x10, x20, #0xb
  40ada4:	cmp	x9, x10
  40ada8:	b.ne	40aeb4 <ferror@plt+0x8b24>  // b.any
  40adac:	ldr	x9, [x19]
  40adb0:	add	x0, x20, #0xc
  40adb4:	add	x1, x29, #0x18
  40adb8:	mov	w2, #0x10                  	// #16
  40adbc:	orr	x8, x9, x8, lsl #32
  40adc0:	str	x8, [x19]
  40adc4:	bl	401dd0 <strtoul@plt>
  40adc8:	mov	x8, x0
  40adcc:	cmp	x0, #0xff
  40add0:	mov	w0, #0xffffffff            	// #-1
  40add4:	b.hi	40aeb4 <ferror@plt+0x8b24>  // b.pmore
  40add8:	ldr	x9, [x29, #24]
  40addc:	add	x10, x20, #0xe
  40ade0:	cmp	x9, x10
  40ade4:	b.ne	40aeb4 <ferror@plt+0x8b24>  // b.any
  40ade8:	ldr	x9, [x19]
  40adec:	add	x0, x20, #0xf
  40adf0:	add	x1, x29, #0x18
  40adf4:	mov	w2, #0x10                  	// #16
  40adf8:	orr	x8, x9, x8, lsl #24
  40adfc:	str	x8, [x19]
  40ae00:	bl	401dd0 <strtoul@plt>
  40ae04:	mov	x8, x0
  40ae08:	cmp	x0, #0xff
  40ae0c:	mov	w0, #0xffffffff            	// #-1
  40ae10:	b.hi	40aeb4 <ferror@plt+0x8b24>  // b.pmore
  40ae14:	ldr	x9, [x29, #24]
  40ae18:	add	x10, x20, #0x11
  40ae1c:	cmp	x9, x10
  40ae20:	b.ne	40aeb4 <ferror@plt+0x8b24>  // b.any
  40ae24:	ldr	x9, [x19]
  40ae28:	add	x0, x20, #0x12
  40ae2c:	add	x1, x29, #0x18
  40ae30:	mov	w2, #0x10                  	// #16
  40ae34:	orr	x8, x9, x8, lsl #16
  40ae38:	str	x8, [x19]
  40ae3c:	bl	401dd0 <strtoul@plt>
  40ae40:	mov	x8, x0
  40ae44:	cmp	x0, #0xff
  40ae48:	mov	w0, #0xffffffff            	// #-1
  40ae4c:	b.hi	40aeb4 <ferror@plt+0x8b24>  // b.pmore
  40ae50:	ldr	x9, [x29, #24]
  40ae54:	add	x10, x20, #0x14
  40ae58:	cmp	x9, x10
  40ae5c:	b.ne	40aeb4 <ferror@plt+0x8b24>  // b.any
  40ae60:	ldr	x9, [x19]
  40ae64:	add	x0, x20, #0x15
  40ae68:	add	x1, x29, #0x18
  40ae6c:	mov	w2, #0x10                  	// #16
  40ae70:	orr	x8, x9, x8, lsl #8
  40ae74:	str	x8, [x19]
  40ae78:	bl	401dd0 <strtoul@plt>
  40ae7c:	mov	x8, x0
  40ae80:	cmp	x0, #0xff
  40ae84:	mov	w0, #0xffffffff            	// #-1
  40ae88:	b.hi	40aeb4 <ferror@plt+0x8b24>  // b.pmore
  40ae8c:	ldr	x9, [x29, #24]
  40ae90:	add	x10, x20, #0x17
  40ae94:	cmp	x9, x10
  40ae98:	b.ne	40aeb4 <ferror@plt+0x8b24>  // b.any
  40ae9c:	ldr	x9, [x19]
  40aea0:	mov	w0, wzr
  40aea4:	orr	x8, x9, x8
  40aea8:	str	x8, [x19]
  40aeac:	b	40aeb4 <ferror@plt+0x8b24>
  40aeb0:	mov	w0, #0xffffffff            	// #-1
  40aeb4:	ldp	x20, x19, [sp, #32]
  40aeb8:	ldr	x21, [sp, #16]
  40aebc:	ldp	x29, x30, [sp], #48
  40aec0:	ret
  40aec4:	cmp	w0, #0x5
  40aec8:	mov	w0, w1
  40aecc:	b.ne	40aee4 <ferror@plt+0x8b54>  // b.any
  40aed0:	cmp	w0, #0x80
  40aed4:	b.eq	40aee8 <ferror@plt+0x8b58>  // b.none
  40aed8:	cmp	w0, #0x81
  40aedc:	b.ne	40aee4 <ferror@plt+0x8b54>  // b.any
  40aee0:	mov	w0, #0xa                   	// #10
  40aee4:	ret
  40aee8:	mov	w0, #0x2                   	// #2
  40aeec:	ret
  40aef0:	stp	x29, x30, [sp, #-64]!
  40aef4:	stp	x28, x23, [sp, #16]
  40aef8:	stp	x22, x21, [sp, #32]
  40aefc:	stp	x20, x19, [sp, #48]
  40af00:	mov	x29, sp
  40af04:	sub	sp, sp, #0x9b0
  40af08:	ldr	x23, [x1, #184]
  40af0c:	mov	x19, x0
  40af10:	cbz	x23, 40af20 <ferror@plt+0x8b90>
  40af14:	mov	w20, #0xc0                  	// #192
  40af18:	mov	x21, x19
  40af1c:	b	40af30 <ferror@plt+0x8ba0>
  40af20:	ldr	x23, [x1, #56]
  40af24:	cbz	x23, 40aff8 <ferror@plt+0x8c68>
  40af28:	sub	x21, x29, #0x60
  40af2c:	mov	w20, #0x60                  	// #96
  40af30:	ldrh	w8, [x23]
  40af34:	sub	x22, x8, #0x4
  40af38:	subs	w8, w20, w22
  40af3c:	b.le	40af54 <ferror@plt+0x8bc4>
  40af40:	add	x0, x21, x22
  40af44:	sxtw	x2, w8
  40af48:	mov	w1, wzr
  40af4c:	bl	401fb0 <memset@plt>
  40af50:	b	40af58 <ferror@plt+0x8bc8>
  40af54:	mov	x22, x20
  40af58:	add	x1, x23, #0x4
  40af5c:	mov	x0, x21
  40af60:	mov	x2, x22
  40af64:	bl	401da0 <memcpy@plt>
  40af68:	cmp	x21, x19
  40af6c:	b.eq	40afdc <ferror@plt+0x8c4c>  // b.none
  40af70:	add	x8, x21, #0x60
  40af74:	add	x9, x21, #0x4
  40af78:	cmp	x8, x9
  40af7c:	csel	x9, x8, x9, hi  // hi = pmore
  40af80:	mvn	x10, x21
  40af84:	add	x9, x9, x10
  40af88:	lsr	x9, x9, #2
  40af8c:	cbz	x9, 40afc4 <ferror@plt+0x8c34>
  40af90:	add	x11, x9, #0x1
  40af94:	and	x12, x11, #0x7ffffffffffffffe
  40af98:	add	x9, x19, x12, lsl #3
  40af9c:	add	x10, x21, x12, lsl #2
  40afa0:	mov	x13, x12
  40afa4:	ldr	d0, [x21], #8
  40afa8:	subs	x13, x13, #0x2
  40afac:	uxtl	v0.2d, v0.2s
  40afb0:	str	q0, [x19], #16
  40afb4:	b.ne	40afa4 <ferror@plt+0x8c14>  // b.any
  40afb8:	cmp	x11, x12
  40afbc:	b.ne	40afcc <ferror@plt+0x8c3c>  // b.any
  40afc0:	b	40afdc <ferror@plt+0x8c4c>
  40afc4:	mov	x9, x19
  40afc8:	mov	x10, x21
  40afcc:	ldr	w11, [x10], #4
  40afd0:	cmp	x10, x8
  40afd4:	str	x11, [x9], #8
  40afd8:	b.cc	40afcc <ferror@plt+0x8c3c>  // b.lo, b.ul, b.last
  40afdc:	mov	w0, w20
  40afe0:	add	sp, sp, #0x9b0
  40afe4:	ldp	x20, x19, [sp, #48]
  40afe8:	ldp	x22, x21, [sp, #32]
  40afec:	ldp	x28, x23, [sp, #16]
  40aff0:	ldp	x29, x30, [sp], #64
  40aff4:	ret
  40aff8:	ldr	x2, [x1, #96]
  40affc:	cbz	x2, 40b080 <ferror@plt+0x8cf0>
  40b000:	ldrh	w8, [x2], #4
  40b004:	add	x0, sp, #0x8
  40b008:	mov	w1, #0x128                 	// #296
  40b00c:	sub	w3, w8, #0x4
  40b010:	bl	40ffb8 <ferror@plt+0xdc28>
  40b014:	ldr	x8, [sp, #32]
  40b018:	cbz	x8, 40b078 <ferror@plt+0x8ce8>
  40b01c:	movi	v0.2d, #0x0
  40b020:	stp	q0, q0, [x19, #160]
  40b024:	stp	q0, q0, [x19, #128]
  40b028:	stp	q0, q0, [x19, #96]
  40b02c:	stp	q0, q0, [x19, #64]
  40b030:	stp	q0, q0, [x19, #32]
  40b034:	stp	q0, q0, [x19]
  40b038:	ldur	x9, [x8, #12]
  40b03c:	str	x9, [x19]
  40b040:	ldur	x9, [x8, #20]
  40b044:	str	x9, [x19, #16]
  40b048:	ldur	x9, [x8, #44]
  40b04c:	str	x9, [x19, #8]
  40b050:	ldur	x9, [x8, #52]
  40b054:	str	x9, [x19, #24]
  40b058:	ldur	x9, [x8, #108]
  40b05c:	str	x9, [x19, #32]
  40b060:	ldur	x9, [x8, #116]
  40b064:	str	x9, [x19, #40]
  40b068:	ldur	x9, [x8, #188]
  40b06c:	str	x9, [x19, #64]
  40b070:	ldur	x8, [x8, #252]
  40b074:	str	x8, [x19, #104]
  40b078:	mov	w20, #0xc0                  	// #192
  40b07c:	b	40afdc <ferror@plt+0x8c4c>
  40b080:	mov	w20, #0xffffffff            	// #-1
  40b084:	b	40afdc <ferror@plt+0x8c4c>
  40b088:	stp	x29, x30, [sp, #-48]!
  40b08c:	stp	x20, x19, [sp, #32]
  40b090:	mov	x19, x0
  40b094:	mov	x0, x1
  40b098:	stp	x22, x21, [sp, #16]
  40b09c:	mov	x29, sp
  40b0a0:	mov	x22, x2
  40b0a4:	mov	x21, x1
  40b0a8:	bl	401de0 <strlen@plt>
  40b0ac:	mov	x20, x0
  40b0b0:	cbz	x22, 40b0d4 <ferror@plt+0x8d44>
  40b0b4:	sub	x8, x22, #0x1
  40b0b8:	cmp	x20, x8
  40b0bc:	csel	x22, x20, x8, cc  // cc = lo, ul, last
  40b0c0:	mov	x0, x19
  40b0c4:	mov	x1, x21
  40b0c8:	mov	x2, x22
  40b0cc:	bl	401da0 <memcpy@plt>
  40b0d0:	strb	wzr, [x19, x22]
  40b0d4:	mov	x0, x20
  40b0d8:	ldp	x20, x19, [sp, #32]
  40b0dc:	ldp	x22, x21, [sp, #16]
  40b0e0:	ldp	x29, x30, [sp], #48
  40b0e4:	ret
  40b0e8:	stp	x29, x30, [sp, #-64]!
  40b0ec:	str	x23, [sp, #16]
  40b0f0:	stp	x22, x21, [sp, #32]
  40b0f4:	stp	x20, x19, [sp, #48]
  40b0f8:	mov	x29, sp
  40b0fc:	mov	x21, x2
  40b100:	mov	x20, x1
  40b104:	mov	x22, x0
  40b108:	bl	401de0 <strlen@plt>
  40b10c:	mov	x19, x0
  40b110:	cmp	x0, x21
  40b114:	b.cs	40b154 <ferror@plt+0x8dc4>  // b.hs, b.nlast
  40b118:	mov	x0, x20
  40b11c:	sub	x23, x21, x19
  40b120:	bl	401de0 <strlen@plt>
  40b124:	mov	x21, x0
  40b128:	cbz	x23, 40b160 <ferror@plt+0x8dd0>
  40b12c:	sub	x8, x23, #0x1
  40b130:	cmp	x21, x8
  40b134:	add	x22, x22, x19
  40b138:	csel	x23, x21, x8, cc  // cc = lo, ul, last
  40b13c:	mov	x0, x22
  40b140:	mov	x1, x20
  40b144:	mov	x2, x23
  40b148:	bl	401da0 <memcpy@plt>
  40b14c:	strb	wzr, [x22, x23]
  40b150:	b	40b160 <ferror@plt+0x8dd0>
  40b154:	mov	x0, x20
  40b158:	bl	401de0 <strlen@plt>
  40b15c:	mov	x21, x0
  40b160:	add	x0, x21, x19
  40b164:	ldp	x20, x19, [sp, #48]
  40b168:	ldp	x22, x21, [sp, #32]
  40b16c:	ldr	x23, [sp, #16]
  40b170:	ldp	x29, x30, [sp], #64
  40b174:	ret
  40b178:	stp	x29, x30, [sp, #-32]!
  40b17c:	str	x19, [sp, #16]
  40b180:	mov	x29, sp
  40b184:	bl	401e90 <getuid@plt>
  40b188:	cbz	w0, 40b1dc <ferror@plt+0x8e4c>
  40b18c:	bl	401e40 <geteuid@plt>
  40b190:	cbz	w0, 40b1dc <ferror@plt+0x8e4c>
  40b194:	bl	402100 <cap_get_proc@plt>
  40b198:	cbz	x0, 40b1e8 <ferror@plt+0x8e58>
  40b19c:	add	x3, x29, #0x1c
  40b1a0:	mov	w1, #0xc                   	// #12
  40b1a4:	mov	w2, #0x2                   	// #2
  40b1a8:	mov	x19, x0
  40b1ac:	bl	401fe0 <cap_get_flag@plt>
  40b1b0:	cbnz	w0, 40b1e8 <ferror@plt+0x8e58>
  40b1b4:	ldr	w8, [x29, #28]
  40b1b8:	cbnz	w8, 40b1d4 <ferror@plt+0x8e44>
  40b1bc:	mov	x0, x19
  40b1c0:	bl	402210 <cap_clear@plt>
  40b1c4:	cbnz	w0, 40b1e8 <ferror@plt+0x8e58>
  40b1c8:	mov	x0, x19
  40b1cc:	bl	402020 <cap_set_proc@plt>
  40b1d0:	cbnz	w0, 40b1e8 <ferror@plt+0x8e58>
  40b1d4:	mov	x0, x19
  40b1d8:	bl	402260 <cap_free@plt>
  40b1dc:	ldr	x19, [sp, #16]
  40b1e0:	ldp	x29, x30, [sp], #32
  40b1e4:	ret
  40b1e8:	mov	w0, #0x1                   	// #1
  40b1ec:	bl	401df0 <exit@plt>
  40b1f0:	sub	sp, sp, #0x40
  40b1f4:	str	x21, [sp, #40]
  40b1f8:	mov	x21, x1
  40b1fc:	stp	x20, x19, [sp, #48]
  40b200:	mov	x19, x0
  40b204:	add	x1, sp, #0x8
  40b208:	mov	x0, x21
  40b20c:	str	d8, [sp, #16]
  40b210:	stp	x29, x30, [sp, #24]
  40b214:	add	x29, sp, #0x10
  40b218:	bl	401e30 <strtod@plt>
  40b21c:	ldr	x20, [sp, #8]
  40b220:	cmp	x20, x21
  40b224:	b.eq	40b2e8 <ferror@plt+0x8f58>  // b.none
  40b228:	ldrb	w8, [x20]
  40b22c:	mov	v8.16b, v0.16b
  40b230:	cbz	w8, 40b300 <ferror@plt+0x8f70>
  40b234:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b238:	add	x1, x1, #0xbe2
  40b23c:	mov	x0, x20
  40b240:	bl	402000 <strcasecmp@plt>
  40b244:	cbz	w0, 40b2f0 <ferror@plt+0x8f60>
  40b248:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b24c:	add	x1, x1, #0xbf9
  40b250:	mov	x0, x20
  40b254:	bl	402000 <strcasecmp@plt>
  40b258:	cbz	w0, 40b2f0 <ferror@plt+0x8f60>
  40b25c:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b260:	add	x1, x1, #0xbfe
  40b264:	mov	x0, x20
  40b268:	bl	402000 <strcasecmp@plt>
  40b26c:	cbz	w0, 40b2f0 <ferror@plt+0x8f60>
  40b270:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b274:	add	x1, x1, #0xf5e
  40b278:	mov	x0, x20
  40b27c:	bl	402000 <strcasecmp@plt>
  40b280:	cbz	w0, 40b324 <ferror@plt+0x8f94>
  40b284:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b288:	add	x1, x1, #0xbf8
  40b28c:	mov	x0, x20
  40b290:	bl	402000 <strcasecmp@plt>
  40b294:	cbz	w0, 40b324 <ferror@plt+0x8f94>
  40b298:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b29c:	add	x1, x1, #0xbfd
  40b2a0:	mov	x0, x20
  40b2a4:	bl	402000 <strcasecmp@plt>
  40b2a8:	cbz	w0, 40b324 <ferror@plt+0x8f94>
  40b2ac:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b2b0:	add	x1, x1, #0xf77
  40b2b4:	mov	x0, x20
  40b2b8:	bl	402000 <strcasecmp@plt>
  40b2bc:	cbz	w0, 40b300 <ferror@plt+0x8f70>
  40b2c0:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b2c4:	add	x1, x1, #0xf28
  40b2c8:	mov	x0, x20
  40b2cc:	bl	402000 <strcasecmp@plt>
  40b2d0:	cbz	w0, 40b300 <ferror@plt+0x8f70>
  40b2d4:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b2d8:	add	x1, x1, #0xf2d
  40b2dc:	mov	x0, x20
  40b2e0:	bl	402000 <strcasecmp@plt>
  40b2e4:	cbz	w0, 40b300 <ferror@plt+0x8f70>
  40b2e8:	mov	w0, #0xffffffff            	// #-1
  40b2ec:	b	40b30c <ferror@plt+0x8f7c>
  40b2f0:	mov	x8, #0x848000000000        	// #145685290680320
  40b2f4:	movk	x8, #0x412e, lsl #48
  40b2f8:	fmov	d0, x8
  40b2fc:	fmul	d8, d8, d0
  40b300:	fcvtzu	w8, d8
  40b304:	mov	w0, wzr
  40b308:	str	w8, [x19]
  40b30c:	ldp	x20, x19, [sp, #48]
  40b310:	ldr	x21, [sp, #40]
  40b314:	ldp	x29, x30, [sp, #24]
  40b318:	ldr	d8, [sp, #16]
  40b31c:	add	sp, sp, #0x40
  40b320:	ret
  40b324:	mov	x8, #0x400000000000        	// #70368744177664
  40b328:	movk	x8, #0x408f, lsl #48
  40b32c:	b	40b2f8 <ferror@plt+0x8f68>
  40b330:	stp	x29, x30, [sp, #-32]!
  40b334:	mov	w8, #0x4240                	// #16960
  40b338:	movk	w8, #0xf, lsl #16
  40b33c:	str	x19, [sp, #16]
  40b340:	mov	x19, x1
  40b344:	cmp	w0, w8
  40b348:	ucvtf	d0, w0
  40b34c:	mov	x29, sp
  40b350:	b.cc	40b370 <ferror@plt+0x8fe0>  // b.lo, b.ul, b.last
  40b354:	mov	x8, #0x848000000000        	// #145685290680320
  40b358:	movk	x8, #0x412e, lsl #48
  40b35c:	fmov	d1, x8
  40b360:	adrp	x2, 411000 <ferror@plt+0xec70>
  40b364:	fdiv	d0, d0, d1
  40b368:	add	x2, x2, #0xf54
  40b36c:	b	40b394 <ferror@plt+0x9004>
  40b370:	mov	w3, w0
  40b374:	cmp	w0, #0x3e8
  40b378:	b.cc	40b3a4 <ferror@plt+0x9014>  // b.lo, b.ul, b.last
  40b37c:	mov	x8, #0x400000000000        	// #70368744177664
  40b380:	movk	x8, #0x408f, lsl #48
  40b384:	fmov	d1, x8
  40b388:	adrp	x2, 411000 <ferror@plt+0xec70>
  40b38c:	fdiv	d0, d0, d1
  40b390:	add	x2, x2, #0xf5a
  40b394:	mov	w1, #0x3f                  	// #63
  40b398:	mov	x0, x19
  40b39c:	bl	401ef0 <snprintf@plt>
  40b3a0:	b	40b3b8 <ferror@plt+0x9028>
  40b3a4:	adrp	x2, 411000 <ferror@plt+0xec70>
  40b3a8:	add	x2, x2, #0xf61
  40b3ac:	mov	w1, #0x3f                  	// #63
  40b3b0:	mov	x0, x19
  40b3b4:	bl	401ef0 <snprintf@plt>
  40b3b8:	mov	x0, x19
  40b3bc:	ldr	x19, [sp, #16]
  40b3c0:	ldp	x29, x30, [sp], #32
  40b3c4:	ret
  40b3c8:	sub	sp, sp, #0x40
  40b3cc:	str	x21, [sp, #40]
  40b3d0:	mov	x21, x1
  40b3d4:	stp	x20, x19, [sp, #48]
  40b3d8:	mov	x19, x0
  40b3dc:	add	x1, sp, #0x8
  40b3e0:	mov	x0, x21
  40b3e4:	str	d8, [sp, #16]
  40b3e8:	stp	x29, x30, [sp, #24]
  40b3ec:	add	x29, sp, #0x10
  40b3f0:	bl	401e30 <strtod@plt>
  40b3f4:	ldr	x20, [sp, #8]
  40b3f8:	cmp	x20, x21
  40b3fc:	b.eq	40b4fc <ferror@plt+0x916c>  // b.none
  40b400:	ldrb	w8, [x20]
  40b404:	mov	v8.16b, v0.16b
  40b408:	cbz	w8, 40b514 <ferror@plt+0x9184>
  40b40c:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b410:	add	x1, x1, #0xbe2
  40b414:	mov	x0, x20
  40b418:	bl	402000 <strcasecmp@plt>
  40b41c:	cbz	w0, 40b504 <ferror@plt+0x9174>
  40b420:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b424:	add	x1, x1, #0xbf9
  40b428:	mov	x0, x20
  40b42c:	bl	402000 <strcasecmp@plt>
  40b430:	cbz	w0, 40b504 <ferror@plt+0x9174>
  40b434:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b438:	add	x1, x1, #0xbfe
  40b43c:	mov	x0, x20
  40b440:	bl	402000 <strcasecmp@plt>
  40b444:	cbz	w0, 40b504 <ferror@plt+0x9174>
  40b448:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b44c:	add	x1, x1, #0xf5e
  40b450:	mov	x0, x20
  40b454:	bl	402000 <strcasecmp@plt>
  40b458:	cbz	w0, 40b538 <ferror@plt+0x91a8>
  40b45c:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b460:	add	x1, x1, #0xbf8
  40b464:	mov	x0, x20
  40b468:	bl	402000 <strcasecmp@plt>
  40b46c:	cbz	w0, 40b538 <ferror@plt+0x91a8>
  40b470:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b474:	add	x1, x1, #0xbfd
  40b478:	mov	x0, x20
  40b47c:	bl	402000 <strcasecmp@plt>
  40b480:	cbz	w0, 40b538 <ferror@plt+0x91a8>
  40b484:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b488:	add	x1, x1, #0xf77
  40b48c:	mov	x0, x20
  40b490:	bl	402000 <strcasecmp@plt>
  40b494:	cbz	w0, 40b544 <ferror@plt+0x91b4>
  40b498:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b49c:	add	x1, x1, #0xf28
  40b4a0:	mov	x0, x20
  40b4a4:	bl	402000 <strcasecmp@plt>
  40b4a8:	cbz	w0, 40b544 <ferror@plt+0x91b4>
  40b4ac:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b4b0:	add	x1, x1, #0xf2d
  40b4b4:	mov	x0, x20
  40b4b8:	bl	402000 <strcasecmp@plt>
  40b4bc:	cbz	w0, 40b544 <ferror@plt+0x91b4>
  40b4c0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40b4c4:	add	x1, x1, #0x58e
  40b4c8:	mov	x0, x20
  40b4cc:	bl	402000 <strcasecmp@plt>
  40b4d0:	cbz	w0, 40b514 <ferror@plt+0x9184>
  40b4d4:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b4d8:	add	x1, x1, #0xf33
  40b4dc:	mov	x0, x20
  40b4e0:	bl	402000 <strcasecmp@plt>
  40b4e4:	cbz	w0, 40b514 <ferror@plt+0x9184>
  40b4e8:	adrp	x1, 411000 <ferror@plt+0xec70>
  40b4ec:	add	x1, x1, #0xf38
  40b4f0:	mov	x0, x20
  40b4f4:	bl	402000 <strcasecmp@plt>
  40b4f8:	cbz	w0, 40b514 <ferror@plt+0x9184>
  40b4fc:	mov	w0, #0xffffffff            	// #-1
  40b500:	b	40b520 <ferror@plt+0x9190>
  40b504:	mov	x8, #0xcd6500000000        	// #225833675390976
  40b508:	movk	x8, #0x41cd, lsl #48
  40b50c:	fmov	d0, x8
  40b510:	fmul	d8, d8, d0
  40b514:	fcvtzs	x8, d8
  40b518:	mov	w0, wzr
  40b51c:	str	x8, [x19]
  40b520:	ldp	x20, x19, [sp, #48]
  40b524:	ldr	x21, [sp, #40]
  40b528:	ldp	x29, x30, [sp, #24]
  40b52c:	ldr	d8, [sp, #16]
  40b530:	add	sp, sp, #0x40
  40b534:	ret
  40b538:	mov	x8, #0x848000000000        	// #145685290680320
  40b53c:	movk	x8, #0x412e, lsl #48
  40b540:	b	40b50c <ferror@plt+0x917c>
  40b544:	mov	x8, #0x400000000000        	// #70368744177664
  40b548:	movk	x8, #0x408f, lsl #48
  40b54c:	b	40b50c <ferror@plt+0x917c>
  40b550:	stp	x29, x30, [sp, #-32]!
  40b554:	mov	w8, #0xca00                	// #51712
  40b558:	movk	w8, #0x3b9a, lsl #16
  40b55c:	str	x19, [sp, #16]
  40b560:	mov	x19, x1
  40b564:	cmp	x0, x8
  40b568:	scvtf	d0, x0
  40b56c:	mov	x29, sp
  40b570:	b.lt	40b590 <ferror@plt+0x9200>  // b.tstop
  40b574:	mov	x8, #0xcd6500000000        	// #225833675390976
  40b578:	movk	x8, #0x41cd, lsl #48
  40b57c:	fmov	d1, x8
  40b580:	adrp	x2, 411000 <ferror@plt+0xec70>
  40b584:	fdiv	d0, d0, d1
  40b588:	add	x2, x2, #0xf66
  40b58c:	b	40b5e0 <ferror@plt+0x9250>
  40b590:	mov	w8, #0x4240                	// #16960
  40b594:	movk	w8, #0xf, lsl #16
  40b598:	mov	x3, x0
  40b59c:	cmp	x0, x8
  40b5a0:	b.lt	40b5c0 <ferror@plt+0x9230>  // b.tstop
  40b5a4:	mov	x8, #0x848000000000        	// #145685290680320
  40b5a8:	movk	x8, #0x412e, lsl #48
  40b5ac:	fmov	d1, x8
  40b5b0:	adrp	x2, 411000 <ferror@plt+0xec70>
  40b5b4:	fdiv	d0, d0, d1
  40b5b8:	add	x2, x2, #0xf6c
  40b5bc:	b	40b5e0 <ferror@plt+0x9250>
  40b5c0:	cmp	x3, #0x3e8
  40b5c4:	b.lt	40b5fc <ferror@plt+0x926c>  // b.tstop
  40b5c8:	mov	x8, #0x400000000000        	// #70368744177664
  40b5cc:	movk	x8, #0x408f, lsl #48
  40b5d0:	fmov	d1, x8
  40b5d4:	adrp	x2, 411000 <ferror@plt+0xec70>
  40b5d8:	fdiv	d0, d0, d1
  40b5dc:	add	x2, x2, #0xf73
  40b5e0:	mov	w1, #0x3f                  	// #63
  40b5e4:	mov	x0, x19
  40b5e8:	bl	401ef0 <snprintf@plt>
  40b5ec:	mov	x0, x19
  40b5f0:	ldr	x19, [sp, #16]
  40b5f4:	ldp	x29, x30, [sp], #32
  40b5f8:	ret
  40b5fc:	adrp	x2, 411000 <ferror@plt+0xec70>
  40b600:	add	x2, x2, #0xf7a
  40b604:	mov	w1, #0x3f                  	// #63
  40b608:	mov	x0, x19
  40b60c:	bl	401ef0 <snprintf@plt>
  40b610:	b	40b5ec <ferror@plt+0x925c>
  40b614:	ldrb	w8, [x0]
  40b618:	cbz	w8, 40b638 <ferror@plt+0x92a8>
  40b61c:	add	x9, x0, #0x1
  40b620:	mov	w0, #0x1505                	// #5381
  40b624:	add	w10, w0, w0, lsl #5
  40b628:	add	w0, w10, w8, uxtb
  40b62c:	ldrb	w8, [x9], #1
  40b630:	cbnz	w8, 40b624 <ferror@plt+0x9294>
  40b634:	ret
  40b638:	mov	w0, #0x1505                	// #5381
  40b63c:	ret
  40b640:	stp	x29, x30, [sp, #-96]!
  40b644:	stp	x28, x27, [sp, #16]
  40b648:	stp	x26, x25, [sp, #32]
  40b64c:	stp	x24, x23, [sp, #48]
  40b650:	stp	x22, x21, [sp, #64]
  40b654:	stp	x20, x19, [sp, #80]
  40b658:	mov	x29, sp
  40b65c:	sub	sp, sp, #0x1b0
  40b660:	ldrh	w8, [x0, #4]
  40b664:	and	w9, w8, #0xfffe
  40b668:	cmp	w9, #0x10
  40b66c:	b.ne	40b6f8 <ferror@plt+0x9368>  // b.any
  40b670:	ldr	w9, [x0]
  40b674:	mov	x21, x0
  40b678:	subs	w3, w9, #0x20
  40b67c:	b.cs	40b688 <ferror@plt+0x92f8>  // b.hs, b.nlast
  40b680:	mov	w0, #0xffffffff            	// #-1
  40b684:	b	40b6fc <ferror@plt+0x936c>
  40b688:	ldr	w9, [x21, #20]
  40b68c:	adrp	x11, 423000 <ferror@plt+0x20c70>
  40b690:	add	x11, x11, #0xe30
  40b694:	and	x10, x9, #0x3ff
  40b698:	ldr	x19, [x11, x10, lsl #3]
  40b69c:	cbz	x19, 40b6b4 <ferror@plt+0x9324>
  40b6a0:	ldr	w10, [x19, #36]
  40b6a4:	cmp	w10, w9
  40b6a8:	b.eq	40b6b4 <ferror@plt+0x9324>  // b.none
  40b6ac:	ldr	x19, [x19]
  40b6b0:	cbnz	x19, 40b6a0 <ferror@plt+0x9310>
  40b6b4:	cmp	w8, #0x11
  40b6b8:	b.ne	40b754 <ferror@plt+0x93c4>  // b.any
  40b6bc:	cbz	x19, 40b6f8 <ferror@plt+0x9368>
  40b6c0:	ldr	x8, [x19, #48]
  40b6c4:	sub	x0, x8, #0x30
  40b6c8:	cmp	x19, x0
  40b6cc:	b.ne	40b73c <ferror@plt+0x93ac>  // b.any
  40b6d0:	ldp	x8, x9, [x19, #16]
  40b6d4:	str	x8, [x9]
  40b6d8:	cbz	x8, 40b6e0 <ferror@plt+0x9350>
  40b6dc:	str	x9, [x8, #8]
  40b6e0:	ldp	x8, x9, [x19]
  40b6e4:	str	x8, [x9]
  40b6e8:	cbz	x8, 40b6f0 <ferror@plt+0x9360>
  40b6ec:	str	x9, [x8, #8]
  40b6f0:	mov	x0, x19
  40b6f4:	bl	402140 <free@plt>
  40b6f8:	mov	w0, wzr
  40b6fc:	add	sp, sp, #0x1b0
  40b700:	ldp	x20, x19, [sp, #80]
  40b704:	ldp	x22, x21, [sp, #64]
  40b708:	ldp	x24, x23, [sp, #48]
  40b70c:	ldp	x26, x25, [sp, #32]
  40b710:	ldp	x28, x27, [sp, #16]
  40b714:	ldp	x29, x30, [sp], #96
  40b718:	ret
  40b71c:	ldp	x8, x9, [x8]
  40b720:	str	x9, [x8, #8]
  40b724:	str	x8, [x9]
  40b728:	bl	402140 <free@plt>
  40b72c:	sub	x0, x20, #0x30
  40b730:	cmp	x19, x0
  40b734:	mov	x8, x20
  40b738:	b.eq	40b6d0 <ferror@plt+0x9340>  // b.none
  40b73c:	ldp	x9, x10, [x8, #-32]
  40b740:	ldr	x20, [x8]
  40b744:	str	x9, [x10]
  40b748:	cbz	x9, 40b71c <ferror@plt+0x938c>
  40b74c:	str	x10, [x9, #8]
  40b750:	b	40b71c <ferror@plt+0x938c>
  40b754:	add	x2, x21, #0x20
  40b758:	mov	x0, sp
  40b75c:	mov	w1, #0x35                  	// #53
  40b760:	mov	w4, #0x8000                	// #32768
  40b764:	add	x20, x21, #0x10
  40b768:	bl	410070 <ferror@plt+0xdce0>
  40b76c:	ldr	x22, [sp, #24]
  40b770:	cbz	x19, 40b7d4 <ferror@plt+0x9444>
  40b774:	cbz	x22, 40b890 <ferror@plt+0x9500>
  40b778:	ldr	w8, [x21, #24]
  40b77c:	add	x21, x22, #0x4
  40b780:	add	x0, x19, #0x40
  40b784:	mov	x1, x21
  40b788:	str	w8, [x19, #32]
  40b78c:	bl	4020d0 <strcmp@plt>
  40b790:	cbz	w0, 40b890 <ferror@plt+0x9500>
  40b794:	mov	x8, x19
  40b798:	ldr	x9, [x8, #16]!
  40b79c:	ldr	x10, [x8, #8]
  40b7a0:	str	x9, [x10]
  40b7a4:	cbz	x9, 40b7ac <ferror@plt+0x941c>
  40b7a8:	str	x10, [x9, #8]
  40b7ac:	ldrb	w9, [x21]
  40b7b0:	cbz	w9, 40b868 <ferror@plt+0x94d8>
  40b7b4:	add	x10, x22, #0x5
  40b7b8:	mov	w11, #0x1505                	// #5381
  40b7bc:	add	w11, w11, w11, lsl #5
  40b7c0:	add	w11, w11, w9, uxtb
  40b7c4:	ldrb	w9, [x10], #1
  40b7c8:	cbnz	w9, 40b7bc <ferror@plt+0x942c>
  40b7cc:	and	w9, w11, #0x3ff
  40b7d0:	b	40b86c <ferror@plt+0x94dc>
  40b7d4:	cbz	x22, 40b6f8 <ferror@plt+0x9368>
  40b7d8:	add	x1, x22, #0x4
  40b7dc:	mov	x0, x20
  40b7e0:	mov	x2, xzr
  40b7e4:	bl	40be70 <ferror@plt+0x9ae0>
  40b7e8:	cbz	x0, 40b6fc <ferror@plt+0x936c>
  40b7ec:	ldr	x8, [sp, #416]
  40b7f0:	cbz	x8, 40b6f8 <ferror@plt+0x9368>
  40b7f4:	ldrh	w9, [x8]
  40b7f8:	cmp	w9, #0x8
  40b7fc:	b.cc	40b6f8 <ferror@plt+0x9368>  // b.lo, b.ul, b.last
  40b800:	mov	x19, x0
  40b804:	add	x21, x8, #0x4
  40b808:	sub	w22, w9, #0x4
  40b80c:	b	40b82c <ferror@plt+0x949c>
  40b810:	add	w8, w8, #0x3
  40b814:	and	w8, w8, #0x1fffc
  40b818:	sub	w22, w22, w8
  40b81c:	mov	w0, wzr
  40b820:	cmp	w22, #0x3
  40b824:	add	x21, x21, x8
  40b828:	b.le	40b6fc <ferror@plt+0x936c>
  40b82c:	ldrh	w8, [x21]
  40b830:	mov	w0, wzr
  40b834:	cmp	w8, #0x4
  40b838:	b.cc	40b6fc <ferror@plt+0x936c>  // b.lo, b.ul, b.last
  40b83c:	cmp	w22, w8
  40b840:	b.lt	40b6fc <ferror@plt+0x936c>  // b.tstop
  40b844:	ldrh	w9, [x21, #2]
  40b848:	cmp	w9, #0x35
  40b84c:	b.ne	40b810 <ferror@plt+0x9480>  // b.any
  40b850:	add	x1, x21, #0x4
  40b854:	mov	x0, x20
  40b858:	mov	x2, x19
  40b85c:	bl	40be70 <ferror@plt+0x9ae0>
  40b860:	ldrh	w8, [x21]
  40b864:	b	40b810 <ferror@plt+0x9480>
  40b868:	mov	w9, #0x105                 	// #261
  40b86c:	adrp	x10, 425000 <stdin@@GLIBC_2.17+0x1c98>
  40b870:	add	x10, x10, #0xe30
  40b874:	add	x9, x10, x9, lsl #3
  40b878:	ldr	x10, [x9]
  40b87c:	str	x10, [x8]
  40b880:	cbz	x10, 40b888 <ferror@plt+0x94f8>
  40b884:	str	x8, [x10, #8]
  40b888:	str	x8, [x9]
  40b88c:	str	x9, [x19, #24]
  40b890:	ldr	x23, [sp, #416]
  40b894:	cbz	x23, 40b9d4 <ferror@plt+0x9644>
  40b898:	ldrh	w8, [x23]
  40b89c:	ldr	x22, [x19, #48]
  40b8a0:	cmp	w8, #0x8
  40b8a4:	sub	x21, x22, #0x30
  40b8a8:	b.cc	40b914 <ferror@plt+0x9584>  // b.lo, b.ul, b.last
  40b8ac:	add	x24, x23, #0x4
  40b8b0:	sub	w25, w8, #0x4
  40b8b4:	mov	x26, x21
  40b8b8:	b	40b8d4 <ferror@plt+0x9544>
  40b8bc:	add	w8, w27, #0x3
  40b8c0:	and	x8, x8, #0x1fffc
  40b8c4:	sub	w25, w25, w8
  40b8c8:	cmp	w25, #0x3
  40b8cc:	add	x24, x24, x8
  40b8d0:	b.le	40b914 <ferror@plt+0x9584>
  40b8d4:	ldrh	w27, [x24]
  40b8d8:	cmp	w27, #0x4
  40b8dc:	b.cc	40b914 <ferror@plt+0x9584>  // b.lo, b.ul, b.last
  40b8e0:	cmp	w25, w27
  40b8e4:	b.lt	40b914 <ferror@plt+0x9584>  // b.tstop
  40b8e8:	ldrh	w8, [x24, #2]
  40b8ec:	cmp	w8, #0x35
  40b8f0:	b.ne	40b8bc <ferror@plt+0x952c>  // b.any
  40b8f4:	cbz	x26, 40b914 <ferror@plt+0x9584>
  40b8f8:	add	x0, x24, #0x4
  40b8fc:	add	x1, x26, #0x40
  40b900:	bl	4020d0 <strcmp@plt>
  40b904:	cbnz	w0, 40b914 <ferror@plt+0x9584>
  40b908:	ldr	x8, [x26, #48]
  40b90c:	sub	x26, x8, #0x30
  40b910:	b	40b8bc <ferror@plt+0x952c>
  40b914:	cmp	x19, x21
  40b918:	b.ne	40b944 <ferror@plt+0x95b4>  // b.any
  40b91c:	b	40b960 <ferror@plt+0x95d0>
  40b920:	ldp	x9, x8, [x22]
  40b924:	mov	x0, x21
  40b928:	str	x8, [x9, #8]
  40b92c:	str	x9, [x8]
  40b930:	bl	402140 <free@plt>
  40b934:	sub	x21, x23, #0x30
  40b938:	cmp	x19, x21
  40b93c:	mov	x22, x23
  40b940:	b.eq	40b95c <ferror@plt+0x95cc>  // b.none
  40b944:	ldp	x8, x9, [x22, #-32]
  40b948:	ldr	x23, [x22]
  40b94c:	str	x8, [x9]
  40b950:	cbz	x8, 40b920 <ferror@plt+0x9590>
  40b954:	str	x9, [x8, #8]
  40b958:	b	40b920 <ferror@plt+0x9590>
  40b95c:	ldr	x23, [sp, #416]
  40b960:	cbz	x23, 40b6f8 <ferror@plt+0x9368>
  40b964:	ldrh	w8, [x23]
  40b968:	cmp	w8, #0x8
  40b96c:	b.cc	40b6f8 <ferror@plt+0x9368>  // b.lo, b.ul, b.last
  40b970:	add	x21, x23, #0x4
  40b974:	sub	w22, w8, #0x4
  40b978:	b	40b998 <ferror@plt+0x9608>
  40b97c:	add	w8, w8, #0x3
  40b980:	and	w8, w8, #0x1fffc
  40b984:	sub	w22, w22, w8
  40b988:	mov	w0, wzr
  40b98c:	cmp	w22, #0x3
  40b990:	add	x21, x21, x8
  40b994:	b.le	40b6fc <ferror@plt+0x936c>
  40b998:	ldrh	w8, [x21]
  40b99c:	mov	w0, wzr
  40b9a0:	cmp	w8, #0x4
  40b9a4:	b.cc	40b6fc <ferror@plt+0x936c>  // b.lo, b.ul, b.last
  40b9a8:	cmp	w22, w8
  40b9ac:	b.lt	40b6fc <ferror@plt+0x936c>  // b.tstop
  40b9b0:	ldrh	w9, [x21, #2]
  40b9b4:	cmp	w9, #0x35
  40b9b8:	b.ne	40b97c <ferror@plt+0x95ec>  // b.any
  40b9bc:	add	x1, x21, #0x4
  40b9c0:	mov	x0, x20
  40b9c4:	mov	x2, x19
  40b9c8:	bl	40be70 <ferror@plt+0x9ae0>
  40b9cc:	ldrh	w8, [x21]
  40b9d0:	b	40b97c <ferror@plt+0x95ec>
  40b9d4:	ldr	x9, [x19, #48]
  40b9d8:	sub	x8, x9, #0x30
  40b9dc:	cmp	x19, x8
  40b9e0:	b.ne	40ba10 <ferror@plt+0x9680>  // b.any
  40b9e4:	b	40b6f8 <ferror@plt+0x9368>
  40b9e8:	ldp	x9, x10, [x9]
  40b9ec:	mov	x0, x8
  40b9f0:	str	x10, [x9, #8]
  40b9f4:	str	x9, [x10]
  40b9f8:	bl	402140 <free@plt>
  40b9fc:	sub	x8, x20, #0x30
  40ba00:	mov	w0, wzr
  40ba04:	cmp	x19, x8
  40ba08:	mov	x9, x20
  40ba0c:	b.eq	40b6fc <ferror@plt+0x936c>  // b.none
  40ba10:	ldp	x10, x11, [x9, #-32]
  40ba14:	ldr	x20, [x9]
  40ba18:	str	x10, [x11]
  40ba1c:	cbz	x10, 40b9e8 <ferror@plt+0x9658>
  40ba20:	str	x11, [x10, #8]
  40ba24:	b	40b9e8 <ferror@plt+0x9658>
  40ba28:	stp	x29, x30, [sp, #-32]!
  40ba2c:	str	x19, [sp, #16]
  40ba30:	adrp	x19, 423000 <ferror@plt+0x20c70>
  40ba34:	add	x19, x19, #0xe08
  40ba38:	adrp	x2, 411000 <ferror@plt+0xec70>
  40ba3c:	mov	w3, w0
  40ba40:	add	x2, x2, #0xf81
  40ba44:	mov	w1, #0x10                  	// #16
  40ba48:	mov	x0, x19
  40ba4c:	mov	x29, sp
  40ba50:	bl	401ef0 <snprintf@plt>
  40ba54:	mov	x0, x19
  40ba58:	ldr	x19, [sp, #16]
  40ba5c:	ldp	x29, x30, [sp], #32
  40ba60:	ret
  40ba64:	stp	x29, x30, [sp, #-48]!
  40ba68:	str	x21, [sp, #16]
  40ba6c:	stp	x20, x19, [sp, #32]
  40ba70:	mov	x29, sp
  40ba74:	cbz	w0, 40bb10 <ferror@plt+0x9780>
  40ba78:	adrp	x21, 423000 <ferror@plt+0x20c70>
  40ba7c:	and	w20, w0, #0x3ff
  40ba80:	add	x21, x21, #0xe30
  40ba84:	ldr	x8, [x21, w20, uxtw #3]
  40ba88:	mov	w19, w0
  40ba8c:	cbz	x8, 40baa4 <ferror@plt+0x9714>
  40ba90:	ldr	w9, [x8, #36]
  40ba94:	cmp	w9, w19
  40ba98:	b.eq	40bb1c <ferror@plt+0x978c>  // b.none
  40ba9c:	ldr	x8, [x8]
  40baa0:	cbnz	x8, 40ba90 <ferror@plt+0x9700>
  40baa4:	mov	x0, xzr
  40baa8:	mov	w1, w19
  40baac:	bl	40bb34 <ferror@plt+0x97a4>
  40bab0:	cmp	w0, w19
  40bab4:	b.ne	40bad4 <ferror@plt+0x9744>  // b.any
  40bab8:	ldr	x8, [x21, x20, lsl #3]
  40babc:	cbz	x8, 40bad4 <ferror@plt+0x9744>
  40bac0:	ldr	w9, [x8, #36]
  40bac4:	cmp	w9, w19
  40bac8:	b.eq	40bb1c <ferror@plt+0x978c>  // b.none
  40bacc:	ldr	x8, [x8]
  40bad0:	cbnz	x8, 40bac0 <ferror@plt+0x9730>
  40bad4:	adrp	x20, 423000 <ferror@plt+0x20c70>
  40bad8:	add	x20, x20, #0xe18
  40badc:	mov	w0, w19
  40bae0:	mov	x1, x20
  40bae4:	bl	401fa0 <if_indextoname@plt>
  40bae8:	cbnz	x0, 40bb20 <ferror@plt+0x9790>
  40baec:	adrp	x20, 423000 <ferror@plt+0x20c70>
  40baf0:	add	x20, x20, #0xe18
  40baf4:	adrp	x2, 411000 <ferror@plt+0xec70>
  40baf8:	add	x2, x2, #0xf81
  40bafc:	mov	w1, #0x10                  	// #16
  40bb00:	mov	x0, x20
  40bb04:	mov	w3, w19
  40bb08:	bl	401ef0 <snprintf@plt>
  40bb0c:	b	40bb20 <ferror@plt+0x9790>
  40bb10:	adrp	x20, 411000 <ferror@plt+0xec70>
  40bb14:	add	x20, x20, #0xf86
  40bb18:	b	40bb20 <ferror@plt+0x9790>
  40bb1c:	add	x20, x8, #0x40
  40bb20:	mov	x0, x20
  40bb24:	ldp	x20, x19, [sp, #32]
  40bb28:	ldr	x21, [sp, #16]
  40bb2c:	ldp	x29, x30, [sp], #48
  40bb30:	ret
  40bb34:	stp	x29, x30, [sp, #-48]!
  40bb38:	str	x28, [sp, #16]
  40bb3c:	stp	x20, x19, [sp, #32]
  40bb40:	mov	x29, sp
  40bb44:	sub	sp, sp, #0x460
  40bb48:	add	x8, sp, #0x40
  40bb4c:	mov	w20, w1
  40bb50:	mov	x19, x0
  40bb54:	add	x0, x8, #0x8
  40bb58:	mov	w2, #0x418                 	// #1048
  40bb5c:	mov	w1, wzr
  40bb60:	bl	401fb0 <memset@plt>
  40bb64:	mov	x8, #0x20                  	// #32
  40bb68:	movk	x8, #0x12, lsl #32
  40bb6c:	movk	x8, #0x1, lsl #48
  40bb70:	movi	v0.2d, #0x0
  40bb74:	mov	x0, sp
  40bb78:	mov	w1, wzr
  40bb7c:	str	w20, [sp, #84]
  40bb80:	str	xzr, [sp, #48]
  40bb84:	str	x8, [sp, #64]
  40bb88:	stp	q0, q0, [sp, #16]
  40bb8c:	str	q0, [sp]
  40bb90:	bl	40e070 <ferror@plt+0xbce0>
  40bb94:	tbnz	w0, #31, 40bc20 <ferror@plt+0x9890>
  40bb98:	add	x0, sp, #0x40
  40bb9c:	mov	w1, #0x420                 	// #1056
  40bba0:	mov	w2, #0x1d                  	// #29
  40bba4:	mov	w3, #0x9                   	// #9
  40bba8:	bl	40f884 <ferror@plt+0xd4f4>
  40bbac:	cbz	x19, 40bbe8 <ferror@plt+0x9858>
  40bbb0:	mov	x0, x19
  40bbb4:	bl	4098bc <ferror@plt+0x752c>
  40bbb8:	cmp	w0, #0x0
  40bbbc:	mov	w8, #0x35                  	// #53
  40bbc0:	mov	w9, #0x3                   	// #3
  40bbc4:	mov	x0, x19
  40bbc8:	csel	w20, w9, w8, eq  // eq = none
  40bbcc:	bl	401de0 <strlen@plt>
  40bbd0:	add	w4, w0, #0x1
  40bbd4:	add	x0, sp, #0x40
  40bbd8:	mov	w1, #0x420                 	// #1056
  40bbdc:	mov	w2, w20
  40bbe0:	mov	x3, x19
  40bbe4:	bl	40f714 <ferror@plt+0xd384>
  40bbe8:	mov	x0, sp
  40bbec:	add	x1, sp, #0x40
  40bbf0:	add	x2, x29, #0x18
  40bbf4:	bl	40f200 <ferror@plt+0xce70>
  40bbf8:	tbnz	w0, #31, 40bc28 <ferror@plt+0x9898>
  40bbfc:	ldr	x0, [x29, #24]
  40bc00:	bl	40b640 <ferror@plt+0x92b0>
  40bc04:	ldr	x8, [x29, #24]
  40bc08:	mov	w19, w0
  40bc0c:	cbnz	w0, 40bc14 <ferror@plt+0x9884>
  40bc10:	ldr	w19, [x8, #20]
  40bc14:	mov	x0, x8
  40bc18:	bl	402140 <free@plt>
  40bc1c:	b	40bc2c <ferror@plt+0x989c>
  40bc20:	mov	w19, wzr
  40bc24:	b	40bc34 <ferror@plt+0x98a4>
  40bc28:	mov	w19, wzr
  40bc2c:	mov	x0, sp
  40bc30:	bl	40dea0 <ferror@plt+0xbb10>
  40bc34:	mov	w0, w19
  40bc38:	add	sp, sp, #0x460
  40bc3c:	ldp	x20, x19, [sp, #32]
  40bc40:	ldr	x28, [sp, #16]
  40bc44:	ldp	x29, x30, [sp], #48
  40bc48:	ret
  40bc4c:	cbz	w0, 40bc78 <ferror@plt+0x98e8>
  40bc50:	adrp	x9, 423000 <ferror@plt+0x20c70>
  40bc54:	and	w8, w0, #0x3ff
  40bc58:	add	x9, x9, #0xe30
  40bc5c:	ldr	x8, [x9, w8, uxtw #3]
  40bc60:	cbz	x8, 40bc78 <ferror@plt+0x98e8>
  40bc64:	ldr	w9, [x8, #36]
  40bc68:	cmp	w9, w0
  40bc6c:	b.eq	40bc80 <ferror@plt+0x98f0>  // b.none
  40bc70:	ldr	x8, [x8]
  40bc74:	cbnz	x8, 40bc64 <ferror@plt+0x98d4>
  40bc78:	mov	w0, #0xffffffff            	// #-1
  40bc7c:	ret
  40bc80:	ldrh	w0, [x8, #40]
  40bc84:	ret
  40bc88:	cbz	w0, 40bcc0 <ferror@plt+0x9930>
  40bc8c:	adrp	x9, 423000 <ferror@plt+0x20c70>
  40bc90:	and	w8, w0, #0x3ff
  40bc94:	add	x9, x9, #0xe30
  40bc98:	ldr	x8, [x9, w8, uxtw #3]
  40bc9c:	cbz	x8, 40bcb4 <ferror@plt+0x9924>
  40bca0:	ldr	w9, [x8, #36]
  40bca4:	cmp	w9, w0
  40bca8:	b.eq	40bcbc <ferror@plt+0x992c>  // b.none
  40bcac:	ldr	x8, [x8]
  40bcb0:	cbnz	x8, 40bca0 <ferror@plt+0x9910>
  40bcb4:	mov	w0, #0xffffffff            	// #-1
  40bcb8:	ret
  40bcbc:	ldr	w0, [x8, #32]
  40bcc0:	ret
  40bcc4:	sub	sp, sp, #0x30
  40bcc8:	stp	x29, x30, [sp, #16]
  40bccc:	stp	x20, x19, [sp, #32]
  40bcd0:	add	x29, sp, #0x10
  40bcd4:	cbz	x0, 40bd74 <ferror@plt+0x99e4>
  40bcd8:	ldrb	w8, [x0]
  40bcdc:	mov	x19, x0
  40bce0:	cbz	w8, 40bd04 <ferror@plt+0x9974>
  40bce4:	add	x9, x19, #0x1
  40bce8:	mov	w10, #0x1505                	// #5381
  40bcec:	add	w10, w10, w10, lsl #5
  40bcf0:	add	w10, w10, w8, uxtb
  40bcf4:	ldrb	w8, [x9], #1
  40bcf8:	cbnz	w8, 40bcec <ferror@plt+0x995c>
  40bcfc:	and	w8, w10, #0x3ff
  40bd00:	b	40bd08 <ferror@plt+0x9978>
  40bd04:	mov	w8, #0x105                 	// #261
  40bd08:	adrp	x9, 425000 <stdin@@GLIBC_2.17+0x1c98>
  40bd0c:	add	x9, x9, #0xe30
  40bd10:	ldr	x20, [x9, x8, lsl #3]
  40bd14:	cbz	x20, 40bd30 <ferror@plt+0x99a0>
  40bd18:	add	x0, x20, #0x30
  40bd1c:	mov	x1, x19
  40bd20:	bl	4020d0 <strcmp@plt>
  40bd24:	cbz	w0, 40bd70 <ferror@plt+0x99e0>
  40bd28:	ldr	x20, [x20]
  40bd2c:	cbnz	x20, 40bd18 <ferror@plt+0x9988>
  40bd30:	mov	x0, x19
  40bd34:	mov	w1, wzr
  40bd38:	bl	40bb34 <ferror@plt+0x97a4>
  40bd3c:	cbnz	w0, 40bd74 <ferror@plt+0x99e4>
  40bd40:	mov	x0, x19
  40bd44:	bl	402270 <if_nametoindex@plt>
  40bd48:	cbnz	w0, 40bd74 <ferror@plt+0x99e4>
  40bd4c:	adrp	x1, 411000 <ferror@plt+0xec70>
  40bd50:	add	x1, x1, #0xf81
  40bd54:	sub	x2, x29, #0x4
  40bd58:	mov	x0, x19
  40bd5c:	bl	4022a0 <__isoc99_sscanf@plt>
  40bd60:	ldur	w8, [x29, #-4]
  40bd64:	cmp	w0, #0x1
  40bd68:	csel	w0, w8, wzr, eq  // eq = none
  40bd6c:	b	40bd74 <ferror@plt+0x99e4>
  40bd70:	ldr	w0, [x20, #20]
  40bd74:	ldp	x20, x19, [sp, #32]
  40bd78:	ldp	x29, x30, [sp, #16]
  40bd7c:	add	sp, sp, #0x30
  40bd80:	ret
  40bd84:	adrp	x10, 423000 <ferror@plt+0x20c70>
  40bd88:	and	w9, w0, #0x3ff
  40bd8c:	add	x10, x10, #0xe30
  40bd90:	mov	w8, w0
  40bd94:	ldr	x0, [x10, w9, uxtw #3]
  40bd98:	cbz	x0, 40bdb4 <ferror@plt+0x9a24>
  40bd9c:	ldr	w10, [x0, #36]
  40bda0:	ldr	x9, [x0]
  40bda4:	cmp	w10, w8
  40bda8:	b.eq	40bdb8 <ferror@plt+0x9a28>  // b.none
  40bdac:	mov	x0, x9
  40bdb0:	cbnz	x9, 40bd9c <ferror@plt+0x9a0c>
  40bdb4:	ret
  40bdb8:	ldr	x8, [x0, #8]
  40bdbc:	str	x9, [x8]
  40bdc0:	cbz	x9, 40bdc8 <ferror@plt+0x9a38>
  40bdc4:	str	x8, [x9, #8]
  40bdc8:	ldp	x8, x9, [x0, #16]
  40bdcc:	str	x8, [x9]
  40bdd0:	cbz	x8, 40bdd8 <ferror@plt+0x9a48>
  40bdd4:	str	x9, [x8, #8]
  40bdd8:	b	402140 <free@plt>
  40bddc:	stp	x29, x30, [sp, #-32]!
  40bde0:	stp	x20, x19, [sp, #16]
  40bde4:	adrp	x20, 423000 <ferror@plt+0x20c70>
  40bde8:	ldrb	w8, [x20, #3624]
  40bdec:	mov	x29, sp
  40bdf0:	tbnz	w8, #0, 40be28 <ferror@plt+0x9a98>
  40bdf4:	mov	w1, wzr
  40bdf8:	mov	x19, x0
  40bdfc:	bl	40e548 <ferror@plt+0xc1b8>
  40be00:	tbnz	w0, #31, 40be34 <ferror@plt+0x9aa4>
  40be04:	adrp	x1, 422000 <ferror@plt+0x1fc70>
  40be08:	ldr	x1, [x1, #4008]
  40be0c:	mov	x0, x19
  40be10:	mov	x2, xzr
  40be14:	mov	w3, wzr
  40be18:	bl	40eab8 <ferror@plt+0xc728>
  40be1c:	tbnz	w0, #31, 40be48 <ferror@plt+0x9ab8>
  40be20:	mov	w8, #0x1                   	// #1
  40be24:	strb	w8, [x20, #3624]
  40be28:	ldp	x20, x19, [sp, #16]
  40be2c:	ldp	x29, x30, [sp], #32
  40be30:	ret
  40be34:	adrp	x0, 410000 <ferror@plt+0xdc70>
  40be38:	add	x0, x0, #0xb18
  40be3c:	bl	401e10 <perror@plt>
  40be40:	mov	w0, #0x1                   	// #1
  40be44:	bl	401df0 <exit@plt>
  40be48:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40be4c:	ldr	x8, [x8, #3992]
  40be50:	adrp	x0, 410000 <ferror@plt+0xdc70>
  40be54:	add	x0, x0, #0xb31
  40be58:	mov	w1, #0x10                  	// #16
  40be5c:	ldr	x3, [x8]
  40be60:	mov	w2, #0x1                   	// #1
  40be64:	bl	4021b0 <fwrite@plt>
  40be68:	mov	w0, #0x1                   	// #1
  40be6c:	bl	401df0 <exit@plt>
  40be70:	stp	x29, x30, [sp, #-48]!
  40be74:	stp	x22, x21, [sp, #16]
  40be78:	mov	x22, x0
  40be7c:	mov	x0, x1
  40be80:	stp	x20, x19, [sp, #32]
  40be84:	mov	x29, sp
  40be88:	mov	x21, x2
  40be8c:	mov	x20, x1
  40be90:	bl	401de0 <strlen@plt>
  40be94:	add	x0, x0, #0x41
  40be98:	bl	401f50 <malloc@plt>
  40be9c:	mov	x19, x0
  40bea0:	cbz	x0, 40bf74 <ferror@plt+0x9be4>
  40bea4:	ldr	w8, [x22, #4]
  40bea8:	add	x0, x19, #0x40
  40beac:	mov	x1, x20
  40beb0:	str	w8, [x19, #36]
  40beb4:	bl	4021e0 <strcpy@plt>
  40beb8:	ldrh	w8, [x22, #2]
  40bebc:	strh	w8, [x19, #40]
  40bec0:	ldr	w8, [x22, #8]
  40bec4:	str	w8, [x19, #32]
  40bec8:	cbz	x21, 40bf0c <ferror@plt+0x9b7c>
  40becc:	ldr	x9, [x21, #56]
  40bed0:	add	x8, x19, #0x30
  40bed4:	add	x10, x21, #0x30
  40bed8:	str	x8, [x21, #56]
  40bedc:	stp	x10, x9, [x19, #48]
  40bee0:	str	x8, [x9]
  40bee4:	ldrb	w8, [x20]
  40bee8:	cbz	w8, 40bf48 <ferror@plt+0x9bb8>
  40beec:	add	x9, x20, #0x1
  40bef0:	mov	w10, #0x1505                	// #5381
  40bef4:	add	w10, w10, w10, lsl #5
  40bef8:	add	w10, w10, w8, uxtb
  40befc:	ldrb	w8, [x9], #1
  40bf00:	cbnz	w8, 40bef4 <ferror@plt+0x9b64>
  40bf04:	and	w8, w10, #0x3ff
  40bf08:	b	40bf4c <ferror@plt+0x9bbc>
  40bf0c:	ldr	w8, [x22, #4]
  40bf10:	adrp	x9, 423000 <ferror@plt+0x20c70>
  40bf14:	add	x9, x9, #0xe30
  40bf18:	and	x8, x8, #0x3ff
  40bf1c:	add	x8, x9, x8, lsl #3
  40bf20:	ldr	x9, [x8]
  40bf24:	str	x9, [x19]
  40bf28:	cbz	x9, 40bf30 <ferror@plt+0x9ba0>
  40bf2c:	str	x19, [x9, #8]
  40bf30:	str	x19, [x8]
  40bf34:	str	x8, [x19, #8]
  40bf38:	add	x8, x19, #0x30
  40bf3c:	stp	x8, x8, [x19, #48]
  40bf40:	ldrb	w8, [x20]
  40bf44:	cbnz	w8, 40beec <ferror@plt+0x9b5c>
  40bf48:	mov	w8, #0x105                 	// #261
  40bf4c:	adrp	x9, 425000 <stdin@@GLIBC_2.17+0x1c98>
  40bf50:	add	x9, x9, #0xe30
  40bf54:	add	x8, x9, x8, lsl #3
  40bf58:	ldr	x10, [x8]
  40bf5c:	mov	x9, x19
  40bf60:	str	x10, [x9, #16]!
  40bf64:	cbz	x10, 40bf6c <ferror@plt+0x9bdc>
  40bf68:	str	x9, [x10, #8]
  40bf6c:	str	x9, [x8]
  40bf70:	str	x8, [x19, #24]
  40bf74:	mov	x0, x19
  40bf78:	ldp	x20, x19, [sp, #32]
  40bf7c:	ldp	x22, x21, [sp, #16]
  40bf80:	ldp	x29, x30, [sp], #48
  40bf84:	ret
  40bf88:	stp	x29, x30, [sp, #-80]!
  40bf8c:	stp	x22, x21, [sp, #48]
  40bf90:	stp	x20, x19, [sp, #64]
  40bf94:	mov	w19, w4
  40bf98:	mov	x20, x3
  40bf9c:	mov	w22, w1
  40bfa0:	cmp	w1, #0x10
  40bfa4:	mov	x21, x0
  40bfa8:	stp	x26, x25, [sp, #16]
  40bfac:	stp	x24, x23, [sp, #32]
  40bfb0:	mov	x29, sp
  40bfb4:	b.eq	40bfe8 <ferror@plt+0x9c58>  // b.none
  40bfb8:	cmp	w22, #0x4
  40bfbc:	b.ne	40c020 <ferror@plt+0x9c90>  // b.any
  40bfc0:	sub	w8, w2, #0x300
  40bfc4:	cmp	w8, #0xa
  40bfc8:	b.hi	40c020 <ferror@plt+0x9c90>  // b.pmore
  40bfcc:	mov	w9, #0x1                   	// #1
  40bfd0:	lsl	w8, w9, w8
  40bfd4:	mov	w9, #0x501                 	// #1281
  40bfd8:	tst	w8, w9
  40bfdc:	b.eq	40c020 <ferror@plt+0x9c90>  // b.none
  40bfe0:	mov	w0, #0x2                   	// #2
  40bfe4:	b	40bffc <ferror@plt+0x9c6c>
  40bfe8:	cmp	w2, #0x337
  40bfec:	b.eq	40bff8 <ferror@plt+0x9c68>  // b.none
  40bff0:	cmp	w2, #0x301
  40bff4:	b.ne	40c020 <ferror@plt+0x9c90>  // b.any
  40bff8:	mov	w0, #0xa                   	// #10
  40bffc:	mov	x1, x21
  40c000:	mov	x2, x20
  40c004:	mov	w3, w19
  40c008:	ldp	x20, x19, [sp, #64]
  40c00c:	ldp	x22, x21, [sp, #48]
  40c010:	ldp	x24, x23, [sp, #32]
  40c014:	ldp	x26, x25, [sp, #16]
  40c018:	ldp	x29, x30, [sp], #80
  40c01c:	b	402380 <inet_ntop@plt>
  40c020:	ldrb	w3, [x21]
  40c024:	adrp	x2, 411000 <ferror@plt+0xec70>
  40c028:	sxtw	x1, w19
  40c02c:	add	x2, x2, #0xf89
  40c030:	mov	x0, x20
  40c034:	bl	401ef0 <snprintf@plt>
  40c038:	cmp	w22, #0x2
  40c03c:	b.lt	40c090 <ferror@plt+0x9d00>  // b.tstop
  40c040:	cmp	w19, #0x3
  40c044:	b.lt	40c090 <ferror@plt+0x9d00>  // b.tstop
  40c048:	mov	w23, w22
  40c04c:	adrp	x22, 411000 <ferror@plt+0xec70>
  40c050:	sub	w24, w19, #0x2
  40c054:	mov	w25, #0x2                   	// #2
  40c058:	mov	w26, #0x1                   	// #1
  40c05c:	add	x22, x22, #0xf88
  40c060:	ldrb	w3, [x21, x26]
  40c064:	add	x0, x20, x25
  40c068:	sxtw	x1, w24
  40c06c:	mov	x2, x22
  40c070:	bl	401ef0 <snprintf@plt>
  40c074:	add	x26, x26, #0x1
  40c078:	cmp	x26, x23
  40c07c:	b.cs	40c090 <ferror@plt+0x9d00>  // b.hs, b.nlast
  40c080:	add	x25, x25, #0x3
  40c084:	cmp	w25, w19
  40c088:	sub	w24, w24, #0x3
  40c08c:	b.lt	40c060 <ferror@plt+0x9cd0>  // b.tstop
  40c090:	mov	x0, x20
  40c094:	ldp	x20, x19, [sp, #64]
  40c098:	ldp	x22, x21, [sp, #48]
  40c09c:	ldp	x24, x23, [sp, #32]
  40c0a0:	ldp	x26, x25, [sp, #16]
  40c0a4:	ldp	x29, x30, [sp], #80
  40c0a8:	ret
  40c0ac:	sub	sp, sp, #0x160
  40c0b0:	stp	x22, x21, [sp, #320]
  40c0b4:	stp	x20, x19, [sp, #336]
  40c0b8:	mov	w21, w1
  40c0bc:	mov	x20, x0
  40c0c0:	mov	w1, #0x2e                  	// #46
  40c0c4:	mov	x0, x2
  40c0c8:	stp	x29, x30, [sp, #272]
  40c0cc:	str	x28, [sp, #288]
  40c0d0:	stp	x24, x23, [sp, #304]
  40c0d4:	add	x29, sp, #0x110
  40c0d8:	mov	x19, x2
  40c0dc:	bl	402190 <strchr@plt>
  40c0e0:	cbz	x0, 40c108 <ferror@plt+0x9d78>
  40c0e4:	add	x0, sp, #0x8
  40c0e8:	mov	w2, #0x2                   	// #2
  40c0ec:	mov	x1, x19
  40c0f0:	bl	408eac <ferror@plt+0x6b1c>
  40c0f4:	cbnz	w0, 40c18c <ferror@plt+0x9dfc>
  40c0f8:	cmp	w21, #0x4
  40c0fc:	b.ge	40c17c <ferror@plt+0x9dec>  // b.tcont
  40c100:	mov	w0, #0xffffffff            	// #-1
  40c104:	b	40c1b8 <ferror@plt+0x9e28>
  40c108:	cmp	w21, #0x1
  40c10c:	b.lt	40c1b0 <ferror@plt+0x9e20>  // b.tstop
  40c110:	mov	w24, w21
  40c114:	adrp	x21, 410000 <ferror@plt+0xdc70>
  40c118:	mov	x23, xzr
  40c11c:	add	x21, x21, #0xecf
  40c120:	mov	w1, #0x3a                  	// #58
  40c124:	mov	x0, x19
  40c128:	bl	402190 <strchr@plt>
  40c12c:	mov	x22, x0
  40c130:	cbz	x0, 40c138 <ferror@plt+0x9da8>
  40c134:	strb	wzr, [x22], #1
  40c138:	add	x2, sp, #0x8
  40c13c:	mov	x0, x19
  40c140:	mov	x1, x21
  40c144:	bl	4022a0 <__isoc99_sscanf@plt>
  40c148:	cmp	w0, #0x1
  40c14c:	b.ne	40c18c <ferror@plt+0x9dfc>  // b.any
  40c150:	ldr	w8, [sp, #8]
  40c154:	cmp	w8, #0xff
  40c158:	b.hi	40c18c <ferror@plt+0x9dfc>  // b.pmore
  40c15c:	strb	w8, [x20, x23]
  40c160:	cbz	x22, 40c1b4 <ferror@plt+0x9e24>
  40c164:	add	x23, x23, #0x1
  40c168:	cmp	x24, x23
  40c16c:	mov	x19, x22
  40c170:	b.ne	40c120 <ferror@plt+0x9d90>  // b.any
  40c174:	mov	w23, w24
  40c178:	b	40c1b4 <ferror@plt+0x9e24>
  40c17c:	ldr	w8, [sp, #16]
  40c180:	mov	w0, #0x4                   	// #4
  40c184:	str	w8, [x20]
  40c188:	b	40c1b8 <ferror@plt+0x9e28>
  40c18c:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40c190:	ldr	x8, [x8, #3992]
  40c194:	adrp	x1, 411000 <ferror@plt+0xec70>
  40c198:	add	x1, x1, #0xf8e
  40c19c:	mov	x2, x19
  40c1a0:	ldr	x0, [x8]
  40c1a4:	bl	402360 <fprintf@plt>
  40c1a8:	mov	w0, #0xffffffff            	// #-1
  40c1ac:	b	40c1b8 <ferror@plt+0x9e28>
  40c1b0:	mov	w23, wzr
  40c1b4:	add	w0, w23, #0x1
  40c1b8:	ldp	x20, x19, [sp, #336]
  40c1bc:	ldp	x22, x21, [sp, #320]
  40c1c0:	ldp	x24, x23, [sp, #304]
  40c1c4:	ldr	x28, [sp, #288]
  40c1c8:	ldp	x29, x30, [sp, #272]
  40c1cc:	add	sp, sp, #0x160
  40c1d0:	ret
  40c1d4:	stp	x29, x30, [sp, #-96]!
  40c1d8:	stp	x28, x27, [sp, #16]
  40c1dc:	stp	x26, x25, [sp, #32]
  40c1e0:	stp	x24, x23, [sp, #48]
  40c1e4:	stp	x22, x21, [sp, #64]
  40c1e8:	stp	x20, x19, [sp, #80]
  40c1ec:	mov	x29, sp
  40c1f0:	sub	sp, sp, #0x3, lsl #12
  40c1f4:	sub	sp, sp, #0x180
  40c1f8:	mov	x19, x0
  40c1fc:	adrp	x2, 411000 <ferror@plt+0xec70>
  40c200:	adrp	x3, 411000 <ferror@plt+0xec70>
  40c204:	add	x2, x2, #0xb45
  40c208:	add	x3, x3, #0xfa7
  40c20c:	add	x0, sp, #0x74
  40c210:	mov	w1, #0x1000                	// #4096
  40c214:	mov	x4, x19
  40c218:	bl	401ef0 <snprintf@plt>
  40c21c:	add	x0, sp, #0x74
  40c220:	mov	w1, #0x80000               	// #524288
  40c224:	bl	402240 <open64@plt>
  40c228:	tbnz	w0, #31, 40c450 <ferror@plt+0xa0c0>
  40c22c:	mov	w1, #0x40000000            	// #1073741824
  40c230:	mov	w20, w0
  40c234:	bl	402200 <setns@plt>
  40c238:	tbnz	w0, #31, 40c488 <ferror@plt+0xa0f8>
  40c23c:	mov	w0, w20
  40c240:	bl	402060 <close@plt>
  40c244:	mov	w0, #0x20000               	// #131072
  40c248:	bl	401ee0 <unshare@plt>
  40c24c:	tbnz	w0, #31, 40c4c8 <ferror@plt+0xa138>
  40c250:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40c254:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40c258:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40c25c:	mov	w3, #0x4000                	// #16384
  40c260:	add	x0, x0, #0x5fe
  40c264:	add	x1, x1, #0x21
  40c268:	add	x2, x2, #0x23
  40c26c:	movk	w3, #0x8, lsl #16
  40c270:	mov	x4, xzr
  40c274:	bl	401e00 <mount@plt>
  40c278:	cbnz	w0, 40c4f0 <ferror@plt+0xa160>
  40c27c:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40c280:	add	x0, x0, #0x4c
  40c284:	mov	w1, #0x2                   	// #2
  40c288:	bl	401f00 <umount2@plt>
  40c28c:	tbz	w0, #31, 40c2a4 <ferror@plt+0x9f14>
  40c290:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40c294:	add	x0, x0, #0x4c
  40c298:	mov	x1, sp
  40c29c:	bl	402130 <statvfs64@plt>
  40c2a0:	cbz	w0, 40c444 <ferror@plt+0xa0b4>
  40c2a4:	mov	x3, xzr
  40c2a8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40c2ac:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40c2b0:	add	x1, x1, #0x4c
  40c2b4:	add	x2, x2, #0x51
  40c2b8:	mov	x0, x19
  40c2bc:	mov	x4, xzr
  40c2c0:	bl	401e00 <mount@plt>
  40c2c4:	tbnz	w0, #31, 40c518 <ferror@plt+0xa188>
  40c2c8:	mov	x0, x19
  40c2cc:	bl	401de0 <strlen@plt>
  40c2d0:	cmp	x0, #0xfe
  40c2d4:	b.hi	40c41c <ferror@plt+0xa08c>  // b.pmore
  40c2d8:	adrp	x2, 411000 <ferror@plt+0xec70>
  40c2dc:	adrp	x3, 412000 <ferror@plt+0xfc70>
  40c2e0:	add	x0, sp, #0x3, lsl #12
  40c2e4:	add	x2, x2, #0xb45
  40c2e8:	add	x3, x3, #0x74
  40c2ec:	add	x0, x0, #0x74
  40c2f0:	mov	w1, #0x10a                 	// #266
  40c2f4:	mov	x4, x19
  40c2f8:	bl	401ef0 <snprintf@plt>
  40c2fc:	add	x0, sp, #0x3, lsl #12
  40c300:	add	x0, x0, #0x74
  40c304:	bl	401eb0 <opendir@plt>
  40c308:	cbz	x0, 40c41c <ferror@plt+0xa08c>
  40c30c:	mov	x19, x0
  40c310:	bl	402160 <readdir64@plt>
  40c314:	cbz	x0, 40c414 <ferror@plt+0xa084>
  40c318:	adrp	x27, 422000 <ferror@plt+0x1fc70>
  40c31c:	ldr	x27, [x27, #3992]
  40c320:	adrp	x20, 412000 <ferror@plt+0xfc70>
  40c324:	adrp	x21, 412000 <ferror@plt+0xfc70>
  40c328:	adrp	x22, 411000 <ferror@plt+0xec70>
  40c32c:	adrp	x23, 412000 <ferror@plt+0xfc70>
  40c330:	adrp	x24, 412000 <ferror@plt+0xfc70>
  40c334:	adrp	x25, 412000 <ferror@plt+0xfc70>
  40c338:	add	x20, x20, #0x72
  40c33c:	add	x21, x21, #0x71
  40c340:	add	x22, x22, #0xb45
  40c344:	add	x23, x23, #0x7f
  40c348:	add	x24, x24, #0x23
  40c34c:	add	x25, x25, #0x87
  40c350:	b	40c360 <ferror@plt+0x9fd0>
  40c354:	mov	x0, x19
  40c358:	bl	402160 <readdir64@plt>
  40c35c:	cbz	x0, 40c414 <ferror@plt+0xa084>
  40c360:	add	x26, x0, #0x13
  40c364:	mov	x0, x26
  40c368:	mov	x1, x20
  40c36c:	bl	4020d0 <strcmp@plt>
  40c370:	cbz	w0, 40c354 <ferror@plt+0x9fc4>
  40c374:	mov	x0, x26
  40c378:	mov	x1, x21
  40c37c:	bl	4020d0 <strcmp@plt>
  40c380:	cbz	w0, 40c354 <ferror@plt+0x9fc4>
  40c384:	add	x0, sp, #0x2, lsl #12
  40c388:	add	x3, sp, #0x3, lsl #12
  40c38c:	add	x0, x0, #0x74
  40c390:	add	x3, x3, #0x74
  40c394:	mov	w1, #0x1000                	// #4096
  40c398:	mov	x2, x22
  40c39c:	mov	x4, x26
  40c3a0:	bl	401ef0 <snprintf@plt>
  40c3a4:	add	x0, sp, #0x1, lsl #12
  40c3a8:	add	x0, x0, #0x74
  40c3ac:	mov	w1, #0x1000                	// #4096
  40c3b0:	mov	x2, x23
  40c3b4:	mov	x3, x26
  40c3b8:	bl	401ef0 <snprintf@plt>
  40c3bc:	add	x0, sp, #0x2, lsl #12
  40c3c0:	add	x1, sp, #0x1, lsl #12
  40c3c4:	add	x0, x0, #0x74
  40c3c8:	add	x1, x1, #0x74
  40c3cc:	mov	w3, #0x1000                	// #4096
  40c3d0:	mov	x2, x24
  40c3d4:	mov	x4, xzr
  40c3d8:	bl	401e00 <mount@plt>
  40c3dc:	tbz	w0, #31, 40c354 <ferror@plt+0x9fc4>
  40c3e0:	ldr	x26, [x27]
  40c3e4:	bl	402300 <__errno_location@plt>
  40c3e8:	ldr	w0, [x0]
  40c3ec:	bl	402050 <strerror@plt>
  40c3f0:	add	x2, sp, #0x2, lsl #12
  40c3f4:	add	x3, sp, #0x1, lsl #12
  40c3f8:	mov	x4, x0
  40c3fc:	add	x2, x2, #0x74
  40c400:	add	x3, x3, #0x74
  40c404:	mov	x0, x26
  40c408:	mov	x1, x25
  40c40c:	bl	402360 <fprintf@plt>
  40c410:	b	40c354 <ferror@plt+0x9fc4>
  40c414:	mov	x0, x19
  40c418:	bl	402040 <closedir@plt>
  40c41c:	mov	w0, wzr
  40c420:	add	sp, sp, #0x3, lsl #12
  40c424:	add	sp, sp, #0x180
  40c428:	ldp	x20, x19, [sp, #80]
  40c42c:	ldp	x22, x21, [sp, #64]
  40c430:	ldp	x24, x23, [sp, #48]
  40c434:	ldp	x26, x25, [sp, #32]
  40c438:	ldp	x28, x27, [sp, #16]
  40c43c:	ldp	x29, x30, [sp], #96
  40c440:	ret
  40c444:	ldr	x8, [sp, #72]
  40c448:	and	x3, x8, #0x1
  40c44c:	b	40c2a8 <ferror@plt+0x9f18>
  40c450:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40c454:	ldr	x8, [x8, #3992]
  40c458:	ldr	x20, [x8]
  40c45c:	bl	402300 <__errno_location@plt>
  40c460:	ldr	w0, [x0]
  40c464:	bl	402050 <strerror@plt>
  40c468:	adrp	x1, 411000 <ferror@plt+0xec70>
  40c46c:	mov	x3, x0
  40c470:	add	x1, x1, #0xfb6
  40c474:	mov	x0, x20
  40c478:	mov	x2, x19
  40c47c:	bl	402360 <fprintf@plt>
  40c480:	mov	w0, #0xffffffff            	// #-1
  40c484:	b	40c420 <ferror@plt+0xa090>
  40c488:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40c48c:	ldr	x8, [x8, #3992]
  40c490:	ldr	x21, [x8]
  40c494:	bl	402300 <__errno_location@plt>
  40c498:	ldr	w0, [x0]
  40c49c:	bl	402050 <strerror@plt>
  40c4a0:	adrp	x1, 411000 <ferror@plt+0xec70>
  40c4a4:	mov	x3, x0
  40c4a8:	add	x1, x1, #0xfde
  40c4ac:	mov	x0, x21
  40c4b0:	mov	x2, x19
  40c4b4:	bl	402360 <fprintf@plt>
  40c4b8:	mov	w0, w20
  40c4bc:	bl	402060 <close@plt>
  40c4c0:	mov	w0, #0xffffffff            	// #-1
  40c4c4:	b	40c420 <ferror@plt+0xa090>
  40c4c8:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40c4cc:	ldr	x8, [x8, #3992]
  40c4d0:	ldr	x19, [x8]
  40c4d4:	bl	402300 <__errno_location@plt>
  40c4d8:	ldr	w0, [x0]
  40c4dc:	bl	402050 <strerror@plt>
  40c4e0:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40c4e4:	mov	x2, x0
  40c4e8:	add	x1, x1, #0xd
  40c4ec:	b	40c53c <ferror@plt+0xa1ac>
  40c4f0:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40c4f4:	ldr	x8, [x8, #3992]
  40c4f8:	ldr	x19, [x8]
  40c4fc:	bl	402300 <__errno_location@plt>
  40c500:	ldr	w0, [x0]
  40c504:	bl	402050 <strerror@plt>
  40c508:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40c50c:	mov	x2, x0
  40c510:	add	x1, x1, #0x28
  40c514:	b	40c53c <ferror@plt+0xa1ac>
  40c518:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40c51c:	ldr	x8, [x8, #3992]
  40c520:	ldr	x19, [x8]
  40c524:	bl	402300 <__errno_location@plt>
  40c528:	ldr	w0, [x0]
  40c52c:	bl	402050 <strerror@plt>
  40c530:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40c534:	mov	x2, x0
  40c538:	add	x1, x1, #0x57
  40c53c:	mov	x0, x19
  40c540:	bl	402360 <fprintf@plt>
  40c544:	mov	w0, #0xffffffff            	// #-1
  40c548:	b	40c420 <ferror@plt+0xa090>
  40c54c:	stp	x29, x30, [sp, #-32]!
  40c550:	stp	x28, x19, [sp, #16]
  40c554:	mov	x29, sp
  40c558:	sub	sp, sp, #0x1, lsl #12
  40c55c:	mov	w1, #0x2f                  	// #47
  40c560:	mov	x19, x0
  40c564:	bl	402190 <strchr@plt>
  40c568:	cbnz	x0, 40c590 <ferror@plt+0xa200>
  40c56c:	adrp	x2, 411000 <ferror@plt+0xec70>
  40c570:	adrp	x3, 411000 <ferror@plt+0xec70>
  40c574:	add	x2, x2, #0xb45
  40c578:	add	x3, x3, #0xfa7
  40c57c:	mov	x0, sp
  40c580:	mov	w1, #0x1000                	// #4096
  40c584:	mov	x4, x19
  40c588:	bl	401ef0 <snprintf@plt>
  40c58c:	mov	x19, sp
  40c590:	mov	x0, x19
  40c594:	mov	w1, wzr
  40c598:	bl	402240 <open64@plt>
  40c59c:	add	sp, sp, #0x1, lsl #12
  40c5a0:	ldp	x28, x19, [sp, #16]
  40c5a4:	ldp	x29, x30, [sp], #32
  40c5a8:	ret
  40c5ac:	stp	x29, x30, [sp, #-64]!
  40c5b0:	stp	x20, x19, [sp, #48]
  40c5b4:	mov	x20, x0
  40c5b8:	adrp	x0, 411000 <ferror@plt+0xec70>
  40c5bc:	add	x0, x0, #0xfa7
  40c5c0:	stp	x24, x23, [sp, #16]
  40c5c4:	stp	x22, x21, [sp, #32]
  40c5c8:	mov	x29, sp
  40c5cc:	mov	x19, x1
  40c5d0:	bl	401eb0 <opendir@plt>
  40c5d4:	cbz	x0, 40c648 <ferror@plt+0xa2b8>
  40c5d8:	mov	x21, x0
  40c5dc:	bl	402160 <readdir64@plt>
  40c5e0:	cbz	x0, 40c638 <ferror@plt+0xa2a8>
  40c5e4:	adrp	x22, 412000 <ferror@plt+0xfc70>
  40c5e8:	adrp	x23, 412000 <ferror@plt+0xfc70>
  40c5ec:	add	x22, x22, #0x72
  40c5f0:	add	x23, x23, #0x71
  40c5f4:	b	40c604 <ferror@plt+0xa274>
  40c5f8:	mov	x0, x21
  40c5fc:	bl	402160 <readdir64@plt>
  40c600:	cbz	x0, 40c638 <ferror@plt+0xa2a8>
  40c604:	add	x24, x0, #0x13
  40c608:	mov	x0, x24
  40c60c:	mov	x1, x22
  40c610:	bl	4020d0 <strcmp@plt>
  40c614:	cbz	w0, 40c5f8 <ferror@plt+0xa268>
  40c618:	mov	x0, x24
  40c61c:	mov	x1, x23
  40c620:	bl	4020d0 <strcmp@plt>
  40c624:	cbz	w0, 40c5f8 <ferror@plt+0xa268>
  40c628:	mov	x0, x24
  40c62c:	mov	x1, x19
  40c630:	blr	x20
  40c634:	cbz	w0, 40c5f8 <ferror@plt+0xa268>
  40c638:	mov	x0, x21
  40c63c:	bl	402040 <closedir@plt>
  40c640:	mov	w0, wzr
  40c644:	b	40c64c <ferror@plt+0xa2bc>
  40c648:	mov	w0, #0xffffffff            	// #-1
  40c64c:	ldp	x20, x19, [sp, #48]
  40c650:	ldp	x22, x21, [sp, #32]
  40c654:	ldp	x24, x23, [sp, #16]
  40c658:	ldp	x29, x30, [sp], #64
  40c65c:	ret
  40c660:	stp	x29, x30, [sp, #-32]!
  40c664:	str	x19, [sp, #16]
  40c668:	mov	x29, sp
  40c66c:	cbz	w0, 40c6b4 <ferror@plt+0xa324>
  40c670:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40c674:	ldr	x8, [x8, #4016]
  40c678:	ldr	x0, [x8]
  40c67c:	bl	40d4b0 <ferror@plt+0xb120>
  40c680:	adrp	x19, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40c684:	str	x0, [x19, #3632]
  40c688:	cbz	x0, 40c6c0 <ferror@plt+0xa330>
  40c68c:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40c690:	ldr	x8, [x8, #4056]
  40c694:	ldr	w8, [x8]
  40c698:	cbz	w8, 40c6a8 <ferror@plt+0xa318>
  40c69c:	mov	w1, #0x1                   	// #1
  40c6a0:	bl	40d54c <ferror@plt+0xb1bc>
  40c6a4:	ldr	x0, [x19, #3632]
  40c6a8:	ldr	x19, [sp, #16]
  40c6ac:	ldp	x29, x30, [sp], #32
  40c6b0:	b	40d98c <ferror@plt+0xb5fc>
  40c6b4:	ldr	x19, [sp, #16]
  40c6b8:	ldp	x29, x30, [sp], #32
  40c6bc:	ret
  40c6c0:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40c6c4:	add	x0, x0, #0xc0
  40c6c8:	bl	401e10 <perror@plt>
  40c6cc:	mov	w0, #0x1                   	// #1
  40c6d0:	bl	401df0 <exit@plt>
  40c6d4:	stp	x29, x30, [sp, #-16]!
  40c6d8:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40c6dc:	ldr	x0, [x8, #3632]
  40c6e0:	mov	x29, sp
  40c6e4:	cbz	x0, 40c6fc <ferror@plt+0xa36c>
  40c6e8:	bl	40d9f8 <ferror@plt+0xb668>
  40c6ec:	adrp	x0, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40c6f0:	add	x0, x0, #0xe30
  40c6f4:	ldp	x29, x30, [sp], #16
  40c6f8:	b	40d4e4 <ferror@plt+0xb154>
  40c6fc:	ldp	x29, x30, [sp], #16
  40c700:	ret
  40c704:	stp	x29, x30, [sp, #-16]!
  40c708:	mov	x29, sp
  40c70c:	cbz	w0, 40c748 <ferror@plt+0xa3b8>
  40c710:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40c714:	ldr	x8, [x8, #4016]
  40c718:	ldr	x0, [x8]
  40c71c:	bl	40d4b0 <ferror@plt+0xb120>
  40c720:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40c724:	str	x0, [x8, #3632]
  40c728:	cbz	x0, 40c750 <ferror@plt+0xa3c0>
  40c72c:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40c730:	ldr	x8, [x8, #4056]
  40c734:	ldr	w8, [x8]
  40c738:	cbz	w8, 40c748 <ferror@plt+0xa3b8>
  40c73c:	mov	w1, #0x1                   	// #1
  40c740:	ldp	x29, x30, [sp], #16
  40c744:	b	40d54c <ferror@plt+0xb1bc>
  40c748:	ldp	x29, x30, [sp], #16
  40c74c:	ret
  40c750:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40c754:	add	x0, x0, #0xc0
  40c758:	bl	401e10 <perror@plt>
  40c75c:	mov	w0, #0x1                   	// #1
  40c760:	bl	401df0 <exit@plt>
  40c764:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40c768:	ldr	x8, [x8, #3632]
  40c76c:	cbz	x8, 40c77c <ferror@plt+0xa3ec>
  40c770:	adrp	x0, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40c774:	add	x0, x0, #0xe30
  40c778:	b	40d4e4 <ferror@plt+0xb154>
  40c77c:	ret
  40c780:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40c784:	ldr	x8, [x8, #3632]
  40c788:	cmp	x8, #0x0
  40c78c:	cset	w0, ne  // ne = any
  40c790:	ret
  40c794:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40c798:	ldr	x0, [x8, #3632]
  40c79c:	ret
  40c7a0:	stp	x29, x30, [sp, #-32]!
  40c7a4:	str	x19, [sp, #16]
  40c7a8:	adrp	x19, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40c7ac:	ldr	x8, [x19, #3632]
  40c7b0:	mov	x29, sp
  40c7b4:	cbz	x8, 40c7dc <ferror@plt+0xa44c>
  40c7b8:	mov	x1, x0
  40c7bc:	cbz	x0, 40c7cc <ferror@plt+0xa43c>
  40c7c0:	mov	x0, x8
  40c7c4:	bl	40d558 <ferror@plt+0xb1c8>
  40c7c8:	ldr	x8, [x19, #3632]
  40c7cc:	ldr	x19, [sp, #16]
  40c7d0:	mov	x0, x8
  40c7d4:	ldp	x29, x30, [sp], #32
  40c7d8:	b	40d874 <ferror@plt+0xb4e4>
  40c7dc:	ldr	x19, [sp, #16]
  40c7e0:	ldp	x29, x30, [sp], #32
  40c7e4:	ret
  40c7e8:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40c7ec:	ldr	x0, [x8, #3632]
  40c7f0:	cbz	x0, 40c7f8 <ferror@plt+0xa468>
  40c7f4:	b	40d8c4 <ferror@plt+0xb534>
  40c7f8:	ret
  40c7fc:	stp	x29, x30, [sp, #-32]!
  40c800:	str	x19, [sp, #16]
  40c804:	adrp	x19, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40c808:	ldr	x8, [x19, #3632]
  40c80c:	tst	w0, #0x6
  40c810:	mov	x29, sp
  40c814:	b.eq	40c83c <ferror@plt+0xa4ac>  // b.none
  40c818:	cbz	x8, 40c840 <ferror@plt+0xa4b0>
  40c81c:	cbz	x1, 40c82c <ferror@plt+0xa49c>
  40c820:	mov	x0, x8
  40c824:	bl	40d558 <ferror@plt+0xb1c8>
  40c828:	ldr	x8, [x19, #3632]
  40c82c:	ldr	x19, [sp, #16]
  40c830:	mov	x0, x8
  40c834:	ldp	x29, x30, [sp], #32
  40c838:	b	40d98c <ferror@plt+0xb5fc>
  40c83c:	cbnz	x8, 40c860 <ferror@plt+0xa4d0>
  40c840:	mov	w8, #0x5                   	// #5
  40c844:	tst	w0, w8
  40c848:	b.eq	40c860 <ferror@plt+0xa4d0>  // b.none
  40c84c:	ldr	x19, [sp, #16]
  40c850:	adrp	x0, 411000 <ferror@plt+0xec70>
  40c854:	add	x0, x0, #0xbe1
  40c858:	ldp	x29, x30, [sp], #32
  40c85c:	b	4022e0 <printf@plt>
  40c860:	ldr	x19, [sp, #16]
  40c864:	ldp	x29, x30, [sp], #32
  40c868:	ret
  40c86c:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40c870:	ldr	x8, [x8, #3632]
  40c874:	tst	w0, #0x6
  40c878:	b.eq	40c888 <ferror@plt+0xa4f8>  // b.none
  40c87c:	cbz	x8, 40c88c <ferror@plt+0xa4fc>
  40c880:	mov	x0, x8
  40c884:	b	40d9f8 <ferror@plt+0xb668>
  40c888:	cbnz	x8, 40c8a4 <ferror@plt+0xa514>
  40c88c:	mov	w8, #0x5                   	// #5
  40c890:	tst	w0, w8
  40c894:	b.eq	40c8a4 <ferror@plt+0xa514>  // b.none
  40c898:	adrp	x0, 411000 <ferror@plt+0xec70>
  40c89c:	add	x0, x0, #0xbe1
  40c8a0:	b	4022e0 <printf@plt>
  40c8a4:	ret
  40c8a8:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40c8ac:	ldr	x8, [x8, #3632]
  40c8b0:	tst	w0, #0x6
  40c8b4:	b.eq	40c8d0 <ferror@plt+0xa540>  // b.none
  40c8b8:	cbz	x8, 40c8d4 <ferror@plt+0xa544>
  40c8bc:	mov	x0, x8
  40c8c0:	cbz	x2, 40c8fc <ferror@plt+0xa56c>
  40c8c4:	mov	x1, x2
  40c8c8:	mov	w2, w4
  40c8cc:	b	40dd7c <ferror@plt+0xb9ec>
  40c8d0:	cbnz	x8, 40c8f8 <ferror@plt+0xa568>
  40c8d4:	mov	w8, #0x5                   	// #5
  40c8d8:	tst	w0, w8
  40c8dc:	b.eq	40c8f8 <ferror@plt+0xa568>  // b.none
  40c8e0:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40c8e4:	ldr	x8, [x8, #4016]
  40c8e8:	mov	x2, x3
  40c8ec:	mov	w3, w4
  40c8f0:	ldr	x0, [x8]
  40c8f4:	b	40d164 <ferror@plt+0xadd4>
  40c8f8:	ret
  40c8fc:	mov	w1, w4
  40c900:	b	40db28 <ferror@plt+0xb798>
  40c904:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40c908:	ldr	x8, [x8, #3632]
  40c90c:	tst	w0, #0x6
  40c910:	b.eq	40c92c <ferror@plt+0xa59c>  // b.none
  40c914:	cbz	x8, 40c930 <ferror@plt+0xa5a0>
  40c918:	mov	x0, x8
  40c91c:	cbz	x2, 40c958 <ferror@plt+0xa5c8>
  40c920:	mov	x1, x2
  40c924:	mov	x2, x4
  40c928:	b	40ddb0 <ferror@plt+0xba20>
  40c92c:	cbnz	x8, 40c954 <ferror@plt+0xa5c4>
  40c930:	mov	w8, #0x5                   	// #5
  40c934:	tst	w0, w8
  40c938:	b.eq	40c954 <ferror@plt+0xa5c4>  // b.none
  40c93c:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40c940:	ldr	x8, [x8, #4016]
  40c944:	mov	x2, x3
  40c948:	mov	x3, x4
  40c94c:	ldr	x0, [x8]
  40c950:	b	40d164 <ferror@plt+0xadd4>
  40c954:	ret
  40c958:	mov	x1, x4
  40c95c:	b	40db38 <ferror@plt+0xb7a8>
  40c960:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40c964:	ldr	x8, [x8, #3632]
  40c968:	tst	w0, #0x6
  40c96c:	b.eq	40c988 <ferror@plt+0xa5f8>  // b.none
  40c970:	cbz	x8, 40c98c <ferror@plt+0xa5fc>
  40c974:	mov	x0, x8
  40c978:	cbz	x2, 40c9b8 <ferror@plt+0xa628>
  40c97c:	mov	x1, x2
  40c980:	mov	w2, w4
  40c984:	b	40dcac <ferror@plt+0xb91c>
  40c988:	cbnz	x8, 40c9b4 <ferror@plt+0xa624>
  40c98c:	mov	w8, #0x5                   	// #5
  40c990:	tst	w0, w8
  40c994:	b.eq	40c9b4 <ferror@plt+0xa624>  // b.none
  40c998:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40c99c:	ldr	x8, [x8, #4016]
  40c9a0:	mov	x2, x3
  40c9a4:	ldr	x0, [x8]
  40c9a8:	and	w8, w4, #0xff
  40c9ac:	mov	w3, w8
  40c9b0:	b	40d164 <ferror@plt+0xadd4>
  40c9b4:	ret
  40c9b8:	mov	w1, w4
  40c9bc:	b	40dab8 <ferror@plt+0xb728>
  40c9c0:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40c9c4:	ldr	x8, [x8, #3632]
  40c9c8:	tst	w0, #0x6
  40c9cc:	b.eq	40c9e8 <ferror@plt+0xa658>  // b.none
  40c9d0:	cbz	x8, 40c9ec <ferror@plt+0xa65c>
  40c9d4:	mov	x0, x8
  40c9d8:	cbz	x2, 40ca18 <ferror@plt+0xa688>
  40c9dc:	mov	x1, x2
  40c9e0:	mov	w2, w4
  40c9e4:	b	40dce0 <ferror@plt+0xb950>
  40c9e8:	cbnz	x8, 40ca14 <ferror@plt+0xa684>
  40c9ec:	mov	w8, #0x5                   	// #5
  40c9f0:	tst	w0, w8
  40c9f4:	b.eq	40ca14 <ferror@plt+0xa684>  // b.none
  40c9f8:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40c9fc:	ldr	x8, [x8, #4016]
  40ca00:	mov	x2, x3
  40ca04:	ldr	x0, [x8]
  40ca08:	and	w8, w4, #0xffff
  40ca0c:	mov	w3, w8
  40ca10:	b	40d164 <ferror@plt+0xadd4>
  40ca14:	ret
  40ca18:	mov	w1, w4
  40ca1c:	b	40dac8 <ferror@plt+0xb738>
  40ca20:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40ca24:	ldr	x8, [x8, #3632]
  40ca28:	tst	w0, #0x6
  40ca2c:	b.eq	40ca48 <ferror@plt+0xa6b8>  // b.none
  40ca30:	cbz	x8, 40ca4c <ferror@plt+0xa6bc>
  40ca34:	mov	x0, x8
  40ca38:	cbz	x2, 40ca74 <ferror@plt+0xa6e4>
  40ca3c:	mov	x1, x2
  40ca40:	mov	w2, w4
  40ca44:	b	40dc10 <ferror@plt+0xb880>
  40ca48:	cbnz	x8, 40ca70 <ferror@plt+0xa6e0>
  40ca4c:	mov	w8, #0x5                   	// #5
  40ca50:	tst	w0, w8
  40ca54:	b.eq	40ca70 <ferror@plt+0xa6e0>  // b.none
  40ca58:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40ca5c:	ldr	x8, [x8, #4016]
  40ca60:	mov	x2, x3
  40ca64:	mov	w3, w4
  40ca68:	ldr	x0, [x8]
  40ca6c:	b	40d164 <ferror@plt+0xadd4>
  40ca70:	ret
  40ca74:	mov	w1, w4
  40ca78:	b	40dad8 <ferror@plt+0xb748>
  40ca7c:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40ca80:	ldr	x8, [x8, #3632]
  40ca84:	tst	w0, #0x6
  40ca88:	b.eq	40caa4 <ferror@plt+0xa714>  // b.none
  40ca8c:	cbz	x8, 40caa8 <ferror@plt+0xa718>
  40ca90:	mov	x0, x8
  40ca94:	cbz	x2, 40cad0 <ferror@plt+0xa740>
  40ca98:	mov	x1, x2
  40ca9c:	mov	x2, x4
  40caa0:	b	40dc44 <ferror@plt+0xb8b4>
  40caa4:	cbnz	x8, 40cacc <ferror@plt+0xa73c>
  40caa8:	mov	w8, #0x5                   	// #5
  40caac:	tst	w0, w8
  40cab0:	b.eq	40cacc <ferror@plt+0xa73c>  // b.none
  40cab4:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40cab8:	ldr	x8, [x8, #4016]
  40cabc:	mov	x2, x3
  40cac0:	mov	x3, x4
  40cac4:	ldr	x0, [x8]
  40cac8:	b	40d164 <ferror@plt+0xadd4>
  40cacc:	ret
  40cad0:	mov	x1, x4
  40cad4:	b	40dae8 <ferror@plt+0xb758>
  40cad8:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40cadc:	ldr	x8, [x8, #3632]
  40cae0:	tst	w0, #0x6
  40cae4:	b.eq	40cb00 <ferror@plt+0xa770>  // b.none
  40cae8:	cbz	x8, 40cb04 <ferror@plt+0xa774>
  40caec:	mov	x0, x8
  40caf0:	cbz	x2, 40cb2c <ferror@plt+0xa79c>
  40caf4:	mov	x1, x2
  40caf8:	mov	x2, x4
  40cafc:	b	40dd14 <ferror@plt+0xb984>
  40cb00:	cbnz	x8, 40cb28 <ferror@plt+0xa798>
  40cb04:	mov	w8, #0x5                   	// #5
  40cb08:	tst	w0, w8
  40cb0c:	b.eq	40cb28 <ferror@plt+0xa798>  // b.none
  40cb10:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40cb14:	ldr	x8, [x8, #4016]
  40cb18:	mov	x2, x3
  40cb1c:	mov	x3, x4
  40cb20:	ldr	x0, [x8]
  40cb24:	b	40d164 <ferror@plt+0xadd4>
  40cb28:	ret
  40cb2c:	mov	x1, x4
  40cb30:	b	40db08 <ferror@plt+0xb778>
  40cb34:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40cb38:	ldr	x8, [x8, #3632]
  40cb3c:	tst	w0, #0x6
  40cb40:	b.eq	40cb5c <ferror@plt+0xa7cc>  // b.none
  40cb44:	cbz	x8, 40cb60 <ferror@plt+0xa7d0>
  40cb48:	mov	x0, x8
  40cb4c:	cbz	x2, 40cb88 <ferror@plt+0xa7f8>
  40cb50:	mov	x1, x2
  40cb54:	mov	x2, x4
  40cb58:	b	40dd48 <ferror@plt+0xb9b8>
  40cb5c:	cbnz	x8, 40cb84 <ferror@plt+0xa7f4>
  40cb60:	mov	w8, #0x5                   	// #5
  40cb64:	tst	w0, w8
  40cb68:	b.eq	40cb84 <ferror@plt+0xa7f4>  // b.none
  40cb6c:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40cb70:	ldr	x8, [x8, #4016]
  40cb74:	mov	x2, x3
  40cb78:	mov	x3, x4
  40cb7c:	ldr	x0, [x8]
  40cb80:	b	40d164 <ferror@plt+0xadd4>
  40cb84:	ret
  40cb88:	mov	x1, x4
  40cb8c:	b	40db18 <ferror@plt+0xb788>
  40cb90:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40cb94:	ldr	x8, [x8, #3632]
  40cb98:	tst	w0, #0x6
  40cb9c:	b.eq	40cbb4 <ferror@plt+0xa824>  // b.none
  40cba0:	cbz	x8, 40cbb8 <ferror@plt+0xa828>
  40cba4:	mov	x0, x8
  40cba8:	cbz	x2, 40cbdc <ferror@plt+0xa84c>
  40cbac:	mov	x1, x2
  40cbb0:	b	40dbd4 <ferror@plt+0xb844>
  40cbb4:	cbnz	x8, 40cbd8 <ferror@plt+0xa848>
  40cbb8:	mov	w8, #0x5                   	// #5
  40cbbc:	tst	w0, w8
  40cbc0:	b.eq	40cbd8 <ferror@plt+0xa848>  // b.none
  40cbc4:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40cbc8:	ldr	x8, [x8, #4016]
  40cbcc:	mov	x2, x3
  40cbd0:	ldr	x0, [x8]
  40cbd4:	b	40d164 <ferror@plt+0xadd4>
  40cbd8:	ret
  40cbdc:	b	40daac <ferror@plt+0xb71c>
  40cbe0:	sub	sp, sp, #0x60
  40cbe4:	stp	x20, x19, [sp, #80]
  40cbe8:	mov	x20, x0
  40cbec:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40cbf0:	mov	w19, w1
  40cbf4:	add	x2, x2, #0xa1
  40cbf8:	mov	x0, sp
  40cbfc:	mov	w1, #0x40                  	// #64
  40cc00:	mov	x3, x20
  40cc04:	stp	x29, x30, [sp, #64]
  40cc08:	add	x29, sp, #0x40
  40cc0c:	bl	401ef0 <snprintf@plt>
  40cc10:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40cc14:	ldr	x0, [x8, #3632]
  40cc18:	cbz	x0, 40cc30 <ferror@plt+0xa8a0>
  40cc1c:	cbz	x20, 40cc50 <ferror@plt+0xa8c0>
  40cc20:	mov	x1, x20
  40cc24:	mov	w2, w19
  40cc28:	bl	40dc10 <ferror@plt+0xb880>
  40cc2c:	b	40cc58 <ferror@plt+0xa8c8>
  40cc30:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40cc34:	ldr	x8, [x8, #4016]
  40cc38:	mov	x2, sp
  40cc3c:	mov	w1, #0x6                   	// #6
  40cc40:	mov	w3, w19
  40cc44:	ldr	x0, [x8]
  40cc48:	bl	40d164 <ferror@plt+0xadd4>
  40cc4c:	b	40cc58 <ferror@plt+0xa8c8>
  40cc50:	mov	w1, w19
  40cc54:	bl	40dad8 <ferror@plt+0xb748>
  40cc58:	ldp	x20, x19, [sp, #80]
  40cc5c:	ldp	x29, x30, [sp, #64]
  40cc60:	add	sp, sp, #0x60
  40cc64:	ret
  40cc68:	sub	sp, sp, #0x60
  40cc6c:	stp	x20, x19, [sp, #80]
  40cc70:	mov	x20, x0
  40cc74:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40cc78:	mov	x19, x1
  40cc7c:	add	x2, x2, #0xa8
  40cc80:	mov	x0, sp
  40cc84:	mov	w1, #0x40                  	// #64
  40cc88:	mov	x3, x20
  40cc8c:	stp	x29, x30, [sp, #64]
  40cc90:	add	x29, sp, #0x40
  40cc94:	bl	401ef0 <snprintf@plt>
  40cc98:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40cc9c:	ldr	x0, [x8, #3632]
  40cca0:	cbz	x0, 40ccb8 <ferror@plt+0xa928>
  40cca4:	cbz	x20, 40ccd8 <ferror@plt+0xa948>
  40cca8:	cbnz	x19, 40ccd8 <ferror@plt+0xa948>
  40ccac:	mov	x1, x20
  40ccb0:	bl	40d558 <ferror@plt+0xb1c8>
  40ccb4:	b	40ccf8 <ferror@plt+0xa968>
  40ccb8:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40ccbc:	ldr	x8, [x8, #4016]
  40ccc0:	mov	x2, sp
  40ccc4:	mov	w1, #0x6                   	// #6
  40ccc8:	mov	x3, x19
  40cccc:	ldr	x0, [x8]
  40ccd0:	bl	40d164 <ferror@plt+0xadd4>
  40ccd4:	b	40ccf8 <ferror@plt+0xa968>
  40ccd8:	cbnz	x20, 40ccec <ferror@plt+0xa95c>
  40ccdc:	cbz	x19, 40ccec <ferror@plt+0xa95c>
  40cce0:	mov	x1, x19
  40cce4:	bl	40da3c <ferror@plt+0xb6ac>
  40cce8:	b	40ccf8 <ferror@plt+0xa968>
  40ccec:	mov	x1, x20
  40ccf0:	mov	x2, x19
  40ccf4:	bl	40db48 <ferror@plt+0xb7b8>
  40ccf8:	ldp	x20, x19, [sp, #80]
  40ccfc:	ldp	x29, x30, [sp, #64]
  40cd00:	add	sp, sp, #0x60
  40cd04:	ret
  40cd08:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40cd0c:	ldr	x8, [x8, #3632]
  40cd10:	tst	w0, #0x6
  40cd14:	b.eq	40cd30 <ferror@plt+0xa9a0>  // b.none
  40cd18:	cbz	x8, 40cd34 <ferror@plt+0xa9a4>
  40cd1c:	cbz	x2, 40cd5c <ferror@plt+0xa9cc>
  40cd20:	cbnz	x4, 40cd5c <ferror@plt+0xa9cc>
  40cd24:	mov	x0, x8
  40cd28:	mov	x1, x2
  40cd2c:	b	40d558 <ferror@plt+0xb1c8>
  40cd30:	cbnz	x8, 40cd58 <ferror@plt+0xa9c8>
  40cd34:	mov	w8, #0x5                   	// #5
  40cd38:	tst	w0, w8
  40cd3c:	b.eq	40cd58 <ferror@plt+0xa9c8>  // b.none
  40cd40:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40cd44:	ldr	x8, [x8, #4016]
  40cd48:	mov	x2, x3
  40cd4c:	mov	x3, x4
  40cd50:	ldr	x0, [x8]
  40cd54:	b	40d164 <ferror@plt+0xadd4>
  40cd58:	ret
  40cd5c:	cbnz	x2, 40cd70 <ferror@plt+0xa9e0>
  40cd60:	cbz	x4, 40cd70 <ferror@plt+0xa9e0>
  40cd64:	mov	x0, x8
  40cd68:	mov	x1, x4
  40cd6c:	b	40da3c <ferror@plt+0xb6ac>
  40cd70:	mov	x0, x8
  40cd74:	mov	x1, x2
  40cd78:	mov	x2, x4
  40cd7c:	b	40db48 <ferror@plt+0xb7b8>
  40cd80:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40cd84:	ldr	x8, [x8, #3632]
  40cd88:	tst	w0, #0x6
  40cd8c:	b.eq	40cdac <ferror@plt+0xaa1c>  // b.none
  40cd90:	cbz	x8, 40cdb0 <ferror@plt+0xaa20>
  40cd94:	cbz	x2, 40cdf0 <ferror@plt+0xaa60>
  40cd98:	and	w9, w4, #0x1
  40cd9c:	mov	x0, x8
  40cda0:	mov	x1, x2
  40cda4:	mov	w2, w9
  40cda8:	b	40db8c <ferror@plt+0xb7fc>
  40cdac:	cbnz	x8, 40cdec <ferror@plt+0xaa5c>
  40cdb0:	mov	w8, #0x5                   	// #5
  40cdb4:	tst	w0, w8
  40cdb8:	b.eq	40cdec <ferror@plt+0xaa5c>  // b.none
  40cdbc:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40cdc0:	ldr	x8, [x8, #4016]
  40cdc4:	adrp	x9, 412000 <ferror@plt+0xfc70>
  40cdc8:	add	x9, x9, #0xaf
  40cdcc:	tst	w4, #0x1
  40cdd0:	ldr	x0, [x8]
  40cdd4:	adrp	x8, 412000 <ferror@plt+0xfc70>
  40cdd8:	add	x8, x8, #0xb4
  40cddc:	csel	x8, x9, x8, ne  // ne = any
  40cde0:	mov	x2, x3
  40cde4:	mov	x3, x8
  40cde8:	b	40d164 <ferror@plt+0xadd4>
  40cdec:	ret
  40cdf0:	and	w1, w4, #0x1
  40cdf4:	mov	x0, x8
  40cdf8:	b	40da7c <ferror@plt+0xb6ec>
  40cdfc:	sub	sp, sp, #0x60
  40ce00:	stp	x29, x30, [sp, #64]
  40ce04:	stp	x20, x19, [sp, #80]
  40ce08:	adrp	x20, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40ce0c:	ldr	x8, [x20, #3632]
  40ce10:	tst	w0, #0x6
  40ce14:	add	x29, sp, #0x40
  40ce18:	b.eq	40ce58 <ferror@plt+0xaac8>  // b.none
  40ce1c:	cbz	x8, 40ce58 <ferror@plt+0xaac8>
  40ce20:	mov	x19, x2
  40ce24:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40ce28:	add	x2, x2, #0xba
  40ce2c:	mov	x0, sp
  40ce30:	mov	w1, #0x40                  	// #64
  40ce34:	mov	x3, x4
  40ce38:	bl	401ef0 <snprintf@plt>
  40ce3c:	ldr	x0, [x20, #3632]
  40ce40:	cbz	x0, 40ce94 <ferror@plt+0xab04>
  40ce44:	cbz	x19, 40ce8c <ferror@plt+0xaafc>
  40ce48:	mov	x2, sp
  40ce4c:	mov	x1, x19
  40ce50:	bl	40db48 <ferror@plt+0xb7b8>
  40ce54:	b	40ce94 <ferror@plt+0xab04>
  40ce58:	mov	w9, #0x5                   	// #5
  40ce5c:	tst	w0, w9
  40ce60:	b.eq	40ce94 <ferror@plt+0xab04>  // b.none
  40ce64:	cbnz	x8, 40ce94 <ferror@plt+0xab04>
  40ce68:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40ce6c:	ldr	x8, [x8, #4016]
  40ce70:	ldp	x20, x19, [sp, #80]
  40ce74:	ldp	x29, x30, [sp, #64]
  40ce78:	mov	x2, x3
  40ce7c:	ldr	x0, [x8]
  40ce80:	mov	x3, x4
  40ce84:	add	sp, sp, #0x60
  40ce88:	b	40d164 <ferror@plt+0xadd4>
  40ce8c:	mov	x1, sp
  40ce90:	bl	40da3c <ferror@plt+0xb6ac>
  40ce94:	ldp	x20, x19, [sp, #80]
  40ce98:	ldp	x29, x30, [sp, #64]
  40ce9c:	add	sp, sp, #0x60
  40cea0:	ret
  40cea4:	sub	sp, sp, #0x60
  40cea8:	stp	x29, x30, [sp, #64]
  40ceac:	stp	x20, x19, [sp, #80]
  40ceb0:	adrp	x20, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40ceb4:	ldr	x8, [x20, #3632]
  40ceb8:	tst	w0, #0x6
  40cebc:	add	x29, sp, #0x40
  40cec0:	b.eq	40cefc <ferror@plt+0xab6c>  // b.none
  40cec4:	cbz	x8, 40cefc <ferror@plt+0xab6c>
  40cec8:	mov	x19, x2
  40cecc:	adrp	x2, 410000 <ferror@plt+0xdc70>
  40ced0:	add	x2, x2, #0xecf
  40ced4:	mov	x0, sp
  40ced8:	mov	w1, #0x40                  	// #64
  40cedc:	mov	w3, w4
  40cee0:	bl	401ef0 <snprintf@plt>
  40cee4:	ldr	x0, [x20, #3632]
  40cee8:	cbz	x19, 40cf30 <ferror@plt+0xaba0>
  40ceec:	mov	x2, sp
  40cef0:	mov	x1, x19
  40cef4:	bl	40db48 <ferror@plt+0xb7b8>
  40cef8:	b	40cf38 <ferror@plt+0xaba8>
  40cefc:	mov	w9, #0x5                   	// #5
  40cf00:	tst	w0, w9
  40cf04:	b.eq	40cf38 <ferror@plt+0xaba8>  // b.none
  40cf08:	cbnz	x8, 40cf38 <ferror@plt+0xaba8>
  40cf0c:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40cf10:	ldr	x8, [x8, #4016]
  40cf14:	ldp	x20, x19, [sp, #80]
  40cf18:	ldp	x29, x30, [sp, #64]
  40cf1c:	mov	x2, x3
  40cf20:	ldr	x0, [x8]
  40cf24:	mov	w3, w4
  40cf28:	add	sp, sp, #0x60
  40cf2c:	b	40d164 <ferror@plt+0xadd4>
  40cf30:	mov	x1, sp
  40cf34:	bl	40da3c <ferror@plt+0xb6ac>
  40cf38:	ldp	x20, x19, [sp, #80]
  40cf3c:	ldp	x29, x30, [sp, #64]
  40cf40:	add	sp, sp, #0x60
  40cf44:	ret
  40cf48:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40cf4c:	ldr	x8, [x8, #3632]
  40cf50:	tst	w0, #0x6
  40cf54:	b.eq	40cf6c <ferror@plt+0xabdc>  // b.none
  40cf58:	cbz	x8, 40cf70 <ferror@plt+0xabe0>
  40cf5c:	mov	x0, x8
  40cf60:	cbz	x2, 40cf98 <ferror@plt+0xac08>
  40cf64:	mov	x1, x2
  40cf68:	b	40dde4 <ferror@plt+0xba54>
  40cf6c:	cbnz	x8, 40cf94 <ferror@plt+0xac04>
  40cf70:	mov	w8, #0x5                   	// #5
  40cf74:	tst	w0, w8
  40cf78:	b.eq	40cf94 <ferror@plt+0xac04>  // b.none
  40cf7c:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40cf80:	ldr	x8, [x8, #4016]
  40cf84:	mov	x2, x3
  40cf88:	mov	x3, x4
  40cf8c:	ldr	x0, [x8]
  40cf90:	b	40d164 <ferror@plt+0xadd4>
  40cf94:	ret
  40cf98:	b	40daa0 <ferror@plt+0xb710>
  40cf9c:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40cfa0:	ldr	x8, [x8, #3632]
  40cfa4:	cbz	x8, 40cfac <ferror@plt+0xac1c>
  40cfa8:	ret
  40cfac:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40cfb0:	ldr	x8, [x8, #4048]
  40cfb4:	adrp	x0, 411000 <ferror@plt+0xec70>
  40cfb8:	add	x0, x0, #0xbe1
  40cfbc:	ldr	x1, [x8]
  40cfc0:	b	4022e0 <printf@plt>
  40cfc4:	stp	x29, x30, [sp, #-32]!
  40cfc8:	str	x19, [sp, #16]
  40cfcc:	mov	w19, wzr
  40cfd0:	mov	x29, sp
  40cfd4:	cbz	w0, 40d060 <ferror@plt+0xacd0>
  40cfd8:	cbnz	w1, 40d060 <ferror@plt+0xacd0>
  40cfdc:	cmp	w0, #0x2
  40cfe0:	b.eq	40cffc <ferror@plt+0xac6c>  // b.none
  40cfe4:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40cfe8:	ldr	x8, [x8, #4016]
  40cfec:	ldr	x0, [x8]
  40cff0:	bl	401f10 <fileno@plt>
  40cff4:	bl	402220 <isatty@plt>
  40cff8:	cbz	w0, 40d04c <ferror@plt+0xacbc>
  40cffc:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40d000:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40d004:	mov	w19, #0x1                   	// #1
  40d008:	add	x0, x0, #0xe5
  40d00c:	strb	w19, [x8, #3640]
  40d010:	bl	402310 <getenv@plt>
  40d014:	cbz	x0, 40d060 <ferror@plt+0xacd0>
  40d018:	mov	w1, #0x3b                  	// #59
  40d01c:	bl	402070 <strrchr@plt>
  40d020:	cbz	x0, 40d05c <ferror@plt+0xaccc>
  40d024:	ldrb	w8, [x0, #1]
  40d028:	sub	w9, w8, #0x30
  40d02c:	cmp	w9, #0x7
  40d030:	b.cs	40d054 <ferror@plt+0xacc4>  // b.hs, b.nlast
  40d034:	ldrb	w8, [x0, #2]
  40d038:	mov	w19, #0x1                   	// #1
  40d03c:	cbnz	w8, 40d060 <ferror@plt+0xacd0>
  40d040:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40d044:	strb	w19, [x8, #3644]
  40d048:	b	40d060 <ferror@plt+0xacd0>
  40d04c:	mov	w19, wzr
  40d050:	b	40d060 <ferror@plt+0xacd0>
  40d054:	cmp	w8, #0x38
  40d058:	b.eq	40d034 <ferror@plt+0xaca4>  // b.none
  40d05c:	mov	w19, #0x1                   	// #1
  40d060:	mov	w0, w19
  40d064:	ldr	x19, [sp, #16]
  40d068:	ldp	x29, x30, [sp], #32
  40d06c:	ret
  40d070:	stp	x29, x30, [sp, #-48]!
  40d074:	str	x21, [sp, #16]
  40d078:	stp	x20, x19, [sp, #32]
  40d07c:	mov	x29, sp
  40d080:	cbz	x1, 40d0e4 <ferror@plt+0xad54>
  40d084:	mov	x19, x1
  40d088:	mov	x20, x0
  40d08c:	bl	401de0 <strlen@plt>
  40d090:	add	x9, x0, #0x10
  40d094:	mov	x8, sp
  40d098:	and	x9, x9, #0xfffffffffffffff0
  40d09c:	sub	x21, x8, x9
  40d0a0:	add	x2, x0, #0x1
  40d0a4:	mov	sp, x21
  40d0a8:	mov	x0, x21
  40d0ac:	mov	x1, x20
  40d0b0:	bl	401da0 <memcpy@plt>
  40d0b4:	mov	w1, #0x3d                  	// #61
  40d0b8:	mov	x0, x21
  40d0bc:	bl	402280 <strchrnul@plt>
  40d0c0:	ldrb	w8, [x0]
  40d0c4:	mov	x20, x0
  40d0c8:	cbz	w8, 40d0d0 <ferror@plt+0xad40>
  40d0cc:	strb	wzr, [x20], #1
  40d0d0:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40d0d4:	add	x1, x1, #0xcc
  40d0d8:	mov	x0, x21
  40d0dc:	bl	409ad4 <ferror@plt+0x7744>
  40d0e0:	tbz	w0, #0, 40d0ec <ferror@plt+0xad5c>
  40d0e4:	mov	w0, wzr
  40d0e8:	b	40d144 <ferror@plt+0xadb4>
  40d0ec:	ldrb	w8, [x20]
  40d0f0:	cbz	w8, 40d138 <ferror@plt+0xada8>
  40d0f4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40d0f8:	add	x1, x1, #0xd3
  40d0fc:	mov	x0, x20
  40d100:	bl	4020d0 <strcmp@plt>
  40d104:	cbz	w0, 40d138 <ferror@plt+0xada8>
  40d108:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40d10c:	add	x1, x1, #0xda
  40d110:	mov	x0, x20
  40d114:	bl	4020d0 <strcmp@plt>
  40d118:	cbz	w0, 40d158 <ferror@plt+0xadc8>
  40d11c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40d120:	add	x1, x1, #0xdf
  40d124:	mov	x0, x20
  40d128:	bl	4020d0 <strcmp@plt>
  40d12c:	cbnz	w0, 40d0e4 <ferror@plt+0xad54>
  40d130:	str	wzr, [x19]
  40d134:	b	40d140 <ferror@plt+0xadb0>
  40d138:	mov	w8, #0x2                   	// #2
  40d13c:	str	w8, [x19]
  40d140:	mov	w0, #0x1                   	// #1
  40d144:	mov	sp, x29
  40d148:	ldp	x20, x19, [sp, #32]
  40d14c:	ldr	x21, [sp, #16]
  40d150:	ldp	x29, x30, [sp], #48
  40d154:	ret
  40d158:	mov	w0, #0x1                   	// #1
  40d15c:	str	w0, [x19]
  40d160:	b	40d144 <ferror@plt+0xadb4>
  40d164:	sub	sp, sp, #0x130
  40d168:	stp	x29, x30, [sp, #240]
  40d16c:	add	x29, sp, #0xf0
  40d170:	mov	x8, #0xffffffffffffffd8    	// #-40
  40d174:	mov	x9, sp
  40d178:	sub	x10, x29, #0x68
  40d17c:	stp	x20, x19, [sp, #288]
  40d180:	mov	x20, x2
  40d184:	mov	x19, x0
  40d188:	movk	x8, #0xff80, lsl #32
  40d18c:	add	x11, x29, #0x40
  40d190:	cmp	w1, #0x6
  40d194:	add	x9, x9, #0x80
  40d198:	add	x10, x10, #0x28
  40d19c:	str	x28, [sp, #256]
  40d1a0:	stp	x22, x21, [sp, #272]
  40d1a4:	stp	x3, x4, [x29, #-104]
  40d1a8:	stp	x5, x6, [x29, #-88]
  40d1ac:	stur	x7, [x29, #-72]
  40d1b0:	stp	q1, q2, [sp, #16]
  40d1b4:	stp	q3, q4, [sp, #48]
  40d1b8:	str	q0, [sp]
  40d1bc:	stp	q5, q6, [sp, #80]
  40d1c0:	str	q7, [sp, #112]
  40d1c4:	stp	x9, x8, [x29, #-16]
  40d1c8:	stp	x11, x10, [x29, #-32]
  40d1cc:	b.eq	40d25c <ferror@plt+0xaecc>  // b.none
  40d1d0:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40d1d4:	ldrb	w8, [x8, #3640]
  40d1d8:	cbz	w8, 40d25c <ferror@plt+0xaecc>
  40d1dc:	adrp	x8, 427000 <stdin@@GLIBC_2.17+0x3c98>
  40d1e0:	ldrb	w8, [x8, #3644]
  40d1e4:	adrp	x9, 412000 <ferror@plt+0xfc70>
  40d1e8:	adrp	x10, 412000 <ferror@plt+0xfc70>
  40d1ec:	add	x9, x9, #0x174
  40d1f0:	add	x10, x10, #0x158
  40d1f4:	cmp	w8, #0x0
  40d1f8:	csel	x8, x10, x9, ne  // ne = any
  40d1fc:	ldr	w8, [x8, w1, uxtw #2]
  40d200:	adrp	x9, 422000 <ferror@plt+0x1fc70>
  40d204:	add	x9, x9, #0xd20
  40d208:	adrp	x21, 411000 <ferror@plt+0xec70>
  40d20c:	ldr	x2, [x9, x8, lsl #3]
  40d210:	add	x21, x21, #0xbe1
  40d214:	mov	x0, x19
  40d218:	mov	x1, x21
  40d21c:	bl	402360 <fprintf@plt>
  40d220:	ldp	q0, q1, [x29, #-32]
  40d224:	mov	w22, w0
  40d228:	sub	x2, x29, #0x40
  40d22c:	mov	x0, x19
  40d230:	mov	x1, x20
  40d234:	stp	q0, q1, [x29, #-64]
  40d238:	bl	4022d0 <vfprintf@plt>
  40d23c:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40d240:	add	w20, w0, w22
  40d244:	add	x2, x2, #0x151
  40d248:	mov	x0, x19
  40d24c:	mov	x1, x21
  40d250:	bl	402360 <fprintf@plt>
  40d254:	add	w0, w20, w0
  40d258:	b	40d274 <ferror@plt+0xaee4>
  40d25c:	ldp	q0, q1, [x29, #-32]
  40d260:	sub	x2, x29, #0x40
  40d264:	mov	x0, x19
  40d268:	mov	x1, x20
  40d26c:	stp	q0, q1, [x29, #-64]
  40d270:	bl	4022d0 <vfprintf@plt>
  40d274:	ldp	x20, x19, [sp, #288]
  40d278:	ldp	x22, x21, [sp, #272]
  40d27c:	ldr	x28, [sp, #256]
  40d280:	ldp	x29, x30, [sp, #240]
  40d284:	add	sp, sp, #0x130
  40d288:	ret
  40d28c:	and	w8, w0, #0xff
  40d290:	mov	w9, #0x6                   	// #6
  40d294:	mov	w10, #0x3                   	// #3
  40d298:	cmp	w8, #0xa
  40d29c:	csel	w9, w10, w9, eq  // eq = none
  40d2a0:	cmp	w8, #0x2
  40d2a4:	csel	w0, w8, w9, eq  // eq = none
  40d2a8:	ret
  40d2ac:	and	w8, w0, #0xff
  40d2b0:	mov	w9, #0x5                   	// #5
  40d2b4:	cmp	w8, #0x2
  40d2b8:	cinc	w9, w9, ne  // ne = any
  40d2bc:	cmp	w8, #0x6
  40d2c0:	mov	w8, #0x4                   	// #4
  40d2c4:	csel	w0, w8, w9, eq  // eq = none
  40d2c8:	ret
  40d2cc:	stp	x29, x30, [sp, #-80]!
  40d2d0:	stp	x26, x25, [sp, #16]
  40d2d4:	stp	x24, x23, [sp, #32]
  40d2d8:	stp	x22, x21, [sp, #48]
  40d2dc:	stp	x20, x19, [sp, #64]
  40d2e0:	mov	x29, sp
  40d2e4:	mov	x21, x3
  40d2e8:	mov	x19, x2
  40d2ec:	mov	x22, x1
  40d2f0:	mov	w20, w0
  40d2f4:	bl	402300 <__errno_location@plt>
  40d2f8:	cmp	w20, #0x1c
  40d2fc:	mov	x20, x0
  40d300:	b.ne	40d394 <ferror@plt+0xb004>  // b.any
  40d304:	str	wzr, [x20]
  40d308:	ldr	w8, [x22]
  40d30c:	adrp	x2, 411000 <ferror@plt+0xec70>
  40d310:	add	x2, x2, #0x712
  40d314:	mov	x0, x19
  40d318:	rev	w26, w8
  40d31c:	lsr	w3, w26, #12
  40d320:	mov	x1, x21
  40d324:	bl	401ef0 <snprintf@plt>
  40d328:	sxtw	x8, w0
  40d32c:	cmp	x8, x21
  40d330:	b.cs	40d39c <ferror@plt+0xb00c>  // b.hs, b.nlast
  40d334:	add	x24, x22, #0x4
  40d338:	adrp	x22, 411000 <ferror@plt+0xec70>
  40d33c:	add	x22, x22, #0x712
  40d340:	mov	w25, #0x2f                  	// #47
  40d344:	mov	x23, x19
  40d348:	b	40d378 <ferror@plt+0xafe8>
  40d34c:	mov	x21, xzr
  40d350:	ldr	w8, [x24], #4
  40d354:	mov	x0, x23
  40d358:	mov	x1, x21
  40d35c:	mov	x2, x22
  40d360:	rev	w26, w8
  40d364:	lsr	w3, w26, #12
  40d368:	bl	401ef0 <snprintf@plt>
  40d36c:	sxtw	x8, w0
  40d370:	cmp	x21, x8
  40d374:	b.ls	40d39c <ferror@plt+0xb00c>  // b.plast
  40d378:	tbnz	w26, #8, 40d3a8 <ferror@plt+0xb018>
  40d37c:	subs	x9, x21, x8
  40d380:	add	x23, x23, x8
  40d384:	b.eq	40d34c <ferror@plt+0xafbc>  // b.none
  40d388:	strb	w25, [x23], #1
  40d38c:	sub	x21, x9, #0x1
  40d390:	b	40d350 <ferror@plt+0xafc0>
  40d394:	mov	w8, #0x61                  	// #97
  40d398:	b	40d3a0 <ferror@plt+0xb010>
  40d39c:	mov	w8, #0xfffffff9            	// #-7
  40d3a0:	mov	x19, xzr
  40d3a4:	str	w8, [x20]
  40d3a8:	mov	x0, x19
  40d3ac:	ldp	x20, x19, [sp, #64]
  40d3b0:	ldp	x22, x21, [sp, #48]
  40d3b4:	ldp	x24, x23, [sp, #32]
  40d3b8:	ldp	x26, x25, [sp, #16]
  40d3bc:	ldp	x29, x30, [sp], #80
  40d3c0:	ret
  40d3c4:	sub	sp, sp, #0x40
  40d3c8:	stp	x29, x30, [sp, #16]
  40d3cc:	stp	x22, x21, [sp, #32]
  40d3d0:	stp	x20, x19, [sp, #48]
  40d3d4:	add	x29, sp, #0x10
  40d3d8:	mov	x21, x3
  40d3dc:	mov	x19, x2
  40d3e0:	mov	x20, x1
  40d3e4:	mov	w22, w0
  40d3e8:	bl	402300 <__errno_location@plt>
  40d3ec:	cmp	w22, #0x1c
  40d3f0:	b.ne	40d47c <ferror@plt+0xb0ec>  // b.any
  40d3f4:	lsr	x21, x21, #2
  40d3f8:	str	wzr, [x0]
  40d3fc:	cbz	w21, 40d454 <ferror@plt+0xb0c4>
  40d400:	add	x1, sp, #0x8
  40d404:	mov	x0, x20
  40d408:	mov	w2, wzr
  40d40c:	bl	401dd0 <strtoul@plt>
  40d410:	mov	x8, x0
  40d414:	lsr	x9, x0, #20
  40d418:	mov	w0, wzr
  40d41c:	cbnz	x9, 40d488 <ferror@plt+0xb0f8>
  40d420:	ldr	x9, [sp, #8]
  40d424:	cmp	x9, x20
  40d428:	b.eq	40d488 <ferror@plt+0xb0f8>  // b.none
  40d42c:	lsl	w8, w8, #12
  40d430:	rev	w8, w8
  40d434:	str	w8, [x19]
  40d438:	ldrb	w10, [x9]
  40d43c:	cmp	w10, #0x2f
  40d440:	b.ne	40d49c <ferror@plt+0xb10c>  // b.any
  40d444:	add	x20, x9, #0x1
  40d448:	subs	w21, w21, #0x1
  40d44c:	add	x19, x19, #0x4
  40d450:	b.ne	40d400 <ferror@plt+0xb070>  // b.any
  40d454:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40d458:	ldr	x8, [x8, #3992]
  40d45c:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40d460:	add	x0, x0, #0x190
  40d464:	mov	w1, #0x18                  	// #24
  40d468:	ldr	x3, [x8]
  40d46c:	mov	w2, #0x1                   	// #1
  40d470:	bl	4021b0 <fwrite@plt>
  40d474:	mov	w0, wzr
  40d478:	b	40d488 <ferror@plt+0xb0f8>
  40d47c:	mov	w8, #0x61                  	// #97
  40d480:	str	w8, [x0]
  40d484:	mov	w0, #0xffffffff            	// #-1
  40d488:	ldp	x20, x19, [sp, #48]
  40d48c:	ldp	x22, x21, [sp, #32]
  40d490:	ldp	x29, x30, [sp, #16]
  40d494:	add	sp, sp, #0x40
  40d498:	ret
  40d49c:	cbnz	w10, 40d474 <ferror@plt+0xb0e4>
  40d4a0:	orr	w8, w8, #0x10000
  40d4a4:	str	w8, [x19]
  40d4a8:	mov	w0, #0x1                   	// #1
  40d4ac:	b	40d488 <ferror@plt+0xb0f8>
  40d4b0:	stp	x29, x30, [sp, #-32]!
  40d4b4:	str	x19, [sp, #16]
  40d4b8:	mov	x19, x0
  40d4bc:	mov	w0, #0x10                  	// #16
  40d4c0:	mov	x29, sp
  40d4c4:	bl	401f50 <malloc@plt>
  40d4c8:	cbz	x0, 40d4d8 <ferror@plt+0xb148>
  40d4cc:	str	x19, [x0]
  40d4d0:	str	wzr, [x0, #8]
  40d4d4:	strh	wzr, [x0, #12]
  40d4d8:	ldr	x19, [sp, #16]
  40d4dc:	ldp	x29, x30, [sp], #32
  40d4e0:	ret
  40d4e4:	stp	x29, x30, [sp, #-32]!
  40d4e8:	stp	x20, x19, [sp, #16]
  40d4ec:	ldr	x20, [x0]
  40d4f0:	mov	x29, sp
  40d4f4:	ldr	w8, [x20, #8]
  40d4f8:	cbnz	w8, 40d52c <ferror@plt+0xb19c>
  40d4fc:	ldr	x1, [x20]
  40d500:	mov	x19, x0
  40d504:	mov	w0, #0xa                   	// #10
  40d508:	bl	401ed0 <fputc@plt>
  40d50c:	ldr	x0, [x20]
  40d510:	bl	4021d0 <fflush@plt>
  40d514:	mov	x0, x20
  40d518:	bl	402140 <free@plt>
  40d51c:	str	xzr, [x19]
  40d520:	ldp	x20, x19, [sp, #16]
  40d524:	ldp	x29, x30, [sp], #32
  40d528:	ret
  40d52c:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40d530:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40d534:	adrp	x3, 412000 <ferror@plt+0xfc70>
  40d538:	add	x0, x0, #0x1d1
  40d53c:	add	x1, x1, #0x1e2
  40d540:	add	x3, x3, #0x1f0
  40d544:	mov	w2, #0x6e                  	// #110
  40d548:	bl	4022f0 <__assert_fail@plt>
  40d54c:	and	w8, w1, #0x1
  40d550:	strb	w8, [x0, #12]
  40d554:	ret
  40d558:	stp	x29, x30, [sp, #-48]!
  40d55c:	stp	x22, x21, [sp, #16]
  40d560:	stp	x20, x19, [sp, #32]
  40d564:	mov	x19, x0
  40d568:	ldrb	w0, [x0, #13]
  40d56c:	mov	x20, x1
  40d570:	mov	x29, sp
  40d574:	cbz	w0, 40d580 <ferror@plt+0xb1f0>
  40d578:	ldr	x1, [x19]
  40d57c:	bl	401ea0 <putc@plt>
  40d580:	ldrb	w8, [x19, #12]
  40d584:	mov	w9, #0x2c                  	// #44
  40d588:	strb	w9, [x19, #13]
  40d58c:	cbz	w8, 40d5d4 <ferror@plt+0xb244>
  40d590:	ldr	x1, [x19]
  40d594:	mov	w0, #0xa                   	// #10
  40d598:	bl	401ea0 <putc@plt>
  40d59c:	ldr	w8, [x19, #8]
  40d5a0:	cbz	w8, 40d5d4 <ferror@plt+0xb244>
  40d5a4:	adrp	x21, 410000 <ferror@plt+0xdc70>
  40d5a8:	mov	w22, wzr
  40d5ac:	add	x21, x21, #0xf06
  40d5b0:	ldr	x3, [x19]
  40d5b4:	mov	w1, #0x4                   	// #4
  40d5b8:	mov	w2, #0x1                   	// #1
  40d5bc:	mov	x0, x21
  40d5c0:	bl	4021b0 <fwrite@plt>
  40d5c4:	ldr	w8, [x19, #8]
  40d5c8:	add	w22, w22, #0x1
  40d5cc:	cmp	w22, w8
  40d5d0:	b.cc	40d5b0 <ferror@plt+0xb220>  // b.lo, b.ul, b.last
  40d5d4:	mov	x0, x19
  40d5d8:	mov	x1, x20
  40d5dc:	strb	wzr, [x19, #13]
  40d5e0:	bl	40d620 <ferror@plt+0xb290>
  40d5e4:	ldr	x1, [x19]
  40d5e8:	mov	w0, #0x3a                  	// #58
  40d5ec:	bl	401ea0 <putc@plt>
  40d5f0:	ldrb	w8, [x19, #12]
  40d5f4:	cbz	w8, 40d610 <ferror@plt+0xb280>
  40d5f8:	ldr	x1, [x19]
  40d5fc:	ldp	x20, x19, [sp, #32]
  40d600:	ldp	x22, x21, [sp, #16]
  40d604:	mov	w0, #0x20                  	// #32
  40d608:	ldp	x29, x30, [sp], #48
  40d60c:	b	401ea0 <putc@plt>
  40d610:	ldp	x20, x19, [sp, #32]
  40d614:	ldp	x22, x21, [sp, #16]
  40d618:	ldp	x29, x30, [sp], #48
  40d61c:	ret
  40d620:	stp	x29, x30, [sp, #-96]!
  40d624:	stp	x28, x27, [sp, #16]
  40d628:	stp	x26, x25, [sp, #32]
  40d62c:	stp	x24, x23, [sp, #48]
  40d630:	stp	x22, x21, [sp, #64]
  40d634:	stp	x20, x19, [sp, #80]
  40d638:	ldr	x8, [x0]
  40d63c:	mov	x19, x0
  40d640:	mov	x20, x1
  40d644:	mov	w0, #0x22                  	// #34
  40d648:	mov	x1, x8
  40d64c:	mov	x29, sp
  40d650:	bl	401ea0 <putc@plt>
  40d654:	adrp	x21, 412000 <ferror@plt+0xfc70>
  40d658:	adrp	x22, 412000 <ferror@plt+0xfc70>
  40d65c:	adrp	x23, 412000 <ferror@plt+0xfc70>
  40d660:	adrp	x24, 412000 <ferror@plt+0xfc70>
  40d664:	adrp	x25, 412000 <ferror@plt+0xfc70>
  40d668:	adrp	x26, 412000 <ferror@plt+0xfc70>
  40d66c:	adrp	x27, 412000 <ferror@plt+0xfc70>
  40d670:	adrp	x28, 412000 <ferror@plt+0xfc70>
  40d674:	add	x21, x21, #0x1a9
  40d678:	add	x22, x22, #0x23f
  40d67c:	add	x23, x23, #0x233
  40d680:	add	x24, x24, #0x236
  40d684:	add	x25, x25, #0x23c
  40d688:	add	x26, x26, #0x239
  40d68c:	add	x27, x27, #0x245
  40d690:	add	x28, x28, #0x248
  40d694:	b	40d6a4 <ferror@plt+0xb314>
  40d698:	ldr	x1, [x19]
  40d69c:	bl	401ea0 <putc@plt>
  40d6a0:	add	x20, x20, #0x1
  40d6a4:	ldrb	w0, [x20]
  40d6a8:	cmp	w0, #0x27
  40d6ac:	b.hi	40d6dc <ferror@plt+0xb34c>  // b.pmore
  40d6b0:	adr	x8, 40d698 <ferror@plt+0xb308>
  40d6b4:	ldrb	w9, [x21, x0]
  40d6b8:	add	x8, x8, x9, lsl #2
  40d6bc:	br	x8
  40d6c0:	ldr	x3, [x19]
  40d6c4:	mov	w1, #0x2                   	// #2
  40d6c8:	mov	w2, #0x1                   	// #1
  40d6cc:	mov	x0, x22
  40d6d0:	bl	4021b0 <fwrite@plt>
  40d6d4:	add	x20, x20, #0x1
  40d6d8:	b	40d6a4 <ferror@plt+0xb314>
  40d6dc:	cmp	w0, #0x5c
  40d6e0:	b.ne	40d698 <ferror@plt+0xb308>  // b.any
  40d6e4:	ldr	x3, [x19]
  40d6e8:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40d6ec:	mov	w1, #0x2                   	// #2
  40d6f0:	mov	w2, #0x1                   	// #1
  40d6f4:	add	x0, x0, #0x242
  40d6f8:	bl	4021b0 <fwrite@plt>
  40d6fc:	add	x20, x20, #0x1
  40d700:	b	40d6a4 <ferror@plt+0xb314>
  40d704:	ldr	x3, [x19]
  40d708:	mov	w1, #0x2                   	// #2
  40d70c:	mov	w2, #0x1                   	// #1
  40d710:	mov	x0, x23
  40d714:	bl	4021b0 <fwrite@plt>
  40d718:	add	x20, x20, #0x1
  40d71c:	b	40d6a4 <ferror@plt+0xb314>
  40d720:	ldr	x3, [x19]
  40d724:	mov	w1, #0x2                   	// #2
  40d728:	mov	w2, #0x1                   	// #1
  40d72c:	mov	x0, x24
  40d730:	bl	4021b0 <fwrite@plt>
  40d734:	add	x20, x20, #0x1
  40d738:	b	40d6a4 <ferror@plt+0xb314>
  40d73c:	ldr	x3, [x19]
  40d740:	mov	w1, #0x2                   	// #2
  40d744:	mov	w2, #0x1                   	// #1
  40d748:	mov	x0, x25
  40d74c:	bl	4021b0 <fwrite@plt>
  40d750:	add	x20, x20, #0x1
  40d754:	b	40d6a4 <ferror@plt+0xb314>
  40d758:	ldr	x3, [x19]
  40d75c:	mov	w1, #0x2                   	// #2
  40d760:	mov	w2, #0x1                   	// #1
  40d764:	mov	x0, x26
  40d768:	bl	4021b0 <fwrite@plt>
  40d76c:	add	x20, x20, #0x1
  40d770:	b	40d6a4 <ferror@plt+0xb314>
  40d774:	ldr	x3, [x19]
  40d778:	mov	w1, #0x2                   	// #2
  40d77c:	mov	w2, #0x1                   	// #1
  40d780:	mov	x0, x27
  40d784:	bl	4021b0 <fwrite@plt>
  40d788:	add	x20, x20, #0x1
  40d78c:	b	40d6a4 <ferror@plt+0xb314>
  40d790:	ldr	x3, [x19]
  40d794:	mov	w1, #0x2                   	// #2
  40d798:	mov	w2, #0x1                   	// #1
  40d79c:	mov	x0, x28
  40d7a0:	bl	4021b0 <fwrite@plt>
  40d7a4:	add	x20, x20, #0x1
  40d7a8:	b	40d6a4 <ferror@plt+0xb314>
  40d7ac:	ldr	x1, [x19]
  40d7b0:	ldp	x20, x19, [sp, #80]
  40d7b4:	ldp	x22, x21, [sp, #64]
  40d7b8:	ldp	x24, x23, [sp, #48]
  40d7bc:	ldp	x26, x25, [sp, #32]
  40d7c0:	ldp	x28, x27, [sp, #16]
  40d7c4:	mov	w0, #0x22                  	// #34
  40d7c8:	ldp	x29, x30, [sp], #96
  40d7cc:	b	401ea0 <putc@plt>
  40d7d0:	sub	sp, sp, #0x120
  40d7d4:	stp	x29, x30, [sp, #240]
  40d7d8:	add	x29, sp, #0xf0
  40d7dc:	mov	x8, #0xffffffffffffffd0    	// #-48
  40d7e0:	mov	x9, sp
  40d7e4:	sub	x10, x29, #0x70
  40d7e8:	movk	x8, #0xff80, lsl #32
  40d7ec:	add	x11, x29, #0x30
  40d7f0:	add	x9, x9, #0x80
  40d7f4:	add	x10, x10, #0x30
  40d7f8:	stp	x20, x19, [sp, #272]
  40d7fc:	stp	x2, x3, [x29, #-112]
  40d800:	stp	x4, x5, [x29, #-96]
  40d804:	stp	x6, x7, [x29, #-80]
  40d808:	stp	q1, q2, [sp, #16]
  40d80c:	stp	q3, q4, [sp, #48]
  40d810:	str	q0, [sp]
  40d814:	stp	q5, q6, [sp, #80]
  40d818:	str	q7, [sp, #112]
  40d81c:	stp	x9, x8, [x29, #-16]
  40d820:	stp	x11, x10, [x29, #-32]
  40d824:	mov	x19, x0
  40d828:	ldrb	w0, [x0, #13]
  40d82c:	mov	x20, x1
  40d830:	str	x28, [sp, #256]
  40d834:	cbz	w0, 40d840 <ferror@plt+0xb4b0>
  40d838:	ldr	x1, [x19]
  40d83c:	bl	401ea0 <putc@plt>
  40d840:	mov	w8, #0x2c                  	// #44
  40d844:	strb	w8, [x19, #13]
  40d848:	ldp	q0, q1, [x29, #-32]
  40d84c:	ldr	x0, [x19]
  40d850:	sub	x2, x29, #0x40
  40d854:	mov	x1, x20
  40d858:	stp	q0, q1, [x29, #-64]
  40d85c:	bl	4022d0 <vfprintf@plt>
  40d860:	ldp	x20, x19, [sp, #272]
  40d864:	ldr	x28, [sp, #256]
  40d868:	ldp	x29, x30, [sp, #240]
  40d86c:	add	sp, sp, #0x120
  40d870:	ret
  40d874:	stp	x29, x30, [sp, #-32]!
  40d878:	str	x19, [sp, #16]
  40d87c:	mov	x19, x0
  40d880:	ldrb	w0, [x0, #13]
  40d884:	mov	x29, sp
  40d888:	cbz	w0, 40d894 <ferror@plt+0xb504>
  40d88c:	ldr	x1, [x19]
  40d890:	bl	401ea0 <putc@plt>
  40d894:	ldr	x1, [x19]
  40d898:	mov	w8, #0x2c                  	// #44
  40d89c:	mov	w0, #0x7b                  	// #123
  40d8a0:	strb	w8, [x19, #13]
  40d8a4:	bl	401ea0 <putc@plt>
  40d8a8:	ldr	w8, [x19, #8]
  40d8ac:	strb	wzr, [x19, #13]
  40d8b0:	add	w8, w8, #0x1
  40d8b4:	str	w8, [x19, #8]
  40d8b8:	ldr	x19, [sp, #16]
  40d8bc:	ldp	x29, x30, [sp], #32
  40d8c0:	ret
  40d8c4:	mov	w1, #0x7d                  	// #125
  40d8c8:	b	40d8cc <ferror@plt+0xb53c>
  40d8cc:	stp	x29, x30, [sp, #-48]!
  40d8d0:	stp	x22, x21, [sp, #16]
  40d8d4:	stp	x20, x19, [sp, #32]
  40d8d8:	ldr	w8, [x0, #8]
  40d8dc:	mov	x29, sp
  40d8e0:	cbz	w8, 40d96c <ferror@plt+0xb5dc>
  40d8e4:	ldrb	w9, [x0, #13]
  40d8e8:	mov	x19, x0
  40d8ec:	mov	w20, w1
  40d8f0:	sub	w8, w8, #0x1
  40d8f4:	str	w8, [x0, #8]
  40d8f8:	cbz	w9, 40d948 <ferror@plt+0xb5b8>
  40d8fc:	ldrb	w8, [x19, #12]
  40d900:	cbz	w8, 40d948 <ferror@plt+0xb5b8>
  40d904:	ldr	x1, [x19]
  40d908:	mov	w0, #0xa                   	// #10
  40d90c:	bl	401ea0 <putc@plt>
  40d910:	ldr	w8, [x19, #8]
  40d914:	cbz	w8, 40d948 <ferror@plt+0xb5b8>
  40d918:	adrp	x21, 410000 <ferror@plt+0xdc70>
  40d91c:	mov	w22, wzr
  40d920:	add	x21, x21, #0xf06
  40d924:	ldr	x3, [x19]
  40d928:	mov	w1, #0x4                   	// #4
  40d92c:	mov	w2, #0x1                   	// #1
  40d930:	mov	x0, x21
  40d934:	bl	4021b0 <fwrite@plt>
  40d938:	ldr	w8, [x19, #8]
  40d93c:	add	w22, w22, #0x1
  40d940:	cmp	w22, w8
  40d944:	b.cc	40d924 <ferror@plt+0xb594>  // b.lo, b.ul, b.last
  40d948:	ldr	x1, [x19]
  40d94c:	mov	w0, w20
  40d950:	bl	401ea0 <putc@plt>
  40d954:	mov	w8, #0x2c                  	// #44
  40d958:	strb	w8, [x19, #13]
  40d95c:	ldp	x20, x19, [sp, #32]
  40d960:	ldp	x22, x21, [sp, #16]
  40d964:	ldp	x29, x30, [sp], #48
  40d968:	ret
  40d96c:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40d970:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40d974:	adrp	x3, 412000 <ferror@plt+0xfc70>
  40d978:	add	x0, x0, #0x24b
  40d97c:	add	x1, x1, #0x1e2
  40d980:	add	x3, x3, #0x25b
  40d984:	mov	w2, #0x85                  	// #133
  40d988:	bl	4022f0 <__assert_fail@plt>
  40d98c:	stp	x29, x30, [sp, #-32]!
  40d990:	str	x19, [sp, #16]
  40d994:	mov	x19, x0
  40d998:	ldrb	w0, [x0, #13]
  40d99c:	mov	x29, sp
  40d9a0:	cbz	w0, 40d9ac <ferror@plt+0xb61c>
  40d9a4:	ldr	x1, [x19]
  40d9a8:	bl	401ea0 <putc@plt>
  40d9ac:	ldr	x1, [x19]
  40d9b0:	mov	w8, #0x2c                  	// #44
  40d9b4:	mov	w0, #0x5b                  	// #91
  40d9b8:	strb	w8, [x19, #13]
  40d9bc:	bl	401ea0 <putc@plt>
  40d9c0:	ldr	w8, [x19, #8]
  40d9c4:	ldrb	w9, [x19, #12]
  40d9c8:	strb	wzr, [x19, #13]
  40d9cc:	add	w8, w8, #0x1
  40d9d0:	str	w8, [x19, #8]
  40d9d4:	cbz	w9, 40d9ec <ferror@plt+0xb65c>
  40d9d8:	ldr	x1, [x19]
  40d9dc:	ldr	x19, [sp, #16]
  40d9e0:	mov	w0, #0x20                  	// #32
  40d9e4:	ldp	x29, x30, [sp], #32
  40d9e8:	b	401ea0 <putc@plt>
  40d9ec:	ldr	x19, [sp, #16]
  40d9f0:	ldp	x29, x30, [sp], #32
  40d9f4:	ret
  40d9f8:	stp	x29, x30, [sp, #-32]!
  40d9fc:	ldrb	w8, [x0, #12]
  40da00:	str	x19, [sp, #16]
  40da04:	mov	x19, x0
  40da08:	mov	x29, sp
  40da0c:	cbz	w8, 40da24 <ferror@plt+0xb694>
  40da10:	ldrb	w8, [x19, #13]
  40da14:	cbz	w8, 40da24 <ferror@plt+0xb694>
  40da18:	ldr	x1, [x19]
  40da1c:	mov	w0, #0x20                  	// #32
  40da20:	bl	401ea0 <putc@plt>
  40da24:	strb	wzr, [x19, #13]
  40da28:	mov	x0, x19
  40da2c:	ldr	x19, [sp, #16]
  40da30:	mov	w1, #0x5d                  	// #93
  40da34:	ldp	x29, x30, [sp], #32
  40da38:	b	40d8cc <ferror@plt+0xb53c>
  40da3c:	stp	x29, x30, [sp, #-32]!
  40da40:	stp	x20, x19, [sp, #16]
  40da44:	mov	x19, x0
  40da48:	ldrb	w0, [x0, #13]
  40da4c:	mov	x20, x1
  40da50:	mov	x29, sp
  40da54:	cbz	w0, 40da60 <ferror@plt+0xb6d0>
  40da58:	ldr	x1, [x19]
  40da5c:	bl	401ea0 <putc@plt>
  40da60:	mov	w8, #0x2c                  	// #44
  40da64:	strb	w8, [x19, #13]
  40da68:	mov	x0, x19
  40da6c:	mov	x1, x20
  40da70:	ldp	x20, x19, [sp, #16]
  40da74:	ldp	x29, x30, [sp], #32
  40da78:	b	40d620 <ferror@plt+0xb290>
  40da7c:	adrp	x8, 412000 <ferror@plt+0xfc70>
  40da80:	adrp	x9, 412000 <ferror@plt+0xfc70>
  40da84:	add	x8, x8, #0xb4
  40da88:	add	x9, x9, #0xaf
  40da8c:	tst	w1, #0x1
  40da90:	adrp	x1, 411000 <ferror@plt+0xec70>
  40da94:	csel	x2, x9, x8, ne  // ne = any
  40da98:	add	x1, x1, #0xbe1
  40da9c:	b	40d7d0 <ferror@plt+0xb440>
  40daa0:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40daa4:	add	x1, x1, #0x215
  40daa8:	b	40d7d0 <ferror@plt+0xb440>
  40daac:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40dab0:	add	x1, x1, #0x21a
  40dab4:	b	40d7d0 <ferror@plt+0xb440>
  40dab8:	and	w2, w1, #0xff
  40dabc:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40dac0:	add	x1, x1, #0x21d
  40dac4:	b	40d7d0 <ferror@plt+0xb440>
  40dac8:	and	w2, w1, #0xffff
  40dacc:	adrp	x1, 411000 <ferror@plt+0xec70>
  40dad0:	add	x1, x1, #0x885
  40dad4:	b	40d7d0 <ferror@plt+0xb440>
  40dad8:	mov	w2, w1
  40dadc:	adrp	x1, 411000 <ferror@plt+0xec70>
  40dae0:	add	x1, x1, #0x712
  40dae4:	b	40d7d0 <ferror@plt+0xb440>
  40dae8:	mov	x2, x1
  40daec:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40daf0:	add	x1, x1, #0x222
  40daf4:	b	40d7d0 <ferror@plt+0xb440>
  40daf8:	mov	x2, x1
  40dafc:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40db00:	add	x1, x1, #0x226
  40db04:	b	40d7d0 <ferror@plt+0xb440>
  40db08:	mov	x2, x1
  40db0c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40db10:	add	x1, x1, #0x222
  40db14:	b	40d7d0 <ferror@plt+0xb440>
  40db18:	mov	x2, x1
  40db1c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40db20:	add	x1, x1, #0x22a
  40db24:	b	40d7d0 <ferror@plt+0xb440>
  40db28:	mov	w2, w1
  40db2c:	adrp	x1, 411000 <ferror@plt+0xec70>
  40db30:	add	x1, x1, #0xf25
  40db34:	b	40d7d0 <ferror@plt+0xb440>
  40db38:	mov	x2, x1
  40db3c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40db40:	add	x1, x1, #0x22f
  40db44:	b	40d7d0 <ferror@plt+0xb440>
  40db48:	stp	x29, x30, [sp, #-32]!
  40db4c:	stp	x20, x19, [sp, #16]
  40db50:	mov	x29, sp
  40db54:	mov	x19, x2
  40db58:	mov	x20, x0
  40db5c:	bl	40d558 <ferror@plt+0xb1c8>
  40db60:	ldrb	w0, [x20, #13]
  40db64:	cbz	w0, 40db70 <ferror@plt+0xb7e0>
  40db68:	ldr	x1, [x20]
  40db6c:	bl	401ea0 <putc@plt>
  40db70:	mov	w8, #0x2c                  	// #44
  40db74:	strb	w8, [x20, #13]
  40db78:	mov	x0, x20
  40db7c:	mov	x1, x19
  40db80:	ldp	x20, x19, [sp, #16]
  40db84:	ldp	x29, x30, [sp], #32
  40db88:	b	40d620 <ferror@plt+0xb290>
  40db8c:	stp	x29, x30, [sp, #-32]!
  40db90:	stp	x20, x19, [sp, #16]
  40db94:	mov	x29, sp
  40db98:	mov	w19, w2
  40db9c:	mov	x20, x0
  40dba0:	bl	40d558 <ferror@plt+0xb1c8>
  40dba4:	tst	w19, #0x1
  40dba8:	mov	x0, x20
  40dbac:	ldp	x20, x19, [sp, #16]
  40dbb0:	adrp	x8, 412000 <ferror@plt+0xfc70>
  40dbb4:	adrp	x9, 412000 <ferror@plt+0xfc70>
  40dbb8:	add	x8, x8, #0xb4
  40dbbc:	add	x9, x9, #0xaf
  40dbc0:	adrp	x1, 411000 <ferror@plt+0xec70>
  40dbc4:	csel	x2, x9, x8, ne  // ne = any
  40dbc8:	add	x1, x1, #0xbe1
  40dbcc:	ldp	x29, x30, [sp], #32
  40dbd0:	b	40d7d0 <ferror@plt+0xb440>
  40dbd4:	str	d8, [sp, #-32]!
  40dbd8:	stp	x29, x30, [sp, #8]
  40dbdc:	str	x19, [sp, #24]
  40dbe0:	mov	x29, sp
  40dbe4:	mov	v8.16b, v0.16b
  40dbe8:	mov	x19, x0
  40dbec:	bl	40d558 <ferror@plt+0xb1c8>
  40dbf0:	mov	x0, x19
  40dbf4:	ldr	x19, [sp, #24]
  40dbf8:	ldp	x29, x30, [sp, #8]
  40dbfc:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40dc00:	add	x1, x1, #0x21a
  40dc04:	mov	v0.16b, v8.16b
  40dc08:	ldr	d8, [sp], #32
  40dc0c:	b	40d7d0 <ferror@plt+0xb440>
  40dc10:	stp	x29, x30, [sp, #-32]!
  40dc14:	stp	x20, x19, [sp, #16]
  40dc18:	mov	x29, sp
  40dc1c:	mov	w19, w2
  40dc20:	mov	x20, x0
  40dc24:	bl	40d558 <ferror@plt+0xb1c8>
  40dc28:	mov	x0, x20
  40dc2c:	mov	w2, w19
  40dc30:	ldp	x20, x19, [sp, #16]
  40dc34:	adrp	x1, 411000 <ferror@plt+0xec70>
  40dc38:	add	x1, x1, #0x712
  40dc3c:	ldp	x29, x30, [sp], #32
  40dc40:	b	40d7d0 <ferror@plt+0xb440>
  40dc44:	stp	x29, x30, [sp, #-32]!
  40dc48:	stp	x20, x19, [sp, #16]
  40dc4c:	mov	x29, sp
  40dc50:	mov	x19, x2
  40dc54:	mov	x20, x0
  40dc58:	bl	40d558 <ferror@plt+0xb1c8>
  40dc5c:	mov	x0, x20
  40dc60:	mov	x2, x19
  40dc64:	ldp	x20, x19, [sp, #16]
  40dc68:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40dc6c:	add	x1, x1, #0x222
  40dc70:	ldp	x29, x30, [sp], #32
  40dc74:	b	40d7d0 <ferror@plt+0xb440>
  40dc78:	stp	x29, x30, [sp, #-32]!
  40dc7c:	stp	x20, x19, [sp, #16]
  40dc80:	mov	x29, sp
  40dc84:	mov	x19, x2
  40dc88:	mov	x20, x0
  40dc8c:	bl	40d558 <ferror@plt+0xb1c8>
  40dc90:	mov	x0, x20
  40dc94:	mov	x2, x19
  40dc98:	ldp	x20, x19, [sp, #16]
  40dc9c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40dca0:	add	x1, x1, #0x226
  40dca4:	ldp	x29, x30, [sp], #32
  40dca8:	b	40d7d0 <ferror@plt+0xb440>
  40dcac:	stp	x29, x30, [sp, #-32]!
  40dcb0:	stp	x20, x19, [sp, #16]
  40dcb4:	mov	x29, sp
  40dcb8:	mov	w19, w2
  40dcbc:	mov	x20, x0
  40dcc0:	bl	40d558 <ferror@plt+0xb1c8>
  40dcc4:	and	w2, w19, #0xff
  40dcc8:	mov	x0, x20
  40dccc:	ldp	x20, x19, [sp, #16]
  40dcd0:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40dcd4:	add	x1, x1, #0x21d
  40dcd8:	ldp	x29, x30, [sp], #32
  40dcdc:	b	40d7d0 <ferror@plt+0xb440>
  40dce0:	stp	x29, x30, [sp, #-32]!
  40dce4:	stp	x20, x19, [sp, #16]
  40dce8:	mov	x29, sp
  40dcec:	mov	w19, w2
  40dcf0:	mov	x20, x0
  40dcf4:	bl	40d558 <ferror@plt+0xb1c8>
  40dcf8:	and	w2, w19, #0xffff
  40dcfc:	mov	x0, x20
  40dd00:	ldp	x20, x19, [sp, #16]
  40dd04:	adrp	x1, 411000 <ferror@plt+0xec70>
  40dd08:	add	x1, x1, #0x885
  40dd0c:	ldp	x29, x30, [sp], #32
  40dd10:	b	40d7d0 <ferror@plt+0xb440>
  40dd14:	stp	x29, x30, [sp, #-32]!
  40dd18:	stp	x20, x19, [sp, #16]
  40dd1c:	mov	x29, sp
  40dd20:	mov	x19, x2
  40dd24:	mov	x20, x0
  40dd28:	bl	40d558 <ferror@plt+0xb1c8>
  40dd2c:	mov	x0, x20
  40dd30:	mov	x2, x19
  40dd34:	ldp	x20, x19, [sp, #16]
  40dd38:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40dd3c:	add	x1, x1, #0x222
  40dd40:	ldp	x29, x30, [sp], #32
  40dd44:	b	40d7d0 <ferror@plt+0xb440>
  40dd48:	stp	x29, x30, [sp, #-32]!
  40dd4c:	stp	x20, x19, [sp, #16]
  40dd50:	mov	x29, sp
  40dd54:	mov	x19, x2
  40dd58:	mov	x20, x0
  40dd5c:	bl	40d558 <ferror@plt+0xb1c8>
  40dd60:	mov	x0, x20
  40dd64:	mov	x2, x19
  40dd68:	ldp	x20, x19, [sp, #16]
  40dd6c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40dd70:	add	x1, x1, #0x22a
  40dd74:	ldp	x29, x30, [sp], #32
  40dd78:	b	40d7d0 <ferror@plt+0xb440>
  40dd7c:	stp	x29, x30, [sp, #-32]!
  40dd80:	stp	x20, x19, [sp, #16]
  40dd84:	mov	x29, sp
  40dd88:	mov	w19, w2
  40dd8c:	mov	x20, x0
  40dd90:	bl	40d558 <ferror@plt+0xb1c8>
  40dd94:	mov	x0, x20
  40dd98:	mov	w2, w19
  40dd9c:	ldp	x20, x19, [sp, #16]
  40dda0:	adrp	x1, 411000 <ferror@plt+0xec70>
  40dda4:	add	x1, x1, #0xf25
  40dda8:	ldp	x29, x30, [sp], #32
  40ddac:	b	40d7d0 <ferror@plt+0xb440>
  40ddb0:	stp	x29, x30, [sp, #-32]!
  40ddb4:	stp	x20, x19, [sp, #16]
  40ddb8:	mov	x29, sp
  40ddbc:	mov	x19, x2
  40ddc0:	mov	x20, x0
  40ddc4:	bl	40d558 <ferror@plt+0xb1c8>
  40ddc8:	mov	x0, x20
  40ddcc:	mov	x2, x19
  40ddd0:	ldp	x20, x19, [sp, #16]
  40ddd4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40ddd8:	add	x1, x1, #0x22f
  40dddc:	ldp	x29, x30, [sp], #32
  40dde0:	b	40d7d0 <ferror@plt+0xb440>
  40dde4:	stp	x29, x30, [sp, #-32]!
  40dde8:	str	x19, [sp, #16]
  40ddec:	mov	x29, sp
  40ddf0:	mov	x19, x0
  40ddf4:	bl	40d558 <ferror@plt+0xb1c8>
  40ddf8:	mov	x0, x19
  40ddfc:	ldr	x19, [sp, #16]
  40de00:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40de04:	add	x1, x1, #0x215
  40de08:	ldp	x29, x30, [sp], #32
  40de0c:	b	40d7d0 <ferror@plt+0xb440>
  40de10:	mov	w0, wzr
  40de14:	ret
  40de18:	mov	w0, wzr
  40de1c:	ret
  40de20:	stp	x29, x30, [sp, #-32]!
  40de24:	mov	x29, sp
  40de28:	mov	w8, #0x1                   	// #1
  40de2c:	str	w8, [x29, #28]
  40de30:	str	x19, [sp, #16]
  40de34:	mov	x19, x0
  40de38:	ldr	w0, [x0]
  40de3c:	add	x3, x29, #0x1c
  40de40:	mov	w1, #0x10e                 	// #270
  40de44:	mov	w2, #0xc                   	// #12
  40de48:	mov	w4, #0x4                   	// #4
  40de4c:	bl	401f60 <setsockopt@plt>
  40de50:	tbnz	w0, #31, 40de60 <ferror@plt+0xbad0>
  40de54:	ldr	w8, [x19, #48]
  40de58:	orr	w8, w8, #0x4
  40de5c:	str	w8, [x19, #48]
  40de60:	ldr	x19, [sp, #16]
  40de64:	ldp	x29, x30, [sp], #32
  40de68:	ret
  40de6c:	sub	sp, sp, #0x20
  40de70:	stp	x29, x30, [sp, #16]
  40de74:	add	x29, sp, #0x10
  40de78:	stur	w1, [x29, #-4]
  40de7c:	ldr	w0, [x0]
  40de80:	sub	x3, x29, #0x4
  40de84:	mov	w1, #0x10e                 	// #270
  40de88:	mov	w2, #0x1                   	// #1
  40de8c:	mov	w4, #0x4                   	// #4
  40de90:	bl	401f60 <setsockopt@plt>
  40de94:	ldp	x29, x30, [sp, #16]
  40de98:	add	sp, sp, #0x20
  40de9c:	ret
  40dea0:	stp	x29, x30, [sp, #-32]!
  40dea4:	str	x19, [sp, #16]
  40dea8:	mov	x19, x0
  40deac:	ldr	w0, [x0]
  40deb0:	mov	x29, sp
  40deb4:	tbnz	w0, #31, 40dec4 <ferror@plt+0xbb34>
  40deb8:	bl	402060 <close@plt>
  40debc:	mov	w8, #0xffffffff            	// #-1
  40dec0:	str	w8, [x19]
  40dec4:	ldr	x19, [sp, #16]
  40dec8:	ldp	x29, x30, [sp], #32
  40decc:	ret
  40ded0:	sub	sp, sp, #0x40
  40ded4:	stp	x29, x30, [sp, #16]
  40ded8:	stp	x20, x19, [sp, #48]
  40dedc:	add	x29, sp, #0x10
  40dee0:	mov	w20, w1
  40dee4:	mov	w8, #0x8000                	// #32768
  40dee8:	mov	w9, #0x1                   	// #1
  40deec:	movi	v0.2d, #0x0
  40def0:	mov	w1, #0x3                   	// #3
  40def4:	str	x21, [sp, #32]
  40def8:	mov	x19, x0
  40defc:	str	w8, [x29, #24]
  40df00:	stur	w9, [x29, #-4]
  40df04:	stp	q0, q0, [x0, #16]
  40df08:	str	xzr, [x0, #48]
  40df0c:	str	q0, [x0]
  40df10:	str	w2, [x0, #36]
  40df14:	mov	w0, #0x10                  	// #16
  40df18:	movk	w1, #0x8, lsl #16
  40df1c:	bl	4021c0 <socket@plt>
  40df20:	str	w0, [x19]
  40df24:	tbnz	w0, #31, 40dfec <ferror@plt+0xbc5c>
  40df28:	add	x3, x29, #0x18
  40df2c:	mov	w1, #0x1                   	// #1
  40df30:	mov	w2, #0x7                   	// #7
  40df34:	mov	w4, #0x4                   	// #4
  40df38:	bl	401f60 <setsockopt@plt>
  40df3c:	tbnz	w0, #31, 40dff8 <ferror@plt+0xbc68>
  40df40:	adrp	x3, 422000 <ferror@plt+0x1fc70>
  40df44:	ldr	w0, [x19]
  40df48:	ldr	x3, [x3, #4024]
  40df4c:	mov	w1, #0x1                   	// #1
  40df50:	mov	w2, #0x8                   	// #8
  40df54:	mov	w4, #0x4                   	// #4
  40df58:	bl	401f60 <setsockopt@plt>
  40df5c:	tbnz	w0, #31, 40e004 <ferror@plt+0xbc74>
  40df60:	ldr	w0, [x19]
  40df64:	sub	x3, x29, #0x4
  40df68:	mov	w1, #0x10e                 	// #270
  40df6c:	mov	w2, #0xb                   	// #11
  40df70:	mov	w4, #0x4                   	// #4
  40df74:	bl	401f60 <setsockopt@plt>
  40df78:	mov	x21, x19
  40df7c:	str	xzr, [x21, #4]!
  40df80:	mov	w8, #0x10                  	// #16
  40df84:	strh	w8, [x21]
  40df88:	ldr	w0, [x19]
  40df8c:	mov	w2, #0xc                   	// #12
  40df90:	mov	x1, x21
  40df94:	str	w20, [x19, #12]
  40df98:	mov	w20, #0xc                   	// #12
  40df9c:	bl	401e60 <bind@plt>
  40dfa0:	tbnz	w0, #31, 40e010 <ferror@plt+0xbc80>
  40dfa4:	str	w20, [x29, #28]
  40dfa8:	ldr	w0, [x19]
  40dfac:	add	x2, x29, #0x1c
  40dfb0:	mov	x1, x21
  40dfb4:	bl	402340 <getsockname@plt>
  40dfb8:	tbnz	w0, #31, 40e01c <ferror@plt+0xbc8c>
  40dfbc:	ldr	w2, [x29, #28]
  40dfc0:	cmp	w2, #0xc
  40dfc4:	b.ne	40e02c <ferror@plt+0xbc9c>  // b.any
  40dfc8:	ldrh	w2, [x21]
  40dfcc:	cmp	w2, #0x10
  40dfd0:	b.ne	40e040 <ferror@plt+0xbcb0>  // b.any
  40dfd4:	mov	x0, xzr
  40dfd8:	bl	401f40 <time@plt>
  40dfdc:	mov	x8, x0
  40dfe0:	mov	w0, wzr
  40dfe4:	str	w8, [x19, #28]
  40dfe8:	b	40e05c <ferror@plt+0xbccc>
  40dfec:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40dff0:	add	x0, x0, #0x280
  40dff4:	b	40e024 <ferror@plt+0xbc94>
  40dff8:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40dffc:	add	x0, x0, #0x29b
  40e000:	b	40e024 <ferror@plt+0xbc94>
  40e004:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40e008:	add	x0, x0, #0x2a5
  40e00c:	b	40e024 <ferror@plt+0xbc94>
  40e010:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40e014:	add	x0, x0, #0x2af
  40e018:	b	40e024 <ferror@plt+0xbc94>
  40e01c:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40e020:	add	x0, x0, #0x2ca
  40e024:	bl	401e10 <perror@plt>
  40e028:	b	40e058 <ferror@plt+0xbcc8>
  40e02c:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40e030:	ldr	x8, [x8, #3992]
  40e034:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40e038:	add	x1, x1, #0x2dd
  40e03c:	b	40e050 <ferror@plt+0xbcc0>
  40e040:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40e044:	ldr	x8, [x8, #3992]
  40e048:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40e04c:	add	x1, x1, #0x2f6
  40e050:	ldr	x0, [x8]
  40e054:	bl	402360 <fprintf@plt>
  40e058:	mov	w0, #0xffffffff            	// #-1
  40e05c:	ldp	x20, x19, [sp, #48]
  40e060:	ldr	x21, [sp, #32]
  40e064:	ldp	x29, x30, [sp, #16]
  40e068:	add	sp, sp, #0x40
  40e06c:	ret
  40e070:	mov	w2, wzr
  40e074:	b	40ded0 <ferror@plt+0xbb40>
  40e078:	sub	sp, sp, #0xc0
  40e07c:	mov	x8, #0x18                  	// #24
  40e080:	movk	x8, #0x6a, lsl #32
  40e084:	movi	v0.2d, #0x0
  40e088:	movk	x8, #0x301, lsl #48
  40e08c:	stp	x29, x30, [sp, #160]
  40e090:	stur	q0, [sp, #144]
  40e094:	stur	q0, [sp, #132]
  40e098:	stur	q0, [sp, #116]
  40e09c:	stur	q0, [sp, #100]
  40e0a0:	stur	q0, [sp, #84]
  40e0a4:	stur	q0, [sp, #68]
  40e0a8:	stur	q0, [sp, #52]
  40e0ac:	stur	q0, [sp, #36]
  40e0b0:	stur	q0, [sp, #20]
  40e0b4:	str	x8, [sp, #8]
  40e0b8:	ldr	w8, [x0, #28]
  40e0bc:	str	x19, [sp, #176]
  40e0c0:	mov	x19, x0
  40e0c4:	add	x29, sp, #0xa0
  40e0c8:	add	w8, w8, #0x1
  40e0cc:	stp	w8, w8, [x0, #28]
  40e0d0:	str	w8, [sp, #16]
  40e0d4:	strb	w1, [sp, #24]
  40e0d8:	cbz	x2, 40e0ec <ferror@plt+0xbd5c>
  40e0dc:	add	x0, sp, #0x8
  40e0e0:	mov	w1, #0x98                  	// #152
  40e0e4:	blr	x2
  40e0e8:	cbnz	w0, 40e100 <ferror@plt+0xbd70>
  40e0ec:	ldr	w0, [x19]
  40e0f0:	add	x1, sp, #0x8
  40e0f4:	mov	w2, #0x98                  	// #152
  40e0f8:	mov	w3, wzr
  40e0fc:	bl	402170 <send@plt>
  40e100:	ldr	x19, [sp, #176]
  40e104:	ldp	x29, x30, [sp, #160]
  40e108:	add	sp, sp, #0xc0
  40e10c:	ret
  40e110:	sub	sp, sp, #0xc0
  40e114:	mov	x8, #0x18                  	// #24
  40e118:	movk	x8, #0x16, lsl #32
  40e11c:	movi	v0.2d, #0x0
  40e120:	movk	x8, #0x301, lsl #48
  40e124:	stp	x29, x30, [sp, #160]
  40e128:	stur	q0, [sp, #144]
  40e12c:	stur	q0, [sp, #132]
  40e130:	stur	q0, [sp, #116]
  40e134:	stur	q0, [sp, #100]
  40e138:	stur	q0, [sp, #84]
  40e13c:	stur	q0, [sp, #68]
  40e140:	stur	q0, [sp, #52]
  40e144:	stur	q0, [sp, #36]
  40e148:	stur	q0, [sp, #20]
  40e14c:	str	x8, [sp, #8]
  40e150:	ldr	w8, [x0, #28]
  40e154:	str	x19, [sp, #176]
  40e158:	mov	x19, x0
  40e15c:	add	x29, sp, #0xa0
  40e160:	add	w8, w8, #0x1
  40e164:	stp	w8, w8, [x0, #28]
  40e168:	str	w8, [sp, #16]
  40e16c:	strb	w1, [sp, #24]
  40e170:	cbz	x2, 40e184 <ferror@plt+0xbdf4>
  40e174:	add	x0, sp, #0x8
  40e178:	mov	w1, #0x98                  	// #152
  40e17c:	blr	x2
  40e180:	cbnz	w0, 40e198 <ferror@plt+0xbe08>
  40e184:	ldr	w0, [x19]
  40e188:	add	x1, sp, #0x8
  40e18c:	mov	w2, #0x98                  	// #152
  40e190:	mov	w3, wzr
  40e194:	bl	402170 <send@plt>
  40e198:	ldr	x19, [sp, #176]
  40e19c:	ldp	x29, x30, [sp, #160]
  40e1a0:	add	sp, sp, #0xc0
  40e1a4:	ret
  40e1a8:	sub	sp, sp, #0x30
  40e1ac:	mov	x8, #0x1c                  	// #28
  40e1b0:	movk	x8, #0x4a, lsl #32
  40e1b4:	movk	x8, #0x301, lsl #48
  40e1b8:	stp	x29, x30, [sp, #32]
  40e1bc:	str	x8, [sp]
  40e1c0:	ldr	w8, [x0, #28]
  40e1c4:	mov	w2, #0x1c                  	// #28
  40e1c8:	mov	w3, wzr
  40e1cc:	add	x29, sp, #0x20
  40e1d0:	add	w8, w8, #0x1
  40e1d4:	stp	w8, w8, [x0, #28]
  40e1d8:	stp	w8, wzr, [sp, #8]
  40e1dc:	strb	w1, [sp, #16]
  40e1e0:	stur	xzr, [sp, #17]
  40e1e4:	str	wzr, [sp, #24]
  40e1e8:	ldr	w0, [x0]
  40e1ec:	mov	x1, sp
  40e1f0:	bl	402170 <send@plt>
  40e1f4:	ldp	x29, x30, [sp, #32]
  40e1f8:	add	sp, sp, #0x30
  40e1fc:	ret
  40e200:	sub	sp, sp, #0xc0
  40e204:	mov	x8, #0x1c                  	// #28
  40e208:	movk	x8, #0x1a, lsl #32
  40e20c:	movi	v0.2d, #0x0
  40e210:	movk	x8, #0x301, lsl #48
  40e214:	stp	x29, x30, [sp, #160]
  40e218:	stur	q0, [sp, #140]
  40e21c:	stur	q0, [sp, #124]
  40e220:	stur	q0, [sp, #108]
  40e224:	stur	q0, [sp, #92]
  40e228:	stur	q0, [sp, #76]
  40e22c:	stur	q0, [sp, #60]
  40e230:	stur	q0, [sp, #44]
  40e234:	stur	q0, [sp, #28]
  40e238:	stur	q0, [sp, #12]
  40e23c:	str	x8, [sp]
  40e240:	ldr	w8, [x0, #28]
  40e244:	str	x19, [sp, #176]
  40e248:	mov	x19, x0
  40e24c:	add	x29, sp, #0xa0
  40e250:	add	w8, w8, #0x1
  40e254:	stp	w8, w8, [x0, #28]
  40e258:	str	w8, [sp, #8]
  40e25c:	strb	w1, [sp, #16]
  40e260:	cbz	x2, 40e274 <ferror@plt+0xbee4>
  40e264:	mov	x0, sp
  40e268:	mov	w1, #0x9c                  	// #156
  40e26c:	blr	x2
  40e270:	cbnz	w0, 40e288 <ferror@plt+0xbef8>
  40e274:	ldr	w0, [x19]
  40e278:	mov	x1, sp
  40e27c:	mov	w2, #0x9c                  	// #156
  40e280:	mov	w3, wzr
  40e284:	bl	402170 <send@plt>
  40e288:	ldr	x19, [sp, #176]
  40e28c:	ldp	x29, x30, [sp, #160]
  40e290:	add	sp, sp, #0xc0
  40e294:	ret
  40e298:	sub	sp, sp, #0x30
  40e29c:	mov	x8, #0x1c                  	// #28
  40e2a0:	movk	x8, #0x22, lsl #32
  40e2a4:	movk	x8, #0x301, lsl #48
  40e2a8:	stp	x29, x30, [sp, #32]
  40e2ac:	str	x8, [sp]
  40e2b0:	ldr	w8, [x0, #28]
  40e2b4:	mov	w2, #0x1c                  	// #28
  40e2b8:	mov	w3, wzr
  40e2bc:	add	x29, sp, #0x20
  40e2c0:	add	w8, w8, #0x1
  40e2c4:	stp	w8, w8, [x0, #28]
  40e2c8:	stp	w8, wzr, [sp, #8]
  40e2cc:	strb	w1, [sp, #16]
  40e2d0:	stur	xzr, [sp, #17]
  40e2d4:	str	wzr, [sp, #24]
  40e2d8:	ldr	w0, [x0]
  40e2dc:	mov	x1, sp
  40e2e0:	bl	402170 <send@plt>
  40e2e4:	ldp	x29, x30, [sp, #32]
  40e2e8:	add	sp, sp, #0x30
  40e2ec:	ret
  40e2f0:	sub	sp, sp, #0x140
  40e2f4:	mov	x9, #0x1c                  	// #28
  40e2f8:	mov	x8, sp
  40e2fc:	movi	v0.2d, #0x0
  40e300:	movk	x9, #0x1e, lsl #32
  40e304:	movk	x9, #0x301, lsl #48
  40e308:	stur	q0, [x8, #252]
  40e30c:	stur	q0, [x8, #236]
  40e310:	stur	q0, [x8, #220]
  40e314:	stur	q0, [x8, #204]
  40e318:	stur	q0, [x8, #188]
  40e31c:	stur	q0, [x8, #172]
  40e320:	stur	q0, [x8, #156]
  40e324:	stur	q0, [x8, #140]
  40e328:	add	x8, x8, #0xc
  40e32c:	stp	x29, x30, [sp, #288]
  40e330:	stp	x28, x19, [sp, #304]
  40e334:	stur	q0, [sp, #124]
  40e338:	stur	q0, [sp, #108]
  40e33c:	stur	q0, [sp, #92]
  40e340:	stur	q0, [sp, #76]
  40e344:	stur	q0, [sp, #60]
  40e348:	stur	q0, [sp, #44]
  40e34c:	stur	q0, [sp, #28]
  40e350:	stur	q0, [sp, #12]
  40e354:	str	q0, [x8, #256]
  40e358:	str	x9, [sp]
  40e35c:	ldr	w8, [x0, #28]
  40e360:	mov	x19, x0
  40e364:	add	x29, sp, #0x120
  40e368:	add	w8, w8, #0x1
  40e36c:	stp	w8, w8, [x0, #28]
  40e370:	str	w8, [sp, #8]
  40e374:	strb	w1, [sp, #16]
  40e378:	cbz	x2, 40e38c <ferror@plt+0xbffc>
  40e37c:	mov	x0, sp
  40e380:	mov	w1, #0x11c                 	// #284
  40e384:	blr	x2
  40e388:	cbnz	w0, 40e3a0 <ferror@plt+0xc010>
  40e38c:	ldr	w0, [x19]
  40e390:	mov	x1, sp
  40e394:	mov	w2, #0x11c                 	// #284
  40e398:	mov	w3, wzr
  40e39c:	bl	402170 <send@plt>
  40e3a0:	ldp	x28, x19, [sp, #304]
  40e3a4:	ldp	x29, x30, [sp, #288]
  40e3a8:	add	sp, sp, #0x140
  40e3ac:	ret
  40e3b0:	sub	sp, sp, #0x30
  40e3b4:	mov	x8, #0x14                  	// #20
  40e3b8:	movk	x8, #0x42, lsl #32
  40e3bc:	movk	x8, #0x301, lsl #48
  40e3c0:	stp	x29, x30, [sp, #32]
  40e3c4:	str	x8, [sp, #8]
  40e3c8:	ldr	w8, [x0, #28]
  40e3cc:	mov	w2, #0x14                  	// #20
  40e3d0:	mov	w3, wzr
  40e3d4:	add	x29, sp, #0x20
  40e3d8:	add	w8, w8, #0x1
  40e3dc:	stp	w8, w8, [x0, #28]
  40e3e0:	stp	w8, wzr, [sp, #16]
  40e3e4:	strb	w1, [sp, #24]
  40e3e8:	strb	wzr, [sp, #25]
  40e3ec:	strh	wzr, [sp, #26]
  40e3f0:	ldr	w0, [x0]
  40e3f4:	add	x1, sp, #0x8
  40e3f8:	bl	402170 <send@plt>
  40e3fc:	ldp	x29, x30, [sp, #32]
  40e400:	add	sp, sp, #0x30
  40e404:	ret
  40e408:	sub	sp, sp, #0x30
  40e40c:	mov	x8, #0x18                  	// #24
  40e410:	movk	x8, #0x56, lsl #32
  40e414:	movk	x8, #0x301, lsl #48
  40e418:	stp	x29, x30, [sp, #32]
  40e41c:	str	x8, [sp, #8]
  40e420:	ldr	w8, [x0, #28]
  40e424:	mov	w2, #0x18                  	// #24
  40e428:	mov	w3, wzr
  40e42c:	add	x29, sp, #0x20
  40e430:	add	w8, w8, #0x1
  40e434:	stp	w8, w8, [x0, #28]
  40e438:	stp	w8, wzr, [sp, #16]
  40e43c:	strb	w1, [sp, #24]
  40e440:	str	wzr, [sp, #28]
  40e444:	ldr	w0, [x0]
  40e448:	add	x1, sp, #0x8
  40e44c:	bl	402170 <send@plt>
  40e450:	ldp	x29, x30, [sp, #32]
  40e454:	add	sp, sp, #0x30
  40e458:	ret
  40e45c:	sub	sp, sp, #0x30
  40e460:	mov	x8, #0x14                  	// #20
  40e464:	movk	x8, #0x52, lsl #32
  40e468:	movk	x8, #0x301, lsl #48
  40e46c:	stp	x29, x30, [sp, #32]
  40e470:	str	x8, [sp, #8]
  40e474:	ldr	w8, [x0, #28]
  40e478:	mov	w2, #0x14                  	// #20
  40e47c:	mov	w3, wzr
  40e480:	add	x29, sp, #0x20
  40e484:	add	w8, w8, #0x1
  40e488:	stp	w8, w8, [x0, #28]
  40e48c:	stp	w8, wzr, [sp, #16]
  40e490:	strb	w1, [sp, #24]
  40e494:	ldr	w0, [x0]
  40e498:	add	x1, sp, #0x8
  40e49c:	bl	402170 <send@plt>
  40e4a0:	ldp	x29, x30, [sp, #32]
  40e4a4:	add	sp, sp, #0x30
  40e4a8:	ret
  40e4ac:	stp	x29, x30, [sp, #-48]!
  40e4b0:	stp	x28, x21, [sp, #16]
  40e4b4:	stp	x20, x19, [sp, #32]
  40e4b8:	mov	x29, sp
  40e4bc:	sub	sp, sp, #0x420
  40e4c0:	add	x8, sp, #0x8
  40e4c4:	mov	x20, x2
  40e4c8:	mov	w21, w1
  40e4cc:	mov	x19, x0
  40e4d0:	add	x0, x8, #0xc
  40e4d4:	mov	w2, #0x408                 	// #1032
  40e4d8:	mov	w1, wzr
  40e4dc:	bl	401fb0 <memset@plt>
  40e4e0:	mov	x8, #0x14                  	// #20
  40e4e4:	movk	x8, #0x5a, lsl #32
  40e4e8:	movk	x8, #0x301, lsl #48
  40e4ec:	str	x8, [sp, #8]
  40e4f0:	ldr	w8, [x19, #28]
  40e4f4:	add	w8, w8, #0x1
  40e4f8:	stp	w8, w8, [x19, #28]
  40e4fc:	str	w8, [sp, #16]
  40e500:	strb	w21, [sp, #24]
  40e504:	cbz	x20, 40e530 <ferror@plt+0xc1a0>
  40e508:	add	x0, sp, #0x8
  40e50c:	mov	w1, #0x414                 	// #1044
  40e510:	blr	x20
  40e514:	cbnz	w0, 40e534 <ferror@plt+0xc1a4>
  40e518:	ldr	w0, [x19]
  40e51c:	ldr	w2, [sp, #8]
  40e520:	add	x1, sp, #0x8
  40e524:	mov	w3, wzr
  40e528:	bl	402170 <send@plt>
  40e52c:	b	40e534 <ferror@plt+0xc1a4>
  40e530:	mov	w0, #0xffffffea            	// #-22
  40e534:	add	sp, sp, #0x420
  40e538:	ldp	x20, x19, [sp, #32]
  40e53c:	ldp	x28, x21, [sp, #16]
  40e540:	ldp	x29, x30, [sp], #48
  40e544:	ret
  40e548:	sub	sp, sp, #0x40
  40e54c:	stp	x29, x30, [sp, #48]
  40e550:	add	x29, sp, #0x30
  40e554:	cbz	w1, 40e594 <ferror@plt+0xc204>
  40e558:	mov	x8, #0x20                  	// #32
  40e55c:	movk	x8, #0x12, lsl #32
  40e560:	movk	x8, #0x301, lsl #48
  40e564:	str	x8, [sp, #8]
  40e568:	ldr	w8, [x0, #28]
  40e56c:	mov	w2, #0x20                  	// #32
  40e570:	add	w8, w8, #0x1
  40e574:	stp	w8, w8, [x0, #28]
  40e578:	stp	w8, wzr, [sp, #16]
  40e57c:	strb	w1, [sp, #24]
  40e580:	stur	xzr, [sp, #25]
  40e584:	str	xzr, [sp, #32]
  40e588:	ldr	w0, [x0]
  40e58c:	add	x1, sp, #0x8
  40e590:	b	40e5dc <ferror@plt+0xc24c>
  40e594:	mov	x8, #0x28                  	// #40
  40e598:	movk	x8, #0x12, lsl #32
  40e59c:	movk	x8, #0x301, lsl #48
  40e5a0:	str	x8, [sp, #8]
  40e5a4:	ldr	w8, [x0, #28]
  40e5a8:	mov	x9, #0x8                   	// #8
  40e5ac:	movk	x9, #0x1d, lsl #16
  40e5b0:	movk	x9, #0x1, lsl #32
  40e5b4:	add	w8, w8, #0x1
  40e5b8:	stp	w8, w8, [x0, #28]
  40e5bc:	str	w8, [sp, #16]
  40e5c0:	stur	xzr, [sp, #28]
  40e5c4:	stur	xzr, [sp, #20]
  40e5c8:	str	wzr, [sp, #36]
  40e5cc:	str	x9, [sp, #40]
  40e5d0:	ldr	w0, [x0]
  40e5d4:	add	x1, sp, #0x8
  40e5d8:	mov	w2, #0x28                  	// #40
  40e5dc:	mov	w3, wzr
  40e5e0:	bl	402170 <send@plt>
  40e5e4:	ldp	x29, x30, [sp, #48]
  40e5e8:	add	sp, sp, #0x40
  40e5ec:	ret
  40e5f0:	sub	sp, sp, #0x40
  40e5f4:	cmp	w1, #0x7
  40e5f8:	stp	x29, x30, [sp, #48]
  40e5fc:	add	x29, sp, #0x30
  40e600:	b.eq	40e608 <ferror@plt+0xc278>  // b.none
  40e604:	cbnz	w1, 40e650 <ferror@plt+0xc2c0>
  40e608:	mov	x8, #0x28                  	// #40
  40e60c:	movk	x8, #0x12, lsl #32
  40e610:	movk	x8, #0x301, lsl #48
  40e614:	str	x8, [sp, #8]
  40e618:	ldr	w8, [x0, #28]
  40e61c:	mov	w9, #0x8                   	// #8
  40e620:	movk	w9, #0x1d, lsl #16
  40e624:	add	w8, w8, #0x1
  40e628:	stp	w8, w8, [x0, #28]
  40e62c:	stp	w8, wzr, [sp, #16]
  40e630:	strb	w1, [sp, #24]
  40e634:	stur	xzr, [sp, #25]
  40e638:	str	xzr, [sp, #32]
  40e63c:	stp	w9, w2, [sp, #40]
  40e640:	ldr	w0, [x0]
  40e644:	add	x1, sp, #0x8
  40e648:	mov	w2, #0x28                  	// #40
  40e64c:	b	40e688 <ferror@plt+0xc2f8>
  40e650:	mov	x8, #0x20                  	// #32
  40e654:	movk	x8, #0x12, lsl #32
  40e658:	movk	x8, #0x301, lsl #48
  40e65c:	str	x8, [sp, #8]
  40e660:	ldr	w8, [x0, #28]
  40e664:	mov	w2, #0x20                  	// #32
  40e668:	add	w8, w8, #0x1
  40e66c:	stp	w8, w8, [x0, #28]
  40e670:	stp	w8, wzr, [sp, #16]
  40e674:	strb	w1, [sp, #24]
  40e678:	stur	xzr, [sp, #25]
  40e67c:	str	xzr, [sp, #32]
  40e680:	ldr	w0, [x0]
  40e684:	add	x1, sp, #0x8
  40e688:	mov	w3, wzr
  40e68c:	bl	402170 <send@plt>
  40e690:	ldp	x29, x30, [sp, #48]
  40e694:	add	sp, sp, #0x40
  40e698:	ret
  40e69c:	stp	x29, x30, [sp, #-48]!
  40e6a0:	stp	x28, x21, [sp, #16]
  40e6a4:	stp	x20, x19, [sp, #32]
  40e6a8:	mov	x29, sp
  40e6ac:	sub	sp, sp, #0x420
  40e6b0:	mov	x21, x2
  40e6b4:	mov	w20, w1
  40e6b8:	cmp	w1, #0x11
  40e6bc:	mov	x19, x0
  40e6c0:	b.eq	40e6c8 <ferror@plt+0xc338>  // b.none
  40e6c4:	cbnz	w20, 40e724 <ferror@plt+0xc394>
  40e6c8:	mov	x8, sp
  40e6cc:	add	x0, x8, #0xc
  40e6d0:	mov	w2, #0x414                 	// #1044
  40e6d4:	mov	w1, wzr
  40e6d8:	bl	401fb0 <memset@plt>
  40e6dc:	mov	x8, #0x20                  	// #32
  40e6e0:	movk	x8, #0x12, lsl #32
  40e6e4:	movk	x8, #0x301, lsl #48
  40e6e8:	str	x8, [sp]
  40e6ec:	ldr	w8, [x19, #28]
  40e6f0:	add	w8, w8, #0x1
  40e6f4:	stp	w8, w8, [x19, #28]
  40e6f8:	str	w8, [sp, #8]
  40e6fc:	strb	w20, [sp, #16]
  40e700:	cbz	x21, 40e768 <ferror@plt+0xc3d8>
  40e704:	mov	x0, sp
  40e708:	mov	w1, #0x420                 	// #1056
  40e70c:	blr	x21
  40e710:	cbnz	w0, 40e76c <ferror@plt+0xc3dc>
  40e714:	ldr	w0, [x19]
  40e718:	ldr	w2, [sp]
  40e71c:	mov	x1, sp
  40e720:	b	40e75c <ferror@plt+0xc3cc>
  40e724:	mov	x8, #0x20                  	// #32
  40e728:	movk	x8, #0x12, lsl #32
  40e72c:	movk	x8, #0x301, lsl #48
  40e730:	str	x8, [sp]
  40e734:	ldr	w8, [x19, #28]
  40e738:	mov	x1, sp
  40e73c:	mov	w2, #0x20                  	// #32
  40e740:	add	w8, w8, #0x1
  40e744:	stp	w8, w8, [x19, #28]
  40e748:	stp	w8, wzr, [sp, #8]
  40e74c:	strb	w20, [sp, #16]
  40e750:	stur	xzr, [sp, #17]
  40e754:	str	xzr, [sp, #24]
  40e758:	ldr	w0, [x19]
  40e75c:	mov	w3, wzr
  40e760:	bl	402170 <send@plt>
  40e764:	b	40e76c <ferror@plt+0xc3dc>
  40e768:	mov	w0, #0xffffffea            	// #-22
  40e76c:	add	sp, sp, #0x420
  40e770:	ldp	x20, x19, [sp, #32]
  40e774:	ldp	x28, x21, [sp, #16]
  40e778:	ldp	x29, x30, [sp], #48
  40e77c:	ret
  40e780:	sub	sp, sp, #0xc0
  40e784:	mov	x9, #0x20                  	// #32
  40e788:	movk	x9, #0x1e, lsl #32
  40e78c:	movi	v0.2d, #0x0
  40e790:	movk	x9, #0x301, lsl #48
  40e794:	stp	x29, x30, [sp, #160]
  40e798:	str	wzr, [sp, #156]
  40e79c:	stur	q0, [sp, #140]
  40e7a0:	stur	q0, [sp, #124]
  40e7a4:	stur	q0, [sp, #108]
  40e7a8:	stur	q0, [sp, #92]
  40e7ac:	stur	q0, [sp, #76]
  40e7b0:	stur	q0, [sp, #60]
  40e7b4:	stur	q0, [sp, #44]
  40e7b8:	stur	q0, [sp, #28]
  40e7bc:	stur	q0, [sp, #12]
  40e7c0:	str	x9, [sp]
  40e7c4:	ldr	w9, [x0, #28]
  40e7c8:	str	x19, [sp, #176]
  40e7cc:	mov	x8, x1
  40e7d0:	mov	x19, x0
  40e7d4:	add	w9, w9, #0x1
  40e7d8:	stp	w9, w9, [x0, #28]
  40e7dc:	str	w9, [sp, #8]
  40e7e0:	mov	w9, #0x7                   	// #7
  40e7e4:	mov	x0, sp
  40e7e8:	mov	w1, #0xa0                  	// #160
  40e7ec:	add	x29, sp, #0xa0
  40e7f0:	strb	w9, [sp, #16]
  40e7f4:	blr	x8
  40e7f8:	cbnz	w0, 40e810 <ferror@plt+0xc480>
  40e7fc:	ldr	w0, [x19]
  40e800:	mov	x1, sp
  40e804:	mov	w2, #0xa0                  	// #160
  40e808:	mov	w3, wzr
  40e80c:	bl	402170 <send@plt>
  40e810:	ldr	x19, [sp, #176]
  40e814:	ldp	x29, x30, [sp, #160]
  40e818:	add	sp, sp, #0xc0
  40e81c:	ret
  40e820:	sub	sp, sp, #0x30
  40e824:	mov	x8, #0x1c                  	// #28
  40e828:	movk	x8, #0x5e, lsl #32
  40e82c:	movk	x8, #0x301, lsl #48
  40e830:	stp	x29, x30, [sp, #32]
  40e834:	stp	xzr, xzr, [sp, #8]
  40e838:	str	x8, [sp]
  40e83c:	ldr	w8, [x0, #28]
  40e840:	mov	w3, wzr
  40e844:	add	x29, sp, #0x20
  40e848:	add	w8, w8, #0x1
  40e84c:	stp	w8, w8, [x0, #28]
  40e850:	stp	w8, wzr, [sp, #8]
  40e854:	strb	w1, [sp, #16]
  40e858:	str	w2, [sp, #24]
  40e85c:	ldr	w0, [x0]
  40e860:	mov	x1, sp
  40e864:	mov	w2, #0x1c                  	// #28
  40e868:	bl	402170 <send@plt>
  40e86c:	ldp	x29, x30, [sp, #32]
  40e870:	add	sp, sp, #0x30
  40e874:	ret
  40e878:	stp	x29, x30, [sp, #-16]!
  40e87c:	ldr	w0, [x0]
  40e880:	mov	w3, wzr
  40e884:	sxtw	x2, w2
  40e888:	mov	x29, sp
  40e88c:	bl	402170 <send@plt>
  40e890:	ldp	x29, x30, [sp], #16
  40e894:	ret
  40e898:	stp	x29, x30, [sp, #-32]!
  40e89c:	stp	x28, x19, [sp, #16]
  40e8a0:	mov	x29, sp
  40e8a4:	sub	sp, sp, #0x400
  40e8a8:	mov	x19, x0
  40e8ac:	ldr	w0, [x0]
  40e8b0:	mov	w3, wzr
  40e8b4:	sxtw	x2, w2
  40e8b8:	bl	402170 <send@plt>
  40e8bc:	mov	x8, x0
  40e8c0:	tbnz	w8, #31, 40e95c <ferror@plt+0xc5cc>
  40e8c4:	ldr	w0, [x19]
  40e8c8:	mov	x1, sp
  40e8cc:	mov	w2, #0x400                 	// #1024
  40e8d0:	mov	w3, #0x42                  	// #66
  40e8d4:	bl	402080 <recv@plt>
  40e8d8:	tbnz	w0, #31, 40e92c <ferror@plt+0xc59c>
  40e8dc:	cmp	w0, #0x10
  40e8e0:	b.lt	40e924 <ferror@plt+0xc594>  // b.tstop
  40e8e4:	mov	x9, sp
  40e8e8:	ldr	w10, [x9]
  40e8ec:	mov	w8, wzr
  40e8f0:	cmp	w10, #0x10
  40e8f4:	b.cc	40e95c <ferror@plt+0xc5cc>  // b.lo, b.ul, b.last
  40e8f8:	cmp	w10, w0
  40e8fc:	b.hi	40e95c <ferror@plt+0xc5cc>  // b.pmore
  40e900:	ldrh	w8, [x9, #4]
  40e904:	cmp	w8, #0x2
  40e908:	b.eq	40e940 <ferror@plt+0xc5b0>  // b.none
  40e90c:	add	w8, w10, #0x3
  40e910:	and	w8, w8, #0xfffffffc
  40e914:	sub	w0, w0, w8
  40e918:	cmp	w0, #0xf
  40e91c:	add	x9, x9, x8
  40e920:	b.gt	40e8e8 <ferror@plt+0xc558>
  40e924:	mov	w8, wzr
  40e928:	b	40e95c <ferror@plt+0xc5cc>
  40e92c:	bl	402300 <__errno_location@plt>
  40e930:	ldr	w8, [x0]
  40e934:	cmp	w8, #0xb
  40e938:	csetm	w8, ne  // ne = any
  40e93c:	b	40e95c <ferror@plt+0xc5cc>
  40e940:	cmp	w10, #0x23
  40e944:	b.ls	40e970 <ferror@plt+0xc5e0>  // b.plast
  40e948:	ldr	w8, [x9, #16]
  40e94c:	neg	w19, w8
  40e950:	bl	402300 <__errno_location@plt>
  40e954:	str	w19, [x0]
  40e958:	mov	w8, #0xffffffff            	// #-1
  40e95c:	mov	w0, w8
  40e960:	add	sp, sp, #0x400
  40e964:	ldp	x28, x19, [sp, #16]
  40e968:	ldp	x29, x30, [sp], #32
  40e96c:	ret
  40e970:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40e974:	ldr	x8, [x8, #3992]
  40e978:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40e97c:	add	x0, x0, #0x30f
  40e980:	mov	w1, #0x10                  	// #16
  40e984:	ldr	x3, [x8]
  40e988:	mov	w2, #0x1                   	// #1
  40e98c:	bl	4021b0 <fwrite@plt>
  40e990:	b	40e958 <ferror@plt+0xc5c8>
  40e994:	sub	sp, sp, #0x90
  40e998:	stp	x29, x30, [sp, #128]
  40e99c:	add	x29, sp, #0x80
  40e9a0:	add	w8, w3, #0x10
  40e9a4:	mov	w9, #0x301                 	// #769
  40e9a8:	sturh	w1, [x29, #-12]
  40e9ac:	adrp	x10, 412000 <ferror@plt+0xfc70>
  40e9b0:	stur	w8, [x29, #-16]
  40e9b4:	sturh	w9, [x29, #-10]
  40e9b8:	add	x10, x10, #0x618
  40e9bc:	ldr	w8, [x0, #28]
  40e9c0:	ldr	x13, [x10]
  40e9c4:	ldr	w10, [x10, #8]
  40e9c8:	sub	x11, x29, #0x10
  40e9cc:	mov	w12, #0x10                  	// #16
  40e9d0:	sxtw	x9, w3
  40e9d4:	add	w8, w8, #0x1
  40e9d8:	stp	w8, w8, [x0, #28]
  40e9dc:	stur	x13, [x29, #-32]
  40e9e0:	sub	x13, x29, #0x20
  40e9e4:	stur	w10, [x29, #-24]
  40e9e8:	mov	w10, #0xc                   	// #12
  40e9ec:	stp	x11, x12, [sp, #64]
  40e9f0:	add	x11, sp, #0x40
  40e9f4:	stp	x2, x9, [sp, #80]
  40e9f8:	mov	w9, #0x2                   	// #2
  40e9fc:	stp	w8, wzr, [x29, #-8]
  40ea00:	str	x13, [sp, #8]
  40ea04:	str	w10, [sp, #16]
  40ea08:	stp	x11, x9, [sp, #24]
  40ea0c:	stp	xzr, xzr, [sp, #40]
  40ea10:	str	wzr, [sp, #56]
  40ea14:	ldr	w0, [x0]
  40ea18:	add	x1, sp, #0x8
  40ea1c:	mov	w2, wzr
  40ea20:	bl	401fd0 <sendmsg@plt>
  40ea24:	ldp	x29, x30, [sp, #128]
  40ea28:	add	sp, sp, #0x90
  40ea2c:	ret
  40ea30:	sub	sp, sp, #0x70
  40ea34:	adrp	x8, 412000 <ferror@plt+0xfc70>
  40ea38:	add	x8, x8, #0x618
  40ea3c:	ldr	x9, [x8]
  40ea40:	ldr	w8, [x8, #8]
  40ea44:	stp	x29, x30, [sp, #96]
  40ea48:	add	x29, sp, #0x60
  40ea4c:	stur	x9, [x29, #-16]
  40ea50:	stur	w8, [x29, #-8]
  40ea54:	ldr	w8, [x1]
  40ea58:	sub	x10, x29, #0x10
  40ea5c:	mov	w9, #0xc                   	// #12
  40ea60:	str	x10, [sp, #8]
  40ea64:	sub	x10, x29, #0x20
  40ea68:	str	w9, [sp, #16]
  40ea6c:	mov	w9, #0x1                   	// #1
  40ea70:	stp	x10, x9, [sp, #24]
  40ea74:	mov	w9, #0x301                 	// #769
  40ea78:	stp	xzr, xzr, [sp, #40]
  40ea7c:	str	wzr, [sp, #56]
  40ea80:	stp	x1, x8, [x29, #-32]
  40ea84:	strh	w9, [x1, #6]
  40ea88:	str	wzr, [x1, #12]
  40ea8c:	ldr	w8, [x0, #28]
  40ea90:	mov	w2, wzr
  40ea94:	add	w8, w8, #0x1
  40ea98:	stp	w8, w8, [x0, #28]
  40ea9c:	str	w8, [x1, #8]
  40eaa0:	ldr	w0, [x0]
  40eaa4:	add	x1, sp, #0x8
  40eaa8:	bl	401fd0 <sendmsg@plt>
  40eaac:	ldp	x29, x30, [sp, #96]
  40eab0:	add	sp, sp, #0x70
  40eab4:	ret
  40eab8:	sub	sp, sp, #0xf0
  40eabc:	stp	x29, x30, [sp, #144]
  40eac0:	add	x29, sp, #0x90
  40eac4:	sub	x8, x29, #0x10
  40eac8:	mov	w9, #0xc                   	// #12
  40eacc:	str	x8, [sp, #56]
  40ead0:	sub	x8, x29, #0x20
  40ead4:	str	w9, [sp, #64]
  40ead8:	mov	w9, #0x1                   	// #1
  40eadc:	stp	x28, x27, [sp, #160]
  40eae0:	stp	x26, x25, [sp, #176]
  40eae4:	stp	x24, x23, [sp, #192]
  40eae8:	stp	x22, x21, [sp, #208]
  40eaec:	stp	x20, x19, [sp, #224]
  40eaf0:	stp	x1, x2, [sp]
  40eaf4:	strh	w3, [sp, #16]
  40eaf8:	stp	xzr, xzr, [sp, #32]
  40eafc:	str	xzr, [sp, #24]
  40eb00:	stp	xzr, xzr, [sp, #88]
  40eb04:	stp	x8, x9, [sp, #72]
  40eb08:	str	wzr, [sp, #104]
  40eb0c:	mov	x19, x0
  40eb10:	ldr	w0, [x0]
  40eb14:	mov	x20, x1
  40eb18:	add	x1, sp, #0x38
  40eb1c:	add	x2, sp, #0x30
  40eb20:	bl	4102cc <ferror@plt+0xdf3c>
  40eb24:	mov	w22, w0
  40eb28:	tbnz	w0, #31, 40ed00 <ferror@plt+0xc970>
  40eb2c:	adrp	x21, 412000 <ferror@plt+0xfc70>
  40eb30:	mov	w27, wzr
  40eb34:	add	x21, x21, #0x3b5
  40eb38:	ldr	x3, [x19, #40]
  40eb3c:	cbz	x3, 40eb54 <ferror@plt+0xc7c4>
  40eb40:	ldr	x0, [sp, #48]
  40eb44:	add	w8, w22, #0x3
  40eb48:	and	w2, w8, #0xfffffffc
  40eb4c:	mov	w1, #0x1                   	// #1
  40eb50:	bl	4021b0 <fwrite@plt>
  40eb54:	cbz	x20, 40ec70 <ferror@plt+0xc8e0>
  40eb58:	mov	w26, wzr
  40eb5c:	mov	x28, sp
  40eb60:	b	40eb70 <ferror@plt+0xc7e0>
  40eb64:	mov	w23, w22
  40eb68:	ldr	x8, [x28, #24]!
  40eb6c:	cbz	x8, 40ec3c <ferror@plt+0xc8ac>
  40eb70:	cmp	w22, #0x10
  40eb74:	b.lt	40eb64 <ferror@plt+0xc7d4>  // b.tstop
  40eb78:	ldr	x24, [sp, #48]
  40eb7c:	mov	w23, w22
  40eb80:	b	40eb9c <ferror@plt+0xc80c>
  40eb84:	add	w8, w8, #0x3
  40eb88:	and	w8, w8, #0xfffffffc
  40eb8c:	sub	w23, w23, w8
  40eb90:	cmp	w23, #0xf
  40eb94:	add	x24, x24, x8
  40eb98:	b.le	40eb68 <ferror@plt+0xc7d8>
  40eb9c:	ldr	w8, [x24]
  40eba0:	cmp	w8, #0x10
  40eba4:	b.cc	40eb68 <ferror@plt+0xc7d8>  // b.lo, b.ul, b.last
  40eba8:	cmp	w8, w23
  40ebac:	b.hi	40eb68 <ferror@plt+0xc7d8>  // b.pmore
  40ebb0:	ldrh	w9, [x28, #16]
  40ebb4:	ldrh	w10, [x24, #6]
  40ebb8:	bic	w9, w10, w9
  40ebbc:	strh	w9, [x24, #6]
  40ebc0:	ldur	w10, [x29, #-12]
  40ebc4:	cbnz	w10, 40eb84 <ferror@plt+0xc7f4>
  40ebc8:	ldr	w10, [x24, #12]
  40ebcc:	ldr	w11, [x19, #8]
  40ebd0:	cmp	w10, w11
  40ebd4:	b.ne	40eb84 <ferror@plt+0xc7f4>  // b.any
  40ebd8:	ldr	w10, [x24, #8]
  40ebdc:	ldr	w11, [x19, #32]
  40ebe0:	cmp	w10, w11
  40ebe4:	b.ne	40eb84 <ferror@plt+0xc7f4>  // b.any
  40ebe8:	ldrh	w10, [x24, #4]
  40ebec:	tst	w9, #0x10
  40ebf0:	csinc	w27, w27, wzr, eq  // eq = none
  40ebf4:	cmp	w10, #0x2
  40ebf8:	b.eq	40eca4 <ferror@plt+0xc914>  // b.none
  40ebfc:	cmp	w10, #0x3
  40ec00:	b.eq	40ec24 <ferror@plt+0xc894>  // b.none
  40ec04:	ldr	x9, [x19, #40]
  40ec08:	cbnz	x9, 40eb84 <ferror@plt+0xc7f4>
  40ec0c:	ldp	x8, x1, [x28]
  40ec10:	mov	x0, x24
  40ec14:	blr	x8
  40ec18:	tbnz	w0, #31, 40ecf0 <ferror@plt+0xc960>
  40ec1c:	ldr	w8, [x24]
  40ec20:	b	40eb84 <ferror@plt+0xc7f4>
  40ec24:	cmp	w8, #0x13
  40ec28:	b.ls	40ed30 <ferror@plt+0xc9a0>  // b.plast
  40ec2c:	ldr	w24, [x24, #16]
  40ec30:	tbnz	w24, #31, 40ed6c <ferror@plt+0xc9dc>
  40ec34:	mov	w26, #0x1                   	// #1
  40ec38:	b	40eb68 <ferror@plt+0xc7d8>
  40ec3c:	ldr	x0, [sp, #48]
  40ec40:	bl	402140 <free@plt>
  40ec44:	cbnz	w26, 40ed24 <ferror@plt+0xc994>
  40ec48:	ldrb	w8, [sp, #104]
  40ec4c:	tbnz	w8, #5, 40ec84 <ferror@plt+0xc8f4>
  40ec50:	cbnz	w23, 40ede0 <ferror@plt+0xca50>
  40ec54:	ldr	w0, [x19]
  40ec58:	add	x1, sp, #0x38
  40ec5c:	add	x2, sp, #0x30
  40ec60:	bl	4102cc <ferror@plt+0xdf3c>
  40ec64:	mov	w22, w0
  40ec68:	tbz	w0, #31, 40eb38 <ferror@plt+0xc7a8>
  40ec6c:	b	40ed00 <ferror@plt+0xc970>
  40ec70:	ldr	x0, [sp, #48]
  40ec74:	bl	402140 <free@plt>
  40ec78:	mov	w23, wzr
  40ec7c:	ldrb	w8, [sp, #104]
  40ec80:	tbz	w8, #5, 40ec50 <ferror@plt+0xc8c0>
  40ec84:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40ec88:	ldr	x8, [x8, #3992]
  40ec8c:	mov	w1, #0x12                  	// #18
  40ec90:	mov	w2, #0x1                   	// #1
  40ec94:	mov	x0, x21
  40ec98:	ldr	x3, [x8]
  40ec9c:	bl	4021b0 <fwrite@plt>
  40eca0:	b	40ec54 <ferror@plt+0xc8c4>
  40eca4:	cmp	w8, #0x23
  40eca8:	b.ls	40ed48 <ferror@plt+0xc9b8>  // b.plast
  40ecac:	ldr	w8, [x24, #16]
  40ecb0:	neg	w20, w8
  40ecb4:	bl	402300 <__errno_location@plt>
  40ecb8:	str	w20, [x0]
  40ecbc:	ldr	w8, [x19, #36]
  40ecc0:	cmp	w8, #0x4
  40ecc4:	b.ne	40ecd8 <ferror@plt+0xc948>  // b.any
  40ecc8:	cmp	w20, #0x2
  40eccc:	b.eq	40ece0 <ferror@plt+0xc950>  // b.none
  40ecd0:	cmp	w20, #0x5f
  40ecd4:	b.eq	40ece0 <ferror@plt+0xc950>  // b.none
  40ecd8:	ldrb	w8, [x19, #48]
  40ecdc:	tbz	w8, #1, 40eda8 <ferror@plt+0xca18>
  40ece0:	ldr	x0, [sp, #48]
  40ece4:	bl	402140 <free@plt>
  40ece8:	mov	w22, #0xffffffff            	// #-1
  40ecec:	b	40ed00 <ferror@plt+0xc970>
  40ecf0:	mov	w25, w0
  40ecf4:	ldr	x0, [sp, #48]
  40ecf8:	bl	402140 <free@plt>
  40ecfc:	mov	w22, w25
  40ed00:	mov	w0, w22
  40ed04:	ldp	x20, x19, [sp, #224]
  40ed08:	ldp	x22, x21, [sp, #208]
  40ed0c:	ldp	x24, x23, [sp, #192]
  40ed10:	ldp	x26, x25, [sp, #176]
  40ed14:	ldp	x28, x27, [sp, #160]
  40ed18:	ldp	x29, x30, [sp, #144]
  40ed1c:	add	sp, sp, #0xf0
  40ed20:	ret
  40ed24:	cbnz	w27, 40edb8 <ferror@plt+0xca28>
  40ed28:	mov	w22, wzr
  40ed2c:	b	40ed00 <ferror@plt+0xc970>
  40ed30:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40ed34:	ldr	x8, [x8, #3992]
  40ed38:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40ed3c:	add	x0, x0, #0x56d
  40ed40:	mov	w1, #0xf                   	// #15
  40ed44:	b	40ed5c <ferror@plt+0xc9cc>
  40ed48:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40ed4c:	ldr	x8, [x8, #3992]
  40ed50:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40ed54:	add	x0, x0, #0x30f
  40ed58:	mov	w1, #0x10                  	// #16
  40ed5c:	ldr	x3, [x8]
  40ed60:	mov	w2, #0x1                   	// #1
  40ed64:	bl	4021b0 <fwrite@plt>
  40ed68:	b	40ece0 <ferror@plt+0xc950>
  40ed6c:	neg	w19, w24
  40ed70:	bl	402300 <__errno_location@plt>
  40ed74:	cmn	w24, #0x2
  40ed78:	str	w19, [x0]
  40ed7c:	b.eq	40ece0 <ferror@plt+0xc950>  // b.none
  40ed80:	cmp	w19, #0x5f
  40ed84:	b.eq	40ece0 <ferror@plt+0xc950>  // b.none
  40ed88:	cmp	w19, #0x5a
  40ed8c:	b.ne	40eda8 <ferror@plt+0xca18>  // b.any
  40ed90:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40ed94:	ldr	x8, [x8, #3992]
  40ed98:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40ed9c:	add	x0, x0, #0x57d
  40eda0:	mov	w1, #0x24                  	// #36
  40eda4:	b	40ed5c <ferror@plt+0xc9cc>
  40eda8:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40edac:	add	x0, x0, #0x5a2
  40edb0:	bl	401e10 <perror@plt>
  40edb4:	b	40ece0 <ferror@plt+0xc950>
  40edb8:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40edbc:	ldr	x8, [x8, #3992]
  40edc0:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40edc4:	add	x0, x0, #0x51d
  40edc8:	mov	w1, #0x2e                  	// #46
  40edcc:	ldr	x3, [x8]
  40edd0:	mov	w2, #0x1                   	// #1
  40edd4:	bl	4021b0 <fwrite@plt>
  40edd8:	mov	w22, wzr
  40eddc:	b	40ed00 <ferror@plt+0xc970>
  40ede0:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40ede4:	ldr	x8, [x8, #3992]
  40ede8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40edec:	add	x1, x1, #0x3c8
  40edf0:	mov	w2, w23
  40edf4:	ldr	x0, [x8]
  40edf8:	bl	402360 <fprintf@plt>
  40edfc:	mov	w0, #0x1                   	// #1
  40ee00:	bl	401df0 <exit@plt>
  40ee04:	sub	sp, sp, #0x20
  40ee08:	stp	x29, x30, [sp, #16]
  40ee0c:	ldr	w8, [x1]
  40ee10:	mov	x3, x2
  40ee14:	mov	w2, #0x1                   	// #1
  40ee18:	mov	w4, #0x1                   	// #1
  40ee1c:	stp	x1, x8, [sp]
  40ee20:	mov	x1, sp
  40ee24:	add	x29, sp, #0x10
  40ee28:	bl	40ee40 <ferror@plt+0xcab0>
  40ee2c:	ldp	x29, x30, [sp, #16]
  40ee30:	add	sp, sp, #0x20
  40ee34:	ret
  40ee38:	mov	w4, #0x1                   	// #1
  40ee3c:	b	40ee40 <ferror@plt+0xcab0>
  40ee40:	sub	sp, sp, #0xd0
  40ee44:	stp	x29, x30, [sp, #112]
  40ee48:	add	x29, sp, #0x70
  40ee4c:	adrp	x8, 412000 <ferror@plt+0xfc70>
  40ee50:	sub	x9, x29, #0x10
  40ee54:	add	x8, x8, #0x618
  40ee58:	str	x9, [sp, #24]
  40ee5c:	mov	w9, #0xc                   	// #12
  40ee60:	str	w9, [sp, #32]
  40ee64:	ldr	x9, [x8]
  40ee68:	ldr	w8, [x8, #8]
  40ee6c:	stp	x22, x21, [sp, #176]
  40ee70:	stp	x20, x19, [sp, #192]
  40ee74:	mov	w22, w4
  40ee78:	mov	x19, x3
  40ee7c:	mov	x20, x2
  40ee80:	mov	x21, x0
  40ee84:	stp	x28, x27, [sp, #128]
  40ee88:	stp	x26, x25, [sp, #144]
  40ee8c:	stp	x24, x23, [sp, #160]
  40ee90:	stp	x1, x2, [sp, #40]
  40ee94:	stp	xzr, xzr, [sp, #56]
  40ee98:	stur	x9, [x29, #-16]
  40ee9c:	stur	w8, [x29, #-8]
  40eea0:	str	wzr, [sp, #72]
  40eea4:	cbz	x2, 40eee8 <ferror@plt+0xcb58>
  40eea8:	ldr	w27, [x21, #28]
  40eeac:	mov	x8, x20
  40eeb0:	b	40eec0 <ferror@plt+0xcb30>
  40eeb4:	subs	x8, x8, #0x1
  40eeb8:	add	x1, x1, #0x10
  40eebc:	b.eq	40eee0 <ferror@plt+0xcb50>  // b.none
  40eec0:	ldr	x9, [x1]
  40eec4:	add	w27, w27, #0x1
  40eec8:	str	w27, [x9, #8]
  40eecc:	cbnz	x19, 40eeb4 <ferror@plt+0xcb24>
  40eed0:	ldrh	w10, [x9, #6]
  40eed4:	orr	w10, w10, #0x4
  40eed8:	strh	w10, [x9, #6]
  40eedc:	b	40eeb4 <ferror@plt+0xcb24>
  40eee0:	str	w27, [x21, #28]
  40eee4:	b	40eeec <ferror@plt+0xcb5c>
  40eee8:	mov	w27, wzr
  40eeec:	ldr	w0, [x21]
  40eef0:	add	x1, sp, #0x18
  40eef4:	mov	w2, wzr
  40eef8:	bl	401fd0 <sendmsg@plt>
  40eefc:	tbnz	w0, #31, 40f190 <ferror@plt+0xce00>
  40ef00:	sub	x8, x29, #0x20
  40ef04:	mov	w9, #0x1                   	// #1
  40ef08:	stp	x8, x9, [sp, #40]
  40ef0c:	ldr	w0, [x21]
  40ef10:	add	x1, sp, #0x18
  40ef14:	add	x2, sp, #0x10
  40ef18:	bl	4102cc <ferror@plt+0xdf3c>
  40ef1c:	mov	w25, w0
  40ef20:	tbnz	w0, #31, 40f16c <ferror@plt+0xcddc>
  40ef24:	adrp	x11, 422000 <ferror@plt+0x1fc70>
  40ef28:	ldr	x11, [x11, #3992]
  40ef2c:	mov	w9, w27
  40ef30:	adrp	x13, 412000 <ferror@plt+0xfc70>
  40ef34:	mov	w24, wzr
  40ef38:	eor	w12, w22, #0x1
  40ef3c:	mov	w8, #0x1                   	// #1
  40ef40:	sub	x23, x9, x20
  40ef44:	add	x13, x13, #0x3b5
  40ef48:	mov	w28, w24
  40ef4c:	sxtw	x24, w8
  40ef50:	ldr	w2, [sp, #32]
  40ef54:	cmp	w2, #0xc
  40ef58:	b.ne	40f1d4 <ferror@plt+0xce44>  // b.any
  40ef5c:	cmp	w25, #0x10
  40ef60:	b.cc	40f0cc <ferror@plt+0xcd3c>  // b.lo, b.ul, b.last
  40ef64:	ldr	x22, [sp, #16]
  40ef68:	b	40ef84 <ferror@plt+0xcbf4>
  40ef6c:	add	w8, w26, #0x3
  40ef70:	and	x8, x8, #0xfffffffc
  40ef74:	sub	w25, w25, w8
  40ef78:	cmp	w25, #0xf
  40ef7c:	add	x22, x22, x8
  40ef80:	b.ls	40f0cc <ferror@plt+0xcd3c>  // b.plast
  40ef84:	ldr	w26, [x22]
  40ef88:	cmp	w26, w25
  40ef8c:	b.gt	40f140 <ferror@plt+0xcdb0>
  40ef90:	sub	w8, w26, #0x10
  40ef94:	tbnz	w8, #31, 40f140 <ferror@plt+0xcdb0>
  40ef98:	ldur	w9, [x29, #-12]
  40ef9c:	cbnz	w9, 40ef6c <ferror@plt+0xcbdc>
  40efa0:	ldr	w9, [x22, #12]
  40efa4:	ldr	w10, [x21, #8]
  40efa8:	cmp	w9, w10
  40efac:	b.ne	40ef6c <ferror@plt+0xcbdc>  // b.any
  40efb0:	ldr	w9, [x22, #8]
  40efb4:	cmp	w9, w27
  40efb8:	b.hi	40ef6c <ferror@plt+0xcbdc>  // b.pmore
  40efbc:	cmp	x23, x9
  40efc0:	b.hi	40ef6c <ferror@plt+0xcbdc>  // b.pmore
  40efc4:	ldrh	w9, [x22, #4]
  40efc8:	cmp	w9, #0x2
  40efcc:	b.eq	40f008 <ferror@plt+0xcc78>  // b.none
  40efd0:	cbnz	x19, 40f130 <ferror@plt+0xcda0>
  40efd4:	ldr	x3, [x11]
  40efd8:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40efdc:	mov	w1, #0x14                  	// #20
  40efe0:	mov	w2, #0x1                   	// #1
  40efe4:	add	x0, x0, #0x5ea
  40efe8:	str	w12, [sp, #12]
  40efec:	bl	4021b0 <fwrite@plt>
  40eff0:	adrp	x11, 422000 <ferror@plt+0x1fc70>
  40eff4:	ldr	w12, [sp, #12]
  40eff8:	ldr	x11, [x11, #3992]
  40effc:	adrp	x13, 412000 <ferror@plt+0xfc70>
  40f000:	add	x13, x13, #0x3b5
  40f004:	b	40ef6c <ferror@plt+0xcbdc>
  40f008:	cmp	w8, #0x13
  40f00c:	b.ls	40f1a0 <ferror@plt+0xce10>  // b.plast
  40f010:	ldr	w26, [x22, #16]
  40f014:	str	w12, [sp, #12]
  40f018:	cbz	w26, 40f040 <ferror@plt+0xccb0>
  40f01c:	neg	w25, w26
  40f020:	bl	402300 <__errno_location@plt>
  40f024:	str	w25, [x0]
  40f028:	ldr	w8, [x21, #36]
  40f02c:	ldr	w9, [sp, #12]
  40f030:	cmp	w8, #0x4
  40f034:	cset	w8, eq  // eq = none
  40f038:	orr	w8, w8, w9
  40f03c:	tbz	w8, #0, 40f050 <ferror@plt+0xccc0>
  40f040:	ldr	x0, [sp, #16]
  40f044:	cbz	x19, 40f084 <ferror@plt+0xccf4>
  40f048:	str	x0, [x19]
  40f04c:	b	40f088 <ferror@plt+0xccf8>
  40f050:	adrp	x9, 422000 <ferror@plt+0x1fc70>
  40f054:	ldr	w8, [x22, #16]
  40f058:	ldr	x9, [x9, #3992]
  40f05c:	neg	w0, w8
  40f060:	ldr	x25, [x9]
  40f064:	bl	402050 <strerror@plt>
  40f068:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f06c:	mov	x2, x0
  40f070:	mov	x0, x25
  40f074:	add	x1, x1, #0x5ff
  40f078:	bl	402360 <fprintf@plt>
  40f07c:	ldr	x0, [sp, #16]
  40f080:	cbnz	x19, 40f048 <ferror@plt+0xccb8>
  40f084:	bl	402140 <free@plt>
  40f088:	cmp	x24, x20
  40f08c:	b.cs	40f1b4 <ferror@plt+0xce24>  // b.hs, b.nlast
  40f090:	ldr	w0, [x21]
  40f094:	add	x1, sp, #0x18
  40f098:	add	x2, sp, #0x10
  40f09c:	bl	4102cc <ferror@plt+0xdf3c>
  40f0a0:	adrp	x11, 422000 <ferror@plt+0x1fc70>
  40f0a4:	ldr	x11, [x11, #3992]
  40f0a8:	ldr	w12, [sp, #12]
  40f0ac:	add	x8, x24, #0x1
  40f0b0:	adrp	x13, 412000 <ferror@plt+0xfc70>
  40f0b4:	mov	w25, w0
  40f0b8:	mov	w28, w24
  40f0bc:	mov	x24, x8
  40f0c0:	add	x13, x13, #0x3b5
  40f0c4:	tbz	w0, #31, 40ef50 <ferror@plt+0xcbc0>
  40f0c8:	b	40f16c <ferror@plt+0xcddc>
  40f0cc:	ldr	x0, [sp, #16]
  40f0d0:	mov	x28, x13
  40f0d4:	mov	w26, w12
  40f0d8:	mov	x22, x11
  40f0dc:	bl	402140 <free@plt>
  40f0e0:	ldrb	w8, [sp, #72]
  40f0e4:	tbnz	w8, #5, 40f118 <ferror@plt+0xcd88>
  40f0e8:	cbnz	w25, 40f1c0 <ferror@plt+0xce30>
  40f0ec:	ldr	w0, [x21]
  40f0f0:	add	x1, sp, #0x18
  40f0f4:	add	x2, sp, #0x10
  40f0f8:	bl	4102cc <ferror@plt+0xdf3c>
  40f0fc:	mov	w25, w0
  40f100:	add	x8, x24, #0x1
  40f104:	mov	x11, x22
  40f108:	mov	w12, w26
  40f10c:	mov	x13, x28
  40f110:	tbz	w0, #31, 40ef48 <ferror@plt+0xcbb8>
  40f114:	b	40f16c <ferror@plt+0xcddc>
  40f118:	ldr	x3, [x22]
  40f11c:	mov	w1, #0x12                  	// #18
  40f120:	mov	w2, #0x1                   	// #1
  40f124:	mov	x0, x28
  40f128:	bl	4021b0 <fwrite@plt>
  40f12c:	b	40f0ec <ferror@plt+0xcd5c>
  40f130:	ldr	x8, [sp, #16]
  40f134:	mov	w25, wzr
  40f138:	str	x8, [x19]
  40f13c:	b	40f16c <ferror@plt+0xcddc>
  40f140:	ldrb	w8, [sp, #72]
  40f144:	ldr	x3, [x11]
  40f148:	tbz	w8, #5, 40f1e4 <ferror@plt+0xce54>
  40f14c:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f150:	add	x0, x0, #0x384
  40f154:	mov	w1, #0x12                  	// #18
  40f158:	mov	w2, #0x1                   	// #1
  40f15c:	bl	4021b0 <fwrite@plt>
  40f160:	ldr	x0, [sp, #16]
  40f164:	bl	402140 <free@plt>
  40f168:	mov	w25, #0xffffffff            	// #-1
  40f16c:	mov	w0, w25
  40f170:	ldp	x20, x19, [sp, #192]
  40f174:	ldp	x22, x21, [sp, #176]
  40f178:	ldp	x24, x23, [sp, #160]
  40f17c:	ldp	x26, x25, [sp, #144]
  40f180:	ldp	x28, x27, [sp, #128]
  40f184:	ldp	x29, x30, [sp, #112]
  40f188:	add	sp, sp, #0xd0
  40f18c:	ret
  40f190:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f194:	add	x0, x0, #0x5b4
  40f198:	bl	401e10 <perror@plt>
  40f19c:	b	40f168 <ferror@plt+0xcdd8>
  40f1a0:	ldr	x3, [x11]
  40f1a4:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f1a8:	add	x0, x0, #0x30f
  40f1ac:	mov	w1, #0x10                  	// #16
  40f1b0:	b	40f158 <ferror@plt+0xcdc8>
  40f1b4:	cmp	w26, #0x0
  40f1b8:	csinv	w25, wzr, w28, eq  // eq = none
  40f1bc:	b	40f16c <ferror@plt+0xcddc>
  40f1c0:	ldr	x0, [x22]
  40f1c4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f1c8:	add	x1, x1, #0x3c8
  40f1cc:	mov	w2, w25
  40f1d0:	b	40f1f4 <ferror@plt+0xce64>
  40f1d4:	ldr	x0, [x11]
  40f1d8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f1dc:	add	x1, x1, #0x5cd
  40f1e0:	b	40f1f4 <ferror@plt+0xce64>
  40f1e4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f1e8:	add	x1, x1, #0x397
  40f1ec:	mov	x0, x3
  40f1f0:	mov	w2, w26
  40f1f4:	bl	402360 <fprintf@plt>
  40f1f8:	mov	w0, #0x1                   	// #1
  40f1fc:	bl	401df0 <exit@plt>
  40f200:	sub	sp, sp, #0x20
  40f204:	stp	x29, x30, [sp, #16]
  40f208:	ldr	w8, [x1]
  40f20c:	mov	x3, x2
  40f210:	mov	w2, #0x1                   	// #1
  40f214:	mov	w4, wzr
  40f218:	stp	x1, x8, [sp]
  40f21c:	mov	x1, sp
  40f220:	add	x29, sp, #0x10
  40f224:	bl	40ee40 <ferror@plt+0xcab0>
  40f228:	ldp	x29, x30, [sp, #16]
  40f22c:	add	sp, sp, #0x20
  40f230:	ret
  40f234:	stp	x29, x30, [sp, #-32]!
  40f238:	mov	x29, sp
  40f23c:	mov	w8, #0x1                   	// #1
  40f240:	str	w8, [x29, #28]
  40f244:	str	x19, [sp, #16]
  40f248:	mov	x19, x0
  40f24c:	ldr	w0, [x0]
  40f250:	add	x3, x29, #0x1c
  40f254:	mov	w1, #0x10e                 	// #270
  40f258:	mov	w2, #0x8                   	// #8
  40f25c:	mov	w4, #0x4                   	// #4
  40f260:	bl	401f60 <setsockopt@plt>
  40f264:	tbnz	w0, #31, 40f284 <ferror@plt+0xcef4>
  40f268:	ldr	w8, [x19, #48]
  40f26c:	mov	w0, wzr
  40f270:	orr	w8, w8, #0x1
  40f274:	str	w8, [x19, #48]
  40f278:	ldr	x19, [sp, #16]
  40f27c:	ldp	x29, x30, [sp], #32
  40f280:	ret
  40f284:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f288:	add	x0, x0, #0x320
  40f28c:	bl	401e10 <perror@plt>
  40f290:	mov	w0, #0xffffffff            	// #-1
  40f294:	b	40f278 <ferror@plt+0xcee8>
  40f298:	stp	x29, x30, [sp, #-96]!
  40f29c:	stp	x28, x27, [sp, #16]
  40f2a0:	stp	x26, x25, [sp, #32]
  40f2a4:	stp	x24, x23, [sp, #48]
  40f2a8:	stp	x22, x21, [sp, #64]
  40f2ac:	stp	x20, x19, [sp, #80]
  40f2b0:	mov	x29, sp
  40f2b4:	sub	sp, sp, #0x6, lsl #12
  40f2b8:	sub	sp, sp, #0x70
  40f2bc:	sub	x27, x29, #0x60
  40f2c0:	adrp	x8, 412000 <ferror@plt+0xfc70>
  40f2c4:	sub	x9, x29, #0x18
  40f2c8:	mov	w10, #0xc                   	// #12
  40f2cc:	add	x8, x8, #0x618
  40f2d0:	stur	x9, [x29, #-96]
  40f2d4:	sub	x9, x29, #0x28
  40f2d8:	str	w10, [x27, #8]
  40f2dc:	mov	w10, #0x1                   	// #1
  40f2e0:	stp	x9, x10, [x29, #-80]
  40f2e4:	ldr	x9, [x8]
  40f2e8:	ldr	w8, [x8, #8]
  40f2ec:	stp	xzr, xzr, [x29, #-64]
  40f2f0:	str	wzr, [x27, #48]
  40f2f4:	stur	x9, [x29, #-24]
  40f2f8:	str	w8, [x27, #80]
  40f2fc:	ldrb	w8, [x0, #48]
  40f300:	mov	x19, x2
  40f304:	mov	x20, x0
  40f308:	mov	x21, x1
  40f30c:	tbz	w8, #0, 40f31c <ferror@plt+0xcf8c>
  40f310:	add	x8, sp, #0x10
  40f314:	mov	w9, #0x2000                	// #8192
  40f318:	stp	x8, x9, [x29, #-64]
  40f31c:	adrp	x28, 422000 <ferror@plt+0x1fc70>
  40f320:	ldr	x28, [x28, #3992]
  40f324:	add	x8, sp, #0x2, lsl #12
  40f328:	add	x8, x8, #0x10
  40f32c:	mov	w22, #0x4000                	// #16384
  40f330:	mov	w23, #0xffffffff            	// #-1
  40f334:	stur	x8, [x29, #-40]
  40f338:	stur	x22, [x29, #-32]
  40f33c:	ldr	w0, [x20]
  40f340:	sub	x1, x29, #0x60
  40f344:	mov	w2, wzr
  40f348:	bl	401dc0 <recvmsg@plt>
  40f34c:	mov	x24, x0
  40f350:	tbnz	w24, #31, 40f3cc <ferror@plt+0xd03c>
  40f354:	cbz	w24, 40f50c <ferror@plt+0xd17c>
  40f358:	ldr	w2, [x27, #8]
  40f35c:	cmp	w2, #0xc
  40f360:	b.ne	40f520 <ferror@plt+0xd190>  // b.any
  40f364:	ldrb	w8, [x20, #48]
  40f368:	tbnz	w8, #0, 40f418 <ferror@plt+0xd088>
  40f36c:	cmp	w24, #0x10
  40f370:	b.cc	40f3bc <ferror@plt+0xd02c>  // b.lo, b.ul, b.last
  40f374:	add	x25, sp, #0x2, lsl #12
  40f378:	add	x25, x25, #0x10
  40f37c:	ldr	w26, [x25]
  40f380:	cmp	w26, w24
  40f384:	b.gt	40f4c4 <ferror@plt+0xd134>
  40f388:	sub	w8, w26, #0x10
  40f38c:	tbnz	w8, #31, 40f4c4 <ferror@plt+0xd134>
  40f390:	add	x0, sp, #0x8
  40f394:	mov	x1, x25
  40f398:	mov	x2, x19
  40f39c:	blr	x21
  40f3a0:	tbnz	w0, #31, 40f4e8 <ferror@plt+0xd158>
  40f3a4:	add	w8, w26, #0x3
  40f3a8:	and	x8, x8, #0xfffffffc
  40f3ac:	sub	w24, w24, w8
  40f3b0:	cmp	w24, #0xf
  40f3b4:	add	x25, x25, x8
  40f3b8:	b.hi	40f37c <ferror@plt+0xcfec>  // b.pmore
  40f3bc:	ldrb	w8, [x27, #48]
  40f3c0:	tbnz	w8, #5, 40f4a8 <ferror@plt+0xd118>
  40f3c4:	cbz	w24, 40f338 <ferror@plt+0xcfa8>
  40f3c8:	b	40f530 <ferror@plt+0xd1a0>
  40f3cc:	bl	402300 <__errno_location@plt>
  40f3d0:	mov	x24, x0
  40f3d4:	ldr	w0, [x0]
  40f3d8:	cmp	w0, #0x4
  40f3dc:	b.eq	40f338 <ferror@plt+0xcfa8>  // b.none
  40f3e0:	cmp	w0, #0xb
  40f3e4:	b.eq	40f338 <ferror@plt+0xcfa8>  // b.none
  40f3e8:	ldr	x25, [x28]
  40f3ec:	bl	402050 <strerror@plt>
  40f3f0:	ldr	w3, [x24]
  40f3f4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f3f8:	mov	x2, x0
  40f3fc:	mov	x0, x25
  40f400:	add	x1, x1, #0x338
  40f404:	bl	402360 <fprintf@plt>
  40f408:	ldr	w8, [x24]
  40f40c:	cmp	w8, #0x69
  40f410:	b.eq	40f338 <ferror@plt+0xcfa8>  // b.none
  40f414:	b	40f4e4 <ferror@plt+0xd154>
  40f418:	ldur	x10, [x29, #-64]
  40f41c:	str	w23, [sp, #8]
  40f420:	cbz	x10, 40f36c <ferror@plt+0xcfdc>
  40f424:	ldur	x8, [x29, #-56]
  40f428:	cmp	x8, #0x10
  40f42c:	b.cc	40f36c <ferror@plt+0xcfdc>  // b.lo, b.ul, b.last
  40f430:	add	x8, x10, x8
  40f434:	mov	x9, x10
  40f438:	ldr	w10, [x10, #8]
  40f43c:	cmp	w10, #0x10e
  40f440:	b.ne	40f464 <ferror@plt+0xd0d4>  // b.any
  40f444:	ldr	w10, [x9, #12]
  40f448:	cmp	w10, #0x8
  40f44c:	b.ne	40f464 <ferror@plt+0xd0d4>  // b.any
  40f450:	ldr	x10, [x9]
  40f454:	cmp	x10, #0x14
  40f458:	b.ne	40f464 <ferror@plt+0xd0d4>  // b.any
  40f45c:	ldr	w10, [x9, #16]
  40f460:	str	w10, [sp, #8]
  40f464:	ldr	x10, [x9]
  40f468:	cmp	x10, #0x10
  40f46c:	b.cc	40f36c <ferror@plt+0xcfdc>  // b.lo, b.ul, b.last
  40f470:	add	x10, x10, #0x7
  40f474:	and	x10, x10, #0xfffffffffffffff8
  40f478:	add	x10, x9, x10
  40f47c:	add	x11, x10, #0x10
  40f480:	cmp	x11, x8
  40f484:	b.hi	40f36c <ferror@plt+0xcfdc>  // b.pmore
  40f488:	ldr	x11, [x10]
  40f48c:	add	x11, x11, #0x7
  40f490:	and	x11, x11, #0xfffffffffffffff8
  40f494:	add	x11, x10, x11
  40f498:	cmp	x11, x8
  40f49c:	b.hi	40f36c <ferror@plt+0xcfdc>  // b.pmore
  40f4a0:	cbnz	x9, 40f434 <ferror@plt+0xd0a4>
  40f4a4:	b	40f36c <ferror@plt+0xcfdc>
  40f4a8:	ldr	x3, [x28]
  40f4ac:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f4b0:	mov	w1, #0x12                  	// #18
  40f4b4:	mov	w2, #0x1                   	// #1
  40f4b8:	add	x0, x0, #0x3b5
  40f4bc:	bl	4021b0 <fwrite@plt>
  40f4c0:	b	40f338 <ferror@plt+0xcfa8>
  40f4c4:	ldrb	w8, [x27, #48]
  40f4c8:	ldr	x3, [x28]
  40f4cc:	tbz	w8, #5, 40f544 <ferror@plt+0xd1b4>
  40f4d0:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f4d4:	add	x0, x0, #0x384
  40f4d8:	mov	w1, #0x12                  	// #18
  40f4dc:	mov	w2, #0x1                   	// #1
  40f4e0:	bl	4021b0 <fwrite@plt>
  40f4e4:	mov	w0, #0xffffffff            	// #-1
  40f4e8:	add	sp, sp, #0x6, lsl #12
  40f4ec:	add	sp, sp, #0x70
  40f4f0:	ldp	x20, x19, [sp, #80]
  40f4f4:	ldp	x22, x21, [sp, #64]
  40f4f8:	ldp	x24, x23, [sp, #48]
  40f4fc:	ldp	x26, x25, [sp, #32]
  40f500:	ldp	x28, x27, [sp, #16]
  40f504:	ldp	x29, x30, [sp], #96
  40f508:	ret
  40f50c:	ldr	x3, [x28]
  40f510:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f514:	add	x0, x0, #0x357
  40f518:	mov	w1, #0xf                   	// #15
  40f51c:	b	40f4dc <ferror@plt+0xd14c>
  40f520:	ldr	x0, [x28]
  40f524:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f528:	add	x1, x1, #0x367
  40f52c:	b	40f554 <ferror@plt+0xd1c4>
  40f530:	ldr	x0, [x28]
  40f534:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f538:	add	x1, x1, #0x3c8
  40f53c:	mov	w2, w24
  40f540:	b	40f554 <ferror@plt+0xd1c4>
  40f544:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f548:	add	x1, x1, #0x397
  40f54c:	mov	x0, x3
  40f550:	mov	w2, w26
  40f554:	bl	402360 <fprintf@plt>
  40f558:	mov	w0, #0x1                   	// #1
  40f55c:	bl	401df0 <exit@plt>
  40f560:	stp	x29, x30, [sp, #-64]!
  40f564:	stp	x28, x23, [sp, #16]
  40f568:	stp	x22, x21, [sp, #32]
  40f56c:	stp	x20, x19, [sp, #48]
  40f570:	mov	x29, sp
  40f574:	sub	sp, sp, #0x4, lsl #12
  40f578:	mov	x8, sp
  40f57c:	mov	x20, x2
  40f580:	mov	x21, x1
  40f584:	mov	x19, x0
  40f588:	add	x22, x8, #0x10
  40f58c:	mov	x0, sp
  40f590:	mov	w1, #0x1                   	// #1
  40f594:	mov	w2, #0x10                  	// #16
  40f598:	mov	x3, x19
  40f59c:	bl	402110 <fread@plt>
  40f5a0:	cmp	x0, #0x10
  40f5a4:	b.ne	40f628 <ferror@plt+0xd298>  // b.any
  40f5a8:	ldr	w23, [sp]
  40f5ac:	cmp	w23, #0x4, lsl #12
  40f5b0:	b.hi	40f5f8 <ferror@plt+0xd268>  // b.pmore
  40f5b4:	sub	w8, w23, #0x10
  40f5b8:	tbnz	w8, #31, 40f5f8 <ferror@plt+0xd268>
  40f5bc:	sub	w8, w23, #0xd
  40f5c0:	and	w23, w8, #0xfffffffc
  40f5c4:	mov	w1, #0x1                   	// #1
  40f5c8:	mov	x0, x22
  40f5cc:	mov	x2, x23
  40f5d0:	mov	x3, x19
  40f5d4:	bl	402110 <fread@plt>
  40f5d8:	cmp	x0, x23
  40f5dc:	b.ne	40f640 <ferror@plt+0xd2b0>  // b.any
  40f5e0:	mov	x1, sp
  40f5e4:	mov	x0, xzr
  40f5e8:	mov	x2, x20
  40f5ec:	blr	x21
  40f5f0:	tbz	w0, #31, 40f58c <ferror@plt+0xd1fc>
  40f5f4:	b	40f65c <ferror@plt+0xd2cc>
  40f5f8:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40f5fc:	ldr	x8, [x8, #3992]
  40f600:	mov	x0, x19
  40f604:	ldr	x20, [x8]
  40f608:	bl	401e70 <ftell@plt>
  40f60c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f610:	mov	x3, x0
  40f614:	add	x1, x1, #0x418
  40f618:	mov	x0, x20
  40f61c:	mov	w2, w23
  40f620:	bl	402360 <fprintf@plt>
  40f624:	b	40f658 <ferror@plt+0xd2c8>
  40f628:	cbnz	x0, 40f640 <ferror@plt+0xd2b0>
  40f62c:	mov	x0, x19
  40f630:	bl	4020b0 <feof@plt>
  40f634:	cbz	w0, 40f640 <ferror@plt+0xd2b0>
  40f638:	mov	w0, wzr
  40f63c:	b	40f65c <ferror@plt+0xd2cc>
  40f640:	mov	x0, x19
  40f644:	bl	402390 <ferror@plt>
  40f648:	cbnz	w0, 40f674 <ferror@plt+0xd2e4>
  40f64c:	mov	x0, x19
  40f650:	bl	4020b0 <feof@plt>
  40f654:	cbnz	w0, 40f684 <ferror@plt+0xd2f4>
  40f658:	mov	w0, #0xffffffff            	// #-1
  40f65c:	add	sp, sp, #0x4, lsl #12
  40f660:	ldp	x20, x19, [sp, #48]
  40f664:	ldp	x22, x21, [sp, #32]
  40f668:	ldp	x28, x23, [sp, #16]
  40f66c:	ldp	x29, x30, [sp], #64
  40f670:	ret
  40f674:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f678:	add	x0, x0, #0x3df
  40f67c:	bl	401e10 <perror@plt>
  40f680:	b	40f64c <ferror@plt+0xd2bc>
  40f684:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40f688:	ldr	x8, [x8, #3992]
  40f68c:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f690:	add	x0, x0, #0x3f5
  40f694:	mov	w1, #0x22                  	// #34
  40f698:	ldr	x3, [x8]
  40f69c:	mov	w2, #0x1                   	// #1
  40f6a0:	bl	4021b0 <fwrite@plt>
  40f6a4:	b	40f658 <ferror@plt+0xd2c8>
  40f6a8:	stp	x29, x30, [sp, #-16]!
  40f6ac:	ldr	w9, [x0]
  40f6b0:	mov	x29, sp
  40f6b4:	add	w9, w9, #0x3
  40f6b8:	and	x10, x9, #0xfffffffc
  40f6bc:	add	w9, w10, #0x4
  40f6c0:	cmp	w9, w1
  40f6c4:	b.hi	40f6ec <ferror@plt+0xd35c>  // b.pmore
  40f6c8:	mov	w8, wzr
  40f6cc:	add	x10, x0, x10
  40f6d0:	mov	w11, #0x4                   	// #4
  40f6d4:	strh	w2, [x10, #2]
  40f6d8:	strh	w11, [x10]
  40f6dc:	str	w9, [x0]
  40f6e0:	mov	w0, w8
  40f6e4:	ldp	x29, x30, [sp], #16
  40f6e8:	ret
  40f6ec:	adrp	x9, 422000 <ferror@plt+0x1fc70>
  40f6f0:	ldr	x9, [x9, #3992]
  40f6f4:	mov	w8, w1
  40f6f8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f6fc:	add	x1, x1, #0x43b
  40f700:	ldr	x0, [x9]
  40f704:	mov	w2, w8
  40f708:	bl	402360 <fprintf@plt>
  40f70c:	mov	w8, #0xffffffff            	// #-1
  40f710:	b	40f6e0 <ferror@plt+0xd350>
  40f714:	stp	x29, x30, [sp, #-32]!
  40f718:	stp	x20, x19, [sp, #16]
  40f71c:	ldr	w9, [x0]
  40f720:	add	w10, w4, #0x7
  40f724:	and	w10, w10, #0xfffffffc
  40f728:	mov	x29, sp
  40f72c:	add	w9, w9, #0x3
  40f730:	and	x9, x9, #0xfffffffc
  40f734:	add	w20, w9, w10
  40f738:	cmp	w20, w1
  40f73c:	b.hi	40f77c <ferror@plt+0xd3ec>  // b.pmore
  40f740:	mov	x19, x0
  40f744:	add	x8, x0, x9
  40f748:	add	w9, w4, #0x4
  40f74c:	strh	w2, [x8, #2]
  40f750:	strh	w9, [x8]
  40f754:	cbz	w4, 40f768 <ferror@plt+0xd3d8>
  40f758:	sxtw	x2, w4
  40f75c:	add	x0, x8, #0x4
  40f760:	mov	x1, x3
  40f764:	bl	401da0 <memcpy@plt>
  40f768:	mov	w0, wzr
  40f76c:	str	w20, [x19]
  40f770:	ldp	x20, x19, [sp, #16]
  40f774:	ldp	x29, x30, [sp], #32
  40f778:	ret
  40f77c:	adrp	x9, 422000 <ferror@plt+0x1fc70>
  40f780:	ldr	x9, [x9, #3992]
  40f784:	mov	w8, w1
  40f788:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f78c:	add	x1, x1, #0x43b
  40f790:	ldr	x0, [x9]
  40f794:	mov	w2, w8
  40f798:	bl	402360 <fprintf@plt>
  40f79c:	mov	w0, #0xffffffff            	// #-1
  40f7a0:	b	40f770 <ferror@plt+0xd3e0>
  40f7a4:	stp	x29, x30, [sp, #-16]!
  40f7a8:	ldr	w9, [x0]
  40f7ac:	mov	x29, sp
  40f7b0:	add	w9, w9, #0x3
  40f7b4:	and	x10, x9, #0xfffffffc
  40f7b8:	add	w9, w10, #0x8
  40f7bc:	cmp	w9, w1
  40f7c0:	b.hi	40f7ec <ferror@plt+0xd45c>  // b.pmore
  40f7c4:	mov	w8, wzr
  40f7c8:	add	x10, x0, x10
  40f7cc:	mov	w11, #0x5                   	// #5
  40f7d0:	strh	w2, [x10, #2]
  40f7d4:	strh	w11, [x10]
  40f7d8:	strb	w3, [x10, #4]
  40f7dc:	str	w9, [x0]
  40f7e0:	mov	w0, w8
  40f7e4:	ldp	x29, x30, [sp], #16
  40f7e8:	ret
  40f7ec:	adrp	x9, 422000 <ferror@plt+0x1fc70>
  40f7f0:	ldr	x9, [x9, #3992]
  40f7f4:	mov	w8, w1
  40f7f8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f7fc:	add	x1, x1, #0x43b
  40f800:	ldr	x0, [x9]
  40f804:	mov	w2, w8
  40f808:	bl	402360 <fprintf@plt>
  40f80c:	mov	w8, #0xffffffff            	// #-1
  40f810:	b	40f7e0 <ferror@plt+0xd450>
  40f814:	stp	x29, x30, [sp, #-16]!
  40f818:	ldr	w9, [x0]
  40f81c:	mov	x29, sp
  40f820:	add	w9, w9, #0x3
  40f824:	and	x10, x9, #0xfffffffc
  40f828:	add	w9, w10, #0x8
  40f82c:	cmp	w9, w1
  40f830:	b.hi	40f85c <ferror@plt+0xd4cc>  // b.pmore
  40f834:	mov	w8, wzr
  40f838:	add	x10, x0, x10
  40f83c:	mov	w11, #0x6                   	// #6
  40f840:	strh	w2, [x10, #2]
  40f844:	strh	w11, [x10]
  40f848:	strh	w3, [x10, #4]
  40f84c:	str	w9, [x0]
  40f850:	mov	w0, w8
  40f854:	ldp	x29, x30, [sp], #16
  40f858:	ret
  40f85c:	adrp	x9, 422000 <ferror@plt+0x1fc70>
  40f860:	ldr	x9, [x9, #3992]
  40f864:	mov	w8, w1
  40f868:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f86c:	add	x1, x1, #0x43b
  40f870:	ldr	x0, [x9]
  40f874:	mov	w2, w8
  40f878:	bl	402360 <fprintf@plt>
  40f87c:	mov	w8, #0xffffffff            	// #-1
  40f880:	b	40f850 <ferror@plt+0xd4c0>
  40f884:	stp	x29, x30, [sp, #-16]!
  40f888:	ldr	w9, [x0]
  40f88c:	mov	x29, sp
  40f890:	add	w9, w9, #0x3
  40f894:	and	x10, x9, #0xfffffffc
  40f898:	add	w9, w10, #0x8
  40f89c:	cmp	w9, w1
  40f8a0:	b.hi	40f8cc <ferror@plt+0xd53c>  // b.pmore
  40f8a4:	mov	w8, wzr
  40f8a8:	add	x10, x0, x10
  40f8ac:	mov	w11, #0x8                   	// #8
  40f8b0:	strh	w2, [x10, #2]
  40f8b4:	strh	w11, [x10]
  40f8b8:	str	w3, [x10, #4]
  40f8bc:	str	w9, [x0]
  40f8c0:	mov	w0, w8
  40f8c4:	ldp	x29, x30, [sp], #16
  40f8c8:	ret
  40f8cc:	adrp	x9, 422000 <ferror@plt+0x1fc70>
  40f8d0:	ldr	x9, [x9, #3992]
  40f8d4:	mov	w8, w1
  40f8d8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f8dc:	add	x1, x1, #0x43b
  40f8e0:	ldr	x0, [x9]
  40f8e4:	mov	w2, w8
  40f8e8:	bl	402360 <fprintf@plt>
  40f8ec:	mov	w8, #0xffffffff            	// #-1
  40f8f0:	b	40f8c0 <ferror@plt+0xd530>
  40f8f4:	stp	x29, x30, [sp, #-16]!
  40f8f8:	ldr	w9, [x0]
  40f8fc:	mov	x29, sp
  40f900:	add	w9, w9, #0x3
  40f904:	and	x10, x9, #0xfffffffc
  40f908:	add	w9, w10, #0xc
  40f90c:	cmp	w9, w1
  40f910:	b.hi	40f93c <ferror@plt+0xd5ac>  // b.pmore
  40f914:	mov	w8, wzr
  40f918:	add	x10, x0, x10
  40f91c:	mov	w11, #0xc                   	// #12
  40f920:	strh	w2, [x10, #2]
  40f924:	strh	w11, [x10]
  40f928:	stur	x3, [x10, #4]
  40f92c:	str	w9, [x0]
  40f930:	mov	w0, w8
  40f934:	ldp	x29, x30, [sp], #16
  40f938:	ret
  40f93c:	adrp	x9, 422000 <ferror@plt+0x1fc70>
  40f940:	ldr	x9, [x9, #3992]
  40f944:	mov	w8, w1
  40f948:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f94c:	add	x1, x1, #0x43b
  40f950:	ldr	x0, [x9]
  40f954:	mov	w2, w8
  40f958:	bl	402360 <fprintf@plt>
  40f95c:	mov	w8, #0xffffffff            	// #-1
  40f960:	b	40f930 <ferror@plt+0xd5a0>
  40f964:	stp	x29, x30, [sp, #-64]!
  40f968:	stp	x20, x19, [sp, #48]
  40f96c:	mov	x19, x0
  40f970:	mov	x0, x3
  40f974:	str	x23, [sp, #16]
  40f978:	stp	x22, x21, [sp, #32]
  40f97c:	mov	x29, sp
  40f980:	mov	x20, x3
  40f984:	mov	w21, w2
  40f988:	mov	w22, w1
  40f98c:	bl	401de0 <strlen@plt>
  40f990:	ldr	w8, [x19]
  40f994:	add	w9, w0, #0x8
  40f998:	and	w9, w9, #0xfffffffc
  40f99c:	add	w8, w8, #0x3
  40f9a0:	and	x8, x8, #0xfffffffc
  40f9a4:	add	w23, w8, w9
  40f9a8:	cmp	w23, w22
  40f9ac:	b.hi	40f9f4 <ferror@plt+0xd664>  // b.pmore
  40f9b0:	add	w9, w0, #0x1
  40f9b4:	sxtw	x2, w9
  40f9b8:	add	x8, x19, x8
  40f9bc:	add	w9, w2, #0x4
  40f9c0:	strh	w21, [x8, #2]
  40f9c4:	strh	w9, [x8]
  40f9c8:	cbz	w2, 40f9d8 <ferror@plt+0xd648>
  40f9cc:	add	x0, x8, #0x4
  40f9d0:	mov	x1, x20
  40f9d4:	bl	401da0 <memcpy@plt>
  40f9d8:	mov	w0, wzr
  40f9dc:	str	w23, [x19]
  40f9e0:	ldp	x20, x19, [sp, #48]
  40f9e4:	ldp	x22, x21, [sp, #32]
  40f9e8:	ldr	x23, [sp, #16]
  40f9ec:	ldp	x29, x30, [sp], #64
  40f9f0:	ret
  40f9f4:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40f9f8:	ldr	x8, [x8, #3992]
  40f9fc:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40fa00:	add	x1, x1, #0x43b
  40fa04:	mov	w2, w22
  40fa08:	ldr	x0, [x8]
  40fa0c:	bl	402360 <fprintf@plt>
  40fa10:	mov	w0, #0xffffffff            	// #-1
  40fa14:	b	40f9e0 <ferror@plt+0xd650>
  40fa18:	stp	x29, x30, [sp, #-48]!
  40fa1c:	stp	x22, x21, [sp, #16]
  40fa20:	stp	x20, x19, [sp, #32]
  40fa24:	ldr	w9, [x0]
  40fa28:	add	w10, w3, #0x3
  40fa2c:	and	w22, w10, #0xfffffffc
  40fa30:	mov	x29, sp
  40fa34:	add	w9, w9, #0x3
  40fa38:	and	w9, w9, #0xfffffffc
  40fa3c:	add	w10, w9, w22
  40fa40:	cmp	w10, w1
  40fa44:	b.hi	40faac <ferror@plt+0xd71c>  // b.pmore
  40fa48:	mov	w20, w3
  40fa4c:	sxtw	x21, w20
  40fa50:	mov	x19, x0
  40fa54:	add	x0, x0, w9, uxtw
  40fa58:	mov	x1, x2
  40fa5c:	mov	x2, x21
  40fa60:	bl	401da0 <memcpy@plt>
  40fa64:	ldr	w8, [x19]
  40fa68:	sub	w2, w22, w20
  40fa6c:	mov	w1, wzr
  40fa70:	add	w8, w8, #0x3
  40fa74:	and	w8, w8, #0xfffffffc
  40fa78:	add	x8, x19, x8
  40fa7c:	add	x0, x8, x21
  40fa80:	bl	401fb0 <memset@plt>
  40fa84:	ldr	w8, [x19]
  40fa88:	mov	w0, wzr
  40fa8c:	add	w8, w8, #0x3
  40fa90:	and	w8, w8, #0xfffffffc
  40fa94:	add	w8, w8, w22
  40fa98:	str	w8, [x19]
  40fa9c:	ldp	x20, x19, [sp, #32]
  40faa0:	ldp	x22, x21, [sp, #16]
  40faa4:	ldp	x29, x30, [sp], #48
  40faa8:	ret
  40faac:	adrp	x9, 422000 <ferror@plt+0x1fc70>
  40fab0:	ldr	x9, [x9, #3992]
  40fab4:	mov	w8, w1
  40fab8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40fabc:	add	x1, x1, #0x46a
  40fac0:	ldr	x0, [x9]
  40fac4:	mov	w2, w8
  40fac8:	bl	402360 <fprintf@plt>
  40facc:	mov	w0, #0xffffffff            	// #-1
  40fad0:	b	40fa9c <ferror@plt+0xd70c>
  40fad4:	stp	x29, x30, [sp, #-32]!
  40fad8:	ldr	w9, [x0]
  40fadc:	str	x19, [sp, #16]
  40fae0:	mov	x29, sp
  40fae4:	add	w9, w9, #0x3
  40fae8:	and	w10, w9, #0xfffffffc
  40faec:	add	w9, w10, #0x4
  40faf0:	cmp	w9, w1
  40faf4:	add	x19, x0, x10
  40faf8:	b.hi	40fb1c <ferror@plt+0xd78c>  // b.pmore
  40fafc:	mov	w8, #0x4                   	// #4
  40fb00:	strh	w2, [x19, #2]
  40fb04:	strh	w8, [x19]
  40fb08:	str	w9, [x0]
  40fb0c:	mov	x0, x19
  40fb10:	ldr	x19, [sp, #16]
  40fb14:	ldp	x29, x30, [sp], #32
  40fb18:	ret
  40fb1c:	adrp	x9, 422000 <ferror@plt+0x1fc70>
  40fb20:	ldr	x9, [x9, #3992]
  40fb24:	mov	w8, w1
  40fb28:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40fb2c:	add	x1, x1, #0x43b
  40fb30:	ldr	x0, [x9]
  40fb34:	mov	w2, w8
  40fb38:	bl	402360 <fprintf@plt>
  40fb3c:	b	40fb0c <ferror@plt+0xd77c>
  40fb40:	ldr	w8, [x0]
  40fb44:	add	w9, w8, #0x3
  40fb48:	and	w9, w9, #0xfffc
  40fb4c:	add	w9, w0, w9
  40fb50:	sub	w9, w9, w1
  40fb54:	mov	w0, w8
  40fb58:	strh	w9, [x1]
  40fb5c:	ret
  40fb60:	stp	x29, x30, [sp, #-64]!
  40fb64:	stp	x22, x21, [sp, #32]
  40fb68:	stp	x20, x19, [sp, #48]
  40fb6c:	ldr	w8, [x0]
  40fb70:	add	w9, w4, #0x7
  40fb74:	and	w9, w9, #0xfffffffc
  40fb78:	str	x23, [sp, #16]
  40fb7c:	add	w8, w8, #0x3
  40fb80:	and	w8, w8, #0xfffffffc
  40fb84:	add	w23, w8, w9
  40fb88:	mov	w20, w2
  40fb8c:	mov	w22, w1
  40fb90:	mov	x21, x0
  40fb94:	cmp	w23, w1
  40fb98:	add	x19, x0, x8
  40fb9c:	mov	x29, sp
  40fba0:	b.hi	40fc08 <ferror@plt+0xd878>  // b.pmore
  40fba4:	add	w8, w4, #0x4
  40fba8:	strh	w20, [x19, #2]
  40fbac:	strh	w8, [x19]
  40fbb0:	cbz	w4, 40fbc4 <ferror@plt+0xd834>
  40fbb4:	sxtw	x2, w4
  40fbb8:	add	x0, x19, #0x4
  40fbbc:	mov	x1, x3
  40fbc0:	bl	401da0 <memcpy@plt>
  40fbc4:	str	w23, [x21]
  40fbc8:	add	w8, w23, #0x3
  40fbcc:	and	w9, w8, #0xfffffffc
  40fbd0:	add	w8, w9, #0x4
  40fbd4:	cmp	w8, w22
  40fbd8:	b.hi	40fc2c <ferror@plt+0xd89c>  // b.pmore
  40fbdc:	add	x9, x21, x9
  40fbe0:	mov	w10, #0x4                   	// #4
  40fbe4:	strh	w20, [x9, #2]
  40fbe8:	strh	w10, [x9]
  40fbec:	str	w8, [x21]
  40fbf0:	mov	x0, x19
  40fbf4:	ldp	x20, x19, [sp, #48]
  40fbf8:	ldp	x22, x21, [sp, #32]
  40fbfc:	ldr	x23, [sp, #16]
  40fc00:	ldp	x29, x30, [sp], #64
  40fc04:	ret
  40fc08:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40fc0c:	ldr	x8, [x8, #3992]
  40fc10:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40fc14:	add	x1, x1, #0x43b
  40fc18:	mov	w2, w22
  40fc1c:	ldr	x0, [x8]
  40fc20:	bl	402360 <fprintf@plt>
  40fc24:	ldr	w23, [x21]
  40fc28:	b	40fbc8 <ferror@plt+0xd838>
  40fc2c:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40fc30:	ldr	x8, [x8, #3992]
  40fc34:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40fc38:	add	x1, x1, #0x43b
  40fc3c:	mov	w2, w22
  40fc40:	ldr	x0, [x8]
  40fc44:	bl	402360 <fprintf@plt>
  40fc48:	b	40fbf0 <ferror@plt+0xd860>
  40fc4c:	ldrh	w9, [x1]
  40fc50:	ldr	w8, [x0]
  40fc54:	add	w9, w9, #0x3
  40fc58:	add	w10, w8, #0x3
  40fc5c:	and	x9, x9, #0x1fffc
  40fc60:	and	w10, w10, #0xfffffffc
  40fc64:	add	x9, x1, x9
  40fc68:	add	w10, w0, w10
  40fc6c:	sub	w11, w10, w1
  40fc70:	sub	w10, w10, w9
  40fc74:	mov	w0, w8
  40fc78:	strh	w11, [x1]
  40fc7c:	strh	w10, [x9]
  40fc80:	ret
  40fc84:	stp	x29, x30, [sp, #-16]!
  40fc88:	ldrh	w9, [x0]
  40fc8c:	mov	x29, sp
  40fc90:	add	w9, w9, #0x3
  40fc94:	and	x9, x9, #0x1fffc
  40fc98:	add	w10, w9, #0x8
  40fc9c:	cmp	w10, w1
  40fca0:	b.hi	40fcd8 <ferror@plt+0xd948>  // b.pmore
  40fca4:	add	x9, x0, x9
  40fca8:	mov	w10, #0x8                   	// #8
  40fcac:	strh	w2, [x9, #2]
  40fcb0:	strh	w10, [x9]
  40fcb4:	str	w3, [x9, #4]
  40fcb8:	ldrh	w9, [x0]
  40fcbc:	mov	w8, wzr
  40fcc0:	add	w9, w9, #0xb
  40fcc4:	and	w9, w9, #0xfffc
  40fcc8:	strh	w9, [x0]
  40fccc:	mov	w0, w8
  40fcd0:	ldp	x29, x30, [sp], #16
  40fcd4:	ret
  40fcd8:	adrp	x9, 422000 <ferror@plt+0x1fc70>
  40fcdc:	ldr	x9, [x9, #3992]
  40fce0:	mov	w8, w1
  40fce4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40fce8:	add	x1, x1, #0x498
  40fcec:	ldr	x0, [x9]
  40fcf0:	mov	w2, w8
  40fcf4:	bl	402360 <fprintf@plt>
  40fcf8:	mov	w8, #0xffffffff            	// #-1
  40fcfc:	b	40fccc <ferror@plt+0xd93c>
  40fd00:	stp	x29, x30, [sp, #-32]!
  40fd04:	stp	x20, x19, [sp, #16]
  40fd08:	ldrh	w9, [x0]
  40fd0c:	add	w10, w4, #0x7
  40fd10:	and	w20, w10, #0xfffffffc
  40fd14:	mov	x29, sp
  40fd18:	add	w9, w9, #0x3
  40fd1c:	and	x9, x9, #0x1fffc
  40fd20:	add	w10, w9, w20
  40fd24:	cmp	w10, w1
  40fd28:	b.hi	40fd78 <ferror@plt+0xd9e8>  // b.pmore
  40fd2c:	mov	x19, x0
  40fd30:	add	x8, x0, x9
  40fd34:	add	w9, w4, #0x4
  40fd38:	strh	w2, [x8, #2]
  40fd3c:	strh	w9, [x8]
  40fd40:	cbz	w4, 40fd54 <ferror@plt+0xd9c4>
  40fd44:	sxtw	x2, w4
  40fd48:	add	x0, x8, #0x4
  40fd4c:	mov	x1, x3
  40fd50:	bl	401da0 <memcpy@plt>
  40fd54:	ldrh	w8, [x19]
  40fd58:	mov	w0, wzr
  40fd5c:	add	w8, w8, #0x3
  40fd60:	and	w8, w8, #0xfffc
  40fd64:	add	w8, w8, w20
  40fd68:	strh	w8, [x19]
  40fd6c:	ldp	x20, x19, [sp, #16]
  40fd70:	ldp	x29, x30, [sp], #32
  40fd74:	ret
  40fd78:	adrp	x9, 422000 <ferror@plt+0x1fc70>
  40fd7c:	ldr	x9, [x9, #3992]
  40fd80:	mov	w8, w1
  40fd84:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40fd88:	add	x1, x1, #0x4cd
  40fd8c:	ldr	x0, [x9]
  40fd90:	mov	w2, w8
  40fd94:	bl	402360 <fprintf@plt>
  40fd98:	mov	w0, #0xffffffff            	// #-1
  40fd9c:	b	40fd6c <ferror@plt+0xd9dc>
  40fda0:	stp	x29, x30, [sp, #-16]!
  40fda4:	ldrh	w9, [x0]
  40fda8:	mov	x29, sp
  40fdac:	add	w9, w9, #0x3
  40fdb0:	and	x9, x9, #0x1fffc
  40fdb4:	add	w10, w9, #0x8
  40fdb8:	cmp	w10, w1
  40fdbc:	b.hi	40fdf4 <ferror@plt+0xda64>  // b.pmore
  40fdc0:	add	x9, x0, x9
  40fdc4:	mov	w10, #0x5                   	// #5
  40fdc8:	strh	w2, [x9, #2]
  40fdcc:	strh	w10, [x9]
  40fdd0:	strb	w3, [x9, #4]
  40fdd4:	ldrh	w9, [x0]
  40fdd8:	mov	w8, wzr
  40fddc:	add	w9, w9, #0xb
  40fde0:	and	w9, w9, #0xfffc
  40fde4:	strh	w9, [x0]
  40fde8:	mov	w0, w8
  40fdec:	ldp	x29, x30, [sp], #16
  40fdf0:	ret
  40fdf4:	adrp	x9, 422000 <ferror@plt+0x1fc70>
  40fdf8:	ldr	x9, [x9, #3992]
  40fdfc:	mov	w8, w1
  40fe00:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40fe04:	add	x1, x1, #0x4cd
  40fe08:	ldr	x0, [x9]
  40fe0c:	mov	w2, w8
  40fe10:	bl	402360 <fprintf@plt>
  40fe14:	mov	w8, #0xffffffff            	// #-1
  40fe18:	b	40fde8 <ferror@plt+0xda58>
  40fe1c:	stp	x29, x30, [sp, #-16]!
  40fe20:	ldrh	w9, [x0]
  40fe24:	mov	x29, sp
  40fe28:	add	w9, w9, #0x3
  40fe2c:	and	x9, x9, #0x1fffc
  40fe30:	add	w10, w9, #0x8
  40fe34:	cmp	w10, w1
  40fe38:	b.hi	40fe70 <ferror@plt+0xdae0>  // b.pmore
  40fe3c:	add	x9, x0, x9
  40fe40:	mov	w10, #0x6                   	// #6
  40fe44:	strh	w2, [x9, #2]
  40fe48:	strh	w10, [x9]
  40fe4c:	strh	w3, [x9, #4]
  40fe50:	ldrh	w9, [x0]
  40fe54:	mov	w8, wzr
  40fe58:	add	w9, w9, #0xb
  40fe5c:	and	w9, w9, #0xfffc
  40fe60:	strh	w9, [x0]
  40fe64:	mov	w0, w8
  40fe68:	ldp	x29, x30, [sp], #16
  40fe6c:	ret
  40fe70:	adrp	x9, 422000 <ferror@plt+0x1fc70>
  40fe74:	ldr	x9, [x9, #3992]
  40fe78:	mov	w8, w1
  40fe7c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40fe80:	add	x1, x1, #0x4cd
  40fe84:	ldr	x0, [x9]
  40fe88:	mov	w2, w8
  40fe8c:	bl	402360 <fprintf@plt>
  40fe90:	mov	w8, #0xffffffff            	// #-1
  40fe94:	b	40fe64 <ferror@plt+0xdad4>
  40fe98:	stp	x29, x30, [sp, #-16]!
  40fe9c:	ldrh	w9, [x0]
  40fea0:	mov	x29, sp
  40fea4:	add	w9, w9, #0x3
  40fea8:	and	x9, x9, #0x1fffc
  40feac:	add	w10, w9, #0xc
  40feb0:	cmp	w10, w1
  40feb4:	b.hi	40feec <ferror@plt+0xdb5c>  // b.pmore
  40feb8:	add	x9, x0, x9
  40febc:	mov	w10, #0xc                   	// #12
  40fec0:	strh	w2, [x9, #2]
  40fec4:	strh	w10, [x9]
  40fec8:	stur	x3, [x9, #4]
  40fecc:	ldrh	w9, [x0]
  40fed0:	mov	w8, wzr
  40fed4:	add	w9, w9, #0xf
  40fed8:	and	w9, w9, #0xfffc
  40fedc:	strh	w9, [x0]
  40fee0:	mov	w0, w8
  40fee4:	ldp	x29, x30, [sp], #16
  40fee8:	ret
  40feec:	adrp	x9, 422000 <ferror@plt+0x1fc70>
  40fef0:	ldr	x9, [x9, #3992]
  40fef4:	mov	w8, w1
  40fef8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40fefc:	add	x1, x1, #0x4cd
  40ff00:	ldr	x0, [x9]
  40ff04:	mov	w2, w8
  40ff08:	bl	402360 <fprintf@plt>
  40ff0c:	mov	w8, #0xffffffff            	// #-1
  40ff10:	b	40fee0 <ferror@plt+0xdb50>
  40ff14:	stp	x29, x30, [sp, #-32]!
  40ff18:	ldrh	w9, [x0]
  40ff1c:	str	x19, [sp, #16]
  40ff20:	mov	x29, sp
  40ff24:	add	w9, w9, #0x3
  40ff28:	and	x9, x9, #0x1fffc
  40ff2c:	add	w10, w9, #0x4
  40ff30:	cmp	w10, w1
  40ff34:	add	x19, x0, x9
  40ff38:	b.hi	40ff74 <ferror@plt+0xdbe4>  // b.pmore
  40ff3c:	mov	w8, #0x4                   	// #4
  40ff40:	strh	w2, [x19, #2]
  40ff44:	strh	w8, [x19]
  40ff48:	ldrh	w8, [x0]
  40ff4c:	add	w8, w8, #0x7
  40ff50:	and	w8, w8, #0xfffc
  40ff54:	strh	w8, [x0]
  40ff58:	ldrh	w8, [x19, #2]
  40ff5c:	mov	x0, x19
  40ff60:	orr	w8, w8, #0x8000
  40ff64:	strh	w8, [x19, #2]
  40ff68:	ldr	x19, [sp, #16]
  40ff6c:	ldp	x29, x30, [sp], #32
  40ff70:	ret
  40ff74:	adrp	x9, 422000 <ferror@plt+0x1fc70>
  40ff78:	ldr	x9, [x9, #3992]
  40ff7c:	mov	w8, w1
  40ff80:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40ff84:	add	x1, x1, #0x4cd
  40ff88:	ldr	x0, [x9]
  40ff8c:	mov	w2, w8
  40ff90:	bl	402360 <fprintf@plt>
  40ff94:	b	40ff58 <ferror@plt+0xdbc8>
  40ff98:	ldrh	w8, [x0]
  40ff9c:	add	w8, w8, #0x3
  40ffa0:	and	w8, w8, #0xfffc
  40ffa4:	add	w8, w0, w8
  40ffa8:	sub	w8, w8, w1
  40ffac:	strh	w8, [x1]
  40ffb0:	ldrh	w0, [x0]
  40ffb4:	ret
  40ffb8:	stp	x29, x30, [sp, #-48]!
  40ffbc:	add	w8, w1, #0x1
  40ffc0:	stp	x22, x21, [sp, #16]
  40ffc4:	stp	x20, x19, [sp, #32]
  40ffc8:	mov	x20, x2
  40ffcc:	mov	w21, w1
  40ffd0:	sbfiz	x2, x8, #3, #32
  40ffd4:	mov	w1, wzr
  40ffd8:	mov	x29, sp
  40ffdc:	mov	w19, w3
  40ffe0:	mov	x22, x0
  40ffe4:	bl	401fb0 <memset@plt>
  40ffe8:	cmp	w19, #0x4
  40ffec:	b.ge	410040 <ferror@plt+0xdcb0>  // b.tcont
  40fff0:	cbz	w19, 410014 <ferror@plt+0xdc84>
  40fff4:	ldrh	w3, [x20]
  40fff8:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  40fffc:	ldr	x8, [x8, #3992]
  410000:	adrp	x1, 412000 <ferror@plt+0xfc70>
  410004:	add	x1, x1, #0x502
  410008:	mov	w2, w19
  41000c:	ldr	x0, [x8]
  410010:	bl	402360 <fprintf@plt>
  410014:	ldp	x20, x19, [sp, #32]
  410018:	ldp	x22, x21, [sp, #16]
  41001c:	mov	w0, wzr
  410020:	ldp	x29, x30, [sp], #48
  410024:	ret
  410028:	add	w8, w3, #0x3
  41002c:	and	x8, x8, #0x1fffc
  410030:	sub	w19, w19, w8
  410034:	cmp	w19, #0x3
  410038:	add	x20, x20, x8
  41003c:	b.le	40fff0 <ferror@plt+0xdc60>
  410040:	ldrh	w3, [x20]
  410044:	cmp	x3, #0x4
  410048:	b.cc	40fff8 <ferror@plt+0xdc68>  // b.lo, b.ul, b.last
  41004c:	cmp	w19, w3
  410050:	b.lt	40fff8 <ferror@plt+0xdc68>  // b.tstop
  410054:	ldrh	w8, [x20, #2]
  410058:	cmp	w8, w21
  41005c:	b.gt	410028 <ferror@plt+0xdc98>
  410060:	ldr	x9, [x22, x8, lsl #3]
  410064:	cbnz	x9, 410028 <ferror@plt+0xdc98>
  410068:	str	x20, [x22, x8, lsl #3]
  41006c:	b	410028 <ferror@plt+0xdc98>
  410070:	stp	x29, x30, [sp, #-64]!
  410074:	add	w8, w1, #0x1
  410078:	stp	x22, x21, [sp, #32]
  41007c:	stp	x20, x19, [sp, #48]
  410080:	mov	x20, x2
  410084:	mov	w21, w1
  410088:	sbfiz	x2, x8, #3, #32
  41008c:	mov	w1, wzr
  410090:	str	x23, [sp, #16]
  410094:	mov	x29, sp
  410098:	mov	w23, w4
  41009c:	mov	w19, w3
  4100a0:	mov	x22, x0
  4100a4:	bl	401fb0 <memset@plt>
  4100a8:	cmp	w19, #0x4
  4100ac:	b.lt	410108 <ferror@plt+0xdd78>  // b.tstop
  4100b0:	mvn	w8, w23
  4100b4:	b	4100d0 <ferror@plt+0xdd40>
  4100b8:	add	w9, w3, #0x3
  4100bc:	and	x9, x9, #0x1fffc
  4100c0:	sub	w19, w19, w9
  4100c4:	cmp	w19, #0x3
  4100c8:	add	x20, x20, x9
  4100cc:	b.le	410108 <ferror@plt+0xdd78>
  4100d0:	ldrh	w3, [x20]
  4100d4:	cmp	x3, #0x4
  4100d8:	b.cc	410110 <ferror@plt+0xdd80>  // b.lo, b.ul, b.last
  4100dc:	cmp	w19, w3
  4100e0:	b.lt	410110 <ferror@plt+0xdd80>  // b.tstop
  4100e4:	ldrh	w9, [x20, #2]
  4100e8:	and	w9, w9, w8
  4100ec:	cmp	w21, w9, uxth
  4100f0:	b.lt	4100b8 <ferror@plt+0xdd28>  // b.tstop
  4100f4:	and	x9, x9, #0xffff
  4100f8:	ldr	x10, [x22, x9, lsl #3]
  4100fc:	cbnz	x10, 4100b8 <ferror@plt+0xdd28>
  410100:	str	x20, [x22, x9, lsl #3]
  410104:	b	4100b8 <ferror@plt+0xdd28>
  410108:	cbz	w19, 41012c <ferror@plt+0xdd9c>
  41010c:	ldrh	w3, [x20]
  410110:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  410114:	ldr	x8, [x8, #3992]
  410118:	adrp	x1, 412000 <ferror@plt+0xfc70>
  41011c:	add	x1, x1, #0x502
  410120:	mov	w2, w19
  410124:	ldr	x0, [x8]
  410128:	bl	402360 <fprintf@plt>
  41012c:	ldp	x20, x19, [sp, #48]
  410130:	ldp	x22, x21, [sp, #32]
  410134:	ldr	x23, [sp, #16]
  410138:	mov	w0, wzr
  41013c:	ldp	x29, x30, [sp], #64
  410140:	ret
  410144:	stp	x29, x30, [sp, #-16]!
  410148:	cmp	w2, #0x4
  41014c:	mov	x29, sp
  410150:	b.lt	41018c <ferror@plt+0xddfc>  // b.tstop
  410154:	ldrh	w3, [x1]
  410158:	cmp	x3, #0x4
  41015c:	b.cc	410194 <ferror@plt+0xde04>  // b.lo, b.ul, b.last
  410160:	cmp	w2, w3
  410164:	b.lt	410194 <ferror@plt+0xde04>  // b.tstop
  410168:	ldrh	w8, [x1, #2]
  41016c:	cmp	w8, w0
  410170:	b.eq	4101b0 <ferror@plt+0xde20>  // b.none
  410174:	add	w8, w3, #0x3
  410178:	and	x8, x8, #0x1fffc
  41017c:	sub	w2, w2, w8
  410180:	cmp	w2, #0x3
  410184:	add	x1, x1, x8
  410188:	b.gt	410154 <ferror@plt+0xddc4>
  41018c:	cbz	w2, 4101ac <ferror@plt+0xde1c>
  410190:	ldrh	w3, [x1]
  410194:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  410198:	ldr	x8, [x8, #3992]
  41019c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4101a0:	add	x1, x1, #0x502
  4101a4:	ldr	x0, [x8]
  4101a8:	bl	402360 <fprintf@plt>
  4101ac:	mov	x1, xzr
  4101b0:	mov	x0, x1
  4101b4:	ldp	x29, x30, [sp], #16
  4101b8:	ret
  4101bc:	stp	x29, x30, [sp, #-64]!
  4101c0:	stp	x22, x21, [sp, #32]
  4101c4:	stp	x20, x19, [sp, #48]
  4101c8:	ldrh	w8, [x2]
  4101cc:	str	x23, [sp, #16]
  4101d0:	mov	x29, sp
  4101d4:	sub	x8, x8, #0x4
  4101d8:	cmp	x8, w3, sxtw
  4101dc:	b.cs	4101e8 <ferror@plt+0xde58>  // b.hs, b.nlast
  4101e0:	mov	w0, #0xffffffff            	// #-1
  4101e4:	b	410270 <ferror@plt+0xdee0>
  4101e8:	add	w9, w3, #0x3
  4101ec:	and	x9, x9, #0xfffffffc
  4101f0:	add	x10, x9, #0x4
  4101f4:	mov	w20, w1
  4101f8:	mov	x21, x0
  4101fc:	cmp	x8, x10
  410200:	b.cs	41021c <ferror@plt+0xde8c>  // b.hs, b.nlast
  410204:	add	w8, w20, #0x1
  410208:	sbfiz	x2, x8, #3, #32
  41020c:	mov	x0, x21
  410210:	mov	w1, wzr
  410214:	bl	401fb0 <memset@plt>
  410218:	b	41026c <ferror@plt+0xdedc>
  41021c:	add	x8, x2, x9
  410220:	ldrh	w23, [x8, #4]
  410224:	add	w9, w20, #0x1
  410228:	sbfiz	x2, x9, #3, #32
  41022c:	mov	x0, x21
  410230:	mov	w1, wzr
  410234:	add	x22, x8, #0x8
  410238:	sub	w19, w23, #0x4
  41023c:	bl	401fb0 <memset@plt>
  410240:	cmp	w23, #0x8
  410244:	b.cs	41029c <ferror@plt+0xdf0c>  // b.hs, b.nlast
  410248:	cbz	w19, 41026c <ferror@plt+0xdedc>
  41024c:	ldrh	w3, [x22]
  410250:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  410254:	ldr	x8, [x8, #3992]
  410258:	adrp	x1, 412000 <ferror@plt+0xfc70>
  41025c:	add	x1, x1, #0x502
  410260:	mov	w2, w19
  410264:	ldr	x0, [x8]
  410268:	bl	402360 <fprintf@plt>
  41026c:	mov	w0, wzr
  410270:	ldp	x20, x19, [sp, #48]
  410274:	ldp	x22, x21, [sp, #32]
  410278:	ldr	x23, [sp, #16]
  41027c:	ldp	x29, x30, [sp], #64
  410280:	ret
  410284:	add	w8, w3, #0x3
  410288:	and	x8, x8, #0x1fffc
  41028c:	sub	w19, w19, w8
  410290:	cmp	w19, #0x3
  410294:	add	x22, x22, x8
  410298:	b.le	410248 <ferror@plt+0xdeb8>
  41029c:	ldrh	w3, [x22]
  4102a0:	cmp	x3, #0x4
  4102a4:	b.cc	410250 <ferror@plt+0xdec0>  // b.lo, b.ul, b.last
  4102a8:	cmp	w19, w3
  4102ac:	b.lt	410250 <ferror@plt+0xdec0>  // b.tstop
  4102b0:	ldrh	w8, [x22, #2]
  4102b4:	cmp	w8, w20
  4102b8:	b.gt	410284 <ferror@plt+0xdef4>
  4102bc:	ldr	x9, [x21, x8, lsl #3]
  4102c0:	cbnz	x9, 410284 <ferror@plt+0xdef4>
  4102c4:	str	x22, [x21, x8, lsl #3]
  4102c8:	b	410284 <ferror@plt+0xdef4>
  4102cc:	stp	x29, x30, [sp, #-64]!
  4102d0:	stp	x24, x23, [sp, #16]
  4102d4:	stp	x22, x21, [sp, #32]
  4102d8:	stp	x20, x19, [sp, #48]
  4102dc:	ldr	x24, [x1, #16]
  4102e0:	mov	x19, x2
  4102e4:	mov	w2, #0x22                  	// #34
  4102e8:	mov	x29, sp
  4102ec:	mov	x21, x1
  4102f0:	mov	w22, w0
  4102f4:	stp	xzr, xzr, [x24]
  4102f8:	bl	410390 <ferror@plt+0xe000>
  4102fc:	mov	w20, w0
  410300:	tbnz	w0, #31, 410350 <ferror@plt+0xdfc0>
  410304:	cmp	w20, #0x8, lsl #12
  410308:	mov	w8, #0x8000                	// #32768
  41030c:	csel	w20, w20, w8, gt
  410310:	mov	x0, x20
  410314:	bl	401f50 <malloc@plt>
  410318:	cbz	x0, 410368 <ferror@plt+0xdfd8>
  41031c:	mov	x23, x0
  410320:	stp	x0, x20, [x24]
  410324:	mov	w0, w22
  410328:	mov	x1, x21
  41032c:	mov	w2, wzr
  410330:	bl	410390 <ferror@plt+0xe000>
  410334:	mov	w20, w0
  410338:	tbnz	w0, #31, 410348 <ferror@plt+0xdfb8>
  41033c:	cbz	x19, 410348 <ferror@plt+0xdfb8>
  410340:	str	x23, [x19]
  410344:	b	410350 <ferror@plt+0xdfc0>
  410348:	mov	x0, x23
  41034c:	bl	402140 <free@plt>
  410350:	mov	w0, w20
  410354:	ldp	x20, x19, [sp, #48]
  410358:	ldp	x22, x21, [sp, #32]
  41035c:	ldp	x24, x23, [sp, #16]
  410360:	ldp	x29, x30, [sp], #64
  410364:	ret
  410368:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  41036c:	ldr	x8, [x8, #3992]
  410370:	adrp	x0, 412000 <ferror@plt+0xfc70>
  410374:	add	x0, x0, #0x54c
  410378:	mov	w1, #0x20                  	// #32
  41037c:	ldr	x3, [x8]
  410380:	mov	w2, #0x1                   	// #1
  410384:	bl	4021b0 <fwrite@plt>
  410388:	mov	w20, #0xfffffff4            	// #-12
  41038c:	b	410350 <ferror@plt+0xdfc0>
  410390:	stp	x29, x30, [sp, #-48]!
  410394:	stp	x22, x21, [sp, #16]
  410398:	stp	x20, x19, [sp, #32]
  41039c:	mov	x29, sp
  4103a0:	mov	w20, w2
  4103a4:	mov	x21, x1
  4103a8:	mov	w22, w0
  4103ac:	bl	401dc0 <recvmsg@plt>
  4103b0:	tbnz	w0, #31, 4103e0 <ferror@plt+0xe050>
  4103b4:	cbnz	w0, 410444 <ferror@plt+0xe0b4>
  4103b8:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  4103bc:	ldr	x8, [x8, #3992]
  4103c0:	adrp	x0, 412000 <ferror@plt+0xfc70>
  4103c4:	add	x0, x0, #0x357
  4103c8:	mov	w1, #0xf                   	// #15
  4103cc:	ldr	x3, [x8]
  4103d0:	mov	w2, #0x1                   	// #1
  4103d4:	bl	4021b0 <fwrite@plt>
  4103d8:	mov	w0, #0xffffffc3            	// #-61
  4103dc:	b	410444 <ferror@plt+0xe0b4>
  4103e0:	bl	402300 <__errno_location@plt>
  4103e4:	mov	x19, x0
  4103e8:	b	410400 <ferror@plt+0xe070>
  4103ec:	mov	w0, w22
  4103f0:	mov	x1, x21
  4103f4:	mov	w2, w20
  4103f8:	bl	401dc0 <recvmsg@plt>
  4103fc:	tbz	w0, #31, 4103b4 <ferror@plt+0xe024>
  410400:	ldr	w0, [x19]
  410404:	cmp	w0, #0xb
  410408:	b.eq	4103ec <ferror@plt+0xe05c>  // b.none
  41040c:	cmp	w0, #0x4
  410410:	b.eq	4103ec <ferror@plt+0xe05c>  // b.none
  410414:	adrp	x8, 422000 <ferror@plt+0x1fc70>
  410418:	ldr	x8, [x8, #3992]
  41041c:	ldr	x20, [x8]
  410420:	bl	402050 <strerror@plt>
  410424:	ldr	w3, [x19]
  410428:	adrp	x1, 412000 <ferror@plt+0xfc70>
  41042c:	mov	x2, x0
  410430:	add	x1, x1, #0x338
  410434:	mov	x0, x20
  410438:	bl	402360 <fprintf@plt>
  41043c:	ldr	w8, [x19]
  410440:	neg	w0, w8
  410444:	ldp	x20, x19, [sp, #32]
  410448:	ldp	x22, x21, [sp, #16]
  41044c:	ldp	x29, x30, [sp], #48
  410450:	ret
  410454:	nop
  410458:	stp	x29, x30, [sp, #-64]!
  41045c:	mov	x29, sp
  410460:	stp	x19, x20, [sp, #16]
  410464:	adrp	x20, 422000 <ferror@plt+0x1fc70>
  410468:	add	x20, x20, #0xd18
  41046c:	stp	x21, x22, [sp, #32]
  410470:	adrp	x21, 422000 <ferror@plt+0x1fc70>
  410474:	add	x21, x21, #0xd10
  410478:	sub	x20, x20, x21
  41047c:	mov	w22, w0
  410480:	stp	x23, x24, [sp, #48]
  410484:	mov	x23, x1
  410488:	mov	x24, x2
  41048c:	bl	401d68 <memcpy@plt-0x38>
  410490:	cmp	xzr, x20, asr #3
  410494:	b.eq	4104c0 <ferror@plt+0xe130>  // b.none
  410498:	asr	x20, x20, #3
  41049c:	mov	x19, #0x0                   	// #0
  4104a0:	ldr	x3, [x21, x19, lsl #3]
  4104a4:	mov	x2, x24
  4104a8:	add	x19, x19, #0x1
  4104ac:	mov	x1, x23
  4104b0:	mov	w0, w22
  4104b4:	blr	x3
  4104b8:	cmp	x20, x19
  4104bc:	b.ne	4104a0 <ferror@plt+0xe110>  // b.any
  4104c0:	ldp	x19, x20, [sp, #16]
  4104c4:	ldp	x21, x22, [sp, #32]
  4104c8:	ldp	x23, x24, [sp, #48]
  4104cc:	ldp	x29, x30, [sp], #64
  4104d0:	ret
  4104d4:	nop
  4104d8:	ret

Disassembly of section .fini:

00000000004104dc <.fini>:
  4104dc:	stp	x29, x30, [sp, #-16]!
  4104e0:	mov	x29, sp
  4104e4:	ldp	x29, x30, [sp], #16
  4104e8:	ret
