# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LANT_INV.srcs/sources_1/new/LANT.vhd" \
"../../../../LANT_INV.srcs/sim_1/new/LANT_SIM.vhd" \

# Do not sort compile order
nosort
