# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Minisys-1_2.srcs/sources_1/ip/cpuclk" \
"../../../../Minisys-1_2.ip_user_files/ip/ram/sim/ram.v" \
"../../../../Minisys-1_2.srcs/sources_1/imports/minisys/dmemory32.v" \
"../../../../Minisys-1_2.srcs/sim_1/imports/sim/ram_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
