\doxysubsubsubsection{IOPORT Clock Sleep Enable Disable}
\hypertarget{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable}{}\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable}\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}


Enable or disable the IOPORT clock during Low Power (Sleep) mode.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gaff8820b47bd3764e7cded76b9368460b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad799b65b7798bd3dc696561e5031bfc0}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga0e718efc965ab07752cd865c3f33551a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c607984a85e8c8fbd461b872fb083a}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gac62505cc695d985fcf18ca1fd2f1a421}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3221e83e38ff2188b801dacba7fb84f7}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga5f04963ee5709230888d50574008372f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e4f54aea2f3c1f14a9159323723701}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gac520a0043affccd819818a11b19523a2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8029baefa5f18bdfea6aa4a553805401}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gad6753edbd9047eeac39ae4f234642942}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad799b65b7798bd3dc696561e5031bfc0}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga0a20ad851a2ef9e1ccdbf280dcd1dc44}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c607984a85e8c8fbd461b872fb083a}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga293f9870ba631d23f8011bad12420f83}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3221e83e38ff2188b801dacba7fb84f7}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga8520028c77aa2ecdd497c313665fa381}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e4f54aea2f3c1f14a9159323723701}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga035d018d1c3984de9cc06dcb661fff60}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8029baefa5f18bdfea6aa4a553805401}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Enable or disable the IOPORT clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
IOPORT clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gad6753edbd9047eeac39ae4f234642942}\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gad6753edbd9047eeac39ae4f234642942} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad799b65b7798bd3dc696561e5031bfc0}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN}})}

\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gaff8820b47bd3764e7cded76b9368460b}\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gaff8820b47bd3764e7cded76b9368460b} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad799b65b7798bd3dc696561e5031bfc0}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN}})}

\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga0a20ad851a2ef9e1ccdbf280dcd1dc44}\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga0a20ad851a2ef9e1ccdbf280dcd1dc44} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c607984a85e8c8fbd461b872fb083a}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN}})}

\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga0e718efc965ab07752cd865c3f33551a}\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga0e718efc965ab07752cd865c3f33551a} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c607984a85e8c8fbd461b872fb083a}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN}})}

\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga293f9870ba631d23f8011bad12420f83}\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga293f9870ba631d23f8011bad12420f83} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3221e83e38ff2188b801dacba7fb84f7}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN}})}

\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gac62505cc695d985fcf18ca1fd2f1a421}\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gac62505cc695d985fcf18ca1fd2f1a421} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3221e83e38ff2188b801dacba7fb84f7}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN}})}

\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga8520028c77aa2ecdd497c313665fa381}\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga8520028c77aa2ecdd497c313665fa381} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e4f54aea2f3c1f14a9159323723701}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN}})}

\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga5f04963ee5709230888d50574008372f}\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga5f04963ee5709230888d50574008372f} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e4f54aea2f3c1f14a9159323723701}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN}})}

\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga035d018d1c3984de9cc06dcb661fff60}\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga035d018d1c3984de9cc06dcb661fff60} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8029baefa5f18bdfea6aa4a553805401}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN}})}

\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gac520a0043affccd819818a11b19523a2}\label{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gac520a0043affccd819818a11b19523a2} 
\index{IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}!\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE}!IOPORT Clock Sleep Enable Disable@{IOPORT Clock Sleep Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8029baefa5f18bdfea6aa4a553805401}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN}})}

