// Seed: 2368751936
module module_0 (
    input  uwire id_0,
    output uwire id_1
);
  wire id_3, id_4, id_5;
endmodule
module module_1 (
    output tri id_0
    , id_59,
    input wor id_1,
    input wor id_2
    , id_60,
    input wor id_3
    , id_61 = 1,
    input supply1 id_4,
    output tri1 id_5,
    output tri0 id_6,
    output tri1 id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri1 id_10,
    input wand id_11,
    input supply1 id_12,
    input tri1 id_13,
    input uwire id_14,
    output supply1 id_15,
    input wand id_16,
    input uwire id_17,
    input wire id_18,
    output tri1 id_19,
    input wire id_20,
    output wire id_21,
    output supply1 id_22,
    input tri1 id_23,
    input tri1 id_24,
    input wor id_25,
    input wor id_26,
    input uwire id_27,
    input tri1 id_28,
    input supply1 id_29,
    input wor id_30,
    input wor id_31,
    input supply0 id_32,
    input tri id_33,
    output tri0 id_34,
    input tri0 id_35,
    input tri0 id_36,
    output tri0 id_37
    , id_62,
    output wire id_38,
    inout tri id_39,
    input wor id_40,
    output wand id_41,
    input tri0 id_42,
    output tri id_43,
    input tri0 id_44,
    input tri1 id_45,
    output supply0 id_46,
    input tri0 id_47,
    output tri1 id_48,
    input wire id_49,
    input tri1 id_50,
    input tri0 id_51,
    input wand id_52,
    input supply1 id_53,
    output supply1 id_54,
    input supply1 id_55,
    input wand id_56,
    input wire id_57
);
  wire id_63;
  wire id_64;
  wire id_65, id_66, id_67;
  module_0(
      id_40, id_39
  );
  assign id_59 = 1;
endmodule
