// Seed: 1931594130
module module_0 (
    input  id_0,
    output id_1
);
  logic id_2;
  logic id_3;
  assign id_3 = 1'h0;
  logic id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input id_23;
  input id_22;
  output id_21;
  output id_20;
  inout id_19;
  output id_18;
  output id_17;
  input id_16;
  input id_15;
  output id_14;
  input id_13;
  inout id_12;
  input id_11;
  inout id_10;
  inout id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  inout id_4;
  output id_3;
  input id_2;
  inout id_1;
  logic id_24;
  type_28(
      {id_15, 1'b0}, id_10, 1, id_4[1], 1
  );
  logic id_25;
  type_0 id_26 (
      .id_0(1),
      .id_1(1),
      .id_2(id_2),
      .id_3(id_22),
      .id_4(1),
      .id_5(id_4),
      .id_6(id_0)
  );
  assign id_14[1==1] = id_11;
endmodule
