$date
  Sun Apr  4 10:43:43 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux_tb $end
$var reg 1 ! a_tb $end
$var reg 1 " b_tb $end
$var reg 1 # sel_tb $end
$var reg 1 $ sal_tb $end
$scope module dut $end
$var reg 1 % a_i $end
$var reg 1 & b_i $end
$var reg 1 ' sel_i $end
$var reg 1 ( sal_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
0#
0$
1%
0&
0'
0(
#10000000
0!
0%
#20000000
1"
1$
1&
1(
#30000000
1#
0$
1'
0(
#50000000
1!
1$
1%
1(
#60000000
0#
0'
#70000000
0"
0$
0&
0(
#90000000
1#
1$
1'
1(
#100000000
1"
1&
#120000000
0#
0'
