"E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/bcd_1bit.vhd=work"
"E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/detector.vhd=work"
"E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/somador_bcd.vhd=work"
"E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/sum_tb.vhd=work"
"E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/detector_always.vhd=work"
"E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/somador_bcd_always.vhd=work"
"E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/somador_bcd_always_tb.vhd=work"
