INFO: [VRFC 10-163] Analyzing VHDL file "G:/eda-project/double_ov5640/double_ov5640.ip_user_files/bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_vdma_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/eda-project/double_ov5640/double_ov5640.ip_user_files/bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_v_tc_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/eda-project/double_ov5640/double_ov5640.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_ps7_0_50M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/eda-project/double_ov5640/double_ov5640.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_afc3_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/eda-project/double_ov5640/double_ov5640.ip_user_files/bd/design_1/ip/design_1_axi_vdma_0_1/sim/design_1_axi_vdma_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_vdma_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/eda-project/double_ov5640/double_ov5640.ip_user_files/bd/design_1/ip/design_1_v_osd_0_0/sim/design_1_v_osd_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_v_osd_0_0'
