

================================================================
== Vitis HLS Report for 'example_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3'
================================================================
* Date:           Tue Apr 18 11:45:37 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_axi_master
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.515 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  125000007|  125000007|  0.625 sec|  0.625 sec|  125000007|  125000007|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |                                                   |    Latency (cycles)   | Iteration|  Initiation Interval  |    Trip   |          |
        |                     Loop Name                     |    min    |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------------------------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3  |  125000005|  125000005|         7|          1|          1|  125000000|       yes|
        +---------------------------------------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      342|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       82|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|      466|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|      466|      601|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U11   |mul_32s_32s_32_1_1   |        0|   3|  0|  20|    0|
    |mul_9ns_10ns_18_1_1_U10  |mul_9ns_10ns_18_1_1  |        0|   0|  0|  62|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   3|  0|  82|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_9ns_9ns_9ns_18_4_1_U12  |mac_muladd_9ns_9ns_9ns_18_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln27_1_fu_157_p2     |         +|   0|  0|  34|          27|           1|
    |add_ln27_fu_255_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln28_1_fu_220_p2     |         +|   0|  0|  25|          18|           1|
    |add_ln28_fu_285_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln30_fu_208_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln31_fu_308_p2       |         +|   0|  0|  25|          18|          18|
    |add_ln36_fu_302_p2       |         +|   0|  0|  25|          18|          18|
    |res_d0                   |         +|   0|  0|  39|          32|          32|
    |and_ln27_fu_184_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_fu_151_p2      |      icmp|   0|  0|  17|          27|          25|
    |icmp_ln28_fu_166_p2      |      icmp|   0|  0|  13|          18|          15|
    |icmp_ln30_fu_178_p2      |      icmp|   0|  0|  11|           9|           5|
    |ifzero_fu_214_p2         |      icmp|   0|  0|  11|           9|           5|
    |or_ln28_fu_190_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln27_1_fu_268_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln27_fu_261_p3    |    select|   0|  0|   9|           1|           1|
    |select_ln28_1_fu_338_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln28_2_fu_291_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln28_3_fu_226_p3  |    select|   0|  0|  18|           1|           1|
    |select_ln28_fu_196_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln27_fu_172_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 342|         213|         151|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_row_fu_68              |   9|          2|    9|         18|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |b_col_fu_60              |   9|          2|    9|         18|
    |i_fu_56                  |   9|          2|    9|         18|
    |indvar_flatten14_fu_72   |   9|          2|   27|         54|
    |indvar_flatten_fu_64     |   9|          2|   18|         36|
    |sum_fu_52                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|  107|        214|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |a_row_fu_68                        |   9|   0|    9|          0|
    |a_tmp_reg_466                      |  32|   0|   32|          0|
    |add_ln31_reg_451                   |  18|   0|   18|          0|
    |add_ln36_reg_446                   |  18|   0|   18|          0|
    |and_ln27_reg_421                   |   1|   0|    1|          0|
    |and_ln27_reg_421_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |b_col_fu_60                        |   9|   0|    9|          0|
    |b_tmp_reg_471                      |  32|   0|   32|          0|
    |i_fu_56                            |   9|   0|    9|          0|
    |icmp_ln28_reg_415                  |   1|   0|    1|          0|
    |icmp_ln28_reg_415_pp0_iter2_reg    |   1|   0|    1|          0|
    |ifzero_reg_437                     |   1|   0|    1|          0|
    |indvar_flatten14_fu_72             |  27|   0|   27|          0|
    |indvar_flatten_fu_64               |  18|   0|   18|          0|
    |mul_ln34_reg_476                   |  32|   0|   32|          0|
    |or_ln28_reg_426                    |   1|   0|    1|          0|
    |sum_fu_52                          |  32|   0|   32|          0|
    |zext_ln31_1_reg_431                |   9|   0|   18|          9|
    |zext_ln31_1_reg_431_pp0_iter2_reg  |   9|   0|   18|          9|
    |add_ln36_reg_446                   |  64|  32|   18|          0|
    |ifzero_reg_437                     |  64|  32|    1|          0|
    |or_ln28_reg_426                    |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 466|  96|  312|         18|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                           Source Object                          |    C Type    |
+--------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3|  return value|
|res_address0  |  out|   18|   ap_memory|                                                               res|         array|
|res_ce0       |  out|    1|   ap_memory|                                                               res|         array|
|res_we0       |  out|    1|   ap_memory|                                                               res|         array|
|res_d0        |  out|   32|   ap_memory|                                                               res|         array|
|A_address0    |  out|   18|   ap_memory|                                                                 A|         array|
|A_ce0         |  out|    1|   ap_memory|                                                                 A|         array|
|A_q0          |   in|   32|   ap_memory|                                                                 A|         array|
|B_address0    |  out|   18|   ap_memory|                                                                 B|         array|
|B_ce0         |  out|    1|   ap_memory|                                                                 B|         array|
|B_q0          |   in|   32|   ap_memory|                                                                 B|         array|
+--------------+-----+-----+------------+------------------------------------------------------------------+--------------+

