Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's400_bench' from file '../rtl/s400.v'.
  Done elaborating 's400_bench'.
Mapping s400_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map       8086    -909  UC_11_reg/CK --> C3_Q2_reg/D
 area_map         7888    -907  UC_10_reg/CK --> C3_Q3_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       7888    -907         0 UC_10_reg/CK --> C3_Q3_reg/D
 incr_delay       8107    -860         0 UC_10_reg/CK --> C3_Q3_reg/D
 incr_delay       8107    -860         0 UC_10_reg/CK --> C3_Q3_reg/D

  Done mapping s400_bench
  Synthesis succeeded.
  Incrementally optimizing s400_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       8107    -860         0 UC_10_reg/CK --> C3_Q3_reg/D
 incr_delay       8149    -721         0 UC_9_reg/CK --> C3_Q3_reg/D
 incr_delay       8149    -710         0 UC_9_reg/CK --> C3_Q3_reg/D
 init_drc         8149    -710         0 UC_9_reg/CK --> C3_Q3_reg/D
 init_area        8149    -710         0 UC_9_reg/CK --> C3_Q3_reg/D
 rem_buf          8055    -710         0 UC_9_reg/CK --> C3_Q3_reg/D
 rem_inv          7846    -710         0 UC_9_reg/CK --> C3_Q3_reg/D
 merge_bi         7616    -710         0 UC_9_reg/CK --> C3_Q2_reg/D
 glob_area        7600    -710         0 UC_9_reg/CK --> C3_Q2_reg/D
 area_down        7595    -710         0 UC_9_reg/CK --> C3_Q2_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       7595    -710         0 UC_9_reg/CK --> C3_Q2_reg/D
 init_drc         7595    -710         0 UC_9_reg/CK --> C3_Q2_reg/D
 init_area        7595    -710         0 UC_9_reg/CK --> C3_Q2_reg/D
 rem_buf          7569    -710         0 UC_9_reg/CK --> C3_Q2_reg/D
 glob_area        7564    -710         0 UC_9_reg/CK --> C3_Q2_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       7564    -710         0 UC_9_reg/CK --> C3_Q2_reg/D
 init_area        7564    -710         0 UC_9_reg/CK --> C3_Q2_reg/D

  Done mapping s400_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:05:59 PM
  Module:                 s400_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type     Fanout  Load  Slew   Delay   Arrival
                                     (fF)  (ps)    (ps)    (ps)
---------------------------------------------------------------------
(clock clock)       launch                                     0 R
UC_9_reg/CK                                    0               0 R
UC_9_reg/Q          DFFSRX1       1    6.3    35     +82      82 F
g933/A                                                +0      82  
g933/Y              INVX1         2   14.4    40     +37     119 R
g943/C                                                +0     119  
g943/Y              NAND3X1       2   12.4    46     +45     164 F
g16_dup/B                                             +0     164  
g16_dup/Y           NAND2X1       1   12.6    48     +45     209 R
g38/A                                                 +0     209  
g38/Y               NAND2X2       2   18.9    46     +47     256 F
g36/A                                                 +0     256  
g36/Y               NAND2X2       2   14.6    35     +32     288 R
g1012/A                                               +0     288  
g1012/Y             CLKBUFX2      2   20.6    35     +54     342 R
g32/B                                                 +0     342  
g32/Y               NOR2X1        2   21.3    64     +51     393 F
g983/A                                                +0     393  
g983/Y              NAND2X2       3   20.5    56     +41     434 R
g30/B                                                 +0     434  
g30/Y               AND2X1        1    8.2    30     +65     499 R
g28/A                                                 +0     499  
g28/Y               NAND3X1       1   12.6    48     +38     537 F
g702/A                                                +0     537  
g702/Y              INVX2         1   18.7    33     +33     570 R
C3_Q2_reg/D         DFFSRX1                           +0     570  
C3_Q2_reg/CK        setup                      0    +140     710 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                    0 R
---------------------------------------------------------------------
Timing slack :    -710ps (TIMING VIOLATION)
Start-point  : UC_9_reg/CK
End-point    : C3_Q2_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:05:59 PM
  Module:                 s400_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                             
  Gate   Instances    Area    Library  
---------------------------------------
AND2X1          11   344.993    gsclib 
AOI21X1          6   188.178    gsclib 
AOI22X1          3   125.454    gsclib 
CLKBUFX1         5   130.680    gsclib 
CLKBUFX2         1    31.363    gsclib 
DFFSRX1         21  3402.903    gsclib 
INVX1           32   669.088    gsclib 
INVX2            8   209.088    gsclib 
INVX4            1    31.363    gsclib 
NAND2X1         25   653.400    gsclib 
NAND2X2          5   182.950    gsclib 
NAND3X1         18   658.620    gsclib 
NOR2X1          17   444.312    gsclib 
OAI21X1          3   125.454    gsclib 
OR2X1            2    62.726    gsclib 
OR4X1            1    73.181    gsclib 
XOR2X1           4   229.996    gsclib 
---------------------------------------
total          163  7563.749           

                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        21 3402.903   45.0 
inverter          41  909.539   12.0 
buffer             6  162.043    2.1 
logic             95 3089.264   40.8 
-------------------------------------
total            163 7563.749  100.0 

Normal exit.
