Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Mon Jul 13 11:28:01 2015
| Host         : localhost.localdomain running 64-bit CentOS release 6.6 (Final)
| Command      : report_control_sets -verbose -file Angle_Block_Design_2_wrapper_control_sets_placed.rpt
| Design       : Angle_Block_Design_2_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    52 |
| Minimum Number of register sites lost to control set restrictions |   114 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             176 |           54 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             204 |           63 |
| Yes          | No                    | No                     |             426 |          102 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           42 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                        Enable Signal                                                                       |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push |                                                                                                                                                       |                1 |              2 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13     | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1 |                2 |              4 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                     | Angle_Block_Design_2_i/axi_gpio_1/U0/bus2ip_reset                                                                                                     |                1 |              4 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12     |                                                                                                                                                       |                3 |              4 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12     | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3 |                1 |              4 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]  |                                                                                                                                                       |                1 |              4 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O3[0]                                                                    | Angle_Block_Design_2_i/axi_gpio_1/U0/bus2ip_reset                                                                                                     |                1 |              4 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13     |                                                                                                                                                       |                2 |              4 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]  |                                                                                                                                                       |                1 |              4 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | Angle_Block_Design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                         |                1 |              4 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | Angle_Block_Design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                         |                1 |              4 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | Angle_Block_Design_2_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                         |                1 |              4 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | Angle_Block_Design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                         |                1 |              4 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | Angle_Block_Design_2_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                               |                2 |              5 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                          | Angle_Block_Design_2_i/axi_gpio_1/U0/bus2ip_reset                                                                                                     |                2 |              5 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                     | Angle_Block_Design_2_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                         |                1 |              6 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_bus2ip_addr_i[8]_i_1                                                           | Angle_Block_Design_2_i/axi_gpio_1/U0/bus2ip_reset                                                                                                     |                2 |              7 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_bus2ip_addr_i[8]_i_1                                                           | Angle_Block_Design_2_i/axi_gpio_0/U0/bus2ip_reset                                                                                                     |                3 |              7 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[7]_i_1                                                           | Angle_Block_Design_2_i/axi_gpio_2/U0/bus2ip_reset                                                                                                     |                3 |              8 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O3[0]                                                                    | Angle_Block_Design_2_i/axi_gpio_2/U0/bus2ip_reset                                                                                                     |                2 |              8 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                     | Angle_Block_Design_2_i/axi_gpio_2/U0/bus2ip_reset                                                                                                     |                1 |              8 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r          | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                2 |              8 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]            |                4 |              8 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | Angle_Block_Design_2_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst                                                                                         |                4 |              8 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                           |                                                                                                                                                       |                6 |             12 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]  |                                                                                                                                                       |                4 |             12 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14     |                                                                                                                                                       |                3 |             12 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]    |                                                                                                                                                       |                6 |             12 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                            |                                                                                                                                                       |                6 |             12 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]  |                                                                                                                                                       |                4 |             12 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]    |                                                                                                                                                       |                4 |             12 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16     |                                                                                                                                                       |                3 |             12 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | Angle_Block_Design_2_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                5 |             13 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r              |                                                                                                                                                       |                4 |             13 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                     |                                                                                                                                                       |                2 |             14 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                 |                                                                                                                                                       |                3 |             14 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                             | Angle_Block_Design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                           |                6 |             16 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                             | Angle_Block_Design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                           |                6 |             16 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | Angle_Block_Design_2_i/axi_gpio_2/U0/bus2ip_reset                                                                                                     |                6 |             18 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2      |                                                                                                                                                       |                4 |             20 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                     | Angle_Block_Design_2_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                9 |             23 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | Angle_Block_Design_2_i/axi_gpio_1/U0/bus2ip_reset                                                                                                     |               11 |             31 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | Angle_Block_Design_2_i/axi_gpio_0/U0/bus2ip_reset                                                                                                     |               10 |             32 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0 |                                                                                                                                                       |               11 |             34 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                     |                                                                                                                                                       |                8 |             47 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                 |                                                                                                                                                       |                8 |             47 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]  |                                                                                                                                                       |                8 |             48 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                    |                                                                                                                                                       |                8 |             48 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                    |                                                                                                                                                       |               11 |             48 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]  |                                                                                                                                                       |               11 |             48 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | Angle_Block_Design_2_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |               17 |             73 |
|  Angle_Block_Design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            |                                                                                                                                                       |               55 |            177 |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


