

================================================================
== Vivado HLS Report for 'ov5640_rgb2gray'
================================================================
* Date:           Thu Apr 11 15:09:00 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ov5640_rgb2gray_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.517|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+----------+
    |    Latency    |    Interval   | Pipeline |
    | min |   max   | min |   max   |   Type   |
    +-----+---------+-----+---------+----------+
    |    8|  1028004|    4|  1028004| dataflow |
    +-----+---------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+---------+-----+---------+---------+
        |                         |                      |    Latency    |    Interval   | Pipeline|
        |         Instance        |        Module        | min |   max   | min |   max   |   Type  |
        +-------------------------+----------------------+-----+---------+-----+---------+---------+
        |AXIvideo2Mat_U0          |AXIvideo2Mat          |    3|  1028003|    3|  1028003|   none  |
        |Mat2AXIvideo_U0          |Mat2AXIvideo          |    1|  1027201|    1|  1027201|   none  |
        |CvtColor_U0              |CvtColor              |    1|  1027201|    1|  1027201|   none  |
        |CvtColor_1_U0            |CvtColor_1            |    1|  1026401|    1|  1026401|   none  |
        |Block_Mat_exit47_pro_U0  |Block_Mat_exit47_pro  |    0|        0|    0|        0|   none  |
        +-------------------------+----------------------+-----+---------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      1|
|FIFO             |        0|      -|      75|    492|
|Instance         |        0|      3|    1121|    910|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|    1196|   1403|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+--------------------------------+---------+-------+-----+-----+
    |             Instance             |             Module             | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------+--------------------------------+---------+-------+-----+-----+
    |AXIvideo2Mat_U0                   |AXIvideo2Mat                    |        0|      0|  391|  217|
    |Block_Mat_exit47_pro_U0           |Block_Mat_exit47_pro            |        0|      0|    3|   25|
    |CvtColor_U0                       |CvtColor                        |        0|      3|  175|  150|
    |CvtColor_1_U0                     |CvtColor_1                      |        0|      0|  165|  127|
    |Mat2AXIvideo_U0                   |Mat2AXIvideo                    |        0|      0|  281|  223|
    |ov5640_rgb2gray_AXILiteS_s_axi_U  |ov5640_rgb2gray_AXILiteS_s_axi  |        0|      0|  106|  168|
    +----------------------------------+--------------------------------+---------+-------+-----+-----+
    |Total                             |                                |        0|      3| 1121|  910|
    +----------------------------------+--------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+---+----+------+-----+---------+
    |          Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------------+---------+---+----+------+-----+---------+
    |img_0_cols_V_c18_U     |        0|  5|  44|     2|   32|       64|
    |img_0_cols_V_c_U       |        0|  5|  44|     2|   32|       64|
    |img_0_data_stream_0_U  |        0|  5|  20|     2|    8|       16|
    |img_0_data_stream_1_U  |        0|  5|  20|     2|    8|       16|
    |img_0_data_stream_2_U  |        0|  5|  20|     2|    8|       16|
    |img_0_rows_V_c17_U     |        0|  5|  44|     2|   32|       64|
    |img_0_rows_V_c_U       |        0|  5|  44|     2|   32|       64|
    |img_1_cols_V_c_U       |        0|  5|  44|     4|   32|      128|
    |img_1_data_stream_0_U  |        0|  5|  20|     2|    8|       16|
    |img_1_rows_V_c_U       |        0|  5|  44|     4|   32|      128|
    |img_2_cols_V_c_U       |        0|  5|  44|     5|   32|      160|
    |img_2_data_stream_0_U  |        0|  5|  20|     2|    8|       16|
    |img_2_data_stream_1_U  |        0|  5|  20|     2|    8|       16|
    |img_2_data_stream_2_U  |        0|  5|  20|     2|    8|       16|
    |img_2_rows_V_c_U       |        0|  5|  44|     5|   32|      160|
    +-----------------------+---------+---+----+------+-----+---------+
    |Total                  |        0| 75| 492|    40|  312|      944|
    +-----------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Block_Mat_exit47_pro_U0_start_full_n  |    and   |      0|  0|   1|           1|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0|   1|           1|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |      Source Object     |    C Type    |
+------------------------+-----+-----+--------------+------------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |        AXILiteS        |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |        AXILiteS        |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |        AXILiteS        |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |        AXILiteS        |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |        AXILiteS        |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |        AXILiteS        |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |        AXILiteS        |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |        AXILiteS        |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |        AXILiteS        |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |        AXILiteS        |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |        AXILiteS        |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |        AXILiteS        |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |        AXILiteS        |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |        AXILiteS        |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |        AXILiteS        |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |        AXILiteS        |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |        AXILiteS        |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |     ov5640_rgb2gray    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |     ov5640_rgb2gray    | return value |
|INPUT_STREAM_TDATA      |  in |   24|     axis     |  INPUT_STREAM_V_data_V |    pointer   |
|INPUT_STREAM_TKEEP      |  in |    3|     axis     |  INPUT_STREAM_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB      |  in |    3|     axis     |  INPUT_STREAM_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER      |  in |    1|     axis     |  INPUT_STREAM_V_user_V |    pointer   |
|INPUT_STREAM_TLAST      |  in |    1|     axis     |  INPUT_STREAM_V_last_V |    pointer   |
|INPUT_STREAM_TID        |  in |    1|     axis     |   INPUT_STREAM_V_id_V  |    pointer   |
|INPUT_STREAM_TDEST      |  in |    1|     axis     |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TVALID     |  in |    1|     axis     |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY     | out |    1|     axis     |  INPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDATA     | out |   24|     axis     | OUTPUT_STREAM_V_data_V |    pointer   |
|OUTPUT_STREAM_TKEEP     | out |    3|     axis     | OUTPUT_STREAM_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB     | out |    3|     axis     | OUTPUT_STREAM_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER     | out |    1|     axis     | OUTPUT_STREAM_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST     | out |    1|     axis     | OUTPUT_STREAM_V_last_V |    pointer   |
|OUTPUT_STREAM_TID       | out |    1|     axis     |  OUTPUT_STREAM_V_id_V  |    pointer   |
|OUTPUT_STREAM_TDEST     | out |    1|     axis     | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TVALID    | out |    1|     axis     | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY    |  in |    1|     axis     | OUTPUT_STREAM_V_dest_V |    pointer   |
+------------------------+-----+-----+--------------+------------------------+--------------+

