# layered-testbench
writing a system verilog code for a DUAL PORT RAM and building a layered testbench for it 
