
PLL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008520  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  080086f0  080086f0  000186f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b9c  08008b9c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008b9c  08008b9c  00018b9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ba4  08008ba4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ba4  08008ba4  00018ba4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ba8  08008ba8  00018ba8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008bac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  200001dc  08008d88  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000049c  08008d88  0002049c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012189  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002944  00000000  00000000  00032395  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001018  00000000  00000000  00034ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f10  00000000  00000000  00035cf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024b64  00000000  00000000  00036c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000122b4  00000000  00000000  0005b76c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0144  00000000  00000000  0006da20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014db64  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054f8  00000000  00000000  0014dbb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080086d8 	.word	0x080086d8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	080086d8 	.word	0x080086d8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee0:	b5b0      	push	{r4, r5, r7, lr}
 8000ee2:	b0c0      	sub	sp, #256	; 0x100
 8000ee4:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  // Cope string into buffer (Buffer is integer buffer therefore (char*))
  uint8_t buf[30];
  strcpy((char*)buf, "Hello!\r\n");
 8000ee6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000eea:	4a2c      	ldr	r2, [pc, #176]	; (8000f9c <main+0xbc>)
 8000eec:	ca07      	ldmia	r2, {r0, r1, r2}
 8000eee:	c303      	stmia	r3!, {r0, r1}
 8000ef0:	701a      	strb	r2, [r3, #0]

  // USART DMA test string
  char msg[] = "Getting Started With STM32 & Nucleo Part 4. "
 8000ef2:	4a2b      	ldr	r2, [pc, #172]	; (8000fa0 <main+0xc0>)
 8000ef4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000ef8:	4611      	mov	r1, r2
 8000efa:	2285      	movs	r2, #133	; 0x85
 8000efc:	4618      	mov	r0, r3
 8000efe:	f004 fd4f 	bl	80059a0 <memcpy>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f02:	f000 fe03 	bl	8001b0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f06:	f000 f85f 	bl	8000fc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f0a:	f000 fa4b 	bl	80013a4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f0e:	f000 fa0b 	bl	8001328 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000f12:	f000 f9df 	bl	80012d4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000f16:	f000 f8c9 	bl	80010ac <MX_ADC1_Init>
  MX_TIM10_Init();
 8000f1a:	f000 f98f 	bl	800123c <MX_TIM10_Init>
  MX_DAC_Init();
 8000f1e:	f000 f917 	bl	8001150 <MX_DAC_Init>
  MX_TIM2_Init();
 8000f22:	f000 f93f 	bl	80011a4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // ADC DMA implementation
//  HAL_ADC_Start_DMA(&hadc1, (int32_t*)adcValue16, sizeof(adcValue16)); // Start DMA
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcBuf, sizeof(adcBuf)/sizeof(uint16_t)); // Start DMA
 8000f26:	220a      	movs	r2, #10
 8000f28:	491e      	ldr	r1, [pc, #120]	; (8000fa4 <main+0xc4>)
 8000f2a:	481f      	ldr	r0, [pc, #124]	; (8000fa8 <main+0xc8>)
 8000f2c:	f000 fea4 	bl	8001c78 <HAL_ADC_Start_DMA>

  // USART DMA
//  HAL_DMA_RegisterCallback(&hdma_usart2_tx, HAL_DMA_XFER_CPLT_CB_ID, &DMATransferComplete);

  // DAC DMA
  HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1, (uint32_t*)&adcBuf[0], sizeof(adcReading0), DAC_ALIGN_12B_R);
 8000f30:	2300      	movs	r3, #0
 8000f32:	9300      	str	r3, [sp, #0]
 8000f34:	2302      	movs	r3, #2
 8000f36:	4a1b      	ldr	r2, [pc, #108]	; (8000fa4 <main+0xc4>)
 8000f38:	2100      	movs	r1, #0
 8000f3a:	481c      	ldr	r0, [pc, #112]	; (8000fac <main+0xcc>)
 8000f3c:	f001 fbae 	bl	800269c <HAL_DAC_Start_DMA>
//  HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1, (uint32_t*)testArray, sizeof(testArray)/sizeof(uint16_t), DAC_ALIGN_12B_R);

  // Timer interrupt start
  HAL_TIM_Base_Start_IT(&htim10);
 8000f40:	481b      	ldr	r0, [pc, #108]	; (8000fb0 <main+0xd0>)
 8000f42:	f003 f93d 	bl	80041c0 <HAL_TIM_Base_Start_IT>

 // Timer 2 start - DAC starts on every timer 2 update!
  HAL_TIM_Base_Start(&htim2);
 8000f46:	481b      	ldr	r0, [pc, #108]	; (8000fb4 <main+0xd4>)
 8000f48:	f003 f8d2 	bl	80040f0 <HAL_TIM_Base_Start>
//	sprintf(adcUsartBuf, "Adc reading: %.2f\r\n", dataVoltage);
//	HAL_UART_Transmit(&huart2, (uint8_t*)adcUsartBuf, strlen(adcUsartBuf), HAL_MAX_DELAY);
//	HAL_Delay(100);

	// USART DMA implementation
	huart2.Instance->CR3 |= USART_CR3_DMAT;
 8000f4c:	4b1a      	ldr	r3, [pc, #104]	; (8000fb8 <main+0xd8>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	695a      	ldr	r2, [r3, #20]
 8000f52:	4b19      	ldr	r3, [pc, #100]	; (8000fb8 <main+0xd8>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000f5a:	615a      	str	r2, [r3, #20]
	adcReading0 = adcBuf[0];
 8000f5c:	4b11      	ldr	r3, [pc, #68]	; (8000fa4 <main+0xc4>)
 8000f5e:	881a      	ldrh	r2, [r3, #0]
 8000f60:	4b16      	ldr	r3, [pc, #88]	; (8000fbc <main+0xdc>)
 8000f62:	801a      	strh	r2, [r3, #0]
	sprintf(msg_2, "Adc reading: %u\r\n", adcReading0);	// Update message for usart print
 8000f64:	4b15      	ldr	r3, [pc, #84]	; (8000fbc <main+0xdc>)
 8000f66:	881b      	ldrh	r3, [r3, #0]
 8000f68:	461a      	mov	r2, r3
 8000f6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f6e:	4914      	ldr	r1, [pc, #80]	; (8000fc0 <main+0xe0>)
 8000f70:	4618      	mov	r0, r3
 8000f72:	f005 f995 	bl	80062a0 <siprintf>
	HAL_DMA_Start_IT(&hdma_usart2_tx, (uint32_t)msg_2,
 8000f76:	f107 0428 	add.w	r4, r7, #40	; 0x28
						(uint32_t)&huart2.Instance->DR, strlen(msg_2));
 8000f7a:	4b0f      	ldr	r3, [pc, #60]	; (8000fb8 <main+0xd8>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	3304      	adds	r3, #4
	HAL_DMA_Start_IT(&hdma_usart2_tx, (uint32_t)msg_2,
 8000f80:	461d      	mov	r5, r3
						(uint32_t)&huart2.Instance->DR, strlen(msg_2));
 8000f82:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff f942 	bl	8000210 <strlen>
 8000f8c:	4603      	mov	r3, r0
	HAL_DMA_Start_IT(&hdma_usart2_tx, (uint32_t)msg_2,
 8000f8e:	462a      	mov	r2, r5
 8000f90:	4621      	mov	r1, r4
 8000f92:	480c      	ldr	r0, [pc, #48]	; (8000fc4 <main+0xe4>)
 8000f94:	f001 fdf6 	bl	8002b84 <HAL_DMA_Start_IT>
	huart2.Instance->CR3 |= USART_CR3_DMAT;
 8000f98:	e7d8      	b.n	8000f4c <main+0x6c>
 8000f9a:	bf00      	nop
 8000f9c:	080086f0 	.word	0x080086f0
 8000fa0:	08008710 	.word	0x08008710
 8000fa4:	20000250 	.word	0x20000250
 8000fa8:	200002c8 	.word	0x200002c8
 8000fac:	20000370 	.word	0x20000370
 8000fb0:	20000204 	.word	0x20000204
 8000fb4:	200003fc 	.word	0x200003fc
 8000fb8:	20000444 	.word	0x20000444
 8000fbc:	20000264 	.word	0x20000264
 8000fc0:	080086fc 	.word	0x080086fc
 8000fc4:	20000310 	.word	0x20000310

08000fc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b094      	sub	sp, #80	; 0x50
 8000fcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fce:	f107 031c 	add.w	r3, r7, #28
 8000fd2:	2234      	movs	r2, #52	; 0x34
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f004 fcf0 	bl	80059bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fdc:	f107 0308 	add.w	r3, r7, #8
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
 8000fe4:	605a      	str	r2, [r3, #4]
 8000fe6:	609a      	str	r2, [r3, #8]
 8000fe8:	60da      	str	r2, [r3, #12]
 8000fea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fec:	2300      	movs	r3, #0
 8000fee:	607b      	str	r3, [r7, #4]
 8000ff0:	4b2c      	ldr	r3, [pc, #176]	; (80010a4 <SystemClock_Config+0xdc>)
 8000ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff4:	4a2b      	ldr	r2, [pc, #172]	; (80010a4 <SystemClock_Config+0xdc>)
 8000ff6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ffa:	6413      	str	r3, [r2, #64]	; 0x40
 8000ffc:	4b29      	ldr	r3, [pc, #164]	; (80010a4 <SystemClock_Config+0xdc>)
 8000ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001000:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001004:	607b      	str	r3, [r7, #4]
 8001006:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001008:	2300      	movs	r3, #0
 800100a:	603b      	str	r3, [r7, #0]
 800100c:	4b26      	ldr	r3, [pc, #152]	; (80010a8 <SystemClock_Config+0xe0>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a25      	ldr	r2, [pc, #148]	; (80010a8 <SystemClock_Config+0xe0>)
 8001012:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001016:	6013      	str	r3, [r2, #0]
 8001018:	4b23      	ldr	r3, [pc, #140]	; (80010a8 <SystemClock_Config+0xe0>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001020:	603b      	str	r3, [r7, #0]
 8001022:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001024:	2302      	movs	r3, #2
 8001026:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001028:	2301      	movs	r3, #1
 800102a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800102c:	2310      	movs	r3, #16
 800102e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001030:	2302      	movs	r3, #2
 8001032:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001034:	2300      	movs	r3, #0
 8001036:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001038:	2308      	movs	r3, #8
 800103a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800103c:	23b4      	movs	r3, #180	; 0xb4
 800103e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001040:	2302      	movs	r3, #2
 8001042:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001044:	2302      	movs	r3, #2
 8001046:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001048:	2302      	movs	r3, #2
 800104a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800104c:	f107 031c 	add.w	r3, r7, #28
 8001050:	4618      	mov	r0, r3
 8001052:	f002 fd5f 	bl	8003b14 <HAL_RCC_OscConfig>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800105c:	f000 fa1e 	bl	800149c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001060:	f002 fa92 	bl	8003588 <HAL_PWREx_EnableOverDrive>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800106a:	f000 fa17 	bl	800149c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800106e:	230f      	movs	r3, #15
 8001070:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001072:	2302      	movs	r3, #2
 8001074:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001076:	2300      	movs	r3, #0
 8001078:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800107a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800107e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001080:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001084:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001086:	f107 0308 	add.w	r3, r7, #8
 800108a:	2105      	movs	r1, #5
 800108c:	4618      	mov	r0, r3
 800108e:	f002 facb 	bl	8003628 <HAL_RCC_ClockConfig>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001098:	f000 fa00 	bl	800149c <Error_Handler>
  }
}
 800109c:	bf00      	nop
 800109e:	3750      	adds	r7, #80	; 0x50
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40023800 	.word	0x40023800
 80010a8:	40007000 	.word	0x40007000

080010ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010b2:	463b      	mov	r3, r7
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010be:	4b21      	ldr	r3, [pc, #132]	; (8001144 <MX_ADC1_Init+0x98>)
 80010c0:	4a21      	ldr	r2, [pc, #132]	; (8001148 <MX_ADC1_Init+0x9c>)
 80010c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010c4:	4b1f      	ldr	r3, [pc, #124]	; (8001144 <MX_ADC1_Init+0x98>)
 80010c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80010ca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010cc:	4b1d      	ldr	r3, [pc, #116]	; (8001144 <MX_ADC1_Init+0x98>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80010d2:	4b1c      	ldr	r3, [pc, #112]	; (8001144 <MX_ADC1_Init+0x98>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80010d8:	4b1a      	ldr	r3, [pc, #104]	; (8001144 <MX_ADC1_Init+0x98>)
 80010da:	2201      	movs	r2, #1
 80010dc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010de:	4b19      	ldr	r3, [pc, #100]	; (8001144 <MX_ADC1_Init+0x98>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010e6:	4b17      	ldr	r3, [pc, #92]	; (8001144 <MX_ADC1_Init+0x98>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010ec:	4b15      	ldr	r3, [pc, #84]	; (8001144 <MX_ADC1_Init+0x98>)
 80010ee:	4a17      	ldr	r2, [pc, #92]	; (800114c <MX_ADC1_Init+0xa0>)
 80010f0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010f2:	4b14      	ldr	r3, [pc, #80]	; (8001144 <MX_ADC1_Init+0x98>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010f8:	4b12      	ldr	r3, [pc, #72]	; (8001144 <MX_ADC1_Init+0x98>)
 80010fa:	2201      	movs	r2, #1
 80010fc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80010fe:	4b11      	ldr	r3, [pc, #68]	; (8001144 <MX_ADC1_Init+0x98>)
 8001100:	2201      	movs	r2, #1
 8001102:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001106:	4b0f      	ldr	r3, [pc, #60]	; (8001144 <MX_ADC1_Init+0x98>)
 8001108:	2201      	movs	r2, #1
 800110a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800110c:	480d      	ldr	r0, [pc, #52]	; (8001144 <MX_ADC1_Init+0x98>)
 800110e:	f000 fd6f 	bl	8001bf0 <HAL_ADC_Init>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001118:	f000 f9c0 	bl	800149c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800111c:	2300      	movs	r3, #0
 800111e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001120:	2301      	movs	r3, #1
 8001122:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001124:	2300      	movs	r3, #0
 8001126:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001128:	463b      	mov	r3, r7
 800112a:	4619      	mov	r1, r3
 800112c:	4805      	ldr	r0, [pc, #20]	; (8001144 <MX_ADC1_Init+0x98>)
 800112e:	f000 fed1 	bl	8001ed4 <HAL_ADC_ConfigChannel>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001138:	f000 f9b0 	bl	800149c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800113c:	bf00      	nop
 800113e:	3710      	adds	r7, #16
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	200002c8 	.word	0x200002c8
 8001148:	40012000 	.word	0x40012000
 800114c:	0f000001 	.word	0x0f000001

08001150 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001156:	463b      	mov	r3, r7
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800115e:	4b0f      	ldr	r3, [pc, #60]	; (800119c <MX_DAC_Init+0x4c>)
 8001160:	4a0f      	ldr	r2, [pc, #60]	; (80011a0 <MX_DAC_Init+0x50>)
 8001162:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001164:	480d      	ldr	r0, [pc, #52]	; (800119c <MX_DAC_Init+0x4c>)
 8001166:	f001 fa76 	bl	8002656 <HAL_DAC_Init>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001170:	f000 f994 	bl	800149c <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001174:	2324      	movs	r3, #36	; 0x24
 8001176:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001178:	2300      	movs	r3, #0
 800117a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800117c:	463b      	mov	r3, r7
 800117e:	2200      	movs	r2, #0
 8001180:	4619      	mov	r1, r3
 8001182:	4806      	ldr	r0, [pc, #24]	; (800119c <MX_DAC_Init+0x4c>)
 8001184:	f001 fb76 	bl	8002874 <HAL_DAC_ConfigChannel>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800118e:	f000 f985 	bl	800149c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	20000370 	.word	0x20000370
 80011a0:	40007400 	.word	0x40007400

080011a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b086      	sub	sp, #24
 80011a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011aa:	f107 0308 	add.w	r3, r7, #8
 80011ae:	2200      	movs	r2, #0
 80011b0:	601a      	str	r2, [r3, #0]
 80011b2:	605a      	str	r2, [r3, #4]
 80011b4:	609a      	str	r2, [r3, #8]
 80011b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011b8:	463b      	mov	r3, r7
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011c0:	4b1d      	ldr	r3, [pc, #116]	; (8001238 <MX_TIM2_Init+0x94>)
 80011c2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011c6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 80011c8:	4b1b      	ldr	r3, [pc, #108]	; (8001238 <MX_TIM2_Init+0x94>)
 80011ca:	2259      	movs	r2, #89	; 0x59
 80011cc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ce:	4b1a      	ldr	r3, [pc, #104]	; (8001238 <MX_TIM2_Init+0x94>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10-1;
 80011d4:	4b18      	ldr	r3, [pc, #96]	; (8001238 <MX_TIM2_Init+0x94>)
 80011d6:	2209      	movs	r2, #9
 80011d8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011da:	4b17      	ldr	r3, [pc, #92]	; (8001238 <MX_TIM2_Init+0x94>)
 80011dc:	2200      	movs	r2, #0
 80011de:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011e0:	4b15      	ldr	r3, [pc, #84]	; (8001238 <MX_TIM2_Init+0x94>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011e6:	4814      	ldr	r0, [pc, #80]	; (8001238 <MX_TIM2_Init+0x94>)
 80011e8:	f002 ff32 	bl	8004050 <HAL_TIM_Base_Init>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80011f2:	f000 f953 	bl	800149c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011fa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011fc:	f107 0308 	add.w	r3, r7, #8
 8001200:	4619      	mov	r1, r3
 8001202:	480d      	ldr	r0, [pc, #52]	; (8001238 <MX_TIM2_Init+0x94>)
 8001204:	f003 fa06 	bl	8004614 <HAL_TIM_ConfigClockSource>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800120e:	f000 f945 	bl	800149c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001212:	2320      	movs	r3, #32
 8001214:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001216:	2300      	movs	r3, #0
 8001218:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800121a:	463b      	mov	r3, r7
 800121c:	4619      	mov	r1, r3
 800121e:	4806      	ldr	r0, [pc, #24]	; (8001238 <MX_TIM2_Init+0x94>)
 8001220:	f003 fdd8 	bl	8004dd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800122a:	f000 f937 	bl	800149c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800122e:	bf00      	nop
 8001230:	3718      	adds	r7, #24
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	200003fc 	.word	0x200003fc

0800123c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b088      	sub	sp, #32
 8001240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001242:	1d3b      	adds	r3, r7, #4
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	605a      	str	r2, [r3, #4]
 800124a:	609a      	str	r2, [r3, #8]
 800124c:	60da      	str	r2, [r3, #12]
 800124e:	611a      	str	r2, [r3, #16]
 8001250:	615a      	str	r2, [r3, #20]
 8001252:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001254:	4b1d      	ldr	r3, [pc, #116]	; (80012cc <MX_TIM10_Init+0x90>)
 8001256:	4a1e      	ldr	r2, [pc, #120]	; (80012d0 <MX_TIM10_Init+0x94>)
 8001258:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 10000-1;
 800125a:	4b1c      	ldr	r3, [pc, #112]	; (80012cc <MX_TIM10_Init+0x90>)
 800125c:	f242 720f 	movw	r2, #9999	; 0x270f
 8001260:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001262:	4b1a      	ldr	r3, [pc, #104]	; (80012cc <MX_TIM10_Init+0x90>)
 8001264:	2200      	movs	r2, #0
 8001266:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 18000-1;
 8001268:	4b18      	ldr	r3, [pc, #96]	; (80012cc <MX_TIM10_Init+0x90>)
 800126a:	f244 624f 	movw	r2, #17999	; 0x464f
 800126e:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001270:	4b16      	ldr	r3, [pc, #88]	; (80012cc <MX_TIM10_Init+0x90>)
 8001272:	2200      	movs	r2, #0
 8001274:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001276:	4b15      	ldr	r3, [pc, #84]	; (80012cc <MX_TIM10_Init+0x90>)
 8001278:	2200      	movs	r2, #0
 800127a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800127c:	4813      	ldr	r0, [pc, #76]	; (80012cc <MX_TIM10_Init+0x90>)
 800127e:	f002 fee7 	bl	8004050 <HAL_TIM_Base_Init>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <MX_TIM10_Init+0x50>
  {
    Error_Handler();
 8001288:	f000 f908 	bl	800149c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim10) != HAL_OK)
 800128c:	480f      	ldr	r0, [pc, #60]	; (80012cc <MX_TIM10_Init+0x90>)
 800128e:	f003 f807 	bl	80042a0 <HAL_TIM_OC_Init>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_TIM10_Init+0x60>
  {
    Error_Handler();
 8001298:	f000 f900 	bl	800149c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800129c:	2300      	movs	r3, #0
 800129e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80012a0:	2300      	movs	r3, #0
 80012a2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012a4:	2300      	movs	r3, #0
 80012a6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012a8:	2300      	movs	r3, #0
 80012aa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012ac:	1d3b      	adds	r3, r7, #4
 80012ae:	2200      	movs	r2, #0
 80012b0:	4619      	mov	r1, r3
 80012b2:	4806      	ldr	r0, [pc, #24]	; (80012cc <MX_TIM10_Init+0x90>)
 80012b4:	f003 f956 	bl	8004564 <HAL_TIM_OC_ConfigChannel>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <MX_TIM10_Init+0x86>
  {
    Error_Handler();
 80012be:	f000 f8ed 	bl	800149c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80012c2:	bf00      	nop
 80012c4:	3720      	adds	r7, #32
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	20000204 	.word	0x20000204
 80012d0:	40014400 	.word	0x40014400

080012d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012d8:	4b11      	ldr	r3, [pc, #68]	; (8001320 <MX_USART2_UART_Init+0x4c>)
 80012da:	4a12      	ldr	r2, [pc, #72]	; (8001324 <MX_USART2_UART_Init+0x50>)
 80012dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012de:	4b10      	ldr	r3, [pc, #64]	; (8001320 <MX_USART2_UART_Init+0x4c>)
 80012e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012e6:	4b0e      	ldr	r3, [pc, #56]	; (8001320 <MX_USART2_UART_Init+0x4c>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012ec:	4b0c      	ldr	r3, [pc, #48]	; (8001320 <MX_USART2_UART_Init+0x4c>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012f2:	4b0b      	ldr	r3, [pc, #44]	; (8001320 <MX_USART2_UART_Init+0x4c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012f8:	4b09      	ldr	r3, [pc, #36]	; (8001320 <MX_USART2_UART_Init+0x4c>)
 80012fa:	220c      	movs	r2, #12
 80012fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012fe:	4b08      	ldr	r3, [pc, #32]	; (8001320 <MX_USART2_UART_Init+0x4c>)
 8001300:	2200      	movs	r2, #0
 8001302:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001304:	4b06      	ldr	r3, [pc, #24]	; (8001320 <MX_USART2_UART_Init+0x4c>)
 8001306:	2200      	movs	r2, #0
 8001308:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800130a:	4805      	ldr	r0, [pc, #20]	; (8001320 <MX_USART2_UART_Init+0x4c>)
 800130c:	f003 fdf2 	bl	8004ef4 <HAL_UART_Init>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001316:	f000 f8c1 	bl	800149c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	20000444 	.word	0x20000444
 8001324:	40004400 	.word	0x40004400

08001328 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800132e:	2300      	movs	r3, #0
 8001330:	607b      	str	r3, [r7, #4]
 8001332:	4b1b      	ldr	r3, [pc, #108]	; (80013a0 <MX_DMA_Init+0x78>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001336:	4a1a      	ldr	r2, [pc, #104]	; (80013a0 <MX_DMA_Init+0x78>)
 8001338:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800133c:	6313      	str	r3, [r2, #48]	; 0x30
 800133e:	4b18      	ldr	r3, [pc, #96]	; (80013a0 <MX_DMA_Init+0x78>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001342:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001346:	607b      	str	r3, [r7, #4]
 8001348:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	603b      	str	r3, [r7, #0]
 800134e:	4b14      	ldr	r3, [pc, #80]	; (80013a0 <MX_DMA_Init+0x78>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	4a13      	ldr	r2, [pc, #76]	; (80013a0 <MX_DMA_Init+0x78>)
 8001354:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001358:	6313      	str	r3, [r2, #48]	; 0x30
 800135a:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <MX_DMA_Init+0x78>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001362:	603b      	str	r3, [r7, #0]
 8001364:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001366:	2200      	movs	r2, #0
 8001368:	2100      	movs	r1, #0
 800136a:	2010      	movs	r0, #16
 800136c:	f001 f93d 	bl	80025ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001370:	2010      	movs	r0, #16
 8001372:	f001 f956 	bl	8002622 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001376:	2200      	movs	r2, #0
 8001378:	2100      	movs	r1, #0
 800137a:	2011      	movs	r0, #17
 800137c:	f001 f935 	bl	80025ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001380:	2011      	movs	r0, #17
 8001382:	f001 f94e 	bl	8002622 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001386:	2200      	movs	r2, #0
 8001388:	2100      	movs	r1, #0
 800138a:	2038      	movs	r0, #56	; 0x38
 800138c:	f001 f92d 	bl	80025ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001390:	2038      	movs	r0, #56	; 0x38
 8001392:	f001 f946 	bl	8002622 <HAL_NVIC_EnableIRQ>

}
 8001396:	bf00      	nop
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	40023800 	.word	0x40023800

080013a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b088      	sub	sp, #32
 80013a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013aa:	f107 030c 	add.w	r3, r7, #12
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]
 80013b6:	60da      	str	r2, [r3, #12]
 80013b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	60bb      	str	r3, [r7, #8]
 80013be:	4b33      	ldr	r3, [pc, #204]	; (800148c <MX_GPIO_Init+0xe8>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	4a32      	ldr	r2, [pc, #200]	; (800148c <MX_GPIO_Init+0xe8>)
 80013c4:	f043 0301 	orr.w	r3, r3, #1
 80013c8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ca:	4b30      	ldr	r3, [pc, #192]	; (800148c <MX_GPIO_Init+0xe8>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ce:	f003 0301 	and.w	r3, r3, #1
 80013d2:	60bb      	str	r3, [r7, #8]
 80013d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	607b      	str	r3, [r7, #4]
 80013da:	4b2c      	ldr	r3, [pc, #176]	; (800148c <MX_GPIO_Init+0xe8>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	4a2b      	ldr	r2, [pc, #172]	; (800148c <MX_GPIO_Init+0xe8>)
 80013e0:	f043 0302 	orr.w	r3, r3, #2
 80013e4:	6313      	str	r3, [r2, #48]	; 0x30
 80013e6:	4b29      	ldr	r3, [pc, #164]	; (800148c <MX_GPIO_Init+0xe8>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	f003 0302 	and.w	r3, r3, #2
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	603b      	str	r3, [r7, #0]
 80013f6:	4b25      	ldr	r3, [pc, #148]	; (800148c <MX_GPIO_Init+0xe8>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fa:	4a24      	ldr	r2, [pc, #144]	; (800148c <MX_GPIO_Init+0xe8>)
 80013fc:	f043 0304 	orr.w	r3, r3, #4
 8001400:	6313      	str	r3, [r2, #48]	; 0x30
 8001402:	4b22      	ldr	r3, [pc, #136]	; (800148c <MX_GPIO_Init+0xe8>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	f003 0304 	and.w	r3, r3, #4
 800140a:	603b      	str	r3, [r7, #0]
 800140c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800140e:	2200      	movs	r2, #0
 8001410:	2120      	movs	r1, #32
 8001412:	481f      	ldr	r0, [pc, #124]	; (8001490 <MX_GPIO_Init+0xec>)
 8001414:	f002 f89e 	bl	8003554 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001418:	2200      	movs	r2, #0
 800141a:	2101      	movs	r1, #1
 800141c:	481d      	ldr	r0, [pc, #116]	; (8001494 <MX_GPIO_Init+0xf0>)
 800141e:	f002 f899 	bl	8003554 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 8001422:	2200      	movs	r2, #0
 8001424:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8001428:	481b      	ldr	r0, [pc, #108]	; (8001498 <MX_GPIO_Init+0xf4>)
 800142a:	f002 f893 	bl	8003554 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800142e:	2320      	movs	r3, #32
 8001430:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001432:	2301      	movs	r3, #1
 8001434:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001436:	2300      	movs	r3, #0
 8001438:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143a:	2300      	movs	r3, #0
 800143c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800143e:	f107 030c 	add.w	r3, r7, #12
 8001442:	4619      	mov	r1, r3
 8001444:	4812      	ldr	r0, [pc, #72]	; (8001490 <MX_GPIO_Init+0xec>)
 8001446:	f001 fef1 	bl	800322c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800144a:	2301      	movs	r3, #1
 800144c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144e:	2301      	movs	r3, #1
 8001450:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001452:	2300      	movs	r3, #0
 8001454:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001456:	2300      	movs	r3, #0
 8001458:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800145a:	f107 030c 	add.w	r3, r7, #12
 800145e:	4619      	mov	r1, r3
 8001460:	480c      	ldr	r0, [pc, #48]	; (8001494 <MX_GPIO_Init+0xf0>)
 8001462:	f001 fee3 	bl	800322c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 8001466:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800146a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800146c:	2301      	movs	r3, #1
 800146e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001470:	2300      	movs	r3, #0
 8001472:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001474:	2300      	movs	r3, #0
 8001476:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001478:	f107 030c 	add.w	r3, r7, #12
 800147c:	4619      	mov	r1, r3
 800147e:	4806      	ldr	r0, [pc, #24]	; (8001498 <MX_GPIO_Init+0xf4>)
 8001480:	f001 fed4 	bl	800322c <HAL_GPIO_Init>

}
 8001484:	bf00      	nop
 8001486:	3720      	adds	r7, #32
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40023800 	.word	0x40023800
 8001490:	40020000 	.word	0x40020000
 8001494:	40020400 	.word	0x40020400
 8001498:	40020800 	.word	0x40020800

0800149c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014a0:	b672      	cpsid	i
}
 80014a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014a4:	e7fe      	b.n	80014a4 <Error_Handler+0x8>
	...

080014a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ae:	2300      	movs	r3, #0
 80014b0:	607b      	str	r3, [r7, #4]
 80014b2:	4b10      	ldr	r3, [pc, #64]	; (80014f4 <HAL_MspInit+0x4c>)
 80014b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014b6:	4a0f      	ldr	r2, [pc, #60]	; (80014f4 <HAL_MspInit+0x4c>)
 80014b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014bc:	6453      	str	r3, [r2, #68]	; 0x44
 80014be:	4b0d      	ldr	r3, [pc, #52]	; (80014f4 <HAL_MspInit+0x4c>)
 80014c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014c6:	607b      	str	r3, [r7, #4]
 80014c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	603b      	str	r3, [r7, #0]
 80014ce:	4b09      	ldr	r3, [pc, #36]	; (80014f4 <HAL_MspInit+0x4c>)
 80014d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d2:	4a08      	ldr	r2, [pc, #32]	; (80014f4 <HAL_MspInit+0x4c>)
 80014d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014d8:	6413      	str	r3, [r2, #64]	; 0x40
 80014da:	4b06      	ldr	r3, [pc, #24]	; (80014f4 <HAL_MspInit+0x4c>)
 80014dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e2:	603b      	str	r3, [r7, #0]
 80014e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014e6:	bf00      	nop
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	40023800 	.word	0x40023800

080014f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08a      	sub	sp, #40	; 0x28
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001500:	f107 0314 	add.w	r3, r7, #20
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
 800150c:	60da      	str	r2, [r3, #12]
 800150e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a2e      	ldr	r2, [pc, #184]	; (80015d0 <HAL_ADC_MspInit+0xd8>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d156      	bne.n	80015c8 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	613b      	str	r3, [r7, #16]
 800151e:	4b2d      	ldr	r3, [pc, #180]	; (80015d4 <HAL_ADC_MspInit+0xdc>)
 8001520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001522:	4a2c      	ldr	r2, [pc, #176]	; (80015d4 <HAL_ADC_MspInit+0xdc>)
 8001524:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001528:	6453      	str	r3, [r2, #68]	; 0x44
 800152a:	4b2a      	ldr	r3, [pc, #168]	; (80015d4 <HAL_ADC_MspInit+0xdc>)
 800152c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800152e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001532:	613b      	str	r3, [r7, #16]
 8001534:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	60fb      	str	r3, [r7, #12]
 800153a:	4b26      	ldr	r3, [pc, #152]	; (80015d4 <HAL_ADC_MspInit+0xdc>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	4a25      	ldr	r2, [pc, #148]	; (80015d4 <HAL_ADC_MspInit+0xdc>)
 8001540:	f043 0301 	orr.w	r3, r3, #1
 8001544:	6313      	str	r3, [r2, #48]	; 0x30
 8001546:	4b23      	ldr	r3, [pc, #140]	; (80015d4 <HAL_ADC_MspInit+0xdc>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	f003 0301 	and.w	r3, r3, #1
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001552:	2301      	movs	r3, #1
 8001554:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001556:	2303      	movs	r3, #3
 8001558:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155a:	2300      	movs	r3, #0
 800155c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800155e:	f107 0314 	add.w	r3, r7, #20
 8001562:	4619      	mov	r1, r3
 8001564:	481c      	ldr	r0, [pc, #112]	; (80015d8 <HAL_ADC_MspInit+0xe0>)
 8001566:	f001 fe61 	bl	800322c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800156a:	4b1c      	ldr	r3, [pc, #112]	; (80015dc <HAL_ADC_MspInit+0xe4>)
 800156c:	4a1c      	ldr	r2, [pc, #112]	; (80015e0 <HAL_ADC_MspInit+0xe8>)
 800156e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001570:	4b1a      	ldr	r3, [pc, #104]	; (80015dc <HAL_ADC_MspInit+0xe4>)
 8001572:	2200      	movs	r2, #0
 8001574:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001576:	4b19      	ldr	r3, [pc, #100]	; (80015dc <HAL_ADC_MspInit+0xe4>)
 8001578:	2200      	movs	r2, #0
 800157a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800157c:	4b17      	ldr	r3, [pc, #92]	; (80015dc <HAL_ADC_MspInit+0xe4>)
 800157e:	2200      	movs	r2, #0
 8001580:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_DISABLE;
 8001582:	4b16      	ldr	r3, [pc, #88]	; (80015dc <HAL_ADC_MspInit+0xe4>)
 8001584:	2200      	movs	r2, #0
 8001586:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001588:	4b14      	ldr	r3, [pc, #80]	; (80015dc <HAL_ADC_MspInit+0xe4>)
 800158a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800158e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001590:	4b12      	ldr	r3, [pc, #72]	; (80015dc <HAL_ADC_MspInit+0xe4>)
 8001592:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001596:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001598:	4b10      	ldr	r3, [pc, #64]	; (80015dc <HAL_ADC_MspInit+0xe4>)
 800159a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800159e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80015a0:	4b0e      	ldr	r3, [pc, #56]	; (80015dc <HAL_ADC_MspInit+0xe4>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015a6:	4b0d      	ldr	r3, [pc, #52]	; (80015dc <HAL_ADC_MspInit+0xe4>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80015ac:	480b      	ldr	r0, [pc, #44]	; (80015dc <HAL_ADC_MspInit+0xe4>)
 80015ae:	f001 fa3b 	bl	8002a28 <HAL_DMA_Init>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 80015b8:	f7ff ff70 	bl	800149c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	4a07      	ldr	r2, [pc, #28]	; (80015dc <HAL_ADC_MspInit+0xe4>)
 80015c0:	639a      	str	r2, [r3, #56]	; 0x38
 80015c2:	4a06      	ldr	r2, [pc, #24]	; (80015dc <HAL_ADC_MspInit+0xe4>)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80015c8:	bf00      	nop
 80015ca:	3728      	adds	r7, #40	; 0x28
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40012000 	.word	0x40012000
 80015d4:	40023800 	.word	0x40023800
 80015d8:	40020000 	.word	0x40020000
 80015dc:	20000384 	.word	0x20000384
 80015e0:	40026410 	.word	0x40026410

080015e4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b08a      	sub	sp, #40	; 0x28
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ec:	f107 0314 	add.w	r3, r7, #20
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	60da      	str	r2, [r3, #12]
 80015fa:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a2f      	ldr	r2, [pc, #188]	; (80016c0 <HAL_DAC_MspInit+0xdc>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d157      	bne.n	80016b6 <HAL_DAC_MspInit+0xd2>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	613b      	str	r3, [r7, #16]
 800160a:	4b2e      	ldr	r3, [pc, #184]	; (80016c4 <HAL_DAC_MspInit+0xe0>)
 800160c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160e:	4a2d      	ldr	r2, [pc, #180]	; (80016c4 <HAL_DAC_MspInit+0xe0>)
 8001610:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001614:	6413      	str	r3, [r2, #64]	; 0x40
 8001616:	4b2b      	ldr	r3, [pc, #172]	; (80016c4 <HAL_DAC_MspInit+0xe0>)
 8001618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800161e:	613b      	str	r3, [r7, #16]
 8001620:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	60fb      	str	r3, [r7, #12]
 8001626:	4b27      	ldr	r3, [pc, #156]	; (80016c4 <HAL_DAC_MspInit+0xe0>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	4a26      	ldr	r2, [pc, #152]	; (80016c4 <HAL_DAC_MspInit+0xe0>)
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	6313      	str	r3, [r2, #48]	; 0x30
 8001632:	4b24      	ldr	r3, [pc, #144]	; (80016c4 <HAL_DAC_MspInit+0xe0>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	f003 0301 	and.w	r3, r3, #1
 800163a:	60fb      	str	r3, [r7, #12]
 800163c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800163e:	2310      	movs	r3, #16
 8001640:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001642:	2303      	movs	r3, #3
 8001644:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001646:	2300      	movs	r3, #0
 8001648:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800164a:	f107 0314 	add.w	r3, r7, #20
 800164e:	4619      	mov	r1, r3
 8001650:	481d      	ldr	r0, [pc, #116]	; (80016c8 <HAL_DAC_MspInit+0xe4>)
 8001652:	f001 fdeb 	bl	800322c <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8001656:	4b1d      	ldr	r3, [pc, #116]	; (80016cc <HAL_DAC_MspInit+0xe8>)
 8001658:	4a1d      	ldr	r2, [pc, #116]	; (80016d0 <HAL_DAC_MspInit+0xec>)
 800165a:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 800165c:	4b1b      	ldr	r3, [pc, #108]	; (80016cc <HAL_DAC_MspInit+0xe8>)
 800165e:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8001662:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001664:	4b19      	ldr	r3, [pc, #100]	; (80016cc <HAL_DAC_MspInit+0xe8>)
 8001666:	2240      	movs	r2, #64	; 0x40
 8001668:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 800166a:	4b18      	ldr	r3, [pc, #96]	; (80016cc <HAL_DAC_MspInit+0xe8>)
 800166c:	2200      	movs	r2, #0
 800166e:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_DISABLE;
 8001670:	4b16      	ldr	r3, [pc, #88]	; (80016cc <HAL_DAC_MspInit+0xe8>)
 8001672:	2200      	movs	r2, #0
 8001674:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001676:	4b15      	ldr	r3, [pc, #84]	; (80016cc <HAL_DAC_MspInit+0xe8>)
 8001678:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800167c:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800167e:	4b13      	ldr	r3, [pc, #76]	; (80016cc <HAL_DAC_MspInit+0xe8>)
 8001680:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001684:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8001686:	4b11      	ldr	r3, [pc, #68]	; (80016cc <HAL_DAC_MspInit+0xe8>)
 8001688:	f44f 7280 	mov.w	r2, #256	; 0x100
 800168c:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 800168e:	4b0f      	ldr	r3, [pc, #60]	; (80016cc <HAL_DAC_MspInit+0xe8>)
 8001690:	2200      	movs	r2, #0
 8001692:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001694:	4b0d      	ldr	r3, [pc, #52]	; (80016cc <HAL_DAC_MspInit+0xe8>)
 8001696:	2200      	movs	r2, #0
 8001698:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 800169a:	480c      	ldr	r0, [pc, #48]	; (80016cc <HAL_DAC_MspInit+0xe8>)
 800169c:	f001 f9c4 	bl	8002a28 <HAL_DMA_Init>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <HAL_DAC_MspInit+0xc6>
    {
      Error_Handler();
 80016a6:	f7ff fef9 	bl	800149c <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4a07      	ldr	r2, [pc, #28]	; (80016cc <HAL_DAC_MspInit+0xe8>)
 80016ae:	609a      	str	r2, [r3, #8]
 80016b0:	4a06      	ldr	r2, [pc, #24]	; (80016cc <HAL_DAC_MspInit+0xe8>)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80016b6:	bf00      	nop
 80016b8:	3728      	adds	r7, #40	; 0x28
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40007400 	.word	0x40007400
 80016c4:	40023800 	.word	0x40023800
 80016c8:	40020000 	.word	0x40020000
 80016cc:	20000268 	.word	0x20000268
 80016d0:	40026088 	.word	0x40026088

080016d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016e4:	d10e      	bne.n	8001704 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	4b16      	ldr	r3, [pc, #88]	; (8001744 <HAL_TIM_Base_MspInit+0x70>)
 80016ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ee:	4a15      	ldr	r2, [pc, #84]	; (8001744 <HAL_TIM_Base_MspInit+0x70>)
 80016f0:	f043 0301 	orr.w	r3, r3, #1
 80016f4:	6413      	str	r3, [r2, #64]	; 0x40
 80016f6:	4b13      	ldr	r3, [pc, #76]	; (8001744 <HAL_TIM_Base_MspInit+0x70>)
 80016f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8001702:	e01a      	b.n	800173a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM10)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a0f      	ldr	r2, [pc, #60]	; (8001748 <HAL_TIM_Base_MspInit+0x74>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d115      	bne.n	800173a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800170e:	2300      	movs	r3, #0
 8001710:	60bb      	str	r3, [r7, #8]
 8001712:	4b0c      	ldr	r3, [pc, #48]	; (8001744 <HAL_TIM_Base_MspInit+0x70>)
 8001714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001716:	4a0b      	ldr	r2, [pc, #44]	; (8001744 <HAL_TIM_Base_MspInit+0x70>)
 8001718:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800171c:	6453      	str	r3, [r2, #68]	; 0x44
 800171e:	4b09      	ldr	r3, [pc, #36]	; (8001744 <HAL_TIM_Base_MspInit+0x70>)
 8001720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001722:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800172a:	2200      	movs	r2, #0
 800172c:	2100      	movs	r1, #0
 800172e:	2019      	movs	r0, #25
 8001730:	f000 ff5b 	bl	80025ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001734:	2019      	movs	r0, #25
 8001736:	f000 ff74 	bl	8002622 <HAL_NVIC_EnableIRQ>
}
 800173a:	bf00      	nop
 800173c:	3710      	adds	r7, #16
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	40023800 	.word	0x40023800
 8001748:	40014400 	.word	0x40014400

0800174c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b08a      	sub	sp, #40	; 0x28
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001754:	f107 0314 	add.w	r3, r7, #20
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	605a      	str	r2, [r3, #4]
 800175e:	609a      	str	r2, [r3, #8]
 8001760:	60da      	str	r2, [r3, #12]
 8001762:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a34      	ldr	r2, [pc, #208]	; (800183c <HAL_UART_MspInit+0xf0>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d161      	bne.n	8001832 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800176e:	2300      	movs	r3, #0
 8001770:	613b      	str	r3, [r7, #16]
 8001772:	4b33      	ldr	r3, [pc, #204]	; (8001840 <HAL_UART_MspInit+0xf4>)
 8001774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001776:	4a32      	ldr	r2, [pc, #200]	; (8001840 <HAL_UART_MspInit+0xf4>)
 8001778:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800177c:	6413      	str	r3, [r2, #64]	; 0x40
 800177e:	4b30      	ldr	r3, [pc, #192]	; (8001840 <HAL_UART_MspInit+0xf4>)
 8001780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001786:	613b      	str	r3, [r7, #16]
 8001788:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	4b2c      	ldr	r3, [pc, #176]	; (8001840 <HAL_UART_MspInit+0xf4>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001792:	4a2b      	ldr	r2, [pc, #172]	; (8001840 <HAL_UART_MspInit+0xf4>)
 8001794:	f043 0301 	orr.w	r3, r3, #1
 8001798:	6313      	str	r3, [r2, #48]	; 0x30
 800179a:	4b29      	ldr	r3, [pc, #164]	; (8001840 <HAL_UART_MspInit+0xf4>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	f003 0301 	and.w	r3, r3, #1
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80017a6:	230c      	movs	r3, #12
 80017a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017aa:	2302      	movs	r3, #2
 80017ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ae:	2300      	movs	r3, #0
 80017b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017b2:	2303      	movs	r3, #3
 80017b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017b6:	2307      	movs	r3, #7
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ba:	f107 0314 	add.w	r3, r7, #20
 80017be:	4619      	mov	r1, r3
 80017c0:	4820      	ldr	r0, [pc, #128]	; (8001844 <HAL_UART_MspInit+0xf8>)
 80017c2:	f001 fd33 	bl	800322c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80017c6:	4b20      	ldr	r3, [pc, #128]	; (8001848 <HAL_UART_MspInit+0xfc>)
 80017c8:	4a20      	ldr	r2, [pc, #128]	; (800184c <HAL_UART_MspInit+0x100>)
 80017ca:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80017cc:	4b1e      	ldr	r3, [pc, #120]	; (8001848 <HAL_UART_MspInit+0xfc>)
 80017ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80017d2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017d4:	4b1c      	ldr	r3, [pc, #112]	; (8001848 <HAL_UART_MspInit+0xfc>)
 80017d6:	2240      	movs	r2, #64	; 0x40
 80017d8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017da:	4b1b      	ldr	r3, [pc, #108]	; (8001848 <HAL_UART_MspInit+0xfc>)
 80017dc:	2200      	movs	r2, #0
 80017de:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80017e0:	4b19      	ldr	r3, [pc, #100]	; (8001848 <HAL_UART_MspInit+0xfc>)
 80017e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017e6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017e8:	4b17      	ldr	r3, [pc, #92]	; (8001848 <HAL_UART_MspInit+0xfc>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017ee:	4b16      	ldr	r3, [pc, #88]	; (8001848 <HAL_UART_MspInit+0xfc>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80017f4:	4b14      	ldr	r3, [pc, #80]	; (8001848 <HAL_UART_MspInit+0xfc>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80017fa:	4b13      	ldr	r3, [pc, #76]	; (8001848 <HAL_UART_MspInit+0xfc>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001800:	4b11      	ldr	r3, [pc, #68]	; (8001848 <HAL_UART_MspInit+0xfc>)
 8001802:	2200      	movs	r2, #0
 8001804:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001806:	4810      	ldr	r0, [pc, #64]	; (8001848 <HAL_UART_MspInit+0xfc>)
 8001808:	f001 f90e 	bl	8002a28 <HAL_DMA_Init>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8001812:	f7ff fe43 	bl	800149c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4a0b      	ldr	r2, [pc, #44]	; (8001848 <HAL_UART_MspInit+0xfc>)
 800181a:	635a      	str	r2, [r3, #52]	; 0x34
 800181c:	4a0a      	ldr	r2, [pc, #40]	; (8001848 <HAL_UART_MspInit+0xfc>)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001822:	2200      	movs	r2, #0
 8001824:	2100      	movs	r1, #0
 8001826:	2026      	movs	r0, #38	; 0x26
 8001828:	f000 fedf 	bl	80025ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800182c:	2026      	movs	r0, #38	; 0x26
 800182e:	f000 fef8 	bl	8002622 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001832:	bf00      	nop
 8001834:	3728      	adds	r7, #40	; 0x28
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40004400 	.word	0x40004400
 8001840:	40023800 	.word	0x40023800
 8001844:	40020000 	.word	0x40020000
 8001848:	20000310 	.word	0x20000310
 800184c:	400260a0 	.word	0x400260a0

08001850 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001854:	e7fe      	b.n	8001854 <NMI_Handler+0x4>

08001856 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001856:	b480      	push	{r7}
 8001858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800185a:	e7fe      	b.n	800185a <HardFault_Handler+0x4>

0800185c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001860:	e7fe      	b.n	8001860 <MemManage_Handler+0x4>

08001862 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001862:	b480      	push	{r7}
 8001864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001866:	e7fe      	b.n	8001866 <BusFault_Handler+0x4>

08001868 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800186c:	e7fe      	b.n	800186c <UsageFault_Handler+0x4>

0800186e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800186e:	b480      	push	{r7}
 8001870:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001872:	bf00      	nop
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr

0800187c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001880:	bf00      	nop
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr

0800188a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800188a:	b480      	push	{r7}
 800188c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800188e:	bf00      	nop
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800189c:	f000 f988 	bl	8001bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018a0:	bf00      	nop
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 80018a8:	4802      	ldr	r0, [pc, #8]	; (80018b4 <DMA1_Stream5_IRQHandler+0x10>)
 80018aa:	f001 fa55 	bl	8002d58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	20000268 	.word	0x20000268

080018b8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80018bc:	4802      	ldr	r0, [pc, #8]	; (80018c8 <DMA1_Stream6_IRQHandler+0x10>)
 80018be:	f001 fa4b 	bl	8002d58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	20000310 	.word	0x20000310

080018cc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80018d0:	4802      	ldr	r0, [pc, #8]	; (80018dc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80018d2:	f002 fd3e 	bl	8004352 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	20000204 	.word	0x20000204

080018e0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80018e4:	4802      	ldr	r0, [pc, #8]	; (80018f0 <USART2_IRQHandler+0x10>)
 80018e6:	f003 fb53 	bl	8004f90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80018ea:	bf00      	nop
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	20000444 	.word	0x20000444

080018f4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80018f8:	4802      	ldr	r0, [pc, #8]	; (8001904 <DMA2_Stream0_IRQHandler+0x10>)
 80018fa:	f001 fa2d 	bl	8002d58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	20000384 	.word	0x20000384

08001908 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
	return 1;
 800190c:	2301      	movs	r3, #1
}
 800190e:	4618      	mov	r0, r3
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr

08001918 <_kill>:

int _kill(int pid, int sig)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001922:	f004 f813 	bl	800594c <__errno>
 8001926:	4603      	mov	r3, r0
 8001928:	2216      	movs	r2, #22
 800192a:	601a      	str	r2, [r3, #0]
	return -1;
 800192c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001930:	4618      	mov	r0, r3
 8001932:	3708      	adds	r7, #8
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}

08001938 <_exit>:

void _exit (int status)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001940:	f04f 31ff 	mov.w	r1, #4294967295
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f7ff ffe7 	bl	8001918 <_kill>
	while (1) {}		/* Make sure we hang here */
 800194a:	e7fe      	b.n	800194a <_exit+0x12>

0800194c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b086      	sub	sp, #24
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	60b9      	str	r1, [r7, #8]
 8001956:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001958:	2300      	movs	r3, #0
 800195a:	617b      	str	r3, [r7, #20]
 800195c:	e00a      	b.n	8001974 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800195e:	f3af 8000 	nop.w
 8001962:	4601      	mov	r1, r0
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	1c5a      	adds	r2, r3, #1
 8001968:	60ba      	str	r2, [r7, #8]
 800196a:	b2ca      	uxtb	r2, r1
 800196c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	3301      	adds	r3, #1
 8001972:	617b      	str	r3, [r7, #20]
 8001974:	697a      	ldr	r2, [r7, #20]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	429a      	cmp	r2, r3
 800197a:	dbf0      	blt.n	800195e <_read+0x12>
	}

return len;
 800197c:	687b      	ldr	r3, [r7, #4]
}
 800197e:	4618      	mov	r0, r3
 8001980:	3718      	adds	r7, #24
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001986:	b580      	push	{r7, lr}
 8001988:	b086      	sub	sp, #24
 800198a:	af00      	add	r7, sp, #0
 800198c:	60f8      	str	r0, [r7, #12]
 800198e:	60b9      	str	r1, [r7, #8]
 8001990:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001992:	2300      	movs	r3, #0
 8001994:	617b      	str	r3, [r7, #20]
 8001996:	e009      	b.n	80019ac <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	1c5a      	adds	r2, r3, #1
 800199c:	60ba      	str	r2, [r7, #8]
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	3301      	adds	r3, #1
 80019aa:	617b      	str	r3, [r7, #20]
 80019ac:	697a      	ldr	r2, [r7, #20]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	dbf1      	blt.n	8001998 <_write+0x12>
	}
	return len;
 80019b4:	687b      	ldr	r3, [r7, #4]
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3718      	adds	r7, #24
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <_close>:

int _close(int file)
{
 80019be:	b480      	push	{r7}
 80019c0:	b083      	sub	sp, #12
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
	return -1;
 80019c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr

080019d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019d6:	b480      	push	{r7}
 80019d8:	b083      	sub	sp, #12
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
 80019de:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019e6:	605a      	str	r2, [r3, #4]
	return 0;
 80019e8:	2300      	movs	r3, #0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr

080019f6 <_isatty>:

int _isatty(int file)
{
 80019f6:	b480      	push	{r7}
 80019f8:	b083      	sub	sp, #12
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	6078      	str	r0, [r7, #4]
	return 1;
 80019fe:	2301      	movs	r3, #1
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b085      	sub	sp, #20
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
	return 0;
 8001a18:	2300      	movs	r3, #0
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3714      	adds	r7, #20
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
	...

08001a28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b086      	sub	sp, #24
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a30:	4a14      	ldr	r2, [pc, #80]	; (8001a84 <_sbrk+0x5c>)
 8001a32:	4b15      	ldr	r3, [pc, #84]	; (8001a88 <_sbrk+0x60>)
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a3c:	4b13      	ldr	r3, [pc, #76]	; (8001a8c <_sbrk+0x64>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d102      	bne.n	8001a4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a44:	4b11      	ldr	r3, [pc, #68]	; (8001a8c <_sbrk+0x64>)
 8001a46:	4a12      	ldr	r2, [pc, #72]	; (8001a90 <_sbrk+0x68>)
 8001a48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a4a:	4b10      	ldr	r3, [pc, #64]	; (8001a8c <_sbrk+0x64>)
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4413      	add	r3, r2
 8001a52:	693a      	ldr	r2, [r7, #16]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d207      	bcs.n	8001a68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a58:	f003 ff78 	bl	800594c <__errno>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	220c      	movs	r2, #12
 8001a60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a62:	f04f 33ff 	mov.w	r3, #4294967295
 8001a66:	e009      	b.n	8001a7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a68:	4b08      	ldr	r3, [pc, #32]	; (8001a8c <_sbrk+0x64>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a6e:	4b07      	ldr	r3, [pc, #28]	; (8001a8c <_sbrk+0x64>)
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4413      	add	r3, r2
 8001a76:	4a05      	ldr	r2, [pc, #20]	; (8001a8c <_sbrk+0x64>)
 8001a78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3718      	adds	r7, #24
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	20020000 	.word	0x20020000
 8001a88:	00000400 	.word	0x00000400
 8001a8c:	200001f8 	.word	0x200001f8
 8001a90:	200004a0 	.word	0x200004a0

08001a94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a98:	4b06      	ldr	r3, [pc, #24]	; (8001ab4 <SystemInit+0x20>)
 8001a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a9e:	4a05      	ldr	r2, [pc, #20]	; (8001ab4 <SystemInit+0x20>)
 8001aa0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001aa4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001aa8:	bf00      	nop
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	e000ed00 	.word	0xe000ed00

08001ab8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ab8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001af0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001abc:	480d      	ldr	r0, [pc, #52]	; (8001af4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001abe:	490e      	ldr	r1, [pc, #56]	; (8001af8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ac0:	4a0e      	ldr	r2, [pc, #56]	; (8001afc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ac2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ac4:	e002      	b.n	8001acc <LoopCopyDataInit>

08001ac6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ac6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ac8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aca:	3304      	adds	r3, #4

08001acc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001acc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ace:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ad0:	d3f9      	bcc.n	8001ac6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ad2:	4a0b      	ldr	r2, [pc, #44]	; (8001b00 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ad4:	4c0b      	ldr	r4, [pc, #44]	; (8001b04 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001ad6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ad8:	e001      	b.n	8001ade <LoopFillZerobss>

08001ada <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ada:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001adc:	3204      	adds	r2, #4

08001ade <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ade:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ae0:	d3fb      	bcc.n	8001ada <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001ae2:	f7ff ffd7 	bl	8001a94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ae6:	f003 ff37 	bl	8005958 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001aea:	f7ff f9f9 	bl	8000ee0 <main>
  bx  lr    
 8001aee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001af0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001af4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001af8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001afc:	08008bac 	.word	0x08008bac
  ldr r2, =_sbss
 8001b00:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001b04:	2000049c 	.word	0x2000049c

08001b08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b08:	e7fe      	b.n	8001b08 <ADC_IRQHandler>
	...

08001b0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b10:	4b0e      	ldr	r3, [pc, #56]	; (8001b4c <HAL_Init+0x40>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a0d      	ldr	r2, [pc, #52]	; (8001b4c <HAL_Init+0x40>)
 8001b16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b1c:	4b0b      	ldr	r3, [pc, #44]	; (8001b4c <HAL_Init+0x40>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a0a      	ldr	r2, [pc, #40]	; (8001b4c <HAL_Init+0x40>)
 8001b22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b28:	4b08      	ldr	r3, [pc, #32]	; (8001b4c <HAL_Init+0x40>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a07      	ldr	r2, [pc, #28]	; (8001b4c <HAL_Init+0x40>)
 8001b2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b34:	2003      	movs	r0, #3
 8001b36:	f000 fd4d 	bl	80025d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f000 f808 	bl	8001b50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b40:	f7ff fcb2 	bl	80014a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40023c00 	.word	0x40023c00

08001b50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b58:	4b12      	ldr	r3, [pc, #72]	; (8001ba4 <HAL_InitTick+0x54>)
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	4b12      	ldr	r3, [pc, #72]	; (8001ba8 <HAL_InitTick+0x58>)
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	4619      	mov	r1, r3
 8001b62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b66:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f000 fd65 	bl	800263e <HAL_SYSTICK_Config>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e00e      	b.n	8001b9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2b0f      	cmp	r3, #15
 8001b82:	d80a      	bhi.n	8001b9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b84:	2200      	movs	r2, #0
 8001b86:	6879      	ldr	r1, [r7, #4]
 8001b88:	f04f 30ff 	mov.w	r0, #4294967295
 8001b8c:	f000 fd2d 	bl	80025ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b90:	4a06      	ldr	r2, [pc, #24]	; (8001bac <HAL_InitTick+0x5c>)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b96:	2300      	movs	r3, #0
 8001b98:	e000      	b.n	8001b9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3708      	adds	r7, #8
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20000000 	.word	0x20000000
 8001ba8:	20000008 	.word	0x20000008
 8001bac:	20000004 	.word	0x20000004

08001bb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bb4:	4b06      	ldr	r3, [pc, #24]	; (8001bd0 <HAL_IncTick+0x20>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	461a      	mov	r2, r3
 8001bba:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <HAL_IncTick+0x24>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	4a04      	ldr	r2, [pc, #16]	; (8001bd4 <HAL_IncTick+0x24>)
 8001bc2:	6013      	str	r3, [r2, #0]
}
 8001bc4:	bf00      	nop
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	20000008 	.word	0x20000008
 8001bd4:	20000488 	.word	0x20000488

08001bd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  return uwTick;
 8001bdc:	4b03      	ldr	r3, [pc, #12]	; (8001bec <HAL_GetTick+0x14>)
 8001bde:	681b      	ldr	r3, [r3, #0]
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	20000488 	.word	0x20000488

08001bf0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d101      	bne.n	8001c06 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e033      	b.n	8001c6e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d109      	bne.n	8001c22 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f7ff fc72 	bl	80014f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2200      	movs	r2, #0
 8001c18:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c26:	f003 0310 	and.w	r3, r3, #16
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d118      	bne.n	8001c60 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c36:	f023 0302 	bic.w	r3, r3, #2
 8001c3a:	f043 0202 	orr.w	r2, r3, #2
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f000 fa78 	bl	8002138 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c52:	f023 0303 	bic.w	r3, r3, #3
 8001c56:	f043 0201 	orr.w	r2, r3, #1
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	641a      	str	r2, [r3, #64]	; 0x40
 8001c5e:	e001      	b.n	8001c64 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2200      	movs	r2, #0
 8001c68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3710      	adds	r7, #16
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
	...

08001c78 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b086      	sub	sp, #24
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001c84:	2300      	movs	r3, #0
 8001c86:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d101      	bne.n	8001c96 <HAL_ADC_Start_DMA+0x1e>
 8001c92:	2302      	movs	r3, #2
 8001c94:	e0e9      	b.n	8001e6a <HAL_ADC_Start_DMA+0x1f2>
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	f003 0301 	and.w	r3, r3, #1
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d018      	beq.n	8001cde <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	689a      	ldr	r2, [r3, #8]
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f042 0201 	orr.w	r2, r2, #1
 8001cba:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001cbc:	4b6d      	ldr	r3, [pc, #436]	; (8001e74 <HAL_ADC_Start_DMA+0x1fc>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a6d      	ldr	r2, [pc, #436]	; (8001e78 <HAL_ADC_Start_DMA+0x200>)
 8001cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8001cc6:	0c9a      	lsrs	r2, r3, #18
 8001cc8:	4613      	mov	r3, r2
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	4413      	add	r3, r2
 8001cce:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001cd0:	e002      	b.n	8001cd8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	3b01      	subs	r3, #1
 8001cd6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d1f9      	bne.n	8001cd2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ce8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cec:	d107      	bne.n	8001cfe <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	689a      	ldr	r2, [r3, #8]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001cfc:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	f003 0301 	and.w	r3, r3, #1
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	f040 80a1 	bne.w	8001e50 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d12:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001d16:	f023 0301 	bic.w	r3, r3, #1
 8001d1a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d007      	beq.n	8001d40 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d34:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d38:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d4c:	d106      	bne.n	8001d5c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d52:	f023 0206 	bic.w	r2, r3, #6
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	645a      	str	r2, [r3, #68]	; 0x44
 8001d5a:	e002      	b.n	8001d62 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	2200      	movs	r2, #0
 8001d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d6a:	4b44      	ldr	r3, [pc, #272]	; (8001e7c <HAL_ADC_Start_DMA+0x204>)
 8001d6c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d72:	4a43      	ldr	r2, [pc, #268]	; (8001e80 <HAL_ADC_Start_DMA+0x208>)
 8001d74:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d7a:	4a42      	ldr	r2, [pc, #264]	; (8001e84 <HAL_ADC_Start_DMA+0x20c>)
 8001d7c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d82:	4a41      	ldr	r2, [pc, #260]	; (8001e88 <HAL_ADC_Start_DMA+0x210>)
 8001d84:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001d8e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	685a      	ldr	r2, [r3, #4]
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001d9e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	689a      	ldr	r2, [r3, #8]
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001dae:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	334c      	adds	r3, #76	; 0x4c
 8001dba:	4619      	mov	r1, r3
 8001dbc:	68ba      	ldr	r2, [r7, #8]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	f000 fee0 	bl	8002b84 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f003 031f 	and.w	r3, r3, #31
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d12a      	bne.n	8001e26 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a2d      	ldr	r2, [pc, #180]	; (8001e8c <HAL_ADC_Start_DMA+0x214>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d015      	beq.n	8001e06 <HAL_ADC_Start_DMA+0x18e>
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a2c      	ldr	r2, [pc, #176]	; (8001e90 <HAL_ADC_Start_DMA+0x218>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d105      	bne.n	8001df0 <HAL_ADC_Start_DMA+0x178>
 8001de4:	4b25      	ldr	r3, [pc, #148]	; (8001e7c <HAL_ADC_Start_DMA+0x204>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f003 031f 	and.w	r3, r3, #31
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d00a      	beq.n	8001e06 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a27      	ldr	r2, [pc, #156]	; (8001e94 <HAL_ADC_Start_DMA+0x21c>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d136      	bne.n	8001e68 <HAL_ADC_Start_DMA+0x1f0>
 8001dfa:	4b20      	ldr	r3, [pc, #128]	; (8001e7c <HAL_ADC_Start_DMA+0x204>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f003 0310 	and.w	r3, r3, #16
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d130      	bne.n	8001e68 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d129      	bne.n	8001e68 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	689a      	ldr	r2, [r3, #8]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e22:	609a      	str	r2, [r3, #8]
 8001e24:	e020      	b.n	8001e68 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a18      	ldr	r2, [pc, #96]	; (8001e8c <HAL_ADC_Start_DMA+0x214>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d11b      	bne.n	8001e68 <HAL_ADC_Start_DMA+0x1f0>
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d114      	bne.n	8001e68 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	689a      	ldr	r2, [r3, #8]
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e4c:	609a      	str	r2, [r3, #8]
 8001e4e:	e00b      	b.n	8001e68 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e54:	f043 0210 	orr.w	r2, r3, #16
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e60:	f043 0201 	orr.w	r2, r3, #1
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001e68:	2300      	movs	r3, #0
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3718      	adds	r7, #24
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	20000000 	.word	0x20000000
 8001e78:	431bde83 	.word	0x431bde83
 8001e7c:	40012300 	.word	0x40012300
 8001e80:	08002331 	.word	0x08002331
 8001e84:	080023eb 	.word	0x080023eb
 8001e88:	08002407 	.word	0x08002407
 8001e8c:	40012000 	.word	0x40012000
 8001e90:	40012100 	.word	0x40012100
 8001e94:	40012200 	.word	0x40012200

08001e98 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001ea0:	bf00      	nop
 8001ea2:	370c      	adds	r7, #12
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001eb4:	bf00      	nop
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001ec8:	bf00      	nop
 8001eca:	370c      	adds	r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr

08001ed4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b085      	sub	sp, #20
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d101      	bne.n	8001ef0 <HAL_ADC_ConfigChannel+0x1c>
 8001eec:	2302      	movs	r3, #2
 8001eee:	e113      	b.n	8002118 <HAL_ADC_ConfigChannel+0x244>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	2b09      	cmp	r3, #9
 8001efe:	d925      	bls.n	8001f4c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	68d9      	ldr	r1, [r3, #12]
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	4613      	mov	r3, r2
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	4413      	add	r3, r2
 8001f14:	3b1e      	subs	r3, #30
 8001f16:	2207      	movs	r2, #7
 8001f18:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1c:	43da      	mvns	r2, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	400a      	ands	r2, r1
 8001f24:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	68d9      	ldr	r1, [r3, #12]
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	689a      	ldr	r2, [r3, #8]
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	4618      	mov	r0, r3
 8001f38:	4603      	mov	r3, r0
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	4403      	add	r3, r0
 8001f3e:	3b1e      	subs	r3, #30
 8001f40:	409a      	lsls	r2, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	430a      	orrs	r2, r1
 8001f48:	60da      	str	r2, [r3, #12]
 8001f4a:	e022      	b.n	8001f92 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	6919      	ldr	r1, [r3, #16]
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	461a      	mov	r2, r3
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	4413      	add	r3, r2
 8001f60:	2207      	movs	r2, #7
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	43da      	mvns	r2, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	400a      	ands	r2, r1
 8001f6e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	6919      	ldr	r1, [r3, #16]
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	689a      	ldr	r2, [r3, #8]
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	4618      	mov	r0, r3
 8001f82:	4603      	mov	r3, r0
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	4403      	add	r3, r0
 8001f88:	409a      	lsls	r2, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	2b06      	cmp	r3, #6
 8001f98:	d824      	bhi.n	8001fe4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	685a      	ldr	r2, [r3, #4]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	4413      	add	r3, r2
 8001faa:	3b05      	subs	r3, #5
 8001fac:	221f      	movs	r2, #31
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	43da      	mvns	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	400a      	ands	r2, r1
 8001fba:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	b29b      	uxth	r3, r3
 8001fc8:	4618      	mov	r0, r3
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	685a      	ldr	r2, [r3, #4]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	4413      	add	r3, r2
 8001fd4:	3b05      	subs	r3, #5
 8001fd6:	fa00 f203 	lsl.w	r2, r0, r3
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	430a      	orrs	r2, r1
 8001fe0:	635a      	str	r2, [r3, #52]	; 0x34
 8001fe2:	e04c      	b.n	800207e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	2b0c      	cmp	r3, #12
 8001fea:	d824      	bhi.n	8002036 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	685a      	ldr	r2, [r3, #4]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	4413      	add	r3, r2
 8001ffc:	3b23      	subs	r3, #35	; 0x23
 8001ffe:	221f      	movs	r2, #31
 8002000:	fa02 f303 	lsl.w	r3, r2, r3
 8002004:	43da      	mvns	r2, r3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	400a      	ands	r2, r1
 800200c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	b29b      	uxth	r3, r3
 800201a:	4618      	mov	r0, r3
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685a      	ldr	r2, [r3, #4]
 8002020:	4613      	mov	r3, r2
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	4413      	add	r3, r2
 8002026:	3b23      	subs	r3, #35	; 0x23
 8002028:	fa00 f203 	lsl.w	r2, r0, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	430a      	orrs	r2, r1
 8002032:	631a      	str	r2, [r3, #48]	; 0x30
 8002034:	e023      	b.n	800207e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685a      	ldr	r2, [r3, #4]
 8002040:	4613      	mov	r3, r2
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	4413      	add	r3, r2
 8002046:	3b41      	subs	r3, #65	; 0x41
 8002048:	221f      	movs	r2, #31
 800204a:	fa02 f303 	lsl.w	r3, r2, r3
 800204e:	43da      	mvns	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	400a      	ands	r2, r1
 8002056:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	b29b      	uxth	r3, r3
 8002064:	4618      	mov	r0, r3
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685a      	ldr	r2, [r3, #4]
 800206a:	4613      	mov	r3, r2
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	4413      	add	r3, r2
 8002070:	3b41      	subs	r3, #65	; 0x41
 8002072:	fa00 f203 	lsl.w	r2, r0, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	430a      	orrs	r2, r1
 800207c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800207e:	4b29      	ldr	r3, [pc, #164]	; (8002124 <HAL_ADC_ConfigChannel+0x250>)
 8002080:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a28      	ldr	r2, [pc, #160]	; (8002128 <HAL_ADC_ConfigChannel+0x254>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d10f      	bne.n	80020ac <HAL_ADC_ConfigChannel+0x1d8>
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2b12      	cmp	r3, #18
 8002092:	d10b      	bne.n	80020ac <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a1d      	ldr	r2, [pc, #116]	; (8002128 <HAL_ADC_ConfigChannel+0x254>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d12b      	bne.n	800210e <HAL_ADC_ConfigChannel+0x23a>
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a1c      	ldr	r2, [pc, #112]	; (800212c <HAL_ADC_ConfigChannel+0x258>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d003      	beq.n	80020c8 <HAL_ADC_ConfigChannel+0x1f4>
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2b11      	cmp	r3, #17
 80020c6:	d122      	bne.n	800210e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a11      	ldr	r2, [pc, #68]	; (800212c <HAL_ADC_ConfigChannel+0x258>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d111      	bne.n	800210e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020ea:	4b11      	ldr	r3, [pc, #68]	; (8002130 <HAL_ADC_ConfigChannel+0x25c>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a11      	ldr	r2, [pc, #68]	; (8002134 <HAL_ADC_ConfigChannel+0x260>)
 80020f0:	fba2 2303 	umull	r2, r3, r2, r3
 80020f4:	0c9a      	lsrs	r2, r3, #18
 80020f6:	4613      	mov	r3, r2
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	4413      	add	r3, r2
 80020fc:	005b      	lsls	r3, r3, #1
 80020fe:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002100:	e002      	b.n	8002108 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	3b01      	subs	r3, #1
 8002106:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d1f9      	bne.n	8002102 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2200      	movs	r2, #0
 8002112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002116:	2300      	movs	r3, #0
}
 8002118:	4618      	mov	r0, r3
 800211a:	3714      	adds	r7, #20
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr
 8002124:	40012300 	.word	0x40012300
 8002128:	40012000 	.word	0x40012000
 800212c:	10000012 	.word	0x10000012
 8002130:	20000000 	.word	0x20000000
 8002134:	431bde83 	.word	0x431bde83

08002138 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002140:	4b79      	ldr	r3, [pc, #484]	; (8002328 <ADC_Init+0x1f0>)
 8002142:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	685a      	ldr	r2, [r3, #4]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	431a      	orrs	r2, r3
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	685a      	ldr	r2, [r3, #4]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800216c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	6859      	ldr	r1, [r3, #4]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	691b      	ldr	r3, [r3, #16]
 8002178:	021a      	lsls	r2, r3, #8
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	430a      	orrs	r2, r1
 8002180:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	685a      	ldr	r2, [r3, #4]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002190:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	6859      	ldr	r1, [r3, #4]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	689a      	ldr	r2, [r3, #8]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	430a      	orrs	r2, r1
 80021a2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	689a      	ldr	r2, [r3, #8]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	6899      	ldr	r1, [r3, #8]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	68da      	ldr	r2, [r3, #12]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	430a      	orrs	r2, r1
 80021c4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ca:	4a58      	ldr	r2, [pc, #352]	; (800232c <ADC_Init+0x1f4>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d022      	beq.n	8002216 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	689a      	ldr	r2, [r3, #8]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80021de:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6899      	ldr	r1, [r3, #8]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	430a      	orrs	r2, r1
 80021f0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	689a      	ldr	r2, [r3, #8]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002200:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	6899      	ldr	r1, [r3, #8]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	430a      	orrs	r2, r1
 8002212:	609a      	str	r2, [r3, #8]
 8002214:	e00f      	b.n	8002236 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	689a      	ldr	r2, [r3, #8]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002224:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	689a      	ldr	r2, [r3, #8]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002234:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	689a      	ldr	r2, [r3, #8]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f022 0202 	bic.w	r2, r2, #2
 8002244:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	6899      	ldr	r1, [r3, #8]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	7e1b      	ldrb	r3, [r3, #24]
 8002250:	005a      	lsls	r2, r3, #1
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	430a      	orrs	r2, r1
 8002258:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d01b      	beq.n	800229c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	685a      	ldr	r2, [r3, #4]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002272:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	685a      	ldr	r2, [r3, #4]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002282:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	6859      	ldr	r1, [r3, #4]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800228e:	3b01      	subs	r3, #1
 8002290:	035a      	lsls	r2, r3, #13
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	430a      	orrs	r2, r1
 8002298:	605a      	str	r2, [r3, #4]
 800229a:	e007      	b.n	80022ac <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	685a      	ldr	r2, [r3, #4]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022aa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80022ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	69db      	ldr	r3, [r3, #28]
 80022c6:	3b01      	subs	r3, #1
 80022c8:	051a      	lsls	r2, r3, #20
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	430a      	orrs	r2, r1
 80022d0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	689a      	ldr	r2, [r3, #8]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80022e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	6899      	ldr	r1, [r3, #8]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80022ee:	025a      	lsls	r2, r3, #9
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	430a      	orrs	r2, r1
 80022f6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	689a      	ldr	r2, [r3, #8]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002306:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	6899      	ldr	r1, [r3, #8]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	695b      	ldr	r3, [r3, #20]
 8002312:	029a      	lsls	r2, r3, #10
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	430a      	orrs	r2, r1
 800231a:	609a      	str	r2, [r3, #8]
}
 800231c:	bf00      	nop
 800231e:	3714      	adds	r7, #20
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr
 8002328:	40012300 	.word	0x40012300
 800232c:	0f000001 	.word	0x0f000001

08002330 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800233c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002342:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002346:	2b00      	cmp	r3, #0
 8002348:	d13c      	bne.n	80023c4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002360:	2b00      	cmp	r3, #0
 8002362:	d12b      	bne.n	80023bc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002368:	2b00      	cmp	r3, #0
 800236a:	d127      	bne.n	80023bc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002372:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002376:	2b00      	cmp	r3, #0
 8002378:	d006      	beq.n	8002388 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002384:	2b00      	cmp	r3, #0
 8002386:	d119      	bne.n	80023bc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	685a      	ldr	r2, [r3, #4]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f022 0220 	bic.w	r2, r2, #32
 8002396:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d105      	bne.n	80023bc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b4:	f043 0201 	orr.w	r2, r3, #1
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80023bc:	68f8      	ldr	r0, [r7, #12]
 80023be:	f7ff fd6b 	bl	8001e98 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80023c2:	e00e      	b.n	80023e2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c8:	f003 0310 	and.w	r3, r3, #16
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d003      	beq.n	80023d8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f7ff fd75 	bl	8001ec0 <HAL_ADC_ErrorCallback>
}
 80023d6:	e004      	b.n	80023e2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	4798      	blx	r3
}
 80023e2:	bf00      	nop
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b084      	sub	sp, #16
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023f6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80023f8:	68f8      	ldr	r0, [r7, #12]
 80023fa:	f7ff fd57 	bl	8001eac <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80023fe:	bf00      	nop
 8002400:	3710      	adds	r7, #16
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}

08002406 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002406:	b580      	push	{r7, lr}
 8002408:	b084      	sub	sp, #16
 800240a:	af00      	add	r7, sp, #0
 800240c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002412:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	2240      	movs	r2, #64	; 0x40
 8002418:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800241e:	f043 0204 	orr.w	r2, r3, #4
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002426:	68f8      	ldr	r0, [r7, #12]
 8002428:	f7ff fd4a 	bl	8001ec0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800242c:	bf00      	nop
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002434:	b480      	push	{r7}
 8002436:	b085      	sub	sp, #20
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f003 0307 	and.w	r3, r3, #7
 8002442:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002444:	4b0c      	ldr	r3, [pc, #48]	; (8002478 <__NVIC_SetPriorityGrouping+0x44>)
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800244a:	68ba      	ldr	r2, [r7, #8]
 800244c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002450:	4013      	ands	r3, r2
 8002452:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800245c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002460:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002464:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002466:	4a04      	ldr	r2, [pc, #16]	; (8002478 <__NVIC_SetPriorityGrouping+0x44>)
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	60d3      	str	r3, [r2, #12]
}
 800246c:	bf00      	nop
 800246e:	3714      	adds	r7, #20
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr
 8002478:	e000ed00 	.word	0xe000ed00

0800247c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002480:	4b04      	ldr	r3, [pc, #16]	; (8002494 <__NVIC_GetPriorityGrouping+0x18>)
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	0a1b      	lsrs	r3, r3, #8
 8002486:	f003 0307 	and.w	r3, r3, #7
}
 800248a:	4618      	mov	r0, r3
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr
 8002494:	e000ed00 	.word	0xe000ed00

08002498 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	4603      	mov	r3, r0
 80024a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	db0b      	blt.n	80024c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024aa:	79fb      	ldrb	r3, [r7, #7]
 80024ac:	f003 021f 	and.w	r2, r3, #31
 80024b0:	4907      	ldr	r1, [pc, #28]	; (80024d0 <__NVIC_EnableIRQ+0x38>)
 80024b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b6:	095b      	lsrs	r3, r3, #5
 80024b8:	2001      	movs	r0, #1
 80024ba:	fa00 f202 	lsl.w	r2, r0, r2
 80024be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024c2:	bf00      	nop
 80024c4:	370c      	adds	r7, #12
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	e000e100 	.word	0xe000e100

080024d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	4603      	mov	r3, r0
 80024dc:	6039      	str	r1, [r7, #0]
 80024de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	db0a      	blt.n	80024fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	b2da      	uxtb	r2, r3
 80024ec:	490c      	ldr	r1, [pc, #48]	; (8002520 <__NVIC_SetPriority+0x4c>)
 80024ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f2:	0112      	lsls	r2, r2, #4
 80024f4:	b2d2      	uxtb	r2, r2
 80024f6:	440b      	add	r3, r1
 80024f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024fc:	e00a      	b.n	8002514 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	b2da      	uxtb	r2, r3
 8002502:	4908      	ldr	r1, [pc, #32]	; (8002524 <__NVIC_SetPriority+0x50>)
 8002504:	79fb      	ldrb	r3, [r7, #7]
 8002506:	f003 030f 	and.w	r3, r3, #15
 800250a:	3b04      	subs	r3, #4
 800250c:	0112      	lsls	r2, r2, #4
 800250e:	b2d2      	uxtb	r2, r2
 8002510:	440b      	add	r3, r1
 8002512:	761a      	strb	r2, [r3, #24]
}
 8002514:	bf00      	nop
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr
 8002520:	e000e100 	.word	0xe000e100
 8002524:	e000ed00 	.word	0xe000ed00

08002528 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002528:	b480      	push	{r7}
 800252a:	b089      	sub	sp, #36	; 0x24
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	f003 0307 	and.w	r3, r3, #7
 800253a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	f1c3 0307 	rsb	r3, r3, #7
 8002542:	2b04      	cmp	r3, #4
 8002544:	bf28      	it	cs
 8002546:	2304      	movcs	r3, #4
 8002548:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	3304      	adds	r3, #4
 800254e:	2b06      	cmp	r3, #6
 8002550:	d902      	bls.n	8002558 <NVIC_EncodePriority+0x30>
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	3b03      	subs	r3, #3
 8002556:	e000      	b.n	800255a <NVIC_EncodePriority+0x32>
 8002558:	2300      	movs	r3, #0
 800255a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800255c:	f04f 32ff 	mov.w	r2, #4294967295
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	fa02 f303 	lsl.w	r3, r2, r3
 8002566:	43da      	mvns	r2, r3
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	401a      	ands	r2, r3
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002570:	f04f 31ff 	mov.w	r1, #4294967295
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	fa01 f303 	lsl.w	r3, r1, r3
 800257a:	43d9      	mvns	r1, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002580:	4313      	orrs	r3, r2
         );
}
 8002582:	4618      	mov	r0, r3
 8002584:	3724      	adds	r7, #36	; 0x24
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
	...

08002590 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	3b01      	subs	r3, #1
 800259c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025a0:	d301      	bcc.n	80025a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025a2:	2301      	movs	r3, #1
 80025a4:	e00f      	b.n	80025c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025a6:	4a0a      	ldr	r2, [pc, #40]	; (80025d0 <SysTick_Config+0x40>)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	3b01      	subs	r3, #1
 80025ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025ae:	210f      	movs	r1, #15
 80025b0:	f04f 30ff 	mov.w	r0, #4294967295
 80025b4:	f7ff ff8e 	bl	80024d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025b8:	4b05      	ldr	r3, [pc, #20]	; (80025d0 <SysTick_Config+0x40>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025be:	4b04      	ldr	r3, [pc, #16]	; (80025d0 <SysTick_Config+0x40>)
 80025c0:	2207      	movs	r2, #7
 80025c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	e000e010 	.word	0xe000e010

080025d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	f7ff ff29 	bl	8002434 <__NVIC_SetPriorityGrouping>
}
 80025e2:	bf00      	nop
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}

080025ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025ea:	b580      	push	{r7, lr}
 80025ec:	b086      	sub	sp, #24
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	4603      	mov	r3, r0
 80025f2:	60b9      	str	r1, [r7, #8]
 80025f4:	607a      	str	r2, [r7, #4]
 80025f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025f8:	2300      	movs	r3, #0
 80025fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025fc:	f7ff ff3e 	bl	800247c <__NVIC_GetPriorityGrouping>
 8002600:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	68b9      	ldr	r1, [r7, #8]
 8002606:	6978      	ldr	r0, [r7, #20]
 8002608:	f7ff ff8e 	bl	8002528 <NVIC_EncodePriority>
 800260c:	4602      	mov	r2, r0
 800260e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002612:	4611      	mov	r1, r2
 8002614:	4618      	mov	r0, r3
 8002616:	f7ff ff5d 	bl	80024d4 <__NVIC_SetPriority>
}
 800261a:	bf00      	nop
 800261c:	3718      	adds	r7, #24
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}

08002622 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002622:	b580      	push	{r7, lr}
 8002624:	b082      	sub	sp, #8
 8002626:	af00      	add	r7, sp, #0
 8002628:	4603      	mov	r3, r0
 800262a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800262c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002630:	4618      	mov	r0, r3
 8002632:	f7ff ff31 	bl	8002498 <__NVIC_EnableIRQ>
}
 8002636:	bf00      	nop
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}

0800263e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800263e:	b580      	push	{r7, lr}
 8002640:	b082      	sub	sp, #8
 8002642:	af00      	add	r7, sp, #0
 8002644:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f7ff ffa2 	bl	8002590 <SysTick_Config>
 800264c:	4603      	mov	r3, r0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b082      	sub	sp, #8
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d101      	bne.n	8002668 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e014      	b.n	8002692 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	791b      	ldrb	r3, [r3, #4]
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b00      	cmp	r3, #0
 8002670:	d105      	bne.n	800267e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f7fe ffb3 	bl	80015e4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2202      	movs	r2, #2
 8002682:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2201      	movs	r2, #1
 800268e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002690:	2300      	movs	r3, #0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
	...

0800269c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b086      	sub	sp, #24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
 80026a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0U;
 80026ae:	2300      	movs	r3, #0
 80026b0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	795b      	ldrb	r3, [r3, #5]
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d101      	bne.n	80026be <HAL_DAC_Start_DMA+0x22>
 80026ba:	2302      	movs	r3, #2
 80026bc:	e0ab      	b.n	8002816 <HAL_DAC_Start_DMA+0x17a>
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2201      	movs	r2, #1
 80026c2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2202      	movs	r2, #2
 80026c8:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d12f      	bne.n	8002730 <HAL_DAC_Start_DMA+0x94>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	4a52      	ldr	r2, [pc, #328]	; (8002820 <HAL_DAC_Start_DMA+0x184>)
 80026d6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	4a51      	ldr	r2, [pc, #324]	; (8002824 <HAL_DAC_Start_DMA+0x188>)
 80026de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	4a50      	ldr	r2, [pc, #320]	; (8002828 <HAL_DAC_Start_DMA+0x18c>)
 80026e6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80026f6:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80026f8:	6a3b      	ldr	r3, [r7, #32]
 80026fa:	2b08      	cmp	r3, #8
 80026fc:	d013      	beq.n	8002726 <HAL_DAC_Start_DMA+0x8a>
 80026fe:	6a3b      	ldr	r3, [r7, #32]
 8002700:	2b08      	cmp	r3, #8
 8002702:	d845      	bhi.n	8002790 <HAL_DAC_Start_DMA+0xf4>
 8002704:	6a3b      	ldr	r3, [r7, #32]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d003      	beq.n	8002712 <HAL_DAC_Start_DMA+0x76>
 800270a:	6a3b      	ldr	r3, [r7, #32]
 800270c:	2b04      	cmp	r3, #4
 800270e:	d005      	beq.n	800271c <HAL_DAC_Start_DMA+0x80>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8002710:	e03e      	b.n	8002790 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	3308      	adds	r3, #8
 8002718:	613b      	str	r3, [r7, #16]
        break;
 800271a:	e03c      	b.n	8002796 <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	330c      	adds	r3, #12
 8002722:	613b      	str	r3, [r7, #16]
        break;
 8002724:	e037      	b.n	8002796 <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	3310      	adds	r3, #16
 800272c:	613b      	str	r3, [r7, #16]
        break;
 800272e:	e032      	b.n	8002796 <HAL_DAC_Start_DMA+0xfa>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	4a3d      	ldr	r2, [pc, #244]	; (800282c <HAL_DAC_Start_DMA+0x190>)
 8002736:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	4a3c      	ldr	r2, [pc, #240]	; (8002830 <HAL_DAC_Start_DMA+0x194>)
 800273e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	4a3b      	ldr	r2, [pc, #236]	; (8002834 <HAL_DAC_Start_DMA+0x198>)
 8002746:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002756:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002758:	6a3b      	ldr	r3, [r7, #32]
 800275a:	2b08      	cmp	r3, #8
 800275c:	d013      	beq.n	8002786 <HAL_DAC_Start_DMA+0xea>
 800275e:	6a3b      	ldr	r3, [r7, #32]
 8002760:	2b08      	cmp	r3, #8
 8002762:	d817      	bhi.n	8002794 <HAL_DAC_Start_DMA+0xf8>
 8002764:	6a3b      	ldr	r3, [r7, #32]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d003      	beq.n	8002772 <HAL_DAC_Start_DMA+0xd6>
 800276a:	6a3b      	ldr	r3, [r7, #32]
 800276c:	2b04      	cmp	r3, #4
 800276e:	d005      	beq.n	800277c <HAL_DAC_Start_DMA+0xe0>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002770:	e010      	b.n	8002794 <HAL_DAC_Start_DMA+0xf8>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	3314      	adds	r3, #20
 8002778:	613b      	str	r3, [r7, #16]
        break;
 800277a:	e00c      	b.n	8002796 <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	3318      	adds	r3, #24
 8002782:	613b      	str	r3, [r7, #16]
        break;
 8002784:	e007      	b.n	8002796 <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	331c      	adds	r3, #28
 800278c:	613b      	str	r3, [r7, #16]
        break;
 800278e:	e002      	b.n	8002796 <HAL_DAC_Start_DMA+0xfa>
        break;
 8002790:	bf00      	nop
 8002792:	e000      	b.n	8002796 <HAL_DAC_Start_DMA+0xfa>
        break;
 8002794:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d111      	bne.n	80027c0 <HAL_DAC_Start_DMA+0x124>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027aa:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	6898      	ldr	r0, [r3, #8]
 80027b0:	6879      	ldr	r1, [r7, #4]
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	693a      	ldr	r2, [r7, #16]
 80027b6:	f000 f9e5 	bl	8002b84 <HAL_DMA_Start_IT>
 80027ba:	4603      	mov	r3, r0
 80027bc:	75fb      	strb	r3, [r7, #23]
 80027be:	e010      	b.n	80027e2 <HAL_DAC_Start_DMA+0x146>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80027ce:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	68d8      	ldr	r0, [r3, #12]
 80027d4:	6879      	ldr	r1, [r7, #4]
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	693a      	ldr	r2, [r7, #16]
 80027da:	f000 f9d3 	bl	8002b84 <HAL_DMA_Start_IT>
 80027de:	4603      	mov	r3, r0
 80027e0:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80027e8:	7dfb      	ldrb	r3, [r7, #23]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d10c      	bne.n	8002808 <HAL_DAC_Start_DMA+0x16c>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	6819      	ldr	r1, [r3, #0]
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	f003 0310 	and.w	r3, r3, #16
 80027fa:	2201      	movs	r2, #1
 80027fc:	409a      	lsls	r2, r3
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	430a      	orrs	r2, r1
 8002804:	601a      	str	r2, [r3, #0]
 8002806:	e005      	b.n	8002814 <HAL_DAC_Start_DMA+0x178>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	691b      	ldr	r3, [r3, #16]
 800280c:	f043 0204 	orr.w	r2, r3, #4
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002814:	7dfb      	ldrb	r3, [r7, #23]
}
 8002816:	4618      	mov	r0, r3
 8002818:	3718      	adds	r7, #24
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	08002913 	.word	0x08002913
 8002824:	08002935 	.word	0x08002935
 8002828:	08002951 	.word	0x08002951
 800282c:	080029bb 	.word	0x080029bb
 8002830:	080029dd 	.word	0x080029dd
 8002834:	080029f9 	.word	0x080029f9

08002838 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002840:	bf00      	nop
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002854:	bf00      	nop
 8002856:	370c      	adds	r7, #12
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002868:	bf00      	nop
 800286a:	370c      	adds	r7, #12
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002874:	b480      	push	{r7}
 8002876:	b087      	sub	sp, #28
 8002878:	af00      	add	r7, sp, #0
 800287a:	60f8      	str	r0, [r7, #12]
 800287c:	60b9      	str	r1, [r7, #8]
 800287e:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	795b      	ldrb	r3, [r3, #5]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d101      	bne.n	800288c <HAL_DAC_ConfigChannel+0x18>
 8002888:	2302      	movs	r3, #2
 800288a:	e03c      	b.n	8002906 <HAL_DAC_ConfigChannel+0x92>
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2201      	movs	r2, #1
 8002890:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2202      	movs	r2, #2
 8002896:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f003 0310 	and.w	r3, r3, #16
 80028a6:	f640 72fe 	movw	r2, #4094	; 0xffe
 80028aa:	fa02 f303 	lsl.w	r3, r2, r3
 80028ae:	43db      	mvns	r3, r3
 80028b0:	697a      	ldr	r2, [r7, #20]
 80028b2:	4013      	ands	r3, r2
 80028b4:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	4313      	orrs	r3, r2
 80028c0:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f003 0310 	and.w	r3, r3, #16
 80028c8:	693a      	ldr	r2, [r7, #16]
 80028ca:	fa02 f303 	lsl.w	r3, r2, r3
 80028ce:	697a      	ldr	r2, [r7, #20]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	697a      	ldr	r2, [r7, #20]
 80028da:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	6819      	ldr	r1, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f003 0310 	and.w	r3, r3, #16
 80028e8:	22c0      	movs	r2, #192	; 0xc0
 80028ea:	fa02 f303 	lsl.w	r3, r2, r3
 80028ee:	43da      	mvns	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	400a      	ands	r2, r1
 80028f6:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2201      	movs	r2, #1
 80028fc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2200      	movs	r2, #0
 8002902:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	371c      	adds	r7, #28
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr

08002912 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b084      	sub	sp, #16
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800291e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002920:	68f8      	ldr	r0, [r7, #12]
 8002922:	f7ff ff89 	bl	8002838 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2201      	movs	r2, #1
 800292a:	711a      	strb	r2, [r3, #4]
}
 800292c:	bf00      	nop
 800292e:	3710      	adds	r7, #16
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}

08002934 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002940:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002942:	68f8      	ldr	r0, [r7, #12]
 8002944:	f7ff ff82 	bl	800284c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002948:	bf00      	nop
 800294a:	3710      	adds	r7, #16
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800295c:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	691b      	ldr	r3, [r3, #16]
 8002962:	f043 0204 	orr.w	r2, r3, #4
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800296a:	68f8      	ldr	r0, [r7, #12]
 800296c:	f7ff ff78 	bl	8002860 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2201      	movs	r2, #1
 8002974:	711a      	strb	r2, [r3, #4]
}
 8002976:	bf00      	nop
 8002978:	3710      	adds	r7, #16
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800297e:	b480      	push	{r7}
 8002980:	b083      	sub	sp, #12
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002986:	bf00      	nop
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr

08002992 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002992:	b480      	push	{r7}
 8002994:	b083      	sub	sp, #12
 8002996:	af00      	add	r7, sp, #0
 8002998:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800299a:	bf00      	nop
 800299c:	370c      	adds	r7, #12
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr

080029a6 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80029a6:	b480      	push	{r7}
 80029a8:	b083      	sub	sp, #12
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80029ae:	bf00      	nop
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr

080029ba <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80029ba:	b580      	push	{r7, lr}
 80029bc:	b084      	sub	sp, #16
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029c6:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f7ff ffd8 	bl	800297e <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2201      	movs	r2, #1
 80029d2:	711a      	strb	r2, [r3, #4]
}
 80029d4:	bf00      	nop
 80029d6:	3710      	adds	r7, #16
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}

080029dc <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029e8:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80029ea:	68f8      	ldr	r0, [r7, #12]
 80029ec:	f7ff ffd1 	bl	8002992 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80029f0:	bf00      	nop
 80029f2:	3710      	adds	r7, #16
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}

080029f8 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b084      	sub	sp, #16
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a04:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	691b      	ldr	r3, [r3, #16]
 8002a0a:	f043 0204 	orr.w	r2, r3, #4
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002a12:	68f8      	ldr	r0, [r7, #12]
 8002a14:	f7ff ffc7 	bl	80029a6 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	711a      	strb	r2, [r3, #4]
}
 8002a1e:	bf00      	nop
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
	...

08002a28 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b086      	sub	sp, #24
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a30:	2300      	movs	r3, #0
 8002a32:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a34:	f7ff f8d0 	bl	8001bd8 <HAL_GetTick>
 8002a38:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d101      	bne.n	8002a44 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e099      	b.n	8002b78 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2202      	movs	r2, #2
 8002a50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f022 0201 	bic.w	r2, r2, #1
 8002a62:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a64:	e00f      	b.n	8002a86 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a66:	f7ff f8b7 	bl	8001bd8 <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	2b05      	cmp	r3, #5
 8002a72:	d908      	bls.n	8002a86 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2220      	movs	r2, #32
 8002a78:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2203      	movs	r2, #3
 8002a7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e078      	b.n	8002b78 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0301 	and.w	r3, r3, #1
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d1e8      	bne.n	8002a66 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a9c:	697a      	ldr	r2, [r7, #20]
 8002a9e:	4b38      	ldr	r3, [pc, #224]	; (8002b80 <HAL_DMA_Init+0x158>)
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685a      	ldr	r2, [r3, #4]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ab2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	691b      	ldr	r3, [r3, #16]
 8002ab8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002abe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a1b      	ldr	r3, [r3, #32]
 8002ad0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ad2:	697a      	ldr	r2, [r7, #20]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002adc:	2b04      	cmp	r3, #4
 8002ade:	d107      	bne.n	8002af0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	697a      	ldr	r2, [r7, #20]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	697a      	ldr	r2, [r7, #20]
 8002af6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	f023 0307 	bic.w	r3, r3, #7
 8002b06:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0c:	697a      	ldr	r2, [r7, #20]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b16:	2b04      	cmp	r3, #4
 8002b18:	d117      	bne.n	8002b4a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b1e:	697a      	ldr	r2, [r7, #20]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d00e      	beq.n	8002b4a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f000 fb01 	bl	8003134 <DMA_CheckFifoParam>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d008      	beq.n	8002b4a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2240      	movs	r2, #64	; 0x40
 8002b3c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2201      	movs	r2, #1
 8002b42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002b46:	2301      	movs	r3, #1
 8002b48:	e016      	b.n	8002b78 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	697a      	ldr	r2, [r7, #20]
 8002b50:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f000 fab8 	bl	80030c8 <DMA_CalcBaseAndBitshift>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b60:	223f      	movs	r2, #63	; 0x3f
 8002b62:	409a      	lsls	r2, r3
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2201      	movs	r2, #1
 8002b72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002b76:	2300      	movs	r3, #0
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3718      	adds	r7, #24
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	f010803f 	.word	0xf010803f

08002b84 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b086      	sub	sp, #24
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
 8002b90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b92:	2300      	movs	r3, #0
 8002b94:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b9a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d101      	bne.n	8002baa <HAL_DMA_Start_IT+0x26>
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	e040      	b.n	8002c2c <HAL_DMA_Start_IT+0xa8>
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2201      	movs	r2, #1
 8002bae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d12f      	bne.n	8002c1e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2202      	movs	r2, #2
 8002bc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	68b9      	ldr	r1, [r7, #8]
 8002bd2:	68f8      	ldr	r0, [r7, #12]
 8002bd4:	f000 fa4a 	bl	800306c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bdc:	223f      	movs	r2, #63	; 0x3f
 8002bde:	409a      	lsls	r2, r3
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f042 0216 	orr.w	r2, r2, #22
 8002bf2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d007      	beq.n	8002c0c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f042 0208 	orr.w	r2, r2, #8
 8002c0a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f042 0201 	orr.w	r2, r2, #1
 8002c1a:	601a      	str	r2, [r3, #0]
 8002c1c:	e005      	b.n	8002c2a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2200      	movs	r2, #0
 8002c22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c26:	2302      	movs	r3, #2
 8002c28:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3718      	adds	r7, #24
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c40:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002c42:	f7fe ffc9 	bl	8001bd8 <HAL_GetTick>
 8002c46:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d008      	beq.n	8002c66 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2280      	movs	r2, #128	; 0x80
 8002c58:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e052      	b.n	8002d0c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f022 0216 	bic.w	r2, r2, #22
 8002c74:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	695a      	ldr	r2, [r3, #20]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c84:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d103      	bne.n	8002c96 <HAL_DMA_Abort+0x62>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d007      	beq.n	8002ca6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f022 0208 	bic.w	r2, r2, #8
 8002ca4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f022 0201 	bic.w	r2, r2, #1
 8002cb4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cb6:	e013      	b.n	8002ce0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cb8:	f7fe ff8e 	bl	8001bd8 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	2b05      	cmp	r3, #5
 8002cc4:	d90c      	bls.n	8002ce0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2220      	movs	r2, #32
 8002cca:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2203      	movs	r2, #3
 8002cd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	e015      	b.n	8002d0c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0301 	and.w	r3, r3, #1
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1e4      	bne.n	8002cb8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cf2:	223f      	movs	r2, #63	; 0x3f
 8002cf4:	409a      	lsls	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2201      	movs	r2, #1
 8002d06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3710      	adds	r7, #16
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d004      	beq.n	8002d32 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2280      	movs	r2, #128	; 0x80
 8002d2c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e00c      	b.n	8002d4c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2205      	movs	r2, #5
 8002d36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f022 0201 	bic.w	r2, r2, #1
 8002d48:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002d4a:	2300      	movs	r3, #0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	370c      	adds	r7, #12
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b086      	sub	sp, #24
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002d60:	2300      	movs	r3, #0
 8002d62:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d64:	4b92      	ldr	r3, [pc, #584]	; (8002fb0 <HAL_DMA_IRQHandler+0x258>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a92      	ldr	r2, [pc, #584]	; (8002fb4 <HAL_DMA_IRQHandler+0x25c>)
 8002d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d6e:	0a9b      	lsrs	r3, r3, #10
 8002d70:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d76:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d82:	2208      	movs	r2, #8
 8002d84:	409a      	lsls	r2, r3
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	4013      	ands	r3, r2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d01a      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0304 	and.w	r3, r3, #4
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d013      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f022 0204 	bic.w	r2, r2, #4
 8002daa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002db0:	2208      	movs	r2, #8
 8002db2:	409a      	lsls	r2, r3
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dbc:	f043 0201 	orr.w	r2, r3, #1
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dc8:	2201      	movs	r2, #1
 8002dca:	409a      	lsls	r2, r3
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	4013      	ands	r3, r2
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d012      	beq.n	8002dfa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	695b      	ldr	r3, [r3, #20]
 8002dda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00b      	beq.n	8002dfa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002de6:	2201      	movs	r2, #1
 8002de8:	409a      	lsls	r2, r3
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002df2:	f043 0202 	orr.w	r2, r3, #2
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dfe:	2204      	movs	r2, #4
 8002e00:	409a      	lsls	r2, r3
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	4013      	ands	r3, r2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d012      	beq.n	8002e30 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0302 	and.w	r3, r3, #2
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d00b      	beq.n	8002e30 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e1c:	2204      	movs	r2, #4
 8002e1e:	409a      	lsls	r2, r3
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e28:	f043 0204 	orr.w	r2, r3, #4
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e34:	2210      	movs	r2, #16
 8002e36:	409a      	lsls	r2, r3
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d043      	beq.n	8002ec8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0308 	and.w	r3, r3, #8
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d03c      	beq.n	8002ec8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e52:	2210      	movs	r2, #16
 8002e54:	409a      	lsls	r2, r3
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d018      	beq.n	8002e9a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d108      	bne.n	8002e88 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d024      	beq.n	8002ec8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	4798      	blx	r3
 8002e86:	e01f      	b.n	8002ec8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d01b      	beq.n	8002ec8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e94:	6878      	ldr	r0, [r7, #4]
 8002e96:	4798      	blx	r3
 8002e98:	e016      	b.n	8002ec8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d107      	bne.n	8002eb8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f022 0208 	bic.w	r2, r2, #8
 8002eb6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d003      	beq.n	8002ec8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec4:	6878      	ldr	r0, [r7, #4]
 8002ec6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ecc:	2220      	movs	r2, #32
 8002ece:	409a      	lsls	r2, r3
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	f000 808e 	beq.w	8002ff6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0310 	and.w	r3, r3, #16
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	f000 8086 	beq.w	8002ff6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eee:	2220      	movs	r2, #32
 8002ef0:	409a      	lsls	r2, r3
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b05      	cmp	r3, #5
 8002f00:	d136      	bne.n	8002f70 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f022 0216 	bic.w	r2, r2, #22
 8002f10:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	695a      	ldr	r2, [r3, #20]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f20:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d103      	bne.n	8002f32 <HAL_DMA_IRQHandler+0x1da>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d007      	beq.n	8002f42 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 0208 	bic.w	r2, r2, #8
 8002f40:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f46:	223f      	movs	r2, #63	; 0x3f
 8002f48:	409a      	lsls	r2, r3
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2201      	movs	r2, #1
 8002f5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d07d      	beq.n	8003062 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	4798      	blx	r3
        }
        return;
 8002f6e:	e078      	b.n	8003062 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d01c      	beq.n	8002fb8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d108      	bne.n	8002f9e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d030      	beq.n	8002ff6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	4798      	blx	r3
 8002f9c:	e02b      	b.n	8002ff6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d027      	beq.n	8002ff6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	4798      	blx	r3
 8002fae:	e022      	b.n	8002ff6 <HAL_DMA_IRQHandler+0x29e>
 8002fb0:	20000000 	.word	0x20000000
 8002fb4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d10f      	bne.n	8002fe6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f022 0210 	bic.w	r2, r2, #16
 8002fd4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d003      	beq.n	8002ff6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d032      	beq.n	8003064 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	2b00      	cmp	r3, #0
 8003008:	d022      	beq.n	8003050 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2205      	movs	r2, #5
 800300e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f022 0201 	bic.w	r2, r2, #1
 8003020:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	3301      	adds	r3, #1
 8003026:	60bb      	str	r3, [r7, #8]
 8003028:	697a      	ldr	r2, [r7, #20]
 800302a:	429a      	cmp	r2, r3
 800302c:	d307      	bcc.n	800303e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0301 	and.w	r3, r3, #1
 8003038:	2b00      	cmp	r3, #0
 800303a:	d1f2      	bne.n	8003022 <HAL_DMA_IRQHandler+0x2ca>
 800303c:	e000      	b.n	8003040 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800303e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003054:	2b00      	cmp	r3, #0
 8003056:	d005      	beq.n	8003064 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	4798      	blx	r3
 8003060:	e000      	b.n	8003064 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003062:	bf00      	nop
    }
  }
}
 8003064:	3718      	adds	r7, #24
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop

0800306c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800306c:	b480      	push	{r7}
 800306e:	b085      	sub	sp, #20
 8003070:	af00      	add	r7, sp, #0
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	60b9      	str	r1, [r7, #8]
 8003076:	607a      	str	r2, [r7, #4]
 8003078:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003088:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	683a      	ldr	r2, [r7, #0]
 8003090:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	2b40      	cmp	r3, #64	; 0x40
 8003098:	d108      	bne.n	80030ac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	68ba      	ldr	r2, [r7, #8]
 80030a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80030aa:	e007      	b.n	80030bc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68ba      	ldr	r2, [r7, #8]
 80030b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	60da      	str	r2, [r3, #12]
}
 80030bc:	bf00      	nop
 80030be:	3714      	adds	r7, #20
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr

080030c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	3b10      	subs	r3, #16
 80030d8:	4a14      	ldr	r2, [pc, #80]	; (800312c <DMA_CalcBaseAndBitshift+0x64>)
 80030da:	fba2 2303 	umull	r2, r3, r2, r3
 80030de:	091b      	lsrs	r3, r3, #4
 80030e0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80030e2:	4a13      	ldr	r2, [pc, #76]	; (8003130 <DMA_CalcBaseAndBitshift+0x68>)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	4413      	add	r3, r2
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	461a      	mov	r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2b03      	cmp	r3, #3
 80030f4:	d909      	bls.n	800310a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80030fe:	f023 0303 	bic.w	r3, r3, #3
 8003102:	1d1a      	adds	r2, r3, #4
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	659a      	str	r2, [r3, #88]	; 0x58
 8003108:	e007      	b.n	800311a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003112:	f023 0303 	bic.w	r3, r3, #3
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800311e:	4618      	mov	r0, r3
 8003120:	3714      	adds	r7, #20
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	aaaaaaab 	.word	0xaaaaaaab
 8003130:	080087b0 	.word	0x080087b0

08003134 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003134:	b480      	push	{r7}
 8003136:	b085      	sub	sp, #20
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800313c:	2300      	movs	r3, #0
 800313e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003144:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	699b      	ldr	r3, [r3, #24]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d11f      	bne.n	800318e <DMA_CheckFifoParam+0x5a>
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	2b03      	cmp	r3, #3
 8003152:	d856      	bhi.n	8003202 <DMA_CheckFifoParam+0xce>
 8003154:	a201      	add	r2, pc, #4	; (adr r2, 800315c <DMA_CheckFifoParam+0x28>)
 8003156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800315a:	bf00      	nop
 800315c:	0800316d 	.word	0x0800316d
 8003160:	0800317f 	.word	0x0800317f
 8003164:	0800316d 	.word	0x0800316d
 8003168:	08003203 	.word	0x08003203
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003170:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d046      	beq.n	8003206 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800317c:	e043      	b.n	8003206 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003182:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003186:	d140      	bne.n	800320a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800318c:	e03d      	b.n	800320a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	699b      	ldr	r3, [r3, #24]
 8003192:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003196:	d121      	bne.n	80031dc <DMA_CheckFifoParam+0xa8>
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	2b03      	cmp	r3, #3
 800319c:	d837      	bhi.n	800320e <DMA_CheckFifoParam+0xda>
 800319e:	a201      	add	r2, pc, #4	; (adr r2, 80031a4 <DMA_CheckFifoParam+0x70>)
 80031a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a4:	080031b5 	.word	0x080031b5
 80031a8:	080031bb 	.word	0x080031bb
 80031ac:	080031b5 	.word	0x080031b5
 80031b0:	080031cd 	.word	0x080031cd
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	73fb      	strb	r3, [r7, #15]
      break;
 80031b8:	e030      	b.n	800321c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d025      	beq.n	8003212 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031ca:	e022      	b.n	8003212 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031d0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80031d4:	d11f      	bne.n	8003216 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80031da:	e01c      	b.n	8003216 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d903      	bls.n	80031ea <DMA_CheckFifoParam+0xb6>
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	2b03      	cmp	r3, #3
 80031e6:	d003      	beq.n	80031f0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80031e8:	e018      	b.n	800321c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	73fb      	strb	r3, [r7, #15]
      break;
 80031ee:	e015      	b.n	800321c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d00e      	beq.n	800321a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003200:	e00b      	b.n	800321a <DMA_CheckFifoParam+0xe6>
      break;
 8003202:	bf00      	nop
 8003204:	e00a      	b.n	800321c <DMA_CheckFifoParam+0xe8>
      break;
 8003206:	bf00      	nop
 8003208:	e008      	b.n	800321c <DMA_CheckFifoParam+0xe8>
      break;
 800320a:	bf00      	nop
 800320c:	e006      	b.n	800321c <DMA_CheckFifoParam+0xe8>
      break;
 800320e:	bf00      	nop
 8003210:	e004      	b.n	800321c <DMA_CheckFifoParam+0xe8>
      break;
 8003212:	bf00      	nop
 8003214:	e002      	b.n	800321c <DMA_CheckFifoParam+0xe8>
      break;   
 8003216:	bf00      	nop
 8003218:	e000      	b.n	800321c <DMA_CheckFifoParam+0xe8>
      break;
 800321a:	bf00      	nop
    }
  } 
  
  return status; 
 800321c:	7bfb      	ldrb	r3, [r7, #15]
}
 800321e:	4618      	mov	r0, r3
 8003220:	3714      	adds	r7, #20
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop

0800322c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800322c:	b480      	push	{r7}
 800322e:	b089      	sub	sp, #36	; 0x24
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003236:	2300      	movs	r3, #0
 8003238:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800323a:	2300      	movs	r3, #0
 800323c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800323e:	2300      	movs	r3, #0
 8003240:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003242:	2300      	movs	r3, #0
 8003244:	61fb      	str	r3, [r7, #28]
 8003246:	e165      	b.n	8003514 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003248:	2201      	movs	r2, #1
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	fa02 f303 	lsl.w	r3, r2, r3
 8003250:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	697a      	ldr	r2, [r7, #20]
 8003258:	4013      	ands	r3, r2
 800325a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800325c:	693a      	ldr	r2, [r7, #16]
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	429a      	cmp	r2, r3
 8003262:	f040 8154 	bne.w	800350e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	f003 0303 	and.w	r3, r3, #3
 800326e:	2b01      	cmp	r3, #1
 8003270:	d005      	beq.n	800327e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800327a:	2b02      	cmp	r3, #2
 800327c:	d130      	bne.n	80032e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	2203      	movs	r2, #3
 800328a:	fa02 f303 	lsl.w	r3, r2, r3
 800328e:	43db      	mvns	r3, r3
 8003290:	69ba      	ldr	r2, [r7, #24]
 8003292:	4013      	ands	r3, r2
 8003294:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	68da      	ldr	r2, [r3, #12]
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	005b      	lsls	r3, r3, #1
 800329e:	fa02 f303 	lsl.w	r3, r2, r3
 80032a2:	69ba      	ldr	r2, [r7, #24]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	69ba      	ldr	r2, [r7, #24]
 80032ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032b4:	2201      	movs	r2, #1
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	fa02 f303 	lsl.w	r3, r2, r3
 80032bc:	43db      	mvns	r3, r3
 80032be:	69ba      	ldr	r2, [r7, #24]
 80032c0:	4013      	ands	r3, r2
 80032c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	091b      	lsrs	r3, r3, #4
 80032ca:	f003 0201 	and.w	r2, r3, #1
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	fa02 f303 	lsl.w	r3, r2, r3
 80032d4:	69ba      	ldr	r2, [r7, #24]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	69ba      	ldr	r2, [r7, #24]
 80032de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f003 0303 	and.w	r3, r3, #3
 80032e8:	2b03      	cmp	r3, #3
 80032ea:	d017      	beq.n	800331c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	2203      	movs	r2, #3
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	43db      	mvns	r3, r3
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	4013      	ands	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	689a      	ldr	r2, [r3, #8]
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	fa02 f303 	lsl.w	r3, r2, r3
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	4313      	orrs	r3, r2
 8003314:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f003 0303 	and.w	r3, r3, #3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d123      	bne.n	8003370 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	08da      	lsrs	r2, r3, #3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3208      	adds	r2, #8
 8003330:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003334:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	f003 0307 	and.w	r3, r3, #7
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	220f      	movs	r2, #15
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	43db      	mvns	r3, r3
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	4013      	ands	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	691a      	ldr	r2, [r3, #16]
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	f003 0307 	and.w	r3, r3, #7
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	4313      	orrs	r3, r2
 8003360:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	08da      	lsrs	r2, r3, #3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	3208      	adds	r2, #8
 800336a:	69b9      	ldr	r1, [r7, #24]
 800336c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	2203      	movs	r2, #3
 800337c:	fa02 f303 	lsl.w	r3, r2, r3
 8003380:	43db      	mvns	r3, r3
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	4013      	ands	r3, r2
 8003386:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	f003 0203 	and.w	r2, r3, #3
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	4313      	orrs	r3, r2
 800339c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	f000 80ae 	beq.w	800350e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033b2:	2300      	movs	r3, #0
 80033b4:	60fb      	str	r3, [r7, #12]
 80033b6:	4b5d      	ldr	r3, [pc, #372]	; (800352c <HAL_GPIO_Init+0x300>)
 80033b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ba:	4a5c      	ldr	r2, [pc, #368]	; (800352c <HAL_GPIO_Init+0x300>)
 80033bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033c0:	6453      	str	r3, [r2, #68]	; 0x44
 80033c2:	4b5a      	ldr	r3, [pc, #360]	; (800352c <HAL_GPIO_Init+0x300>)
 80033c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033ca:	60fb      	str	r3, [r7, #12]
 80033cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033ce:	4a58      	ldr	r2, [pc, #352]	; (8003530 <HAL_GPIO_Init+0x304>)
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	089b      	lsrs	r3, r3, #2
 80033d4:	3302      	adds	r3, #2
 80033d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	f003 0303 	and.w	r3, r3, #3
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	220f      	movs	r2, #15
 80033e6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ea:	43db      	mvns	r3, r3
 80033ec:	69ba      	ldr	r2, [r7, #24]
 80033ee:	4013      	ands	r3, r2
 80033f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a4f      	ldr	r2, [pc, #316]	; (8003534 <HAL_GPIO_Init+0x308>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d025      	beq.n	8003446 <HAL_GPIO_Init+0x21a>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a4e      	ldr	r2, [pc, #312]	; (8003538 <HAL_GPIO_Init+0x30c>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d01f      	beq.n	8003442 <HAL_GPIO_Init+0x216>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a4d      	ldr	r2, [pc, #308]	; (800353c <HAL_GPIO_Init+0x310>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d019      	beq.n	800343e <HAL_GPIO_Init+0x212>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a4c      	ldr	r2, [pc, #304]	; (8003540 <HAL_GPIO_Init+0x314>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d013      	beq.n	800343a <HAL_GPIO_Init+0x20e>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a4b      	ldr	r2, [pc, #300]	; (8003544 <HAL_GPIO_Init+0x318>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d00d      	beq.n	8003436 <HAL_GPIO_Init+0x20a>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a4a      	ldr	r2, [pc, #296]	; (8003548 <HAL_GPIO_Init+0x31c>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d007      	beq.n	8003432 <HAL_GPIO_Init+0x206>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a49      	ldr	r2, [pc, #292]	; (800354c <HAL_GPIO_Init+0x320>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d101      	bne.n	800342e <HAL_GPIO_Init+0x202>
 800342a:	2306      	movs	r3, #6
 800342c:	e00c      	b.n	8003448 <HAL_GPIO_Init+0x21c>
 800342e:	2307      	movs	r3, #7
 8003430:	e00a      	b.n	8003448 <HAL_GPIO_Init+0x21c>
 8003432:	2305      	movs	r3, #5
 8003434:	e008      	b.n	8003448 <HAL_GPIO_Init+0x21c>
 8003436:	2304      	movs	r3, #4
 8003438:	e006      	b.n	8003448 <HAL_GPIO_Init+0x21c>
 800343a:	2303      	movs	r3, #3
 800343c:	e004      	b.n	8003448 <HAL_GPIO_Init+0x21c>
 800343e:	2302      	movs	r3, #2
 8003440:	e002      	b.n	8003448 <HAL_GPIO_Init+0x21c>
 8003442:	2301      	movs	r3, #1
 8003444:	e000      	b.n	8003448 <HAL_GPIO_Init+0x21c>
 8003446:	2300      	movs	r3, #0
 8003448:	69fa      	ldr	r2, [r7, #28]
 800344a:	f002 0203 	and.w	r2, r2, #3
 800344e:	0092      	lsls	r2, r2, #2
 8003450:	4093      	lsls	r3, r2
 8003452:	69ba      	ldr	r2, [r7, #24]
 8003454:	4313      	orrs	r3, r2
 8003456:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003458:	4935      	ldr	r1, [pc, #212]	; (8003530 <HAL_GPIO_Init+0x304>)
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	089b      	lsrs	r3, r3, #2
 800345e:	3302      	adds	r3, #2
 8003460:	69ba      	ldr	r2, [r7, #24]
 8003462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003466:	4b3a      	ldr	r3, [pc, #232]	; (8003550 <HAL_GPIO_Init+0x324>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	43db      	mvns	r3, r3
 8003470:	69ba      	ldr	r2, [r7, #24]
 8003472:	4013      	ands	r3, r2
 8003474:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d003      	beq.n	800348a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003482:	69ba      	ldr	r2, [r7, #24]
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	4313      	orrs	r3, r2
 8003488:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800348a:	4a31      	ldr	r2, [pc, #196]	; (8003550 <HAL_GPIO_Init+0x324>)
 800348c:	69bb      	ldr	r3, [r7, #24]
 800348e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003490:	4b2f      	ldr	r3, [pc, #188]	; (8003550 <HAL_GPIO_Init+0x324>)
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	43db      	mvns	r3, r3
 800349a:	69ba      	ldr	r2, [r7, #24]
 800349c:	4013      	ands	r3, r2
 800349e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d003      	beq.n	80034b4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80034ac:	69ba      	ldr	r2, [r7, #24]
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034b4:	4a26      	ldr	r2, [pc, #152]	; (8003550 <HAL_GPIO_Init+0x324>)
 80034b6:	69bb      	ldr	r3, [r7, #24]
 80034b8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034ba:	4b25      	ldr	r3, [pc, #148]	; (8003550 <HAL_GPIO_Init+0x324>)
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	43db      	mvns	r3, r3
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	4013      	ands	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d003      	beq.n	80034de <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	4313      	orrs	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034de:	4a1c      	ldr	r2, [pc, #112]	; (8003550 <HAL_GPIO_Init+0x324>)
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034e4:	4b1a      	ldr	r3, [pc, #104]	; (8003550 <HAL_GPIO_Init+0x324>)
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	43db      	mvns	r3, r3
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	4013      	ands	r3, r2
 80034f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d003      	beq.n	8003508 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003500:	69ba      	ldr	r2, [r7, #24]
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	4313      	orrs	r3, r2
 8003506:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003508:	4a11      	ldr	r2, [pc, #68]	; (8003550 <HAL_GPIO_Init+0x324>)
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	3301      	adds	r3, #1
 8003512:	61fb      	str	r3, [r7, #28]
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	2b0f      	cmp	r3, #15
 8003518:	f67f ae96 	bls.w	8003248 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800351c:	bf00      	nop
 800351e:	bf00      	nop
 8003520:	3724      	adds	r7, #36	; 0x24
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	40023800 	.word	0x40023800
 8003530:	40013800 	.word	0x40013800
 8003534:	40020000 	.word	0x40020000
 8003538:	40020400 	.word	0x40020400
 800353c:	40020800 	.word	0x40020800
 8003540:	40020c00 	.word	0x40020c00
 8003544:	40021000 	.word	0x40021000
 8003548:	40021400 	.word	0x40021400
 800354c:	40021800 	.word	0x40021800
 8003550:	40013c00 	.word	0x40013c00

08003554 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	460b      	mov	r3, r1
 800355e:	807b      	strh	r3, [r7, #2]
 8003560:	4613      	mov	r3, r2
 8003562:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003564:	787b      	ldrb	r3, [r7, #1]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d003      	beq.n	8003572 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800356a:	887a      	ldrh	r2, [r7, #2]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003570:	e003      	b.n	800357a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003572:	887b      	ldrh	r3, [r7, #2]
 8003574:	041a      	lsls	r2, r3, #16
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	619a      	str	r2, [r3, #24]
}
 800357a:	bf00      	nop
 800357c:	370c      	adds	r7, #12
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
	...

08003588 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b082      	sub	sp, #8
 800358c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800358e:	2300      	movs	r3, #0
 8003590:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003592:	2300      	movs	r3, #0
 8003594:	603b      	str	r3, [r7, #0]
 8003596:	4b20      	ldr	r3, [pc, #128]	; (8003618 <HAL_PWREx_EnableOverDrive+0x90>)
 8003598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359a:	4a1f      	ldr	r2, [pc, #124]	; (8003618 <HAL_PWREx_EnableOverDrive+0x90>)
 800359c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035a0:	6413      	str	r3, [r2, #64]	; 0x40
 80035a2:	4b1d      	ldr	r3, [pc, #116]	; (8003618 <HAL_PWREx_EnableOverDrive+0x90>)
 80035a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035aa:	603b      	str	r3, [r7, #0]
 80035ac:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80035ae:	4b1b      	ldr	r3, [pc, #108]	; (800361c <HAL_PWREx_EnableOverDrive+0x94>)
 80035b0:	2201      	movs	r2, #1
 80035b2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80035b4:	f7fe fb10 	bl	8001bd8 <HAL_GetTick>
 80035b8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80035ba:	e009      	b.n	80035d0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80035bc:	f7fe fb0c 	bl	8001bd8 <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80035ca:	d901      	bls.n	80035d0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80035cc:	2303      	movs	r3, #3
 80035ce:	e01f      	b.n	8003610 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80035d0:	4b13      	ldr	r3, [pc, #76]	; (8003620 <HAL_PWREx_EnableOverDrive+0x98>)
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035dc:	d1ee      	bne.n	80035bc <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80035de:	4b11      	ldr	r3, [pc, #68]	; (8003624 <HAL_PWREx_EnableOverDrive+0x9c>)
 80035e0:	2201      	movs	r2, #1
 80035e2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80035e4:	f7fe faf8 	bl	8001bd8 <HAL_GetTick>
 80035e8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80035ea:	e009      	b.n	8003600 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80035ec:	f7fe faf4 	bl	8001bd8 <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80035fa:	d901      	bls.n	8003600 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80035fc:	2303      	movs	r3, #3
 80035fe:	e007      	b.n	8003610 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003600:	4b07      	ldr	r3, [pc, #28]	; (8003620 <HAL_PWREx_EnableOverDrive+0x98>)
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003608:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800360c:	d1ee      	bne.n	80035ec <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800360e:	2300      	movs	r3, #0
}
 8003610:	4618      	mov	r0, r3
 8003612:	3708      	adds	r7, #8
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}
 8003618:	40023800 	.word	0x40023800
 800361c:	420e0040 	.word	0x420e0040
 8003620:	40007000 	.word	0x40007000
 8003624:	420e0044 	.word	0x420e0044

08003628 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d101      	bne.n	800363c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e0cc      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800363c:	4b68      	ldr	r3, [pc, #416]	; (80037e0 <HAL_RCC_ClockConfig+0x1b8>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 030f 	and.w	r3, r3, #15
 8003644:	683a      	ldr	r2, [r7, #0]
 8003646:	429a      	cmp	r2, r3
 8003648:	d90c      	bls.n	8003664 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800364a:	4b65      	ldr	r3, [pc, #404]	; (80037e0 <HAL_RCC_ClockConfig+0x1b8>)
 800364c:	683a      	ldr	r2, [r7, #0]
 800364e:	b2d2      	uxtb	r2, r2
 8003650:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003652:	4b63      	ldr	r3, [pc, #396]	; (80037e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 030f 	and.w	r3, r3, #15
 800365a:	683a      	ldr	r2, [r7, #0]
 800365c:	429a      	cmp	r2, r3
 800365e:	d001      	beq.n	8003664 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e0b8      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0302 	and.w	r3, r3, #2
 800366c:	2b00      	cmp	r3, #0
 800366e:	d020      	beq.n	80036b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0304 	and.w	r3, r3, #4
 8003678:	2b00      	cmp	r3, #0
 800367a:	d005      	beq.n	8003688 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800367c:	4b59      	ldr	r3, [pc, #356]	; (80037e4 <HAL_RCC_ClockConfig+0x1bc>)
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	4a58      	ldr	r2, [pc, #352]	; (80037e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003682:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003686:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 0308 	and.w	r3, r3, #8
 8003690:	2b00      	cmp	r3, #0
 8003692:	d005      	beq.n	80036a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003694:	4b53      	ldr	r3, [pc, #332]	; (80037e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	4a52      	ldr	r2, [pc, #328]	; (80037e4 <HAL_RCC_ClockConfig+0x1bc>)
 800369a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800369e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036a0:	4b50      	ldr	r3, [pc, #320]	; (80037e4 <HAL_RCC_ClockConfig+0x1bc>)
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	494d      	ldr	r1, [pc, #308]	; (80037e4 <HAL_RCC_ClockConfig+0x1bc>)
 80036ae:	4313      	orrs	r3, r2
 80036b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0301 	and.w	r3, r3, #1
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d044      	beq.n	8003748 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d107      	bne.n	80036d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036c6:	4b47      	ldr	r3, [pc, #284]	; (80037e4 <HAL_RCC_ClockConfig+0x1bc>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d119      	bne.n	8003706 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e07f      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d003      	beq.n	80036e6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036e2:	2b03      	cmp	r3, #3
 80036e4:	d107      	bne.n	80036f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036e6:	4b3f      	ldr	r3, [pc, #252]	; (80037e4 <HAL_RCC_ClockConfig+0x1bc>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d109      	bne.n	8003706 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e06f      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036f6:	4b3b      	ldr	r3, [pc, #236]	; (80037e4 <HAL_RCC_ClockConfig+0x1bc>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d101      	bne.n	8003706 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e067      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003706:	4b37      	ldr	r3, [pc, #220]	; (80037e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f023 0203 	bic.w	r2, r3, #3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	4934      	ldr	r1, [pc, #208]	; (80037e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003714:	4313      	orrs	r3, r2
 8003716:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003718:	f7fe fa5e 	bl	8001bd8 <HAL_GetTick>
 800371c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800371e:	e00a      	b.n	8003736 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003720:	f7fe fa5a 	bl	8001bd8 <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	f241 3288 	movw	r2, #5000	; 0x1388
 800372e:	4293      	cmp	r3, r2
 8003730:	d901      	bls.n	8003736 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003732:	2303      	movs	r3, #3
 8003734:	e04f      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003736:	4b2b      	ldr	r3, [pc, #172]	; (80037e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	f003 020c 	and.w	r2, r3, #12
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	429a      	cmp	r2, r3
 8003746:	d1eb      	bne.n	8003720 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003748:	4b25      	ldr	r3, [pc, #148]	; (80037e0 <HAL_RCC_ClockConfig+0x1b8>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 030f 	and.w	r3, r3, #15
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	429a      	cmp	r2, r3
 8003754:	d20c      	bcs.n	8003770 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003756:	4b22      	ldr	r3, [pc, #136]	; (80037e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003758:	683a      	ldr	r2, [r7, #0]
 800375a:	b2d2      	uxtb	r2, r2
 800375c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800375e:	4b20      	ldr	r3, [pc, #128]	; (80037e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 030f 	and.w	r3, r3, #15
 8003766:	683a      	ldr	r2, [r7, #0]
 8003768:	429a      	cmp	r2, r3
 800376a:	d001      	beq.n	8003770 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e032      	b.n	80037d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0304 	and.w	r3, r3, #4
 8003778:	2b00      	cmp	r3, #0
 800377a:	d008      	beq.n	800378e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800377c:	4b19      	ldr	r3, [pc, #100]	; (80037e4 <HAL_RCC_ClockConfig+0x1bc>)
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	4916      	ldr	r1, [pc, #88]	; (80037e4 <HAL_RCC_ClockConfig+0x1bc>)
 800378a:	4313      	orrs	r3, r2
 800378c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0308 	and.w	r3, r3, #8
 8003796:	2b00      	cmp	r3, #0
 8003798:	d009      	beq.n	80037ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800379a:	4b12      	ldr	r3, [pc, #72]	; (80037e4 <HAL_RCC_ClockConfig+0x1bc>)
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	691b      	ldr	r3, [r3, #16]
 80037a6:	00db      	lsls	r3, r3, #3
 80037a8:	490e      	ldr	r1, [pc, #56]	; (80037e4 <HAL_RCC_ClockConfig+0x1bc>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80037ae:	f000 f855 	bl	800385c <HAL_RCC_GetSysClockFreq>
 80037b2:	4602      	mov	r2, r0
 80037b4:	4b0b      	ldr	r3, [pc, #44]	; (80037e4 <HAL_RCC_ClockConfig+0x1bc>)
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	091b      	lsrs	r3, r3, #4
 80037ba:	f003 030f 	and.w	r3, r3, #15
 80037be:	490a      	ldr	r1, [pc, #40]	; (80037e8 <HAL_RCC_ClockConfig+0x1c0>)
 80037c0:	5ccb      	ldrb	r3, [r1, r3]
 80037c2:	fa22 f303 	lsr.w	r3, r2, r3
 80037c6:	4a09      	ldr	r2, [pc, #36]	; (80037ec <HAL_RCC_ClockConfig+0x1c4>)
 80037c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80037ca:	4b09      	ldr	r3, [pc, #36]	; (80037f0 <HAL_RCC_ClockConfig+0x1c8>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7fe f9be 	bl	8001b50 <HAL_InitTick>

  return HAL_OK;
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3710      	adds	r7, #16
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	40023c00 	.word	0x40023c00
 80037e4:	40023800 	.word	0x40023800
 80037e8:	08008798 	.word	0x08008798
 80037ec:	20000000 	.word	0x20000000
 80037f0:	20000004 	.word	0x20000004

080037f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037f4:	b480      	push	{r7}
 80037f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037f8:	4b03      	ldr	r3, [pc, #12]	; (8003808 <HAL_RCC_GetHCLKFreq+0x14>)
 80037fa:	681b      	ldr	r3, [r3, #0]
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	20000000 	.word	0x20000000

0800380c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003810:	f7ff fff0 	bl	80037f4 <HAL_RCC_GetHCLKFreq>
 8003814:	4602      	mov	r2, r0
 8003816:	4b05      	ldr	r3, [pc, #20]	; (800382c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	0a9b      	lsrs	r3, r3, #10
 800381c:	f003 0307 	and.w	r3, r3, #7
 8003820:	4903      	ldr	r1, [pc, #12]	; (8003830 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003822:	5ccb      	ldrb	r3, [r1, r3]
 8003824:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003828:	4618      	mov	r0, r3
 800382a:	bd80      	pop	{r7, pc}
 800382c:	40023800 	.word	0x40023800
 8003830:	080087a8 	.word	0x080087a8

08003834 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003838:	f7ff ffdc 	bl	80037f4 <HAL_RCC_GetHCLKFreq>
 800383c:	4602      	mov	r2, r0
 800383e:	4b05      	ldr	r3, [pc, #20]	; (8003854 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	0b5b      	lsrs	r3, r3, #13
 8003844:	f003 0307 	and.w	r3, r3, #7
 8003848:	4903      	ldr	r1, [pc, #12]	; (8003858 <HAL_RCC_GetPCLK2Freq+0x24>)
 800384a:	5ccb      	ldrb	r3, [r1, r3]
 800384c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003850:	4618      	mov	r0, r3
 8003852:	bd80      	pop	{r7, pc}
 8003854:	40023800 	.word	0x40023800
 8003858:	080087a8 	.word	0x080087a8

0800385c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800385c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003860:	b087      	sub	sp, #28
 8003862:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003864:	2600      	movs	r6, #0
 8003866:	60fe      	str	r6, [r7, #12]
  uint32_t pllvco = 0U;
 8003868:	2600      	movs	r6, #0
 800386a:	617e      	str	r6, [r7, #20]
  uint32_t pllp = 0U;
 800386c:	2600      	movs	r6, #0
 800386e:	60be      	str	r6, [r7, #8]
  uint32_t pllr = 0U;
 8003870:	2600      	movs	r6, #0
 8003872:	607e      	str	r6, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003874:	2600      	movs	r6, #0
 8003876:	613e      	str	r6, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003878:	4ea3      	ldr	r6, [pc, #652]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800387a:	68b6      	ldr	r6, [r6, #8]
 800387c:	f006 060c 	and.w	r6, r6, #12
 8003880:	2e0c      	cmp	r6, #12
 8003882:	f200 8137 	bhi.w	8003af4 <HAL_RCC_GetSysClockFreq+0x298>
 8003886:	f20f 0c08 	addw	ip, pc, #8
 800388a:	f85c f026 	ldr.w	pc, [ip, r6, lsl #2]
 800388e:	bf00      	nop
 8003890:	080038c5 	.word	0x080038c5
 8003894:	08003af5 	.word	0x08003af5
 8003898:	08003af5 	.word	0x08003af5
 800389c:	08003af5 	.word	0x08003af5
 80038a0:	080038cb 	.word	0x080038cb
 80038a4:	08003af5 	.word	0x08003af5
 80038a8:	08003af5 	.word	0x08003af5
 80038ac:	08003af5 	.word	0x08003af5
 80038b0:	080038d1 	.word	0x080038d1
 80038b4:	08003af5 	.word	0x08003af5
 80038b8:	08003af5 	.word	0x08003af5
 80038bc:	08003af5 	.word	0x08003af5
 80038c0:	080039e7 	.word	0x080039e7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038c4:	4b91      	ldr	r3, [pc, #580]	; (8003b0c <HAL_RCC_GetSysClockFreq+0x2b0>)
 80038c6:	613b      	str	r3, [r7, #16]
       break;
 80038c8:	e117      	b.n	8003afa <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038ca:	4b91      	ldr	r3, [pc, #580]	; (8003b10 <HAL_RCC_GetSysClockFreq+0x2b4>)
 80038cc:	613b      	str	r3, [r7, #16]
      break;
 80038ce:	e114      	b.n	8003afa <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038d0:	4b8d      	ldr	r3, [pc, #564]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80038d8:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038da:	4b8b      	ldr	r3, [pc, #556]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d024      	beq.n	8003930 <HAL_RCC_GetSysClockFreq+0xd4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038e6:	4b88      	ldr	r3, [pc, #544]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	099b      	lsrs	r3, r3, #6
 80038ec:	461a      	mov	r2, r3
 80038ee:	f04f 0300 	mov.w	r3, #0
 80038f2:	f240 14ff 	movw	r4, #511	; 0x1ff
 80038f6:	f04f 0500 	mov.w	r5, #0
 80038fa:	ea02 0004 	and.w	r0, r2, r4
 80038fe:	ea03 0105 	and.w	r1, r3, r5
 8003902:	4b83      	ldr	r3, [pc, #524]	; (8003b10 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8003904:	fb03 f201 	mul.w	r2, r3, r1
 8003908:	2300      	movs	r3, #0
 800390a:	fb03 f300 	mul.w	r3, r3, r0
 800390e:	4413      	add	r3, r2
 8003910:	4a7f      	ldr	r2, [pc, #508]	; (8003b10 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8003912:	fba0 0102 	umull	r0, r1, r0, r2
 8003916:	440b      	add	r3, r1
 8003918:	4619      	mov	r1, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	461a      	mov	r2, r3
 800391e:	f04f 0300 	mov.w	r3, #0
 8003922:	f7fd f961 	bl	8000be8 <__aeabi_uldivmod>
 8003926:	4602      	mov	r2, r0
 8003928:	460b      	mov	r3, r1
 800392a:	4613      	mov	r3, r2
 800392c:	617b      	str	r3, [r7, #20]
 800392e:	e04c      	b.n	80039ca <HAL_RCC_GetSysClockFreq+0x16e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003930:	4b75      	ldr	r3, [pc, #468]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	099b      	lsrs	r3, r3, #6
 8003936:	461a      	mov	r2, r3
 8003938:	f04f 0300 	mov.w	r3, #0
 800393c:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003940:	f04f 0100 	mov.w	r1, #0
 8003944:	ea02 0800 	and.w	r8, r2, r0
 8003948:	ea03 0901 	and.w	r9, r3, r1
 800394c:	4640      	mov	r0, r8
 800394e:	4649      	mov	r1, r9
 8003950:	f04f 0200 	mov.w	r2, #0
 8003954:	f04f 0300 	mov.w	r3, #0
 8003958:	014b      	lsls	r3, r1, #5
 800395a:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800395e:	0142      	lsls	r2, r0, #5
 8003960:	4610      	mov	r0, r2
 8003962:	4619      	mov	r1, r3
 8003964:	ebb0 0008 	subs.w	r0, r0, r8
 8003968:	eb61 0109 	sbc.w	r1, r1, r9
 800396c:	f04f 0200 	mov.w	r2, #0
 8003970:	f04f 0300 	mov.w	r3, #0
 8003974:	018b      	lsls	r3, r1, #6
 8003976:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800397a:	0182      	lsls	r2, r0, #6
 800397c:	1a12      	subs	r2, r2, r0
 800397e:	eb63 0301 	sbc.w	r3, r3, r1
 8003982:	f04f 0000 	mov.w	r0, #0
 8003986:	f04f 0100 	mov.w	r1, #0
 800398a:	00d9      	lsls	r1, r3, #3
 800398c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003990:	00d0      	lsls	r0, r2, #3
 8003992:	4602      	mov	r2, r0
 8003994:	460b      	mov	r3, r1
 8003996:	eb12 0208 	adds.w	r2, r2, r8
 800399a:	eb43 0309 	adc.w	r3, r3, r9
 800399e:	f04f 0000 	mov.w	r0, #0
 80039a2:	f04f 0100 	mov.w	r1, #0
 80039a6:	0299      	lsls	r1, r3, #10
 80039a8:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80039ac:	0290      	lsls	r0, r2, #10
 80039ae:	4602      	mov	r2, r0
 80039b0:	460b      	mov	r3, r1
 80039b2:	4610      	mov	r0, r2
 80039b4:	4619      	mov	r1, r3
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	461a      	mov	r2, r3
 80039ba:	f04f 0300 	mov.w	r3, #0
 80039be:	f7fd f913 	bl	8000be8 <__aeabi_uldivmod>
 80039c2:	4602      	mov	r2, r0
 80039c4:	460b      	mov	r3, r1
 80039c6:	4613      	mov	r3, r2
 80039c8:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80039ca:	4b4f      	ldr	r3, [pc, #316]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	0c1b      	lsrs	r3, r3, #16
 80039d0:	f003 0303 	and.w	r3, r3, #3
 80039d4:	3301      	adds	r3, #1
 80039d6:	005b      	lsls	r3, r3, #1
 80039d8:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80039da:	697a      	ldr	r2, [r7, #20]
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	fbb2 f3f3 	udiv	r3, r2, r3
 80039e2:	613b      	str	r3, [r7, #16]
      break;
 80039e4:	e089      	b.n	8003afa <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039e6:	4948      	ldr	r1, [pc, #288]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80039e8:	6849      	ldr	r1, [r1, #4]
 80039ea:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80039ee:	60f9      	str	r1, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039f0:	4945      	ldr	r1, [pc, #276]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80039f2:	6849      	ldr	r1, [r1, #4]
 80039f4:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80039f8:	2900      	cmp	r1, #0
 80039fa:	d024      	beq.n	8003a46 <HAL_RCC_GetSysClockFreq+0x1ea>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039fc:	4942      	ldr	r1, [pc, #264]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80039fe:	6849      	ldr	r1, [r1, #4]
 8003a00:	0989      	lsrs	r1, r1, #6
 8003a02:	4608      	mov	r0, r1
 8003a04:	f04f 0100 	mov.w	r1, #0
 8003a08:	f240 14ff 	movw	r4, #511	; 0x1ff
 8003a0c:	f04f 0500 	mov.w	r5, #0
 8003a10:	ea00 0204 	and.w	r2, r0, r4
 8003a14:	ea01 0305 	and.w	r3, r1, r5
 8003a18:	493d      	ldr	r1, [pc, #244]	; (8003b10 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8003a1a:	fb01 f003 	mul.w	r0, r1, r3
 8003a1e:	2100      	movs	r1, #0
 8003a20:	fb01 f102 	mul.w	r1, r1, r2
 8003a24:	1844      	adds	r4, r0, r1
 8003a26:	493a      	ldr	r1, [pc, #232]	; (8003b10 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8003a28:	fba2 0101 	umull	r0, r1, r2, r1
 8003a2c:	1863      	adds	r3, r4, r1
 8003a2e:	4619      	mov	r1, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	461a      	mov	r2, r3
 8003a34:	f04f 0300 	mov.w	r3, #0
 8003a38:	f7fd f8d6 	bl	8000be8 <__aeabi_uldivmod>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	460b      	mov	r3, r1
 8003a40:	4613      	mov	r3, r2
 8003a42:	617b      	str	r3, [r7, #20]
 8003a44:	e04a      	b.n	8003adc <HAL_RCC_GetSysClockFreq+0x280>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a46:	4b30      	ldr	r3, [pc, #192]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	099b      	lsrs	r3, r3, #6
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	f04f 0300 	mov.w	r3, #0
 8003a52:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003a56:	f04f 0100 	mov.w	r1, #0
 8003a5a:	ea02 0400 	and.w	r4, r2, r0
 8003a5e:	ea03 0501 	and.w	r5, r3, r1
 8003a62:	4620      	mov	r0, r4
 8003a64:	4629      	mov	r1, r5
 8003a66:	f04f 0200 	mov.w	r2, #0
 8003a6a:	f04f 0300 	mov.w	r3, #0
 8003a6e:	014b      	lsls	r3, r1, #5
 8003a70:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003a74:	0142      	lsls	r2, r0, #5
 8003a76:	4610      	mov	r0, r2
 8003a78:	4619      	mov	r1, r3
 8003a7a:	1b00      	subs	r0, r0, r4
 8003a7c:	eb61 0105 	sbc.w	r1, r1, r5
 8003a80:	f04f 0200 	mov.w	r2, #0
 8003a84:	f04f 0300 	mov.w	r3, #0
 8003a88:	018b      	lsls	r3, r1, #6
 8003a8a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003a8e:	0182      	lsls	r2, r0, #6
 8003a90:	1a12      	subs	r2, r2, r0
 8003a92:	eb63 0301 	sbc.w	r3, r3, r1
 8003a96:	f04f 0000 	mov.w	r0, #0
 8003a9a:	f04f 0100 	mov.w	r1, #0
 8003a9e:	00d9      	lsls	r1, r3, #3
 8003aa0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003aa4:	00d0      	lsls	r0, r2, #3
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	460b      	mov	r3, r1
 8003aaa:	1912      	adds	r2, r2, r4
 8003aac:	eb45 0303 	adc.w	r3, r5, r3
 8003ab0:	f04f 0000 	mov.w	r0, #0
 8003ab4:	f04f 0100 	mov.w	r1, #0
 8003ab8:	0299      	lsls	r1, r3, #10
 8003aba:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003abe:	0290      	lsls	r0, r2, #10
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	4610      	mov	r0, r2
 8003ac6:	4619      	mov	r1, r3
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	461a      	mov	r2, r3
 8003acc:	f04f 0300 	mov.w	r3, #0
 8003ad0:	f7fd f88a 	bl	8000be8 <__aeabi_uldivmod>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	460b      	mov	r3, r1
 8003ad8:	4613      	mov	r3, r2
 8003ada:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003adc:	4b0a      	ldr	r3, [pc, #40]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	0f1b      	lsrs	r3, r3, #28
 8003ae2:	f003 0307 	and.w	r3, r3, #7
 8003ae6:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8003ae8:	697a      	ldr	r2, [r7, #20]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003af0:	613b      	str	r3, [r7, #16]
      break;
 8003af2:	e002      	b.n	8003afa <HAL_RCC_GetSysClockFreq+0x29e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003af4:	4b05      	ldr	r3, [pc, #20]	; (8003b0c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8003af6:	613b      	str	r3, [r7, #16]
      break;
 8003af8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003afa:	693b      	ldr	r3, [r7, #16]
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	371c      	adds	r7, #28
 8003b00:	46bd      	mov	sp, r7
 8003b02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003b06:	bf00      	nop
 8003b08:	40023800 	.word	0x40023800
 8003b0c:	00f42400 	.word	0x00f42400
 8003b10:	017d7840 	.word	0x017d7840

08003b14 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b086      	sub	sp, #24
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d101      	bne.n	8003b26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e28d      	b.n	8004042 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0301 	and.w	r3, r3, #1
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	f000 8083 	beq.w	8003c3a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003b34:	4b94      	ldr	r3, [pc, #592]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f003 030c 	and.w	r3, r3, #12
 8003b3c:	2b04      	cmp	r3, #4
 8003b3e:	d019      	beq.n	8003b74 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b40:	4b91      	ldr	r3, [pc, #580]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003b48:	2b08      	cmp	r3, #8
 8003b4a:	d106      	bne.n	8003b5a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b4c:	4b8e      	ldr	r3, [pc, #568]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b58:	d00c      	beq.n	8003b74 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b5a:	4b8b      	ldr	r3, [pc, #556]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b62:	2b0c      	cmp	r3, #12
 8003b64:	d112      	bne.n	8003b8c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b66:	4b88      	ldr	r3, [pc, #544]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b72:	d10b      	bne.n	8003b8c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b74:	4b84      	ldr	r3, [pc, #528]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d05b      	beq.n	8003c38 <HAL_RCC_OscConfig+0x124>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d157      	bne.n	8003c38 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e25a      	b.n	8004042 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b94:	d106      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x90>
 8003b96:	4b7c      	ldr	r3, [pc, #496]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a7b      	ldr	r2, [pc, #492]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003b9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ba0:	6013      	str	r3, [r2, #0]
 8003ba2:	e01d      	b.n	8003be0 <HAL_RCC_OscConfig+0xcc>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bac:	d10c      	bne.n	8003bc8 <HAL_RCC_OscConfig+0xb4>
 8003bae:	4b76      	ldr	r3, [pc, #472]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a75      	ldr	r2, [pc, #468]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003bb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bb8:	6013      	str	r3, [r2, #0]
 8003bba:	4b73      	ldr	r3, [pc, #460]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a72      	ldr	r2, [pc, #456]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003bc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bc4:	6013      	str	r3, [r2, #0]
 8003bc6:	e00b      	b.n	8003be0 <HAL_RCC_OscConfig+0xcc>
 8003bc8:	4b6f      	ldr	r3, [pc, #444]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a6e      	ldr	r2, [pc, #440]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003bce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bd2:	6013      	str	r3, [r2, #0]
 8003bd4:	4b6c      	ldr	r3, [pc, #432]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a6b      	ldr	r2, [pc, #428]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003bda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d013      	beq.n	8003c10 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be8:	f7fd fff6 	bl	8001bd8 <HAL_GetTick>
 8003bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bee:	e008      	b.n	8003c02 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bf0:	f7fd fff2 	bl	8001bd8 <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	2b64      	cmp	r3, #100	; 0x64
 8003bfc:	d901      	bls.n	8003c02 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e21f      	b.n	8004042 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c02:	4b61      	ldr	r3, [pc, #388]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d0f0      	beq.n	8003bf0 <HAL_RCC_OscConfig+0xdc>
 8003c0e:	e014      	b.n	8003c3a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c10:	f7fd ffe2 	bl	8001bd8 <HAL_GetTick>
 8003c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c16:	e008      	b.n	8003c2a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c18:	f7fd ffde 	bl	8001bd8 <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	2b64      	cmp	r3, #100	; 0x64
 8003c24:	d901      	bls.n	8003c2a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e20b      	b.n	8004042 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c2a:	4b57      	ldr	r3, [pc, #348]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d1f0      	bne.n	8003c18 <HAL_RCC_OscConfig+0x104>
 8003c36:	e000      	b.n	8003c3a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 0302 	and.w	r3, r3, #2
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d06f      	beq.n	8003d26 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003c46:	4b50      	ldr	r3, [pc, #320]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f003 030c 	and.w	r3, r3, #12
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d017      	beq.n	8003c82 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c52:	4b4d      	ldr	r3, [pc, #308]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003c5a:	2b08      	cmp	r3, #8
 8003c5c:	d105      	bne.n	8003c6a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c5e:	4b4a      	ldr	r3, [pc, #296]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d00b      	beq.n	8003c82 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c6a:	4b47      	ldr	r3, [pc, #284]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c72:	2b0c      	cmp	r3, #12
 8003c74:	d11c      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c76:	4b44      	ldr	r3, [pc, #272]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d116      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c82:	4b41      	ldr	r3, [pc, #260]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d005      	beq.n	8003c9a <HAL_RCC_OscConfig+0x186>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d001      	beq.n	8003c9a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e1d3      	b.n	8004042 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c9a:	4b3b      	ldr	r3, [pc, #236]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	00db      	lsls	r3, r3, #3
 8003ca8:	4937      	ldr	r1, [pc, #220]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003caa:	4313      	orrs	r3, r2
 8003cac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cae:	e03a      	b.n	8003d26 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d020      	beq.n	8003cfa <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cb8:	4b34      	ldr	r3, [pc, #208]	; (8003d8c <HAL_RCC_OscConfig+0x278>)
 8003cba:	2201      	movs	r2, #1
 8003cbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cbe:	f7fd ff8b 	bl	8001bd8 <HAL_GetTick>
 8003cc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cc4:	e008      	b.n	8003cd8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cc6:	f7fd ff87 	bl	8001bd8 <HAL_GetTick>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	1ad3      	subs	r3, r2, r3
 8003cd0:	2b02      	cmp	r3, #2
 8003cd2:	d901      	bls.n	8003cd8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e1b4      	b.n	8004042 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cd8:	4b2b      	ldr	r3, [pc, #172]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0302 	and.w	r3, r3, #2
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d0f0      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ce4:	4b28      	ldr	r3, [pc, #160]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	691b      	ldr	r3, [r3, #16]
 8003cf0:	00db      	lsls	r3, r3, #3
 8003cf2:	4925      	ldr	r1, [pc, #148]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	600b      	str	r3, [r1, #0]
 8003cf8:	e015      	b.n	8003d26 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cfa:	4b24      	ldr	r3, [pc, #144]	; (8003d8c <HAL_RCC_OscConfig+0x278>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d00:	f7fd ff6a 	bl	8001bd8 <HAL_GetTick>
 8003d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d06:	e008      	b.n	8003d1a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d08:	f7fd ff66 	bl	8001bd8 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d901      	bls.n	8003d1a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e193      	b.n	8004042 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d1a:	4b1b      	ldr	r3, [pc, #108]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0302 	and.w	r3, r3, #2
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d1f0      	bne.n	8003d08 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0308 	and.w	r3, r3, #8
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d036      	beq.n	8003da0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	695b      	ldr	r3, [r3, #20]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d016      	beq.n	8003d68 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d3a:	4b15      	ldr	r3, [pc, #84]	; (8003d90 <HAL_RCC_OscConfig+0x27c>)
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d40:	f7fd ff4a 	bl	8001bd8 <HAL_GetTick>
 8003d44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d46:	e008      	b.n	8003d5a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d48:	f7fd ff46 	bl	8001bd8 <HAL_GetTick>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d901      	bls.n	8003d5a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e173      	b.n	8004042 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d5a:	4b0b      	ldr	r3, [pc, #44]	; (8003d88 <HAL_RCC_OscConfig+0x274>)
 8003d5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d5e:	f003 0302 	and.w	r3, r3, #2
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d0f0      	beq.n	8003d48 <HAL_RCC_OscConfig+0x234>
 8003d66:	e01b      	b.n	8003da0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d68:	4b09      	ldr	r3, [pc, #36]	; (8003d90 <HAL_RCC_OscConfig+0x27c>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d6e:	f7fd ff33 	bl	8001bd8 <HAL_GetTick>
 8003d72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d74:	e00e      	b.n	8003d94 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d76:	f7fd ff2f 	bl	8001bd8 <HAL_GetTick>
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	1ad3      	subs	r3, r2, r3
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d907      	bls.n	8003d94 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e15c      	b.n	8004042 <HAL_RCC_OscConfig+0x52e>
 8003d88:	40023800 	.word	0x40023800
 8003d8c:	42470000 	.word	0x42470000
 8003d90:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d94:	4b8a      	ldr	r3, [pc, #552]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003d96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d98:	f003 0302 	and.w	r3, r3, #2
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d1ea      	bne.n	8003d76 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0304 	and.w	r3, r3, #4
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	f000 8097 	beq.w	8003edc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dae:	2300      	movs	r3, #0
 8003db0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003db2:	4b83      	ldr	r3, [pc, #524]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d10f      	bne.n	8003dde <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	60bb      	str	r3, [r7, #8]
 8003dc2:	4b7f      	ldr	r3, [pc, #508]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc6:	4a7e      	ldr	r2, [pc, #504]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003dc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dcc:	6413      	str	r3, [r2, #64]	; 0x40
 8003dce:	4b7c      	ldr	r3, [pc, #496]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dd6:	60bb      	str	r3, [r7, #8]
 8003dd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dde:	4b79      	ldr	r3, [pc, #484]	; (8003fc4 <HAL_RCC_OscConfig+0x4b0>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d118      	bne.n	8003e1c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dea:	4b76      	ldr	r3, [pc, #472]	; (8003fc4 <HAL_RCC_OscConfig+0x4b0>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a75      	ldr	r2, [pc, #468]	; (8003fc4 <HAL_RCC_OscConfig+0x4b0>)
 8003df0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003df4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003df6:	f7fd feef 	bl	8001bd8 <HAL_GetTick>
 8003dfa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dfc:	e008      	b.n	8003e10 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dfe:	f7fd feeb 	bl	8001bd8 <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d901      	bls.n	8003e10 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e118      	b.n	8004042 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e10:	4b6c      	ldr	r3, [pc, #432]	; (8003fc4 <HAL_RCC_OscConfig+0x4b0>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d0f0      	beq.n	8003dfe <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d106      	bne.n	8003e32 <HAL_RCC_OscConfig+0x31e>
 8003e24:	4b66      	ldr	r3, [pc, #408]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003e26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e28:	4a65      	ldr	r2, [pc, #404]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003e2a:	f043 0301 	orr.w	r3, r3, #1
 8003e2e:	6713      	str	r3, [r2, #112]	; 0x70
 8003e30:	e01c      	b.n	8003e6c <HAL_RCC_OscConfig+0x358>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	2b05      	cmp	r3, #5
 8003e38:	d10c      	bne.n	8003e54 <HAL_RCC_OscConfig+0x340>
 8003e3a:	4b61      	ldr	r3, [pc, #388]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003e3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e3e:	4a60      	ldr	r2, [pc, #384]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003e40:	f043 0304 	orr.w	r3, r3, #4
 8003e44:	6713      	str	r3, [r2, #112]	; 0x70
 8003e46:	4b5e      	ldr	r3, [pc, #376]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003e48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e4a:	4a5d      	ldr	r2, [pc, #372]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003e4c:	f043 0301 	orr.w	r3, r3, #1
 8003e50:	6713      	str	r3, [r2, #112]	; 0x70
 8003e52:	e00b      	b.n	8003e6c <HAL_RCC_OscConfig+0x358>
 8003e54:	4b5a      	ldr	r3, [pc, #360]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003e56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e58:	4a59      	ldr	r2, [pc, #356]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003e5a:	f023 0301 	bic.w	r3, r3, #1
 8003e5e:	6713      	str	r3, [r2, #112]	; 0x70
 8003e60:	4b57      	ldr	r3, [pc, #348]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003e62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e64:	4a56      	ldr	r2, [pc, #344]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003e66:	f023 0304 	bic.w	r3, r3, #4
 8003e6a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d015      	beq.n	8003ea0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e74:	f7fd feb0 	bl	8001bd8 <HAL_GetTick>
 8003e78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e7a:	e00a      	b.n	8003e92 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e7c:	f7fd feac 	bl	8001bd8 <HAL_GetTick>
 8003e80:	4602      	mov	r2, r0
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d901      	bls.n	8003e92 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e0d7      	b.n	8004042 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e92:	4b4b      	ldr	r3, [pc, #300]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003e94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e96:	f003 0302 	and.w	r3, r3, #2
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d0ee      	beq.n	8003e7c <HAL_RCC_OscConfig+0x368>
 8003e9e:	e014      	b.n	8003eca <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ea0:	f7fd fe9a 	bl	8001bd8 <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ea6:	e00a      	b.n	8003ebe <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ea8:	f7fd fe96 	bl	8001bd8 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e0c1      	b.n	8004042 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ebe:	4b40      	ldr	r3, [pc, #256]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003ec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1ee      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003eca:	7dfb      	ldrb	r3, [r7, #23]
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d105      	bne.n	8003edc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ed0:	4b3b      	ldr	r3, [pc, #236]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed4:	4a3a      	ldr	r2, [pc, #232]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003ed6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003eda:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	699b      	ldr	r3, [r3, #24]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	f000 80ad 	beq.w	8004040 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ee6:	4b36      	ldr	r3, [pc, #216]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f003 030c 	and.w	r3, r3, #12
 8003eee:	2b08      	cmp	r3, #8
 8003ef0:	d060      	beq.n	8003fb4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	699b      	ldr	r3, [r3, #24]
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d145      	bne.n	8003f86 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003efa:	4b33      	ldr	r3, [pc, #204]	; (8003fc8 <HAL_RCC_OscConfig+0x4b4>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f00:	f7fd fe6a 	bl	8001bd8 <HAL_GetTick>
 8003f04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f06:	e008      	b.n	8003f1a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f08:	f7fd fe66 	bl	8001bd8 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d901      	bls.n	8003f1a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e093      	b.n	8004042 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f1a:	4b29      	ldr	r3, [pc, #164]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d1f0      	bne.n	8003f08 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	69da      	ldr	r2, [r3, #28]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a1b      	ldr	r3, [r3, #32]
 8003f2e:	431a      	orrs	r2, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f34:	019b      	lsls	r3, r3, #6
 8003f36:	431a      	orrs	r2, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f3c:	085b      	lsrs	r3, r3, #1
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	041b      	lsls	r3, r3, #16
 8003f42:	431a      	orrs	r2, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f48:	061b      	lsls	r3, r3, #24
 8003f4a:	431a      	orrs	r2, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f50:	071b      	lsls	r3, r3, #28
 8003f52:	491b      	ldr	r1, [pc, #108]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f58:	4b1b      	ldr	r3, [pc, #108]	; (8003fc8 <HAL_RCC_OscConfig+0x4b4>)
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f5e:	f7fd fe3b 	bl	8001bd8 <HAL_GetTick>
 8003f62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f64:	e008      	b.n	8003f78 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f66:	f7fd fe37 	bl	8001bd8 <HAL_GetTick>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d901      	bls.n	8003f78 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	e064      	b.n	8004042 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f78:	4b11      	ldr	r3, [pc, #68]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d0f0      	beq.n	8003f66 <HAL_RCC_OscConfig+0x452>
 8003f84:	e05c      	b.n	8004040 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f86:	4b10      	ldr	r3, [pc, #64]	; (8003fc8 <HAL_RCC_OscConfig+0x4b4>)
 8003f88:	2200      	movs	r2, #0
 8003f8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f8c:	f7fd fe24 	bl	8001bd8 <HAL_GetTick>
 8003f90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f92:	e008      	b.n	8003fa6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f94:	f7fd fe20 	bl	8001bd8 <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	2b02      	cmp	r3, #2
 8003fa0:	d901      	bls.n	8003fa6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e04d      	b.n	8004042 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fa6:	4b06      	ldr	r3, [pc, #24]	; (8003fc0 <HAL_RCC_OscConfig+0x4ac>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d1f0      	bne.n	8003f94 <HAL_RCC_OscConfig+0x480>
 8003fb2:	e045      	b.n	8004040 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d107      	bne.n	8003fcc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e040      	b.n	8004042 <HAL_RCC_OscConfig+0x52e>
 8003fc0:	40023800 	.word	0x40023800
 8003fc4:	40007000 	.word	0x40007000
 8003fc8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003fcc:	4b1f      	ldr	r3, [pc, #124]	; (800404c <HAL_RCC_OscConfig+0x538>)
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d030      	beq.n	800403c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d129      	bne.n	800403c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d122      	bne.n	800403c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ff6:	68fa      	ldr	r2, [r7, #12]
 8003ff8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004002:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004004:	4293      	cmp	r3, r2
 8004006:	d119      	bne.n	800403c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004012:	085b      	lsrs	r3, r3, #1
 8004014:	3b01      	subs	r3, #1
 8004016:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004018:	429a      	cmp	r2, r3
 800401a:	d10f      	bne.n	800403c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004026:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004028:	429a      	cmp	r2, r3
 800402a:	d107      	bne.n	800403c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004036:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004038:	429a      	cmp	r2, r3
 800403a:	d001      	beq.n	8004040 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e000      	b.n	8004042 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004040:	2300      	movs	r3, #0
}
 8004042:	4618      	mov	r0, r3
 8004044:	3718      	adds	r7, #24
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	40023800 	.word	0x40023800

08004050 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b082      	sub	sp, #8
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d101      	bne.n	8004062 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e041      	b.n	80040e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b00      	cmp	r3, #0
 800406c:	d106      	bne.n	800407c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f7fd fb2c 	bl	80016d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2202      	movs	r2, #2
 8004080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	3304      	adds	r3, #4
 800408c:	4619      	mov	r1, r3
 800408e:	4610      	mov	r0, r2
 8004090:	f000 fbb6 	bl	8004800 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040e4:	2300      	movs	r3, #0
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3708      	adds	r7, #8
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
	...

080040f0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b085      	sub	sp, #20
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	2b01      	cmp	r3, #1
 8004102:	d001      	beq.n	8004108 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e046      	b.n	8004196 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2202      	movs	r2, #2
 800410c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a23      	ldr	r2, [pc, #140]	; (80041a4 <HAL_TIM_Base_Start+0xb4>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d022      	beq.n	8004160 <HAL_TIM_Base_Start+0x70>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004122:	d01d      	beq.n	8004160 <HAL_TIM_Base_Start+0x70>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a1f      	ldr	r2, [pc, #124]	; (80041a8 <HAL_TIM_Base_Start+0xb8>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d018      	beq.n	8004160 <HAL_TIM_Base_Start+0x70>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a1e      	ldr	r2, [pc, #120]	; (80041ac <HAL_TIM_Base_Start+0xbc>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d013      	beq.n	8004160 <HAL_TIM_Base_Start+0x70>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a1c      	ldr	r2, [pc, #112]	; (80041b0 <HAL_TIM_Base_Start+0xc0>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d00e      	beq.n	8004160 <HAL_TIM_Base_Start+0x70>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a1b      	ldr	r2, [pc, #108]	; (80041b4 <HAL_TIM_Base_Start+0xc4>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d009      	beq.n	8004160 <HAL_TIM_Base_Start+0x70>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a19      	ldr	r2, [pc, #100]	; (80041b8 <HAL_TIM_Base_Start+0xc8>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d004      	beq.n	8004160 <HAL_TIM_Base_Start+0x70>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a18      	ldr	r2, [pc, #96]	; (80041bc <HAL_TIM_Base_Start+0xcc>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d111      	bne.n	8004184 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	f003 0307 	and.w	r3, r3, #7
 800416a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2b06      	cmp	r3, #6
 8004170:	d010      	beq.n	8004194 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f042 0201 	orr.w	r2, r2, #1
 8004180:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004182:	e007      	b.n	8004194 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f042 0201 	orr.w	r2, r2, #1
 8004192:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004194:	2300      	movs	r3, #0
}
 8004196:	4618      	mov	r0, r3
 8004198:	3714      	adds	r7, #20
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr
 80041a2:	bf00      	nop
 80041a4:	40010000 	.word	0x40010000
 80041a8:	40000400 	.word	0x40000400
 80041ac:	40000800 	.word	0x40000800
 80041b0:	40000c00 	.word	0x40000c00
 80041b4:	40010400 	.word	0x40010400
 80041b8:	40014000 	.word	0x40014000
 80041bc:	40001800 	.word	0x40001800

080041c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b085      	sub	sp, #20
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d001      	beq.n	80041d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e04e      	b.n	8004276 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2202      	movs	r2, #2
 80041dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	68da      	ldr	r2, [r3, #12]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f042 0201 	orr.w	r2, r2, #1
 80041ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a23      	ldr	r2, [pc, #140]	; (8004284 <HAL_TIM_Base_Start_IT+0xc4>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d022      	beq.n	8004240 <HAL_TIM_Base_Start_IT+0x80>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004202:	d01d      	beq.n	8004240 <HAL_TIM_Base_Start_IT+0x80>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a1f      	ldr	r2, [pc, #124]	; (8004288 <HAL_TIM_Base_Start_IT+0xc8>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d018      	beq.n	8004240 <HAL_TIM_Base_Start_IT+0x80>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a1e      	ldr	r2, [pc, #120]	; (800428c <HAL_TIM_Base_Start_IT+0xcc>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d013      	beq.n	8004240 <HAL_TIM_Base_Start_IT+0x80>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a1c      	ldr	r2, [pc, #112]	; (8004290 <HAL_TIM_Base_Start_IT+0xd0>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d00e      	beq.n	8004240 <HAL_TIM_Base_Start_IT+0x80>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a1b      	ldr	r2, [pc, #108]	; (8004294 <HAL_TIM_Base_Start_IT+0xd4>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d009      	beq.n	8004240 <HAL_TIM_Base_Start_IT+0x80>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a19      	ldr	r2, [pc, #100]	; (8004298 <HAL_TIM_Base_Start_IT+0xd8>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d004      	beq.n	8004240 <HAL_TIM_Base_Start_IT+0x80>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a18      	ldr	r2, [pc, #96]	; (800429c <HAL_TIM_Base_Start_IT+0xdc>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d111      	bne.n	8004264 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	f003 0307 	and.w	r3, r3, #7
 800424a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2b06      	cmp	r3, #6
 8004250:	d010      	beq.n	8004274 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f042 0201 	orr.w	r2, r2, #1
 8004260:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004262:	e007      	b.n	8004274 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f042 0201 	orr.w	r2, r2, #1
 8004272:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004274:	2300      	movs	r3, #0
}
 8004276:	4618      	mov	r0, r3
 8004278:	3714      	adds	r7, #20
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop
 8004284:	40010000 	.word	0x40010000
 8004288:	40000400 	.word	0x40000400
 800428c:	40000800 	.word	0x40000800
 8004290:	40000c00 	.word	0x40000c00
 8004294:	40010400 	.word	0x40010400
 8004298:	40014000 	.word	0x40014000
 800429c:	40001800 	.word	0x40001800

080042a0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b082      	sub	sp, #8
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d101      	bne.n	80042b2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e041      	b.n	8004336 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d106      	bne.n	80042cc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f000 f839 	bl	800433e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2202      	movs	r2, #2
 80042d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	3304      	adds	r3, #4
 80042dc:	4619      	mov	r1, r3
 80042de:	4610      	mov	r0, r2
 80042e0:	f000 fa8e 	bl	8004800 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004334:	2300      	movs	r3, #0
}
 8004336:	4618      	mov	r0, r3
 8004338:	3708      	adds	r7, #8
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}

0800433e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800433e:	b480      	push	{r7}
 8004340:	b083      	sub	sp, #12
 8004342:	af00      	add	r7, sp, #0
 8004344:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004346:	bf00      	nop
 8004348:	370c      	adds	r7, #12
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr

08004352 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004352:	b580      	push	{r7, lr}
 8004354:	b082      	sub	sp, #8
 8004356:	af00      	add	r7, sp, #0
 8004358:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	691b      	ldr	r3, [r3, #16]
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	2b02      	cmp	r3, #2
 8004366:	d122      	bne.n	80043ae <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	f003 0302 	and.w	r3, r3, #2
 8004372:	2b02      	cmp	r3, #2
 8004374:	d11b      	bne.n	80043ae <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f06f 0202 	mvn.w	r2, #2
 800437e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	f003 0303 	and.w	r3, r3, #3
 8004390:	2b00      	cmp	r3, #0
 8004392:	d003      	beq.n	800439c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f000 fa15 	bl	80047c4 <HAL_TIM_IC_CaptureCallback>
 800439a:	e005      	b.n	80043a8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	f000 fa07 	bl	80047b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f000 fa18 	bl	80047d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	691b      	ldr	r3, [r3, #16]
 80043b4:	f003 0304 	and.w	r3, r3, #4
 80043b8:	2b04      	cmp	r3, #4
 80043ba:	d122      	bne.n	8004402 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	f003 0304 	and.w	r3, r3, #4
 80043c6:	2b04      	cmp	r3, #4
 80043c8:	d11b      	bne.n	8004402 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f06f 0204 	mvn.w	r2, #4
 80043d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2202      	movs	r2, #2
 80043d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d003      	beq.n	80043f0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f000 f9eb 	bl	80047c4 <HAL_TIM_IC_CaptureCallback>
 80043ee:	e005      	b.n	80043fc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f000 f9dd 	bl	80047b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f000 f9ee 	bl	80047d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	691b      	ldr	r3, [r3, #16]
 8004408:	f003 0308 	and.w	r3, r3, #8
 800440c:	2b08      	cmp	r3, #8
 800440e:	d122      	bne.n	8004456 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	f003 0308 	and.w	r3, r3, #8
 800441a:	2b08      	cmp	r3, #8
 800441c:	d11b      	bne.n	8004456 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f06f 0208 	mvn.w	r2, #8
 8004426:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2204      	movs	r2, #4
 800442c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	69db      	ldr	r3, [r3, #28]
 8004434:	f003 0303 	and.w	r3, r3, #3
 8004438:	2b00      	cmp	r3, #0
 800443a:	d003      	beq.n	8004444 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f000 f9c1 	bl	80047c4 <HAL_TIM_IC_CaptureCallback>
 8004442:	e005      	b.n	8004450 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f000 f9b3 	bl	80047b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 f9c4 	bl	80047d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	691b      	ldr	r3, [r3, #16]
 800445c:	f003 0310 	and.w	r3, r3, #16
 8004460:	2b10      	cmp	r3, #16
 8004462:	d122      	bne.n	80044aa <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	68db      	ldr	r3, [r3, #12]
 800446a:	f003 0310 	and.w	r3, r3, #16
 800446e:	2b10      	cmp	r3, #16
 8004470:	d11b      	bne.n	80044aa <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f06f 0210 	mvn.w	r2, #16
 800447a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2208      	movs	r2, #8
 8004480:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	69db      	ldr	r3, [r3, #28]
 8004488:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800448c:	2b00      	cmp	r3, #0
 800448e:	d003      	beq.n	8004498 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f000 f997 	bl	80047c4 <HAL_TIM_IC_CaptureCallback>
 8004496:	e005      	b.n	80044a4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f000 f989 	bl	80047b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f000 f99a 	bl	80047d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2200      	movs	r2, #0
 80044a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	691b      	ldr	r3, [r3, #16]
 80044b0:	f003 0301 	and.w	r3, r3, #1
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d10e      	bne.n	80044d6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	f003 0301 	and.w	r3, r3, #1
 80044c2:	2b01      	cmp	r3, #1
 80044c4:	d107      	bne.n	80044d6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f06f 0201 	mvn.w	r2, #1
 80044ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f000 f963 	bl	800479c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	691b      	ldr	r3, [r3, #16]
 80044dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044e0:	2b80      	cmp	r3, #128	; 0x80
 80044e2:	d10e      	bne.n	8004502 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044ee:	2b80      	cmp	r3, #128	; 0x80
 80044f0:	d107      	bne.n	8004502 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80044fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f000 fcef 	bl	8004ee0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	691b      	ldr	r3, [r3, #16]
 8004508:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800450c:	2b40      	cmp	r3, #64	; 0x40
 800450e:	d10e      	bne.n	800452e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	68db      	ldr	r3, [r3, #12]
 8004516:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800451a:	2b40      	cmp	r3, #64	; 0x40
 800451c:	d107      	bne.n	800452e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004526:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f000 f95f 	bl	80047ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	691b      	ldr	r3, [r3, #16]
 8004534:	f003 0320 	and.w	r3, r3, #32
 8004538:	2b20      	cmp	r3, #32
 800453a:	d10e      	bne.n	800455a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	f003 0320 	and.w	r3, r3, #32
 8004546:	2b20      	cmp	r3, #32
 8004548:	d107      	bne.n	800455a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f06f 0220 	mvn.w	r2, #32
 8004552:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f000 fcb9 	bl	8004ecc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800455a:	bf00      	nop
 800455c:	3708      	adds	r7, #8
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
	...

08004564 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b084      	sub	sp, #16
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004576:	2b01      	cmp	r3, #1
 8004578:	d101      	bne.n	800457e <HAL_TIM_OC_ConfigChannel+0x1a>
 800457a:	2302      	movs	r3, #2
 800457c:	e046      	b.n	800460c <HAL_TIM_OC_ConfigChannel+0xa8>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2201      	movs	r2, #1
 8004582:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b0c      	cmp	r3, #12
 800458a:	d839      	bhi.n	8004600 <HAL_TIM_OC_ConfigChannel+0x9c>
 800458c:	a201      	add	r2, pc, #4	; (adr r2, 8004594 <HAL_TIM_OC_ConfigChannel+0x30>)
 800458e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004592:	bf00      	nop
 8004594:	080045c9 	.word	0x080045c9
 8004598:	08004601 	.word	0x08004601
 800459c:	08004601 	.word	0x08004601
 80045a0:	08004601 	.word	0x08004601
 80045a4:	080045d7 	.word	0x080045d7
 80045a8:	08004601 	.word	0x08004601
 80045ac:	08004601 	.word	0x08004601
 80045b0:	08004601 	.word	0x08004601
 80045b4:	080045e5 	.word	0x080045e5
 80045b8:	08004601 	.word	0x08004601
 80045bc:	08004601 	.word	0x08004601
 80045c0:	08004601 	.word	0x08004601
 80045c4:	080045f3 	.word	0x080045f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	68b9      	ldr	r1, [r7, #8]
 80045ce:	4618      	mov	r0, r3
 80045d0:	f000 f9b6 	bl	8004940 <TIM_OC1_SetConfig>
      break;
 80045d4:	e015      	b.n	8004602 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68b9      	ldr	r1, [r7, #8]
 80045dc:	4618      	mov	r0, r3
 80045de:	f000 fa1f 	bl	8004a20 <TIM_OC2_SetConfig>
      break;
 80045e2:	e00e      	b.n	8004602 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68b9      	ldr	r1, [r7, #8]
 80045ea:	4618      	mov	r0, r3
 80045ec:	f000 fa8e 	bl	8004b0c <TIM_OC3_SetConfig>
      break;
 80045f0:	e007      	b.n	8004602 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	68b9      	ldr	r1, [r7, #8]
 80045f8:	4618      	mov	r0, r3
 80045fa:	f000 fafb 	bl	8004bf4 <TIM_OC4_SetConfig>
      break;
 80045fe:	e000      	b.n	8004602 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8004600:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2200      	movs	r2, #0
 8004606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800460a:	2300      	movs	r3, #0
}
 800460c:	4618      	mov	r0, r3
 800460e:	3710      	adds	r7, #16
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}

08004614 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004624:	2b01      	cmp	r3, #1
 8004626:	d101      	bne.n	800462c <HAL_TIM_ConfigClockSource+0x18>
 8004628:	2302      	movs	r3, #2
 800462a:	e0b3      	b.n	8004794 <HAL_TIM_ConfigClockSource+0x180>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2202      	movs	r2, #2
 8004638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800464a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004652:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68fa      	ldr	r2, [r7, #12]
 800465a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004664:	d03e      	beq.n	80046e4 <HAL_TIM_ConfigClockSource+0xd0>
 8004666:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800466a:	f200 8087 	bhi.w	800477c <HAL_TIM_ConfigClockSource+0x168>
 800466e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004672:	f000 8085 	beq.w	8004780 <HAL_TIM_ConfigClockSource+0x16c>
 8004676:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800467a:	d87f      	bhi.n	800477c <HAL_TIM_ConfigClockSource+0x168>
 800467c:	2b70      	cmp	r3, #112	; 0x70
 800467e:	d01a      	beq.n	80046b6 <HAL_TIM_ConfigClockSource+0xa2>
 8004680:	2b70      	cmp	r3, #112	; 0x70
 8004682:	d87b      	bhi.n	800477c <HAL_TIM_ConfigClockSource+0x168>
 8004684:	2b60      	cmp	r3, #96	; 0x60
 8004686:	d050      	beq.n	800472a <HAL_TIM_ConfigClockSource+0x116>
 8004688:	2b60      	cmp	r3, #96	; 0x60
 800468a:	d877      	bhi.n	800477c <HAL_TIM_ConfigClockSource+0x168>
 800468c:	2b50      	cmp	r3, #80	; 0x50
 800468e:	d03c      	beq.n	800470a <HAL_TIM_ConfigClockSource+0xf6>
 8004690:	2b50      	cmp	r3, #80	; 0x50
 8004692:	d873      	bhi.n	800477c <HAL_TIM_ConfigClockSource+0x168>
 8004694:	2b40      	cmp	r3, #64	; 0x40
 8004696:	d058      	beq.n	800474a <HAL_TIM_ConfigClockSource+0x136>
 8004698:	2b40      	cmp	r3, #64	; 0x40
 800469a:	d86f      	bhi.n	800477c <HAL_TIM_ConfigClockSource+0x168>
 800469c:	2b30      	cmp	r3, #48	; 0x30
 800469e:	d064      	beq.n	800476a <HAL_TIM_ConfigClockSource+0x156>
 80046a0:	2b30      	cmp	r3, #48	; 0x30
 80046a2:	d86b      	bhi.n	800477c <HAL_TIM_ConfigClockSource+0x168>
 80046a4:	2b20      	cmp	r3, #32
 80046a6:	d060      	beq.n	800476a <HAL_TIM_ConfigClockSource+0x156>
 80046a8:	2b20      	cmp	r3, #32
 80046aa:	d867      	bhi.n	800477c <HAL_TIM_ConfigClockSource+0x168>
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d05c      	beq.n	800476a <HAL_TIM_ConfigClockSource+0x156>
 80046b0:	2b10      	cmp	r3, #16
 80046b2:	d05a      	beq.n	800476a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80046b4:	e062      	b.n	800477c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6818      	ldr	r0, [r3, #0]
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	6899      	ldr	r1, [r3, #8]
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	685a      	ldr	r2, [r3, #4]
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	f000 fb65 	bl	8004d94 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80046d8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	68fa      	ldr	r2, [r7, #12]
 80046e0:	609a      	str	r2, [r3, #8]
      break;
 80046e2:	e04e      	b.n	8004782 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6818      	ldr	r0, [r3, #0]
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	6899      	ldr	r1, [r3, #8]
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	685a      	ldr	r2, [r3, #4]
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	f000 fb4e 	bl	8004d94 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	689a      	ldr	r2, [r3, #8]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004706:	609a      	str	r2, [r3, #8]
      break;
 8004708:	e03b      	b.n	8004782 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6818      	ldr	r0, [r3, #0]
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	6859      	ldr	r1, [r3, #4]
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	461a      	mov	r2, r3
 8004718:	f000 fac2 	bl	8004ca0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2150      	movs	r1, #80	; 0x50
 8004722:	4618      	mov	r0, r3
 8004724:	f000 fb1b 	bl	8004d5e <TIM_ITRx_SetConfig>
      break;
 8004728:	e02b      	b.n	8004782 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6818      	ldr	r0, [r3, #0]
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	6859      	ldr	r1, [r3, #4]
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	68db      	ldr	r3, [r3, #12]
 8004736:	461a      	mov	r2, r3
 8004738:	f000 fae1 	bl	8004cfe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	2160      	movs	r1, #96	; 0x60
 8004742:	4618      	mov	r0, r3
 8004744:	f000 fb0b 	bl	8004d5e <TIM_ITRx_SetConfig>
      break;
 8004748:	e01b      	b.n	8004782 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6818      	ldr	r0, [r3, #0]
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	6859      	ldr	r1, [r3, #4]
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	68db      	ldr	r3, [r3, #12]
 8004756:	461a      	mov	r2, r3
 8004758:	f000 faa2 	bl	8004ca0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2140      	movs	r1, #64	; 0x40
 8004762:	4618      	mov	r0, r3
 8004764:	f000 fafb 	bl	8004d5e <TIM_ITRx_SetConfig>
      break;
 8004768:	e00b      	b.n	8004782 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4619      	mov	r1, r3
 8004774:	4610      	mov	r0, r2
 8004776:	f000 faf2 	bl	8004d5e <TIM_ITRx_SetConfig>
        break;
 800477a:	e002      	b.n	8004782 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800477c:	bf00      	nop
 800477e:	e000      	b.n	8004782 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004780:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2201      	movs	r2, #1
 8004786:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2200      	movs	r2, #0
 800478e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004792:	2300      	movs	r3, #0
}
 8004794:	4618      	mov	r0, r3
 8004796:	3710      	adds	r7, #16
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80047a4:	bf00      	nop
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047b8:	bf00      	nop
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047cc:	bf00      	nop
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047d8:	b480      	push	{r7}
 80047da:	b083      	sub	sp, #12
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047e0:	bf00      	nop
 80047e2:	370c      	adds	r7, #12
 80047e4:	46bd      	mov	sp, r7
 80047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ea:	4770      	bx	lr

080047ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b083      	sub	sp, #12
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047f4:	bf00      	nop
 80047f6:	370c      	adds	r7, #12
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr

08004800 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004800:	b480      	push	{r7}
 8004802:	b085      	sub	sp, #20
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	4a40      	ldr	r2, [pc, #256]	; (8004914 <TIM_Base_SetConfig+0x114>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d013      	beq.n	8004840 <TIM_Base_SetConfig+0x40>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800481e:	d00f      	beq.n	8004840 <TIM_Base_SetConfig+0x40>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a3d      	ldr	r2, [pc, #244]	; (8004918 <TIM_Base_SetConfig+0x118>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d00b      	beq.n	8004840 <TIM_Base_SetConfig+0x40>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	4a3c      	ldr	r2, [pc, #240]	; (800491c <TIM_Base_SetConfig+0x11c>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d007      	beq.n	8004840 <TIM_Base_SetConfig+0x40>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	4a3b      	ldr	r2, [pc, #236]	; (8004920 <TIM_Base_SetConfig+0x120>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d003      	beq.n	8004840 <TIM_Base_SetConfig+0x40>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	4a3a      	ldr	r2, [pc, #232]	; (8004924 <TIM_Base_SetConfig+0x124>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d108      	bne.n	8004852 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004846:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	68fa      	ldr	r2, [r7, #12]
 800484e:	4313      	orrs	r3, r2
 8004850:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a2f      	ldr	r2, [pc, #188]	; (8004914 <TIM_Base_SetConfig+0x114>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d02b      	beq.n	80048b2 <TIM_Base_SetConfig+0xb2>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004860:	d027      	beq.n	80048b2 <TIM_Base_SetConfig+0xb2>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	4a2c      	ldr	r2, [pc, #176]	; (8004918 <TIM_Base_SetConfig+0x118>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d023      	beq.n	80048b2 <TIM_Base_SetConfig+0xb2>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a2b      	ldr	r2, [pc, #172]	; (800491c <TIM_Base_SetConfig+0x11c>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d01f      	beq.n	80048b2 <TIM_Base_SetConfig+0xb2>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a2a      	ldr	r2, [pc, #168]	; (8004920 <TIM_Base_SetConfig+0x120>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d01b      	beq.n	80048b2 <TIM_Base_SetConfig+0xb2>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a29      	ldr	r2, [pc, #164]	; (8004924 <TIM_Base_SetConfig+0x124>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d017      	beq.n	80048b2 <TIM_Base_SetConfig+0xb2>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4a28      	ldr	r2, [pc, #160]	; (8004928 <TIM_Base_SetConfig+0x128>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d013      	beq.n	80048b2 <TIM_Base_SetConfig+0xb2>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a27      	ldr	r2, [pc, #156]	; (800492c <TIM_Base_SetConfig+0x12c>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d00f      	beq.n	80048b2 <TIM_Base_SetConfig+0xb2>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a26      	ldr	r2, [pc, #152]	; (8004930 <TIM_Base_SetConfig+0x130>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d00b      	beq.n	80048b2 <TIM_Base_SetConfig+0xb2>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	4a25      	ldr	r2, [pc, #148]	; (8004934 <TIM_Base_SetConfig+0x134>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d007      	beq.n	80048b2 <TIM_Base_SetConfig+0xb2>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a24      	ldr	r2, [pc, #144]	; (8004938 <TIM_Base_SetConfig+0x138>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d003      	beq.n	80048b2 <TIM_Base_SetConfig+0xb2>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a23      	ldr	r2, [pc, #140]	; (800493c <TIM_Base_SetConfig+0x13c>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d108      	bne.n	80048c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	68fa      	ldr	r2, [r7, #12]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	689a      	ldr	r2, [r3, #8]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	4a0a      	ldr	r2, [pc, #40]	; (8004914 <TIM_Base_SetConfig+0x114>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d003      	beq.n	80048f8 <TIM_Base_SetConfig+0xf8>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	4a0c      	ldr	r2, [pc, #48]	; (8004924 <TIM_Base_SetConfig+0x124>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d103      	bne.n	8004900 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	691a      	ldr	r2, [r3, #16]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	615a      	str	r2, [r3, #20]
}
 8004906:	bf00      	nop
 8004908:	3714      	adds	r7, #20
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr
 8004912:	bf00      	nop
 8004914:	40010000 	.word	0x40010000
 8004918:	40000400 	.word	0x40000400
 800491c:	40000800 	.word	0x40000800
 8004920:	40000c00 	.word	0x40000c00
 8004924:	40010400 	.word	0x40010400
 8004928:	40014000 	.word	0x40014000
 800492c:	40014400 	.word	0x40014400
 8004930:	40014800 	.word	0x40014800
 8004934:	40001800 	.word	0x40001800
 8004938:	40001c00 	.word	0x40001c00
 800493c:	40002000 	.word	0x40002000

08004940 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004940:	b480      	push	{r7}
 8004942:	b087      	sub	sp, #28
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
 8004948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a1b      	ldr	r3, [r3, #32]
 800494e:	f023 0201 	bic.w	r2, r3, #1
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a1b      	ldr	r3, [r3, #32]
 800495a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	699b      	ldr	r3, [r3, #24]
 8004966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800496e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f023 0303 	bic.w	r3, r3, #3
 8004976:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	4313      	orrs	r3, r2
 8004980:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	f023 0302 	bic.w	r3, r3, #2
 8004988:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	697a      	ldr	r2, [r7, #20]
 8004990:	4313      	orrs	r3, r2
 8004992:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	4a20      	ldr	r2, [pc, #128]	; (8004a18 <TIM_OC1_SetConfig+0xd8>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d003      	beq.n	80049a4 <TIM_OC1_SetConfig+0x64>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4a1f      	ldr	r2, [pc, #124]	; (8004a1c <TIM_OC1_SetConfig+0xdc>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d10c      	bne.n	80049be <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	f023 0308 	bic.w	r3, r3, #8
 80049aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	68db      	ldr	r3, [r3, #12]
 80049b0:	697a      	ldr	r2, [r7, #20]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	f023 0304 	bic.w	r3, r3, #4
 80049bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a15      	ldr	r2, [pc, #84]	; (8004a18 <TIM_OC1_SetConfig+0xd8>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d003      	beq.n	80049ce <TIM_OC1_SetConfig+0x8e>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a14      	ldr	r2, [pc, #80]	; (8004a1c <TIM_OC1_SetConfig+0xdc>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d111      	bne.n	80049f2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80049dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	695b      	ldr	r3, [r3, #20]
 80049e2:	693a      	ldr	r2, [r7, #16]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	699b      	ldr	r3, [r3, #24]
 80049ec:	693a      	ldr	r2, [r7, #16]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	693a      	ldr	r2, [r7, #16]
 80049f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	685a      	ldr	r2, [r3, #4]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	697a      	ldr	r2, [r7, #20]
 8004a0a:	621a      	str	r2, [r3, #32]
}
 8004a0c:	bf00      	nop
 8004a0e:	371c      	adds	r7, #28
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr
 8004a18:	40010000 	.word	0x40010000
 8004a1c:	40010400 	.word	0x40010400

08004a20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b087      	sub	sp, #28
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a1b      	ldr	r3, [r3, #32]
 8004a2e:	f023 0210 	bic.w	r2, r3, #16
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6a1b      	ldr	r3, [r3, #32]
 8004a3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	699b      	ldr	r3, [r3, #24]
 8004a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	021b      	lsls	r3, r3, #8
 8004a5e:	68fa      	ldr	r2, [r7, #12]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	f023 0320 	bic.w	r3, r3, #32
 8004a6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	011b      	lsls	r3, r3, #4
 8004a72:	697a      	ldr	r2, [r7, #20]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a22      	ldr	r2, [pc, #136]	; (8004b04 <TIM_OC2_SetConfig+0xe4>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d003      	beq.n	8004a88 <TIM_OC2_SetConfig+0x68>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a21      	ldr	r2, [pc, #132]	; (8004b08 <TIM_OC2_SetConfig+0xe8>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d10d      	bne.n	8004aa4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	011b      	lsls	r3, r3, #4
 8004a96:	697a      	ldr	r2, [r7, #20]
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004aa2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	4a17      	ldr	r2, [pc, #92]	; (8004b04 <TIM_OC2_SetConfig+0xe4>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d003      	beq.n	8004ab4 <TIM_OC2_SetConfig+0x94>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4a16      	ldr	r2, [pc, #88]	; (8004b08 <TIM_OC2_SetConfig+0xe8>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d113      	bne.n	8004adc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004aba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ac2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	695b      	ldr	r3, [r3, #20]
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	693a      	ldr	r2, [r7, #16]
 8004acc:	4313      	orrs	r3, r2
 8004ace:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	699b      	ldr	r3, [r3, #24]
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	693a      	ldr	r2, [r7, #16]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	693a      	ldr	r2, [r7, #16]
 8004ae0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	68fa      	ldr	r2, [r7, #12]
 8004ae6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	685a      	ldr	r2, [r3, #4]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	697a      	ldr	r2, [r7, #20]
 8004af4:	621a      	str	r2, [r3, #32]
}
 8004af6:	bf00      	nop
 8004af8:	371c      	adds	r7, #28
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	40010000 	.word	0x40010000
 8004b08:	40010400 	.word	0x40010400

08004b0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b087      	sub	sp, #28
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a1b      	ldr	r3, [r3, #32]
 8004b1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	69db      	ldr	r3, [r3, #28]
 8004b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f023 0303 	bic.w	r3, r3, #3
 8004b42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	68fa      	ldr	r2, [r7, #12]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	021b      	lsls	r3, r3, #8
 8004b5c:	697a      	ldr	r2, [r7, #20]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a21      	ldr	r2, [pc, #132]	; (8004bec <TIM_OC3_SetConfig+0xe0>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d003      	beq.n	8004b72 <TIM_OC3_SetConfig+0x66>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a20      	ldr	r2, [pc, #128]	; (8004bf0 <TIM_OC3_SetConfig+0xe4>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d10d      	bne.n	8004b8e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	021b      	lsls	r3, r3, #8
 8004b80:	697a      	ldr	r2, [r7, #20]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a16      	ldr	r2, [pc, #88]	; (8004bec <TIM_OC3_SetConfig+0xe0>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d003      	beq.n	8004b9e <TIM_OC3_SetConfig+0x92>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a15      	ldr	r2, [pc, #84]	; (8004bf0 <TIM_OC3_SetConfig+0xe4>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d113      	bne.n	8004bc6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ba4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004bac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	011b      	lsls	r3, r3, #4
 8004bb4:	693a      	ldr	r2, [r7, #16]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	699b      	ldr	r3, [r3, #24]
 8004bbe:	011b      	lsls	r3, r3, #4
 8004bc0:	693a      	ldr	r2, [r7, #16]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	693a      	ldr	r2, [r7, #16]
 8004bca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	68fa      	ldr	r2, [r7, #12]
 8004bd0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	685a      	ldr	r2, [r3, #4]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	697a      	ldr	r2, [r7, #20]
 8004bde:	621a      	str	r2, [r3, #32]
}
 8004be0:	bf00      	nop
 8004be2:	371c      	adds	r7, #28
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr
 8004bec:	40010000 	.word	0x40010000
 8004bf0:	40010400 	.word	0x40010400

08004bf4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b087      	sub	sp, #28
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a1b      	ldr	r3, [r3, #32]
 8004c02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6a1b      	ldr	r3, [r3, #32]
 8004c0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	69db      	ldr	r3, [r3, #28]
 8004c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	021b      	lsls	r3, r3, #8
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	031b      	lsls	r3, r3, #12
 8004c46:	693a      	ldr	r2, [r7, #16]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	4a12      	ldr	r2, [pc, #72]	; (8004c98 <TIM_OC4_SetConfig+0xa4>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d003      	beq.n	8004c5c <TIM_OC4_SetConfig+0x68>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a11      	ldr	r2, [pc, #68]	; (8004c9c <TIM_OC4_SetConfig+0xa8>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d109      	bne.n	8004c70 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c62:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	695b      	ldr	r3, [r3, #20]
 8004c68:	019b      	lsls	r3, r3, #6
 8004c6a:	697a      	ldr	r2, [r7, #20]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	697a      	ldr	r2, [r7, #20]
 8004c74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	68fa      	ldr	r2, [r7, #12]
 8004c7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	685a      	ldr	r2, [r3, #4]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	693a      	ldr	r2, [r7, #16]
 8004c88:	621a      	str	r2, [r3, #32]
}
 8004c8a:	bf00      	nop
 8004c8c:	371c      	adds	r7, #28
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr
 8004c96:	bf00      	nop
 8004c98:	40010000 	.word	0x40010000
 8004c9c:	40010400 	.word	0x40010400

08004ca0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b087      	sub	sp, #28
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	60b9      	str	r1, [r7, #8]
 8004caa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6a1b      	ldr	r3, [r3, #32]
 8004cb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6a1b      	ldr	r3, [r3, #32]
 8004cb6:	f023 0201 	bic.w	r2, r3, #1
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	699b      	ldr	r3, [r3, #24]
 8004cc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004cca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	011b      	lsls	r3, r3, #4
 8004cd0:	693a      	ldr	r2, [r7, #16]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	f023 030a 	bic.w	r3, r3, #10
 8004cdc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cde:	697a      	ldr	r2, [r7, #20]
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	693a      	ldr	r2, [r7, #16]
 8004cea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	697a      	ldr	r2, [r7, #20]
 8004cf0:	621a      	str	r2, [r3, #32]
}
 8004cf2:	bf00      	nop
 8004cf4:	371c      	adds	r7, #28
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr

08004cfe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cfe:	b480      	push	{r7}
 8004d00:	b087      	sub	sp, #28
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	60f8      	str	r0, [r7, #12]
 8004d06:	60b9      	str	r1, [r7, #8]
 8004d08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	6a1b      	ldr	r3, [r3, #32]
 8004d0e:	f023 0210 	bic.w	r2, r3, #16
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	699b      	ldr	r3, [r3, #24]
 8004d1a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6a1b      	ldr	r3, [r3, #32]
 8004d20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	031b      	lsls	r3, r3, #12
 8004d2e:	697a      	ldr	r2, [r7, #20]
 8004d30:	4313      	orrs	r3, r2
 8004d32:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004d3a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	011b      	lsls	r3, r3, #4
 8004d40:	693a      	ldr	r2, [r7, #16]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	697a      	ldr	r2, [r7, #20]
 8004d4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	693a      	ldr	r2, [r7, #16]
 8004d50:	621a      	str	r2, [r3, #32]
}
 8004d52:	bf00      	nop
 8004d54:	371c      	adds	r7, #28
 8004d56:	46bd      	mov	sp, r7
 8004d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5c:	4770      	bx	lr

08004d5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d5e:	b480      	push	{r7}
 8004d60:	b085      	sub	sp, #20
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	6078      	str	r0, [r7, #4]
 8004d66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d76:	683a      	ldr	r2, [r7, #0]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	f043 0307 	orr.w	r3, r3, #7
 8004d80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	68fa      	ldr	r2, [r7, #12]
 8004d86:	609a      	str	r2, [r3, #8]
}
 8004d88:	bf00      	nop
 8004d8a:	3714      	adds	r7, #20
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d92:	4770      	bx	lr

08004d94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b087      	sub	sp, #28
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	60f8      	str	r0, [r7, #12]
 8004d9c:	60b9      	str	r1, [r7, #8]
 8004d9e:	607a      	str	r2, [r7, #4]
 8004da0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004dae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	021a      	lsls	r2, r3, #8
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	431a      	orrs	r2, r3
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	697a      	ldr	r2, [r7, #20]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	697a      	ldr	r2, [r7, #20]
 8004dc6:	609a      	str	r2, [r3, #8]
}
 8004dc8:	bf00      	nop
 8004dca:	371c      	adds	r7, #28
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr

08004dd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b085      	sub	sp, #20
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
 8004ddc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d101      	bne.n	8004dec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004de8:	2302      	movs	r3, #2
 8004dea:	e05a      	b.n	8004ea2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2201      	movs	r2, #1
 8004df0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2202      	movs	r2, #2
 8004df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	68fa      	ldr	r2, [r7, #12]
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	68fa      	ldr	r2, [r7, #12]
 8004e24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a21      	ldr	r2, [pc, #132]	; (8004eb0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d022      	beq.n	8004e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e38:	d01d      	beq.n	8004e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a1d      	ldr	r2, [pc, #116]	; (8004eb4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d018      	beq.n	8004e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a1b      	ldr	r2, [pc, #108]	; (8004eb8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d013      	beq.n	8004e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a1a      	ldr	r2, [pc, #104]	; (8004ebc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d00e      	beq.n	8004e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a18      	ldr	r2, [pc, #96]	; (8004ec0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d009      	beq.n	8004e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a17      	ldr	r2, [pc, #92]	; (8004ec4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d004      	beq.n	8004e76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a15      	ldr	r2, [pc, #84]	; (8004ec8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d10c      	bne.n	8004e90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	68ba      	ldr	r2, [r7, #8]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	68ba      	ldr	r2, [r7, #8]
 8004e8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3714      	adds	r7, #20
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	40010000 	.word	0x40010000
 8004eb4:	40000400 	.word	0x40000400
 8004eb8:	40000800 	.word	0x40000800
 8004ebc:	40000c00 	.word	0x40000c00
 8004ec0:	40010400 	.word	0x40010400
 8004ec4:	40014000 	.word	0x40014000
 8004ec8:	40001800 	.word	0x40001800

08004ecc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ed4:	bf00      	nop
 8004ed6:	370c      	adds	r7, #12
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr

08004ee0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ee8:	bf00      	nop
 8004eea:	370c      	adds	r7, #12
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr

08004ef4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b082      	sub	sp, #8
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e03f      	b.n	8004f86 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d106      	bne.n	8004f20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2200      	movs	r2, #0
 8004f16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f7fc fc16 	bl	800174c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2224      	movs	r2, #36	; 0x24
 8004f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68da      	ldr	r2, [r3, #12]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f000 fb3f 	bl	80055bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	691a      	ldr	r2, [r3, #16]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	695a      	ldr	r2, [r3, #20]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	68da      	ldr	r2, [r3, #12]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2200      	movs	r2, #0
 8004f72:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2220      	movs	r2, #32
 8004f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2220      	movs	r2, #32
 8004f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004f84:	2300      	movs	r3, #0
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3708      	adds	r7, #8
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
	...

08004f90 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b08a      	sub	sp, #40	; 0x28
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	695b      	ldr	r3, [r3, #20]
 8004fae:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fba:	f003 030f 	and.w	r3, r3, #15
 8004fbe:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004fc0:	69bb      	ldr	r3, [r7, #24]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d10d      	bne.n	8004fe2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc8:	f003 0320 	and.w	r3, r3, #32
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d008      	beq.n	8004fe2 <HAL_UART_IRQHandler+0x52>
 8004fd0:	6a3b      	ldr	r3, [r7, #32]
 8004fd2:	f003 0320 	and.w	r3, r3, #32
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d003      	beq.n	8004fe2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 fa57 	bl	800548e <UART_Receive_IT>
      return;
 8004fe0:	e17c      	b.n	80052dc <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004fe2:	69bb      	ldr	r3, [r7, #24]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	f000 80b1 	beq.w	800514c <HAL_UART_IRQHandler+0x1bc>
 8004fea:	69fb      	ldr	r3, [r7, #28]
 8004fec:	f003 0301 	and.w	r3, r3, #1
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d105      	bne.n	8005000 <HAL_UART_IRQHandler+0x70>
 8004ff4:	6a3b      	ldr	r3, [r7, #32]
 8004ff6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	f000 80a6 	beq.w	800514c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005002:	f003 0301 	and.w	r3, r3, #1
 8005006:	2b00      	cmp	r3, #0
 8005008:	d00a      	beq.n	8005020 <HAL_UART_IRQHandler+0x90>
 800500a:	6a3b      	ldr	r3, [r7, #32]
 800500c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005010:	2b00      	cmp	r3, #0
 8005012:	d005      	beq.n	8005020 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005018:	f043 0201 	orr.w	r2, r3, #1
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005022:	f003 0304 	and.w	r3, r3, #4
 8005026:	2b00      	cmp	r3, #0
 8005028:	d00a      	beq.n	8005040 <HAL_UART_IRQHandler+0xb0>
 800502a:	69fb      	ldr	r3, [r7, #28]
 800502c:	f003 0301 	and.w	r3, r3, #1
 8005030:	2b00      	cmp	r3, #0
 8005032:	d005      	beq.n	8005040 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005038:	f043 0202 	orr.w	r2, r3, #2
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005042:	f003 0302 	and.w	r3, r3, #2
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00a      	beq.n	8005060 <HAL_UART_IRQHandler+0xd0>
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	f003 0301 	and.w	r3, r3, #1
 8005050:	2b00      	cmp	r3, #0
 8005052:	d005      	beq.n	8005060 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005058:	f043 0204 	orr.w	r2, r3, #4
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005062:	f003 0308 	and.w	r3, r3, #8
 8005066:	2b00      	cmp	r3, #0
 8005068:	d00f      	beq.n	800508a <HAL_UART_IRQHandler+0xfa>
 800506a:	6a3b      	ldr	r3, [r7, #32]
 800506c:	f003 0320 	and.w	r3, r3, #32
 8005070:	2b00      	cmp	r3, #0
 8005072:	d104      	bne.n	800507e <HAL_UART_IRQHandler+0xee>
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	2b00      	cmp	r3, #0
 800507c:	d005      	beq.n	800508a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005082:	f043 0208 	orr.w	r2, r3, #8
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508e:	2b00      	cmp	r3, #0
 8005090:	f000 811f 	beq.w	80052d2 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005096:	f003 0320 	and.w	r3, r3, #32
 800509a:	2b00      	cmp	r3, #0
 800509c:	d007      	beq.n	80050ae <HAL_UART_IRQHandler+0x11e>
 800509e:	6a3b      	ldr	r3, [r7, #32]
 80050a0:	f003 0320 	and.w	r3, r3, #32
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d002      	beq.n	80050ae <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f000 f9f0 	bl	800548e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	695b      	ldr	r3, [r3, #20]
 80050b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050b8:	2b40      	cmp	r3, #64	; 0x40
 80050ba:	bf0c      	ite	eq
 80050bc:	2301      	moveq	r3, #1
 80050be:	2300      	movne	r3, #0
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c8:	f003 0308 	and.w	r3, r3, #8
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d102      	bne.n	80050d6 <HAL_UART_IRQHandler+0x146>
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d031      	beq.n	800513a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 f930 	bl	800533c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	695b      	ldr	r3, [r3, #20]
 80050e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050e6:	2b40      	cmp	r3, #64	; 0x40
 80050e8:	d123      	bne.n	8005132 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	695a      	ldr	r2, [r3, #20]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050f8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d013      	beq.n	800512a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005106:	4a77      	ldr	r2, [pc, #476]	; (80052e4 <HAL_UART_IRQHandler+0x354>)
 8005108:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800510e:	4618      	mov	r0, r3
 8005110:	f7fd fe00 	bl	8002d14 <HAL_DMA_Abort_IT>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d016      	beq.n	8005148 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800511e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005124:	4610      	mov	r0, r2
 8005126:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005128:	e00e      	b.n	8005148 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f000 f8f0 	bl	8005310 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005130:	e00a      	b.n	8005148 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 f8ec 	bl	8005310 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005138:	e006      	b.n	8005148 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 f8e8 	bl	8005310 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005146:	e0c4      	b.n	80052d2 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005148:	bf00      	nop
    return;
 800514a:	e0c2      	b.n	80052d2 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005150:	2b01      	cmp	r3, #1
 8005152:	f040 80a2 	bne.w	800529a <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005158:	f003 0310 	and.w	r3, r3, #16
 800515c:	2b00      	cmp	r3, #0
 800515e:	f000 809c 	beq.w	800529a <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005162:	6a3b      	ldr	r3, [r7, #32]
 8005164:	f003 0310 	and.w	r3, r3, #16
 8005168:	2b00      	cmp	r3, #0
 800516a:	f000 8096 	beq.w	800529a <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800516e:	2300      	movs	r3, #0
 8005170:	60fb      	str	r3, [r7, #12]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	60fb      	str	r3, [r7, #12]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	60fb      	str	r3, [r7, #12]
 8005182:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	695b      	ldr	r3, [r3, #20]
 800518a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800518e:	2b40      	cmp	r3, #64	; 0x40
 8005190:	d14f      	bne.n	8005232 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800519c:	8a3b      	ldrh	r3, [r7, #16]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	f000 8099 	beq.w	80052d6 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80051a8:	8a3a      	ldrh	r2, [r7, #16]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	f080 8093 	bcs.w	80052d6 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	8a3a      	ldrh	r2, [r7, #16]
 80051b4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ba:	69db      	ldr	r3, [r3, #28]
 80051bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051c0:	d02b      	beq.n	800521a <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	68da      	ldr	r2, [r3, #12]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80051d0:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	695a      	ldr	r2, [r3, #20]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f022 0201 	bic.w	r2, r2, #1
 80051e0:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	695a      	ldr	r2, [r3, #20]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051f0:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2220      	movs	r2, #32
 80051f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2200      	movs	r2, #0
 80051fe:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68da      	ldr	r2, [r3, #12]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f022 0210 	bic.w	r2, r2, #16
 800520e:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005214:	4618      	mov	r0, r3
 8005216:	f7fd fd0d 	bl	8002c34 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005222:	b29b      	uxth	r3, r3
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	b29b      	uxth	r3, r3
 8005228:	4619      	mov	r1, r3
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f000 f87a 	bl	8005324 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005230:	e051      	b.n	80052d6 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800523a:	b29b      	uxth	r3, r3
 800523c:	1ad3      	subs	r3, r2, r3
 800523e:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005244:	b29b      	uxth	r3, r3
 8005246:	2b00      	cmp	r3, #0
 8005248:	d047      	beq.n	80052da <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 800524a:	8a7b      	ldrh	r3, [r7, #18]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d044      	beq.n	80052da <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68da      	ldr	r2, [r3, #12]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800525e:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	695a      	ldr	r2, [r3, #20]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f022 0201 	bic.w	r2, r2, #1
 800526e:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2220      	movs	r2, #32
 8005274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68da      	ldr	r2, [r3, #12]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f022 0210 	bic.w	r2, r2, #16
 800528c:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800528e:	8a7b      	ldrh	r3, [r7, #18]
 8005290:	4619      	mov	r1, r3
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 f846 	bl	8005324 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005298:	e01f      	b.n	80052da <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800529a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d008      	beq.n	80052b6 <HAL_UART_IRQHandler+0x326>
 80052a4:	6a3b      	ldr	r3, [r7, #32]
 80052a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d003      	beq.n	80052b6 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f000 f885 	bl	80053be <UART_Transmit_IT>
    return;
 80052b4:	e012      	b.n	80052dc <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80052b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d00d      	beq.n	80052dc <HAL_UART_IRQHandler+0x34c>
 80052c0:	6a3b      	ldr	r3, [r7, #32]
 80052c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d008      	beq.n	80052dc <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f000 f8c7 	bl	800545e <UART_EndTransmit_IT>
    return;
 80052d0:	e004      	b.n	80052dc <HAL_UART_IRQHandler+0x34c>
    return;
 80052d2:	bf00      	nop
 80052d4:	e002      	b.n	80052dc <HAL_UART_IRQHandler+0x34c>
      return;
 80052d6:	bf00      	nop
 80052d8:	e000      	b.n	80052dc <HAL_UART_IRQHandler+0x34c>
      return;
 80052da:	bf00      	nop
  }
}
 80052dc:	3728      	adds	r7, #40	; 0x28
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	08005397 	.word	0x08005397

080052e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b083      	sub	sp, #12
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80052f0:	bf00      	nop
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b083      	sub	sp, #12
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005304:	bf00      	nop
 8005306:	370c      	adds	r7, #12
 8005308:	46bd      	mov	sp, r7
 800530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530e:	4770      	bx	lr

08005310 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005318:	bf00      	nop
 800531a:	370c      	adds	r7, #12
 800531c:	46bd      	mov	sp, r7
 800531e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005322:	4770      	bx	lr

08005324 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	460b      	mov	r3, r1
 800532e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005330:	bf00      	nop
 8005332:	370c      	adds	r7, #12
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr

0800533c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800533c:	b480      	push	{r7}
 800533e:	b083      	sub	sp, #12
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	68da      	ldr	r2, [r3, #12]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005352:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	695a      	ldr	r2, [r3, #20]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f022 0201 	bic.w	r2, r2, #1
 8005362:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005368:	2b01      	cmp	r3, #1
 800536a:	d107      	bne.n	800537c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	68da      	ldr	r2, [r3, #12]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f022 0210 	bic.w	r2, r2, #16
 800537a:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2220      	movs	r2, #32
 8005380:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	631a      	str	r2, [r3, #48]	; 0x30
}
 800538a:	bf00      	nop
 800538c:	370c      	adds	r7, #12
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr

08005396 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005396:	b580      	push	{r7, lr}
 8005398:	b084      	sub	sp, #16
 800539a:	af00      	add	r7, sp, #0
 800539c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053a2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2200      	movs	r2, #0
 80053ae:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80053b0:	68f8      	ldr	r0, [r7, #12]
 80053b2:	f7ff ffad 	bl	8005310 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053b6:	bf00      	nop
 80053b8:	3710      	adds	r7, #16
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}

080053be <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80053be:	b480      	push	{r7}
 80053c0:	b085      	sub	sp, #20
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	2b21      	cmp	r3, #33	; 0x21
 80053d0:	d13e      	bne.n	8005450 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053da:	d114      	bne.n	8005406 <UART_Transmit_IT+0x48>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d110      	bne.n	8005406 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6a1b      	ldr	r3, [r3, #32]
 80053e8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	881b      	ldrh	r3, [r3, #0]
 80053ee:	461a      	mov	r2, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053f8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a1b      	ldr	r3, [r3, #32]
 80053fe:	1c9a      	adds	r2, r3, #2
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	621a      	str	r2, [r3, #32]
 8005404:	e008      	b.n	8005418 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a1b      	ldr	r3, [r3, #32]
 800540a:	1c59      	adds	r1, r3, #1
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	6211      	str	r1, [r2, #32]
 8005410:	781a      	ldrb	r2, [r3, #0]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800541c:	b29b      	uxth	r3, r3
 800541e:	3b01      	subs	r3, #1
 8005420:	b29b      	uxth	r3, r3
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	4619      	mov	r1, r3
 8005426:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005428:	2b00      	cmp	r3, #0
 800542a:	d10f      	bne.n	800544c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	68da      	ldr	r2, [r3, #12]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800543a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	68da      	ldr	r2, [r3, #12]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800544a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800544c:	2300      	movs	r3, #0
 800544e:	e000      	b.n	8005452 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005450:	2302      	movs	r3, #2
  }
}
 8005452:	4618      	mov	r0, r3
 8005454:	3714      	adds	r7, #20
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr

0800545e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800545e:	b580      	push	{r7, lr}
 8005460:	b082      	sub	sp, #8
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68da      	ldr	r2, [r3, #12]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005474:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2220      	movs	r2, #32
 800547a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f7ff ff32 	bl	80052e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005484:	2300      	movs	r3, #0
}
 8005486:	4618      	mov	r0, r3
 8005488:	3708      	adds	r7, #8
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}

0800548e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800548e:	b580      	push	{r7, lr}
 8005490:	b084      	sub	sp, #16
 8005492:	af00      	add	r7, sp, #0
 8005494:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2b22      	cmp	r3, #34	; 0x22
 80054a0:	f040 8087 	bne.w	80055b2 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054ac:	d117      	bne.n	80054de <UART_Receive_IT+0x50>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d113      	bne.n	80054de <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80054b6:	2300      	movs	r3, #0
 80054b8:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054be:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054cc:	b29a      	uxth	r2, r3
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054d6:	1c9a      	adds	r2, r3, #2
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	629a      	str	r2, [r3, #40]	; 0x28
 80054dc:	e026      	b.n	800552c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054e2:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80054e4:	2300      	movs	r3, #0
 80054e6:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054f0:	d007      	beq.n	8005502 <UART_Receive_IT+0x74>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d10a      	bne.n	8005510 <UART_Receive_IT+0x82>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	691b      	ldr	r3, [r3, #16]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d106      	bne.n	8005510 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	b2da      	uxtb	r2, r3
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	701a      	strb	r2, [r3, #0]
 800550e:	e008      	b.n	8005522 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	b2db      	uxtb	r3, r3
 8005518:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800551c:	b2da      	uxtb	r2, r3
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005526:	1c5a      	adds	r2, r3, #1
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005530:	b29b      	uxth	r3, r3
 8005532:	3b01      	subs	r3, #1
 8005534:	b29b      	uxth	r3, r3
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	4619      	mov	r1, r3
 800553a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800553c:	2b00      	cmp	r3, #0
 800553e:	d136      	bne.n	80055ae <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	68da      	ldr	r2, [r3, #12]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f022 0220 	bic.w	r2, r2, #32
 800554e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	68da      	ldr	r2, [r3, #12]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800555e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	695a      	ldr	r2, [r3, #20]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f022 0201 	bic.w	r2, r2, #1
 800556e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2220      	movs	r2, #32
 8005574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800557c:	2b01      	cmp	r3, #1
 800557e:	d10e      	bne.n	800559e <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	68da      	ldr	r2, [r3, #12]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f022 0210 	bic.w	r2, r2, #16
 800558e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005594:	4619      	mov	r1, r3
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f7ff fec4 	bl	8005324 <HAL_UARTEx_RxEventCallback>
 800559c:	e002      	b.n	80055a4 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f7ff feac 	bl	80052fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2200      	movs	r2, #0
 80055a8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 80055aa:	2300      	movs	r3, #0
 80055ac:	e002      	b.n	80055b4 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 80055ae:	2300      	movs	r3, #0
 80055b0:	e000      	b.n	80055b4 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 80055b2:	2302      	movs	r3, #2
  }
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3710      	adds	r7, #16
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055c0:	b09f      	sub	sp, #124	; 0x7c
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	691b      	ldr	r3, [r3, #16]
 80055cc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80055d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055d2:	68d9      	ldr	r1, [r3, #12]
 80055d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	ea40 0301 	orr.w	r3, r0, r1
 80055dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80055de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055e0:	689a      	ldr	r2, [r3, #8]
 80055e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055e4:	691b      	ldr	r3, [r3, #16]
 80055e6:	431a      	orrs	r2, r3
 80055e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055ea:	695b      	ldr	r3, [r3, #20]
 80055ec:	431a      	orrs	r2, r3
 80055ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055f0:	69db      	ldr	r3, [r3, #28]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80055f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005600:	f021 010c 	bic.w	r1, r1, #12
 8005604:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800560a:	430b      	orrs	r3, r1
 800560c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800560e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	695b      	ldr	r3, [r3, #20]
 8005614:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005618:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800561a:	6999      	ldr	r1, [r3, #24]
 800561c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	ea40 0301 	orr.w	r3, r0, r1
 8005624:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005626:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	4bc5      	ldr	r3, [pc, #788]	; (8005940 <UART_SetConfig+0x384>)
 800562c:	429a      	cmp	r2, r3
 800562e:	d004      	beq.n	800563a <UART_SetConfig+0x7e>
 8005630:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005632:	681a      	ldr	r2, [r3, #0]
 8005634:	4bc3      	ldr	r3, [pc, #780]	; (8005944 <UART_SetConfig+0x388>)
 8005636:	429a      	cmp	r2, r3
 8005638:	d103      	bne.n	8005642 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800563a:	f7fe f8fb 	bl	8003834 <HAL_RCC_GetPCLK2Freq>
 800563e:	6778      	str	r0, [r7, #116]	; 0x74
 8005640:	e002      	b.n	8005648 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005642:	f7fe f8e3 	bl	800380c <HAL_RCC_GetPCLK1Freq>
 8005646:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005648:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800564a:	69db      	ldr	r3, [r3, #28]
 800564c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005650:	f040 80b6 	bne.w	80057c0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005654:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005656:	461c      	mov	r4, r3
 8005658:	f04f 0500 	mov.w	r5, #0
 800565c:	4622      	mov	r2, r4
 800565e:	462b      	mov	r3, r5
 8005660:	1891      	adds	r1, r2, r2
 8005662:	6439      	str	r1, [r7, #64]	; 0x40
 8005664:	415b      	adcs	r3, r3
 8005666:	647b      	str	r3, [r7, #68]	; 0x44
 8005668:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800566c:	1912      	adds	r2, r2, r4
 800566e:	eb45 0303 	adc.w	r3, r5, r3
 8005672:	f04f 0000 	mov.w	r0, #0
 8005676:	f04f 0100 	mov.w	r1, #0
 800567a:	00d9      	lsls	r1, r3, #3
 800567c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005680:	00d0      	lsls	r0, r2, #3
 8005682:	4602      	mov	r2, r0
 8005684:	460b      	mov	r3, r1
 8005686:	1911      	adds	r1, r2, r4
 8005688:	6639      	str	r1, [r7, #96]	; 0x60
 800568a:	416b      	adcs	r3, r5
 800568c:	667b      	str	r3, [r7, #100]	; 0x64
 800568e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	461a      	mov	r2, r3
 8005694:	f04f 0300 	mov.w	r3, #0
 8005698:	1891      	adds	r1, r2, r2
 800569a:	63b9      	str	r1, [r7, #56]	; 0x38
 800569c:	415b      	adcs	r3, r3
 800569e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80056a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80056a4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80056a8:	f7fb fa9e 	bl	8000be8 <__aeabi_uldivmod>
 80056ac:	4602      	mov	r2, r0
 80056ae:	460b      	mov	r3, r1
 80056b0:	4ba5      	ldr	r3, [pc, #660]	; (8005948 <UART_SetConfig+0x38c>)
 80056b2:	fba3 2302 	umull	r2, r3, r3, r2
 80056b6:	095b      	lsrs	r3, r3, #5
 80056b8:	011e      	lsls	r6, r3, #4
 80056ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056bc:	461c      	mov	r4, r3
 80056be:	f04f 0500 	mov.w	r5, #0
 80056c2:	4622      	mov	r2, r4
 80056c4:	462b      	mov	r3, r5
 80056c6:	1891      	adds	r1, r2, r2
 80056c8:	6339      	str	r1, [r7, #48]	; 0x30
 80056ca:	415b      	adcs	r3, r3
 80056cc:	637b      	str	r3, [r7, #52]	; 0x34
 80056ce:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80056d2:	1912      	adds	r2, r2, r4
 80056d4:	eb45 0303 	adc.w	r3, r5, r3
 80056d8:	f04f 0000 	mov.w	r0, #0
 80056dc:	f04f 0100 	mov.w	r1, #0
 80056e0:	00d9      	lsls	r1, r3, #3
 80056e2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80056e6:	00d0      	lsls	r0, r2, #3
 80056e8:	4602      	mov	r2, r0
 80056ea:	460b      	mov	r3, r1
 80056ec:	1911      	adds	r1, r2, r4
 80056ee:	65b9      	str	r1, [r7, #88]	; 0x58
 80056f0:	416b      	adcs	r3, r5
 80056f2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80056f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	461a      	mov	r2, r3
 80056fa:	f04f 0300 	mov.w	r3, #0
 80056fe:	1891      	adds	r1, r2, r2
 8005700:	62b9      	str	r1, [r7, #40]	; 0x28
 8005702:	415b      	adcs	r3, r3
 8005704:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005706:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800570a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800570e:	f7fb fa6b 	bl	8000be8 <__aeabi_uldivmod>
 8005712:	4602      	mov	r2, r0
 8005714:	460b      	mov	r3, r1
 8005716:	4b8c      	ldr	r3, [pc, #560]	; (8005948 <UART_SetConfig+0x38c>)
 8005718:	fba3 1302 	umull	r1, r3, r3, r2
 800571c:	095b      	lsrs	r3, r3, #5
 800571e:	2164      	movs	r1, #100	; 0x64
 8005720:	fb01 f303 	mul.w	r3, r1, r3
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	00db      	lsls	r3, r3, #3
 8005728:	3332      	adds	r3, #50	; 0x32
 800572a:	4a87      	ldr	r2, [pc, #540]	; (8005948 <UART_SetConfig+0x38c>)
 800572c:	fba2 2303 	umull	r2, r3, r2, r3
 8005730:	095b      	lsrs	r3, r3, #5
 8005732:	005b      	lsls	r3, r3, #1
 8005734:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005738:	441e      	add	r6, r3
 800573a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800573c:	4618      	mov	r0, r3
 800573e:	f04f 0100 	mov.w	r1, #0
 8005742:	4602      	mov	r2, r0
 8005744:	460b      	mov	r3, r1
 8005746:	1894      	adds	r4, r2, r2
 8005748:	623c      	str	r4, [r7, #32]
 800574a:	415b      	adcs	r3, r3
 800574c:	627b      	str	r3, [r7, #36]	; 0x24
 800574e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005752:	1812      	adds	r2, r2, r0
 8005754:	eb41 0303 	adc.w	r3, r1, r3
 8005758:	f04f 0400 	mov.w	r4, #0
 800575c:	f04f 0500 	mov.w	r5, #0
 8005760:	00dd      	lsls	r5, r3, #3
 8005762:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005766:	00d4      	lsls	r4, r2, #3
 8005768:	4622      	mov	r2, r4
 800576a:	462b      	mov	r3, r5
 800576c:	1814      	adds	r4, r2, r0
 800576e:	653c      	str	r4, [r7, #80]	; 0x50
 8005770:	414b      	adcs	r3, r1
 8005772:	657b      	str	r3, [r7, #84]	; 0x54
 8005774:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	461a      	mov	r2, r3
 800577a:	f04f 0300 	mov.w	r3, #0
 800577e:	1891      	adds	r1, r2, r2
 8005780:	61b9      	str	r1, [r7, #24]
 8005782:	415b      	adcs	r3, r3
 8005784:	61fb      	str	r3, [r7, #28]
 8005786:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800578a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800578e:	f7fb fa2b 	bl	8000be8 <__aeabi_uldivmod>
 8005792:	4602      	mov	r2, r0
 8005794:	460b      	mov	r3, r1
 8005796:	4b6c      	ldr	r3, [pc, #432]	; (8005948 <UART_SetConfig+0x38c>)
 8005798:	fba3 1302 	umull	r1, r3, r3, r2
 800579c:	095b      	lsrs	r3, r3, #5
 800579e:	2164      	movs	r1, #100	; 0x64
 80057a0:	fb01 f303 	mul.w	r3, r1, r3
 80057a4:	1ad3      	subs	r3, r2, r3
 80057a6:	00db      	lsls	r3, r3, #3
 80057a8:	3332      	adds	r3, #50	; 0x32
 80057aa:	4a67      	ldr	r2, [pc, #412]	; (8005948 <UART_SetConfig+0x38c>)
 80057ac:	fba2 2303 	umull	r2, r3, r2, r3
 80057b0:	095b      	lsrs	r3, r3, #5
 80057b2:	f003 0207 	and.w	r2, r3, #7
 80057b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4432      	add	r2, r6
 80057bc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80057be:	e0b9      	b.n	8005934 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80057c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80057c2:	461c      	mov	r4, r3
 80057c4:	f04f 0500 	mov.w	r5, #0
 80057c8:	4622      	mov	r2, r4
 80057ca:	462b      	mov	r3, r5
 80057cc:	1891      	adds	r1, r2, r2
 80057ce:	6139      	str	r1, [r7, #16]
 80057d0:	415b      	adcs	r3, r3
 80057d2:	617b      	str	r3, [r7, #20]
 80057d4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80057d8:	1912      	adds	r2, r2, r4
 80057da:	eb45 0303 	adc.w	r3, r5, r3
 80057de:	f04f 0000 	mov.w	r0, #0
 80057e2:	f04f 0100 	mov.w	r1, #0
 80057e6:	00d9      	lsls	r1, r3, #3
 80057e8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80057ec:	00d0      	lsls	r0, r2, #3
 80057ee:	4602      	mov	r2, r0
 80057f0:	460b      	mov	r3, r1
 80057f2:	eb12 0804 	adds.w	r8, r2, r4
 80057f6:	eb43 0905 	adc.w	r9, r3, r5
 80057fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	4618      	mov	r0, r3
 8005800:	f04f 0100 	mov.w	r1, #0
 8005804:	f04f 0200 	mov.w	r2, #0
 8005808:	f04f 0300 	mov.w	r3, #0
 800580c:	008b      	lsls	r3, r1, #2
 800580e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005812:	0082      	lsls	r2, r0, #2
 8005814:	4640      	mov	r0, r8
 8005816:	4649      	mov	r1, r9
 8005818:	f7fb f9e6 	bl	8000be8 <__aeabi_uldivmod>
 800581c:	4602      	mov	r2, r0
 800581e:	460b      	mov	r3, r1
 8005820:	4b49      	ldr	r3, [pc, #292]	; (8005948 <UART_SetConfig+0x38c>)
 8005822:	fba3 2302 	umull	r2, r3, r3, r2
 8005826:	095b      	lsrs	r3, r3, #5
 8005828:	011e      	lsls	r6, r3, #4
 800582a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800582c:	4618      	mov	r0, r3
 800582e:	f04f 0100 	mov.w	r1, #0
 8005832:	4602      	mov	r2, r0
 8005834:	460b      	mov	r3, r1
 8005836:	1894      	adds	r4, r2, r2
 8005838:	60bc      	str	r4, [r7, #8]
 800583a:	415b      	adcs	r3, r3
 800583c:	60fb      	str	r3, [r7, #12]
 800583e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005842:	1812      	adds	r2, r2, r0
 8005844:	eb41 0303 	adc.w	r3, r1, r3
 8005848:	f04f 0400 	mov.w	r4, #0
 800584c:	f04f 0500 	mov.w	r5, #0
 8005850:	00dd      	lsls	r5, r3, #3
 8005852:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005856:	00d4      	lsls	r4, r2, #3
 8005858:	4622      	mov	r2, r4
 800585a:	462b      	mov	r3, r5
 800585c:	1814      	adds	r4, r2, r0
 800585e:	64bc      	str	r4, [r7, #72]	; 0x48
 8005860:	414b      	adcs	r3, r1
 8005862:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005864:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	4618      	mov	r0, r3
 800586a:	f04f 0100 	mov.w	r1, #0
 800586e:	f04f 0200 	mov.w	r2, #0
 8005872:	f04f 0300 	mov.w	r3, #0
 8005876:	008b      	lsls	r3, r1, #2
 8005878:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800587c:	0082      	lsls	r2, r0, #2
 800587e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005882:	f7fb f9b1 	bl	8000be8 <__aeabi_uldivmod>
 8005886:	4602      	mov	r2, r0
 8005888:	460b      	mov	r3, r1
 800588a:	4b2f      	ldr	r3, [pc, #188]	; (8005948 <UART_SetConfig+0x38c>)
 800588c:	fba3 1302 	umull	r1, r3, r3, r2
 8005890:	095b      	lsrs	r3, r3, #5
 8005892:	2164      	movs	r1, #100	; 0x64
 8005894:	fb01 f303 	mul.w	r3, r1, r3
 8005898:	1ad3      	subs	r3, r2, r3
 800589a:	011b      	lsls	r3, r3, #4
 800589c:	3332      	adds	r3, #50	; 0x32
 800589e:	4a2a      	ldr	r2, [pc, #168]	; (8005948 <UART_SetConfig+0x38c>)
 80058a0:	fba2 2303 	umull	r2, r3, r2, r3
 80058a4:	095b      	lsrs	r3, r3, #5
 80058a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80058aa:	441e      	add	r6, r3
 80058ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80058ae:	4618      	mov	r0, r3
 80058b0:	f04f 0100 	mov.w	r1, #0
 80058b4:	4602      	mov	r2, r0
 80058b6:	460b      	mov	r3, r1
 80058b8:	1894      	adds	r4, r2, r2
 80058ba:	603c      	str	r4, [r7, #0]
 80058bc:	415b      	adcs	r3, r3
 80058be:	607b      	str	r3, [r7, #4]
 80058c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80058c4:	1812      	adds	r2, r2, r0
 80058c6:	eb41 0303 	adc.w	r3, r1, r3
 80058ca:	f04f 0400 	mov.w	r4, #0
 80058ce:	f04f 0500 	mov.w	r5, #0
 80058d2:	00dd      	lsls	r5, r3, #3
 80058d4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80058d8:	00d4      	lsls	r4, r2, #3
 80058da:	4622      	mov	r2, r4
 80058dc:	462b      	mov	r3, r5
 80058de:	eb12 0a00 	adds.w	sl, r2, r0
 80058e2:	eb43 0b01 	adc.w	fp, r3, r1
 80058e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	4618      	mov	r0, r3
 80058ec:	f04f 0100 	mov.w	r1, #0
 80058f0:	f04f 0200 	mov.w	r2, #0
 80058f4:	f04f 0300 	mov.w	r3, #0
 80058f8:	008b      	lsls	r3, r1, #2
 80058fa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80058fe:	0082      	lsls	r2, r0, #2
 8005900:	4650      	mov	r0, sl
 8005902:	4659      	mov	r1, fp
 8005904:	f7fb f970 	bl	8000be8 <__aeabi_uldivmod>
 8005908:	4602      	mov	r2, r0
 800590a:	460b      	mov	r3, r1
 800590c:	4b0e      	ldr	r3, [pc, #56]	; (8005948 <UART_SetConfig+0x38c>)
 800590e:	fba3 1302 	umull	r1, r3, r3, r2
 8005912:	095b      	lsrs	r3, r3, #5
 8005914:	2164      	movs	r1, #100	; 0x64
 8005916:	fb01 f303 	mul.w	r3, r1, r3
 800591a:	1ad3      	subs	r3, r2, r3
 800591c:	011b      	lsls	r3, r3, #4
 800591e:	3332      	adds	r3, #50	; 0x32
 8005920:	4a09      	ldr	r2, [pc, #36]	; (8005948 <UART_SetConfig+0x38c>)
 8005922:	fba2 2303 	umull	r2, r3, r2, r3
 8005926:	095b      	lsrs	r3, r3, #5
 8005928:	f003 020f 	and.w	r2, r3, #15
 800592c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4432      	add	r2, r6
 8005932:	609a      	str	r2, [r3, #8]
}
 8005934:	bf00      	nop
 8005936:	377c      	adds	r7, #124	; 0x7c
 8005938:	46bd      	mov	sp, r7
 800593a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800593e:	bf00      	nop
 8005940:	40011000 	.word	0x40011000
 8005944:	40011400 	.word	0x40011400
 8005948:	51eb851f 	.word	0x51eb851f

0800594c <__errno>:
 800594c:	4b01      	ldr	r3, [pc, #4]	; (8005954 <__errno+0x8>)
 800594e:	6818      	ldr	r0, [r3, #0]
 8005950:	4770      	bx	lr
 8005952:	bf00      	nop
 8005954:	2000000c 	.word	0x2000000c

08005958 <__libc_init_array>:
 8005958:	b570      	push	{r4, r5, r6, lr}
 800595a:	4d0d      	ldr	r5, [pc, #52]	; (8005990 <__libc_init_array+0x38>)
 800595c:	4c0d      	ldr	r4, [pc, #52]	; (8005994 <__libc_init_array+0x3c>)
 800595e:	1b64      	subs	r4, r4, r5
 8005960:	10a4      	asrs	r4, r4, #2
 8005962:	2600      	movs	r6, #0
 8005964:	42a6      	cmp	r6, r4
 8005966:	d109      	bne.n	800597c <__libc_init_array+0x24>
 8005968:	4d0b      	ldr	r5, [pc, #44]	; (8005998 <__libc_init_array+0x40>)
 800596a:	4c0c      	ldr	r4, [pc, #48]	; (800599c <__libc_init_array+0x44>)
 800596c:	f002 feb4 	bl	80086d8 <_init>
 8005970:	1b64      	subs	r4, r4, r5
 8005972:	10a4      	asrs	r4, r4, #2
 8005974:	2600      	movs	r6, #0
 8005976:	42a6      	cmp	r6, r4
 8005978:	d105      	bne.n	8005986 <__libc_init_array+0x2e>
 800597a:	bd70      	pop	{r4, r5, r6, pc}
 800597c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005980:	4798      	blx	r3
 8005982:	3601      	adds	r6, #1
 8005984:	e7ee      	b.n	8005964 <__libc_init_array+0xc>
 8005986:	f855 3b04 	ldr.w	r3, [r5], #4
 800598a:	4798      	blx	r3
 800598c:	3601      	adds	r6, #1
 800598e:	e7f2      	b.n	8005976 <__libc_init_array+0x1e>
 8005990:	08008ba4 	.word	0x08008ba4
 8005994:	08008ba4 	.word	0x08008ba4
 8005998:	08008ba4 	.word	0x08008ba4
 800599c:	08008ba8 	.word	0x08008ba8

080059a0 <memcpy>:
 80059a0:	440a      	add	r2, r1
 80059a2:	4291      	cmp	r1, r2
 80059a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80059a8:	d100      	bne.n	80059ac <memcpy+0xc>
 80059aa:	4770      	bx	lr
 80059ac:	b510      	push	{r4, lr}
 80059ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80059b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80059b6:	4291      	cmp	r1, r2
 80059b8:	d1f9      	bne.n	80059ae <memcpy+0xe>
 80059ba:	bd10      	pop	{r4, pc}

080059bc <memset>:
 80059bc:	4402      	add	r2, r0
 80059be:	4603      	mov	r3, r0
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d100      	bne.n	80059c6 <memset+0xa>
 80059c4:	4770      	bx	lr
 80059c6:	f803 1b01 	strb.w	r1, [r3], #1
 80059ca:	e7f9      	b.n	80059c0 <memset+0x4>

080059cc <__cvt>:
 80059cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059d0:	ec55 4b10 	vmov	r4, r5, d0
 80059d4:	2d00      	cmp	r5, #0
 80059d6:	460e      	mov	r6, r1
 80059d8:	4619      	mov	r1, r3
 80059da:	462b      	mov	r3, r5
 80059dc:	bfbb      	ittet	lt
 80059de:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80059e2:	461d      	movlt	r5, r3
 80059e4:	2300      	movge	r3, #0
 80059e6:	232d      	movlt	r3, #45	; 0x2d
 80059e8:	700b      	strb	r3, [r1, #0]
 80059ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80059ec:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80059f0:	4691      	mov	r9, r2
 80059f2:	f023 0820 	bic.w	r8, r3, #32
 80059f6:	bfbc      	itt	lt
 80059f8:	4622      	movlt	r2, r4
 80059fa:	4614      	movlt	r4, r2
 80059fc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005a00:	d005      	beq.n	8005a0e <__cvt+0x42>
 8005a02:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005a06:	d100      	bne.n	8005a0a <__cvt+0x3e>
 8005a08:	3601      	adds	r6, #1
 8005a0a:	2102      	movs	r1, #2
 8005a0c:	e000      	b.n	8005a10 <__cvt+0x44>
 8005a0e:	2103      	movs	r1, #3
 8005a10:	ab03      	add	r3, sp, #12
 8005a12:	9301      	str	r3, [sp, #4]
 8005a14:	ab02      	add	r3, sp, #8
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	ec45 4b10 	vmov	d0, r4, r5
 8005a1c:	4653      	mov	r3, sl
 8005a1e:	4632      	mov	r2, r6
 8005a20:	f000 fcea 	bl	80063f8 <_dtoa_r>
 8005a24:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005a28:	4607      	mov	r7, r0
 8005a2a:	d102      	bne.n	8005a32 <__cvt+0x66>
 8005a2c:	f019 0f01 	tst.w	r9, #1
 8005a30:	d022      	beq.n	8005a78 <__cvt+0xac>
 8005a32:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005a36:	eb07 0906 	add.w	r9, r7, r6
 8005a3a:	d110      	bne.n	8005a5e <__cvt+0x92>
 8005a3c:	783b      	ldrb	r3, [r7, #0]
 8005a3e:	2b30      	cmp	r3, #48	; 0x30
 8005a40:	d10a      	bne.n	8005a58 <__cvt+0x8c>
 8005a42:	2200      	movs	r2, #0
 8005a44:	2300      	movs	r3, #0
 8005a46:	4620      	mov	r0, r4
 8005a48:	4629      	mov	r1, r5
 8005a4a:	f7fb f85d 	bl	8000b08 <__aeabi_dcmpeq>
 8005a4e:	b918      	cbnz	r0, 8005a58 <__cvt+0x8c>
 8005a50:	f1c6 0601 	rsb	r6, r6, #1
 8005a54:	f8ca 6000 	str.w	r6, [sl]
 8005a58:	f8da 3000 	ldr.w	r3, [sl]
 8005a5c:	4499      	add	r9, r3
 8005a5e:	2200      	movs	r2, #0
 8005a60:	2300      	movs	r3, #0
 8005a62:	4620      	mov	r0, r4
 8005a64:	4629      	mov	r1, r5
 8005a66:	f7fb f84f 	bl	8000b08 <__aeabi_dcmpeq>
 8005a6a:	b108      	cbz	r0, 8005a70 <__cvt+0xa4>
 8005a6c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005a70:	2230      	movs	r2, #48	; 0x30
 8005a72:	9b03      	ldr	r3, [sp, #12]
 8005a74:	454b      	cmp	r3, r9
 8005a76:	d307      	bcc.n	8005a88 <__cvt+0xbc>
 8005a78:	9b03      	ldr	r3, [sp, #12]
 8005a7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005a7c:	1bdb      	subs	r3, r3, r7
 8005a7e:	4638      	mov	r0, r7
 8005a80:	6013      	str	r3, [r2, #0]
 8005a82:	b004      	add	sp, #16
 8005a84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a88:	1c59      	adds	r1, r3, #1
 8005a8a:	9103      	str	r1, [sp, #12]
 8005a8c:	701a      	strb	r2, [r3, #0]
 8005a8e:	e7f0      	b.n	8005a72 <__cvt+0xa6>

08005a90 <__exponent>:
 8005a90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a92:	4603      	mov	r3, r0
 8005a94:	2900      	cmp	r1, #0
 8005a96:	bfb8      	it	lt
 8005a98:	4249      	neglt	r1, r1
 8005a9a:	f803 2b02 	strb.w	r2, [r3], #2
 8005a9e:	bfb4      	ite	lt
 8005aa0:	222d      	movlt	r2, #45	; 0x2d
 8005aa2:	222b      	movge	r2, #43	; 0x2b
 8005aa4:	2909      	cmp	r1, #9
 8005aa6:	7042      	strb	r2, [r0, #1]
 8005aa8:	dd2a      	ble.n	8005b00 <__exponent+0x70>
 8005aaa:	f10d 0407 	add.w	r4, sp, #7
 8005aae:	46a4      	mov	ip, r4
 8005ab0:	270a      	movs	r7, #10
 8005ab2:	46a6      	mov	lr, r4
 8005ab4:	460a      	mov	r2, r1
 8005ab6:	fb91 f6f7 	sdiv	r6, r1, r7
 8005aba:	fb07 1516 	mls	r5, r7, r6, r1
 8005abe:	3530      	adds	r5, #48	; 0x30
 8005ac0:	2a63      	cmp	r2, #99	; 0x63
 8005ac2:	f104 34ff 	add.w	r4, r4, #4294967295
 8005ac6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005aca:	4631      	mov	r1, r6
 8005acc:	dcf1      	bgt.n	8005ab2 <__exponent+0x22>
 8005ace:	3130      	adds	r1, #48	; 0x30
 8005ad0:	f1ae 0502 	sub.w	r5, lr, #2
 8005ad4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005ad8:	1c44      	adds	r4, r0, #1
 8005ada:	4629      	mov	r1, r5
 8005adc:	4561      	cmp	r1, ip
 8005ade:	d30a      	bcc.n	8005af6 <__exponent+0x66>
 8005ae0:	f10d 0209 	add.w	r2, sp, #9
 8005ae4:	eba2 020e 	sub.w	r2, r2, lr
 8005ae8:	4565      	cmp	r5, ip
 8005aea:	bf88      	it	hi
 8005aec:	2200      	movhi	r2, #0
 8005aee:	4413      	add	r3, r2
 8005af0:	1a18      	subs	r0, r3, r0
 8005af2:	b003      	add	sp, #12
 8005af4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005af6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005afa:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005afe:	e7ed      	b.n	8005adc <__exponent+0x4c>
 8005b00:	2330      	movs	r3, #48	; 0x30
 8005b02:	3130      	adds	r1, #48	; 0x30
 8005b04:	7083      	strb	r3, [r0, #2]
 8005b06:	70c1      	strb	r1, [r0, #3]
 8005b08:	1d03      	adds	r3, r0, #4
 8005b0a:	e7f1      	b.n	8005af0 <__exponent+0x60>

08005b0c <_printf_float>:
 8005b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b10:	ed2d 8b02 	vpush	{d8}
 8005b14:	b08d      	sub	sp, #52	; 0x34
 8005b16:	460c      	mov	r4, r1
 8005b18:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005b1c:	4616      	mov	r6, r2
 8005b1e:	461f      	mov	r7, r3
 8005b20:	4605      	mov	r5, r0
 8005b22:	f001 fa55 	bl	8006fd0 <_localeconv_r>
 8005b26:	f8d0 a000 	ldr.w	sl, [r0]
 8005b2a:	4650      	mov	r0, sl
 8005b2c:	f7fa fb70 	bl	8000210 <strlen>
 8005b30:	2300      	movs	r3, #0
 8005b32:	930a      	str	r3, [sp, #40]	; 0x28
 8005b34:	6823      	ldr	r3, [r4, #0]
 8005b36:	9305      	str	r3, [sp, #20]
 8005b38:	f8d8 3000 	ldr.w	r3, [r8]
 8005b3c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005b40:	3307      	adds	r3, #7
 8005b42:	f023 0307 	bic.w	r3, r3, #7
 8005b46:	f103 0208 	add.w	r2, r3, #8
 8005b4a:	f8c8 2000 	str.w	r2, [r8]
 8005b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b52:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005b56:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005b5a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005b5e:	9307      	str	r3, [sp, #28]
 8005b60:	f8cd 8018 	str.w	r8, [sp, #24]
 8005b64:	ee08 0a10 	vmov	s16, r0
 8005b68:	4b9f      	ldr	r3, [pc, #636]	; (8005de8 <_printf_float+0x2dc>)
 8005b6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b6e:	f04f 32ff 	mov.w	r2, #4294967295
 8005b72:	f7fa fffb 	bl	8000b6c <__aeabi_dcmpun>
 8005b76:	bb88      	cbnz	r0, 8005bdc <_printf_float+0xd0>
 8005b78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b7c:	4b9a      	ldr	r3, [pc, #616]	; (8005de8 <_printf_float+0x2dc>)
 8005b7e:	f04f 32ff 	mov.w	r2, #4294967295
 8005b82:	f7fa ffd5 	bl	8000b30 <__aeabi_dcmple>
 8005b86:	bb48      	cbnz	r0, 8005bdc <_printf_float+0xd0>
 8005b88:	2200      	movs	r2, #0
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	4640      	mov	r0, r8
 8005b8e:	4649      	mov	r1, r9
 8005b90:	f7fa ffc4 	bl	8000b1c <__aeabi_dcmplt>
 8005b94:	b110      	cbz	r0, 8005b9c <_printf_float+0x90>
 8005b96:	232d      	movs	r3, #45	; 0x2d
 8005b98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b9c:	4b93      	ldr	r3, [pc, #588]	; (8005dec <_printf_float+0x2e0>)
 8005b9e:	4894      	ldr	r0, [pc, #592]	; (8005df0 <_printf_float+0x2e4>)
 8005ba0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005ba4:	bf94      	ite	ls
 8005ba6:	4698      	movls	r8, r3
 8005ba8:	4680      	movhi	r8, r0
 8005baa:	2303      	movs	r3, #3
 8005bac:	6123      	str	r3, [r4, #16]
 8005bae:	9b05      	ldr	r3, [sp, #20]
 8005bb0:	f023 0204 	bic.w	r2, r3, #4
 8005bb4:	6022      	str	r2, [r4, #0]
 8005bb6:	f04f 0900 	mov.w	r9, #0
 8005bba:	9700      	str	r7, [sp, #0]
 8005bbc:	4633      	mov	r3, r6
 8005bbe:	aa0b      	add	r2, sp, #44	; 0x2c
 8005bc0:	4621      	mov	r1, r4
 8005bc2:	4628      	mov	r0, r5
 8005bc4:	f000 f9d8 	bl	8005f78 <_printf_common>
 8005bc8:	3001      	adds	r0, #1
 8005bca:	f040 8090 	bne.w	8005cee <_printf_float+0x1e2>
 8005bce:	f04f 30ff 	mov.w	r0, #4294967295
 8005bd2:	b00d      	add	sp, #52	; 0x34
 8005bd4:	ecbd 8b02 	vpop	{d8}
 8005bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bdc:	4642      	mov	r2, r8
 8005bde:	464b      	mov	r3, r9
 8005be0:	4640      	mov	r0, r8
 8005be2:	4649      	mov	r1, r9
 8005be4:	f7fa ffc2 	bl	8000b6c <__aeabi_dcmpun>
 8005be8:	b140      	cbz	r0, 8005bfc <_printf_float+0xf0>
 8005bea:	464b      	mov	r3, r9
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	bfbc      	itt	lt
 8005bf0:	232d      	movlt	r3, #45	; 0x2d
 8005bf2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005bf6:	487f      	ldr	r0, [pc, #508]	; (8005df4 <_printf_float+0x2e8>)
 8005bf8:	4b7f      	ldr	r3, [pc, #508]	; (8005df8 <_printf_float+0x2ec>)
 8005bfa:	e7d1      	b.n	8005ba0 <_printf_float+0x94>
 8005bfc:	6863      	ldr	r3, [r4, #4]
 8005bfe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005c02:	9206      	str	r2, [sp, #24]
 8005c04:	1c5a      	adds	r2, r3, #1
 8005c06:	d13f      	bne.n	8005c88 <_printf_float+0x17c>
 8005c08:	2306      	movs	r3, #6
 8005c0a:	6063      	str	r3, [r4, #4]
 8005c0c:	9b05      	ldr	r3, [sp, #20]
 8005c0e:	6861      	ldr	r1, [r4, #4]
 8005c10:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005c14:	2300      	movs	r3, #0
 8005c16:	9303      	str	r3, [sp, #12]
 8005c18:	ab0a      	add	r3, sp, #40	; 0x28
 8005c1a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005c1e:	ab09      	add	r3, sp, #36	; 0x24
 8005c20:	ec49 8b10 	vmov	d0, r8, r9
 8005c24:	9300      	str	r3, [sp, #0]
 8005c26:	6022      	str	r2, [r4, #0]
 8005c28:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005c2c:	4628      	mov	r0, r5
 8005c2e:	f7ff fecd 	bl	80059cc <__cvt>
 8005c32:	9b06      	ldr	r3, [sp, #24]
 8005c34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c36:	2b47      	cmp	r3, #71	; 0x47
 8005c38:	4680      	mov	r8, r0
 8005c3a:	d108      	bne.n	8005c4e <_printf_float+0x142>
 8005c3c:	1cc8      	adds	r0, r1, #3
 8005c3e:	db02      	blt.n	8005c46 <_printf_float+0x13a>
 8005c40:	6863      	ldr	r3, [r4, #4]
 8005c42:	4299      	cmp	r1, r3
 8005c44:	dd41      	ble.n	8005cca <_printf_float+0x1be>
 8005c46:	f1ab 0b02 	sub.w	fp, fp, #2
 8005c4a:	fa5f fb8b 	uxtb.w	fp, fp
 8005c4e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005c52:	d820      	bhi.n	8005c96 <_printf_float+0x18a>
 8005c54:	3901      	subs	r1, #1
 8005c56:	465a      	mov	r2, fp
 8005c58:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005c5c:	9109      	str	r1, [sp, #36]	; 0x24
 8005c5e:	f7ff ff17 	bl	8005a90 <__exponent>
 8005c62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c64:	1813      	adds	r3, r2, r0
 8005c66:	2a01      	cmp	r2, #1
 8005c68:	4681      	mov	r9, r0
 8005c6a:	6123      	str	r3, [r4, #16]
 8005c6c:	dc02      	bgt.n	8005c74 <_printf_float+0x168>
 8005c6e:	6822      	ldr	r2, [r4, #0]
 8005c70:	07d2      	lsls	r2, r2, #31
 8005c72:	d501      	bpl.n	8005c78 <_printf_float+0x16c>
 8005c74:	3301      	adds	r3, #1
 8005c76:	6123      	str	r3, [r4, #16]
 8005c78:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d09c      	beq.n	8005bba <_printf_float+0xae>
 8005c80:	232d      	movs	r3, #45	; 0x2d
 8005c82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c86:	e798      	b.n	8005bba <_printf_float+0xae>
 8005c88:	9a06      	ldr	r2, [sp, #24]
 8005c8a:	2a47      	cmp	r2, #71	; 0x47
 8005c8c:	d1be      	bne.n	8005c0c <_printf_float+0x100>
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d1bc      	bne.n	8005c0c <_printf_float+0x100>
 8005c92:	2301      	movs	r3, #1
 8005c94:	e7b9      	b.n	8005c0a <_printf_float+0xfe>
 8005c96:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005c9a:	d118      	bne.n	8005cce <_printf_float+0x1c2>
 8005c9c:	2900      	cmp	r1, #0
 8005c9e:	6863      	ldr	r3, [r4, #4]
 8005ca0:	dd0b      	ble.n	8005cba <_printf_float+0x1ae>
 8005ca2:	6121      	str	r1, [r4, #16]
 8005ca4:	b913      	cbnz	r3, 8005cac <_printf_float+0x1a0>
 8005ca6:	6822      	ldr	r2, [r4, #0]
 8005ca8:	07d0      	lsls	r0, r2, #31
 8005caa:	d502      	bpl.n	8005cb2 <_printf_float+0x1a6>
 8005cac:	3301      	adds	r3, #1
 8005cae:	440b      	add	r3, r1
 8005cb0:	6123      	str	r3, [r4, #16]
 8005cb2:	65a1      	str	r1, [r4, #88]	; 0x58
 8005cb4:	f04f 0900 	mov.w	r9, #0
 8005cb8:	e7de      	b.n	8005c78 <_printf_float+0x16c>
 8005cba:	b913      	cbnz	r3, 8005cc2 <_printf_float+0x1b6>
 8005cbc:	6822      	ldr	r2, [r4, #0]
 8005cbe:	07d2      	lsls	r2, r2, #31
 8005cc0:	d501      	bpl.n	8005cc6 <_printf_float+0x1ba>
 8005cc2:	3302      	adds	r3, #2
 8005cc4:	e7f4      	b.n	8005cb0 <_printf_float+0x1a4>
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e7f2      	b.n	8005cb0 <_printf_float+0x1a4>
 8005cca:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005cce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cd0:	4299      	cmp	r1, r3
 8005cd2:	db05      	blt.n	8005ce0 <_printf_float+0x1d4>
 8005cd4:	6823      	ldr	r3, [r4, #0]
 8005cd6:	6121      	str	r1, [r4, #16]
 8005cd8:	07d8      	lsls	r0, r3, #31
 8005cda:	d5ea      	bpl.n	8005cb2 <_printf_float+0x1a6>
 8005cdc:	1c4b      	adds	r3, r1, #1
 8005cde:	e7e7      	b.n	8005cb0 <_printf_float+0x1a4>
 8005ce0:	2900      	cmp	r1, #0
 8005ce2:	bfd4      	ite	le
 8005ce4:	f1c1 0202 	rsble	r2, r1, #2
 8005ce8:	2201      	movgt	r2, #1
 8005cea:	4413      	add	r3, r2
 8005cec:	e7e0      	b.n	8005cb0 <_printf_float+0x1a4>
 8005cee:	6823      	ldr	r3, [r4, #0]
 8005cf0:	055a      	lsls	r2, r3, #21
 8005cf2:	d407      	bmi.n	8005d04 <_printf_float+0x1f8>
 8005cf4:	6923      	ldr	r3, [r4, #16]
 8005cf6:	4642      	mov	r2, r8
 8005cf8:	4631      	mov	r1, r6
 8005cfa:	4628      	mov	r0, r5
 8005cfc:	47b8      	blx	r7
 8005cfe:	3001      	adds	r0, #1
 8005d00:	d12c      	bne.n	8005d5c <_printf_float+0x250>
 8005d02:	e764      	b.n	8005bce <_printf_float+0xc2>
 8005d04:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005d08:	f240 80e0 	bls.w	8005ecc <_printf_float+0x3c0>
 8005d0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005d10:	2200      	movs	r2, #0
 8005d12:	2300      	movs	r3, #0
 8005d14:	f7fa fef8 	bl	8000b08 <__aeabi_dcmpeq>
 8005d18:	2800      	cmp	r0, #0
 8005d1a:	d034      	beq.n	8005d86 <_printf_float+0x27a>
 8005d1c:	4a37      	ldr	r2, [pc, #220]	; (8005dfc <_printf_float+0x2f0>)
 8005d1e:	2301      	movs	r3, #1
 8005d20:	4631      	mov	r1, r6
 8005d22:	4628      	mov	r0, r5
 8005d24:	47b8      	blx	r7
 8005d26:	3001      	adds	r0, #1
 8005d28:	f43f af51 	beq.w	8005bce <_printf_float+0xc2>
 8005d2c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d30:	429a      	cmp	r2, r3
 8005d32:	db02      	blt.n	8005d3a <_printf_float+0x22e>
 8005d34:	6823      	ldr	r3, [r4, #0]
 8005d36:	07d8      	lsls	r0, r3, #31
 8005d38:	d510      	bpl.n	8005d5c <_printf_float+0x250>
 8005d3a:	ee18 3a10 	vmov	r3, s16
 8005d3e:	4652      	mov	r2, sl
 8005d40:	4631      	mov	r1, r6
 8005d42:	4628      	mov	r0, r5
 8005d44:	47b8      	blx	r7
 8005d46:	3001      	adds	r0, #1
 8005d48:	f43f af41 	beq.w	8005bce <_printf_float+0xc2>
 8005d4c:	f04f 0800 	mov.w	r8, #0
 8005d50:	f104 091a 	add.w	r9, r4, #26
 8005d54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d56:	3b01      	subs	r3, #1
 8005d58:	4543      	cmp	r3, r8
 8005d5a:	dc09      	bgt.n	8005d70 <_printf_float+0x264>
 8005d5c:	6823      	ldr	r3, [r4, #0]
 8005d5e:	079b      	lsls	r3, r3, #30
 8005d60:	f100 8105 	bmi.w	8005f6e <_printf_float+0x462>
 8005d64:	68e0      	ldr	r0, [r4, #12]
 8005d66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d68:	4298      	cmp	r0, r3
 8005d6a:	bfb8      	it	lt
 8005d6c:	4618      	movlt	r0, r3
 8005d6e:	e730      	b.n	8005bd2 <_printf_float+0xc6>
 8005d70:	2301      	movs	r3, #1
 8005d72:	464a      	mov	r2, r9
 8005d74:	4631      	mov	r1, r6
 8005d76:	4628      	mov	r0, r5
 8005d78:	47b8      	blx	r7
 8005d7a:	3001      	adds	r0, #1
 8005d7c:	f43f af27 	beq.w	8005bce <_printf_float+0xc2>
 8005d80:	f108 0801 	add.w	r8, r8, #1
 8005d84:	e7e6      	b.n	8005d54 <_printf_float+0x248>
 8005d86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	dc39      	bgt.n	8005e00 <_printf_float+0x2f4>
 8005d8c:	4a1b      	ldr	r2, [pc, #108]	; (8005dfc <_printf_float+0x2f0>)
 8005d8e:	2301      	movs	r3, #1
 8005d90:	4631      	mov	r1, r6
 8005d92:	4628      	mov	r0, r5
 8005d94:	47b8      	blx	r7
 8005d96:	3001      	adds	r0, #1
 8005d98:	f43f af19 	beq.w	8005bce <_printf_float+0xc2>
 8005d9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005da0:	4313      	orrs	r3, r2
 8005da2:	d102      	bne.n	8005daa <_printf_float+0x29e>
 8005da4:	6823      	ldr	r3, [r4, #0]
 8005da6:	07d9      	lsls	r1, r3, #31
 8005da8:	d5d8      	bpl.n	8005d5c <_printf_float+0x250>
 8005daa:	ee18 3a10 	vmov	r3, s16
 8005dae:	4652      	mov	r2, sl
 8005db0:	4631      	mov	r1, r6
 8005db2:	4628      	mov	r0, r5
 8005db4:	47b8      	blx	r7
 8005db6:	3001      	adds	r0, #1
 8005db8:	f43f af09 	beq.w	8005bce <_printf_float+0xc2>
 8005dbc:	f04f 0900 	mov.w	r9, #0
 8005dc0:	f104 0a1a 	add.w	sl, r4, #26
 8005dc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dc6:	425b      	negs	r3, r3
 8005dc8:	454b      	cmp	r3, r9
 8005dca:	dc01      	bgt.n	8005dd0 <_printf_float+0x2c4>
 8005dcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005dce:	e792      	b.n	8005cf6 <_printf_float+0x1ea>
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	4652      	mov	r2, sl
 8005dd4:	4631      	mov	r1, r6
 8005dd6:	4628      	mov	r0, r5
 8005dd8:	47b8      	blx	r7
 8005dda:	3001      	adds	r0, #1
 8005ddc:	f43f aef7 	beq.w	8005bce <_printf_float+0xc2>
 8005de0:	f109 0901 	add.w	r9, r9, #1
 8005de4:	e7ee      	b.n	8005dc4 <_printf_float+0x2b8>
 8005de6:	bf00      	nop
 8005de8:	7fefffff 	.word	0x7fefffff
 8005dec:	080087bc 	.word	0x080087bc
 8005df0:	080087c0 	.word	0x080087c0
 8005df4:	080087c8 	.word	0x080087c8
 8005df8:	080087c4 	.word	0x080087c4
 8005dfc:	080087cc 	.word	0x080087cc
 8005e00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e02:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e04:	429a      	cmp	r2, r3
 8005e06:	bfa8      	it	ge
 8005e08:	461a      	movge	r2, r3
 8005e0a:	2a00      	cmp	r2, #0
 8005e0c:	4691      	mov	r9, r2
 8005e0e:	dc37      	bgt.n	8005e80 <_printf_float+0x374>
 8005e10:	f04f 0b00 	mov.w	fp, #0
 8005e14:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e18:	f104 021a 	add.w	r2, r4, #26
 8005e1c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e1e:	9305      	str	r3, [sp, #20]
 8005e20:	eba3 0309 	sub.w	r3, r3, r9
 8005e24:	455b      	cmp	r3, fp
 8005e26:	dc33      	bgt.n	8005e90 <_printf_float+0x384>
 8005e28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	db3b      	blt.n	8005ea8 <_printf_float+0x39c>
 8005e30:	6823      	ldr	r3, [r4, #0]
 8005e32:	07da      	lsls	r2, r3, #31
 8005e34:	d438      	bmi.n	8005ea8 <_printf_float+0x39c>
 8005e36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e38:	9b05      	ldr	r3, [sp, #20]
 8005e3a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e3c:	1ad3      	subs	r3, r2, r3
 8005e3e:	eba2 0901 	sub.w	r9, r2, r1
 8005e42:	4599      	cmp	r9, r3
 8005e44:	bfa8      	it	ge
 8005e46:	4699      	movge	r9, r3
 8005e48:	f1b9 0f00 	cmp.w	r9, #0
 8005e4c:	dc35      	bgt.n	8005eba <_printf_float+0x3ae>
 8005e4e:	f04f 0800 	mov.w	r8, #0
 8005e52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e56:	f104 0a1a 	add.w	sl, r4, #26
 8005e5a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e5e:	1a9b      	subs	r3, r3, r2
 8005e60:	eba3 0309 	sub.w	r3, r3, r9
 8005e64:	4543      	cmp	r3, r8
 8005e66:	f77f af79 	ble.w	8005d5c <_printf_float+0x250>
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	4652      	mov	r2, sl
 8005e6e:	4631      	mov	r1, r6
 8005e70:	4628      	mov	r0, r5
 8005e72:	47b8      	blx	r7
 8005e74:	3001      	adds	r0, #1
 8005e76:	f43f aeaa 	beq.w	8005bce <_printf_float+0xc2>
 8005e7a:	f108 0801 	add.w	r8, r8, #1
 8005e7e:	e7ec      	b.n	8005e5a <_printf_float+0x34e>
 8005e80:	4613      	mov	r3, r2
 8005e82:	4631      	mov	r1, r6
 8005e84:	4642      	mov	r2, r8
 8005e86:	4628      	mov	r0, r5
 8005e88:	47b8      	blx	r7
 8005e8a:	3001      	adds	r0, #1
 8005e8c:	d1c0      	bne.n	8005e10 <_printf_float+0x304>
 8005e8e:	e69e      	b.n	8005bce <_printf_float+0xc2>
 8005e90:	2301      	movs	r3, #1
 8005e92:	4631      	mov	r1, r6
 8005e94:	4628      	mov	r0, r5
 8005e96:	9205      	str	r2, [sp, #20]
 8005e98:	47b8      	blx	r7
 8005e9a:	3001      	adds	r0, #1
 8005e9c:	f43f ae97 	beq.w	8005bce <_printf_float+0xc2>
 8005ea0:	9a05      	ldr	r2, [sp, #20]
 8005ea2:	f10b 0b01 	add.w	fp, fp, #1
 8005ea6:	e7b9      	b.n	8005e1c <_printf_float+0x310>
 8005ea8:	ee18 3a10 	vmov	r3, s16
 8005eac:	4652      	mov	r2, sl
 8005eae:	4631      	mov	r1, r6
 8005eb0:	4628      	mov	r0, r5
 8005eb2:	47b8      	blx	r7
 8005eb4:	3001      	adds	r0, #1
 8005eb6:	d1be      	bne.n	8005e36 <_printf_float+0x32a>
 8005eb8:	e689      	b.n	8005bce <_printf_float+0xc2>
 8005eba:	9a05      	ldr	r2, [sp, #20]
 8005ebc:	464b      	mov	r3, r9
 8005ebe:	4442      	add	r2, r8
 8005ec0:	4631      	mov	r1, r6
 8005ec2:	4628      	mov	r0, r5
 8005ec4:	47b8      	blx	r7
 8005ec6:	3001      	adds	r0, #1
 8005ec8:	d1c1      	bne.n	8005e4e <_printf_float+0x342>
 8005eca:	e680      	b.n	8005bce <_printf_float+0xc2>
 8005ecc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ece:	2a01      	cmp	r2, #1
 8005ed0:	dc01      	bgt.n	8005ed6 <_printf_float+0x3ca>
 8005ed2:	07db      	lsls	r3, r3, #31
 8005ed4:	d538      	bpl.n	8005f48 <_printf_float+0x43c>
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	4642      	mov	r2, r8
 8005eda:	4631      	mov	r1, r6
 8005edc:	4628      	mov	r0, r5
 8005ede:	47b8      	blx	r7
 8005ee0:	3001      	adds	r0, #1
 8005ee2:	f43f ae74 	beq.w	8005bce <_printf_float+0xc2>
 8005ee6:	ee18 3a10 	vmov	r3, s16
 8005eea:	4652      	mov	r2, sl
 8005eec:	4631      	mov	r1, r6
 8005eee:	4628      	mov	r0, r5
 8005ef0:	47b8      	blx	r7
 8005ef2:	3001      	adds	r0, #1
 8005ef4:	f43f ae6b 	beq.w	8005bce <_printf_float+0xc2>
 8005ef8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005efc:	2200      	movs	r2, #0
 8005efe:	2300      	movs	r3, #0
 8005f00:	f7fa fe02 	bl	8000b08 <__aeabi_dcmpeq>
 8005f04:	b9d8      	cbnz	r0, 8005f3e <_printf_float+0x432>
 8005f06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f08:	f108 0201 	add.w	r2, r8, #1
 8005f0c:	3b01      	subs	r3, #1
 8005f0e:	4631      	mov	r1, r6
 8005f10:	4628      	mov	r0, r5
 8005f12:	47b8      	blx	r7
 8005f14:	3001      	adds	r0, #1
 8005f16:	d10e      	bne.n	8005f36 <_printf_float+0x42a>
 8005f18:	e659      	b.n	8005bce <_printf_float+0xc2>
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	4652      	mov	r2, sl
 8005f1e:	4631      	mov	r1, r6
 8005f20:	4628      	mov	r0, r5
 8005f22:	47b8      	blx	r7
 8005f24:	3001      	adds	r0, #1
 8005f26:	f43f ae52 	beq.w	8005bce <_printf_float+0xc2>
 8005f2a:	f108 0801 	add.w	r8, r8, #1
 8005f2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f30:	3b01      	subs	r3, #1
 8005f32:	4543      	cmp	r3, r8
 8005f34:	dcf1      	bgt.n	8005f1a <_printf_float+0x40e>
 8005f36:	464b      	mov	r3, r9
 8005f38:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005f3c:	e6dc      	b.n	8005cf8 <_printf_float+0x1ec>
 8005f3e:	f04f 0800 	mov.w	r8, #0
 8005f42:	f104 0a1a 	add.w	sl, r4, #26
 8005f46:	e7f2      	b.n	8005f2e <_printf_float+0x422>
 8005f48:	2301      	movs	r3, #1
 8005f4a:	4642      	mov	r2, r8
 8005f4c:	e7df      	b.n	8005f0e <_printf_float+0x402>
 8005f4e:	2301      	movs	r3, #1
 8005f50:	464a      	mov	r2, r9
 8005f52:	4631      	mov	r1, r6
 8005f54:	4628      	mov	r0, r5
 8005f56:	47b8      	blx	r7
 8005f58:	3001      	adds	r0, #1
 8005f5a:	f43f ae38 	beq.w	8005bce <_printf_float+0xc2>
 8005f5e:	f108 0801 	add.w	r8, r8, #1
 8005f62:	68e3      	ldr	r3, [r4, #12]
 8005f64:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005f66:	1a5b      	subs	r3, r3, r1
 8005f68:	4543      	cmp	r3, r8
 8005f6a:	dcf0      	bgt.n	8005f4e <_printf_float+0x442>
 8005f6c:	e6fa      	b.n	8005d64 <_printf_float+0x258>
 8005f6e:	f04f 0800 	mov.w	r8, #0
 8005f72:	f104 0919 	add.w	r9, r4, #25
 8005f76:	e7f4      	b.n	8005f62 <_printf_float+0x456>

08005f78 <_printf_common>:
 8005f78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f7c:	4616      	mov	r6, r2
 8005f7e:	4699      	mov	r9, r3
 8005f80:	688a      	ldr	r2, [r1, #8]
 8005f82:	690b      	ldr	r3, [r1, #16]
 8005f84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	bfb8      	it	lt
 8005f8c:	4613      	movlt	r3, r2
 8005f8e:	6033      	str	r3, [r6, #0]
 8005f90:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005f94:	4607      	mov	r7, r0
 8005f96:	460c      	mov	r4, r1
 8005f98:	b10a      	cbz	r2, 8005f9e <_printf_common+0x26>
 8005f9a:	3301      	adds	r3, #1
 8005f9c:	6033      	str	r3, [r6, #0]
 8005f9e:	6823      	ldr	r3, [r4, #0]
 8005fa0:	0699      	lsls	r1, r3, #26
 8005fa2:	bf42      	ittt	mi
 8005fa4:	6833      	ldrmi	r3, [r6, #0]
 8005fa6:	3302      	addmi	r3, #2
 8005fa8:	6033      	strmi	r3, [r6, #0]
 8005faa:	6825      	ldr	r5, [r4, #0]
 8005fac:	f015 0506 	ands.w	r5, r5, #6
 8005fb0:	d106      	bne.n	8005fc0 <_printf_common+0x48>
 8005fb2:	f104 0a19 	add.w	sl, r4, #25
 8005fb6:	68e3      	ldr	r3, [r4, #12]
 8005fb8:	6832      	ldr	r2, [r6, #0]
 8005fba:	1a9b      	subs	r3, r3, r2
 8005fbc:	42ab      	cmp	r3, r5
 8005fbe:	dc26      	bgt.n	800600e <_printf_common+0x96>
 8005fc0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005fc4:	1e13      	subs	r3, r2, #0
 8005fc6:	6822      	ldr	r2, [r4, #0]
 8005fc8:	bf18      	it	ne
 8005fca:	2301      	movne	r3, #1
 8005fcc:	0692      	lsls	r2, r2, #26
 8005fce:	d42b      	bmi.n	8006028 <_printf_common+0xb0>
 8005fd0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005fd4:	4649      	mov	r1, r9
 8005fd6:	4638      	mov	r0, r7
 8005fd8:	47c0      	blx	r8
 8005fda:	3001      	adds	r0, #1
 8005fdc:	d01e      	beq.n	800601c <_printf_common+0xa4>
 8005fde:	6823      	ldr	r3, [r4, #0]
 8005fe0:	68e5      	ldr	r5, [r4, #12]
 8005fe2:	6832      	ldr	r2, [r6, #0]
 8005fe4:	f003 0306 	and.w	r3, r3, #6
 8005fe8:	2b04      	cmp	r3, #4
 8005fea:	bf08      	it	eq
 8005fec:	1aad      	subeq	r5, r5, r2
 8005fee:	68a3      	ldr	r3, [r4, #8]
 8005ff0:	6922      	ldr	r2, [r4, #16]
 8005ff2:	bf0c      	ite	eq
 8005ff4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ff8:	2500      	movne	r5, #0
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	bfc4      	itt	gt
 8005ffe:	1a9b      	subgt	r3, r3, r2
 8006000:	18ed      	addgt	r5, r5, r3
 8006002:	2600      	movs	r6, #0
 8006004:	341a      	adds	r4, #26
 8006006:	42b5      	cmp	r5, r6
 8006008:	d11a      	bne.n	8006040 <_printf_common+0xc8>
 800600a:	2000      	movs	r0, #0
 800600c:	e008      	b.n	8006020 <_printf_common+0xa8>
 800600e:	2301      	movs	r3, #1
 8006010:	4652      	mov	r2, sl
 8006012:	4649      	mov	r1, r9
 8006014:	4638      	mov	r0, r7
 8006016:	47c0      	blx	r8
 8006018:	3001      	adds	r0, #1
 800601a:	d103      	bne.n	8006024 <_printf_common+0xac>
 800601c:	f04f 30ff 	mov.w	r0, #4294967295
 8006020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006024:	3501      	adds	r5, #1
 8006026:	e7c6      	b.n	8005fb6 <_printf_common+0x3e>
 8006028:	18e1      	adds	r1, r4, r3
 800602a:	1c5a      	adds	r2, r3, #1
 800602c:	2030      	movs	r0, #48	; 0x30
 800602e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006032:	4422      	add	r2, r4
 8006034:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006038:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800603c:	3302      	adds	r3, #2
 800603e:	e7c7      	b.n	8005fd0 <_printf_common+0x58>
 8006040:	2301      	movs	r3, #1
 8006042:	4622      	mov	r2, r4
 8006044:	4649      	mov	r1, r9
 8006046:	4638      	mov	r0, r7
 8006048:	47c0      	blx	r8
 800604a:	3001      	adds	r0, #1
 800604c:	d0e6      	beq.n	800601c <_printf_common+0xa4>
 800604e:	3601      	adds	r6, #1
 8006050:	e7d9      	b.n	8006006 <_printf_common+0x8e>
	...

08006054 <_printf_i>:
 8006054:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006058:	460c      	mov	r4, r1
 800605a:	4691      	mov	r9, r2
 800605c:	7e27      	ldrb	r7, [r4, #24]
 800605e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006060:	2f78      	cmp	r7, #120	; 0x78
 8006062:	4680      	mov	r8, r0
 8006064:	469a      	mov	sl, r3
 8006066:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800606a:	d807      	bhi.n	800607c <_printf_i+0x28>
 800606c:	2f62      	cmp	r7, #98	; 0x62
 800606e:	d80a      	bhi.n	8006086 <_printf_i+0x32>
 8006070:	2f00      	cmp	r7, #0
 8006072:	f000 80d8 	beq.w	8006226 <_printf_i+0x1d2>
 8006076:	2f58      	cmp	r7, #88	; 0x58
 8006078:	f000 80a3 	beq.w	80061c2 <_printf_i+0x16e>
 800607c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006080:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006084:	e03a      	b.n	80060fc <_printf_i+0xa8>
 8006086:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800608a:	2b15      	cmp	r3, #21
 800608c:	d8f6      	bhi.n	800607c <_printf_i+0x28>
 800608e:	a001      	add	r0, pc, #4	; (adr r0, 8006094 <_printf_i+0x40>)
 8006090:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006094:	080060ed 	.word	0x080060ed
 8006098:	08006101 	.word	0x08006101
 800609c:	0800607d 	.word	0x0800607d
 80060a0:	0800607d 	.word	0x0800607d
 80060a4:	0800607d 	.word	0x0800607d
 80060a8:	0800607d 	.word	0x0800607d
 80060ac:	08006101 	.word	0x08006101
 80060b0:	0800607d 	.word	0x0800607d
 80060b4:	0800607d 	.word	0x0800607d
 80060b8:	0800607d 	.word	0x0800607d
 80060bc:	0800607d 	.word	0x0800607d
 80060c0:	0800620d 	.word	0x0800620d
 80060c4:	08006131 	.word	0x08006131
 80060c8:	080061ef 	.word	0x080061ef
 80060cc:	0800607d 	.word	0x0800607d
 80060d0:	0800607d 	.word	0x0800607d
 80060d4:	0800622f 	.word	0x0800622f
 80060d8:	0800607d 	.word	0x0800607d
 80060dc:	08006131 	.word	0x08006131
 80060e0:	0800607d 	.word	0x0800607d
 80060e4:	0800607d 	.word	0x0800607d
 80060e8:	080061f7 	.word	0x080061f7
 80060ec:	680b      	ldr	r3, [r1, #0]
 80060ee:	1d1a      	adds	r2, r3, #4
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	600a      	str	r2, [r1, #0]
 80060f4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80060f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80060fc:	2301      	movs	r3, #1
 80060fe:	e0a3      	b.n	8006248 <_printf_i+0x1f4>
 8006100:	6825      	ldr	r5, [r4, #0]
 8006102:	6808      	ldr	r0, [r1, #0]
 8006104:	062e      	lsls	r6, r5, #24
 8006106:	f100 0304 	add.w	r3, r0, #4
 800610a:	d50a      	bpl.n	8006122 <_printf_i+0xce>
 800610c:	6805      	ldr	r5, [r0, #0]
 800610e:	600b      	str	r3, [r1, #0]
 8006110:	2d00      	cmp	r5, #0
 8006112:	da03      	bge.n	800611c <_printf_i+0xc8>
 8006114:	232d      	movs	r3, #45	; 0x2d
 8006116:	426d      	negs	r5, r5
 8006118:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800611c:	485e      	ldr	r0, [pc, #376]	; (8006298 <_printf_i+0x244>)
 800611e:	230a      	movs	r3, #10
 8006120:	e019      	b.n	8006156 <_printf_i+0x102>
 8006122:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006126:	6805      	ldr	r5, [r0, #0]
 8006128:	600b      	str	r3, [r1, #0]
 800612a:	bf18      	it	ne
 800612c:	b22d      	sxthne	r5, r5
 800612e:	e7ef      	b.n	8006110 <_printf_i+0xbc>
 8006130:	680b      	ldr	r3, [r1, #0]
 8006132:	6825      	ldr	r5, [r4, #0]
 8006134:	1d18      	adds	r0, r3, #4
 8006136:	6008      	str	r0, [r1, #0]
 8006138:	0628      	lsls	r0, r5, #24
 800613a:	d501      	bpl.n	8006140 <_printf_i+0xec>
 800613c:	681d      	ldr	r5, [r3, #0]
 800613e:	e002      	b.n	8006146 <_printf_i+0xf2>
 8006140:	0669      	lsls	r1, r5, #25
 8006142:	d5fb      	bpl.n	800613c <_printf_i+0xe8>
 8006144:	881d      	ldrh	r5, [r3, #0]
 8006146:	4854      	ldr	r0, [pc, #336]	; (8006298 <_printf_i+0x244>)
 8006148:	2f6f      	cmp	r7, #111	; 0x6f
 800614a:	bf0c      	ite	eq
 800614c:	2308      	moveq	r3, #8
 800614e:	230a      	movne	r3, #10
 8006150:	2100      	movs	r1, #0
 8006152:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006156:	6866      	ldr	r6, [r4, #4]
 8006158:	60a6      	str	r6, [r4, #8]
 800615a:	2e00      	cmp	r6, #0
 800615c:	bfa2      	ittt	ge
 800615e:	6821      	ldrge	r1, [r4, #0]
 8006160:	f021 0104 	bicge.w	r1, r1, #4
 8006164:	6021      	strge	r1, [r4, #0]
 8006166:	b90d      	cbnz	r5, 800616c <_printf_i+0x118>
 8006168:	2e00      	cmp	r6, #0
 800616a:	d04d      	beq.n	8006208 <_printf_i+0x1b4>
 800616c:	4616      	mov	r6, r2
 800616e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006172:	fb03 5711 	mls	r7, r3, r1, r5
 8006176:	5dc7      	ldrb	r7, [r0, r7]
 8006178:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800617c:	462f      	mov	r7, r5
 800617e:	42bb      	cmp	r3, r7
 8006180:	460d      	mov	r5, r1
 8006182:	d9f4      	bls.n	800616e <_printf_i+0x11a>
 8006184:	2b08      	cmp	r3, #8
 8006186:	d10b      	bne.n	80061a0 <_printf_i+0x14c>
 8006188:	6823      	ldr	r3, [r4, #0]
 800618a:	07df      	lsls	r7, r3, #31
 800618c:	d508      	bpl.n	80061a0 <_printf_i+0x14c>
 800618e:	6923      	ldr	r3, [r4, #16]
 8006190:	6861      	ldr	r1, [r4, #4]
 8006192:	4299      	cmp	r1, r3
 8006194:	bfde      	ittt	le
 8006196:	2330      	movle	r3, #48	; 0x30
 8006198:	f806 3c01 	strble.w	r3, [r6, #-1]
 800619c:	f106 36ff 	addle.w	r6, r6, #4294967295
 80061a0:	1b92      	subs	r2, r2, r6
 80061a2:	6122      	str	r2, [r4, #16]
 80061a4:	f8cd a000 	str.w	sl, [sp]
 80061a8:	464b      	mov	r3, r9
 80061aa:	aa03      	add	r2, sp, #12
 80061ac:	4621      	mov	r1, r4
 80061ae:	4640      	mov	r0, r8
 80061b0:	f7ff fee2 	bl	8005f78 <_printf_common>
 80061b4:	3001      	adds	r0, #1
 80061b6:	d14c      	bne.n	8006252 <_printf_i+0x1fe>
 80061b8:	f04f 30ff 	mov.w	r0, #4294967295
 80061bc:	b004      	add	sp, #16
 80061be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061c2:	4835      	ldr	r0, [pc, #212]	; (8006298 <_printf_i+0x244>)
 80061c4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80061c8:	6823      	ldr	r3, [r4, #0]
 80061ca:	680e      	ldr	r6, [r1, #0]
 80061cc:	061f      	lsls	r7, r3, #24
 80061ce:	f856 5b04 	ldr.w	r5, [r6], #4
 80061d2:	600e      	str	r6, [r1, #0]
 80061d4:	d514      	bpl.n	8006200 <_printf_i+0x1ac>
 80061d6:	07d9      	lsls	r1, r3, #31
 80061d8:	bf44      	itt	mi
 80061da:	f043 0320 	orrmi.w	r3, r3, #32
 80061de:	6023      	strmi	r3, [r4, #0]
 80061e0:	b91d      	cbnz	r5, 80061ea <_printf_i+0x196>
 80061e2:	6823      	ldr	r3, [r4, #0]
 80061e4:	f023 0320 	bic.w	r3, r3, #32
 80061e8:	6023      	str	r3, [r4, #0]
 80061ea:	2310      	movs	r3, #16
 80061ec:	e7b0      	b.n	8006150 <_printf_i+0xfc>
 80061ee:	6823      	ldr	r3, [r4, #0]
 80061f0:	f043 0320 	orr.w	r3, r3, #32
 80061f4:	6023      	str	r3, [r4, #0]
 80061f6:	2378      	movs	r3, #120	; 0x78
 80061f8:	4828      	ldr	r0, [pc, #160]	; (800629c <_printf_i+0x248>)
 80061fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80061fe:	e7e3      	b.n	80061c8 <_printf_i+0x174>
 8006200:	065e      	lsls	r6, r3, #25
 8006202:	bf48      	it	mi
 8006204:	b2ad      	uxthmi	r5, r5
 8006206:	e7e6      	b.n	80061d6 <_printf_i+0x182>
 8006208:	4616      	mov	r6, r2
 800620a:	e7bb      	b.n	8006184 <_printf_i+0x130>
 800620c:	680b      	ldr	r3, [r1, #0]
 800620e:	6826      	ldr	r6, [r4, #0]
 8006210:	6960      	ldr	r0, [r4, #20]
 8006212:	1d1d      	adds	r5, r3, #4
 8006214:	600d      	str	r5, [r1, #0]
 8006216:	0635      	lsls	r5, r6, #24
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	d501      	bpl.n	8006220 <_printf_i+0x1cc>
 800621c:	6018      	str	r0, [r3, #0]
 800621e:	e002      	b.n	8006226 <_printf_i+0x1d2>
 8006220:	0671      	lsls	r1, r6, #25
 8006222:	d5fb      	bpl.n	800621c <_printf_i+0x1c8>
 8006224:	8018      	strh	r0, [r3, #0]
 8006226:	2300      	movs	r3, #0
 8006228:	6123      	str	r3, [r4, #16]
 800622a:	4616      	mov	r6, r2
 800622c:	e7ba      	b.n	80061a4 <_printf_i+0x150>
 800622e:	680b      	ldr	r3, [r1, #0]
 8006230:	1d1a      	adds	r2, r3, #4
 8006232:	600a      	str	r2, [r1, #0]
 8006234:	681e      	ldr	r6, [r3, #0]
 8006236:	6862      	ldr	r2, [r4, #4]
 8006238:	2100      	movs	r1, #0
 800623a:	4630      	mov	r0, r6
 800623c:	f7f9 fff0 	bl	8000220 <memchr>
 8006240:	b108      	cbz	r0, 8006246 <_printf_i+0x1f2>
 8006242:	1b80      	subs	r0, r0, r6
 8006244:	6060      	str	r0, [r4, #4]
 8006246:	6863      	ldr	r3, [r4, #4]
 8006248:	6123      	str	r3, [r4, #16]
 800624a:	2300      	movs	r3, #0
 800624c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006250:	e7a8      	b.n	80061a4 <_printf_i+0x150>
 8006252:	6923      	ldr	r3, [r4, #16]
 8006254:	4632      	mov	r2, r6
 8006256:	4649      	mov	r1, r9
 8006258:	4640      	mov	r0, r8
 800625a:	47d0      	blx	sl
 800625c:	3001      	adds	r0, #1
 800625e:	d0ab      	beq.n	80061b8 <_printf_i+0x164>
 8006260:	6823      	ldr	r3, [r4, #0]
 8006262:	079b      	lsls	r3, r3, #30
 8006264:	d413      	bmi.n	800628e <_printf_i+0x23a>
 8006266:	68e0      	ldr	r0, [r4, #12]
 8006268:	9b03      	ldr	r3, [sp, #12]
 800626a:	4298      	cmp	r0, r3
 800626c:	bfb8      	it	lt
 800626e:	4618      	movlt	r0, r3
 8006270:	e7a4      	b.n	80061bc <_printf_i+0x168>
 8006272:	2301      	movs	r3, #1
 8006274:	4632      	mov	r2, r6
 8006276:	4649      	mov	r1, r9
 8006278:	4640      	mov	r0, r8
 800627a:	47d0      	blx	sl
 800627c:	3001      	adds	r0, #1
 800627e:	d09b      	beq.n	80061b8 <_printf_i+0x164>
 8006280:	3501      	adds	r5, #1
 8006282:	68e3      	ldr	r3, [r4, #12]
 8006284:	9903      	ldr	r1, [sp, #12]
 8006286:	1a5b      	subs	r3, r3, r1
 8006288:	42ab      	cmp	r3, r5
 800628a:	dcf2      	bgt.n	8006272 <_printf_i+0x21e>
 800628c:	e7eb      	b.n	8006266 <_printf_i+0x212>
 800628e:	2500      	movs	r5, #0
 8006290:	f104 0619 	add.w	r6, r4, #25
 8006294:	e7f5      	b.n	8006282 <_printf_i+0x22e>
 8006296:	bf00      	nop
 8006298:	080087ce 	.word	0x080087ce
 800629c:	080087df 	.word	0x080087df

080062a0 <siprintf>:
 80062a0:	b40e      	push	{r1, r2, r3}
 80062a2:	b500      	push	{lr}
 80062a4:	b09c      	sub	sp, #112	; 0x70
 80062a6:	ab1d      	add	r3, sp, #116	; 0x74
 80062a8:	9002      	str	r0, [sp, #8]
 80062aa:	9006      	str	r0, [sp, #24]
 80062ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80062b0:	4809      	ldr	r0, [pc, #36]	; (80062d8 <siprintf+0x38>)
 80062b2:	9107      	str	r1, [sp, #28]
 80062b4:	9104      	str	r1, [sp, #16]
 80062b6:	4909      	ldr	r1, [pc, #36]	; (80062dc <siprintf+0x3c>)
 80062b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80062bc:	9105      	str	r1, [sp, #20]
 80062be:	6800      	ldr	r0, [r0, #0]
 80062c0:	9301      	str	r3, [sp, #4]
 80062c2:	a902      	add	r1, sp, #8
 80062c4:	f001 fb24 	bl	8007910 <_svfiprintf_r>
 80062c8:	9b02      	ldr	r3, [sp, #8]
 80062ca:	2200      	movs	r2, #0
 80062cc:	701a      	strb	r2, [r3, #0]
 80062ce:	b01c      	add	sp, #112	; 0x70
 80062d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80062d4:	b003      	add	sp, #12
 80062d6:	4770      	bx	lr
 80062d8:	2000000c 	.word	0x2000000c
 80062dc:	ffff0208 	.word	0xffff0208

080062e0 <quorem>:
 80062e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062e4:	6903      	ldr	r3, [r0, #16]
 80062e6:	690c      	ldr	r4, [r1, #16]
 80062e8:	42a3      	cmp	r3, r4
 80062ea:	4607      	mov	r7, r0
 80062ec:	f2c0 8081 	blt.w	80063f2 <quorem+0x112>
 80062f0:	3c01      	subs	r4, #1
 80062f2:	f101 0814 	add.w	r8, r1, #20
 80062f6:	f100 0514 	add.w	r5, r0, #20
 80062fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80062fe:	9301      	str	r3, [sp, #4]
 8006300:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006304:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006308:	3301      	adds	r3, #1
 800630a:	429a      	cmp	r2, r3
 800630c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006310:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006314:	fbb2 f6f3 	udiv	r6, r2, r3
 8006318:	d331      	bcc.n	800637e <quorem+0x9e>
 800631a:	f04f 0e00 	mov.w	lr, #0
 800631e:	4640      	mov	r0, r8
 8006320:	46ac      	mov	ip, r5
 8006322:	46f2      	mov	sl, lr
 8006324:	f850 2b04 	ldr.w	r2, [r0], #4
 8006328:	b293      	uxth	r3, r2
 800632a:	fb06 e303 	mla	r3, r6, r3, lr
 800632e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006332:	b29b      	uxth	r3, r3
 8006334:	ebaa 0303 	sub.w	r3, sl, r3
 8006338:	0c12      	lsrs	r2, r2, #16
 800633a:	f8dc a000 	ldr.w	sl, [ip]
 800633e:	fb06 e202 	mla	r2, r6, r2, lr
 8006342:	fa13 f38a 	uxtah	r3, r3, sl
 8006346:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800634a:	fa1f fa82 	uxth.w	sl, r2
 800634e:	f8dc 2000 	ldr.w	r2, [ip]
 8006352:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006356:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800635a:	b29b      	uxth	r3, r3
 800635c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006360:	4581      	cmp	r9, r0
 8006362:	f84c 3b04 	str.w	r3, [ip], #4
 8006366:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800636a:	d2db      	bcs.n	8006324 <quorem+0x44>
 800636c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006370:	b92b      	cbnz	r3, 800637e <quorem+0x9e>
 8006372:	9b01      	ldr	r3, [sp, #4]
 8006374:	3b04      	subs	r3, #4
 8006376:	429d      	cmp	r5, r3
 8006378:	461a      	mov	r2, r3
 800637a:	d32e      	bcc.n	80063da <quorem+0xfa>
 800637c:	613c      	str	r4, [r7, #16]
 800637e:	4638      	mov	r0, r7
 8006380:	f001 f8b0 	bl	80074e4 <__mcmp>
 8006384:	2800      	cmp	r0, #0
 8006386:	db24      	blt.n	80063d2 <quorem+0xf2>
 8006388:	3601      	adds	r6, #1
 800638a:	4628      	mov	r0, r5
 800638c:	f04f 0c00 	mov.w	ip, #0
 8006390:	f858 2b04 	ldr.w	r2, [r8], #4
 8006394:	f8d0 e000 	ldr.w	lr, [r0]
 8006398:	b293      	uxth	r3, r2
 800639a:	ebac 0303 	sub.w	r3, ip, r3
 800639e:	0c12      	lsrs	r2, r2, #16
 80063a0:	fa13 f38e 	uxtah	r3, r3, lr
 80063a4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80063a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80063ac:	b29b      	uxth	r3, r3
 80063ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063b2:	45c1      	cmp	r9, r8
 80063b4:	f840 3b04 	str.w	r3, [r0], #4
 80063b8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80063bc:	d2e8      	bcs.n	8006390 <quorem+0xb0>
 80063be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063c6:	b922      	cbnz	r2, 80063d2 <quorem+0xf2>
 80063c8:	3b04      	subs	r3, #4
 80063ca:	429d      	cmp	r5, r3
 80063cc:	461a      	mov	r2, r3
 80063ce:	d30a      	bcc.n	80063e6 <quorem+0x106>
 80063d0:	613c      	str	r4, [r7, #16]
 80063d2:	4630      	mov	r0, r6
 80063d4:	b003      	add	sp, #12
 80063d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063da:	6812      	ldr	r2, [r2, #0]
 80063dc:	3b04      	subs	r3, #4
 80063de:	2a00      	cmp	r2, #0
 80063e0:	d1cc      	bne.n	800637c <quorem+0x9c>
 80063e2:	3c01      	subs	r4, #1
 80063e4:	e7c7      	b.n	8006376 <quorem+0x96>
 80063e6:	6812      	ldr	r2, [r2, #0]
 80063e8:	3b04      	subs	r3, #4
 80063ea:	2a00      	cmp	r2, #0
 80063ec:	d1f0      	bne.n	80063d0 <quorem+0xf0>
 80063ee:	3c01      	subs	r4, #1
 80063f0:	e7eb      	b.n	80063ca <quorem+0xea>
 80063f2:	2000      	movs	r0, #0
 80063f4:	e7ee      	b.n	80063d4 <quorem+0xf4>
	...

080063f8 <_dtoa_r>:
 80063f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063fc:	ed2d 8b02 	vpush	{d8}
 8006400:	ec57 6b10 	vmov	r6, r7, d0
 8006404:	b095      	sub	sp, #84	; 0x54
 8006406:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006408:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800640c:	9105      	str	r1, [sp, #20]
 800640e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006412:	4604      	mov	r4, r0
 8006414:	9209      	str	r2, [sp, #36]	; 0x24
 8006416:	930f      	str	r3, [sp, #60]	; 0x3c
 8006418:	b975      	cbnz	r5, 8006438 <_dtoa_r+0x40>
 800641a:	2010      	movs	r0, #16
 800641c:	f000 fddc 	bl	8006fd8 <malloc>
 8006420:	4602      	mov	r2, r0
 8006422:	6260      	str	r0, [r4, #36]	; 0x24
 8006424:	b920      	cbnz	r0, 8006430 <_dtoa_r+0x38>
 8006426:	4bb2      	ldr	r3, [pc, #712]	; (80066f0 <_dtoa_r+0x2f8>)
 8006428:	21ea      	movs	r1, #234	; 0xea
 800642a:	48b2      	ldr	r0, [pc, #712]	; (80066f4 <_dtoa_r+0x2fc>)
 800642c:	f001 fb80 	bl	8007b30 <__assert_func>
 8006430:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006434:	6005      	str	r5, [r0, #0]
 8006436:	60c5      	str	r5, [r0, #12]
 8006438:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800643a:	6819      	ldr	r1, [r3, #0]
 800643c:	b151      	cbz	r1, 8006454 <_dtoa_r+0x5c>
 800643e:	685a      	ldr	r2, [r3, #4]
 8006440:	604a      	str	r2, [r1, #4]
 8006442:	2301      	movs	r3, #1
 8006444:	4093      	lsls	r3, r2
 8006446:	608b      	str	r3, [r1, #8]
 8006448:	4620      	mov	r0, r4
 800644a:	f000 fe0d 	bl	8007068 <_Bfree>
 800644e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006450:	2200      	movs	r2, #0
 8006452:	601a      	str	r2, [r3, #0]
 8006454:	1e3b      	subs	r3, r7, #0
 8006456:	bfb9      	ittee	lt
 8006458:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800645c:	9303      	strlt	r3, [sp, #12]
 800645e:	2300      	movge	r3, #0
 8006460:	f8c8 3000 	strge.w	r3, [r8]
 8006464:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006468:	4ba3      	ldr	r3, [pc, #652]	; (80066f8 <_dtoa_r+0x300>)
 800646a:	bfbc      	itt	lt
 800646c:	2201      	movlt	r2, #1
 800646e:	f8c8 2000 	strlt.w	r2, [r8]
 8006472:	ea33 0309 	bics.w	r3, r3, r9
 8006476:	d11b      	bne.n	80064b0 <_dtoa_r+0xb8>
 8006478:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800647a:	f242 730f 	movw	r3, #9999	; 0x270f
 800647e:	6013      	str	r3, [r2, #0]
 8006480:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006484:	4333      	orrs	r3, r6
 8006486:	f000 857a 	beq.w	8006f7e <_dtoa_r+0xb86>
 800648a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800648c:	b963      	cbnz	r3, 80064a8 <_dtoa_r+0xb0>
 800648e:	4b9b      	ldr	r3, [pc, #620]	; (80066fc <_dtoa_r+0x304>)
 8006490:	e024      	b.n	80064dc <_dtoa_r+0xe4>
 8006492:	4b9b      	ldr	r3, [pc, #620]	; (8006700 <_dtoa_r+0x308>)
 8006494:	9300      	str	r3, [sp, #0]
 8006496:	3308      	adds	r3, #8
 8006498:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800649a:	6013      	str	r3, [r2, #0]
 800649c:	9800      	ldr	r0, [sp, #0]
 800649e:	b015      	add	sp, #84	; 0x54
 80064a0:	ecbd 8b02 	vpop	{d8}
 80064a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064a8:	4b94      	ldr	r3, [pc, #592]	; (80066fc <_dtoa_r+0x304>)
 80064aa:	9300      	str	r3, [sp, #0]
 80064ac:	3303      	adds	r3, #3
 80064ae:	e7f3      	b.n	8006498 <_dtoa_r+0xa0>
 80064b0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80064b4:	2200      	movs	r2, #0
 80064b6:	ec51 0b17 	vmov	r0, r1, d7
 80064ba:	2300      	movs	r3, #0
 80064bc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80064c0:	f7fa fb22 	bl	8000b08 <__aeabi_dcmpeq>
 80064c4:	4680      	mov	r8, r0
 80064c6:	b158      	cbz	r0, 80064e0 <_dtoa_r+0xe8>
 80064c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80064ca:	2301      	movs	r3, #1
 80064cc:	6013      	str	r3, [r2, #0]
 80064ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	f000 8551 	beq.w	8006f78 <_dtoa_r+0xb80>
 80064d6:	488b      	ldr	r0, [pc, #556]	; (8006704 <_dtoa_r+0x30c>)
 80064d8:	6018      	str	r0, [r3, #0]
 80064da:	1e43      	subs	r3, r0, #1
 80064dc:	9300      	str	r3, [sp, #0]
 80064de:	e7dd      	b.n	800649c <_dtoa_r+0xa4>
 80064e0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80064e4:	aa12      	add	r2, sp, #72	; 0x48
 80064e6:	a913      	add	r1, sp, #76	; 0x4c
 80064e8:	4620      	mov	r0, r4
 80064ea:	f001 f89f 	bl	800762c <__d2b>
 80064ee:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80064f2:	4683      	mov	fp, r0
 80064f4:	2d00      	cmp	r5, #0
 80064f6:	d07c      	beq.n	80065f2 <_dtoa_r+0x1fa>
 80064f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064fa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80064fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006502:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006506:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800650a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800650e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006512:	4b7d      	ldr	r3, [pc, #500]	; (8006708 <_dtoa_r+0x310>)
 8006514:	2200      	movs	r2, #0
 8006516:	4630      	mov	r0, r6
 8006518:	4639      	mov	r1, r7
 800651a:	f7f9 fed5 	bl	80002c8 <__aeabi_dsub>
 800651e:	a36e      	add	r3, pc, #440	; (adr r3, 80066d8 <_dtoa_r+0x2e0>)
 8006520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006524:	f7fa f888 	bl	8000638 <__aeabi_dmul>
 8006528:	a36d      	add	r3, pc, #436	; (adr r3, 80066e0 <_dtoa_r+0x2e8>)
 800652a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800652e:	f7f9 fecd 	bl	80002cc <__adddf3>
 8006532:	4606      	mov	r6, r0
 8006534:	4628      	mov	r0, r5
 8006536:	460f      	mov	r7, r1
 8006538:	f7fa f814 	bl	8000564 <__aeabi_i2d>
 800653c:	a36a      	add	r3, pc, #424	; (adr r3, 80066e8 <_dtoa_r+0x2f0>)
 800653e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006542:	f7fa f879 	bl	8000638 <__aeabi_dmul>
 8006546:	4602      	mov	r2, r0
 8006548:	460b      	mov	r3, r1
 800654a:	4630      	mov	r0, r6
 800654c:	4639      	mov	r1, r7
 800654e:	f7f9 febd 	bl	80002cc <__adddf3>
 8006552:	4606      	mov	r6, r0
 8006554:	460f      	mov	r7, r1
 8006556:	f7fa fb1f 	bl	8000b98 <__aeabi_d2iz>
 800655a:	2200      	movs	r2, #0
 800655c:	4682      	mov	sl, r0
 800655e:	2300      	movs	r3, #0
 8006560:	4630      	mov	r0, r6
 8006562:	4639      	mov	r1, r7
 8006564:	f7fa fada 	bl	8000b1c <__aeabi_dcmplt>
 8006568:	b148      	cbz	r0, 800657e <_dtoa_r+0x186>
 800656a:	4650      	mov	r0, sl
 800656c:	f7f9 fffa 	bl	8000564 <__aeabi_i2d>
 8006570:	4632      	mov	r2, r6
 8006572:	463b      	mov	r3, r7
 8006574:	f7fa fac8 	bl	8000b08 <__aeabi_dcmpeq>
 8006578:	b908      	cbnz	r0, 800657e <_dtoa_r+0x186>
 800657a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800657e:	f1ba 0f16 	cmp.w	sl, #22
 8006582:	d854      	bhi.n	800662e <_dtoa_r+0x236>
 8006584:	4b61      	ldr	r3, [pc, #388]	; (800670c <_dtoa_r+0x314>)
 8006586:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800658a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800658e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006592:	f7fa fac3 	bl	8000b1c <__aeabi_dcmplt>
 8006596:	2800      	cmp	r0, #0
 8006598:	d04b      	beq.n	8006632 <_dtoa_r+0x23a>
 800659a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800659e:	2300      	movs	r3, #0
 80065a0:	930e      	str	r3, [sp, #56]	; 0x38
 80065a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80065a4:	1b5d      	subs	r5, r3, r5
 80065a6:	1e6b      	subs	r3, r5, #1
 80065a8:	9304      	str	r3, [sp, #16]
 80065aa:	bf43      	ittte	mi
 80065ac:	2300      	movmi	r3, #0
 80065ae:	f1c5 0801 	rsbmi	r8, r5, #1
 80065b2:	9304      	strmi	r3, [sp, #16]
 80065b4:	f04f 0800 	movpl.w	r8, #0
 80065b8:	f1ba 0f00 	cmp.w	sl, #0
 80065bc:	db3b      	blt.n	8006636 <_dtoa_r+0x23e>
 80065be:	9b04      	ldr	r3, [sp, #16]
 80065c0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80065c4:	4453      	add	r3, sl
 80065c6:	9304      	str	r3, [sp, #16]
 80065c8:	2300      	movs	r3, #0
 80065ca:	9306      	str	r3, [sp, #24]
 80065cc:	9b05      	ldr	r3, [sp, #20]
 80065ce:	2b09      	cmp	r3, #9
 80065d0:	d869      	bhi.n	80066a6 <_dtoa_r+0x2ae>
 80065d2:	2b05      	cmp	r3, #5
 80065d4:	bfc4      	itt	gt
 80065d6:	3b04      	subgt	r3, #4
 80065d8:	9305      	strgt	r3, [sp, #20]
 80065da:	9b05      	ldr	r3, [sp, #20]
 80065dc:	f1a3 0302 	sub.w	r3, r3, #2
 80065e0:	bfcc      	ite	gt
 80065e2:	2500      	movgt	r5, #0
 80065e4:	2501      	movle	r5, #1
 80065e6:	2b03      	cmp	r3, #3
 80065e8:	d869      	bhi.n	80066be <_dtoa_r+0x2c6>
 80065ea:	e8df f003 	tbb	[pc, r3]
 80065ee:	4e2c      	.short	0x4e2c
 80065f0:	5a4c      	.short	0x5a4c
 80065f2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80065f6:	441d      	add	r5, r3
 80065f8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80065fc:	2b20      	cmp	r3, #32
 80065fe:	bfc1      	itttt	gt
 8006600:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006604:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006608:	fa09 f303 	lslgt.w	r3, r9, r3
 800660c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006610:	bfda      	itte	le
 8006612:	f1c3 0320 	rsble	r3, r3, #32
 8006616:	fa06 f003 	lslle.w	r0, r6, r3
 800661a:	4318      	orrgt	r0, r3
 800661c:	f7f9 ff92 	bl	8000544 <__aeabi_ui2d>
 8006620:	2301      	movs	r3, #1
 8006622:	4606      	mov	r6, r0
 8006624:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006628:	3d01      	subs	r5, #1
 800662a:	9310      	str	r3, [sp, #64]	; 0x40
 800662c:	e771      	b.n	8006512 <_dtoa_r+0x11a>
 800662e:	2301      	movs	r3, #1
 8006630:	e7b6      	b.n	80065a0 <_dtoa_r+0x1a8>
 8006632:	900e      	str	r0, [sp, #56]	; 0x38
 8006634:	e7b5      	b.n	80065a2 <_dtoa_r+0x1aa>
 8006636:	f1ca 0300 	rsb	r3, sl, #0
 800663a:	9306      	str	r3, [sp, #24]
 800663c:	2300      	movs	r3, #0
 800663e:	eba8 080a 	sub.w	r8, r8, sl
 8006642:	930d      	str	r3, [sp, #52]	; 0x34
 8006644:	e7c2      	b.n	80065cc <_dtoa_r+0x1d4>
 8006646:	2300      	movs	r3, #0
 8006648:	9308      	str	r3, [sp, #32]
 800664a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800664c:	2b00      	cmp	r3, #0
 800664e:	dc39      	bgt.n	80066c4 <_dtoa_r+0x2cc>
 8006650:	f04f 0901 	mov.w	r9, #1
 8006654:	f8cd 9004 	str.w	r9, [sp, #4]
 8006658:	464b      	mov	r3, r9
 800665a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800665e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006660:	2200      	movs	r2, #0
 8006662:	6042      	str	r2, [r0, #4]
 8006664:	2204      	movs	r2, #4
 8006666:	f102 0614 	add.w	r6, r2, #20
 800666a:	429e      	cmp	r6, r3
 800666c:	6841      	ldr	r1, [r0, #4]
 800666e:	d92f      	bls.n	80066d0 <_dtoa_r+0x2d8>
 8006670:	4620      	mov	r0, r4
 8006672:	f000 fcb9 	bl	8006fe8 <_Balloc>
 8006676:	9000      	str	r0, [sp, #0]
 8006678:	2800      	cmp	r0, #0
 800667a:	d14b      	bne.n	8006714 <_dtoa_r+0x31c>
 800667c:	4b24      	ldr	r3, [pc, #144]	; (8006710 <_dtoa_r+0x318>)
 800667e:	4602      	mov	r2, r0
 8006680:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006684:	e6d1      	b.n	800642a <_dtoa_r+0x32>
 8006686:	2301      	movs	r3, #1
 8006688:	e7de      	b.n	8006648 <_dtoa_r+0x250>
 800668a:	2300      	movs	r3, #0
 800668c:	9308      	str	r3, [sp, #32]
 800668e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006690:	eb0a 0903 	add.w	r9, sl, r3
 8006694:	f109 0301 	add.w	r3, r9, #1
 8006698:	2b01      	cmp	r3, #1
 800669a:	9301      	str	r3, [sp, #4]
 800669c:	bfb8      	it	lt
 800669e:	2301      	movlt	r3, #1
 80066a0:	e7dd      	b.n	800665e <_dtoa_r+0x266>
 80066a2:	2301      	movs	r3, #1
 80066a4:	e7f2      	b.n	800668c <_dtoa_r+0x294>
 80066a6:	2501      	movs	r5, #1
 80066a8:	2300      	movs	r3, #0
 80066aa:	9305      	str	r3, [sp, #20]
 80066ac:	9508      	str	r5, [sp, #32]
 80066ae:	f04f 39ff 	mov.w	r9, #4294967295
 80066b2:	2200      	movs	r2, #0
 80066b4:	f8cd 9004 	str.w	r9, [sp, #4]
 80066b8:	2312      	movs	r3, #18
 80066ba:	9209      	str	r2, [sp, #36]	; 0x24
 80066bc:	e7cf      	b.n	800665e <_dtoa_r+0x266>
 80066be:	2301      	movs	r3, #1
 80066c0:	9308      	str	r3, [sp, #32]
 80066c2:	e7f4      	b.n	80066ae <_dtoa_r+0x2b6>
 80066c4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80066c8:	f8cd 9004 	str.w	r9, [sp, #4]
 80066cc:	464b      	mov	r3, r9
 80066ce:	e7c6      	b.n	800665e <_dtoa_r+0x266>
 80066d0:	3101      	adds	r1, #1
 80066d2:	6041      	str	r1, [r0, #4]
 80066d4:	0052      	lsls	r2, r2, #1
 80066d6:	e7c6      	b.n	8006666 <_dtoa_r+0x26e>
 80066d8:	636f4361 	.word	0x636f4361
 80066dc:	3fd287a7 	.word	0x3fd287a7
 80066e0:	8b60c8b3 	.word	0x8b60c8b3
 80066e4:	3fc68a28 	.word	0x3fc68a28
 80066e8:	509f79fb 	.word	0x509f79fb
 80066ec:	3fd34413 	.word	0x3fd34413
 80066f0:	080087fd 	.word	0x080087fd
 80066f4:	08008814 	.word	0x08008814
 80066f8:	7ff00000 	.word	0x7ff00000
 80066fc:	080087f9 	.word	0x080087f9
 8006700:	080087f0 	.word	0x080087f0
 8006704:	080087cd 	.word	0x080087cd
 8006708:	3ff80000 	.word	0x3ff80000
 800670c:	08008910 	.word	0x08008910
 8006710:	08008873 	.word	0x08008873
 8006714:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006716:	9a00      	ldr	r2, [sp, #0]
 8006718:	601a      	str	r2, [r3, #0]
 800671a:	9b01      	ldr	r3, [sp, #4]
 800671c:	2b0e      	cmp	r3, #14
 800671e:	f200 80ad 	bhi.w	800687c <_dtoa_r+0x484>
 8006722:	2d00      	cmp	r5, #0
 8006724:	f000 80aa 	beq.w	800687c <_dtoa_r+0x484>
 8006728:	f1ba 0f00 	cmp.w	sl, #0
 800672c:	dd36      	ble.n	800679c <_dtoa_r+0x3a4>
 800672e:	4ac3      	ldr	r2, [pc, #780]	; (8006a3c <_dtoa_r+0x644>)
 8006730:	f00a 030f 	and.w	r3, sl, #15
 8006734:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006738:	ed93 7b00 	vldr	d7, [r3]
 800673c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006740:	ea4f 172a 	mov.w	r7, sl, asr #4
 8006744:	eeb0 8a47 	vmov.f32	s16, s14
 8006748:	eef0 8a67 	vmov.f32	s17, s15
 800674c:	d016      	beq.n	800677c <_dtoa_r+0x384>
 800674e:	4bbc      	ldr	r3, [pc, #752]	; (8006a40 <_dtoa_r+0x648>)
 8006750:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006754:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006758:	f7fa f898 	bl	800088c <__aeabi_ddiv>
 800675c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006760:	f007 070f 	and.w	r7, r7, #15
 8006764:	2503      	movs	r5, #3
 8006766:	4eb6      	ldr	r6, [pc, #728]	; (8006a40 <_dtoa_r+0x648>)
 8006768:	b957      	cbnz	r7, 8006780 <_dtoa_r+0x388>
 800676a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800676e:	ec53 2b18 	vmov	r2, r3, d8
 8006772:	f7fa f88b 	bl	800088c <__aeabi_ddiv>
 8006776:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800677a:	e029      	b.n	80067d0 <_dtoa_r+0x3d8>
 800677c:	2502      	movs	r5, #2
 800677e:	e7f2      	b.n	8006766 <_dtoa_r+0x36e>
 8006780:	07f9      	lsls	r1, r7, #31
 8006782:	d508      	bpl.n	8006796 <_dtoa_r+0x39e>
 8006784:	ec51 0b18 	vmov	r0, r1, d8
 8006788:	e9d6 2300 	ldrd	r2, r3, [r6]
 800678c:	f7f9 ff54 	bl	8000638 <__aeabi_dmul>
 8006790:	ec41 0b18 	vmov	d8, r0, r1
 8006794:	3501      	adds	r5, #1
 8006796:	107f      	asrs	r7, r7, #1
 8006798:	3608      	adds	r6, #8
 800679a:	e7e5      	b.n	8006768 <_dtoa_r+0x370>
 800679c:	f000 80a6 	beq.w	80068ec <_dtoa_r+0x4f4>
 80067a0:	f1ca 0600 	rsb	r6, sl, #0
 80067a4:	4ba5      	ldr	r3, [pc, #660]	; (8006a3c <_dtoa_r+0x644>)
 80067a6:	4fa6      	ldr	r7, [pc, #664]	; (8006a40 <_dtoa_r+0x648>)
 80067a8:	f006 020f 	and.w	r2, r6, #15
 80067ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067b4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80067b8:	f7f9 ff3e 	bl	8000638 <__aeabi_dmul>
 80067bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067c0:	1136      	asrs	r6, r6, #4
 80067c2:	2300      	movs	r3, #0
 80067c4:	2502      	movs	r5, #2
 80067c6:	2e00      	cmp	r6, #0
 80067c8:	f040 8085 	bne.w	80068d6 <_dtoa_r+0x4de>
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d1d2      	bne.n	8006776 <_dtoa_r+0x37e>
 80067d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	f000 808c 	beq.w	80068f0 <_dtoa_r+0x4f8>
 80067d8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80067dc:	4b99      	ldr	r3, [pc, #612]	; (8006a44 <_dtoa_r+0x64c>)
 80067de:	2200      	movs	r2, #0
 80067e0:	4630      	mov	r0, r6
 80067e2:	4639      	mov	r1, r7
 80067e4:	f7fa f99a 	bl	8000b1c <__aeabi_dcmplt>
 80067e8:	2800      	cmp	r0, #0
 80067ea:	f000 8081 	beq.w	80068f0 <_dtoa_r+0x4f8>
 80067ee:	9b01      	ldr	r3, [sp, #4]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d07d      	beq.n	80068f0 <_dtoa_r+0x4f8>
 80067f4:	f1b9 0f00 	cmp.w	r9, #0
 80067f8:	dd3c      	ble.n	8006874 <_dtoa_r+0x47c>
 80067fa:	f10a 33ff 	add.w	r3, sl, #4294967295
 80067fe:	9307      	str	r3, [sp, #28]
 8006800:	2200      	movs	r2, #0
 8006802:	4b91      	ldr	r3, [pc, #580]	; (8006a48 <_dtoa_r+0x650>)
 8006804:	4630      	mov	r0, r6
 8006806:	4639      	mov	r1, r7
 8006808:	f7f9 ff16 	bl	8000638 <__aeabi_dmul>
 800680c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006810:	3501      	adds	r5, #1
 8006812:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8006816:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800681a:	4628      	mov	r0, r5
 800681c:	f7f9 fea2 	bl	8000564 <__aeabi_i2d>
 8006820:	4632      	mov	r2, r6
 8006822:	463b      	mov	r3, r7
 8006824:	f7f9 ff08 	bl	8000638 <__aeabi_dmul>
 8006828:	4b88      	ldr	r3, [pc, #544]	; (8006a4c <_dtoa_r+0x654>)
 800682a:	2200      	movs	r2, #0
 800682c:	f7f9 fd4e 	bl	80002cc <__adddf3>
 8006830:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006834:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006838:	9303      	str	r3, [sp, #12]
 800683a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800683c:	2b00      	cmp	r3, #0
 800683e:	d15c      	bne.n	80068fa <_dtoa_r+0x502>
 8006840:	4b83      	ldr	r3, [pc, #524]	; (8006a50 <_dtoa_r+0x658>)
 8006842:	2200      	movs	r2, #0
 8006844:	4630      	mov	r0, r6
 8006846:	4639      	mov	r1, r7
 8006848:	f7f9 fd3e 	bl	80002c8 <__aeabi_dsub>
 800684c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006850:	4606      	mov	r6, r0
 8006852:	460f      	mov	r7, r1
 8006854:	f7fa f980 	bl	8000b58 <__aeabi_dcmpgt>
 8006858:	2800      	cmp	r0, #0
 800685a:	f040 8296 	bne.w	8006d8a <_dtoa_r+0x992>
 800685e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006862:	4630      	mov	r0, r6
 8006864:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006868:	4639      	mov	r1, r7
 800686a:	f7fa f957 	bl	8000b1c <__aeabi_dcmplt>
 800686e:	2800      	cmp	r0, #0
 8006870:	f040 8288 	bne.w	8006d84 <_dtoa_r+0x98c>
 8006874:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006878:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800687c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800687e:	2b00      	cmp	r3, #0
 8006880:	f2c0 8158 	blt.w	8006b34 <_dtoa_r+0x73c>
 8006884:	f1ba 0f0e 	cmp.w	sl, #14
 8006888:	f300 8154 	bgt.w	8006b34 <_dtoa_r+0x73c>
 800688c:	4b6b      	ldr	r3, [pc, #428]	; (8006a3c <_dtoa_r+0x644>)
 800688e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006892:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006896:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006898:	2b00      	cmp	r3, #0
 800689a:	f280 80e3 	bge.w	8006a64 <_dtoa_r+0x66c>
 800689e:	9b01      	ldr	r3, [sp, #4]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	f300 80df 	bgt.w	8006a64 <_dtoa_r+0x66c>
 80068a6:	f040 826d 	bne.w	8006d84 <_dtoa_r+0x98c>
 80068aa:	4b69      	ldr	r3, [pc, #420]	; (8006a50 <_dtoa_r+0x658>)
 80068ac:	2200      	movs	r2, #0
 80068ae:	4640      	mov	r0, r8
 80068b0:	4649      	mov	r1, r9
 80068b2:	f7f9 fec1 	bl	8000638 <__aeabi_dmul>
 80068b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80068ba:	f7fa f943 	bl	8000b44 <__aeabi_dcmpge>
 80068be:	9e01      	ldr	r6, [sp, #4]
 80068c0:	4637      	mov	r7, r6
 80068c2:	2800      	cmp	r0, #0
 80068c4:	f040 8243 	bne.w	8006d4e <_dtoa_r+0x956>
 80068c8:	9d00      	ldr	r5, [sp, #0]
 80068ca:	2331      	movs	r3, #49	; 0x31
 80068cc:	f805 3b01 	strb.w	r3, [r5], #1
 80068d0:	f10a 0a01 	add.w	sl, sl, #1
 80068d4:	e23f      	b.n	8006d56 <_dtoa_r+0x95e>
 80068d6:	07f2      	lsls	r2, r6, #31
 80068d8:	d505      	bpl.n	80068e6 <_dtoa_r+0x4ee>
 80068da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068de:	f7f9 feab 	bl	8000638 <__aeabi_dmul>
 80068e2:	3501      	adds	r5, #1
 80068e4:	2301      	movs	r3, #1
 80068e6:	1076      	asrs	r6, r6, #1
 80068e8:	3708      	adds	r7, #8
 80068ea:	e76c      	b.n	80067c6 <_dtoa_r+0x3ce>
 80068ec:	2502      	movs	r5, #2
 80068ee:	e76f      	b.n	80067d0 <_dtoa_r+0x3d8>
 80068f0:	9b01      	ldr	r3, [sp, #4]
 80068f2:	f8cd a01c 	str.w	sl, [sp, #28]
 80068f6:	930c      	str	r3, [sp, #48]	; 0x30
 80068f8:	e78d      	b.n	8006816 <_dtoa_r+0x41e>
 80068fa:	9900      	ldr	r1, [sp, #0]
 80068fc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80068fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006900:	4b4e      	ldr	r3, [pc, #312]	; (8006a3c <_dtoa_r+0x644>)
 8006902:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006906:	4401      	add	r1, r0
 8006908:	9102      	str	r1, [sp, #8]
 800690a:	9908      	ldr	r1, [sp, #32]
 800690c:	eeb0 8a47 	vmov.f32	s16, s14
 8006910:	eef0 8a67 	vmov.f32	s17, s15
 8006914:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006918:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800691c:	2900      	cmp	r1, #0
 800691e:	d045      	beq.n	80069ac <_dtoa_r+0x5b4>
 8006920:	494c      	ldr	r1, [pc, #304]	; (8006a54 <_dtoa_r+0x65c>)
 8006922:	2000      	movs	r0, #0
 8006924:	f7f9 ffb2 	bl	800088c <__aeabi_ddiv>
 8006928:	ec53 2b18 	vmov	r2, r3, d8
 800692c:	f7f9 fccc 	bl	80002c8 <__aeabi_dsub>
 8006930:	9d00      	ldr	r5, [sp, #0]
 8006932:	ec41 0b18 	vmov	d8, r0, r1
 8006936:	4639      	mov	r1, r7
 8006938:	4630      	mov	r0, r6
 800693a:	f7fa f92d 	bl	8000b98 <__aeabi_d2iz>
 800693e:	900c      	str	r0, [sp, #48]	; 0x30
 8006940:	f7f9 fe10 	bl	8000564 <__aeabi_i2d>
 8006944:	4602      	mov	r2, r0
 8006946:	460b      	mov	r3, r1
 8006948:	4630      	mov	r0, r6
 800694a:	4639      	mov	r1, r7
 800694c:	f7f9 fcbc 	bl	80002c8 <__aeabi_dsub>
 8006950:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006952:	3330      	adds	r3, #48	; 0x30
 8006954:	f805 3b01 	strb.w	r3, [r5], #1
 8006958:	ec53 2b18 	vmov	r2, r3, d8
 800695c:	4606      	mov	r6, r0
 800695e:	460f      	mov	r7, r1
 8006960:	f7fa f8dc 	bl	8000b1c <__aeabi_dcmplt>
 8006964:	2800      	cmp	r0, #0
 8006966:	d165      	bne.n	8006a34 <_dtoa_r+0x63c>
 8006968:	4632      	mov	r2, r6
 800696a:	463b      	mov	r3, r7
 800696c:	4935      	ldr	r1, [pc, #212]	; (8006a44 <_dtoa_r+0x64c>)
 800696e:	2000      	movs	r0, #0
 8006970:	f7f9 fcaa 	bl	80002c8 <__aeabi_dsub>
 8006974:	ec53 2b18 	vmov	r2, r3, d8
 8006978:	f7fa f8d0 	bl	8000b1c <__aeabi_dcmplt>
 800697c:	2800      	cmp	r0, #0
 800697e:	f040 80b9 	bne.w	8006af4 <_dtoa_r+0x6fc>
 8006982:	9b02      	ldr	r3, [sp, #8]
 8006984:	429d      	cmp	r5, r3
 8006986:	f43f af75 	beq.w	8006874 <_dtoa_r+0x47c>
 800698a:	4b2f      	ldr	r3, [pc, #188]	; (8006a48 <_dtoa_r+0x650>)
 800698c:	ec51 0b18 	vmov	r0, r1, d8
 8006990:	2200      	movs	r2, #0
 8006992:	f7f9 fe51 	bl	8000638 <__aeabi_dmul>
 8006996:	4b2c      	ldr	r3, [pc, #176]	; (8006a48 <_dtoa_r+0x650>)
 8006998:	ec41 0b18 	vmov	d8, r0, r1
 800699c:	2200      	movs	r2, #0
 800699e:	4630      	mov	r0, r6
 80069a0:	4639      	mov	r1, r7
 80069a2:	f7f9 fe49 	bl	8000638 <__aeabi_dmul>
 80069a6:	4606      	mov	r6, r0
 80069a8:	460f      	mov	r7, r1
 80069aa:	e7c4      	b.n	8006936 <_dtoa_r+0x53e>
 80069ac:	ec51 0b17 	vmov	r0, r1, d7
 80069b0:	f7f9 fe42 	bl	8000638 <__aeabi_dmul>
 80069b4:	9b02      	ldr	r3, [sp, #8]
 80069b6:	9d00      	ldr	r5, [sp, #0]
 80069b8:	930c      	str	r3, [sp, #48]	; 0x30
 80069ba:	ec41 0b18 	vmov	d8, r0, r1
 80069be:	4639      	mov	r1, r7
 80069c0:	4630      	mov	r0, r6
 80069c2:	f7fa f8e9 	bl	8000b98 <__aeabi_d2iz>
 80069c6:	9011      	str	r0, [sp, #68]	; 0x44
 80069c8:	f7f9 fdcc 	bl	8000564 <__aeabi_i2d>
 80069cc:	4602      	mov	r2, r0
 80069ce:	460b      	mov	r3, r1
 80069d0:	4630      	mov	r0, r6
 80069d2:	4639      	mov	r1, r7
 80069d4:	f7f9 fc78 	bl	80002c8 <__aeabi_dsub>
 80069d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069da:	3330      	adds	r3, #48	; 0x30
 80069dc:	f805 3b01 	strb.w	r3, [r5], #1
 80069e0:	9b02      	ldr	r3, [sp, #8]
 80069e2:	429d      	cmp	r5, r3
 80069e4:	4606      	mov	r6, r0
 80069e6:	460f      	mov	r7, r1
 80069e8:	f04f 0200 	mov.w	r2, #0
 80069ec:	d134      	bne.n	8006a58 <_dtoa_r+0x660>
 80069ee:	4b19      	ldr	r3, [pc, #100]	; (8006a54 <_dtoa_r+0x65c>)
 80069f0:	ec51 0b18 	vmov	r0, r1, d8
 80069f4:	f7f9 fc6a 	bl	80002cc <__adddf3>
 80069f8:	4602      	mov	r2, r0
 80069fa:	460b      	mov	r3, r1
 80069fc:	4630      	mov	r0, r6
 80069fe:	4639      	mov	r1, r7
 8006a00:	f7fa f8aa 	bl	8000b58 <__aeabi_dcmpgt>
 8006a04:	2800      	cmp	r0, #0
 8006a06:	d175      	bne.n	8006af4 <_dtoa_r+0x6fc>
 8006a08:	ec53 2b18 	vmov	r2, r3, d8
 8006a0c:	4911      	ldr	r1, [pc, #68]	; (8006a54 <_dtoa_r+0x65c>)
 8006a0e:	2000      	movs	r0, #0
 8006a10:	f7f9 fc5a 	bl	80002c8 <__aeabi_dsub>
 8006a14:	4602      	mov	r2, r0
 8006a16:	460b      	mov	r3, r1
 8006a18:	4630      	mov	r0, r6
 8006a1a:	4639      	mov	r1, r7
 8006a1c:	f7fa f87e 	bl	8000b1c <__aeabi_dcmplt>
 8006a20:	2800      	cmp	r0, #0
 8006a22:	f43f af27 	beq.w	8006874 <_dtoa_r+0x47c>
 8006a26:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006a28:	1e6b      	subs	r3, r5, #1
 8006a2a:	930c      	str	r3, [sp, #48]	; 0x30
 8006a2c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006a30:	2b30      	cmp	r3, #48	; 0x30
 8006a32:	d0f8      	beq.n	8006a26 <_dtoa_r+0x62e>
 8006a34:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006a38:	e04a      	b.n	8006ad0 <_dtoa_r+0x6d8>
 8006a3a:	bf00      	nop
 8006a3c:	08008910 	.word	0x08008910
 8006a40:	080088e8 	.word	0x080088e8
 8006a44:	3ff00000 	.word	0x3ff00000
 8006a48:	40240000 	.word	0x40240000
 8006a4c:	401c0000 	.word	0x401c0000
 8006a50:	40140000 	.word	0x40140000
 8006a54:	3fe00000 	.word	0x3fe00000
 8006a58:	4baf      	ldr	r3, [pc, #700]	; (8006d18 <_dtoa_r+0x920>)
 8006a5a:	f7f9 fded 	bl	8000638 <__aeabi_dmul>
 8006a5e:	4606      	mov	r6, r0
 8006a60:	460f      	mov	r7, r1
 8006a62:	e7ac      	b.n	80069be <_dtoa_r+0x5c6>
 8006a64:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006a68:	9d00      	ldr	r5, [sp, #0]
 8006a6a:	4642      	mov	r2, r8
 8006a6c:	464b      	mov	r3, r9
 8006a6e:	4630      	mov	r0, r6
 8006a70:	4639      	mov	r1, r7
 8006a72:	f7f9 ff0b 	bl	800088c <__aeabi_ddiv>
 8006a76:	f7fa f88f 	bl	8000b98 <__aeabi_d2iz>
 8006a7a:	9002      	str	r0, [sp, #8]
 8006a7c:	f7f9 fd72 	bl	8000564 <__aeabi_i2d>
 8006a80:	4642      	mov	r2, r8
 8006a82:	464b      	mov	r3, r9
 8006a84:	f7f9 fdd8 	bl	8000638 <__aeabi_dmul>
 8006a88:	4602      	mov	r2, r0
 8006a8a:	460b      	mov	r3, r1
 8006a8c:	4630      	mov	r0, r6
 8006a8e:	4639      	mov	r1, r7
 8006a90:	f7f9 fc1a 	bl	80002c8 <__aeabi_dsub>
 8006a94:	9e02      	ldr	r6, [sp, #8]
 8006a96:	9f01      	ldr	r7, [sp, #4]
 8006a98:	3630      	adds	r6, #48	; 0x30
 8006a9a:	f805 6b01 	strb.w	r6, [r5], #1
 8006a9e:	9e00      	ldr	r6, [sp, #0]
 8006aa0:	1bae      	subs	r6, r5, r6
 8006aa2:	42b7      	cmp	r7, r6
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	460b      	mov	r3, r1
 8006aa8:	d137      	bne.n	8006b1a <_dtoa_r+0x722>
 8006aaa:	f7f9 fc0f 	bl	80002cc <__adddf3>
 8006aae:	4642      	mov	r2, r8
 8006ab0:	464b      	mov	r3, r9
 8006ab2:	4606      	mov	r6, r0
 8006ab4:	460f      	mov	r7, r1
 8006ab6:	f7fa f84f 	bl	8000b58 <__aeabi_dcmpgt>
 8006aba:	b9c8      	cbnz	r0, 8006af0 <_dtoa_r+0x6f8>
 8006abc:	4642      	mov	r2, r8
 8006abe:	464b      	mov	r3, r9
 8006ac0:	4630      	mov	r0, r6
 8006ac2:	4639      	mov	r1, r7
 8006ac4:	f7fa f820 	bl	8000b08 <__aeabi_dcmpeq>
 8006ac8:	b110      	cbz	r0, 8006ad0 <_dtoa_r+0x6d8>
 8006aca:	9b02      	ldr	r3, [sp, #8]
 8006acc:	07d9      	lsls	r1, r3, #31
 8006ace:	d40f      	bmi.n	8006af0 <_dtoa_r+0x6f8>
 8006ad0:	4620      	mov	r0, r4
 8006ad2:	4659      	mov	r1, fp
 8006ad4:	f000 fac8 	bl	8007068 <_Bfree>
 8006ad8:	2300      	movs	r3, #0
 8006ada:	702b      	strb	r3, [r5, #0]
 8006adc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006ade:	f10a 0001 	add.w	r0, sl, #1
 8006ae2:	6018      	str	r0, [r3, #0]
 8006ae4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	f43f acd8 	beq.w	800649c <_dtoa_r+0xa4>
 8006aec:	601d      	str	r5, [r3, #0]
 8006aee:	e4d5      	b.n	800649c <_dtoa_r+0xa4>
 8006af0:	f8cd a01c 	str.w	sl, [sp, #28]
 8006af4:	462b      	mov	r3, r5
 8006af6:	461d      	mov	r5, r3
 8006af8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006afc:	2a39      	cmp	r2, #57	; 0x39
 8006afe:	d108      	bne.n	8006b12 <_dtoa_r+0x71a>
 8006b00:	9a00      	ldr	r2, [sp, #0]
 8006b02:	429a      	cmp	r2, r3
 8006b04:	d1f7      	bne.n	8006af6 <_dtoa_r+0x6fe>
 8006b06:	9a07      	ldr	r2, [sp, #28]
 8006b08:	9900      	ldr	r1, [sp, #0]
 8006b0a:	3201      	adds	r2, #1
 8006b0c:	9207      	str	r2, [sp, #28]
 8006b0e:	2230      	movs	r2, #48	; 0x30
 8006b10:	700a      	strb	r2, [r1, #0]
 8006b12:	781a      	ldrb	r2, [r3, #0]
 8006b14:	3201      	adds	r2, #1
 8006b16:	701a      	strb	r2, [r3, #0]
 8006b18:	e78c      	b.n	8006a34 <_dtoa_r+0x63c>
 8006b1a:	4b7f      	ldr	r3, [pc, #508]	; (8006d18 <_dtoa_r+0x920>)
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	f7f9 fd8b 	bl	8000638 <__aeabi_dmul>
 8006b22:	2200      	movs	r2, #0
 8006b24:	2300      	movs	r3, #0
 8006b26:	4606      	mov	r6, r0
 8006b28:	460f      	mov	r7, r1
 8006b2a:	f7f9 ffed 	bl	8000b08 <__aeabi_dcmpeq>
 8006b2e:	2800      	cmp	r0, #0
 8006b30:	d09b      	beq.n	8006a6a <_dtoa_r+0x672>
 8006b32:	e7cd      	b.n	8006ad0 <_dtoa_r+0x6d8>
 8006b34:	9a08      	ldr	r2, [sp, #32]
 8006b36:	2a00      	cmp	r2, #0
 8006b38:	f000 80c4 	beq.w	8006cc4 <_dtoa_r+0x8cc>
 8006b3c:	9a05      	ldr	r2, [sp, #20]
 8006b3e:	2a01      	cmp	r2, #1
 8006b40:	f300 80a8 	bgt.w	8006c94 <_dtoa_r+0x89c>
 8006b44:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006b46:	2a00      	cmp	r2, #0
 8006b48:	f000 80a0 	beq.w	8006c8c <_dtoa_r+0x894>
 8006b4c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006b50:	9e06      	ldr	r6, [sp, #24]
 8006b52:	4645      	mov	r5, r8
 8006b54:	9a04      	ldr	r2, [sp, #16]
 8006b56:	2101      	movs	r1, #1
 8006b58:	441a      	add	r2, r3
 8006b5a:	4620      	mov	r0, r4
 8006b5c:	4498      	add	r8, r3
 8006b5e:	9204      	str	r2, [sp, #16]
 8006b60:	f000 fb3e 	bl	80071e0 <__i2b>
 8006b64:	4607      	mov	r7, r0
 8006b66:	2d00      	cmp	r5, #0
 8006b68:	dd0b      	ble.n	8006b82 <_dtoa_r+0x78a>
 8006b6a:	9b04      	ldr	r3, [sp, #16]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	dd08      	ble.n	8006b82 <_dtoa_r+0x78a>
 8006b70:	42ab      	cmp	r3, r5
 8006b72:	9a04      	ldr	r2, [sp, #16]
 8006b74:	bfa8      	it	ge
 8006b76:	462b      	movge	r3, r5
 8006b78:	eba8 0803 	sub.w	r8, r8, r3
 8006b7c:	1aed      	subs	r5, r5, r3
 8006b7e:	1ad3      	subs	r3, r2, r3
 8006b80:	9304      	str	r3, [sp, #16]
 8006b82:	9b06      	ldr	r3, [sp, #24]
 8006b84:	b1fb      	cbz	r3, 8006bc6 <_dtoa_r+0x7ce>
 8006b86:	9b08      	ldr	r3, [sp, #32]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	f000 809f 	beq.w	8006ccc <_dtoa_r+0x8d4>
 8006b8e:	2e00      	cmp	r6, #0
 8006b90:	dd11      	ble.n	8006bb6 <_dtoa_r+0x7be>
 8006b92:	4639      	mov	r1, r7
 8006b94:	4632      	mov	r2, r6
 8006b96:	4620      	mov	r0, r4
 8006b98:	f000 fbde 	bl	8007358 <__pow5mult>
 8006b9c:	465a      	mov	r2, fp
 8006b9e:	4601      	mov	r1, r0
 8006ba0:	4607      	mov	r7, r0
 8006ba2:	4620      	mov	r0, r4
 8006ba4:	f000 fb32 	bl	800720c <__multiply>
 8006ba8:	4659      	mov	r1, fp
 8006baa:	9007      	str	r0, [sp, #28]
 8006bac:	4620      	mov	r0, r4
 8006bae:	f000 fa5b 	bl	8007068 <_Bfree>
 8006bb2:	9b07      	ldr	r3, [sp, #28]
 8006bb4:	469b      	mov	fp, r3
 8006bb6:	9b06      	ldr	r3, [sp, #24]
 8006bb8:	1b9a      	subs	r2, r3, r6
 8006bba:	d004      	beq.n	8006bc6 <_dtoa_r+0x7ce>
 8006bbc:	4659      	mov	r1, fp
 8006bbe:	4620      	mov	r0, r4
 8006bc0:	f000 fbca 	bl	8007358 <__pow5mult>
 8006bc4:	4683      	mov	fp, r0
 8006bc6:	2101      	movs	r1, #1
 8006bc8:	4620      	mov	r0, r4
 8006bca:	f000 fb09 	bl	80071e0 <__i2b>
 8006bce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	4606      	mov	r6, r0
 8006bd4:	dd7c      	ble.n	8006cd0 <_dtoa_r+0x8d8>
 8006bd6:	461a      	mov	r2, r3
 8006bd8:	4601      	mov	r1, r0
 8006bda:	4620      	mov	r0, r4
 8006bdc:	f000 fbbc 	bl	8007358 <__pow5mult>
 8006be0:	9b05      	ldr	r3, [sp, #20]
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	4606      	mov	r6, r0
 8006be6:	dd76      	ble.n	8006cd6 <_dtoa_r+0x8de>
 8006be8:	2300      	movs	r3, #0
 8006bea:	9306      	str	r3, [sp, #24]
 8006bec:	6933      	ldr	r3, [r6, #16]
 8006bee:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006bf2:	6918      	ldr	r0, [r3, #16]
 8006bf4:	f000 faa4 	bl	8007140 <__hi0bits>
 8006bf8:	f1c0 0020 	rsb	r0, r0, #32
 8006bfc:	9b04      	ldr	r3, [sp, #16]
 8006bfe:	4418      	add	r0, r3
 8006c00:	f010 001f 	ands.w	r0, r0, #31
 8006c04:	f000 8086 	beq.w	8006d14 <_dtoa_r+0x91c>
 8006c08:	f1c0 0320 	rsb	r3, r0, #32
 8006c0c:	2b04      	cmp	r3, #4
 8006c0e:	dd7f      	ble.n	8006d10 <_dtoa_r+0x918>
 8006c10:	f1c0 001c 	rsb	r0, r0, #28
 8006c14:	9b04      	ldr	r3, [sp, #16]
 8006c16:	4403      	add	r3, r0
 8006c18:	4480      	add	r8, r0
 8006c1a:	4405      	add	r5, r0
 8006c1c:	9304      	str	r3, [sp, #16]
 8006c1e:	f1b8 0f00 	cmp.w	r8, #0
 8006c22:	dd05      	ble.n	8006c30 <_dtoa_r+0x838>
 8006c24:	4659      	mov	r1, fp
 8006c26:	4642      	mov	r2, r8
 8006c28:	4620      	mov	r0, r4
 8006c2a:	f000 fbef 	bl	800740c <__lshift>
 8006c2e:	4683      	mov	fp, r0
 8006c30:	9b04      	ldr	r3, [sp, #16]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	dd05      	ble.n	8006c42 <_dtoa_r+0x84a>
 8006c36:	4631      	mov	r1, r6
 8006c38:	461a      	mov	r2, r3
 8006c3a:	4620      	mov	r0, r4
 8006c3c:	f000 fbe6 	bl	800740c <__lshift>
 8006c40:	4606      	mov	r6, r0
 8006c42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d069      	beq.n	8006d1c <_dtoa_r+0x924>
 8006c48:	4631      	mov	r1, r6
 8006c4a:	4658      	mov	r0, fp
 8006c4c:	f000 fc4a 	bl	80074e4 <__mcmp>
 8006c50:	2800      	cmp	r0, #0
 8006c52:	da63      	bge.n	8006d1c <_dtoa_r+0x924>
 8006c54:	2300      	movs	r3, #0
 8006c56:	4659      	mov	r1, fp
 8006c58:	220a      	movs	r2, #10
 8006c5a:	4620      	mov	r0, r4
 8006c5c:	f000 fa26 	bl	80070ac <__multadd>
 8006c60:	9b08      	ldr	r3, [sp, #32]
 8006c62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c66:	4683      	mov	fp, r0
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	f000 818f 	beq.w	8006f8c <_dtoa_r+0xb94>
 8006c6e:	4639      	mov	r1, r7
 8006c70:	2300      	movs	r3, #0
 8006c72:	220a      	movs	r2, #10
 8006c74:	4620      	mov	r0, r4
 8006c76:	f000 fa19 	bl	80070ac <__multadd>
 8006c7a:	f1b9 0f00 	cmp.w	r9, #0
 8006c7e:	4607      	mov	r7, r0
 8006c80:	f300 808e 	bgt.w	8006da0 <_dtoa_r+0x9a8>
 8006c84:	9b05      	ldr	r3, [sp, #20]
 8006c86:	2b02      	cmp	r3, #2
 8006c88:	dc50      	bgt.n	8006d2c <_dtoa_r+0x934>
 8006c8a:	e089      	b.n	8006da0 <_dtoa_r+0x9a8>
 8006c8c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006c8e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006c92:	e75d      	b.n	8006b50 <_dtoa_r+0x758>
 8006c94:	9b01      	ldr	r3, [sp, #4]
 8006c96:	1e5e      	subs	r6, r3, #1
 8006c98:	9b06      	ldr	r3, [sp, #24]
 8006c9a:	42b3      	cmp	r3, r6
 8006c9c:	bfbf      	itttt	lt
 8006c9e:	9b06      	ldrlt	r3, [sp, #24]
 8006ca0:	9606      	strlt	r6, [sp, #24]
 8006ca2:	1af2      	sublt	r2, r6, r3
 8006ca4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006ca6:	bfb6      	itet	lt
 8006ca8:	189b      	addlt	r3, r3, r2
 8006caa:	1b9e      	subge	r6, r3, r6
 8006cac:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006cae:	9b01      	ldr	r3, [sp, #4]
 8006cb0:	bfb8      	it	lt
 8006cb2:	2600      	movlt	r6, #0
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	bfb5      	itete	lt
 8006cb8:	eba8 0503 	sublt.w	r5, r8, r3
 8006cbc:	9b01      	ldrge	r3, [sp, #4]
 8006cbe:	2300      	movlt	r3, #0
 8006cc0:	4645      	movge	r5, r8
 8006cc2:	e747      	b.n	8006b54 <_dtoa_r+0x75c>
 8006cc4:	9e06      	ldr	r6, [sp, #24]
 8006cc6:	9f08      	ldr	r7, [sp, #32]
 8006cc8:	4645      	mov	r5, r8
 8006cca:	e74c      	b.n	8006b66 <_dtoa_r+0x76e>
 8006ccc:	9a06      	ldr	r2, [sp, #24]
 8006cce:	e775      	b.n	8006bbc <_dtoa_r+0x7c4>
 8006cd0:	9b05      	ldr	r3, [sp, #20]
 8006cd2:	2b01      	cmp	r3, #1
 8006cd4:	dc18      	bgt.n	8006d08 <_dtoa_r+0x910>
 8006cd6:	9b02      	ldr	r3, [sp, #8]
 8006cd8:	b9b3      	cbnz	r3, 8006d08 <_dtoa_r+0x910>
 8006cda:	9b03      	ldr	r3, [sp, #12]
 8006cdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ce0:	b9a3      	cbnz	r3, 8006d0c <_dtoa_r+0x914>
 8006ce2:	9b03      	ldr	r3, [sp, #12]
 8006ce4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006ce8:	0d1b      	lsrs	r3, r3, #20
 8006cea:	051b      	lsls	r3, r3, #20
 8006cec:	b12b      	cbz	r3, 8006cfa <_dtoa_r+0x902>
 8006cee:	9b04      	ldr	r3, [sp, #16]
 8006cf0:	3301      	adds	r3, #1
 8006cf2:	9304      	str	r3, [sp, #16]
 8006cf4:	f108 0801 	add.w	r8, r8, #1
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	9306      	str	r3, [sp, #24]
 8006cfc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	f47f af74 	bne.w	8006bec <_dtoa_r+0x7f4>
 8006d04:	2001      	movs	r0, #1
 8006d06:	e779      	b.n	8006bfc <_dtoa_r+0x804>
 8006d08:	2300      	movs	r3, #0
 8006d0a:	e7f6      	b.n	8006cfa <_dtoa_r+0x902>
 8006d0c:	9b02      	ldr	r3, [sp, #8]
 8006d0e:	e7f4      	b.n	8006cfa <_dtoa_r+0x902>
 8006d10:	d085      	beq.n	8006c1e <_dtoa_r+0x826>
 8006d12:	4618      	mov	r0, r3
 8006d14:	301c      	adds	r0, #28
 8006d16:	e77d      	b.n	8006c14 <_dtoa_r+0x81c>
 8006d18:	40240000 	.word	0x40240000
 8006d1c:	9b01      	ldr	r3, [sp, #4]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	dc38      	bgt.n	8006d94 <_dtoa_r+0x99c>
 8006d22:	9b05      	ldr	r3, [sp, #20]
 8006d24:	2b02      	cmp	r3, #2
 8006d26:	dd35      	ble.n	8006d94 <_dtoa_r+0x99c>
 8006d28:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006d2c:	f1b9 0f00 	cmp.w	r9, #0
 8006d30:	d10d      	bne.n	8006d4e <_dtoa_r+0x956>
 8006d32:	4631      	mov	r1, r6
 8006d34:	464b      	mov	r3, r9
 8006d36:	2205      	movs	r2, #5
 8006d38:	4620      	mov	r0, r4
 8006d3a:	f000 f9b7 	bl	80070ac <__multadd>
 8006d3e:	4601      	mov	r1, r0
 8006d40:	4606      	mov	r6, r0
 8006d42:	4658      	mov	r0, fp
 8006d44:	f000 fbce 	bl	80074e4 <__mcmp>
 8006d48:	2800      	cmp	r0, #0
 8006d4a:	f73f adbd 	bgt.w	80068c8 <_dtoa_r+0x4d0>
 8006d4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d50:	9d00      	ldr	r5, [sp, #0]
 8006d52:	ea6f 0a03 	mvn.w	sl, r3
 8006d56:	f04f 0800 	mov.w	r8, #0
 8006d5a:	4631      	mov	r1, r6
 8006d5c:	4620      	mov	r0, r4
 8006d5e:	f000 f983 	bl	8007068 <_Bfree>
 8006d62:	2f00      	cmp	r7, #0
 8006d64:	f43f aeb4 	beq.w	8006ad0 <_dtoa_r+0x6d8>
 8006d68:	f1b8 0f00 	cmp.w	r8, #0
 8006d6c:	d005      	beq.n	8006d7a <_dtoa_r+0x982>
 8006d6e:	45b8      	cmp	r8, r7
 8006d70:	d003      	beq.n	8006d7a <_dtoa_r+0x982>
 8006d72:	4641      	mov	r1, r8
 8006d74:	4620      	mov	r0, r4
 8006d76:	f000 f977 	bl	8007068 <_Bfree>
 8006d7a:	4639      	mov	r1, r7
 8006d7c:	4620      	mov	r0, r4
 8006d7e:	f000 f973 	bl	8007068 <_Bfree>
 8006d82:	e6a5      	b.n	8006ad0 <_dtoa_r+0x6d8>
 8006d84:	2600      	movs	r6, #0
 8006d86:	4637      	mov	r7, r6
 8006d88:	e7e1      	b.n	8006d4e <_dtoa_r+0x956>
 8006d8a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006d8c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006d90:	4637      	mov	r7, r6
 8006d92:	e599      	b.n	80068c8 <_dtoa_r+0x4d0>
 8006d94:	9b08      	ldr	r3, [sp, #32]
 8006d96:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	f000 80fd 	beq.w	8006f9a <_dtoa_r+0xba2>
 8006da0:	2d00      	cmp	r5, #0
 8006da2:	dd05      	ble.n	8006db0 <_dtoa_r+0x9b8>
 8006da4:	4639      	mov	r1, r7
 8006da6:	462a      	mov	r2, r5
 8006da8:	4620      	mov	r0, r4
 8006daa:	f000 fb2f 	bl	800740c <__lshift>
 8006dae:	4607      	mov	r7, r0
 8006db0:	9b06      	ldr	r3, [sp, #24]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d05c      	beq.n	8006e70 <_dtoa_r+0xa78>
 8006db6:	6879      	ldr	r1, [r7, #4]
 8006db8:	4620      	mov	r0, r4
 8006dba:	f000 f915 	bl	8006fe8 <_Balloc>
 8006dbe:	4605      	mov	r5, r0
 8006dc0:	b928      	cbnz	r0, 8006dce <_dtoa_r+0x9d6>
 8006dc2:	4b80      	ldr	r3, [pc, #512]	; (8006fc4 <_dtoa_r+0xbcc>)
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006dca:	f7ff bb2e 	b.w	800642a <_dtoa_r+0x32>
 8006dce:	693a      	ldr	r2, [r7, #16]
 8006dd0:	3202      	adds	r2, #2
 8006dd2:	0092      	lsls	r2, r2, #2
 8006dd4:	f107 010c 	add.w	r1, r7, #12
 8006dd8:	300c      	adds	r0, #12
 8006dda:	f7fe fde1 	bl	80059a0 <memcpy>
 8006dde:	2201      	movs	r2, #1
 8006de0:	4629      	mov	r1, r5
 8006de2:	4620      	mov	r0, r4
 8006de4:	f000 fb12 	bl	800740c <__lshift>
 8006de8:	9b00      	ldr	r3, [sp, #0]
 8006dea:	3301      	adds	r3, #1
 8006dec:	9301      	str	r3, [sp, #4]
 8006dee:	9b00      	ldr	r3, [sp, #0]
 8006df0:	444b      	add	r3, r9
 8006df2:	9307      	str	r3, [sp, #28]
 8006df4:	9b02      	ldr	r3, [sp, #8]
 8006df6:	f003 0301 	and.w	r3, r3, #1
 8006dfa:	46b8      	mov	r8, r7
 8006dfc:	9306      	str	r3, [sp, #24]
 8006dfe:	4607      	mov	r7, r0
 8006e00:	9b01      	ldr	r3, [sp, #4]
 8006e02:	4631      	mov	r1, r6
 8006e04:	3b01      	subs	r3, #1
 8006e06:	4658      	mov	r0, fp
 8006e08:	9302      	str	r3, [sp, #8]
 8006e0a:	f7ff fa69 	bl	80062e0 <quorem>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	3330      	adds	r3, #48	; 0x30
 8006e12:	9004      	str	r0, [sp, #16]
 8006e14:	4641      	mov	r1, r8
 8006e16:	4658      	mov	r0, fp
 8006e18:	9308      	str	r3, [sp, #32]
 8006e1a:	f000 fb63 	bl	80074e4 <__mcmp>
 8006e1e:	463a      	mov	r2, r7
 8006e20:	4681      	mov	r9, r0
 8006e22:	4631      	mov	r1, r6
 8006e24:	4620      	mov	r0, r4
 8006e26:	f000 fb79 	bl	800751c <__mdiff>
 8006e2a:	68c2      	ldr	r2, [r0, #12]
 8006e2c:	9b08      	ldr	r3, [sp, #32]
 8006e2e:	4605      	mov	r5, r0
 8006e30:	bb02      	cbnz	r2, 8006e74 <_dtoa_r+0xa7c>
 8006e32:	4601      	mov	r1, r0
 8006e34:	4658      	mov	r0, fp
 8006e36:	f000 fb55 	bl	80074e4 <__mcmp>
 8006e3a:	9b08      	ldr	r3, [sp, #32]
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	4629      	mov	r1, r5
 8006e40:	4620      	mov	r0, r4
 8006e42:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8006e46:	f000 f90f 	bl	8007068 <_Bfree>
 8006e4a:	9b05      	ldr	r3, [sp, #20]
 8006e4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e4e:	9d01      	ldr	r5, [sp, #4]
 8006e50:	ea43 0102 	orr.w	r1, r3, r2
 8006e54:	9b06      	ldr	r3, [sp, #24]
 8006e56:	430b      	orrs	r3, r1
 8006e58:	9b08      	ldr	r3, [sp, #32]
 8006e5a:	d10d      	bne.n	8006e78 <_dtoa_r+0xa80>
 8006e5c:	2b39      	cmp	r3, #57	; 0x39
 8006e5e:	d029      	beq.n	8006eb4 <_dtoa_r+0xabc>
 8006e60:	f1b9 0f00 	cmp.w	r9, #0
 8006e64:	dd01      	ble.n	8006e6a <_dtoa_r+0xa72>
 8006e66:	9b04      	ldr	r3, [sp, #16]
 8006e68:	3331      	adds	r3, #49	; 0x31
 8006e6a:	9a02      	ldr	r2, [sp, #8]
 8006e6c:	7013      	strb	r3, [r2, #0]
 8006e6e:	e774      	b.n	8006d5a <_dtoa_r+0x962>
 8006e70:	4638      	mov	r0, r7
 8006e72:	e7b9      	b.n	8006de8 <_dtoa_r+0x9f0>
 8006e74:	2201      	movs	r2, #1
 8006e76:	e7e2      	b.n	8006e3e <_dtoa_r+0xa46>
 8006e78:	f1b9 0f00 	cmp.w	r9, #0
 8006e7c:	db06      	blt.n	8006e8c <_dtoa_r+0xa94>
 8006e7e:	9905      	ldr	r1, [sp, #20]
 8006e80:	ea41 0909 	orr.w	r9, r1, r9
 8006e84:	9906      	ldr	r1, [sp, #24]
 8006e86:	ea59 0101 	orrs.w	r1, r9, r1
 8006e8a:	d120      	bne.n	8006ece <_dtoa_r+0xad6>
 8006e8c:	2a00      	cmp	r2, #0
 8006e8e:	ddec      	ble.n	8006e6a <_dtoa_r+0xa72>
 8006e90:	4659      	mov	r1, fp
 8006e92:	2201      	movs	r2, #1
 8006e94:	4620      	mov	r0, r4
 8006e96:	9301      	str	r3, [sp, #4]
 8006e98:	f000 fab8 	bl	800740c <__lshift>
 8006e9c:	4631      	mov	r1, r6
 8006e9e:	4683      	mov	fp, r0
 8006ea0:	f000 fb20 	bl	80074e4 <__mcmp>
 8006ea4:	2800      	cmp	r0, #0
 8006ea6:	9b01      	ldr	r3, [sp, #4]
 8006ea8:	dc02      	bgt.n	8006eb0 <_dtoa_r+0xab8>
 8006eaa:	d1de      	bne.n	8006e6a <_dtoa_r+0xa72>
 8006eac:	07da      	lsls	r2, r3, #31
 8006eae:	d5dc      	bpl.n	8006e6a <_dtoa_r+0xa72>
 8006eb0:	2b39      	cmp	r3, #57	; 0x39
 8006eb2:	d1d8      	bne.n	8006e66 <_dtoa_r+0xa6e>
 8006eb4:	9a02      	ldr	r2, [sp, #8]
 8006eb6:	2339      	movs	r3, #57	; 0x39
 8006eb8:	7013      	strb	r3, [r2, #0]
 8006eba:	462b      	mov	r3, r5
 8006ebc:	461d      	mov	r5, r3
 8006ebe:	3b01      	subs	r3, #1
 8006ec0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006ec4:	2a39      	cmp	r2, #57	; 0x39
 8006ec6:	d050      	beq.n	8006f6a <_dtoa_r+0xb72>
 8006ec8:	3201      	adds	r2, #1
 8006eca:	701a      	strb	r2, [r3, #0]
 8006ecc:	e745      	b.n	8006d5a <_dtoa_r+0x962>
 8006ece:	2a00      	cmp	r2, #0
 8006ed0:	dd03      	ble.n	8006eda <_dtoa_r+0xae2>
 8006ed2:	2b39      	cmp	r3, #57	; 0x39
 8006ed4:	d0ee      	beq.n	8006eb4 <_dtoa_r+0xabc>
 8006ed6:	3301      	adds	r3, #1
 8006ed8:	e7c7      	b.n	8006e6a <_dtoa_r+0xa72>
 8006eda:	9a01      	ldr	r2, [sp, #4]
 8006edc:	9907      	ldr	r1, [sp, #28]
 8006ede:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006ee2:	428a      	cmp	r2, r1
 8006ee4:	d02a      	beq.n	8006f3c <_dtoa_r+0xb44>
 8006ee6:	4659      	mov	r1, fp
 8006ee8:	2300      	movs	r3, #0
 8006eea:	220a      	movs	r2, #10
 8006eec:	4620      	mov	r0, r4
 8006eee:	f000 f8dd 	bl	80070ac <__multadd>
 8006ef2:	45b8      	cmp	r8, r7
 8006ef4:	4683      	mov	fp, r0
 8006ef6:	f04f 0300 	mov.w	r3, #0
 8006efa:	f04f 020a 	mov.w	r2, #10
 8006efe:	4641      	mov	r1, r8
 8006f00:	4620      	mov	r0, r4
 8006f02:	d107      	bne.n	8006f14 <_dtoa_r+0xb1c>
 8006f04:	f000 f8d2 	bl	80070ac <__multadd>
 8006f08:	4680      	mov	r8, r0
 8006f0a:	4607      	mov	r7, r0
 8006f0c:	9b01      	ldr	r3, [sp, #4]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	9301      	str	r3, [sp, #4]
 8006f12:	e775      	b.n	8006e00 <_dtoa_r+0xa08>
 8006f14:	f000 f8ca 	bl	80070ac <__multadd>
 8006f18:	4639      	mov	r1, r7
 8006f1a:	4680      	mov	r8, r0
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	220a      	movs	r2, #10
 8006f20:	4620      	mov	r0, r4
 8006f22:	f000 f8c3 	bl	80070ac <__multadd>
 8006f26:	4607      	mov	r7, r0
 8006f28:	e7f0      	b.n	8006f0c <_dtoa_r+0xb14>
 8006f2a:	f1b9 0f00 	cmp.w	r9, #0
 8006f2e:	9a00      	ldr	r2, [sp, #0]
 8006f30:	bfcc      	ite	gt
 8006f32:	464d      	movgt	r5, r9
 8006f34:	2501      	movle	r5, #1
 8006f36:	4415      	add	r5, r2
 8006f38:	f04f 0800 	mov.w	r8, #0
 8006f3c:	4659      	mov	r1, fp
 8006f3e:	2201      	movs	r2, #1
 8006f40:	4620      	mov	r0, r4
 8006f42:	9301      	str	r3, [sp, #4]
 8006f44:	f000 fa62 	bl	800740c <__lshift>
 8006f48:	4631      	mov	r1, r6
 8006f4a:	4683      	mov	fp, r0
 8006f4c:	f000 faca 	bl	80074e4 <__mcmp>
 8006f50:	2800      	cmp	r0, #0
 8006f52:	dcb2      	bgt.n	8006eba <_dtoa_r+0xac2>
 8006f54:	d102      	bne.n	8006f5c <_dtoa_r+0xb64>
 8006f56:	9b01      	ldr	r3, [sp, #4]
 8006f58:	07db      	lsls	r3, r3, #31
 8006f5a:	d4ae      	bmi.n	8006eba <_dtoa_r+0xac2>
 8006f5c:	462b      	mov	r3, r5
 8006f5e:	461d      	mov	r5, r3
 8006f60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f64:	2a30      	cmp	r2, #48	; 0x30
 8006f66:	d0fa      	beq.n	8006f5e <_dtoa_r+0xb66>
 8006f68:	e6f7      	b.n	8006d5a <_dtoa_r+0x962>
 8006f6a:	9a00      	ldr	r2, [sp, #0]
 8006f6c:	429a      	cmp	r2, r3
 8006f6e:	d1a5      	bne.n	8006ebc <_dtoa_r+0xac4>
 8006f70:	f10a 0a01 	add.w	sl, sl, #1
 8006f74:	2331      	movs	r3, #49	; 0x31
 8006f76:	e779      	b.n	8006e6c <_dtoa_r+0xa74>
 8006f78:	4b13      	ldr	r3, [pc, #76]	; (8006fc8 <_dtoa_r+0xbd0>)
 8006f7a:	f7ff baaf 	b.w	80064dc <_dtoa_r+0xe4>
 8006f7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	f47f aa86 	bne.w	8006492 <_dtoa_r+0x9a>
 8006f86:	4b11      	ldr	r3, [pc, #68]	; (8006fcc <_dtoa_r+0xbd4>)
 8006f88:	f7ff baa8 	b.w	80064dc <_dtoa_r+0xe4>
 8006f8c:	f1b9 0f00 	cmp.w	r9, #0
 8006f90:	dc03      	bgt.n	8006f9a <_dtoa_r+0xba2>
 8006f92:	9b05      	ldr	r3, [sp, #20]
 8006f94:	2b02      	cmp	r3, #2
 8006f96:	f73f aec9 	bgt.w	8006d2c <_dtoa_r+0x934>
 8006f9a:	9d00      	ldr	r5, [sp, #0]
 8006f9c:	4631      	mov	r1, r6
 8006f9e:	4658      	mov	r0, fp
 8006fa0:	f7ff f99e 	bl	80062e0 <quorem>
 8006fa4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006fa8:	f805 3b01 	strb.w	r3, [r5], #1
 8006fac:	9a00      	ldr	r2, [sp, #0]
 8006fae:	1aaa      	subs	r2, r5, r2
 8006fb0:	4591      	cmp	r9, r2
 8006fb2:	ddba      	ble.n	8006f2a <_dtoa_r+0xb32>
 8006fb4:	4659      	mov	r1, fp
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	220a      	movs	r2, #10
 8006fba:	4620      	mov	r0, r4
 8006fbc:	f000 f876 	bl	80070ac <__multadd>
 8006fc0:	4683      	mov	fp, r0
 8006fc2:	e7eb      	b.n	8006f9c <_dtoa_r+0xba4>
 8006fc4:	08008873 	.word	0x08008873
 8006fc8:	080087cc 	.word	0x080087cc
 8006fcc:	080087f0 	.word	0x080087f0

08006fd0 <_localeconv_r>:
 8006fd0:	4800      	ldr	r0, [pc, #0]	; (8006fd4 <_localeconv_r+0x4>)
 8006fd2:	4770      	bx	lr
 8006fd4:	20000160 	.word	0x20000160

08006fd8 <malloc>:
 8006fd8:	4b02      	ldr	r3, [pc, #8]	; (8006fe4 <malloc+0xc>)
 8006fda:	4601      	mov	r1, r0
 8006fdc:	6818      	ldr	r0, [r3, #0]
 8006fde:	f000 bbe1 	b.w	80077a4 <_malloc_r>
 8006fe2:	bf00      	nop
 8006fe4:	2000000c 	.word	0x2000000c

08006fe8 <_Balloc>:
 8006fe8:	b570      	push	{r4, r5, r6, lr}
 8006fea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006fec:	4604      	mov	r4, r0
 8006fee:	460d      	mov	r5, r1
 8006ff0:	b976      	cbnz	r6, 8007010 <_Balloc+0x28>
 8006ff2:	2010      	movs	r0, #16
 8006ff4:	f7ff fff0 	bl	8006fd8 <malloc>
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	6260      	str	r0, [r4, #36]	; 0x24
 8006ffc:	b920      	cbnz	r0, 8007008 <_Balloc+0x20>
 8006ffe:	4b18      	ldr	r3, [pc, #96]	; (8007060 <_Balloc+0x78>)
 8007000:	4818      	ldr	r0, [pc, #96]	; (8007064 <_Balloc+0x7c>)
 8007002:	2166      	movs	r1, #102	; 0x66
 8007004:	f000 fd94 	bl	8007b30 <__assert_func>
 8007008:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800700c:	6006      	str	r6, [r0, #0]
 800700e:	60c6      	str	r6, [r0, #12]
 8007010:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007012:	68f3      	ldr	r3, [r6, #12]
 8007014:	b183      	cbz	r3, 8007038 <_Balloc+0x50>
 8007016:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007018:	68db      	ldr	r3, [r3, #12]
 800701a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800701e:	b9b8      	cbnz	r0, 8007050 <_Balloc+0x68>
 8007020:	2101      	movs	r1, #1
 8007022:	fa01 f605 	lsl.w	r6, r1, r5
 8007026:	1d72      	adds	r2, r6, #5
 8007028:	0092      	lsls	r2, r2, #2
 800702a:	4620      	mov	r0, r4
 800702c:	f000 fb5a 	bl	80076e4 <_calloc_r>
 8007030:	b160      	cbz	r0, 800704c <_Balloc+0x64>
 8007032:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007036:	e00e      	b.n	8007056 <_Balloc+0x6e>
 8007038:	2221      	movs	r2, #33	; 0x21
 800703a:	2104      	movs	r1, #4
 800703c:	4620      	mov	r0, r4
 800703e:	f000 fb51 	bl	80076e4 <_calloc_r>
 8007042:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007044:	60f0      	str	r0, [r6, #12]
 8007046:	68db      	ldr	r3, [r3, #12]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d1e4      	bne.n	8007016 <_Balloc+0x2e>
 800704c:	2000      	movs	r0, #0
 800704e:	bd70      	pop	{r4, r5, r6, pc}
 8007050:	6802      	ldr	r2, [r0, #0]
 8007052:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007056:	2300      	movs	r3, #0
 8007058:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800705c:	e7f7      	b.n	800704e <_Balloc+0x66>
 800705e:	bf00      	nop
 8007060:	080087fd 	.word	0x080087fd
 8007064:	08008884 	.word	0x08008884

08007068 <_Bfree>:
 8007068:	b570      	push	{r4, r5, r6, lr}
 800706a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800706c:	4605      	mov	r5, r0
 800706e:	460c      	mov	r4, r1
 8007070:	b976      	cbnz	r6, 8007090 <_Bfree+0x28>
 8007072:	2010      	movs	r0, #16
 8007074:	f7ff ffb0 	bl	8006fd8 <malloc>
 8007078:	4602      	mov	r2, r0
 800707a:	6268      	str	r0, [r5, #36]	; 0x24
 800707c:	b920      	cbnz	r0, 8007088 <_Bfree+0x20>
 800707e:	4b09      	ldr	r3, [pc, #36]	; (80070a4 <_Bfree+0x3c>)
 8007080:	4809      	ldr	r0, [pc, #36]	; (80070a8 <_Bfree+0x40>)
 8007082:	218a      	movs	r1, #138	; 0x8a
 8007084:	f000 fd54 	bl	8007b30 <__assert_func>
 8007088:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800708c:	6006      	str	r6, [r0, #0]
 800708e:	60c6      	str	r6, [r0, #12]
 8007090:	b13c      	cbz	r4, 80070a2 <_Bfree+0x3a>
 8007092:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007094:	6862      	ldr	r2, [r4, #4]
 8007096:	68db      	ldr	r3, [r3, #12]
 8007098:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800709c:	6021      	str	r1, [r4, #0]
 800709e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80070a2:	bd70      	pop	{r4, r5, r6, pc}
 80070a4:	080087fd 	.word	0x080087fd
 80070a8:	08008884 	.word	0x08008884

080070ac <__multadd>:
 80070ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070b0:	690e      	ldr	r6, [r1, #16]
 80070b2:	4607      	mov	r7, r0
 80070b4:	4698      	mov	r8, r3
 80070b6:	460c      	mov	r4, r1
 80070b8:	f101 0014 	add.w	r0, r1, #20
 80070bc:	2300      	movs	r3, #0
 80070be:	6805      	ldr	r5, [r0, #0]
 80070c0:	b2a9      	uxth	r1, r5
 80070c2:	fb02 8101 	mla	r1, r2, r1, r8
 80070c6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80070ca:	0c2d      	lsrs	r5, r5, #16
 80070cc:	fb02 c505 	mla	r5, r2, r5, ip
 80070d0:	b289      	uxth	r1, r1
 80070d2:	3301      	adds	r3, #1
 80070d4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80070d8:	429e      	cmp	r6, r3
 80070da:	f840 1b04 	str.w	r1, [r0], #4
 80070de:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80070e2:	dcec      	bgt.n	80070be <__multadd+0x12>
 80070e4:	f1b8 0f00 	cmp.w	r8, #0
 80070e8:	d022      	beq.n	8007130 <__multadd+0x84>
 80070ea:	68a3      	ldr	r3, [r4, #8]
 80070ec:	42b3      	cmp	r3, r6
 80070ee:	dc19      	bgt.n	8007124 <__multadd+0x78>
 80070f0:	6861      	ldr	r1, [r4, #4]
 80070f2:	4638      	mov	r0, r7
 80070f4:	3101      	adds	r1, #1
 80070f6:	f7ff ff77 	bl	8006fe8 <_Balloc>
 80070fa:	4605      	mov	r5, r0
 80070fc:	b928      	cbnz	r0, 800710a <__multadd+0x5e>
 80070fe:	4602      	mov	r2, r0
 8007100:	4b0d      	ldr	r3, [pc, #52]	; (8007138 <__multadd+0x8c>)
 8007102:	480e      	ldr	r0, [pc, #56]	; (800713c <__multadd+0x90>)
 8007104:	21b5      	movs	r1, #181	; 0xb5
 8007106:	f000 fd13 	bl	8007b30 <__assert_func>
 800710a:	6922      	ldr	r2, [r4, #16]
 800710c:	3202      	adds	r2, #2
 800710e:	f104 010c 	add.w	r1, r4, #12
 8007112:	0092      	lsls	r2, r2, #2
 8007114:	300c      	adds	r0, #12
 8007116:	f7fe fc43 	bl	80059a0 <memcpy>
 800711a:	4621      	mov	r1, r4
 800711c:	4638      	mov	r0, r7
 800711e:	f7ff ffa3 	bl	8007068 <_Bfree>
 8007122:	462c      	mov	r4, r5
 8007124:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007128:	3601      	adds	r6, #1
 800712a:	f8c3 8014 	str.w	r8, [r3, #20]
 800712e:	6126      	str	r6, [r4, #16]
 8007130:	4620      	mov	r0, r4
 8007132:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007136:	bf00      	nop
 8007138:	08008873 	.word	0x08008873
 800713c:	08008884 	.word	0x08008884

08007140 <__hi0bits>:
 8007140:	0c03      	lsrs	r3, r0, #16
 8007142:	041b      	lsls	r3, r3, #16
 8007144:	b9d3      	cbnz	r3, 800717c <__hi0bits+0x3c>
 8007146:	0400      	lsls	r0, r0, #16
 8007148:	2310      	movs	r3, #16
 800714a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800714e:	bf04      	itt	eq
 8007150:	0200      	lsleq	r0, r0, #8
 8007152:	3308      	addeq	r3, #8
 8007154:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007158:	bf04      	itt	eq
 800715a:	0100      	lsleq	r0, r0, #4
 800715c:	3304      	addeq	r3, #4
 800715e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007162:	bf04      	itt	eq
 8007164:	0080      	lsleq	r0, r0, #2
 8007166:	3302      	addeq	r3, #2
 8007168:	2800      	cmp	r0, #0
 800716a:	db05      	blt.n	8007178 <__hi0bits+0x38>
 800716c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007170:	f103 0301 	add.w	r3, r3, #1
 8007174:	bf08      	it	eq
 8007176:	2320      	moveq	r3, #32
 8007178:	4618      	mov	r0, r3
 800717a:	4770      	bx	lr
 800717c:	2300      	movs	r3, #0
 800717e:	e7e4      	b.n	800714a <__hi0bits+0xa>

08007180 <__lo0bits>:
 8007180:	6803      	ldr	r3, [r0, #0]
 8007182:	f013 0207 	ands.w	r2, r3, #7
 8007186:	4601      	mov	r1, r0
 8007188:	d00b      	beq.n	80071a2 <__lo0bits+0x22>
 800718a:	07da      	lsls	r2, r3, #31
 800718c:	d424      	bmi.n	80071d8 <__lo0bits+0x58>
 800718e:	0798      	lsls	r0, r3, #30
 8007190:	bf49      	itett	mi
 8007192:	085b      	lsrmi	r3, r3, #1
 8007194:	089b      	lsrpl	r3, r3, #2
 8007196:	2001      	movmi	r0, #1
 8007198:	600b      	strmi	r3, [r1, #0]
 800719a:	bf5c      	itt	pl
 800719c:	600b      	strpl	r3, [r1, #0]
 800719e:	2002      	movpl	r0, #2
 80071a0:	4770      	bx	lr
 80071a2:	b298      	uxth	r0, r3
 80071a4:	b9b0      	cbnz	r0, 80071d4 <__lo0bits+0x54>
 80071a6:	0c1b      	lsrs	r3, r3, #16
 80071a8:	2010      	movs	r0, #16
 80071aa:	f013 0fff 	tst.w	r3, #255	; 0xff
 80071ae:	bf04      	itt	eq
 80071b0:	0a1b      	lsreq	r3, r3, #8
 80071b2:	3008      	addeq	r0, #8
 80071b4:	071a      	lsls	r2, r3, #28
 80071b6:	bf04      	itt	eq
 80071b8:	091b      	lsreq	r3, r3, #4
 80071ba:	3004      	addeq	r0, #4
 80071bc:	079a      	lsls	r2, r3, #30
 80071be:	bf04      	itt	eq
 80071c0:	089b      	lsreq	r3, r3, #2
 80071c2:	3002      	addeq	r0, #2
 80071c4:	07da      	lsls	r2, r3, #31
 80071c6:	d403      	bmi.n	80071d0 <__lo0bits+0x50>
 80071c8:	085b      	lsrs	r3, r3, #1
 80071ca:	f100 0001 	add.w	r0, r0, #1
 80071ce:	d005      	beq.n	80071dc <__lo0bits+0x5c>
 80071d0:	600b      	str	r3, [r1, #0]
 80071d2:	4770      	bx	lr
 80071d4:	4610      	mov	r0, r2
 80071d6:	e7e8      	b.n	80071aa <__lo0bits+0x2a>
 80071d8:	2000      	movs	r0, #0
 80071da:	4770      	bx	lr
 80071dc:	2020      	movs	r0, #32
 80071de:	4770      	bx	lr

080071e0 <__i2b>:
 80071e0:	b510      	push	{r4, lr}
 80071e2:	460c      	mov	r4, r1
 80071e4:	2101      	movs	r1, #1
 80071e6:	f7ff feff 	bl	8006fe8 <_Balloc>
 80071ea:	4602      	mov	r2, r0
 80071ec:	b928      	cbnz	r0, 80071fa <__i2b+0x1a>
 80071ee:	4b05      	ldr	r3, [pc, #20]	; (8007204 <__i2b+0x24>)
 80071f0:	4805      	ldr	r0, [pc, #20]	; (8007208 <__i2b+0x28>)
 80071f2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80071f6:	f000 fc9b 	bl	8007b30 <__assert_func>
 80071fa:	2301      	movs	r3, #1
 80071fc:	6144      	str	r4, [r0, #20]
 80071fe:	6103      	str	r3, [r0, #16]
 8007200:	bd10      	pop	{r4, pc}
 8007202:	bf00      	nop
 8007204:	08008873 	.word	0x08008873
 8007208:	08008884 	.word	0x08008884

0800720c <__multiply>:
 800720c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007210:	4614      	mov	r4, r2
 8007212:	690a      	ldr	r2, [r1, #16]
 8007214:	6923      	ldr	r3, [r4, #16]
 8007216:	429a      	cmp	r2, r3
 8007218:	bfb8      	it	lt
 800721a:	460b      	movlt	r3, r1
 800721c:	460d      	mov	r5, r1
 800721e:	bfbc      	itt	lt
 8007220:	4625      	movlt	r5, r4
 8007222:	461c      	movlt	r4, r3
 8007224:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007228:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800722c:	68ab      	ldr	r3, [r5, #8]
 800722e:	6869      	ldr	r1, [r5, #4]
 8007230:	eb0a 0709 	add.w	r7, sl, r9
 8007234:	42bb      	cmp	r3, r7
 8007236:	b085      	sub	sp, #20
 8007238:	bfb8      	it	lt
 800723a:	3101      	addlt	r1, #1
 800723c:	f7ff fed4 	bl	8006fe8 <_Balloc>
 8007240:	b930      	cbnz	r0, 8007250 <__multiply+0x44>
 8007242:	4602      	mov	r2, r0
 8007244:	4b42      	ldr	r3, [pc, #264]	; (8007350 <__multiply+0x144>)
 8007246:	4843      	ldr	r0, [pc, #268]	; (8007354 <__multiply+0x148>)
 8007248:	f240 115d 	movw	r1, #349	; 0x15d
 800724c:	f000 fc70 	bl	8007b30 <__assert_func>
 8007250:	f100 0614 	add.w	r6, r0, #20
 8007254:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007258:	4633      	mov	r3, r6
 800725a:	2200      	movs	r2, #0
 800725c:	4543      	cmp	r3, r8
 800725e:	d31e      	bcc.n	800729e <__multiply+0x92>
 8007260:	f105 0c14 	add.w	ip, r5, #20
 8007264:	f104 0314 	add.w	r3, r4, #20
 8007268:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800726c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007270:	9202      	str	r2, [sp, #8]
 8007272:	ebac 0205 	sub.w	r2, ip, r5
 8007276:	3a15      	subs	r2, #21
 8007278:	f022 0203 	bic.w	r2, r2, #3
 800727c:	3204      	adds	r2, #4
 800727e:	f105 0115 	add.w	r1, r5, #21
 8007282:	458c      	cmp	ip, r1
 8007284:	bf38      	it	cc
 8007286:	2204      	movcc	r2, #4
 8007288:	9201      	str	r2, [sp, #4]
 800728a:	9a02      	ldr	r2, [sp, #8]
 800728c:	9303      	str	r3, [sp, #12]
 800728e:	429a      	cmp	r2, r3
 8007290:	d808      	bhi.n	80072a4 <__multiply+0x98>
 8007292:	2f00      	cmp	r7, #0
 8007294:	dc55      	bgt.n	8007342 <__multiply+0x136>
 8007296:	6107      	str	r7, [r0, #16]
 8007298:	b005      	add	sp, #20
 800729a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800729e:	f843 2b04 	str.w	r2, [r3], #4
 80072a2:	e7db      	b.n	800725c <__multiply+0x50>
 80072a4:	f8b3 a000 	ldrh.w	sl, [r3]
 80072a8:	f1ba 0f00 	cmp.w	sl, #0
 80072ac:	d020      	beq.n	80072f0 <__multiply+0xe4>
 80072ae:	f105 0e14 	add.w	lr, r5, #20
 80072b2:	46b1      	mov	r9, r6
 80072b4:	2200      	movs	r2, #0
 80072b6:	f85e 4b04 	ldr.w	r4, [lr], #4
 80072ba:	f8d9 b000 	ldr.w	fp, [r9]
 80072be:	b2a1      	uxth	r1, r4
 80072c0:	fa1f fb8b 	uxth.w	fp, fp
 80072c4:	fb0a b101 	mla	r1, sl, r1, fp
 80072c8:	4411      	add	r1, r2
 80072ca:	f8d9 2000 	ldr.w	r2, [r9]
 80072ce:	0c24      	lsrs	r4, r4, #16
 80072d0:	0c12      	lsrs	r2, r2, #16
 80072d2:	fb0a 2404 	mla	r4, sl, r4, r2
 80072d6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80072da:	b289      	uxth	r1, r1
 80072dc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80072e0:	45f4      	cmp	ip, lr
 80072e2:	f849 1b04 	str.w	r1, [r9], #4
 80072e6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80072ea:	d8e4      	bhi.n	80072b6 <__multiply+0xaa>
 80072ec:	9901      	ldr	r1, [sp, #4]
 80072ee:	5072      	str	r2, [r6, r1]
 80072f0:	9a03      	ldr	r2, [sp, #12]
 80072f2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80072f6:	3304      	adds	r3, #4
 80072f8:	f1b9 0f00 	cmp.w	r9, #0
 80072fc:	d01f      	beq.n	800733e <__multiply+0x132>
 80072fe:	6834      	ldr	r4, [r6, #0]
 8007300:	f105 0114 	add.w	r1, r5, #20
 8007304:	46b6      	mov	lr, r6
 8007306:	f04f 0a00 	mov.w	sl, #0
 800730a:	880a      	ldrh	r2, [r1, #0]
 800730c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007310:	fb09 b202 	mla	r2, r9, r2, fp
 8007314:	4492      	add	sl, r2
 8007316:	b2a4      	uxth	r4, r4
 8007318:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800731c:	f84e 4b04 	str.w	r4, [lr], #4
 8007320:	f851 4b04 	ldr.w	r4, [r1], #4
 8007324:	f8be 2000 	ldrh.w	r2, [lr]
 8007328:	0c24      	lsrs	r4, r4, #16
 800732a:	fb09 2404 	mla	r4, r9, r4, r2
 800732e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007332:	458c      	cmp	ip, r1
 8007334:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007338:	d8e7      	bhi.n	800730a <__multiply+0xfe>
 800733a:	9a01      	ldr	r2, [sp, #4]
 800733c:	50b4      	str	r4, [r6, r2]
 800733e:	3604      	adds	r6, #4
 8007340:	e7a3      	b.n	800728a <__multiply+0x7e>
 8007342:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1a5      	bne.n	8007296 <__multiply+0x8a>
 800734a:	3f01      	subs	r7, #1
 800734c:	e7a1      	b.n	8007292 <__multiply+0x86>
 800734e:	bf00      	nop
 8007350:	08008873 	.word	0x08008873
 8007354:	08008884 	.word	0x08008884

08007358 <__pow5mult>:
 8007358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800735c:	4615      	mov	r5, r2
 800735e:	f012 0203 	ands.w	r2, r2, #3
 8007362:	4606      	mov	r6, r0
 8007364:	460f      	mov	r7, r1
 8007366:	d007      	beq.n	8007378 <__pow5mult+0x20>
 8007368:	4c25      	ldr	r4, [pc, #148]	; (8007400 <__pow5mult+0xa8>)
 800736a:	3a01      	subs	r2, #1
 800736c:	2300      	movs	r3, #0
 800736e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007372:	f7ff fe9b 	bl	80070ac <__multadd>
 8007376:	4607      	mov	r7, r0
 8007378:	10ad      	asrs	r5, r5, #2
 800737a:	d03d      	beq.n	80073f8 <__pow5mult+0xa0>
 800737c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800737e:	b97c      	cbnz	r4, 80073a0 <__pow5mult+0x48>
 8007380:	2010      	movs	r0, #16
 8007382:	f7ff fe29 	bl	8006fd8 <malloc>
 8007386:	4602      	mov	r2, r0
 8007388:	6270      	str	r0, [r6, #36]	; 0x24
 800738a:	b928      	cbnz	r0, 8007398 <__pow5mult+0x40>
 800738c:	4b1d      	ldr	r3, [pc, #116]	; (8007404 <__pow5mult+0xac>)
 800738e:	481e      	ldr	r0, [pc, #120]	; (8007408 <__pow5mult+0xb0>)
 8007390:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007394:	f000 fbcc 	bl	8007b30 <__assert_func>
 8007398:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800739c:	6004      	str	r4, [r0, #0]
 800739e:	60c4      	str	r4, [r0, #12]
 80073a0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80073a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80073a8:	b94c      	cbnz	r4, 80073be <__pow5mult+0x66>
 80073aa:	f240 2171 	movw	r1, #625	; 0x271
 80073ae:	4630      	mov	r0, r6
 80073b0:	f7ff ff16 	bl	80071e0 <__i2b>
 80073b4:	2300      	movs	r3, #0
 80073b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80073ba:	4604      	mov	r4, r0
 80073bc:	6003      	str	r3, [r0, #0]
 80073be:	f04f 0900 	mov.w	r9, #0
 80073c2:	07eb      	lsls	r3, r5, #31
 80073c4:	d50a      	bpl.n	80073dc <__pow5mult+0x84>
 80073c6:	4639      	mov	r1, r7
 80073c8:	4622      	mov	r2, r4
 80073ca:	4630      	mov	r0, r6
 80073cc:	f7ff ff1e 	bl	800720c <__multiply>
 80073d0:	4639      	mov	r1, r7
 80073d2:	4680      	mov	r8, r0
 80073d4:	4630      	mov	r0, r6
 80073d6:	f7ff fe47 	bl	8007068 <_Bfree>
 80073da:	4647      	mov	r7, r8
 80073dc:	106d      	asrs	r5, r5, #1
 80073de:	d00b      	beq.n	80073f8 <__pow5mult+0xa0>
 80073e0:	6820      	ldr	r0, [r4, #0]
 80073e2:	b938      	cbnz	r0, 80073f4 <__pow5mult+0x9c>
 80073e4:	4622      	mov	r2, r4
 80073e6:	4621      	mov	r1, r4
 80073e8:	4630      	mov	r0, r6
 80073ea:	f7ff ff0f 	bl	800720c <__multiply>
 80073ee:	6020      	str	r0, [r4, #0]
 80073f0:	f8c0 9000 	str.w	r9, [r0]
 80073f4:	4604      	mov	r4, r0
 80073f6:	e7e4      	b.n	80073c2 <__pow5mult+0x6a>
 80073f8:	4638      	mov	r0, r7
 80073fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073fe:	bf00      	nop
 8007400:	080089d8 	.word	0x080089d8
 8007404:	080087fd 	.word	0x080087fd
 8007408:	08008884 	.word	0x08008884

0800740c <__lshift>:
 800740c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007410:	460c      	mov	r4, r1
 8007412:	6849      	ldr	r1, [r1, #4]
 8007414:	6923      	ldr	r3, [r4, #16]
 8007416:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800741a:	68a3      	ldr	r3, [r4, #8]
 800741c:	4607      	mov	r7, r0
 800741e:	4691      	mov	r9, r2
 8007420:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007424:	f108 0601 	add.w	r6, r8, #1
 8007428:	42b3      	cmp	r3, r6
 800742a:	db0b      	blt.n	8007444 <__lshift+0x38>
 800742c:	4638      	mov	r0, r7
 800742e:	f7ff fddb 	bl	8006fe8 <_Balloc>
 8007432:	4605      	mov	r5, r0
 8007434:	b948      	cbnz	r0, 800744a <__lshift+0x3e>
 8007436:	4602      	mov	r2, r0
 8007438:	4b28      	ldr	r3, [pc, #160]	; (80074dc <__lshift+0xd0>)
 800743a:	4829      	ldr	r0, [pc, #164]	; (80074e0 <__lshift+0xd4>)
 800743c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007440:	f000 fb76 	bl	8007b30 <__assert_func>
 8007444:	3101      	adds	r1, #1
 8007446:	005b      	lsls	r3, r3, #1
 8007448:	e7ee      	b.n	8007428 <__lshift+0x1c>
 800744a:	2300      	movs	r3, #0
 800744c:	f100 0114 	add.w	r1, r0, #20
 8007450:	f100 0210 	add.w	r2, r0, #16
 8007454:	4618      	mov	r0, r3
 8007456:	4553      	cmp	r3, sl
 8007458:	db33      	blt.n	80074c2 <__lshift+0xb6>
 800745a:	6920      	ldr	r0, [r4, #16]
 800745c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007460:	f104 0314 	add.w	r3, r4, #20
 8007464:	f019 091f 	ands.w	r9, r9, #31
 8007468:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800746c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007470:	d02b      	beq.n	80074ca <__lshift+0xbe>
 8007472:	f1c9 0e20 	rsb	lr, r9, #32
 8007476:	468a      	mov	sl, r1
 8007478:	2200      	movs	r2, #0
 800747a:	6818      	ldr	r0, [r3, #0]
 800747c:	fa00 f009 	lsl.w	r0, r0, r9
 8007480:	4302      	orrs	r2, r0
 8007482:	f84a 2b04 	str.w	r2, [sl], #4
 8007486:	f853 2b04 	ldr.w	r2, [r3], #4
 800748a:	459c      	cmp	ip, r3
 800748c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007490:	d8f3      	bhi.n	800747a <__lshift+0x6e>
 8007492:	ebac 0304 	sub.w	r3, ip, r4
 8007496:	3b15      	subs	r3, #21
 8007498:	f023 0303 	bic.w	r3, r3, #3
 800749c:	3304      	adds	r3, #4
 800749e:	f104 0015 	add.w	r0, r4, #21
 80074a2:	4584      	cmp	ip, r0
 80074a4:	bf38      	it	cc
 80074a6:	2304      	movcc	r3, #4
 80074a8:	50ca      	str	r2, [r1, r3]
 80074aa:	b10a      	cbz	r2, 80074b0 <__lshift+0xa4>
 80074ac:	f108 0602 	add.w	r6, r8, #2
 80074b0:	3e01      	subs	r6, #1
 80074b2:	4638      	mov	r0, r7
 80074b4:	612e      	str	r6, [r5, #16]
 80074b6:	4621      	mov	r1, r4
 80074b8:	f7ff fdd6 	bl	8007068 <_Bfree>
 80074bc:	4628      	mov	r0, r5
 80074be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80074c6:	3301      	adds	r3, #1
 80074c8:	e7c5      	b.n	8007456 <__lshift+0x4a>
 80074ca:	3904      	subs	r1, #4
 80074cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80074d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80074d4:	459c      	cmp	ip, r3
 80074d6:	d8f9      	bhi.n	80074cc <__lshift+0xc0>
 80074d8:	e7ea      	b.n	80074b0 <__lshift+0xa4>
 80074da:	bf00      	nop
 80074dc:	08008873 	.word	0x08008873
 80074e0:	08008884 	.word	0x08008884

080074e4 <__mcmp>:
 80074e4:	b530      	push	{r4, r5, lr}
 80074e6:	6902      	ldr	r2, [r0, #16]
 80074e8:	690c      	ldr	r4, [r1, #16]
 80074ea:	1b12      	subs	r2, r2, r4
 80074ec:	d10e      	bne.n	800750c <__mcmp+0x28>
 80074ee:	f100 0314 	add.w	r3, r0, #20
 80074f2:	3114      	adds	r1, #20
 80074f4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80074f8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80074fc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007500:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007504:	42a5      	cmp	r5, r4
 8007506:	d003      	beq.n	8007510 <__mcmp+0x2c>
 8007508:	d305      	bcc.n	8007516 <__mcmp+0x32>
 800750a:	2201      	movs	r2, #1
 800750c:	4610      	mov	r0, r2
 800750e:	bd30      	pop	{r4, r5, pc}
 8007510:	4283      	cmp	r3, r0
 8007512:	d3f3      	bcc.n	80074fc <__mcmp+0x18>
 8007514:	e7fa      	b.n	800750c <__mcmp+0x28>
 8007516:	f04f 32ff 	mov.w	r2, #4294967295
 800751a:	e7f7      	b.n	800750c <__mcmp+0x28>

0800751c <__mdiff>:
 800751c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007520:	460c      	mov	r4, r1
 8007522:	4606      	mov	r6, r0
 8007524:	4611      	mov	r1, r2
 8007526:	4620      	mov	r0, r4
 8007528:	4617      	mov	r7, r2
 800752a:	f7ff ffdb 	bl	80074e4 <__mcmp>
 800752e:	1e05      	subs	r5, r0, #0
 8007530:	d110      	bne.n	8007554 <__mdiff+0x38>
 8007532:	4629      	mov	r1, r5
 8007534:	4630      	mov	r0, r6
 8007536:	f7ff fd57 	bl	8006fe8 <_Balloc>
 800753a:	b930      	cbnz	r0, 800754a <__mdiff+0x2e>
 800753c:	4b39      	ldr	r3, [pc, #228]	; (8007624 <__mdiff+0x108>)
 800753e:	4602      	mov	r2, r0
 8007540:	f240 2132 	movw	r1, #562	; 0x232
 8007544:	4838      	ldr	r0, [pc, #224]	; (8007628 <__mdiff+0x10c>)
 8007546:	f000 faf3 	bl	8007b30 <__assert_func>
 800754a:	2301      	movs	r3, #1
 800754c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007550:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007554:	bfa4      	itt	ge
 8007556:	463b      	movge	r3, r7
 8007558:	4627      	movge	r7, r4
 800755a:	4630      	mov	r0, r6
 800755c:	6879      	ldr	r1, [r7, #4]
 800755e:	bfa6      	itte	ge
 8007560:	461c      	movge	r4, r3
 8007562:	2500      	movge	r5, #0
 8007564:	2501      	movlt	r5, #1
 8007566:	f7ff fd3f 	bl	8006fe8 <_Balloc>
 800756a:	b920      	cbnz	r0, 8007576 <__mdiff+0x5a>
 800756c:	4b2d      	ldr	r3, [pc, #180]	; (8007624 <__mdiff+0x108>)
 800756e:	4602      	mov	r2, r0
 8007570:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007574:	e7e6      	b.n	8007544 <__mdiff+0x28>
 8007576:	693e      	ldr	r6, [r7, #16]
 8007578:	60c5      	str	r5, [r0, #12]
 800757a:	6925      	ldr	r5, [r4, #16]
 800757c:	f107 0114 	add.w	r1, r7, #20
 8007580:	f104 0914 	add.w	r9, r4, #20
 8007584:	f100 0e14 	add.w	lr, r0, #20
 8007588:	f107 0210 	add.w	r2, r7, #16
 800758c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007590:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007594:	46f2      	mov	sl, lr
 8007596:	2700      	movs	r7, #0
 8007598:	f859 3b04 	ldr.w	r3, [r9], #4
 800759c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80075a0:	fa1f f883 	uxth.w	r8, r3
 80075a4:	fa17 f78b 	uxtah	r7, r7, fp
 80075a8:	0c1b      	lsrs	r3, r3, #16
 80075aa:	eba7 0808 	sub.w	r8, r7, r8
 80075ae:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80075b2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80075b6:	fa1f f888 	uxth.w	r8, r8
 80075ba:	141f      	asrs	r7, r3, #16
 80075bc:	454d      	cmp	r5, r9
 80075be:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80075c2:	f84a 3b04 	str.w	r3, [sl], #4
 80075c6:	d8e7      	bhi.n	8007598 <__mdiff+0x7c>
 80075c8:	1b2b      	subs	r3, r5, r4
 80075ca:	3b15      	subs	r3, #21
 80075cc:	f023 0303 	bic.w	r3, r3, #3
 80075d0:	3304      	adds	r3, #4
 80075d2:	3415      	adds	r4, #21
 80075d4:	42a5      	cmp	r5, r4
 80075d6:	bf38      	it	cc
 80075d8:	2304      	movcc	r3, #4
 80075da:	4419      	add	r1, r3
 80075dc:	4473      	add	r3, lr
 80075de:	469e      	mov	lr, r3
 80075e0:	460d      	mov	r5, r1
 80075e2:	4565      	cmp	r5, ip
 80075e4:	d30e      	bcc.n	8007604 <__mdiff+0xe8>
 80075e6:	f10c 0203 	add.w	r2, ip, #3
 80075ea:	1a52      	subs	r2, r2, r1
 80075ec:	f022 0203 	bic.w	r2, r2, #3
 80075f0:	3903      	subs	r1, #3
 80075f2:	458c      	cmp	ip, r1
 80075f4:	bf38      	it	cc
 80075f6:	2200      	movcc	r2, #0
 80075f8:	441a      	add	r2, r3
 80075fa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80075fe:	b17b      	cbz	r3, 8007620 <__mdiff+0x104>
 8007600:	6106      	str	r6, [r0, #16]
 8007602:	e7a5      	b.n	8007550 <__mdiff+0x34>
 8007604:	f855 8b04 	ldr.w	r8, [r5], #4
 8007608:	fa17 f488 	uxtah	r4, r7, r8
 800760c:	1422      	asrs	r2, r4, #16
 800760e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8007612:	b2a4      	uxth	r4, r4
 8007614:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007618:	f84e 4b04 	str.w	r4, [lr], #4
 800761c:	1417      	asrs	r7, r2, #16
 800761e:	e7e0      	b.n	80075e2 <__mdiff+0xc6>
 8007620:	3e01      	subs	r6, #1
 8007622:	e7ea      	b.n	80075fa <__mdiff+0xde>
 8007624:	08008873 	.word	0x08008873
 8007628:	08008884 	.word	0x08008884

0800762c <__d2b>:
 800762c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007630:	4689      	mov	r9, r1
 8007632:	2101      	movs	r1, #1
 8007634:	ec57 6b10 	vmov	r6, r7, d0
 8007638:	4690      	mov	r8, r2
 800763a:	f7ff fcd5 	bl	8006fe8 <_Balloc>
 800763e:	4604      	mov	r4, r0
 8007640:	b930      	cbnz	r0, 8007650 <__d2b+0x24>
 8007642:	4602      	mov	r2, r0
 8007644:	4b25      	ldr	r3, [pc, #148]	; (80076dc <__d2b+0xb0>)
 8007646:	4826      	ldr	r0, [pc, #152]	; (80076e0 <__d2b+0xb4>)
 8007648:	f240 310a 	movw	r1, #778	; 0x30a
 800764c:	f000 fa70 	bl	8007b30 <__assert_func>
 8007650:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007654:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007658:	bb35      	cbnz	r5, 80076a8 <__d2b+0x7c>
 800765a:	2e00      	cmp	r6, #0
 800765c:	9301      	str	r3, [sp, #4]
 800765e:	d028      	beq.n	80076b2 <__d2b+0x86>
 8007660:	4668      	mov	r0, sp
 8007662:	9600      	str	r6, [sp, #0]
 8007664:	f7ff fd8c 	bl	8007180 <__lo0bits>
 8007668:	9900      	ldr	r1, [sp, #0]
 800766a:	b300      	cbz	r0, 80076ae <__d2b+0x82>
 800766c:	9a01      	ldr	r2, [sp, #4]
 800766e:	f1c0 0320 	rsb	r3, r0, #32
 8007672:	fa02 f303 	lsl.w	r3, r2, r3
 8007676:	430b      	orrs	r3, r1
 8007678:	40c2      	lsrs	r2, r0
 800767a:	6163      	str	r3, [r4, #20]
 800767c:	9201      	str	r2, [sp, #4]
 800767e:	9b01      	ldr	r3, [sp, #4]
 8007680:	61a3      	str	r3, [r4, #24]
 8007682:	2b00      	cmp	r3, #0
 8007684:	bf14      	ite	ne
 8007686:	2202      	movne	r2, #2
 8007688:	2201      	moveq	r2, #1
 800768a:	6122      	str	r2, [r4, #16]
 800768c:	b1d5      	cbz	r5, 80076c4 <__d2b+0x98>
 800768e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007692:	4405      	add	r5, r0
 8007694:	f8c9 5000 	str.w	r5, [r9]
 8007698:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800769c:	f8c8 0000 	str.w	r0, [r8]
 80076a0:	4620      	mov	r0, r4
 80076a2:	b003      	add	sp, #12
 80076a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80076a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80076ac:	e7d5      	b.n	800765a <__d2b+0x2e>
 80076ae:	6161      	str	r1, [r4, #20]
 80076b0:	e7e5      	b.n	800767e <__d2b+0x52>
 80076b2:	a801      	add	r0, sp, #4
 80076b4:	f7ff fd64 	bl	8007180 <__lo0bits>
 80076b8:	9b01      	ldr	r3, [sp, #4]
 80076ba:	6163      	str	r3, [r4, #20]
 80076bc:	2201      	movs	r2, #1
 80076be:	6122      	str	r2, [r4, #16]
 80076c0:	3020      	adds	r0, #32
 80076c2:	e7e3      	b.n	800768c <__d2b+0x60>
 80076c4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80076c8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80076cc:	f8c9 0000 	str.w	r0, [r9]
 80076d0:	6918      	ldr	r0, [r3, #16]
 80076d2:	f7ff fd35 	bl	8007140 <__hi0bits>
 80076d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80076da:	e7df      	b.n	800769c <__d2b+0x70>
 80076dc:	08008873 	.word	0x08008873
 80076e0:	08008884 	.word	0x08008884

080076e4 <_calloc_r>:
 80076e4:	b513      	push	{r0, r1, r4, lr}
 80076e6:	434a      	muls	r2, r1
 80076e8:	4611      	mov	r1, r2
 80076ea:	9201      	str	r2, [sp, #4]
 80076ec:	f000 f85a 	bl	80077a4 <_malloc_r>
 80076f0:	4604      	mov	r4, r0
 80076f2:	b118      	cbz	r0, 80076fc <_calloc_r+0x18>
 80076f4:	9a01      	ldr	r2, [sp, #4]
 80076f6:	2100      	movs	r1, #0
 80076f8:	f7fe f960 	bl	80059bc <memset>
 80076fc:	4620      	mov	r0, r4
 80076fe:	b002      	add	sp, #8
 8007700:	bd10      	pop	{r4, pc}
	...

08007704 <_free_r>:
 8007704:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007706:	2900      	cmp	r1, #0
 8007708:	d048      	beq.n	800779c <_free_r+0x98>
 800770a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800770e:	9001      	str	r0, [sp, #4]
 8007710:	2b00      	cmp	r3, #0
 8007712:	f1a1 0404 	sub.w	r4, r1, #4
 8007716:	bfb8      	it	lt
 8007718:	18e4      	addlt	r4, r4, r3
 800771a:	f000 fa65 	bl	8007be8 <__malloc_lock>
 800771e:	4a20      	ldr	r2, [pc, #128]	; (80077a0 <_free_r+0x9c>)
 8007720:	9801      	ldr	r0, [sp, #4]
 8007722:	6813      	ldr	r3, [r2, #0]
 8007724:	4615      	mov	r5, r2
 8007726:	b933      	cbnz	r3, 8007736 <_free_r+0x32>
 8007728:	6063      	str	r3, [r4, #4]
 800772a:	6014      	str	r4, [r2, #0]
 800772c:	b003      	add	sp, #12
 800772e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007732:	f000 ba5f 	b.w	8007bf4 <__malloc_unlock>
 8007736:	42a3      	cmp	r3, r4
 8007738:	d90b      	bls.n	8007752 <_free_r+0x4e>
 800773a:	6821      	ldr	r1, [r4, #0]
 800773c:	1862      	adds	r2, r4, r1
 800773e:	4293      	cmp	r3, r2
 8007740:	bf04      	itt	eq
 8007742:	681a      	ldreq	r2, [r3, #0]
 8007744:	685b      	ldreq	r3, [r3, #4]
 8007746:	6063      	str	r3, [r4, #4]
 8007748:	bf04      	itt	eq
 800774a:	1852      	addeq	r2, r2, r1
 800774c:	6022      	streq	r2, [r4, #0]
 800774e:	602c      	str	r4, [r5, #0]
 8007750:	e7ec      	b.n	800772c <_free_r+0x28>
 8007752:	461a      	mov	r2, r3
 8007754:	685b      	ldr	r3, [r3, #4]
 8007756:	b10b      	cbz	r3, 800775c <_free_r+0x58>
 8007758:	42a3      	cmp	r3, r4
 800775a:	d9fa      	bls.n	8007752 <_free_r+0x4e>
 800775c:	6811      	ldr	r1, [r2, #0]
 800775e:	1855      	adds	r5, r2, r1
 8007760:	42a5      	cmp	r5, r4
 8007762:	d10b      	bne.n	800777c <_free_r+0x78>
 8007764:	6824      	ldr	r4, [r4, #0]
 8007766:	4421      	add	r1, r4
 8007768:	1854      	adds	r4, r2, r1
 800776a:	42a3      	cmp	r3, r4
 800776c:	6011      	str	r1, [r2, #0]
 800776e:	d1dd      	bne.n	800772c <_free_r+0x28>
 8007770:	681c      	ldr	r4, [r3, #0]
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	6053      	str	r3, [r2, #4]
 8007776:	4421      	add	r1, r4
 8007778:	6011      	str	r1, [r2, #0]
 800777a:	e7d7      	b.n	800772c <_free_r+0x28>
 800777c:	d902      	bls.n	8007784 <_free_r+0x80>
 800777e:	230c      	movs	r3, #12
 8007780:	6003      	str	r3, [r0, #0]
 8007782:	e7d3      	b.n	800772c <_free_r+0x28>
 8007784:	6825      	ldr	r5, [r4, #0]
 8007786:	1961      	adds	r1, r4, r5
 8007788:	428b      	cmp	r3, r1
 800778a:	bf04      	itt	eq
 800778c:	6819      	ldreq	r1, [r3, #0]
 800778e:	685b      	ldreq	r3, [r3, #4]
 8007790:	6063      	str	r3, [r4, #4]
 8007792:	bf04      	itt	eq
 8007794:	1949      	addeq	r1, r1, r5
 8007796:	6021      	streq	r1, [r4, #0]
 8007798:	6054      	str	r4, [r2, #4]
 800779a:	e7c7      	b.n	800772c <_free_r+0x28>
 800779c:	b003      	add	sp, #12
 800779e:	bd30      	pop	{r4, r5, pc}
 80077a0:	200001fc 	.word	0x200001fc

080077a4 <_malloc_r>:
 80077a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077a6:	1ccd      	adds	r5, r1, #3
 80077a8:	f025 0503 	bic.w	r5, r5, #3
 80077ac:	3508      	adds	r5, #8
 80077ae:	2d0c      	cmp	r5, #12
 80077b0:	bf38      	it	cc
 80077b2:	250c      	movcc	r5, #12
 80077b4:	2d00      	cmp	r5, #0
 80077b6:	4606      	mov	r6, r0
 80077b8:	db01      	blt.n	80077be <_malloc_r+0x1a>
 80077ba:	42a9      	cmp	r1, r5
 80077bc:	d903      	bls.n	80077c6 <_malloc_r+0x22>
 80077be:	230c      	movs	r3, #12
 80077c0:	6033      	str	r3, [r6, #0]
 80077c2:	2000      	movs	r0, #0
 80077c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077c6:	f000 fa0f 	bl	8007be8 <__malloc_lock>
 80077ca:	4921      	ldr	r1, [pc, #132]	; (8007850 <_malloc_r+0xac>)
 80077cc:	680a      	ldr	r2, [r1, #0]
 80077ce:	4614      	mov	r4, r2
 80077d0:	b99c      	cbnz	r4, 80077fa <_malloc_r+0x56>
 80077d2:	4f20      	ldr	r7, [pc, #128]	; (8007854 <_malloc_r+0xb0>)
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	b923      	cbnz	r3, 80077e2 <_malloc_r+0x3e>
 80077d8:	4621      	mov	r1, r4
 80077da:	4630      	mov	r0, r6
 80077dc:	f000 f998 	bl	8007b10 <_sbrk_r>
 80077e0:	6038      	str	r0, [r7, #0]
 80077e2:	4629      	mov	r1, r5
 80077e4:	4630      	mov	r0, r6
 80077e6:	f000 f993 	bl	8007b10 <_sbrk_r>
 80077ea:	1c43      	adds	r3, r0, #1
 80077ec:	d123      	bne.n	8007836 <_malloc_r+0x92>
 80077ee:	230c      	movs	r3, #12
 80077f0:	6033      	str	r3, [r6, #0]
 80077f2:	4630      	mov	r0, r6
 80077f4:	f000 f9fe 	bl	8007bf4 <__malloc_unlock>
 80077f8:	e7e3      	b.n	80077c2 <_malloc_r+0x1e>
 80077fa:	6823      	ldr	r3, [r4, #0]
 80077fc:	1b5b      	subs	r3, r3, r5
 80077fe:	d417      	bmi.n	8007830 <_malloc_r+0x8c>
 8007800:	2b0b      	cmp	r3, #11
 8007802:	d903      	bls.n	800780c <_malloc_r+0x68>
 8007804:	6023      	str	r3, [r4, #0]
 8007806:	441c      	add	r4, r3
 8007808:	6025      	str	r5, [r4, #0]
 800780a:	e004      	b.n	8007816 <_malloc_r+0x72>
 800780c:	6863      	ldr	r3, [r4, #4]
 800780e:	42a2      	cmp	r2, r4
 8007810:	bf0c      	ite	eq
 8007812:	600b      	streq	r3, [r1, #0]
 8007814:	6053      	strne	r3, [r2, #4]
 8007816:	4630      	mov	r0, r6
 8007818:	f000 f9ec 	bl	8007bf4 <__malloc_unlock>
 800781c:	f104 000b 	add.w	r0, r4, #11
 8007820:	1d23      	adds	r3, r4, #4
 8007822:	f020 0007 	bic.w	r0, r0, #7
 8007826:	1ac2      	subs	r2, r0, r3
 8007828:	d0cc      	beq.n	80077c4 <_malloc_r+0x20>
 800782a:	1a1b      	subs	r3, r3, r0
 800782c:	50a3      	str	r3, [r4, r2]
 800782e:	e7c9      	b.n	80077c4 <_malloc_r+0x20>
 8007830:	4622      	mov	r2, r4
 8007832:	6864      	ldr	r4, [r4, #4]
 8007834:	e7cc      	b.n	80077d0 <_malloc_r+0x2c>
 8007836:	1cc4      	adds	r4, r0, #3
 8007838:	f024 0403 	bic.w	r4, r4, #3
 800783c:	42a0      	cmp	r0, r4
 800783e:	d0e3      	beq.n	8007808 <_malloc_r+0x64>
 8007840:	1a21      	subs	r1, r4, r0
 8007842:	4630      	mov	r0, r6
 8007844:	f000 f964 	bl	8007b10 <_sbrk_r>
 8007848:	3001      	adds	r0, #1
 800784a:	d1dd      	bne.n	8007808 <_malloc_r+0x64>
 800784c:	e7cf      	b.n	80077ee <_malloc_r+0x4a>
 800784e:	bf00      	nop
 8007850:	200001fc 	.word	0x200001fc
 8007854:	20000200 	.word	0x20000200

08007858 <__ssputs_r>:
 8007858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800785c:	688e      	ldr	r6, [r1, #8]
 800785e:	429e      	cmp	r6, r3
 8007860:	4682      	mov	sl, r0
 8007862:	460c      	mov	r4, r1
 8007864:	4690      	mov	r8, r2
 8007866:	461f      	mov	r7, r3
 8007868:	d838      	bhi.n	80078dc <__ssputs_r+0x84>
 800786a:	898a      	ldrh	r2, [r1, #12]
 800786c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007870:	d032      	beq.n	80078d8 <__ssputs_r+0x80>
 8007872:	6825      	ldr	r5, [r4, #0]
 8007874:	6909      	ldr	r1, [r1, #16]
 8007876:	eba5 0901 	sub.w	r9, r5, r1
 800787a:	6965      	ldr	r5, [r4, #20]
 800787c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007880:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007884:	3301      	adds	r3, #1
 8007886:	444b      	add	r3, r9
 8007888:	106d      	asrs	r5, r5, #1
 800788a:	429d      	cmp	r5, r3
 800788c:	bf38      	it	cc
 800788e:	461d      	movcc	r5, r3
 8007890:	0553      	lsls	r3, r2, #21
 8007892:	d531      	bpl.n	80078f8 <__ssputs_r+0xa0>
 8007894:	4629      	mov	r1, r5
 8007896:	f7ff ff85 	bl	80077a4 <_malloc_r>
 800789a:	4606      	mov	r6, r0
 800789c:	b950      	cbnz	r0, 80078b4 <__ssputs_r+0x5c>
 800789e:	230c      	movs	r3, #12
 80078a0:	f8ca 3000 	str.w	r3, [sl]
 80078a4:	89a3      	ldrh	r3, [r4, #12]
 80078a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078aa:	81a3      	strh	r3, [r4, #12]
 80078ac:	f04f 30ff 	mov.w	r0, #4294967295
 80078b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078b4:	6921      	ldr	r1, [r4, #16]
 80078b6:	464a      	mov	r2, r9
 80078b8:	f7fe f872 	bl	80059a0 <memcpy>
 80078bc:	89a3      	ldrh	r3, [r4, #12]
 80078be:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80078c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078c6:	81a3      	strh	r3, [r4, #12]
 80078c8:	6126      	str	r6, [r4, #16]
 80078ca:	6165      	str	r5, [r4, #20]
 80078cc:	444e      	add	r6, r9
 80078ce:	eba5 0509 	sub.w	r5, r5, r9
 80078d2:	6026      	str	r6, [r4, #0]
 80078d4:	60a5      	str	r5, [r4, #8]
 80078d6:	463e      	mov	r6, r7
 80078d8:	42be      	cmp	r6, r7
 80078da:	d900      	bls.n	80078de <__ssputs_r+0x86>
 80078dc:	463e      	mov	r6, r7
 80078de:	4632      	mov	r2, r6
 80078e0:	6820      	ldr	r0, [r4, #0]
 80078e2:	4641      	mov	r1, r8
 80078e4:	f000 f966 	bl	8007bb4 <memmove>
 80078e8:	68a3      	ldr	r3, [r4, #8]
 80078ea:	6822      	ldr	r2, [r4, #0]
 80078ec:	1b9b      	subs	r3, r3, r6
 80078ee:	4432      	add	r2, r6
 80078f0:	60a3      	str	r3, [r4, #8]
 80078f2:	6022      	str	r2, [r4, #0]
 80078f4:	2000      	movs	r0, #0
 80078f6:	e7db      	b.n	80078b0 <__ssputs_r+0x58>
 80078f8:	462a      	mov	r2, r5
 80078fa:	f000 f981 	bl	8007c00 <_realloc_r>
 80078fe:	4606      	mov	r6, r0
 8007900:	2800      	cmp	r0, #0
 8007902:	d1e1      	bne.n	80078c8 <__ssputs_r+0x70>
 8007904:	6921      	ldr	r1, [r4, #16]
 8007906:	4650      	mov	r0, sl
 8007908:	f7ff fefc 	bl	8007704 <_free_r>
 800790c:	e7c7      	b.n	800789e <__ssputs_r+0x46>
	...

08007910 <_svfiprintf_r>:
 8007910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007914:	4698      	mov	r8, r3
 8007916:	898b      	ldrh	r3, [r1, #12]
 8007918:	061b      	lsls	r3, r3, #24
 800791a:	b09d      	sub	sp, #116	; 0x74
 800791c:	4607      	mov	r7, r0
 800791e:	460d      	mov	r5, r1
 8007920:	4614      	mov	r4, r2
 8007922:	d50e      	bpl.n	8007942 <_svfiprintf_r+0x32>
 8007924:	690b      	ldr	r3, [r1, #16]
 8007926:	b963      	cbnz	r3, 8007942 <_svfiprintf_r+0x32>
 8007928:	2140      	movs	r1, #64	; 0x40
 800792a:	f7ff ff3b 	bl	80077a4 <_malloc_r>
 800792e:	6028      	str	r0, [r5, #0]
 8007930:	6128      	str	r0, [r5, #16]
 8007932:	b920      	cbnz	r0, 800793e <_svfiprintf_r+0x2e>
 8007934:	230c      	movs	r3, #12
 8007936:	603b      	str	r3, [r7, #0]
 8007938:	f04f 30ff 	mov.w	r0, #4294967295
 800793c:	e0d1      	b.n	8007ae2 <_svfiprintf_r+0x1d2>
 800793e:	2340      	movs	r3, #64	; 0x40
 8007940:	616b      	str	r3, [r5, #20]
 8007942:	2300      	movs	r3, #0
 8007944:	9309      	str	r3, [sp, #36]	; 0x24
 8007946:	2320      	movs	r3, #32
 8007948:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800794c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007950:	2330      	movs	r3, #48	; 0x30
 8007952:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007afc <_svfiprintf_r+0x1ec>
 8007956:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800795a:	f04f 0901 	mov.w	r9, #1
 800795e:	4623      	mov	r3, r4
 8007960:	469a      	mov	sl, r3
 8007962:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007966:	b10a      	cbz	r2, 800796c <_svfiprintf_r+0x5c>
 8007968:	2a25      	cmp	r2, #37	; 0x25
 800796a:	d1f9      	bne.n	8007960 <_svfiprintf_r+0x50>
 800796c:	ebba 0b04 	subs.w	fp, sl, r4
 8007970:	d00b      	beq.n	800798a <_svfiprintf_r+0x7a>
 8007972:	465b      	mov	r3, fp
 8007974:	4622      	mov	r2, r4
 8007976:	4629      	mov	r1, r5
 8007978:	4638      	mov	r0, r7
 800797a:	f7ff ff6d 	bl	8007858 <__ssputs_r>
 800797e:	3001      	adds	r0, #1
 8007980:	f000 80aa 	beq.w	8007ad8 <_svfiprintf_r+0x1c8>
 8007984:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007986:	445a      	add	r2, fp
 8007988:	9209      	str	r2, [sp, #36]	; 0x24
 800798a:	f89a 3000 	ldrb.w	r3, [sl]
 800798e:	2b00      	cmp	r3, #0
 8007990:	f000 80a2 	beq.w	8007ad8 <_svfiprintf_r+0x1c8>
 8007994:	2300      	movs	r3, #0
 8007996:	f04f 32ff 	mov.w	r2, #4294967295
 800799a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800799e:	f10a 0a01 	add.w	sl, sl, #1
 80079a2:	9304      	str	r3, [sp, #16]
 80079a4:	9307      	str	r3, [sp, #28]
 80079a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80079aa:	931a      	str	r3, [sp, #104]	; 0x68
 80079ac:	4654      	mov	r4, sl
 80079ae:	2205      	movs	r2, #5
 80079b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079b4:	4851      	ldr	r0, [pc, #324]	; (8007afc <_svfiprintf_r+0x1ec>)
 80079b6:	f7f8 fc33 	bl	8000220 <memchr>
 80079ba:	9a04      	ldr	r2, [sp, #16]
 80079bc:	b9d8      	cbnz	r0, 80079f6 <_svfiprintf_r+0xe6>
 80079be:	06d0      	lsls	r0, r2, #27
 80079c0:	bf44      	itt	mi
 80079c2:	2320      	movmi	r3, #32
 80079c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079c8:	0711      	lsls	r1, r2, #28
 80079ca:	bf44      	itt	mi
 80079cc:	232b      	movmi	r3, #43	; 0x2b
 80079ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079d2:	f89a 3000 	ldrb.w	r3, [sl]
 80079d6:	2b2a      	cmp	r3, #42	; 0x2a
 80079d8:	d015      	beq.n	8007a06 <_svfiprintf_r+0xf6>
 80079da:	9a07      	ldr	r2, [sp, #28]
 80079dc:	4654      	mov	r4, sl
 80079de:	2000      	movs	r0, #0
 80079e0:	f04f 0c0a 	mov.w	ip, #10
 80079e4:	4621      	mov	r1, r4
 80079e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079ea:	3b30      	subs	r3, #48	; 0x30
 80079ec:	2b09      	cmp	r3, #9
 80079ee:	d94e      	bls.n	8007a8e <_svfiprintf_r+0x17e>
 80079f0:	b1b0      	cbz	r0, 8007a20 <_svfiprintf_r+0x110>
 80079f2:	9207      	str	r2, [sp, #28]
 80079f4:	e014      	b.n	8007a20 <_svfiprintf_r+0x110>
 80079f6:	eba0 0308 	sub.w	r3, r0, r8
 80079fa:	fa09 f303 	lsl.w	r3, r9, r3
 80079fe:	4313      	orrs	r3, r2
 8007a00:	9304      	str	r3, [sp, #16]
 8007a02:	46a2      	mov	sl, r4
 8007a04:	e7d2      	b.n	80079ac <_svfiprintf_r+0x9c>
 8007a06:	9b03      	ldr	r3, [sp, #12]
 8007a08:	1d19      	adds	r1, r3, #4
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	9103      	str	r1, [sp, #12]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	bfbb      	ittet	lt
 8007a12:	425b      	neglt	r3, r3
 8007a14:	f042 0202 	orrlt.w	r2, r2, #2
 8007a18:	9307      	strge	r3, [sp, #28]
 8007a1a:	9307      	strlt	r3, [sp, #28]
 8007a1c:	bfb8      	it	lt
 8007a1e:	9204      	strlt	r2, [sp, #16]
 8007a20:	7823      	ldrb	r3, [r4, #0]
 8007a22:	2b2e      	cmp	r3, #46	; 0x2e
 8007a24:	d10c      	bne.n	8007a40 <_svfiprintf_r+0x130>
 8007a26:	7863      	ldrb	r3, [r4, #1]
 8007a28:	2b2a      	cmp	r3, #42	; 0x2a
 8007a2a:	d135      	bne.n	8007a98 <_svfiprintf_r+0x188>
 8007a2c:	9b03      	ldr	r3, [sp, #12]
 8007a2e:	1d1a      	adds	r2, r3, #4
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	9203      	str	r2, [sp, #12]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	bfb8      	it	lt
 8007a38:	f04f 33ff 	movlt.w	r3, #4294967295
 8007a3c:	3402      	adds	r4, #2
 8007a3e:	9305      	str	r3, [sp, #20]
 8007a40:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007b0c <_svfiprintf_r+0x1fc>
 8007a44:	7821      	ldrb	r1, [r4, #0]
 8007a46:	2203      	movs	r2, #3
 8007a48:	4650      	mov	r0, sl
 8007a4a:	f7f8 fbe9 	bl	8000220 <memchr>
 8007a4e:	b140      	cbz	r0, 8007a62 <_svfiprintf_r+0x152>
 8007a50:	2340      	movs	r3, #64	; 0x40
 8007a52:	eba0 000a 	sub.w	r0, r0, sl
 8007a56:	fa03 f000 	lsl.w	r0, r3, r0
 8007a5a:	9b04      	ldr	r3, [sp, #16]
 8007a5c:	4303      	orrs	r3, r0
 8007a5e:	3401      	adds	r4, #1
 8007a60:	9304      	str	r3, [sp, #16]
 8007a62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a66:	4826      	ldr	r0, [pc, #152]	; (8007b00 <_svfiprintf_r+0x1f0>)
 8007a68:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007a6c:	2206      	movs	r2, #6
 8007a6e:	f7f8 fbd7 	bl	8000220 <memchr>
 8007a72:	2800      	cmp	r0, #0
 8007a74:	d038      	beq.n	8007ae8 <_svfiprintf_r+0x1d8>
 8007a76:	4b23      	ldr	r3, [pc, #140]	; (8007b04 <_svfiprintf_r+0x1f4>)
 8007a78:	bb1b      	cbnz	r3, 8007ac2 <_svfiprintf_r+0x1b2>
 8007a7a:	9b03      	ldr	r3, [sp, #12]
 8007a7c:	3307      	adds	r3, #7
 8007a7e:	f023 0307 	bic.w	r3, r3, #7
 8007a82:	3308      	adds	r3, #8
 8007a84:	9303      	str	r3, [sp, #12]
 8007a86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a88:	4433      	add	r3, r6
 8007a8a:	9309      	str	r3, [sp, #36]	; 0x24
 8007a8c:	e767      	b.n	800795e <_svfiprintf_r+0x4e>
 8007a8e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a92:	460c      	mov	r4, r1
 8007a94:	2001      	movs	r0, #1
 8007a96:	e7a5      	b.n	80079e4 <_svfiprintf_r+0xd4>
 8007a98:	2300      	movs	r3, #0
 8007a9a:	3401      	adds	r4, #1
 8007a9c:	9305      	str	r3, [sp, #20]
 8007a9e:	4619      	mov	r1, r3
 8007aa0:	f04f 0c0a 	mov.w	ip, #10
 8007aa4:	4620      	mov	r0, r4
 8007aa6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007aaa:	3a30      	subs	r2, #48	; 0x30
 8007aac:	2a09      	cmp	r2, #9
 8007aae:	d903      	bls.n	8007ab8 <_svfiprintf_r+0x1a8>
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d0c5      	beq.n	8007a40 <_svfiprintf_r+0x130>
 8007ab4:	9105      	str	r1, [sp, #20]
 8007ab6:	e7c3      	b.n	8007a40 <_svfiprintf_r+0x130>
 8007ab8:	fb0c 2101 	mla	r1, ip, r1, r2
 8007abc:	4604      	mov	r4, r0
 8007abe:	2301      	movs	r3, #1
 8007ac0:	e7f0      	b.n	8007aa4 <_svfiprintf_r+0x194>
 8007ac2:	ab03      	add	r3, sp, #12
 8007ac4:	9300      	str	r3, [sp, #0]
 8007ac6:	462a      	mov	r2, r5
 8007ac8:	4b0f      	ldr	r3, [pc, #60]	; (8007b08 <_svfiprintf_r+0x1f8>)
 8007aca:	a904      	add	r1, sp, #16
 8007acc:	4638      	mov	r0, r7
 8007ace:	f7fe f81d 	bl	8005b0c <_printf_float>
 8007ad2:	1c42      	adds	r2, r0, #1
 8007ad4:	4606      	mov	r6, r0
 8007ad6:	d1d6      	bne.n	8007a86 <_svfiprintf_r+0x176>
 8007ad8:	89ab      	ldrh	r3, [r5, #12]
 8007ada:	065b      	lsls	r3, r3, #25
 8007adc:	f53f af2c 	bmi.w	8007938 <_svfiprintf_r+0x28>
 8007ae0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ae2:	b01d      	add	sp, #116	; 0x74
 8007ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ae8:	ab03      	add	r3, sp, #12
 8007aea:	9300      	str	r3, [sp, #0]
 8007aec:	462a      	mov	r2, r5
 8007aee:	4b06      	ldr	r3, [pc, #24]	; (8007b08 <_svfiprintf_r+0x1f8>)
 8007af0:	a904      	add	r1, sp, #16
 8007af2:	4638      	mov	r0, r7
 8007af4:	f7fe faae 	bl	8006054 <_printf_i>
 8007af8:	e7eb      	b.n	8007ad2 <_svfiprintf_r+0x1c2>
 8007afa:	bf00      	nop
 8007afc:	080089e4 	.word	0x080089e4
 8007b00:	080089ee 	.word	0x080089ee
 8007b04:	08005b0d 	.word	0x08005b0d
 8007b08:	08007859 	.word	0x08007859
 8007b0c:	080089ea 	.word	0x080089ea

08007b10 <_sbrk_r>:
 8007b10:	b538      	push	{r3, r4, r5, lr}
 8007b12:	4d06      	ldr	r5, [pc, #24]	; (8007b2c <_sbrk_r+0x1c>)
 8007b14:	2300      	movs	r3, #0
 8007b16:	4604      	mov	r4, r0
 8007b18:	4608      	mov	r0, r1
 8007b1a:	602b      	str	r3, [r5, #0]
 8007b1c:	f7f9 ff84 	bl	8001a28 <_sbrk>
 8007b20:	1c43      	adds	r3, r0, #1
 8007b22:	d102      	bne.n	8007b2a <_sbrk_r+0x1a>
 8007b24:	682b      	ldr	r3, [r5, #0]
 8007b26:	b103      	cbz	r3, 8007b2a <_sbrk_r+0x1a>
 8007b28:	6023      	str	r3, [r4, #0]
 8007b2a:	bd38      	pop	{r3, r4, r5, pc}
 8007b2c:	2000048c 	.word	0x2000048c

08007b30 <__assert_func>:
 8007b30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b32:	4614      	mov	r4, r2
 8007b34:	461a      	mov	r2, r3
 8007b36:	4b09      	ldr	r3, [pc, #36]	; (8007b5c <__assert_func+0x2c>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4605      	mov	r5, r0
 8007b3c:	68d8      	ldr	r0, [r3, #12]
 8007b3e:	b14c      	cbz	r4, 8007b54 <__assert_func+0x24>
 8007b40:	4b07      	ldr	r3, [pc, #28]	; (8007b60 <__assert_func+0x30>)
 8007b42:	9100      	str	r1, [sp, #0]
 8007b44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007b48:	4906      	ldr	r1, [pc, #24]	; (8007b64 <__assert_func+0x34>)
 8007b4a:	462b      	mov	r3, r5
 8007b4c:	f000 f80e 	bl	8007b6c <fiprintf>
 8007b50:	f000 faa4 	bl	800809c <abort>
 8007b54:	4b04      	ldr	r3, [pc, #16]	; (8007b68 <__assert_func+0x38>)
 8007b56:	461c      	mov	r4, r3
 8007b58:	e7f3      	b.n	8007b42 <__assert_func+0x12>
 8007b5a:	bf00      	nop
 8007b5c:	2000000c 	.word	0x2000000c
 8007b60:	080089f5 	.word	0x080089f5
 8007b64:	08008a02 	.word	0x08008a02
 8007b68:	08008a30 	.word	0x08008a30

08007b6c <fiprintf>:
 8007b6c:	b40e      	push	{r1, r2, r3}
 8007b6e:	b503      	push	{r0, r1, lr}
 8007b70:	4601      	mov	r1, r0
 8007b72:	ab03      	add	r3, sp, #12
 8007b74:	4805      	ldr	r0, [pc, #20]	; (8007b8c <fiprintf+0x20>)
 8007b76:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b7a:	6800      	ldr	r0, [r0, #0]
 8007b7c:	9301      	str	r3, [sp, #4]
 8007b7e:	f000 f88f 	bl	8007ca0 <_vfiprintf_r>
 8007b82:	b002      	add	sp, #8
 8007b84:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b88:	b003      	add	sp, #12
 8007b8a:	4770      	bx	lr
 8007b8c:	2000000c 	.word	0x2000000c

08007b90 <__ascii_mbtowc>:
 8007b90:	b082      	sub	sp, #8
 8007b92:	b901      	cbnz	r1, 8007b96 <__ascii_mbtowc+0x6>
 8007b94:	a901      	add	r1, sp, #4
 8007b96:	b142      	cbz	r2, 8007baa <__ascii_mbtowc+0x1a>
 8007b98:	b14b      	cbz	r3, 8007bae <__ascii_mbtowc+0x1e>
 8007b9a:	7813      	ldrb	r3, [r2, #0]
 8007b9c:	600b      	str	r3, [r1, #0]
 8007b9e:	7812      	ldrb	r2, [r2, #0]
 8007ba0:	1e10      	subs	r0, r2, #0
 8007ba2:	bf18      	it	ne
 8007ba4:	2001      	movne	r0, #1
 8007ba6:	b002      	add	sp, #8
 8007ba8:	4770      	bx	lr
 8007baa:	4610      	mov	r0, r2
 8007bac:	e7fb      	b.n	8007ba6 <__ascii_mbtowc+0x16>
 8007bae:	f06f 0001 	mvn.w	r0, #1
 8007bb2:	e7f8      	b.n	8007ba6 <__ascii_mbtowc+0x16>

08007bb4 <memmove>:
 8007bb4:	4288      	cmp	r0, r1
 8007bb6:	b510      	push	{r4, lr}
 8007bb8:	eb01 0402 	add.w	r4, r1, r2
 8007bbc:	d902      	bls.n	8007bc4 <memmove+0x10>
 8007bbe:	4284      	cmp	r4, r0
 8007bc0:	4623      	mov	r3, r4
 8007bc2:	d807      	bhi.n	8007bd4 <memmove+0x20>
 8007bc4:	1e43      	subs	r3, r0, #1
 8007bc6:	42a1      	cmp	r1, r4
 8007bc8:	d008      	beq.n	8007bdc <memmove+0x28>
 8007bca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007bce:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007bd2:	e7f8      	b.n	8007bc6 <memmove+0x12>
 8007bd4:	4402      	add	r2, r0
 8007bd6:	4601      	mov	r1, r0
 8007bd8:	428a      	cmp	r2, r1
 8007bda:	d100      	bne.n	8007bde <memmove+0x2a>
 8007bdc:	bd10      	pop	{r4, pc}
 8007bde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007be2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007be6:	e7f7      	b.n	8007bd8 <memmove+0x24>

08007be8 <__malloc_lock>:
 8007be8:	4801      	ldr	r0, [pc, #4]	; (8007bf0 <__malloc_lock+0x8>)
 8007bea:	f000 bc17 	b.w	800841c <__retarget_lock_acquire_recursive>
 8007bee:	bf00      	nop
 8007bf0:	20000494 	.word	0x20000494

08007bf4 <__malloc_unlock>:
 8007bf4:	4801      	ldr	r0, [pc, #4]	; (8007bfc <__malloc_unlock+0x8>)
 8007bf6:	f000 bc12 	b.w	800841e <__retarget_lock_release_recursive>
 8007bfa:	bf00      	nop
 8007bfc:	20000494 	.word	0x20000494

08007c00 <_realloc_r>:
 8007c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c02:	4607      	mov	r7, r0
 8007c04:	4614      	mov	r4, r2
 8007c06:	460e      	mov	r6, r1
 8007c08:	b921      	cbnz	r1, 8007c14 <_realloc_r+0x14>
 8007c0a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007c0e:	4611      	mov	r1, r2
 8007c10:	f7ff bdc8 	b.w	80077a4 <_malloc_r>
 8007c14:	b922      	cbnz	r2, 8007c20 <_realloc_r+0x20>
 8007c16:	f7ff fd75 	bl	8007704 <_free_r>
 8007c1a:	4625      	mov	r5, r4
 8007c1c:	4628      	mov	r0, r5
 8007c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c20:	f000 fc62 	bl	80084e8 <_malloc_usable_size_r>
 8007c24:	42a0      	cmp	r0, r4
 8007c26:	d20f      	bcs.n	8007c48 <_realloc_r+0x48>
 8007c28:	4621      	mov	r1, r4
 8007c2a:	4638      	mov	r0, r7
 8007c2c:	f7ff fdba 	bl	80077a4 <_malloc_r>
 8007c30:	4605      	mov	r5, r0
 8007c32:	2800      	cmp	r0, #0
 8007c34:	d0f2      	beq.n	8007c1c <_realloc_r+0x1c>
 8007c36:	4631      	mov	r1, r6
 8007c38:	4622      	mov	r2, r4
 8007c3a:	f7fd feb1 	bl	80059a0 <memcpy>
 8007c3e:	4631      	mov	r1, r6
 8007c40:	4638      	mov	r0, r7
 8007c42:	f7ff fd5f 	bl	8007704 <_free_r>
 8007c46:	e7e9      	b.n	8007c1c <_realloc_r+0x1c>
 8007c48:	4635      	mov	r5, r6
 8007c4a:	e7e7      	b.n	8007c1c <_realloc_r+0x1c>

08007c4c <__sfputc_r>:
 8007c4c:	6893      	ldr	r3, [r2, #8]
 8007c4e:	3b01      	subs	r3, #1
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	b410      	push	{r4}
 8007c54:	6093      	str	r3, [r2, #8]
 8007c56:	da08      	bge.n	8007c6a <__sfputc_r+0x1e>
 8007c58:	6994      	ldr	r4, [r2, #24]
 8007c5a:	42a3      	cmp	r3, r4
 8007c5c:	db01      	blt.n	8007c62 <__sfputc_r+0x16>
 8007c5e:	290a      	cmp	r1, #10
 8007c60:	d103      	bne.n	8007c6a <__sfputc_r+0x1e>
 8007c62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c66:	f000 b94b 	b.w	8007f00 <__swbuf_r>
 8007c6a:	6813      	ldr	r3, [r2, #0]
 8007c6c:	1c58      	adds	r0, r3, #1
 8007c6e:	6010      	str	r0, [r2, #0]
 8007c70:	7019      	strb	r1, [r3, #0]
 8007c72:	4608      	mov	r0, r1
 8007c74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c78:	4770      	bx	lr

08007c7a <__sfputs_r>:
 8007c7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c7c:	4606      	mov	r6, r0
 8007c7e:	460f      	mov	r7, r1
 8007c80:	4614      	mov	r4, r2
 8007c82:	18d5      	adds	r5, r2, r3
 8007c84:	42ac      	cmp	r4, r5
 8007c86:	d101      	bne.n	8007c8c <__sfputs_r+0x12>
 8007c88:	2000      	movs	r0, #0
 8007c8a:	e007      	b.n	8007c9c <__sfputs_r+0x22>
 8007c8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c90:	463a      	mov	r2, r7
 8007c92:	4630      	mov	r0, r6
 8007c94:	f7ff ffda 	bl	8007c4c <__sfputc_r>
 8007c98:	1c43      	adds	r3, r0, #1
 8007c9a:	d1f3      	bne.n	8007c84 <__sfputs_r+0xa>
 8007c9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007ca0 <_vfiprintf_r>:
 8007ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ca4:	460d      	mov	r5, r1
 8007ca6:	b09d      	sub	sp, #116	; 0x74
 8007ca8:	4614      	mov	r4, r2
 8007caa:	4698      	mov	r8, r3
 8007cac:	4606      	mov	r6, r0
 8007cae:	b118      	cbz	r0, 8007cb8 <_vfiprintf_r+0x18>
 8007cb0:	6983      	ldr	r3, [r0, #24]
 8007cb2:	b90b      	cbnz	r3, 8007cb8 <_vfiprintf_r+0x18>
 8007cb4:	f000 fb14 	bl	80082e0 <__sinit>
 8007cb8:	4b89      	ldr	r3, [pc, #548]	; (8007ee0 <_vfiprintf_r+0x240>)
 8007cba:	429d      	cmp	r5, r3
 8007cbc:	d11b      	bne.n	8007cf6 <_vfiprintf_r+0x56>
 8007cbe:	6875      	ldr	r5, [r6, #4]
 8007cc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007cc2:	07d9      	lsls	r1, r3, #31
 8007cc4:	d405      	bmi.n	8007cd2 <_vfiprintf_r+0x32>
 8007cc6:	89ab      	ldrh	r3, [r5, #12]
 8007cc8:	059a      	lsls	r2, r3, #22
 8007cca:	d402      	bmi.n	8007cd2 <_vfiprintf_r+0x32>
 8007ccc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007cce:	f000 fba5 	bl	800841c <__retarget_lock_acquire_recursive>
 8007cd2:	89ab      	ldrh	r3, [r5, #12]
 8007cd4:	071b      	lsls	r3, r3, #28
 8007cd6:	d501      	bpl.n	8007cdc <_vfiprintf_r+0x3c>
 8007cd8:	692b      	ldr	r3, [r5, #16]
 8007cda:	b9eb      	cbnz	r3, 8007d18 <_vfiprintf_r+0x78>
 8007cdc:	4629      	mov	r1, r5
 8007cde:	4630      	mov	r0, r6
 8007ce0:	f000 f96e 	bl	8007fc0 <__swsetup_r>
 8007ce4:	b1c0      	cbz	r0, 8007d18 <_vfiprintf_r+0x78>
 8007ce6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ce8:	07dc      	lsls	r4, r3, #31
 8007cea:	d50e      	bpl.n	8007d0a <_vfiprintf_r+0x6a>
 8007cec:	f04f 30ff 	mov.w	r0, #4294967295
 8007cf0:	b01d      	add	sp, #116	; 0x74
 8007cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cf6:	4b7b      	ldr	r3, [pc, #492]	; (8007ee4 <_vfiprintf_r+0x244>)
 8007cf8:	429d      	cmp	r5, r3
 8007cfa:	d101      	bne.n	8007d00 <_vfiprintf_r+0x60>
 8007cfc:	68b5      	ldr	r5, [r6, #8]
 8007cfe:	e7df      	b.n	8007cc0 <_vfiprintf_r+0x20>
 8007d00:	4b79      	ldr	r3, [pc, #484]	; (8007ee8 <_vfiprintf_r+0x248>)
 8007d02:	429d      	cmp	r5, r3
 8007d04:	bf08      	it	eq
 8007d06:	68f5      	ldreq	r5, [r6, #12]
 8007d08:	e7da      	b.n	8007cc0 <_vfiprintf_r+0x20>
 8007d0a:	89ab      	ldrh	r3, [r5, #12]
 8007d0c:	0598      	lsls	r0, r3, #22
 8007d0e:	d4ed      	bmi.n	8007cec <_vfiprintf_r+0x4c>
 8007d10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d12:	f000 fb84 	bl	800841e <__retarget_lock_release_recursive>
 8007d16:	e7e9      	b.n	8007cec <_vfiprintf_r+0x4c>
 8007d18:	2300      	movs	r3, #0
 8007d1a:	9309      	str	r3, [sp, #36]	; 0x24
 8007d1c:	2320      	movs	r3, #32
 8007d1e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007d22:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d26:	2330      	movs	r3, #48	; 0x30
 8007d28:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007eec <_vfiprintf_r+0x24c>
 8007d2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007d30:	f04f 0901 	mov.w	r9, #1
 8007d34:	4623      	mov	r3, r4
 8007d36:	469a      	mov	sl, r3
 8007d38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d3c:	b10a      	cbz	r2, 8007d42 <_vfiprintf_r+0xa2>
 8007d3e:	2a25      	cmp	r2, #37	; 0x25
 8007d40:	d1f9      	bne.n	8007d36 <_vfiprintf_r+0x96>
 8007d42:	ebba 0b04 	subs.w	fp, sl, r4
 8007d46:	d00b      	beq.n	8007d60 <_vfiprintf_r+0xc0>
 8007d48:	465b      	mov	r3, fp
 8007d4a:	4622      	mov	r2, r4
 8007d4c:	4629      	mov	r1, r5
 8007d4e:	4630      	mov	r0, r6
 8007d50:	f7ff ff93 	bl	8007c7a <__sfputs_r>
 8007d54:	3001      	adds	r0, #1
 8007d56:	f000 80aa 	beq.w	8007eae <_vfiprintf_r+0x20e>
 8007d5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d5c:	445a      	add	r2, fp
 8007d5e:	9209      	str	r2, [sp, #36]	; 0x24
 8007d60:	f89a 3000 	ldrb.w	r3, [sl]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	f000 80a2 	beq.w	8007eae <_vfiprintf_r+0x20e>
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8007d70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d74:	f10a 0a01 	add.w	sl, sl, #1
 8007d78:	9304      	str	r3, [sp, #16]
 8007d7a:	9307      	str	r3, [sp, #28]
 8007d7c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007d80:	931a      	str	r3, [sp, #104]	; 0x68
 8007d82:	4654      	mov	r4, sl
 8007d84:	2205      	movs	r2, #5
 8007d86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d8a:	4858      	ldr	r0, [pc, #352]	; (8007eec <_vfiprintf_r+0x24c>)
 8007d8c:	f7f8 fa48 	bl	8000220 <memchr>
 8007d90:	9a04      	ldr	r2, [sp, #16]
 8007d92:	b9d8      	cbnz	r0, 8007dcc <_vfiprintf_r+0x12c>
 8007d94:	06d1      	lsls	r1, r2, #27
 8007d96:	bf44      	itt	mi
 8007d98:	2320      	movmi	r3, #32
 8007d9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d9e:	0713      	lsls	r3, r2, #28
 8007da0:	bf44      	itt	mi
 8007da2:	232b      	movmi	r3, #43	; 0x2b
 8007da4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007da8:	f89a 3000 	ldrb.w	r3, [sl]
 8007dac:	2b2a      	cmp	r3, #42	; 0x2a
 8007dae:	d015      	beq.n	8007ddc <_vfiprintf_r+0x13c>
 8007db0:	9a07      	ldr	r2, [sp, #28]
 8007db2:	4654      	mov	r4, sl
 8007db4:	2000      	movs	r0, #0
 8007db6:	f04f 0c0a 	mov.w	ip, #10
 8007dba:	4621      	mov	r1, r4
 8007dbc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007dc0:	3b30      	subs	r3, #48	; 0x30
 8007dc2:	2b09      	cmp	r3, #9
 8007dc4:	d94e      	bls.n	8007e64 <_vfiprintf_r+0x1c4>
 8007dc6:	b1b0      	cbz	r0, 8007df6 <_vfiprintf_r+0x156>
 8007dc8:	9207      	str	r2, [sp, #28]
 8007dca:	e014      	b.n	8007df6 <_vfiprintf_r+0x156>
 8007dcc:	eba0 0308 	sub.w	r3, r0, r8
 8007dd0:	fa09 f303 	lsl.w	r3, r9, r3
 8007dd4:	4313      	orrs	r3, r2
 8007dd6:	9304      	str	r3, [sp, #16]
 8007dd8:	46a2      	mov	sl, r4
 8007dda:	e7d2      	b.n	8007d82 <_vfiprintf_r+0xe2>
 8007ddc:	9b03      	ldr	r3, [sp, #12]
 8007dde:	1d19      	adds	r1, r3, #4
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	9103      	str	r1, [sp, #12]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	bfbb      	ittet	lt
 8007de8:	425b      	neglt	r3, r3
 8007dea:	f042 0202 	orrlt.w	r2, r2, #2
 8007dee:	9307      	strge	r3, [sp, #28]
 8007df0:	9307      	strlt	r3, [sp, #28]
 8007df2:	bfb8      	it	lt
 8007df4:	9204      	strlt	r2, [sp, #16]
 8007df6:	7823      	ldrb	r3, [r4, #0]
 8007df8:	2b2e      	cmp	r3, #46	; 0x2e
 8007dfa:	d10c      	bne.n	8007e16 <_vfiprintf_r+0x176>
 8007dfc:	7863      	ldrb	r3, [r4, #1]
 8007dfe:	2b2a      	cmp	r3, #42	; 0x2a
 8007e00:	d135      	bne.n	8007e6e <_vfiprintf_r+0x1ce>
 8007e02:	9b03      	ldr	r3, [sp, #12]
 8007e04:	1d1a      	adds	r2, r3, #4
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	9203      	str	r2, [sp, #12]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	bfb8      	it	lt
 8007e0e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007e12:	3402      	adds	r4, #2
 8007e14:	9305      	str	r3, [sp, #20]
 8007e16:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007efc <_vfiprintf_r+0x25c>
 8007e1a:	7821      	ldrb	r1, [r4, #0]
 8007e1c:	2203      	movs	r2, #3
 8007e1e:	4650      	mov	r0, sl
 8007e20:	f7f8 f9fe 	bl	8000220 <memchr>
 8007e24:	b140      	cbz	r0, 8007e38 <_vfiprintf_r+0x198>
 8007e26:	2340      	movs	r3, #64	; 0x40
 8007e28:	eba0 000a 	sub.w	r0, r0, sl
 8007e2c:	fa03 f000 	lsl.w	r0, r3, r0
 8007e30:	9b04      	ldr	r3, [sp, #16]
 8007e32:	4303      	orrs	r3, r0
 8007e34:	3401      	adds	r4, #1
 8007e36:	9304      	str	r3, [sp, #16]
 8007e38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e3c:	482c      	ldr	r0, [pc, #176]	; (8007ef0 <_vfiprintf_r+0x250>)
 8007e3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e42:	2206      	movs	r2, #6
 8007e44:	f7f8 f9ec 	bl	8000220 <memchr>
 8007e48:	2800      	cmp	r0, #0
 8007e4a:	d03f      	beq.n	8007ecc <_vfiprintf_r+0x22c>
 8007e4c:	4b29      	ldr	r3, [pc, #164]	; (8007ef4 <_vfiprintf_r+0x254>)
 8007e4e:	bb1b      	cbnz	r3, 8007e98 <_vfiprintf_r+0x1f8>
 8007e50:	9b03      	ldr	r3, [sp, #12]
 8007e52:	3307      	adds	r3, #7
 8007e54:	f023 0307 	bic.w	r3, r3, #7
 8007e58:	3308      	adds	r3, #8
 8007e5a:	9303      	str	r3, [sp, #12]
 8007e5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e5e:	443b      	add	r3, r7
 8007e60:	9309      	str	r3, [sp, #36]	; 0x24
 8007e62:	e767      	b.n	8007d34 <_vfiprintf_r+0x94>
 8007e64:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e68:	460c      	mov	r4, r1
 8007e6a:	2001      	movs	r0, #1
 8007e6c:	e7a5      	b.n	8007dba <_vfiprintf_r+0x11a>
 8007e6e:	2300      	movs	r3, #0
 8007e70:	3401      	adds	r4, #1
 8007e72:	9305      	str	r3, [sp, #20]
 8007e74:	4619      	mov	r1, r3
 8007e76:	f04f 0c0a 	mov.w	ip, #10
 8007e7a:	4620      	mov	r0, r4
 8007e7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e80:	3a30      	subs	r2, #48	; 0x30
 8007e82:	2a09      	cmp	r2, #9
 8007e84:	d903      	bls.n	8007e8e <_vfiprintf_r+0x1ee>
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d0c5      	beq.n	8007e16 <_vfiprintf_r+0x176>
 8007e8a:	9105      	str	r1, [sp, #20]
 8007e8c:	e7c3      	b.n	8007e16 <_vfiprintf_r+0x176>
 8007e8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e92:	4604      	mov	r4, r0
 8007e94:	2301      	movs	r3, #1
 8007e96:	e7f0      	b.n	8007e7a <_vfiprintf_r+0x1da>
 8007e98:	ab03      	add	r3, sp, #12
 8007e9a:	9300      	str	r3, [sp, #0]
 8007e9c:	462a      	mov	r2, r5
 8007e9e:	4b16      	ldr	r3, [pc, #88]	; (8007ef8 <_vfiprintf_r+0x258>)
 8007ea0:	a904      	add	r1, sp, #16
 8007ea2:	4630      	mov	r0, r6
 8007ea4:	f7fd fe32 	bl	8005b0c <_printf_float>
 8007ea8:	4607      	mov	r7, r0
 8007eaa:	1c78      	adds	r0, r7, #1
 8007eac:	d1d6      	bne.n	8007e5c <_vfiprintf_r+0x1bc>
 8007eae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007eb0:	07d9      	lsls	r1, r3, #31
 8007eb2:	d405      	bmi.n	8007ec0 <_vfiprintf_r+0x220>
 8007eb4:	89ab      	ldrh	r3, [r5, #12]
 8007eb6:	059a      	lsls	r2, r3, #22
 8007eb8:	d402      	bmi.n	8007ec0 <_vfiprintf_r+0x220>
 8007eba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ebc:	f000 faaf 	bl	800841e <__retarget_lock_release_recursive>
 8007ec0:	89ab      	ldrh	r3, [r5, #12]
 8007ec2:	065b      	lsls	r3, r3, #25
 8007ec4:	f53f af12 	bmi.w	8007cec <_vfiprintf_r+0x4c>
 8007ec8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007eca:	e711      	b.n	8007cf0 <_vfiprintf_r+0x50>
 8007ecc:	ab03      	add	r3, sp, #12
 8007ece:	9300      	str	r3, [sp, #0]
 8007ed0:	462a      	mov	r2, r5
 8007ed2:	4b09      	ldr	r3, [pc, #36]	; (8007ef8 <_vfiprintf_r+0x258>)
 8007ed4:	a904      	add	r1, sp, #16
 8007ed6:	4630      	mov	r0, r6
 8007ed8:	f7fe f8bc 	bl	8006054 <_printf_i>
 8007edc:	e7e4      	b.n	8007ea8 <_vfiprintf_r+0x208>
 8007ede:	bf00      	nop
 8007ee0:	08008b5c 	.word	0x08008b5c
 8007ee4:	08008b7c 	.word	0x08008b7c
 8007ee8:	08008b3c 	.word	0x08008b3c
 8007eec:	080089e4 	.word	0x080089e4
 8007ef0:	080089ee 	.word	0x080089ee
 8007ef4:	08005b0d 	.word	0x08005b0d
 8007ef8:	08007c7b 	.word	0x08007c7b
 8007efc:	080089ea 	.word	0x080089ea

08007f00 <__swbuf_r>:
 8007f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f02:	460e      	mov	r6, r1
 8007f04:	4614      	mov	r4, r2
 8007f06:	4605      	mov	r5, r0
 8007f08:	b118      	cbz	r0, 8007f12 <__swbuf_r+0x12>
 8007f0a:	6983      	ldr	r3, [r0, #24]
 8007f0c:	b90b      	cbnz	r3, 8007f12 <__swbuf_r+0x12>
 8007f0e:	f000 f9e7 	bl	80082e0 <__sinit>
 8007f12:	4b21      	ldr	r3, [pc, #132]	; (8007f98 <__swbuf_r+0x98>)
 8007f14:	429c      	cmp	r4, r3
 8007f16:	d12b      	bne.n	8007f70 <__swbuf_r+0x70>
 8007f18:	686c      	ldr	r4, [r5, #4]
 8007f1a:	69a3      	ldr	r3, [r4, #24]
 8007f1c:	60a3      	str	r3, [r4, #8]
 8007f1e:	89a3      	ldrh	r3, [r4, #12]
 8007f20:	071a      	lsls	r2, r3, #28
 8007f22:	d52f      	bpl.n	8007f84 <__swbuf_r+0x84>
 8007f24:	6923      	ldr	r3, [r4, #16]
 8007f26:	b36b      	cbz	r3, 8007f84 <__swbuf_r+0x84>
 8007f28:	6923      	ldr	r3, [r4, #16]
 8007f2a:	6820      	ldr	r0, [r4, #0]
 8007f2c:	1ac0      	subs	r0, r0, r3
 8007f2e:	6963      	ldr	r3, [r4, #20]
 8007f30:	b2f6      	uxtb	r6, r6
 8007f32:	4283      	cmp	r3, r0
 8007f34:	4637      	mov	r7, r6
 8007f36:	dc04      	bgt.n	8007f42 <__swbuf_r+0x42>
 8007f38:	4621      	mov	r1, r4
 8007f3a:	4628      	mov	r0, r5
 8007f3c:	f000 f93c 	bl	80081b8 <_fflush_r>
 8007f40:	bb30      	cbnz	r0, 8007f90 <__swbuf_r+0x90>
 8007f42:	68a3      	ldr	r3, [r4, #8]
 8007f44:	3b01      	subs	r3, #1
 8007f46:	60a3      	str	r3, [r4, #8]
 8007f48:	6823      	ldr	r3, [r4, #0]
 8007f4a:	1c5a      	adds	r2, r3, #1
 8007f4c:	6022      	str	r2, [r4, #0]
 8007f4e:	701e      	strb	r6, [r3, #0]
 8007f50:	6963      	ldr	r3, [r4, #20]
 8007f52:	3001      	adds	r0, #1
 8007f54:	4283      	cmp	r3, r0
 8007f56:	d004      	beq.n	8007f62 <__swbuf_r+0x62>
 8007f58:	89a3      	ldrh	r3, [r4, #12]
 8007f5a:	07db      	lsls	r3, r3, #31
 8007f5c:	d506      	bpl.n	8007f6c <__swbuf_r+0x6c>
 8007f5e:	2e0a      	cmp	r6, #10
 8007f60:	d104      	bne.n	8007f6c <__swbuf_r+0x6c>
 8007f62:	4621      	mov	r1, r4
 8007f64:	4628      	mov	r0, r5
 8007f66:	f000 f927 	bl	80081b8 <_fflush_r>
 8007f6a:	b988      	cbnz	r0, 8007f90 <__swbuf_r+0x90>
 8007f6c:	4638      	mov	r0, r7
 8007f6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f70:	4b0a      	ldr	r3, [pc, #40]	; (8007f9c <__swbuf_r+0x9c>)
 8007f72:	429c      	cmp	r4, r3
 8007f74:	d101      	bne.n	8007f7a <__swbuf_r+0x7a>
 8007f76:	68ac      	ldr	r4, [r5, #8]
 8007f78:	e7cf      	b.n	8007f1a <__swbuf_r+0x1a>
 8007f7a:	4b09      	ldr	r3, [pc, #36]	; (8007fa0 <__swbuf_r+0xa0>)
 8007f7c:	429c      	cmp	r4, r3
 8007f7e:	bf08      	it	eq
 8007f80:	68ec      	ldreq	r4, [r5, #12]
 8007f82:	e7ca      	b.n	8007f1a <__swbuf_r+0x1a>
 8007f84:	4621      	mov	r1, r4
 8007f86:	4628      	mov	r0, r5
 8007f88:	f000 f81a 	bl	8007fc0 <__swsetup_r>
 8007f8c:	2800      	cmp	r0, #0
 8007f8e:	d0cb      	beq.n	8007f28 <__swbuf_r+0x28>
 8007f90:	f04f 37ff 	mov.w	r7, #4294967295
 8007f94:	e7ea      	b.n	8007f6c <__swbuf_r+0x6c>
 8007f96:	bf00      	nop
 8007f98:	08008b5c 	.word	0x08008b5c
 8007f9c:	08008b7c 	.word	0x08008b7c
 8007fa0:	08008b3c 	.word	0x08008b3c

08007fa4 <__ascii_wctomb>:
 8007fa4:	b149      	cbz	r1, 8007fba <__ascii_wctomb+0x16>
 8007fa6:	2aff      	cmp	r2, #255	; 0xff
 8007fa8:	bf85      	ittet	hi
 8007faa:	238a      	movhi	r3, #138	; 0x8a
 8007fac:	6003      	strhi	r3, [r0, #0]
 8007fae:	700a      	strbls	r2, [r1, #0]
 8007fb0:	f04f 30ff 	movhi.w	r0, #4294967295
 8007fb4:	bf98      	it	ls
 8007fb6:	2001      	movls	r0, #1
 8007fb8:	4770      	bx	lr
 8007fba:	4608      	mov	r0, r1
 8007fbc:	4770      	bx	lr
	...

08007fc0 <__swsetup_r>:
 8007fc0:	4b32      	ldr	r3, [pc, #200]	; (800808c <__swsetup_r+0xcc>)
 8007fc2:	b570      	push	{r4, r5, r6, lr}
 8007fc4:	681d      	ldr	r5, [r3, #0]
 8007fc6:	4606      	mov	r6, r0
 8007fc8:	460c      	mov	r4, r1
 8007fca:	b125      	cbz	r5, 8007fd6 <__swsetup_r+0x16>
 8007fcc:	69ab      	ldr	r3, [r5, #24]
 8007fce:	b913      	cbnz	r3, 8007fd6 <__swsetup_r+0x16>
 8007fd0:	4628      	mov	r0, r5
 8007fd2:	f000 f985 	bl	80082e0 <__sinit>
 8007fd6:	4b2e      	ldr	r3, [pc, #184]	; (8008090 <__swsetup_r+0xd0>)
 8007fd8:	429c      	cmp	r4, r3
 8007fda:	d10f      	bne.n	8007ffc <__swsetup_r+0x3c>
 8007fdc:	686c      	ldr	r4, [r5, #4]
 8007fde:	89a3      	ldrh	r3, [r4, #12]
 8007fe0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007fe4:	0719      	lsls	r1, r3, #28
 8007fe6:	d42c      	bmi.n	8008042 <__swsetup_r+0x82>
 8007fe8:	06dd      	lsls	r5, r3, #27
 8007fea:	d411      	bmi.n	8008010 <__swsetup_r+0x50>
 8007fec:	2309      	movs	r3, #9
 8007fee:	6033      	str	r3, [r6, #0]
 8007ff0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007ff4:	81a3      	strh	r3, [r4, #12]
 8007ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8007ffa:	e03e      	b.n	800807a <__swsetup_r+0xba>
 8007ffc:	4b25      	ldr	r3, [pc, #148]	; (8008094 <__swsetup_r+0xd4>)
 8007ffe:	429c      	cmp	r4, r3
 8008000:	d101      	bne.n	8008006 <__swsetup_r+0x46>
 8008002:	68ac      	ldr	r4, [r5, #8]
 8008004:	e7eb      	b.n	8007fde <__swsetup_r+0x1e>
 8008006:	4b24      	ldr	r3, [pc, #144]	; (8008098 <__swsetup_r+0xd8>)
 8008008:	429c      	cmp	r4, r3
 800800a:	bf08      	it	eq
 800800c:	68ec      	ldreq	r4, [r5, #12]
 800800e:	e7e6      	b.n	8007fde <__swsetup_r+0x1e>
 8008010:	0758      	lsls	r0, r3, #29
 8008012:	d512      	bpl.n	800803a <__swsetup_r+0x7a>
 8008014:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008016:	b141      	cbz	r1, 800802a <__swsetup_r+0x6a>
 8008018:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800801c:	4299      	cmp	r1, r3
 800801e:	d002      	beq.n	8008026 <__swsetup_r+0x66>
 8008020:	4630      	mov	r0, r6
 8008022:	f7ff fb6f 	bl	8007704 <_free_r>
 8008026:	2300      	movs	r3, #0
 8008028:	6363      	str	r3, [r4, #52]	; 0x34
 800802a:	89a3      	ldrh	r3, [r4, #12]
 800802c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008030:	81a3      	strh	r3, [r4, #12]
 8008032:	2300      	movs	r3, #0
 8008034:	6063      	str	r3, [r4, #4]
 8008036:	6923      	ldr	r3, [r4, #16]
 8008038:	6023      	str	r3, [r4, #0]
 800803a:	89a3      	ldrh	r3, [r4, #12]
 800803c:	f043 0308 	orr.w	r3, r3, #8
 8008040:	81a3      	strh	r3, [r4, #12]
 8008042:	6923      	ldr	r3, [r4, #16]
 8008044:	b94b      	cbnz	r3, 800805a <__swsetup_r+0x9a>
 8008046:	89a3      	ldrh	r3, [r4, #12]
 8008048:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800804c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008050:	d003      	beq.n	800805a <__swsetup_r+0x9a>
 8008052:	4621      	mov	r1, r4
 8008054:	4630      	mov	r0, r6
 8008056:	f000 fa07 	bl	8008468 <__smakebuf_r>
 800805a:	89a0      	ldrh	r0, [r4, #12]
 800805c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008060:	f010 0301 	ands.w	r3, r0, #1
 8008064:	d00a      	beq.n	800807c <__swsetup_r+0xbc>
 8008066:	2300      	movs	r3, #0
 8008068:	60a3      	str	r3, [r4, #8]
 800806a:	6963      	ldr	r3, [r4, #20]
 800806c:	425b      	negs	r3, r3
 800806e:	61a3      	str	r3, [r4, #24]
 8008070:	6923      	ldr	r3, [r4, #16]
 8008072:	b943      	cbnz	r3, 8008086 <__swsetup_r+0xc6>
 8008074:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008078:	d1ba      	bne.n	8007ff0 <__swsetup_r+0x30>
 800807a:	bd70      	pop	{r4, r5, r6, pc}
 800807c:	0781      	lsls	r1, r0, #30
 800807e:	bf58      	it	pl
 8008080:	6963      	ldrpl	r3, [r4, #20]
 8008082:	60a3      	str	r3, [r4, #8]
 8008084:	e7f4      	b.n	8008070 <__swsetup_r+0xb0>
 8008086:	2000      	movs	r0, #0
 8008088:	e7f7      	b.n	800807a <__swsetup_r+0xba>
 800808a:	bf00      	nop
 800808c:	2000000c 	.word	0x2000000c
 8008090:	08008b5c 	.word	0x08008b5c
 8008094:	08008b7c 	.word	0x08008b7c
 8008098:	08008b3c 	.word	0x08008b3c

0800809c <abort>:
 800809c:	b508      	push	{r3, lr}
 800809e:	2006      	movs	r0, #6
 80080a0:	f000 fa52 	bl	8008548 <raise>
 80080a4:	2001      	movs	r0, #1
 80080a6:	f7f9 fc47 	bl	8001938 <_exit>
	...

080080ac <__sflush_r>:
 80080ac:	898a      	ldrh	r2, [r1, #12]
 80080ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080b2:	4605      	mov	r5, r0
 80080b4:	0710      	lsls	r0, r2, #28
 80080b6:	460c      	mov	r4, r1
 80080b8:	d458      	bmi.n	800816c <__sflush_r+0xc0>
 80080ba:	684b      	ldr	r3, [r1, #4]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	dc05      	bgt.n	80080cc <__sflush_r+0x20>
 80080c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	dc02      	bgt.n	80080cc <__sflush_r+0x20>
 80080c6:	2000      	movs	r0, #0
 80080c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80080ce:	2e00      	cmp	r6, #0
 80080d0:	d0f9      	beq.n	80080c6 <__sflush_r+0x1a>
 80080d2:	2300      	movs	r3, #0
 80080d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80080d8:	682f      	ldr	r7, [r5, #0]
 80080da:	602b      	str	r3, [r5, #0]
 80080dc:	d032      	beq.n	8008144 <__sflush_r+0x98>
 80080de:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80080e0:	89a3      	ldrh	r3, [r4, #12]
 80080e2:	075a      	lsls	r2, r3, #29
 80080e4:	d505      	bpl.n	80080f2 <__sflush_r+0x46>
 80080e6:	6863      	ldr	r3, [r4, #4]
 80080e8:	1ac0      	subs	r0, r0, r3
 80080ea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80080ec:	b10b      	cbz	r3, 80080f2 <__sflush_r+0x46>
 80080ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80080f0:	1ac0      	subs	r0, r0, r3
 80080f2:	2300      	movs	r3, #0
 80080f4:	4602      	mov	r2, r0
 80080f6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80080f8:	6a21      	ldr	r1, [r4, #32]
 80080fa:	4628      	mov	r0, r5
 80080fc:	47b0      	blx	r6
 80080fe:	1c43      	adds	r3, r0, #1
 8008100:	89a3      	ldrh	r3, [r4, #12]
 8008102:	d106      	bne.n	8008112 <__sflush_r+0x66>
 8008104:	6829      	ldr	r1, [r5, #0]
 8008106:	291d      	cmp	r1, #29
 8008108:	d82c      	bhi.n	8008164 <__sflush_r+0xb8>
 800810a:	4a2a      	ldr	r2, [pc, #168]	; (80081b4 <__sflush_r+0x108>)
 800810c:	40ca      	lsrs	r2, r1
 800810e:	07d6      	lsls	r6, r2, #31
 8008110:	d528      	bpl.n	8008164 <__sflush_r+0xb8>
 8008112:	2200      	movs	r2, #0
 8008114:	6062      	str	r2, [r4, #4]
 8008116:	04d9      	lsls	r1, r3, #19
 8008118:	6922      	ldr	r2, [r4, #16]
 800811a:	6022      	str	r2, [r4, #0]
 800811c:	d504      	bpl.n	8008128 <__sflush_r+0x7c>
 800811e:	1c42      	adds	r2, r0, #1
 8008120:	d101      	bne.n	8008126 <__sflush_r+0x7a>
 8008122:	682b      	ldr	r3, [r5, #0]
 8008124:	b903      	cbnz	r3, 8008128 <__sflush_r+0x7c>
 8008126:	6560      	str	r0, [r4, #84]	; 0x54
 8008128:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800812a:	602f      	str	r7, [r5, #0]
 800812c:	2900      	cmp	r1, #0
 800812e:	d0ca      	beq.n	80080c6 <__sflush_r+0x1a>
 8008130:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008134:	4299      	cmp	r1, r3
 8008136:	d002      	beq.n	800813e <__sflush_r+0x92>
 8008138:	4628      	mov	r0, r5
 800813a:	f7ff fae3 	bl	8007704 <_free_r>
 800813e:	2000      	movs	r0, #0
 8008140:	6360      	str	r0, [r4, #52]	; 0x34
 8008142:	e7c1      	b.n	80080c8 <__sflush_r+0x1c>
 8008144:	6a21      	ldr	r1, [r4, #32]
 8008146:	2301      	movs	r3, #1
 8008148:	4628      	mov	r0, r5
 800814a:	47b0      	blx	r6
 800814c:	1c41      	adds	r1, r0, #1
 800814e:	d1c7      	bne.n	80080e0 <__sflush_r+0x34>
 8008150:	682b      	ldr	r3, [r5, #0]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d0c4      	beq.n	80080e0 <__sflush_r+0x34>
 8008156:	2b1d      	cmp	r3, #29
 8008158:	d001      	beq.n	800815e <__sflush_r+0xb2>
 800815a:	2b16      	cmp	r3, #22
 800815c:	d101      	bne.n	8008162 <__sflush_r+0xb6>
 800815e:	602f      	str	r7, [r5, #0]
 8008160:	e7b1      	b.n	80080c6 <__sflush_r+0x1a>
 8008162:	89a3      	ldrh	r3, [r4, #12]
 8008164:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008168:	81a3      	strh	r3, [r4, #12]
 800816a:	e7ad      	b.n	80080c8 <__sflush_r+0x1c>
 800816c:	690f      	ldr	r7, [r1, #16]
 800816e:	2f00      	cmp	r7, #0
 8008170:	d0a9      	beq.n	80080c6 <__sflush_r+0x1a>
 8008172:	0793      	lsls	r3, r2, #30
 8008174:	680e      	ldr	r6, [r1, #0]
 8008176:	bf08      	it	eq
 8008178:	694b      	ldreq	r3, [r1, #20]
 800817a:	600f      	str	r7, [r1, #0]
 800817c:	bf18      	it	ne
 800817e:	2300      	movne	r3, #0
 8008180:	eba6 0807 	sub.w	r8, r6, r7
 8008184:	608b      	str	r3, [r1, #8]
 8008186:	f1b8 0f00 	cmp.w	r8, #0
 800818a:	dd9c      	ble.n	80080c6 <__sflush_r+0x1a>
 800818c:	6a21      	ldr	r1, [r4, #32]
 800818e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008190:	4643      	mov	r3, r8
 8008192:	463a      	mov	r2, r7
 8008194:	4628      	mov	r0, r5
 8008196:	47b0      	blx	r6
 8008198:	2800      	cmp	r0, #0
 800819a:	dc06      	bgt.n	80081aa <__sflush_r+0xfe>
 800819c:	89a3      	ldrh	r3, [r4, #12]
 800819e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081a2:	81a3      	strh	r3, [r4, #12]
 80081a4:	f04f 30ff 	mov.w	r0, #4294967295
 80081a8:	e78e      	b.n	80080c8 <__sflush_r+0x1c>
 80081aa:	4407      	add	r7, r0
 80081ac:	eba8 0800 	sub.w	r8, r8, r0
 80081b0:	e7e9      	b.n	8008186 <__sflush_r+0xda>
 80081b2:	bf00      	nop
 80081b4:	20400001 	.word	0x20400001

080081b8 <_fflush_r>:
 80081b8:	b538      	push	{r3, r4, r5, lr}
 80081ba:	690b      	ldr	r3, [r1, #16]
 80081bc:	4605      	mov	r5, r0
 80081be:	460c      	mov	r4, r1
 80081c0:	b913      	cbnz	r3, 80081c8 <_fflush_r+0x10>
 80081c2:	2500      	movs	r5, #0
 80081c4:	4628      	mov	r0, r5
 80081c6:	bd38      	pop	{r3, r4, r5, pc}
 80081c8:	b118      	cbz	r0, 80081d2 <_fflush_r+0x1a>
 80081ca:	6983      	ldr	r3, [r0, #24]
 80081cc:	b90b      	cbnz	r3, 80081d2 <_fflush_r+0x1a>
 80081ce:	f000 f887 	bl	80082e0 <__sinit>
 80081d2:	4b14      	ldr	r3, [pc, #80]	; (8008224 <_fflush_r+0x6c>)
 80081d4:	429c      	cmp	r4, r3
 80081d6:	d11b      	bne.n	8008210 <_fflush_r+0x58>
 80081d8:	686c      	ldr	r4, [r5, #4]
 80081da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d0ef      	beq.n	80081c2 <_fflush_r+0xa>
 80081e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80081e4:	07d0      	lsls	r0, r2, #31
 80081e6:	d404      	bmi.n	80081f2 <_fflush_r+0x3a>
 80081e8:	0599      	lsls	r1, r3, #22
 80081ea:	d402      	bmi.n	80081f2 <_fflush_r+0x3a>
 80081ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80081ee:	f000 f915 	bl	800841c <__retarget_lock_acquire_recursive>
 80081f2:	4628      	mov	r0, r5
 80081f4:	4621      	mov	r1, r4
 80081f6:	f7ff ff59 	bl	80080ac <__sflush_r>
 80081fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80081fc:	07da      	lsls	r2, r3, #31
 80081fe:	4605      	mov	r5, r0
 8008200:	d4e0      	bmi.n	80081c4 <_fflush_r+0xc>
 8008202:	89a3      	ldrh	r3, [r4, #12]
 8008204:	059b      	lsls	r3, r3, #22
 8008206:	d4dd      	bmi.n	80081c4 <_fflush_r+0xc>
 8008208:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800820a:	f000 f908 	bl	800841e <__retarget_lock_release_recursive>
 800820e:	e7d9      	b.n	80081c4 <_fflush_r+0xc>
 8008210:	4b05      	ldr	r3, [pc, #20]	; (8008228 <_fflush_r+0x70>)
 8008212:	429c      	cmp	r4, r3
 8008214:	d101      	bne.n	800821a <_fflush_r+0x62>
 8008216:	68ac      	ldr	r4, [r5, #8]
 8008218:	e7df      	b.n	80081da <_fflush_r+0x22>
 800821a:	4b04      	ldr	r3, [pc, #16]	; (800822c <_fflush_r+0x74>)
 800821c:	429c      	cmp	r4, r3
 800821e:	bf08      	it	eq
 8008220:	68ec      	ldreq	r4, [r5, #12]
 8008222:	e7da      	b.n	80081da <_fflush_r+0x22>
 8008224:	08008b5c 	.word	0x08008b5c
 8008228:	08008b7c 	.word	0x08008b7c
 800822c:	08008b3c 	.word	0x08008b3c

08008230 <std>:
 8008230:	2300      	movs	r3, #0
 8008232:	b510      	push	{r4, lr}
 8008234:	4604      	mov	r4, r0
 8008236:	e9c0 3300 	strd	r3, r3, [r0]
 800823a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800823e:	6083      	str	r3, [r0, #8]
 8008240:	8181      	strh	r1, [r0, #12]
 8008242:	6643      	str	r3, [r0, #100]	; 0x64
 8008244:	81c2      	strh	r2, [r0, #14]
 8008246:	6183      	str	r3, [r0, #24]
 8008248:	4619      	mov	r1, r3
 800824a:	2208      	movs	r2, #8
 800824c:	305c      	adds	r0, #92	; 0x5c
 800824e:	f7fd fbb5 	bl	80059bc <memset>
 8008252:	4b05      	ldr	r3, [pc, #20]	; (8008268 <std+0x38>)
 8008254:	6263      	str	r3, [r4, #36]	; 0x24
 8008256:	4b05      	ldr	r3, [pc, #20]	; (800826c <std+0x3c>)
 8008258:	62a3      	str	r3, [r4, #40]	; 0x28
 800825a:	4b05      	ldr	r3, [pc, #20]	; (8008270 <std+0x40>)
 800825c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800825e:	4b05      	ldr	r3, [pc, #20]	; (8008274 <std+0x44>)
 8008260:	6224      	str	r4, [r4, #32]
 8008262:	6323      	str	r3, [r4, #48]	; 0x30
 8008264:	bd10      	pop	{r4, pc}
 8008266:	bf00      	nop
 8008268:	08008581 	.word	0x08008581
 800826c:	080085a3 	.word	0x080085a3
 8008270:	080085db 	.word	0x080085db
 8008274:	080085ff 	.word	0x080085ff

08008278 <_cleanup_r>:
 8008278:	4901      	ldr	r1, [pc, #4]	; (8008280 <_cleanup_r+0x8>)
 800827a:	f000 b8af 	b.w	80083dc <_fwalk_reent>
 800827e:	bf00      	nop
 8008280:	080081b9 	.word	0x080081b9

08008284 <__sfmoreglue>:
 8008284:	b570      	push	{r4, r5, r6, lr}
 8008286:	1e4a      	subs	r2, r1, #1
 8008288:	2568      	movs	r5, #104	; 0x68
 800828a:	4355      	muls	r5, r2
 800828c:	460e      	mov	r6, r1
 800828e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008292:	f7ff fa87 	bl	80077a4 <_malloc_r>
 8008296:	4604      	mov	r4, r0
 8008298:	b140      	cbz	r0, 80082ac <__sfmoreglue+0x28>
 800829a:	2100      	movs	r1, #0
 800829c:	e9c0 1600 	strd	r1, r6, [r0]
 80082a0:	300c      	adds	r0, #12
 80082a2:	60a0      	str	r0, [r4, #8]
 80082a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80082a8:	f7fd fb88 	bl	80059bc <memset>
 80082ac:	4620      	mov	r0, r4
 80082ae:	bd70      	pop	{r4, r5, r6, pc}

080082b0 <__sfp_lock_acquire>:
 80082b0:	4801      	ldr	r0, [pc, #4]	; (80082b8 <__sfp_lock_acquire+0x8>)
 80082b2:	f000 b8b3 	b.w	800841c <__retarget_lock_acquire_recursive>
 80082b6:	bf00      	nop
 80082b8:	20000498 	.word	0x20000498

080082bc <__sfp_lock_release>:
 80082bc:	4801      	ldr	r0, [pc, #4]	; (80082c4 <__sfp_lock_release+0x8>)
 80082be:	f000 b8ae 	b.w	800841e <__retarget_lock_release_recursive>
 80082c2:	bf00      	nop
 80082c4:	20000498 	.word	0x20000498

080082c8 <__sinit_lock_acquire>:
 80082c8:	4801      	ldr	r0, [pc, #4]	; (80082d0 <__sinit_lock_acquire+0x8>)
 80082ca:	f000 b8a7 	b.w	800841c <__retarget_lock_acquire_recursive>
 80082ce:	bf00      	nop
 80082d0:	20000493 	.word	0x20000493

080082d4 <__sinit_lock_release>:
 80082d4:	4801      	ldr	r0, [pc, #4]	; (80082dc <__sinit_lock_release+0x8>)
 80082d6:	f000 b8a2 	b.w	800841e <__retarget_lock_release_recursive>
 80082da:	bf00      	nop
 80082dc:	20000493 	.word	0x20000493

080082e0 <__sinit>:
 80082e0:	b510      	push	{r4, lr}
 80082e2:	4604      	mov	r4, r0
 80082e4:	f7ff fff0 	bl	80082c8 <__sinit_lock_acquire>
 80082e8:	69a3      	ldr	r3, [r4, #24]
 80082ea:	b11b      	cbz	r3, 80082f4 <__sinit+0x14>
 80082ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082f0:	f7ff bff0 	b.w	80082d4 <__sinit_lock_release>
 80082f4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80082f8:	6523      	str	r3, [r4, #80]	; 0x50
 80082fa:	4b13      	ldr	r3, [pc, #76]	; (8008348 <__sinit+0x68>)
 80082fc:	4a13      	ldr	r2, [pc, #76]	; (800834c <__sinit+0x6c>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	62a2      	str	r2, [r4, #40]	; 0x28
 8008302:	42a3      	cmp	r3, r4
 8008304:	bf04      	itt	eq
 8008306:	2301      	moveq	r3, #1
 8008308:	61a3      	streq	r3, [r4, #24]
 800830a:	4620      	mov	r0, r4
 800830c:	f000 f820 	bl	8008350 <__sfp>
 8008310:	6060      	str	r0, [r4, #4]
 8008312:	4620      	mov	r0, r4
 8008314:	f000 f81c 	bl	8008350 <__sfp>
 8008318:	60a0      	str	r0, [r4, #8]
 800831a:	4620      	mov	r0, r4
 800831c:	f000 f818 	bl	8008350 <__sfp>
 8008320:	2200      	movs	r2, #0
 8008322:	60e0      	str	r0, [r4, #12]
 8008324:	2104      	movs	r1, #4
 8008326:	6860      	ldr	r0, [r4, #4]
 8008328:	f7ff ff82 	bl	8008230 <std>
 800832c:	68a0      	ldr	r0, [r4, #8]
 800832e:	2201      	movs	r2, #1
 8008330:	2109      	movs	r1, #9
 8008332:	f7ff ff7d 	bl	8008230 <std>
 8008336:	68e0      	ldr	r0, [r4, #12]
 8008338:	2202      	movs	r2, #2
 800833a:	2112      	movs	r1, #18
 800833c:	f7ff ff78 	bl	8008230 <std>
 8008340:	2301      	movs	r3, #1
 8008342:	61a3      	str	r3, [r4, #24]
 8008344:	e7d2      	b.n	80082ec <__sinit+0xc>
 8008346:	bf00      	nop
 8008348:	080087b8 	.word	0x080087b8
 800834c:	08008279 	.word	0x08008279

08008350 <__sfp>:
 8008350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008352:	4607      	mov	r7, r0
 8008354:	f7ff ffac 	bl	80082b0 <__sfp_lock_acquire>
 8008358:	4b1e      	ldr	r3, [pc, #120]	; (80083d4 <__sfp+0x84>)
 800835a:	681e      	ldr	r6, [r3, #0]
 800835c:	69b3      	ldr	r3, [r6, #24]
 800835e:	b913      	cbnz	r3, 8008366 <__sfp+0x16>
 8008360:	4630      	mov	r0, r6
 8008362:	f7ff ffbd 	bl	80082e0 <__sinit>
 8008366:	3648      	adds	r6, #72	; 0x48
 8008368:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800836c:	3b01      	subs	r3, #1
 800836e:	d503      	bpl.n	8008378 <__sfp+0x28>
 8008370:	6833      	ldr	r3, [r6, #0]
 8008372:	b30b      	cbz	r3, 80083b8 <__sfp+0x68>
 8008374:	6836      	ldr	r6, [r6, #0]
 8008376:	e7f7      	b.n	8008368 <__sfp+0x18>
 8008378:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800837c:	b9d5      	cbnz	r5, 80083b4 <__sfp+0x64>
 800837e:	4b16      	ldr	r3, [pc, #88]	; (80083d8 <__sfp+0x88>)
 8008380:	60e3      	str	r3, [r4, #12]
 8008382:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008386:	6665      	str	r5, [r4, #100]	; 0x64
 8008388:	f000 f847 	bl	800841a <__retarget_lock_init_recursive>
 800838c:	f7ff ff96 	bl	80082bc <__sfp_lock_release>
 8008390:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008394:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008398:	6025      	str	r5, [r4, #0]
 800839a:	61a5      	str	r5, [r4, #24]
 800839c:	2208      	movs	r2, #8
 800839e:	4629      	mov	r1, r5
 80083a0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80083a4:	f7fd fb0a 	bl	80059bc <memset>
 80083a8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80083ac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80083b0:	4620      	mov	r0, r4
 80083b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083b4:	3468      	adds	r4, #104	; 0x68
 80083b6:	e7d9      	b.n	800836c <__sfp+0x1c>
 80083b8:	2104      	movs	r1, #4
 80083ba:	4638      	mov	r0, r7
 80083bc:	f7ff ff62 	bl	8008284 <__sfmoreglue>
 80083c0:	4604      	mov	r4, r0
 80083c2:	6030      	str	r0, [r6, #0]
 80083c4:	2800      	cmp	r0, #0
 80083c6:	d1d5      	bne.n	8008374 <__sfp+0x24>
 80083c8:	f7ff ff78 	bl	80082bc <__sfp_lock_release>
 80083cc:	230c      	movs	r3, #12
 80083ce:	603b      	str	r3, [r7, #0]
 80083d0:	e7ee      	b.n	80083b0 <__sfp+0x60>
 80083d2:	bf00      	nop
 80083d4:	080087b8 	.word	0x080087b8
 80083d8:	ffff0001 	.word	0xffff0001

080083dc <_fwalk_reent>:
 80083dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083e0:	4606      	mov	r6, r0
 80083e2:	4688      	mov	r8, r1
 80083e4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80083e8:	2700      	movs	r7, #0
 80083ea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80083ee:	f1b9 0901 	subs.w	r9, r9, #1
 80083f2:	d505      	bpl.n	8008400 <_fwalk_reent+0x24>
 80083f4:	6824      	ldr	r4, [r4, #0]
 80083f6:	2c00      	cmp	r4, #0
 80083f8:	d1f7      	bne.n	80083ea <_fwalk_reent+0xe>
 80083fa:	4638      	mov	r0, r7
 80083fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008400:	89ab      	ldrh	r3, [r5, #12]
 8008402:	2b01      	cmp	r3, #1
 8008404:	d907      	bls.n	8008416 <_fwalk_reent+0x3a>
 8008406:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800840a:	3301      	adds	r3, #1
 800840c:	d003      	beq.n	8008416 <_fwalk_reent+0x3a>
 800840e:	4629      	mov	r1, r5
 8008410:	4630      	mov	r0, r6
 8008412:	47c0      	blx	r8
 8008414:	4307      	orrs	r7, r0
 8008416:	3568      	adds	r5, #104	; 0x68
 8008418:	e7e9      	b.n	80083ee <_fwalk_reent+0x12>

0800841a <__retarget_lock_init_recursive>:
 800841a:	4770      	bx	lr

0800841c <__retarget_lock_acquire_recursive>:
 800841c:	4770      	bx	lr

0800841e <__retarget_lock_release_recursive>:
 800841e:	4770      	bx	lr

08008420 <__swhatbuf_r>:
 8008420:	b570      	push	{r4, r5, r6, lr}
 8008422:	460e      	mov	r6, r1
 8008424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008428:	2900      	cmp	r1, #0
 800842a:	b096      	sub	sp, #88	; 0x58
 800842c:	4614      	mov	r4, r2
 800842e:	461d      	mov	r5, r3
 8008430:	da07      	bge.n	8008442 <__swhatbuf_r+0x22>
 8008432:	2300      	movs	r3, #0
 8008434:	602b      	str	r3, [r5, #0]
 8008436:	89b3      	ldrh	r3, [r6, #12]
 8008438:	061a      	lsls	r2, r3, #24
 800843a:	d410      	bmi.n	800845e <__swhatbuf_r+0x3e>
 800843c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008440:	e00e      	b.n	8008460 <__swhatbuf_r+0x40>
 8008442:	466a      	mov	r2, sp
 8008444:	f000 f902 	bl	800864c <_fstat_r>
 8008448:	2800      	cmp	r0, #0
 800844a:	dbf2      	blt.n	8008432 <__swhatbuf_r+0x12>
 800844c:	9a01      	ldr	r2, [sp, #4]
 800844e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008452:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008456:	425a      	negs	r2, r3
 8008458:	415a      	adcs	r2, r3
 800845a:	602a      	str	r2, [r5, #0]
 800845c:	e7ee      	b.n	800843c <__swhatbuf_r+0x1c>
 800845e:	2340      	movs	r3, #64	; 0x40
 8008460:	2000      	movs	r0, #0
 8008462:	6023      	str	r3, [r4, #0]
 8008464:	b016      	add	sp, #88	; 0x58
 8008466:	bd70      	pop	{r4, r5, r6, pc}

08008468 <__smakebuf_r>:
 8008468:	898b      	ldrh	r3, [r1, #12]
 800846a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800846c:	079d      	lsls	r5, r3, #30
 800846e:	4606      	mov	r6, r0
 8008470:	460c      	mov	r4, r1
 8008472:	d507      	bpl.n	8008484 <__smakebuf_r+0x1c>
 8008474:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008478:	6023      	str	r3, [r4, #0]
 800847a:	6123      	str	r3, [r4, #16]
 800847c:	2301      	movs	r3, #1
 800847e:	6163      	str	r3, [r4, #20]
 8008480:	b002      	add	sp, #8
 8008482:	bd70      	pop	{r4, r5, r6, pc}
 8008484:	ab01      	add	r3, sp, #4
 8008486:	466a      	mov	r2, sp
 8008488:	f7ff ffca 	bl	8008420 <__swhatbuf_r>
 800848c:	9900      	ldr	r1, [sp, #0]
 800848e:	4605      	mov	r5, r0
 8008490:	4630      	mov	r0, r6
 8008492:	f7ff f987 	bl	80077a4 <_malloc_r>
 8008496:	b948      	cbnz	r0, 80084ac <__smakebuf_r+0x44>
 8008498:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800849c:	059a      	lsls	r2, r3, #22
 800849e:	d4ef      	bmi.n	8008480 <__smakebuf_r+0x18>
 80084a0:	f023 0303 	bic.w	r3, r3, #3
 80084a4:	f043 0302 	orr.w	r3, r3, #2
 80084a8:	81a3      	strh	r3, [r4, #12]
 80084aa:	e7e3      	b.n	8008474 <__smakebuf_r+0xc>
 80084ac:	4b0d      	ldr	r3, [pc, #52]	; (80084e4 <__smakebuf_r+0x7c>)
 80084ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80084b0:	89a3      	ldrh	r3, [r4, #12]
 80084b2:	6020      	str	r0, [r4, #0]
 80084b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084b8:	81a3      	strh	r3, [r4, #12]
 80084ba:	9b00      	ldr	r3, [sp, #0]
 80084bc:	6163      	str	r3, [r4, #20]
 80084be:	9b01      	ldr	r3, [sp, #4]
 80084c0:	6120      	str	r0, [r4, #16]
 80084c2:	b15b      	cbz	r3, 80084dc <__smakebuf_r+0x74>
 80084c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084c8:	4630      	mov	r0, r6
 80084ca:	f000 f8d1 	bl	8008670 <_isatty_r>
 80084ce:	b128      	cbz	r0, 80084dc <__smakebuf_r+0x74>
 80084d0:	89a3      	ldrh	r3, [r4, #12]
 80084d2:	f023 0303 	bic.w	r3, r3, #3
 80084d6:	f043 0301 	orr.w	r3, r3, #1
 80084da:	81a3      	strh	r3, [r4, #12]
 80084dc:	89a0      	ldrh	r0, [r4, #12]
 80084de:	4305      	orrs	r5, r0
 80084e0:	81a5      	strh	r5, [r4, #12]
 80084e2:	e7cd      	b.n	8008480 <__smakebuf_r+0x18>
 80084e4:	08008279 	.word	0x08008279

080084e8 <_malloc_usable_size_r>:
 80084e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084ec:	1f18      	subs	r0, r3, #4
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	bfbc      	itt	lt
 80084f2:	580b      	ldrlt	r3, [r1, r0]
 80084f4:	18c0      	addlt	r0, r0, r3
 80084f6:	4770      	bx	lr

080084f8 <_raise_r>:
 80084f8:	291f      	cmp	r1, #31
 80084fa:	b538      	push	{r3, r4, r5, lr}
 80084fc:	4604      	mov	r4, r0
 80084fe:	460d      	mov	r5, r1
 8008500:	d904      	bls.n	800850c <_raise_r+0x14>
 8008502:	2316      	movs	r3, #22
 8008504:	6003      	str	r3, [r0, #0]
 8008506:	f04f 30ff 	mov.w	r0, #4294967295
 800850a:	bd38      	pop	{r3, r4, r5, pc}
 800850c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800850e:	b112      	cbz	r2, 8008516 <_raise_r+0x1e>
 8008510:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008514:	b94b      	cbnz	r3, 800852a <_raise_r+0x32>
 8008516:	4620      	mov	r0, r4
 8008518:	f000 f830 	bl	800857c <_getpid_r>
 800851c:	462a      	mov	r2, r5
 800851e:	4601      	mov	r1, r0
 8008520:	4620      	mov	r0, r4
 8008522:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008526:	f000 b817 	b.w	8008558 <_kill_r>
 800852a:	2b01      	cmp	r3, #1
 800852c:	d00a      	beq.n	8008544 <_raise_r+0x4c>
 800852e:	1c59      	adds	r1, r3, #1
 8008530:	d103      	bne.n	800853a <_raise_r+0x42>
 8008532:	2316      	movs	r3, #22
 8008534:	6003      	str	r3, [r0, #0]
 8008536:	2001      	movs	r0, #1
 8008538:	e7e7      	b.n	800850a <_raise_r+0x12>
 800853a:	2400      	movs	r4, #0
 800853c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008540:	4628      	mov	r0, r5
 8008542:	4798      	blx	r3
 8008544:	2000      	movs	r0, #0
 8008546:	e7e0      	b.n	800850a <_raise_r+0x12>

08008548 <raise>:
 8008548:	4b02      	ldr	r3, [pc, #8]	; (8008554 <raise+0xc>)
 800854a:	4601      	mov	r1, r0
 800854c:	6818      	ldr	r0, [r3, #0]
 800854e:	f7ff bfd3 	b.w	80084f8 <_raise_r>
 8008552:	bf00      	nop
 8008554:	2000000c 	.word	0x2000000c

08008558 <_kill_r>:
 8008558:	b538      	push	{r3, r4, r5, lr}
 800855a:	4d07      	ldr	r5, [pc, #28]	; (8008578 <_kill_r+0x20>)
 800855c:	2300      	movs	r3, #0
 800855e:	4604      	mov	r4, r0
 8008560:	4608      	mov	r0, r1
 8008562:	4611      	mov	r1, r2
 8008564:	602b      	str	r3, [r5, #0]
 8008566:	f7f9 f9d7 	bl	8001918 <_kill>
 800856a:	1c43      	adds	r3, r0, #1
 800856c:	d102      	bne.n	8008574 <_kill_r+0x1c>
 800856e:	682b      	ldr	r3, [r5, #0]
 8008570:	b103      	cbz	r3, 8008574 <_kill_r+0x1c>
 8008572:	6023      	str	r3, [r4, #0]
 8008574:	bd38      	pop	{r3, r4, r5, pc}
 8008576:	bf00      	nop
 8008578:	2000048c 	.word	0x2000048c

0800857c <_getpid_r>:
 800857c:	f7f9 b9c4 	b.w	8001908 <_getpid>

08008580 <__sread>:
 8008580:	b510      	push	{r4, lr}
 8008582:	460c      	mov	r4, r1
 8008584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008588:	f000 f894 	bl	80086b4 <_read_r>
 800858c:	2800      	cmp	r0, #0
 800858e:	bfab      	itete	ge
 8008590:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008592:	89a3      	ldrhlt	r3, [r4, #12]
 8008594:	181b      	addge	r3, r3, r0
 8008596:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800859a:	bfac      	ite	ge
 800859c:	6563      	strge	r3, [r4, #84]	; 0x54
 800859e:	81a3      	strhlt	r3, [r4, #12]
 80085a0:	bd10      	pop	{r4, pc}

080085a2 <__swrite>:
 80085a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085a6:	461f      	mov	r7, r3
 80085a8:	898b      	ldrh	r3, [r1, #12]
 80085aa:	05db      	lsls	r3, r3, #23
 80085ac:	4605      	mov	r5, r0
 80085ae:	460c      	mov	r4, r1
 80085b0:	4616      	mov	r6, r2
 80085b2:	d505      	bpl.n	80085c0 <__swrite+0x1e>
 80085b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085b8:	2302      	movs	r3, #2
 80085ba:	2200      	movs	r2, #0
 80085bc:	f000 f868 	bl	8008690 <_lseek_r>
 80085c0:	89a3      	ldrh	r3, [r4, #12]
 80085c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80085ca:	81a3      	strh	r3, [r4, #12]
 80085cc:	4632      	mov	r2, r6
 80085ce:	463b      	mov	r3, r7
 80085d0:	4628      	mov	r0, r5
 80085d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085d6:	f000 b817 	b.w	8008608 <_write_r>

080085da <__sseek>:
 80085da:	b510      	push	{r4, lr}
 80085dc:	460c      	mov	r4, r1
 80085de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085e2:	f000 f855 	bl	8008690 <_lseek_r>
 80085e6:	1c43      	adds	r3, r0, #1
 80085e8:	89a3      	ldrh	r3, [r4, #12]
 80085ea:	bf15      	itete	ne
 80085ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80085ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80085f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80085f6:	81a3      	strheq	r3, [r4, #12]
 80085f8:	bf18      	it	ne
 80085fa:	81a3      	strhne	r3, [r4, #12]
 80085fc:	bd10      	pop	{r4, pc}

080085fe <__sclose>:
 80085fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008602:	f000 b813 	b.w	800862c <_close_r>
	...

08008608 <_write_r>:
 8008608:	b538      	push	{r3, r4, r5, lr}
 800860a:	4d07      	ldr	r5, [pc, #28]	; (8008628 <_write_r+0x20>)
 800860c:	4604      	mov	r4, r0
 800860e:	4608      	mov	r0, r1
 8008610:	4611      	mov	r1, r2
 8008612:	2200      	movs	r2, #0
 8008614:	602a      	str	r2, [r5, #0]
 8008616:	461a      	mov	r2, r3
 8008618:	f7f9 f9b5 	bl	8001986 <_write>
 800861c:	1c43      	adds	r3, r0, #1
 800861e:	d102      	bne.n	8008626 <_write_r+0x1e>
 8008620:	682b      	ldr	r3, [r5, #0]
 8008622:	b103      	cbz	r3, 8008626 <_write_r+0x1e>
 8008624:	6023      	str	r3, [r4, #0]
 8008626:	bd38      	pop	{r3, r4, r5, pc}
 8008628:	2000048c 	.word	0x2000048c

0800862c <_close_r>:
 800862c:	b538      	push	{r3, r4, r5, lr}
 800862e:	4d06      	ldr	r5, [pc, #24]	; (8008648 <_close_r+0x1c>)
 8008630:	2300      	movs	r3, #0
 8008632:	4604      	mov	r4, r0
 8008634:	4608      	mov	r0, r1
 8008636:	602b      	str	r3, [r5, #0]
 8008638:	f7f9 f9c1 	bl	80019be <_close>
 800863c:	1c43      	adds	r3, r0, #1
 800863e:	d102      	bne.n	8008646 <_close_r+0x1a>
 8008640:	682b      	ldr	r3, [r5, #0]
 8008642:	b103      	cbz	r3, 8008646 <_close_r+0x1a>
 8008644:	6023      	str	r3, [r4, #0]
 8008646:	bd38      	pop	{r3, r4, r5, pc}
 8008648:	2000048c 	.word	0x2000048c

0800864c <_fstat_r>:
 800864c:	b538      	push	{r3, r4, r5, lr}
 800864e:	4d07      	ldr	r5, [pc, #28]	; (800866c <_fstat_r+0x20>)
 8008650:	2300      	movs	r3, #0
 8008652:	4604      	mov	r4, r0
 8008654:	4608      	mov	r0, r1
 8008656:	4611      	mov	r1, r2
 8008658:	602b      	str	r3, [r5, #0]
 800865a:	f7f9 f9bc 	bl	80019d6 <_fstat>
 800865e:	1c43      	adds	r3, r0, #1
 8008660:	d102      	bne.n	8008668 <_fstat_r+0x1c>
 8008662:	682b      	ldr	r3, [r5, #0]
 8008664:	b103      	cbz	r3, 8008668 <_fstat_r+0x1c>
 8008666:	6023      	str	r3, [r4, #0]
 8008668:	bd38      	pop	{r3, r4, r5, pc}
 800866a:	bf00      	nop
 800866c:	2000048c 	.word	0x2000048c

08008670 <_isatty_r>:
 8008670:	b538      	push	{r3, r4, r5, lr}
 8008672:	4d06      	ldr	r5, [pc, #24]	; (800868c <_isatty_r+0x1c>)
 8008674:	2300      	movs	r3, #0
 8008676:	4604      	mov	r4, r0
 8008678:	4608      	mov	r0, r1
 800867a:	602b      	str	r3, [r5, #0]
 800867c:	f7f9 f9bb 	bl	80019f6 <_isatty>
 8008680:	1c43      	adds	r3, r0, #1
 8008682:	d102      	bne.n	800868a <_isatty_r+0x1a>
 8008684:	682b      	ldr	r3, [r5, #0]
 8008686:	b103      	cbz	r3, 800868a <_isatty_r+0x1a>
 8008688:	6023      	str	r3, [r4, #0]
 800868a:	bd38      	pop	{r3, r4, r5, pc}
 800868c:	2000048c 	.word	0x2000048c

08008690 <_lseek_r>:
 8008690:	b538      	push	{r3, r4, r5, lr}
 8008692:	4d07      	ldr	r5, [pc, #28]	; (80086b0 <_lseek_r+0x20>)
 8008694:	4604      	mov	r4, r0
 8008696:	4608      	mov	r0, r1
 8008698:	4611      	mov	r1, r2
 800869a:	2200      	movs	r2, #0
 800869c:	602a      	str	r2, [r5, #0]
 800869e:	461a      	mov	r2, r3
 80086a0:	f7f9 f9b4 	bl	8001a0c <_lseek>
 80086a4:	1c43      	adds	r3, r0, #1
 80086a6:	d102      	bne.n	80086ae <_lseek_r+0x1e>
 80086a8:	682b      	ldr	r3, [r5, #0]
 80086aa:	b103      	cbz	r3, 80086ae <_lseek_r+0x1e>
 80086ac:	6023      	str	r3, [r4, #0]
 80086ae:	bd38      	pop	{r3, r4, r5, pc}
 80086b0:	2000048c 	.word	0x2000048c

080086b4 <_read_r>:
 80086b4:	b538      	push	{r3, r4, r5, lr}
 80086b6:	4d07      	ldr	r5, [pc, #28]	; (80086d4 <_read_r+0x20>)
 80086b8:	4604      	mov	r4, r0
 80086ba:	4608      	mov	r0, r1
 80086bc:	4611      	mov	r1, r2
 80086be:	2200      	movs	r2, #0
 80086c0:	602a      	str	r2, [r5, #0]
 80086c2:	461a      	mov	r2, r3
 80086c4:	f7f9 f942 	bl	800194c <_read>
 80086c8:	1c43      	adds	r3, r0, #1
 80086ca:	d102      	bne.n	80086d2 <_read_r+0x1e>
 80086cc:	682b      	ldr	r3, [r5, #0]
 80086ce:	b103      	cbz	r3, 80086d2 <_read_r+0x1e>
 80086d0:	6023      	str	r3, [r4, #0]
 80086d2:	bd38      	pop	{r3, r4, r5, pc}
 80086d4:	2000048c 	.word	0x2000048c

080086d8 <_init>:
 80086d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086da:	bf00      	nop
 80086dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086de:	bc08      	pop	{r3}
 80086e0:	469e      	mov	lr, r3
 80086e2:	4770      	bx	lr

080086e4 <_fini>:
 80086e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086e6:	bf00      	nop
 80086e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086ea:	bc08      	pop	{r3}
 80086ec:	469e      	mov	lr, r3
 80086ee:	4770      	bx	lr
