
===========================================================================
Clock Skew (Hold)
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

Clock clk
0.679297 source latency mem_i0/clk1 v
-0.888018 target latency _126_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.458721 hold skew

