OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/omern/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/project3/runs/RUN_2025.05.25_14.17.12/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/designs/project3/src/lab3.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   project3
Die area:                 ( 0 0 ) ( 500000 500000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     23749
Number of terminals:      19
Number of snets:          2
Number of nets:           224

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 132.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 128657.
[INFO DRT-0033] mcon shape region query size = 310272.
[INFO DRT-0033] met1 shape region query size = 51680.
[INFO DRT-0033] via shape region query size = 17600.
[INFO DRT-0033] met2 shape region query size = 10570.
[INFO DRT-0033] via2 shape region query size = 14080.
[INFO DRT-0033] met3 shape region query size = 10567.
[INFO DRT-0033] via3 shape region query size = 14080.
[INFO DRT-0033] met4 shape region query size = 4360.
[INFO DRT-0033] via4 shape region query size = 760.
[INFO DRT-0033] met5 shape region query size = 836.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 369 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 114 unique inst patterns.
[INFO DRT-0084]   Complete 332 groups.
#scanned instances     = 23749
#unique  instances     = 132
#stdCellGenAp          = 3279
#stdCellValidPlanarAp  = 32
#stdCellValidViaAp     = 2170
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 700
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:10, memory = 176.68 (MB), peak = 182.57 (MB)

Number of guides:     2571

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 72 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 72 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 707.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 805.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 488.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 20.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 5.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1200 vertical wires in 2 frboxes and 825 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 44 vertical wires in 2 frboxes and 136 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 206.41 (MB), peak = 245.36 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 206.41 (MB), peak = 245.36 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 269.53 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 345.82 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:02, memory = 395.71 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:03, memory = 395.71 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:04, memory = 395.71 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:05, memory = 401.12 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:06, memory = 401.12 (MB).
    Completing 80% with 33 violations.
    elapsed time = 00:00:07, memory = 401.12 (MB).
    Completing 90% with 33 violations.
    elapsed time = 00:00:08, memory = 401.12 (MB).
    Completing 100% with 39 violations.
    elapsed time = 00:00:10, memory = 406.79 (MB).
[INFO DRT-0199]   Number of violations = 42.
Viol/Layer         li1   met1   met2
Metal Spacing        2      8      1
Recheck              0      2      1
Short                0     25      3
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:10, memory = 653.70 (MB), peak = 653.70 (MB)
Total wire length = 100174 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 49839 um.
Total wire length on LAYER met2 = 48449 um.
Total wire length on LAYER met3 = 1430 um.
Total wire length on LAYER met4 = 455 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1828.
Up-via summary (total 1828):

-----------------------
 FR_MASTERSLICE       0
            li1     772
           met1    1021
           met2      28
           met3       7
           met4       0
-----------------------
                   1828


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 42 violations.
    elapsed time = 00:00:00, memory = 653.70 (MB).
    Completing 20% with 42 violations.
    elapsed time = 00:00:01, memory = 653.70 (MB).
    Completing 30% with 34 violations.
    elapsed time = 00:00:02, memory = 653.70 (MB).
    Completing 40% with 34 violations.
    elapsed time = 00:00:03, memory = 653.70 (MB).
    Completing 50% with 34 violations.
    elapsed time = 00:00:04, memory = 653.70 (MB).
    Completing 60% with 31 violations.
    elapsed time = 00:00:05, memory = 653.70 (MB).
    Completing 70% with 31 violations.
    elapsed time = 00:00:06, memory = 653.70 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:07, memory = 653.70 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:08, memory = 653.70 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:10, memory = 653.70 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1
Metal Spacing        2
Short                9
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:10, memory = 656.55 (MB), peak = 656.55 (MB)
Total wire length = 100192 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 49853 um.
Total wire length on LAYER met2 = 48447 um.
Total wire length on LAYER met3 = 1433 um.
Total wire length on LAYER met4 = 458 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1848.
Up-via summary (total 1848):

-----------------------
 FR_MASTERSLICE       0
            li1     772
           met1    1039
           met2      31
           met3       6
           met4       0
-----------------------
                   1848


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 656.55 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 656.55 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 656.55 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 656.55 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 656.55 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 656.55 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 656.55 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 656.55 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 656.55 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 656.55 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 656.55 (MB), peak = 656.55 (MB)
Total wire length = 100158 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 49818 um.
Total wire length on LAYER met2 = 48447 um.
Total wire length on LAYER met3 = 1433 um.
Total wire length on LAYER met4 = 458 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1841.
Up-via summary (total 1841):

-----------------------
 FR_MASTERSLICE       0
            li1     772
           met1    1034
           met2      29
           met3       6
           met4       0
-----------------------
                   1841


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 656.55 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 656.55 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 656.55 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 656.55 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 656.55 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 656.55 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 656.55 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 656.55 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 656.55 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 656.55 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 656.55 (MB), peak = 656.55 (MB)
Total wire length = 100158 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 49819 um.
Total wire length on LAYER met2 = 48447 um.
Total wire length on LAYER met3 = 1433 um.
Total wire length on LAYER met4 = 458 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1841.
Up-via summary (total 1841):

-----------------------
 FR_MASTERSLICE       0
            li1     772
           met1    1034
           met2      29
           met3       6
           met4       0
-----------------------
                   1841


[INFO DRT-0198] Complete detail routing.
Total wire length = 100158 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 49819 um.
Total wire length on LAYER met2 = 48447 um.
Total wire length on LAYER met3 = 1433 um.
Total wire length on LAYER met4 = 458 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1841.
Up-via summary (total 1841):

-----------------------
 FR_MASTERSLICE       0
            li1     772
           met1    1034
           met2      29
           met3       6
           met4       0
-----------------------
                   1841


[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:23, memory = 656.55 (MB), peak = 656.55 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/project3/runs/RUN_2025.05.25_14.17.12/results/routing/project3.odb'…
Writing netlist to '/openlane/designs/project3/runs/RUN_2025.05.25_14.17.12/results/routing/project3.nl.v'…
Writing powered netlist to '/openlane/designs/project3/runs/RUN_2025.05.25_14.17.12/results/routing/project3.pnl.v'…
Writing layout to '/openlane/designs/project3/runs/RUN_2025.05.25_14.17.12/results/routing/project3.def'…
