"use strict";(self.webpackChunkdeep_notes=self.webpackChunkdeep_notes||[]).push([[23715],{870083:(e,t,i)=>{i.r(t),i.d(t,{assets:()=>a,contentTitle:()=>o,default:()=>l,frontMatter:()=>r,metadata:()=>n,toc:()=>d});var s=i(785893),c=i(511151);const r={},o="Microprocessor",n={id:"computer-science/operating-system/microprocessor",title:"Microprocessor",description:"Course - NPTEL - IIT-Guwahati, by Dr. John Jose",source:"@site/docs/computer-science/operating-system/microprocessor.md",sourceDirName:"computer-science/operating-system",slug:"/computer-science/operating-system/microprocessor",permalink:"/computer-science/operating-system/microprocessor",draft:!1,unlisted:!1,editUrl:"https://github.com/deepaksood619/deepaksood619.github.io/tree/master/docs/computer-science/operating-system/microprocessor.md",tags:[],version:"current",lastUpdatedAt:1701793554,formattedLastUpdatedAt:"Dec 5, 2023",frontMatter:{},sidebar:"tutorialSidebar",previous:{title:"Memory",permalink:"/computer-science/operating-system/memory"},next:{title:"Others",permalink:"/computer-science/operating-system/others"}},a={},d=[{value:"Course - NPTEL - IIT-Guwahati, by Dr. John Jose",id:"course---nptel---iit-guwahati-by-dr-john-jose",level:2},{value:"Multilevel Machine Architecture",id:"multilevel-machine-architecture",level:2},{value:"Data Path",id:"data-path",level:2},{value:"Data Path Timing",id:"data-path-timing",level:2},{value:"Microinstructions",id:"microinstructions",level:2},{value:"Two types of CPU architecture",id:"two-types-of-cpu-architecture",level:2},{value:"RISC &amp; CISC Comparison",id:"risc--cisc-comparison",level:2},{value:"ARM - Advanced RISC Machine",id:"arm---advanced-risc-machine",level:2},{value:"References",id:"references",level:2}];function h(e){const t={a:"a",h1:"h1",h2:"h2",img:"img",li:"li",ol:"ol",p:"p",...(0,c.a)(),...e.components};return(0,s.jsxs)(s.Fragment,{children:[(0,s.jsx)(t.h1,{id:"microprocessor",children:"Microprocessor"}),"\n",(0,s.jsx)(t.h2,{id:"course---nptel---iit-guwahati-by-dr-john-jose",children:"Course - NPTEL - IIT-Guwahati, by Dr. John Jose"}),"\n",(0,s.jsx)(t.h2,{id:"multilevel-machine-architecture",children:"Multilevel Machine Architecture"}),"\n",(0,s.jsx)(t.p,{children:(0,s.jsx)(t.img,{alt:"image",src:i(30941).Z+"",width:"989",height:"900"})}),"\n",(0,s.jsx)(t.h2,{id:"data-path",children:"Data Path"}),"\n",(0,s.jsx)(t.p,{children:(0,s.jsx)(t.img,{alt:"image",src:i(242241).Z+"",width:"864",height:"1254"})}),"\n",(0,s.jsx)(t.h2,{id:"data-path-timing",children:"Data Path Timing"}),"\n",(0,s.jsx)(t.p,{children:(0,s.jsx)(t.img,{alt:"image",src:i(559289).Z+"",width:"1299",height:"780"})}),"\n",(0,s.jsx)(t.h2,{id:"microinstructions",children:"Microinstructions"}),"\n",(0,s.jsx)(t.p,{children:(0,s.jsx)(t.img,{alt:"image",src:i(197501).Z+"",width:"1210",height:"607"})}),"\n",(0,s.jsx)(t.h2,{id:"two-types-of-cpu-architecture",children:"Two types of CPU architecture"}),"\n",(0,s.jsxs)(t.ol,{children:["\n",(0,s.jsx)(t.li,{children:"RISC Architecture"}),"\n",(0,s.jsx)(t.li,{children:"CISC Architecture"}),"\n"]}),"\n",(0,s.jsx)(t.h2,{id:"risc--cisc-comparison",children:"RISC & CISC Comparison"}),"\n",(0,s.jsx)(t.p,{children:(0,s.jsx)(t.img,{alt:"image",src:i(472865).Z+"",width:"645",height:"251"})}),"\n",(0,s.jsx)(t.h2,{id:"arm---advanced-risc-machine",children:"ARM - Advanced RISC Machine"}),"\n",(0,s.jsx)(t.h2,{id:"references",children:"References"}),"\n",(0,s.jsx)(t.p,{children:(0,s.jsx)(t.a,{href:"https://www.edgefxkits.com/blog/what-is-risc-and-cisc-architecture",children:"https://www.edgefxkits.com/blog/what-is-risc-and-cisc-architecture"})})]})}function l(e={}){const{wrapper:t}={...(0,c.a)(),...e.components};return t?(0,s.jsx)(t,{...e,children:(0,s.jsx)(h,{...e})}):h(e)}},30941:(e,t,i)=>{i.d(t,{Z:()=>s});const s=i.p+"assets/images/Microprocessor-image1-78436be126589aed06be3abf971d1bb0.jpg"},242241:(e,t,i)=>{i.d(t,{Z:()=>s});const s=i.p+"assets/images/Microprocessor-image2-9cf25b52457ef06d468fc06741df9920.jpg"},559289:(e,t,i)=>{i.d(t,{Z:()=>s});const s=i.p+"assets/images/Microprocessor-image3-f61c41365d618c3ac3189d06d1c37a12.jpg"},197501:(e,t,i)=>{i.d(t,{Z:()=>s});const s=i.p+"assets/images/Microprocessor-image4-f7e5ede2907bef9349966fc0dc096b40.jpg"},472865:(e,t,i)=>{i.d(t,{Z:()=>s});const s=i.p+"assets/images/Microprocessor-image5-47f075e411d93abef8c29fee1922111e.jpg"},511151:(e,t,i)=>{i.d(t,{Z:()=>n,a:()=>o});var s=i(667294);const c={},r=s.createContext(c);function o(e){const t=s.useContext(r);return s.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function n(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(c):e.components||c:o(e.components),s.createElement(r.Provider,{value:t},e.children)}}}]);