// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2019 Daniel Palmer
 */

#include <linux/module.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>
#include <linux/clk.h>
#include <linux/clk-provider.h>
#include <linux/pwm.h>
#include <linux/interrupt.h>
#include <linux/of_irq.h>
#include <linux/i2c.h>
#include <linux/delay.h>
#include <linux/dma-mapping.h>

/*
 * MSC313 i2c controller
 *
 * 0x00 : ctrl
 *   2   |   1   |   0
 * enint | endma |  rst
 *
 * 0x04 : start/stop
 *   8  |   0
 * stop | start
 *
 * 0x08 : write data
 *  8	| 7 - 0
 * ack  | data
 *
 * 0x0c : read data
 *   9  |  8   | 7 - 0
 *  ack | trig | data
 *
 * ack and trig have to be written together to trigger a read with the correct
 * ack/nack at the end
 *
 * 0x10 : int ctl
 *
 * 0x14 : status/int status
 *   13   |   12   |   11   |   10   |    9    |    8     |  4 - 0
 * sclerr | clkstr | txdone | rxdone | stopdet | startdet | hw state
 *                                                        | 0 - idle
 *                                                        | 1 or 2 - start
 *                                                        | 3,4,5 or 6 - write
 *                                                        | 7,8,9,10 - read
 *                                                        | 11 - interrupt
 *                                                        | 12 - wait
 *                                                        | 13,14,15 - stop
 *
 * The below registers are apparently for the number of clocks per state
 * 0x20: stp_cnt (stop clock count?)
 * 0x24: ckh_cnt (clock high count?)
 * 0x28: ckl_cnt (clock low count?)
 * 0x2c: sda_cnt
 * 0x30: stt_cnt
 * 0x34: lth_cnt
 * 0x38: tmt_cnt
 *
 * 0x3c: scli delay?
 *
 * todo: each controller has it's own DMA controller
 */

#define DRIVER_NAME "msc313e-i2c"

#define REG_CTRL		0x00
#define REG_STARTSTOP		0x04
#define REG_WDATA		0x08
#define REG_RDATA		0x0c
#define REG_INT_CTRL 		0x10
#define REG_INT_STAT		0x14
#define REG_CKH_CNT		0x24
#define REG_CKL_CNT		0x28
#define REG_DMA_CFG		0x80
#define REG_DMA_ADDRL		0x84
#define REG_DMA_ADDRH		0x88
#define REG_DMA_CTL		0x8c
#define REG_DMA_TXR		0x90
#define REG_DMA_CMDDAT0_1	0x94
#define REG_DMA_CMDDAT2_3	0x98
#define REG_DMA_CMDDAT4_5	0x9c
#define REG_DMA_CMDDAT6_7	0xa0
#define REG_DMA_CMDLEN		0xa4
#define REG_DMA_DATALEN		0xa8
#define REG_DMA_SLAVECFG	0xb8
#define REG_DMA_TRIGGER		0xbc

static const struct reg_field ctrl_rst_field = REG_FIELD(REG_CTRL, 0, 0);
static const struct reg_field ctrl_endma_field = REG_FIELD(REG_CTRL, 1, 1);
static const struct reg_field ctrl_enint_field = REG_FIELD(REG_CTRL, 2, 2);
static const struct reg_field startstop_start_field = REG_FIELD(REG_STARTSTOP, 0, 0);
static const struct reg_field startstop_stop_field = REG_FIELD(REG_STARTSTOP, 8, 8);

static const struct reg_field wdata_data_field = REG_FIELD(REG_WDATA, 0, 7);
static const struct reg_field wdata_nack_field = REG_FIELD(REG_WDATA, 8, 8);

static const struct reg_field rdata_data_field = REG_FIELD(REG_RDATA, 0, 7);
static const struct reg_field rdata_readack_field = REG_FIELD(REG_RDATA, 9, 9);
static const struct reg_field rdata_readtrig_field = REG_FIELD(REG_RDATA, 8, 8);

static const struct reg_field status_state_field = REG_FIELD(REG_INT_STAT, 0, 4);
static const struct reg_field status_int_field = REG_FIELD(REG_INT_STAT, 8, 13);

/* timing */
static const struct reg_field ckhcnt_field = REG_FIELD(REG_CKH_CNT, 0, 15);
static const struct reg_field cklcnt_field = REG_FIELD(REG_CKL_CNT, 0, 15);

/* dma */
static const struct reg_field dma_reset_field = REG_FIELD(REG_DMA_CFG, 1, 1);
static const struct reg_field dma_inten_field = REG_FIELD(REG_DMA_CFG, 2, 2);
static const struct reg_field dma_txrdone_field = REG_FIELD(REG_DMA_TXR, 0, 0);
static const struct reg_field dma_addr_field[] = {
	REG_FIELD(REG_DMA_ADDRL, 0, 15),
	REG_FIELD(REG_DMA_ADDRH, 0, 15),
};
static const struct reg_field dma_read_field = REG_FIELD(REG_DMA_CTL, 6, 6);
static const struct reg_field dma_command_data_field[] = {
	REG_FIELD(REG_DMA_CMDDAT0_1, 0, 15),
	REG_FIELD(REG_DMA_CMDDAT2_3, 0, 15),
	REG_FIELD(REG_DMA_CMDDAT4_5, 0, 15),
	REG_FIELD(REG_DMA_CMDDAT6_7, 0, 15),
};
static const struct reg_field dma_commandlen_field = REG_FIELD(REG_DMA_CMDLEN, 0, 3);
static const struct reg_field dma_datalen_field = REG_FIELD(REG_DMA_DATALEN, 0, 15);
static const struct reg_field dma_slaveaddr_field = REG_FIELD(REG_DMA_SLAVECFG, 0, 9);
static const struct reg_field dma_10biten_field = REG_FIELD(REG_DMA_SLAVECFG, 2, 2);
static const struct reg_field dma_trig_field = REG_FIELD(REG_DMA_TRIGGER, 0, 0);
static const struct reg_field dma_retrig_field = REG_FIELD(REG_DMA_TRIGGER, 8, 8);

struct msc313e_i2c {
	struct device *dev;
	struct i2c_adapter i2c;
	struct clk_hw sclk;
	struct regmap *regmap;

	/* config */
	struct regmap_field *rst;
	struct regmap_field *endma;
	struct regmap_field *enint;
	struct regmap_field *start;

	/* rx data fields */
	struct regmap_field *rdata;
	struct regmap_field *read_trig;
	struct regmap_field *read_ack;

	/* tx data fields */
	struct regmap_field *wdata;
	struct regmap_field *write_nack;

	struct regmap_field *stop;
	struct regmap_field *state;
	struct regmap_field *intstat;

	/* timing */
	struct regmap_field *clkhcount;
	struct regmap_field *clklcount;

	/* dma */
	struct regmap_field *dma_reset;
	struct regmap_field *dma_inten;
	struct regmap_field *dma_addr;
	struct regmap_field *dma_read;
	struct regmap_field *dma_txr_done;
	struct regmap_field *dma_command_data;
	struct regmap_field *dma_command_len;
	struct regmap_field *dma_data_len;
	struct regmap_field *dma_slave_addr;
	struct regmap_field *dma_10bit_en;
	struct regmap_field *dma_trigger;
	struct regmap_field *dma_retrigger;

	wait_queue_head_t wait;
	bool done;
};

static const struct regmap_config msc313e_i2c_regmap_config = {
	.reg_bits = 16,
	.val_bits = 16,
	.reg_stride = 4
};

static irqreturn_t msc313_i2c_irq(int irq, void *data)
{
	struct msc313e_i2c *i2c = data;
	unsigned int intstatus;

	regmap_field_read(i2c->intstat, &intstatus);
	regmap_write(i2c->regmap, REG_INT_CTRL, 1);
	i2c->done = true;
	wake_up(&i2c->wait);

	return IRQ_HANDLED;
}

static void printhwstate(struct msc313e_i2c *i2c)
{
	unsigned int state;

	regmap_field_read(i2c->state, &state);
	dev_info(&i2c->i2c.dev, "state %d", (int) state);
}

static int msc313e_i2c_waitforidle(struct msc313e_i2c *i2c)
{
	wait_event_timeout(i2c->wait, i2c->done, HZ / 100);

	if(!i2c->done){
		dev_err(&i2c->i2c.dev, "timeout waiting for hardware to become idle\n");
		printhwstate(i2c);
		return 1;
	}

	udelay(10);

	return 0;
}

static int msc313_i2c_xfer_dma(struct msc313e_i2c *i2c, struct i2c_msg *msg, u8 *dma_buf)
{
	bool read = msg->flags & I2C_M_RD;
	enum dma_data_direction dir = read ? DMA_FROM_DEVICE : DMA_TO_DEVICE;
	dma_addr_t dma_addr;

	printk("dma i2c read: %d, len: %d\n", read, msg->len);

	dma_addr = dma_map_single(i2c->dev, dma_buf, msg->len, dir);
	if (dma_mapping_error(i2c->dev, dma_addr)) {
		return -ENOMEM;
	};

	regmap_field_force_write(i2c->dma_reset, 0);
	mdelay(10);

	/* controller setup */
	regmap_field_write(i2c->endma, 1);
	regmap_field_write(i2c->dma_inten, 1);

	/* slave address setup */
	regmap_field_write(i2c->dma_read, read ? 1 : 0);
	regmap_field_write(i2c->dma_slave_addr, msg->addr);
	regmap_field_write(i2c->dma_10bit_en, (msg->flags & I2C_M_TEN) ? 1 : 0);

	/* transfer setup */
	regmap_fields_write(i2c->dma_addr, 0, dma_addr);
	regmap_fields_write(i2c->dma_addr, 1, dma_addr >> 16);
	regmap_field_write(i2c->dma_command_len, 0);
	regmap_field_write(i2c->dma_data_len, msg->len);

	/* trigger and wait */
	i2c->done = false;
	regmap_field_force_write(i2c->dma_trigger, 1);
	msc313e_i2c_waitforidle(i2c);

	dma_unmap_single(i2c->dev, dma_addr, msg->len, dir);
	i2c_put_dma_safe_msg_buf(dma_buf, msg, true);

	regmap_field_force_write(i2c->dma_reset, 1);
	mdelay(10);

	return 0;
}

static int msc313_i2c_rxbyte(struct msc313e_i2c *i2c, bool last)
{
	unsigned int data;

	i2c->done = false;

	regmap_field_write(i2c->read_ack, (last ? 1 : 0));
	regmap_field_force_write(i2c->read_trig, 1);

	if(msc313e_i2c_waitforidle(i2c))
		goto err;

	regmap_field_read(i2c->rdata, &data);
	return data;

err:
	return -ETIMEDOUT;
}

static int msc313_i2c_txbyte(struct msc313e_i2c *i2c, u8 byte)
{
	unsigned int nack;

	i2c->done = false;

	regmap_field_force_write(i2c->wdata, byte);
	msc313e_i2c_waitforidle(i2c);

	regmap_field_read(i2c->write_nack, &nack);

	return nack ? -ENXIO : 0;
}

static int msc313_i2c_xfer_pio(struct msc313e_i2c *i2c, struct i2c_msg *msg)
{
	bool read = msg->flags & I2C_M_RD;
	int i, ret = 0;

	i2c->done = false;

	regmap_field_force_write(i2c->start, 1);
	msc313e_i2c_waitforidle(i2c);

	ret = msc313_i2c_txbyte(i2c, (msg->addr << 1) | (read ? 1 : 0));
	if (ret)
		goto error;

	for (i = 0; i < msg->len; i++){
		if (read){
			int b = msc313_i2c_rxbyte(i2c, i + 1 == msg->len);
			if(b < 0){
				ret = b;
				goto error;
			}

			*(msg->buf + i) = b;
		}
		else {
			ret = msc313_i2c_txbyte(i2c, *(msg->buf + i));
			if (ret)
				goto error;
		}
	}

error:
	regmap_field_force_write(i2c->stop, 1);
	msc313e_i2c_waitforidle(i2c);

	return ret;
}

static int msc313_i2c_xfer(struct i2c_adapter *i2c_adap, struct i2c_msg msgs[],
			    int num)
{
	int i, txed = 0, ret = 0;
	struct msc313e_i2c *i2c = i2c_get_adapdata(i2c_adap);
	u8 *dma_buf;

	regmap_field_force_write(i2c->rst, 0);
	mdelay(10);

	for(i = 0; i < num; i++) {
		struct i2c_msg *msg = &msgs[i];

		//dma_buf = i2c_get_dma_safe_msg_buf(msg, 8);

		//if(dma_buf)
		//	msc313_i2c_xfer_dma(i2c, msg, dma_buf);
		//else
			ret = msc313_i2c_xfer_pio(i2c, msg);

		if(ret)
			goto abort;

		txed++;
	}

	ret = txed;

abort:
	regmap_field_force_write(i2c->rst, 1);
	mdelay(10);

	return ret;
}

static u32 msc313_i2c_func(struct i2c_adapter *adap)
{
	return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL;
}

static const struct i2c_algorithm msc313_i2c_algo = {
	.master_xfer = msc313_i2c_xfer,
	.functionality = msc313_i2c_func,
};

static unsigned long msc313e_i2c_sclk_recalc_rate(struct clk_hw *hw,
		unsigned long parent_rate)
{
	struct msc313e_i2c *i2c = container_of(hw, struct msc313e_i2c, sclk);
	unsigned count_high, count_low;

	regmap_field_read(i2c->clkhcount, &count_high);
	regmap_field_read(i2c->clklcount, &count_low);

	return parent_rate / (count_high + count_low);
}

static int msc313_sclk_determine_rate(struct clk_hw *hw,
		struct clk_rate_request *req)
{
	struct msc313e_i2c *i2c = container_of(hw, struct msc313e_i2c, sclk);

	return 0;
}

static const struct clk_ops sclk_ops = {
	.recalc_rate = msc313e_i2c_sclk_recalc_rate,
	.determine_rate = msc313_sclk_determine_rate,
};

static const struct clk_parent_data sclk_parent = {
	.index	= 0,
};

static int msc313e_i2c_probe(struct platform_device *pdev)
{
	struct clk_init_data sclk_init = {
		.ops = &sclk_ops,
		.parent_data = &sclk_parent,
		.num_parents = 1,
	};
	struct device *dev = &pdev->dev;
	struct msc313e_i2c *msc313ei2c;
	struct i2c_adapter *adap;
	void* __iomem base;
	int irq, ret;

	msc313ei2c = devm_kzalloc(&pdev->dev, sizeof(*msc313ei2c), GFP_KERNEL);
	if (!msc313ei2c)
		return -ENOMEM;

	msc313ei2c->dev = dev;
	init_waitqueue_head(&msc313ei2c->wait);

	base = devm_platform_ioremap_resource(pdev, 0);
	if (IS_ERR(base))
		return PTR_ERR(base);

	msc313ei2c->regmap = devm_regmap_init_mmio(&pdev->dev, base,
			&msc313e_i2c_regmap_config);
	if(IS_ERR(msc313ei2c->regmap))
		return PTR_ERR(msc313ei2c->regmap);

	/* config */
	msc313ei2c->rst = devm_regmap_field_alloc(&pdev->dev, msc313ei2c->regmap, ctrl_rst_field);
	msc313ei2c->endma = devm_regmap_field_alloc(&pdev->dev, msc313ei2c->regmap, ctrl_endma_field);
	msc313ei2c->enint = devm_regmap_field_alloc(&pdev->dev, msc313ei2c->regmap, ctrl_enint_field);
	msc313ei2c->start = devm_regmap_field_alloc(&pdev->dev, msc313ei2c->regmap, startstop_start_field);
	msc313ei2c->stop = devm_regmap_field_alloc(&pdev->dev, msc313ei2c->regmap, startstop_stop_field);

	msc313ei2c->rdata = devm_regmap_field_alloc(&pdev->dev, msc313ei2c->regmap, rdata_data_field);
	msc313ei2c->read_trig = devm_regmap_field_alloc(&pdev->dev, msc313ei2c->regmap, rdata_readtrig_field);
	msc313ei2c->read_ack = devm_regmap_field_alloc(&pdev->dev, msc313ei2c->regmap, rdata_readack_field);

	msc313ei2c->write_nack = devm_regmap_field_alloc(&pdev->dev, msc313ei2c->regmap, wdata_nack_field);
	msc313ei2c->wdata = devm_regmap_field_alloc(&pdev->dev, msc313ei2c->regmap, wdata_data_field);

	msc313ei2c->state = devm_regmap_field_alloc(&pdev->dev, msc313ei2c->regmap, status_state_field);
	msc313ei2c->intstat = devm_regmap_field_alloc(&pdev->dev, msc313ei2c->regmap, status_int_field);

	/* timing */
	msc313ei2c->clkhcount = devm_regmap_field_alloc(&pdev->dev, msc313ei2c->regmap, ckhcnt_field);
	msc313ei2c->clklcount = devm_regmap_field_alloc(&pdev->dev, msc313ei2c->regmap, cklcnt_field);

	/* dma */
	msc313ei2c->dma_reset =  devm_regmap_field_alloc(dev, msc313ei2c->regmap, dma_reset_field);
	msc313ei2c->dma_inten =  devm_regmap_field_alloc(dev, msc313ei2c->regmap, dma_inten_field);
	devm_regmap_field_bulk_alloc(dev, msc313ei2c->regmap,
			&msc313ei2c->dma_addr, dma_addr_field, ARRAY_SIZE(dma_addr_field));
	msc313ei2c->dma_read =  devm_regmap_field_alloc(dev, msc313ei2c->regmap, dma_read_field);
	msc313ei2c->dma_txr_done =  devm_regmap_field_alloc(dev, msc313ei2c->regmap, dma_txrdone_field);
	devm_regmap_field_bulk_alloc(dev, msc313ei2c->regmap,
			&msc313ei2c->dma_command_data, dma_command_data_field, ARRAY_SIZE(dma_command_data_field));
	msc313ei2c->dma_command_len = devm_regmap_field_alloc(&pdev->dev, msc313ei2c->regmap, dma_commandlen_field);
	msc313ei2c->dma_data_len = devm_regmap_field_alloc(&pdev->dev, msc313ei2c->regmap, dma_datalen_field);
	msc313ei2c->dma_slave_addr =  devm_regmap_field_alloc(&pdev->dev, msc313ei2c->regmap, dma_slaveaddr_field);
	msc313ei2c->dma_10bit_en =  devm_regmap_field_alloc(&pdev->dev, msc313ei2c->regmap, dma_10biten_field);
	msc313ei2c->dma_trigger =  devm_regmap_field_alloc(dev, msc313ei2c->regmap, dma_trig_field);
	msc313ei2c->dma_retrigger =  devm_regmap_field_alloc(dev, msc313ei2c->regmap, dma_retrig_field);

	regmap_field_write(msc313ei2c->enint, 1);

	irq = irq_of_parse_and_map(pdev->dev.of_node, 0);
	if (!irq)
		return -EINVAL;
	ret = devm_request_irq(&pdev->dev, irq, msc313_i2c_irq, IRQF_SHARED,
			dev_name(&pdev->dev), msc313ei2c);

	sclk_init.name = devm_kasprintf(dev, GFP_KERNEL, "%s_sclk", dev_name(dev));
	msc313ei2c->sclk.init = &sclk_init;
	ret = devm_clk_hw_register(dev, &msc313ei2c->sclk);
	if (ret)
		return ret;

	struct clk* clk = devm_clk_hw_get_clk(dev, &msc313ei2c->sclk, "what?!");
	clk_prepare_enable(clk);

	adap = &msc313ei2c->i2c;
	i2c_set_adapdata(adap, msc313ei2c);
	snprintf(adap->name, sizeof(adap->name), dev_name(&pdev->dev));
	adap->owner = THIS_MODULE;
	adap->timeout = 2 * HZ;
	adap->retries = 0;
	adap->algo = &msc313_i2c_algo;
	adap->dev.parent = &pdev->dev;
	adap->dev.of_node = pdev->dev.of_node;
	ret = i2c_add_adapter(adap);

	platform_set_drvdata(pdev, msc313ei2c);

	return ret;
}

static int msc313e_i2c_remove(struct platform_device *pdev)
{
	struct msc313e_i2c *msc313ei2c = platform_get_drvdata(pdev);

	i2c_del_adapter(&msc313ei2c->i2c);

	return 0;
}

static const struct of_device_id msc313e_i2c_dt_ids[] = {
	{ .compatible = "mstar,msc313e-i2c" },
	{},
};
MODULE_DEVICE_TABLE(of, msc313e_i2c_dt_ids);

static struct platform_driver msc313e_i2c_driver = {
	.probe = msc313e_i2c_probe,
	.remove = msc313e_i2c_remove,
	.driver = {
		   .name = DRIVER_NAME,
		   .of_match_table = msc313e_i2c_dt_ids,
	},
};
module_platform_driver(msc313e_i2c_driver);

MODULE_LICENSE("GPL");
MODULE_DESCRIPTION("Mstar MSC313E i2c driver");
MODULE_AUTHOR("Daniel Palmer <daniel@0x0f.com>");
