Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 14 01:55:45 2024
| Host         : LAPTOP-QJ9BJU4G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga_sync_unit/vga_driver/fast_clk_counter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.343        0.000                      0                  543        0.178        0.000                      0                  543        4.500        0.000                       0                   215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.343        0.000                      0                  416        0.178        0.000                      0                  416        4.500        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.369        0.000                      0                  127        0.586        0.000                      0                  127  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 bm_module/y_b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 2.771ns (39.664%)  route 4.215ns (60.336%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.636     5.157    bm_module/clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  bm_module/y_b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.518     5.675 f  bm_module/y_b_reg_reg[2]/Q
                         net (fo=16, routed)          1.244     6.920    vga_sync_unit/vga_driver/bomberman_on1_carry__0[2]
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.148     7.068 r  vga_sync_unit/vga_driver/br_addr1_carry_i_1/O
                         net (fo=2, routed)           0.754     7.821    bm_module/br_addr0_carry_i_3_0[1]
    SLICE_X7Y1           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589     8.410 r  bm_module/br_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.410    bm_module/br_addr1_carry_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.744 r  bm_module/br_addr1_carry__0/O[1]
                         net (fo=4, routed)           0.909     9.653    vga_sync_unit/vga_driver/O[1]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.303     9.956 r  vga_sync_unit/vga_driver/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.956    bm_module/bm_s_unit_i_4_0[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.534 r  bm_module/br_addr0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.501    11.036    bm_module/br_addr00_in[10]
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.301    11.337 r  bm_module/bm_s_unit_i_2/O
                         net (fo=2, routed)           0.807    12.143    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.487    14.828    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.088    
                         clock uncertainty           -0.035    15.052    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.486    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 bm_module/y_b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 2.842ns (40.870%)  route 4.112ns (59.130%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.636     5.157    bm_module/clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  bm_module/y_b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.518     5.675 f  bm_module/y_b_reg_reg[2]/Q
                         net (fo=16, routed)          1.244     6.920    vga_sync_unit/vga_driver/bomberman_on1_carry__0[2]
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.148     7.068 r  vga_sync_unit/vga_driver/br_addr1_carry_i_1/O
                         net (fo=2, routed)           0.754     7.821    bm_module/br_addr0_carry_i_3_0[1]
    SLICE_X7Y1           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589     8.410 r  bm_module/br_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.410    bm_module/br_addr1_carry_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.744 r  bm_module/br_addr1_carry__0/O[1]
                         net (fo=4, routed)           0.909     9.653    vga_sync_unit/vga_driver/O[1]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.303     9.956 r  vga_sync_unit/vga_driver/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.956    bm_module/bm_s_unit_i_4_0[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.599 r  bm_module/br_addr0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.454    11.053    bm_module/br_addr00_in[11]
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.307    11.360 r  bm_module/bm_s_unit_i_1/O
                         net (fo=2, routed)           0.751    12.111    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y1          RAMB36E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.485    14.826    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.086    
                         clock uncertainty           -0.035    15.050    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.484    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -12.111    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.479ns  (required time - arrival time)
  Source:                 bm_module/y_b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 2.842ns (41.492%)  route 4.008ns (58.508%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.636     5.157    bm_module/clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  bm_module/y_b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.518     5.675 f  bm_module/y_b_reg_reg[2]/Q
                         net (fo=16, routed)          1.244     6.920    vga_sync_unit/vga_driver/bomberman_on1_carry__0[2]
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.148     7.068 r  vga_sync_unit/vga_driver/br_addr1_carry_i_1/O
                         net (fo=2, routed)           0.754     7.821    bm_module/br_addr0_carry_i_3_0[1]
    SLICE_X7Y1           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589     8.410 r  bm_module/br_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.410    bm_module/br_addr1_carry_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.744 r  bm_module/br_addr1_carry__0/O[1]
                         net (fo=4, routed)           0.909     9.653    vga_sync_unit/vga_driver/O[1]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.303     9.956 r  vga_sync_unit/vga_driver/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.956    bm_module/bm_s_unit_i_4_0[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.599 r  bm_module/br_addr0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.454    11.053    bm_module/br_addr00_in[11]
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.307    11.360 r  bm_module/bm_s_unit_i_1/O
                         net (fo=2, routed)           0.647    12.007    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.487    14.828    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.088    
                         clock uncertainty           -0.035    15.052    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.486    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -12.007    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 bm_module/y_b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 2.771ns (40.828%)  route 4.016ns (59.172%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.636     5.157    bm_module/clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  bm_module/y_b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.518     5.675 f  bm_module/y_b_reg_reg[2]/Q
                         net (fo=16, routed)          1.244     6.920    vga_sync_unit/vga_driver/bomberman_on1_carry__0[2]
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.148     7.068 r  vga_sync_unit/vga_driver/br_addr1_carry_i_1/O
                         net (fo=2, routed)           0.754     7.821    bm_module/br_addr0_carry_i_3_0[1]
    SLICE_X7Y1           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589     8.410 r  bm_module/br_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.410    bm_module/br_addr1_carry_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.744 r  bm_module/br_addr1_carry__0/O[1]
                         net (fo=4, routed)           0.909     9.653    vga_sync_unit/vga_driver/O[1]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.303     9.956 r  vga_sync_unit/vga_driver/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.956    bm_module/bm_s_unit_i_4_0[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.534 r  bm_module/br_addr0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.501    11.036    bm_module/br_addr00_in[10]
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.301    11.337 r  bm_module/bm_s_unit_i_2/O
                         net (fo=2, routed)           0.608    11.944    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y1          RAMB36E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.485    14.826    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.086    
                         clock uncertainty           -0.035    15.050    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.484    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -11.944    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 bm_module/y_b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 2.110ns (32.296%)  route 4.423ns (67.704%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.636     5.157    bm_module/clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  bm_module/y_b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.518     5.675 f  bm_module/y_b_reg_reg[2]/Q
                         net (fo=16, routed)          1.244     6.920    vga_sync_unit/vga_driver/bomberman_on1_carry__0[2]
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.148     7.068 r  vga_sync_unit/vga_driver/br_addr1_carry_i_1/O
                         net (fo=2, routed)           0.609     7.677    vga_sync_unit/vga_driver/ver_count_reg[2]_0[1]
    SLICE_X7Y1           LUT4 (Prop_lut4_I3_O)        0.328     8.005 r  vga_sync_unit/vga_driver/br_addr1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.005    bm_module/br_addr0_carry_i_3_1[2]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.253 r  bm_module/br_addr1_carry/O[3]
                         net (fo=4, routed)           0.916     9.169    bm_module/p_0_in[7]
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.306     9.475 r  bm_module/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     9.475    bm_module/i__carry_i_4__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.730 r  bm_module/br_addr0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.828    10.558    bm_module/br_addr00_in[7]
    SLICE_X6Y5           LUT4 (Prop_lut4_I0_O)        0.307    10.865 r  bm_module/bm_s_unit_i_5/O
                         net (fo=2, routed)           0.825    11.691    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y1          RAMB36E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.485    14.826    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.086    
                         clock uncertainty           -0.035    15.050    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.484    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 bm_module/y_b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 2.428ns (37.612%)  route 4.027ns (62.388%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.636     5.157    bm_module/clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  bm_module/y_b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.518     5.675 f  bm_module/y_b_reg_reg[2]/Q
                         net (fo=16, routed)          1.244     6.920    vga_sync_unit/vga_driver/bomberman_on1_carry__0[2]
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.148     7.068 r  vga_sync_unit/vga_driver/br_addr1_carry_i_1/O
                         net (fo=2, routed)           0.754     7.821    bm_module/br_addr0_carry_i_3_0[1]
    SLICE_X7Y1           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589     8.410 r  bm_module/br_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.410    bm_module/br_addr1_carry_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.744 r  bm_module/br_addr1_carry__0/O[1]
                         net (fo=4, routed)           0.909     9.653    vga_sync_unit/vga_driver/O[1]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.303     9.956 r  vga_sync_unit/vga_driver/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.956    bm_module/bm_s_unit_i_4_0[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.186 r  bm_module/br_addr0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.504    10.690    bm_module/br_addr00_in[9]
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.306    10.996 r  bm_module/bm_s_unit_i_3/O
                         net (fo=2, routed)           0.616    11.613    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y1          RAMB36E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.485    14.826    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.086    
                         clock uncertainty           -0.035    15.050    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.484    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -11.613    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 bm_module/y_b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.441ns  (logic 2.428ns (37.697%)  route 4.013ns (62.303%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.636     5.157    bm_module/clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  bm_module/y_b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.518     5.675 f  bm_module/y_b_reg_reg[2]/Q
                         net (fo=16, routed)          1.244     6.920    vga_sync_unit/vga_driver/bomberman_on1_carry__0[2]
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.148     7.068 r  vga_sync_unit/vga_driver/br_addr1_carry_i_1/O
                         net (fo=2, routed)           0.754     7.821    bm_module/br_addr0_carry_i_3_0[1]
    SLICE_X7Y1           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589     8.410 r  bm_module/br_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.410    bm_module/br_addr1_carry_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.744 r  bm_module/br_addr1_carry__0/O[1]
                         net (fo=4, routed)           0.909     9.653    vga_sync_unit/vga_driver/O[1]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.303     9.956 r  vga_sync_unit/vga_driver/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.956    bm_module/bm_s_unit_i_4_0[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.186 r  bm_module/br_addr0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.504    10.690    bm_module/br_addr00_in[9]
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.306    10.996 r  bm_module/bm_s_unit_i_3/O
                         net (fo=2, routed)           0.602    11.598    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.487    14.828    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.088    
                         clock uncertainty           -0.035    15.052    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.486    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 bm_module/y_b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 2.110ns (32.932%)  route 4.297ns (67.068%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.636     5.157    bm_module/clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  bm_module/y_b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.518     5.675 f  bm_module/y_b_reg_reg[2]/Q
                         net (fo=16, routed)          1.244     6.920    vga_sync_unit/vga_driver/bomberman_on1_carry__0[2]
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.148     7.068 r  vga_sync_unit/vga_driver/br_addr1_carry_i_1/O
                         net (fo=2, routed)           0.609     7.677    vga_sync_unit/vga_driver/ver_count_reg[2]_0[1]
    SLICE_X7Y1           LUT4 (Prop_lut4_I3_O)        0.328     8.005 r  vga_sync_unit/vga_driver/br_addr1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.005    bm_module/br_addr0_carry_i_3_1[2]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.253 r  bm_module/br_addr1_carry/O[3]
                         net (fo=4, routed)           0.916     9.169    bm_module/p_0_in[7]
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.306     9.475 r  bm_module/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     9.475    bm_module/i__carry_i_4__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.730 r  bm_module/br_addr0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.828    10.558    bm_module/br_addr00_in[7]
    SLICE_X6Y5           LUT4 (Prop_lut4_I0_O)        0.307    10.865 r  bm_module/bm_s_unit_i_5/O
                         net (fo=2, routed)           0.699    11.564    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.487    14.828    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.088    
                         clock uncertainty           -0.035    15.052    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.486    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -11.564    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 bm_module/y_b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 2.438ns (38.156%)  route 3.952ns (61.844%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.636     5.157    bm_module/clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  bm_module/y_b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.518     5.675 f  bm_module/y_b_reg_reg[2]/Q
                         net (fo=16, routed)          1.244     6.920    vga_sync_unit/vga_driver/bomberman_on1_carry__0[2]
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.148     7.068 r  vga_sync_unit/vga_driver/br_addr1_carry_i_1/O
                         net (fo=2, routed)           0.609     7.677    vga_sync_unit/vga_driver/ver_count_reg[2]_0[1]
    SLICE_X7Y1           LUT4 (Prop_lut4_I3_O)        0.328     8.005 r  vga_sync_unit/vga_driver/br_addr1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.005    bm_module/br_addr0_carry_i_3_1[2]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.253 r  bm_module/br_addr1_carry/O[3]
                         net (fo=4, routed)           0.916     9.169    bm_module/p_0_in[7]
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.306     9.475 r  bm_module/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     9.475    bm_module/i__carry_i_4__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.851 r  bm_module/br_addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.851    bm_module/br_addr0_inferred__0/i__carry_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.070 r  bm_module/br_addr0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.454    10.524    bm_module/br_addr00_in[8]
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.295    10.819 r  bm_module/bm_s_unit_i_4/O
                         net (fo=2, routed)           0.728    11.547    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.487    14.828    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.088    
                         clock uncertainty           -0.035    15.052    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.486    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 bm_module/x_b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/y_b_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 2.223ns (32.045%)  route 4.714ns (67.955%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.570     5.091    bm_module/clk_IBUF_BUFG
    SLICE_X8Y1           FDCE                                         r  bm_module/x_b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518     5.609 r  bm_module/x_b_reg_reg[4]/Q
                         net (fo=16, routed)          1.041     6.651    bm_module/x_b_reg_reg[9]_0[4]
    SLICE_X10Y1          LUT5 (Prop_lut5_I0_O)        0.124     6.775 f  bm_module/p_0_out__24_carry_i_6/O
                         net (fo=2, routed)           0.666     7.441    bm_module/p_0_out__24_carry_i_6_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.565 r  bm_module/y_b_reg[9]_i_13/O
                         net (fo=2, routed)           1.188     8.753    bm_module/y_b_reg[9]_i_13_n_0
    SLICE_X10Y2          LUT4 (Prop_lut4_I3_O)        0.152     8.905 f  bm_module/y_b_reg[9]_i_5/O
                         net (fo=3, routed)           1.082     9.987    bm_module/y_b_reg[9]_i_5_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I5_O)        0.348    10.335 r  bm_module/p_0_out_carry_i_1/O
                         net (fo=1, routed)           0.736    11.071    bm_module/y_b_reg20_out
    SLICE_X6Y1           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    11.692 r  bm_module/p_0_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.692    bm_module/p_0_out_carry_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.809 r  bm_module/p_0_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.809    bm_module/p_0_out_carry__0_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.028 r  bm_module/p_0_out_carry__1/O[0]
                         net (fo=1, routed)           0.000    12.028    bm_module/p_0_out_carry__1_n_7
    SLICE_X6Y3           FDCE                                         r  bm_module/y_b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.517    14.858    bm_module/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  bm_module/y_b_reg_reg[9]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y3           FDCE (Setup_fdce_C_D)        0.109    15.192    bm_module/y_b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -12.028    
  -------------------------------------------------------------------
                         slack                                  3.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_sync_unit/img_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/current_color_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.473    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  vga_sync_unit/img_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga_sync_unit/img_data_reg[4]/Q
                         net (fo=1, routed)           0.116     1.730    vga_sync_unit/vga_driver/current_color_reg[11]_1[4]
    SLICE_X4Y12          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     1.987    vga_sync_unit/vga_driver/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[4]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.066     1.552    vga_sync_unit/vga_driver/current_color_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 bm_module/rom_offset_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/rom_offset_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.417%)  route 0.117ns (41.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.596     1.479    bm_module/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  bm_module/rom_offset_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  bm_module/rom_offset_next_reg[5]/Q
                         net (fo=1, routed)           0.117     1.760    bm_module/rom_offset_next_reg_n_0_[5]
    SLICE_X4Y1           FDRE                                         r  bm_module/rom_offset_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.865     1.992    bm_module/clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  bm_module/rom_offset_reg_reg[5]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.066     1.580    bm_module/rom_offset_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_sync_unit/img_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/current_color_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.590     1.473    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  vga_sync_unit/img_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga_sync_unit/img_data_reg[2]/Q
                         net (fo=1, routed)           0.122     1.736    vga_sync_unit/vga_driver/current_color_reg[11]_1[2]
    SLICE_X4Y12          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     1.987    vga_sync_unit/vga_driver/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[2]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.070     1.556    vga_sync_unit/vga_driver/current_color_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_sync_unit/img_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/current_color_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.589     1.472    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  vga_sync_unit/img_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  vga_sync_unit/img_data_reg[5]/Q
                         net (fo=1, routed)           0.117     1.730    vga_sync_unit/vga_driver/current_color_reg[11]_1[5]
    SLICE_X4Y13          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.859     1.986    vga_sync_unit/vga_driver/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[5]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.072     1.544    vga_sync_unit/vga_driver/current_color_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 bm_module/rom_offset_next_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/rom_offset_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.838%)  route 0.160ns (53.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.596     1.479    bm_module/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  bm_module/rom_offset_next_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  bm_module/rom_offset_next_reg[6]/Q
                         net (fo=1, routed)           0.160     1.780    bm_module/rom_offset_next_reg_n_0_[6]
    SLICE_X4Y1           FDRE                                         r  bm_module/rom_offset_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.865     1.992    bm_module/clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  bm_module/rom_offset_reg_reg[6]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.070     1.584    bm_module/rom_offset_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 bm_module/lrud_now_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/lrud_prev_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.378%)  route 0.145ns (50.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.595     1.478    bm_module/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  bm_module/lrud_now_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  bm_module/lrud_now_reg[3]/Q
                         net (fo=3, routed)           0.145     1.764    bm_module/lrud_now[3]
    SLICE_X0Y4           FDRE                                         r  bm_module/lrud_prev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.866     1.993    bm_module/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  bm_module/lrud_prev_reg[3]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.072     1.566    bm_module/lrud_prev_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga_sync_unit/img_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/current_color_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.591     1.474    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  vga_sync_unit/img_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  vga_sync_unit/img_data_reg[9]/Q
                         net (fo=1, routed)           0.110     1.748    vga_sync_unit/vga_driver/current_color_reg[11]_1[9]
    SLICE_X6Y10          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.862     1.989    vga_sync_unit/vga_driver/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[9]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.063     1.537    vga_sync_unit/vga_driver/current_color_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga_sync_unit/img_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/current_color_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.374%)  route 0.163ns (53.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.591     1.474    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  vga_sync_unit/img_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  vga_sync_unit/img_data_reg[8]/Q
                         net (fo=1, routed)           0.163     1.778    vga_sync_unit/vga_driver/current_color_reg[11]_1[8]
    SLICE_X4Y12          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.860     1.987    vga_sync_unit/vga_driver/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[8]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.072     1.560    vga_sync_unit/vga_driver/current_color_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 bm_module/rom_offset_next_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/rom_offset_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.143%)  route 0.170ns (50.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.596     1.479    bm_module/clk_IBUF_BUFG
    SLICE_X2Y1           FDSE                                         r  bm_module/rom_offset_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDSE (Prop_fdse_C_Q)         0.164     1.643 r  bm_module/rom_offset_next_reg[7]/Q
                         net (fo=1, routed)           0.170     1.813    bm_module/rom_offset_next_reg_n_0_[7]
    SLICE_X4Y1           FDSE                                         r  bm_module/rom_offset_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.865     1.992    bm_module/clk_IBUF_BUFG
    SLICE_X4Y1           FDSE                                         r  bm_module/rom_offset_reg_reg[7]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X4Y1           FDSE (Hold_fdse_C_D)         0.072     1.586    bm_module/rom_offset_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_sync_unit/img_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/current_color_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.058%)  route 0.172ns (54.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.589     1.472    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  vga_sync_unit/img_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  vga_sync_unit/img_data_reg[3]/Q
                         net (fo=1, routed)           0.172     1.785    vga_sync_unit/vga_driver/current_color_reg[11]_1[3]
    SLICE_X4Y13          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.859     1.986    vga_sync_unit/vga_driver/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[3]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.070     1.555    vga_sync_unit/vga_driver/current_color_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y3     current_dir_reg_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X1Y3     current_dir_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y15   reset_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y7     rgb_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y6     rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3     current_dir_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3     current_dir_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3     current_dir_reg_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3     current_dir_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y15   reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y15   reset_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7     rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7     rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6     rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6     rgb_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3     current_dir_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3     current_dir_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3     current_dir_reg_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3     current_dir_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y15   reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y15   reset_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7     rgb_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y7     rgb_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6     rgb_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6     rgb_reg_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_r/db_reg_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.518ns (16.074%)  route 2.704ns (83.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  reset_reg/Q
                         net (fo=184, routed)         2.704     8.306    db_r/AR[0]
    SLICE_X0Y13          FDCE                                         f  db_r/db_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.514    14.855    db_r/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  db_r/db_reg_reg[16]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y13          FDCE (Recov_fdce_C_CLR)     -0.405    14.675    db_r/db_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_r/db_reg_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.518ns (16.074%)  route 2.704ns (83.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  reset_reg/Q
                         net (fo=184, routed)         2.704     8.306    db_r/AR[0]
    SLICE_X0Y13          FDCE                                         f  db_r/db_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.514    14.855    db_r/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  db_r/db_reg_reg[17]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y13          FDCE (Recov_fdce_C_CLR)     -0.405    14.675    db_r/db_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_dir_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.518ns (16.276%)  route 2.665ns (83.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  reset_reg/Q
                         net (fo=184, routed)         2.665     8.266    reset
    SLICE_X1Y3           FDCE                                         f  current_dir_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y3           FDCE                                         r  current_dir_reg_reg[0]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y3           FDCE (Recov_fdce_C_CLR)     -0.405    14.680    current_dir_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_dir_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.518ns (16.276%)  route 2.665ns (83.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  reset_reg/Q
                         net (fo=184, routed)         2.665     8.266    reset
    SLICE_X1Y3           FDPE                                         f  current_dir_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y3           FDPE                                         r  current_dir_reg_reg[1]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y3           FDPE (Recov_fdpe_C_PRE)     -0.359    14.726    current_dir_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/y_b_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.518ns (16.142%)  route 2.691ns (83.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  reset_reg/Q
                         net (fo=184, routed)         2.691     8.292    bm_module/AR[0]
    SLICE_X6Y3           FDCE                                         f  bm_module/y_b_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.517    14.858    bm_module/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  bm_module/y_b_reg_reg[9]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y3           FDCE (Recov_fdce_C_CLR)     -0.319    14.764    bm_module/y_b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_r/db_reg_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.518ns (17.667%)  route 2.414ns (82.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  reset_reg/Q
                         net (fo=184, routed)         2.414     8.015    db_r/AR[0]
    SLICE_X0Y12          FDCE                                         f  db_r/db_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515    14.856    db_r/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  db_r/db_reg_reg[12]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X0Y12          FDCE (Recov_fdce_C_CLR)     -0.405    14.676    db_r/db_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_r/db_reg_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.518ns (17.667%)  route 2.414ns (82.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  reset_reg/Q
                         net (fo=184, routed)         2.414     8.015    db_r/AR[0]
    SLICE_X0Y12          FDCE                                         f  db_r/db_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515    14.856    db_r/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  db_r/db_reg_reg[13]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X0Y12          FDCE (Recov_fdce_C_CLR)     -0.405    14.676    db_r/db_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_r/db_reg_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.518ns (17.667%)  route 2.414ns (82.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  reset_reg/Q
                         net (fo=184, routed)         2.414     8.015    db_r/AR[0]
    SLICE_X0Y12          FDCE                                         f  db_r/db_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515    14.856    db_r/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  db_r/db_reg_reg[14]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X0Y12          FDCE (Recov_fdce_C_CLR)     -0.405    14.676    db_r/db_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_r/db_reg_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.518ns (17.667%)  route 2.414ns (82.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  reset_reg/Q
                         net (fo=184, routed)         2.414     8.015    db_r/AR[0]
    SLICE_X0Y12          FDCE                                         f  db_r/db_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515    14.856    db_r/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  db_r/db_reg_reg[15]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X0Y12          FDCE (Recov_fdce_C_CLR)     -0.405    14.676    db_r/db_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/motion_timer_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.518ns (17.787%)  route 2.394ns (82.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  reset_reg/Q
                         net (fo=184, routed)         2.394     7.996    bm_module/AR[0]
    SLICE_X2Y2           FDCE                                         f  bm_module/motion_timer_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.520    14.861    bm_module/clk_IBUF_BUFG
    SLICE_X2Y2           FDCE                                         r  bm_module/motion_timer_reg_reg[0]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y2           FDCE (Recov_fdce_C_CLR)     -0.319    14.767    bm_module/motion_timer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  6.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.164ns (29.370%)  route 0.394ns (70.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  reset_reg/Q
                         net (fo=184, routed)         0.394     2.004    reset
    SLICE_X8Y7           FDCE                                         f  rgb_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X8Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.417    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.164ns (29.370%)  route 0.394ns (70.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  reset_reg/Q
                         net (fo=184, routed)         0.394     2.004    reset
    SLICE_X8Y7           FDCE                                         f  rgb_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X8Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.417    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.164ns (29.370%)  route 0.394ns (70.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  reset_reg/Q
                         net (fo=184, routed)         0.394     2.004    reset
    SLICE_X8Y7           FDCE                                         f  rgb_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X8Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.417    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.164ns (29.370%)  route 0.394ns (70.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  reset_reg/Q
                         net (fo=184, routed)         0.394     2.004    reset
    SLICE_X8Y7           FDCE                                         f  rgb_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X8Y7           FDCE (Remov_fdce_C_CLR)     -0.067     1.417    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.164ns (29.370%)  route 0.394ns (70.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  reset_reg/Q
                         net (fo=184, routed)         0.394     2.004    reset
    SLICE_X9Y7           FDCE                                         f  rgb_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X9Y7           FDCE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092     1.392    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.164ns (29.370%)  route 0.394ns (70.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  reset_reg/Q
                         net (fo=184, routed)         0.394     2.004    reset
    SLICE_X9Y7           FDCE                                         f  rgb_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X9Y7           FDCE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092     1.392    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.164ns (29.370%)  route 0.394ns (70.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  reset_reg/Q
                         net (fo=184, routed)         0.394     2.004    reset
    SLICE_X9Y7           FDCE                                         f  rgb_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X9Y7           FDCE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092     1.392    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.164ns (26.358%)  route 0.458ns (73.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  reset_reg/Q
                         net (fo=184, routed)         0.458     2.067    reset
    SLICE_X8Y6           FDCE                                         f  rgb_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X8Y6           FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X8Y6           FDCE (Remov_fdce_C_CLR)     -0.067     1.418    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.164ns (26.358%)  route 0.458ns (73.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  reset_reg/Q
                         net (fo=184, routed)         0.458     2.067    reset
    SLICE_X9Y6           FDCE                                         f  rgb_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X9Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.393    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.164ns (26.358%)  route 0.458ns (73.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  reset_reg/Q
                         net (fo=184, routed)         0.458     2.067    reset
    SLICE_X9Y6           FDCE                                         f  rgb_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X9Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.393    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.674    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.274ns  (logic 1.448ns (33.882%)  route 2.826ns (66.118%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[3]/C
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.653     0.653 r  vga_sync_unit/vga_driver/hor_count_reg[3]/Q
                         net (fo=18, routed)          1.074     1.727    vga_sync_unit/vga_driver/Q[3]
    SLICE_X12Y1          LUT5 (Prop_lut5_I0_O)        0.323     2.050 f  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.290     2.340    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I0_O)        0.348     2.688 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.888     3.576    vga_sync_unit/vga_driver/ver_count
    SLICE_X13Y1          LUT2 (Prop_lut2_I1_O)        0.124     3.700 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.574     4.274    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X12Y3          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.274ns  (logic 1.448ns (33.882%)  route 2.826ns (66.118%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[3]/C
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.653     0.653 r  vga_sync_unit/vga_driver/hor_count_reg[3]/Q
                         net (fo=18, routed)          1.074     1.727    vga_sync_unit/vga_driver/Q[3]
    SLICE_X12Y1          LUT5 (Prop_lut5_I0_O)        0.323     2.050 f  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.290     2.340    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I0_O)        0.348     2.688 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.888     3.576    vga_sync_unit/vga_driver/ver_count
    SLICE_X13Y1          LUT2 (Prop_lut2_I1_O)        0.124     3.700 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.574     4.274    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X12Y3          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.274ns  (logic 1.448ns (33.882%)  route 2.826ns (66.118%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[3]/C
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.653     0.653 r  vga_sync_unit/vga_driver/hor_count_reg[3]/Q
                         net (fo=18, routed)          1.074     1.727    vga_sync_unit/vga_driver/Q[3]
    SLICE_X12Y1          LUT5 (Prop_lut5_I0_O)        0.323     2.050 f  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.290     2.340    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I0_O)        0.348     2.688 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.888     3.576    vga_sync_unit/vga_driver/ver_count
    SLICE_X13Y1          LUT2 (Prop_lut2_I1_O)        0.124     3.700 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.574     4.274    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X12Y3          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.126ns  (logic 1.448ns (35.092%)  route 2.678ns (64.908%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[3]/C
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.653     0.653 r  vga_sync_unit/vga_driver/hor_count_reg[3]/Q
                         net (fo=18, routed)          1.074     1.727    vga_sync_unit/vga_driver/Q[3]
    SLICE_X12Y1          LUT5 (Prop_lut5_I0_O)        0.323     2.050 f  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.290     2.340    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I0_O)        0.348     2.688 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.888     3.576    vga_sync_unit/vga_driver/ver_count
    SLICE_X13Y1          LUT2 (Prop_lut2_I1_O)        0.124     3.700 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.426     4.126    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.126ns  (logic 1.448ns (35.092%)  route 2.678ns (64.908%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[3]/C
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.653     0.653 r  vga_sync_unit/vga_driver/hor_count_reg[3]/Q
                         net (fo=18, routed)          1.074     1.727    vga_sync_unit/vga_driver/Q[3]
    SLICE_X12Y1          LUT5 (Prop_lut5_I0_O)        0.323     2.050 f  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.290     2.340    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I0_O)        0.348     2.688 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.888     3.576    vga_sync_unit/vga_driver/ver_count
    SLICE_X13Y1          LUT2 (Prop_lut2_I1_O)        0.124     3.700 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.426     4.126    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.126ns  (logic 1.448ns (35.092%)  route 2.678ns (64.908%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[3]/C
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.653     0.653 r  vga_sync_unit/vga_driver/hor_count_reg[3]/Q
                         net (fo=18, routed)          1.074     1.727    vga_sync_unit/vga_driver/Q[3]
    SLICE_X12Y1          LUT5 (Prop_lut5_I0_O)        0.323     2.050 f  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.290     2.340    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I0_O)        0.348     2.688 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.888     3.576    vga_sync_unit/vga_driver/ver_count
    SLICE_X13Y1          LUT2 (Prop_lut2_I1_O)        0.124     3.700 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.426     4.126    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.101ns  (logic 1.448ns (35.307%)  route 2.653ns (64.693%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[3]/C
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.653     0.653 r  vga_sync_unit/vga_driver/hor_count_reg[3]/Q
                         net (fo=18, routed)          1.074     1.727    vga_sync_unit/vga_driver/Q[3]
    SLICE_X12Y1          LUT5 (Prop_lut5_I0_O)        0.323     2.050 f  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.290     2.340    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I0_O)        0.348     2.688 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.888     3.576    vga_sync_unit/vga_driver/ver_count
    SLICE_X13Y1          LUT2 (Prop_lut2_I1_O)        0.124     3.700 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.401     4.101    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X12Y1          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.101ns  (logic 1.448ns (35.307%)  route 2.653ns (64.693%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[3]/C
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.653     0.653 r  vga_sync_unit/vga_driver/hor_count_reg[3]/Q
                         net (fo=18, routed)          1.074     1.727    vga_sync_unit/vga_driver/Q[3]
    SLICE_X12Y1          LUT5 (Prop_lut5_I0_O)        0.323     2.050 f  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.290     2.340    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I0_O)        0.348     2.688 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.888     3.576    vga_sync_unit/vga_driver/ver_count
    SLICE_X13Y1          LUT2 (Prop_lut2_I1_O)        0.124     3.700 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.401     4.101    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X12Y1          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.101ns  (logic 1.448ns (35.307%)  route 2.653ns (64.693%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[3]/C
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.653     0.653 r  vga_sync_unit/vga_driver/hor_count_reg[3]/Q
                         net (fo=18, routed)          1.074     1.727    vga_sync_unit/vga_driver/Q[3]
    SLICE_X12Y1          LUT5 (Prop_lut5_I0_O)        0.323     2.050 f  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.290     2.340    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I0_O)        0.348     2.688 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.888     3.576    vga_sync_unit/vga_driver/ver_count
    SLICE_X13Y1          LUT2 (Prop_lut2_I1_O)        0.124     3.700 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.401     4.101    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X12Y1          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.101ns  (logic 1.448ns (35.307%)  route 2.653ns (64.693%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[3]/C
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.653     0.653 r  vga_sync_unit/vga_driver/hor_count_reg[3]/Q
                         net (fo=18, routed)          1.074     1.727    vga_sync_unit/vga_driver/Q[3]
    SLICE_X12Y1          LUT5 (Prop_lut5_I0_O)        0.323     2.050 f  vga_sync_unit/vga_driver/ver_count[9]_i_3/O
                         net (fo=1, routed)           0.290     2.340    vga_sync_unit/vga_driver/ver_count[9]_i_3_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I0_O)        0.348     2.688 r  vga_sync_unit/vga_driver/ver_count[9]_i_1/O
                         net (fo=11, routed)          0.888     3.576    vga_sync_unit/vga_driver/ver_count
    SLICE_X13Y1          LUT2 (Prop_lut2_I1_O)        0.124     3.700 r  vga_sync_unit/vga_driver/hor_count[9]_i_1/O
                         net (fo=10, routed)          0.401     4.101    vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0
    SLICE_X12Y1          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[5]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.240ns (59.699%)  route 0.162ns (40.301%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[1]/C
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_sync_unit/vga_driver/ver_count_reg[1]/Q
                         net (fo=22, routed)          0.162     0.357    vga_sync_unit/vga_driver/ver_count_reg[9]_0[1]
    SLICE_X13Y2          LUT6 (Prop_lut6_I2_O)        0.045     0.402 r  vga_sync_unit/vga_driver/ver_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.402    vga_sync_unit/vga_driver/ver_count[3]_i_1_n_0
    SLICE_X13Y2          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.240ns (57.092%)  route 0.180ns (42.908%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[5]/C
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_sync_unit/vga_driver/ver_count_reg[5]/Q
                         net (fo=12, routed)          0.180     0.375    vga_sync_unit/vga_driver/ver_count_reg[9]_0[5]
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.045     0.420 r  vga_sync_unit/vga_driver/ver_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.420    vga_sync_unit/vga_driver/ver_count[5]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.240ns (56.959%)  route 0.181ns (43.041%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[0]/C
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_sync_unit/vga_driver/ver_count_reg[0]/Q
                         net (fo=20, routed)          0.181     0.376    vga_sync_unit/vga_driver/ver_count_reg[9]_0[0]
    SLICE_X13Y3          LUT3 (Prop_lut3_I2_O)        0.045     0.421 r  vga_sync_unit/vga_driver/ver_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.421    vga_sync_unit/vga_driver/ver_count[2]_i_1_n_0
    SLICE_X13Y3          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.243ns (57.263%)  route 0.181ns (42.737%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[0]/C
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_sync_unit/vga_driver/ver_count_reg[0]/Q
                         net (fo=20, routed)          0.181     0.376    vga_sync_unit/vga_driver/ver_count_reg[9]_0[0]
    SLICE_X13Y3          LUT5 (Prop_lut5_I3_O)        0.048     0.424 r  vga_sync_unit/vga_driver/ver_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.424    vga_sync_unit/vga_driver/ver_count[4]_i_1_n_0
    SLICE_X13Y3          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.263ns (60.004%)  route 0.175ns (39.996%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[8]/C
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_sync_unit/vga_driver/ver_count_reg[8]/Q
                         net (fo=11, routed)          0.175     0.393    vga_sync_unit/vga_driver/ver_count_reg[9]_0[8]
    SLICE_X12Y2          LUT4 (Prop_lut4_I0_O)        0.045     0.438 r  vga_sync_unit/vga_driver/ver_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.438    vga_sync_unit/vga_driver/ver_count[8]_i_1_n_0
    SLICE_X12Y2          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.261ns (58.202%)  route 0.187ns (41.798%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[2]/C
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_sync_unit/vga_driver/hor_count_reg[2]/Q
                         net (fo=19, routed)          0.187     0.405    vga_sync_unit/vga_driver/Q[2]
    SLICE_X12Y3          LUT4 (Prop_lut4_I1_O)        0.043     0.448 r  vga_sync_unit/vga_driver/hor_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.448    vga_sync_unit/vga_driver/hor_count[3]_i_1_n_0
    SLICE_X12Y3          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.263ns (58.388%)  route 0.187ns (41.612%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[2]/C
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_sync_unit/vga_driver/hor_count_reg[2]/Q
                         net (fo=19, routed)          0.187     0.405    vga_sync_unit/vga_driver/Q[2]
    SLICE_X12Y3          LUT3 (Prop_lut3_I0_O)        0.045     0.450 r  vga_sync_unit/vga_driver/hor_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.450    vga_sync_unit/vga_driver/hor_count[2]_i_1_n_0
    SLICE_X12Y3          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.263ns (57.856%)  route 0.192ns (42.144%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[4]/C
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_sync_unit/vga_driver/hor_count_reg[4]/Q
                         net (fo=12, routed)          0.192     0.410    vga_sync_unit/vga_driver/Q[4]
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.045     0.455 r  vga_sync_unit/vga_driver/hor_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.455    vga_sync_unit/vga_driver/hor_count[5]_i_1_n_0
    SLICE_X12Y1          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.263ns (57.463%)  route 0.195ns (42.537%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[6]/C
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_sync_unit/vga_driver/hor_count_reg[6]/Q
                         net (fo=15, routed)          0.195     0.413    vga_sync_unit/vga_driver/Q[6]
    SLICE_X12Y4          LUT4 (Prop_lut4_I2_O)        0.045     0.458 r  vga_sync_unit/vga_driver/hor_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.458    vga_sync_unit/vga_driver/hor_count[8]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.266ns (57.740%)  route 0.195ns (42.260%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[6]/C
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_sync_unit/vga_driver/hor_count_reg[6]/Q
                         net (fo=15, routed)          0.195     0.413    vga_sync_unit/vga_driver/Q[6]
    SLICE_X12Y4          LUT5 (Prop_lut5_I3_O)        0.048     0.461 r  vga_sync_unit/vga_driver/hor_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.461    vga_sync_unit/vga_driver/hor_count[9]_i_2_n_0
    SLICE_X12Y4          FDRE                                         r  vga_sync_unit/vga_driver/hor_count_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/current_color_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.135ns  (logic 4.048ns (56.739%)  route 3.087ns (43.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.633     5.154    vga_sync_unit/vga_driver/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  vga_sync_unit/vga_driver/current_color_reg[7]/Q
                         net (fo=1, routed)           3.087     8.759    rgb_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.290 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.290    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/current_color_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.866ns  (logic 4.042ns (58.871%)  route 2.824ns (41.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.567     5.088    vga_sync_unit/vga_driver/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     5.606 r  vga_sync_unit/vga_driver/current_color_reg[10]/Q
                         net (fo=1, routed)           2.824     8.430    rgb_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.954 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.954    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_local_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.839ns  (logic 4.147ns (60.631%)  route 2.692ns (39.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.570     5.091    vga_sync_unit/vga_driver/clk_IBUF_BUFG
    SLICE_X10Y2          FDSE                                         r  vga_sync_unit/vga_driver/hor_local_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDSE (Prop_fdse_C_Q)         0.478     5.569 r  vga_sync_unit/vga_driver/hor_local_reg/Q
                         net (fo=1, routed)           2.692     8.262    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.669    11.930 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.930    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/current_color_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.770ns  (logic 4.037ns (59.632%)  route 2.733ns (40.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.633     5.154    vga_sync_unit/vga_driver/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  vga_sync_unit/vga_driver/current_color_reg[9]/Q
                         net (fo=1, routed)           2.733     8.405    rgb_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.925 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.925    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/current_color_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.644ns  (logic 3.961ns (59.625%)  route 2.682ns (40.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.630     5.151    vga_sync_unit/vga_driver/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  vga_sync_unit/vga_driver/current_color_reg[5]/Q
                         net (fo=1, routed)           2.682     8.290    rgb_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.795 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.795    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/current_color_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 3.977ns (60.033%)  route 2.648ns (39.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.631     5.152    vga_sync_unit/vga_driver/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  vga_sync_unit/vga_driver/current_color_reg[4]/Q
                         net (fo=1, routed)           2.648     8.256    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.777 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.777    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/current_color_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.525ns  (logic 4.021ns (61.628%)  route 2.504ns (38.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.633     5.154    vga_sync_unit/vga_driver/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  vga_sync_unit/vga_driver/current_color_reg[1]/Q
                         net (fo=1, routed)           2.504     8.176    rgb_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.679 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.679    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/current_color_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.527ns  (logic 3.985ns (61.055%)  route 2.542ns (38.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.631     5.152    vga_sync_unit/vga_driver/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  vga_sync_unit/vga_driver/current_color_reg[6]/Q
                         net (fo=1, routed)           2.542     8.150    rgb_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.679 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.679    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/current_color_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.470ns  (logic 3.981ns (61.530%)  route 2.489ns (38.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.630     5.151    vga_sync_unit/vga_driver/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  vga_sync_unit/vga_driver/current_color_reg[3]/Q
                         net (fo=1, routed)           2.489     8.096    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.621 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.621    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/current_color_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.451ns  (logic 3.975ns (61.617%)  route 2.476ns (38.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.631     5.152    vga_sync_unit/vga_driver/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  vga_sync_unit/vga_driver/current_color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  vga_sync_unit/vga_driver/current_color_reg[2]/Q
                         net (fo=1, routed)           2.476     8.084    rgb_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.603 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.603    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.887ns  (logic 0.164ns (18.486%)  route 0.723ns (81.514%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  reset_reg/Q
                         net (fo=184, routed)         0.723     2.332    vga_sync_unit/vga_driver/AR[0]
    SLICE_X13Y4          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.887ns  (logic 0.164ns (18.486%)  route 0.723ns (81.514%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  reset_reg/Q
                         net (fo=184, routed)         0.723     2.332    vga_sync_unit/vga_driver/AR[0]
    SLICE_X13Y4          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.164ns (17.247%)  route 0.787ns (82.753%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  reset_reg/Q
                         net (fo=184, routed)         0.787     2.396    vga_sync_unit/vga_driver/AR[0]
    SLICE_X13Y3          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.164ns (17.247%)  route 0.787ns (82.753%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  reset_reg/Q
                         net (fo=184, routed)         0.787     2.396    vga_sync_unit/vga_driver/AR[0]
    SLICE_X13Y3          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.164ns (17.247%)  route 0.787ns (82.753%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  reset_reg/Q
                         net (fo=184, routed)         0.787     2.396    vga_sync_unit/vga_driver/AR[0]
    SLICE_X13Y3          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.164ns (17.247%)  route 0.787ns (82.753%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  reset_reg/Q
                         net (fo=184, routed)         0.787     2.396    vga_sync_unit/vga_driver/AR[0]
    SLICE_X13Y3          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.033ns  (logic 0.164ns (15.869%)  route 0.869ns (84.131%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  reset_reg/Q
                         net (fo=184, routed)         0.869     2.479    vga_sync_unit/vga_driver/AR[0]
    SLICE_X13Y2          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.033ns  (logic 0.164ns (15.869%)  route 0.869ns (84.131%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  reset_reg/Q
                         net (fo=184, routed)         0.869     2.479    vga_sync_unit/vga_driver/AR[0]
    SLICE_X13Y2          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[8]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.033ns  (logic 0.164ns (15.869%)  route 0.869ns (84.131%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  reset_reg/Q
                         net (fo=184, routed)         0.869     2.479    vga_sync_unit/vga_driver/AR[0]
    SLICE_X12Y2          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vga_driver/ver_count_reg[9]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.033ns  (logic 0.164ns (15.869%)  route 0.869ns (84.131%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  reset_reg/Q
                         net (fo=184, routed)         0.869     2.479    vga_sync_unit/vga_driver/AR[0]
    SLICE_X12Y2          FDRE                                         r  vga_sync_unit/vga_driver/ver_count_reg[9]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           184 Endpoints
Min Delay           184 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.128ns  (logic 2.788ns (39.115%)  route 4.340ns (60.885%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[4]/C
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.594     0.594 r  vga_sync_unit/vga_driver/ver_count_reg[4]/Q
                         net (fo=14, routed)          1.567     2.161    bm_module/bomberman_on1_carry__0_0[4]
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.327     2.488 r  bm_module/br_addr1_carry__0_i_2/O
                         net (fo=2, routed)           0.469     2.957    bm_module/br_addr1_carry__0_i_2_n_0
    SLICE_X7Y2           LUT4 (Prop_lut4_I3_O)        0.326     3.283 r  bm_module/br_addr1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.283    bm_module/br_addr1_carry__0_i_6_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.863 r  bm_module/br_addr1_carry__0/O[2]
                         net (fo=3, routed)           1.099     4.962    vga_sync_unit/vga_driver/O[2]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.302     5.264 r  vga_sync_unit/vga_driver/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.264    bm_module/bm_s_unit_i_4_0[1]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     5.616 r  bm_module/br_addr0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.454     6.070    bm_module/br_addr00_in[11]
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.307     6.377 r  bm_module/bm_s_unit_i_1/O
                         net (fo=2, routed)           0.751     7.128    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y1          RAMB36E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.485     4.826    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.123ns  (logic 2.680ns (37.624%)  route 4.443ns (62.376%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[4]/C
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.594     0.594 r  vga_sync_unit/vga_driver/ver_count_reg[4]/Q
                         net (fo=14, routed)          1.567     2.161    bm_module/bomberman_on1_carry__0_0[4]
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.327     2.488 r  bm_module/br_addr1_carry__0_i_2/O
                         net (fo=2, routed)           0.469     2.957    bm_module/br_addr1_carry__0_i_2_n_0
    SLICE_X7Y2           LUT4 (Prop_lut4_I3_O)        0.326     3.283 r  bm_module/br_addr1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.283    bm_module/br_addr1_carry__0_i_6_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.863 r  bm_module/br_addr1_carry__0/O[2]
                         net (fo=3, routed)           1.099     4.962    vga_sync_unit/vga_driver/O[2]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.302     5.264 r  vga_sync_unit/vga_driver/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.264    bm_module/bm_s_unit_i_4_0[1]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.514 r  bm_module/br_addr0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.501     6.015    bm_module/br_addr00_in[10]
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.301     6.316 r  bm_module/bm_s_unit_i_2/O
                         net (fo=2, routed)           0.807     7.123    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.487     4.828    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.023ns  (logic 2.788ns (39.696%)  route 4.235ns (60.304%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[4]/C
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.594     0.594 r  vga_sync_unit/vga_driver/ver_count_reg[4]/Q
                         net (fo=14, routed)          1.567     2.161    bm_module/bomberman_on1_carry__0_0[4]
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.327     2.488 r  bm_module/br_addr1_carry__0_i_2/O
                         net (fo=2, routed)           0.469     2.957    bm_module/br_addr1_carry__0_i_2_n_0
    SLICE_X7Y2           LUT4 (Prop_lut4_I3_O)        0.326     3.283 r  bm_module/br_addr1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.283    bm_module/br_addr1_carry__0_i_6_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.863 r  bm_module/br_addr1_carry__0/O[2]
                         net (fo=3, routed)           1.099     4.962    vga_sync_unit/vga_driver/O[2]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.302     5.264 r  vga_sync_unit/vga_driver/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.264    bm_module/bm_s_unit_i_4_0[1]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     5.616 r  bm_module/br_addr0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.454     6.070    bm_module/br_addr00_in[11]
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.307     6.377 r  bm_module/bm_s_unit_i_1/O
                         net (fo=2, routed)           0.647     7.023    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.487     4.828    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.924ns  (logic 2.680ns (38.707%)  route 4.244ns (61.293%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[4]/C
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.594     0.594 r  vga_sync_unit/vga_driver/ver_count_reg[4]/Q
                         net (fo=14, routed)          1.567     2.161    bm_module/bomberman_on1_carry__0_0[4]
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.327     2.488 r  bm_module/br_addr1_carry__0_i_2/O
                         net (fo=2, routed)           0.469     2.957    bm_module/br_addr1_carry__0_i_2_n_0
    SLICE_X7Y2           LUT4 (Prop_lut4_I3_O)        0.326     3.283 r  bm_module/br_addr1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.283    bm_module/br_addr1_carry__0_i_6_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.863 r  bm_module/br_addr1_carry__0/O[2]
                         net (fo=3, routed)           1.099     4.962    vga_sync_unit/vga_driver/O[2]
    SLICE_X8Y5           LUT4 (Prop_lut4_I2_O)        0.302     5.264 r  vga_sync_unit/vga_driver/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.264    bm_module/bm_s_unit_i_4_0[1]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.514 r  bm_module/br_addr0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.501     6.015    bm_module/br_addr00_in[10]
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.301     6.316 r  bm_module/bm_s_unit_i_2/O
                         net (fo=2, routed)           0.608     6.924    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y1          RAMB36E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.485     4.826    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.766ns  (logic 1.964ns (29.026%)  route 4.802ns (70.974%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[2]/C
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  vga_sync_unit/vga_driver/ver_count_reg[2]/Q
                         net (fo=17, routed)          2.054     2.685    vga_sync_unit/vga_driver/ver_count_reg[9]_0[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.124     2.809 r  vga_sync_unit/vga_driver/br_addr1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.809    bm_module/br_addr0_carry_i_3_1[1]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.057 r  bm_module/br_addr1_carry/O[2]
                         net (fo=4, routed)           1.094     4.152    bm_module/p_0_in[6]
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.302     4.454 r  bm_module/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     4.454    bm_module/i__carry_i_5__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.806 r  bm_module/br_addr0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.828     5.634    bm_module/br_addr00_in[7]
    SLICE_X6Y5           LUT4 (Prop_lut4_I0_O)        0.307     5.941 r  bm_module/bm_s_unit_i_5/O
                         net (fo=2, routed)           0.825     6.766    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y1          RAMB36E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.485     4.826    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.640ns  (logic 1.964ns (29.577%)  route 4.676ns (70.423%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[2]/C
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  vga_sync_unit/vga_driver/ver_count_reg[2]/Q
                         net (fo=17, routed)          2.054     2.685    vga_sync_unit/vga_driver/ver_count_reg[9]_0[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.124     2.809 r  vga_sync_unit/vga_driver/br_addr1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.809    bm_module/br_addr0_carry_i_3_1[1]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.057 r  bm_module/br_addr1_carry/O[2]
                         net (fo=4, routed)           1.094     4.152    bm_module/p_0_in[6]
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.302     4.454 r  bm_module/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     4.454    bm_module/i__carry_i_5__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.806 r  bm_module/br_addr0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.828     5.634    bm_module/br_addr00_in[7]
    SLICE_X6Y5           LUT4 (Prop_lut4_I0_O)        0.307     5.941 r  bm_module/bm_s_unit_i_5/O
                         net (fo=2, routed)           0.699     6.640    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.487     4.828    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.629ns  (logic 2.310ns (34.846%)  route 4.319ns (65.154%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[2]/C
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  vga_sync_unit/vga_driver/ver_count_reg[2]/Q
                         net (fo=17, routed)          2.054     2.685    vga_sync_unit/vga_driver/ver_count_reg[9]_0[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.124     2.809 r  vga_sync_unit/vga_driver/br_addr1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.809    bm_module/br_addr0_carry_i_3_1[1]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.057 r  bm_module/br_addr1_carry/O[2]
                         net (fo=4, routed)           1.145     4.202    bm_module/p_0_in[6]
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.302     4.504 r  bm_module/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.504    bm_module/i__carry_i_4__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.880 r  bm_module/br_addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.880    bm_module/br_addr0_inferred__0/i__carry_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.203 r  bm_module/br_addr0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.504     5.707    bm_module/br_addr00_in[9]
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.306     6.013 r  bm_module/bm_s_unit_i_3/O
                         net (fo=2, routed)           0.616     6.629    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y1          RAMB36E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.485     4.826    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.615ns  (logic 2.310ns (34.922%)  route 4.305ns (65.078%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[2]/C
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  vga_sync_unit/vga_driver/ver_count_reg[2]/Q
                         net (fo=17, routed)          2.054     2.685    vga_sync_unit/vga_driver/ver_count_reg[9]_0[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.124     2.809 r  vga_sync_unit/vga_driver/br_addr1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.809    bm_module/br_addr0_carry_i_3_1[1]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.057 r  bm_module/br_addr1_carry/O[2]
                         net (fo=4, routed)           1.145     4.202    bm_module/p_0_in[6]
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.302     4.504 r  bm_module/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.504    bm_module/i__carry_i_4__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.880 r  bm_module/br_addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.880    bm_module/br_addr0_inferred__0/i__carry_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.203 r  bm_module/br_addr0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.504     5.707    bm_module/br_addr00_in[9]
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.306     6.013 r  bm_module/bm_s_unit_i_3/O
                         net (fo=2, routed)           0.602     6.615    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.487     4.828    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.576ns  (logic 2.195ns (33.377%)  route 4.381ns (66.623%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[2]/C
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  vga_sync_unit/vga_driver/ver_count_reg[2]/Q
                         net (fo=17, routed)          2.054     2.685    vga_sync_unit/vga_driver/ver_count_reg[9]_0[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.124     2.809 r  vga_sync_unit/vga_driver/br_addr1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.809    bm_module/br_addr0_carry_i_3_1[1]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.057 r  bm_module/br_addr1_carry/O[2]
                         net (fo=4, routed)           1.145     4.202    bm_module/p_0_in[6]
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.302     4.504 r  bm_module/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.504    bm_module/i__carry_i_4__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.880 r  bm_module/br_addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.880    bm_module/br_addr0_inferred__0/i__carry_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.099 r  bm_module/br_addr0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.454     5.554    bm_module/br_addr00_in[8]
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.295     5.849 r  bm_module/bm_s_unit_i_4/O
                         net (fo=2, routed)           0.728     6.576    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.487     4.828    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.320ns  (logic 2.195ns (34.734%)  route 4.125ns (65.266%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[2]/C
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  vga_sync_unit/vga_driver/ver_count_reg[2]/Q
                         net (fo=17, routed)          2.054     2.685    vga_sync_unit/vga_driver/ver_count_reg[9]_0[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.124     2.809 r  vga_sync_unit/vga_driver/br_addr1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.809    bm_module/br_addr0_carry_i_3_1[1]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.057 r  bm_module/br_addr1_carry/O[2]
                         net (fo=4, routed)           1.145     4.202    bm_module/p_0_in[6]
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.302     4.504 r  bm_module/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.504    bm_module/i__carry_i_4__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.880 r  bm_module/br_addr0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.880    bm_module/br_addr0_inferred__0/i__carry_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.099 r  bm_module/br_addr0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.454     5.554    bm_module/br_addr00_in[8]
    SLICE_X9Y5           LUT4 (Prop_lut4_I0_O)        0.295     5.849 r  bm_module/bm_s_unit_i_4/O
                         net (fo=2, routed)           0.471     6.320    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y1          RAMB36E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.485     4.826    bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/color_out_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.285ns (43.661%)  route 0.368ns (56.339%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[0]/C
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.195     0.195 f  vga_sync_unit/vga_driver/ver_count_reg[0]/Q
                         net (fo=20, routed)          0.188     0.383    vga_sync_unit/vga_driver/ver_count_reg[9]_0[0]
    SLICE_X13Y2          LUT6 (Prop_lut6_I2_O)        0.045     0.428 r  vga_sync_unit/vga_driver/ver_local_i_1/O
                         net (fo=2, routed)           0.179     0.608    vga_sync_unit/vga_driver/ver_local_i_1_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.045     0.653 r  vga_sync_unit/vga_driver/color_out_i_1/O
                         net (fo=1, routed)           0.000     0.653    vga_sync_unit/vga_driver/color_out_i_1_n_0
    SLICE_X10Y2          FDSE                                         r  vga_sync_unit/vga_driver/color_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.837     1.964    vga_sync_unit/vga_driver/clk_IBUF_BUFG
    SLICE_X10Y2          FDSE                                         r  vga_sync_unit/vga_driver/color_out_reg/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_sync_unit/vga_driver/hor_local_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.304ns (43.264%)  route 0.399ns (56.736%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[9]/C
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.202     0.202 f  vga_sync_unit/vga_driver/hor_count_reg[9]/Q
                         net (fo=12, routed)          0.399     0.601    vga_sync_unit/vga_driver/Q[9]
    SLICE_X10Y2          LUT4 (Prop_lut4_I3_O)        0.102     0.703 r  vga_sync_unit/vga_driver/hor_local_i_1/O
                         net (fo=1, routed)           0.000     0.703    vga_sync_unit/vga_driver/hor_local_i_1_n_0
    SLICE_X10Y2          FDSE                                         r  vga_sync_unit/vga_driver/hor_local_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.837     1.964    vga_sync_unit/vga_driver/clk_IBUF_BUFG
    SLICE_X10Y2          FDSE                                         r  vga_sync_unit/vga_driver/hor_local_reg/C

Slack:                    inf
  Source:                 PB_RIGHT
                            (input port)
  Destination:            db_r/db_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.327ns (41.915%)  route 0.454ns (58.085%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  PB_RIGHT (IN)
                         net (fo=0)                   0.000     0.000    PB_RIGHT
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PB_RIGHT_IBUF_inst/O
                         net (fo=20, routed)          0.454     0.673    db_r/PB_RIGHT_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.045     0.718 r  db_r/db_reg[12]_i_2__2/O
                         net (fo=1, routed)           0.000     0.718    db_r/db_reg[12]_i_2__2_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.781 r  db_r/db_reg_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.781    db_r/db_reg_reg[12]_i_1__2_n_4
    SLICE_X0Y12          FDCE                                         r  db_r/db_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.862     1.989    db_r/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  db_r/db_reg_reg[15]/C

Slack:                    inf
  Source:                 PB_RIGHT
                            (input port)
  Destination:            db_r/db_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.330ns (42.200%)  route 0.452ns (57.800%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  PB_RIGHT (IN)
                         net (fo=0)                   0.000     0.000    PB_RIGHT
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PB_RIGHT_IBUF_inst/O
                         net (fo=20, routed)          0.452     0.672    db_r/PB_RIGHT_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.045     0.717 r  db_r/db_reg[12]_i_3__2/O
                         net (fo=1, routed)           0.000     0.717    db_r/db_reg[12]_i_3__2_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.783 r  db_r/db_reg_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.783    db_r/db_reg_reg[12]_i_1__2_n_5
    SLICE_X0Y12          FDCE                                         r  db_r/db_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.862     1.989    db_r/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  db_r/db_reg_reg[14]/C

Slack:                    inf
  Source:                 PB_RIGHT
                            (input port)
  Destination:            db_r/db_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.334ns (42.496%)  route 0.452ns (57.504%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  PB_RIGHT (IN)
                         net (fo=0)                   0.000     0.000    PB_RIGHT
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PB_RIGHT_IBUF_inst/O
                         net (fo=20, routed)          0.452     0.672    db_r/PB_RIGHT_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.045     0.717 r  db_r/db_reg[16]_i_3__2/O
                         net (fo=1, routed)           0.000     0.717    db_r/db_reg[16]_i_3__2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.787 r  db_r/db_reg_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     0.787    db_r/db_reg_reg[16]_i_1__2_n_7
    SLICE_X0Y13          FDCE                                         r  db_r/db_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.861     1.988    db_r/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  db_r/db_reg_reg[16]/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/hor_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.308ns (38.807%)  route 0.486ns (61.193%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/hor_count_reg[4]/C
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.218     0.218 f  vga_sync_unit/vga_driver/hor_count_reg[4]/Q
                         net (fo=12, routed)          0.143     0.361    vga_sync_unit/vga_driver/Q[4]
    SLICE_X13Y3          LUT6 (Prop_lut6_I2_O)        0.045     0.406 r  vga_sync_unit/vga_driver/rgb_reg[9]_i_3/O
                         net (fo=3, routed)           0.343     0.749    vga_sync_unit/vga_driver/rgb_reg[9]_i_3_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.794 r  vga_sync_unit/vga_driver/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.794    vga_sync_unit_n_36
    SLICE_X9Y7           FDCE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X9Y7           FDCE                                         r  rgb_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_sync_unit/vga_driver/ver_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.325ns (39.711%)  route 0.493ns (60.289%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE                         0.000     0.000 r  vga_sync_unit/vga_driver/ver_count_reg[7]/C
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.182     0.182 f  vga_sync_unit/vga_driver/ver_count_reg[7]/Q
                         net (fo=13, routed)          0.219     0.401    vga_sync_unit/vga_driver/ver_count_reg[9]_0[7]
    SLICE_X10Y3          LUT6 (Prop_lut6_I2_O)        0.098     0.499 f  vga_sync_unit/vga_driver/rgb_reg[9]_i_4/O
                         net (fo=2, routed)           0.275     0.773    vga_sync_unit/vga_driver/rgb_reg[9]_i_4_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.818 r  vga_sync_unit/vga_driver/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.818    vga_sync_unit_n_37
    SLICE_X9Y7           FDCE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X9Y7           FDCE                                         r  rgb_reg_reg[5]/C

Slack:                    inf
  Source:                 PB_RIGHT
                            (input port)
  Destination:            db_r/db_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.334ns (40.642%)  route 0.488ns (59.358%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  PB_RIGHT (IN)
                         net (fo=0)                   0.000     0.000    PB_RIGHT
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PB_RIGHT_IBUF_inst/O
                         net (fo=20, routed)          0.488     0.707    db_r/PB_RIGHT_IBUF
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.752 r  db_r/db_reg[8]_i_5__2/O
                         net (fo=1, routed)           0.000     0.752    db_r/db_reg[8]_i_5__2_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.822 r  db_r/db_reg_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     0.822    db_r/db_reg_reg[8]_i_1__2_n_7
    SLICE_X0Y11          FDCE                                         r  db_r/db_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.864     1.991    db_r/clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  db_r/db_reg_reg[8]/C

Slack:                    inf
  Source:                 PB_RIGHT
                            (input port)
  Destination:            db_r/db_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.370ns (45.012%)  route 0.452ns (54.988%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  PB_RIGHT (IN)
                         net (fo=0)                   0.000     0.000    PB_RIGHT
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PB_RIGHT_IBUF_inst/O
                         net (fo=20, routed)          0.452     0.672    db_r/PB_RIGHT_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.045     0.717 r  db_r/db_reg[16]_i_3__2/O
                         net (fo=1, routed)           0.000     0.717    db_r/db_reg[16]_i_3__2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.823 r  db_r/db_reg_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.823    db_r/db_reg_reg[16]_i_1__2_n_6
    SLICE_X0Y13          FDCE                                         r  db_r/db_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.861     1.988    db_r/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  db_r/db_reg_reg[17]/C

Slack:                    inf
  Source:                 PB_UP
                            (input port)
  Destination:            db_u/db_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.337ns (40.455%)  route 0.496ns (59.545%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  PB_UP (IN)
                         net (fo=0)                   0.000     0.000    PB_UP
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  PB_UP_IBUF_inst/O
                         net (fo=20, routed)          0.496     0.718    db_u/PB_UP_IBUF
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.045     0.763 r  db_u/db_reg[16]_i_3/O
                         net (fo=1, routed)           0.000     0.763    db_u/db_reg[16]_i_3_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.833 r  db_u/db_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.833    db_u/db_reg_reg[16]_i_1_n_7
    SLICE_X5Y9           FDCE                                         r  db_u/db_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.863     1.990    db_u/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  db_u/db_reg_reg[16]/C





