{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 20:52:27 2015 " "Info: Processing started: Mon Oct 19 20:52:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counterUp_Down -c counterUp_Down --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counterUp_Down -c counterUp_Down --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[0\]\$latch " "Warning: Node \"Digit1\[0\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[1\]\$latch " "Warning: Node \"Digit1\[1\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[2\]\$latch " "Warning: Node \"Digit1\[2\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[3\]\$latch " "Warning: Node \"Digit1\[3\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[4\]\$latch " "Warning: Node \"Digit1\[4\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[5\]\$latch " "Warning: Node \"Digit1\[5\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[6\]\$latch " "Warning: Node \"Digit1\[6\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit2\[1\]\$latch " "Warning: Node \"Digit2\[1\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "secret_Code\[1\] " "Info: Assuming node \"secret_Code\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "secret_Code\[0\] " "Info: Assuming node \"secret_Code\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "secret_Code\[2\] " "Info: Assuming node \"secret_Code\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "mode_Switch " "Info: Assuming node \"mode_Switch\" is a latch enable. Will not compute fmax for this pin." {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Digit2\[6\]~4 " "Info: Detected gated clock \"Digit2\[6\]~4\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Digit2\[6\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~0 " "Info: Detected gated clock \"Equal1~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "number\[2\] " "Info: Detected ripple clock \"number\[2\]\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "number\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "number\[0\] " "Info: Detected ripple clock \"number\[0\]\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "number\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "number\[1\] " "Info: Detected ripple clock \"number\[1\]\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "number\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "number\[3\] " "Info: Detected ripple clock \"number\[3\]\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "number\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux6~0 " "Info: Detected gated clock \"Mux6~0\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 70 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "number\[4\] " "Info: Detected ripple clock \"number\[4\]\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "number\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register PRESCALER\[18\] register number\[5\] 202.43 MHz 4.94 ns Internal " "Info: Clock \"clock\" has Internal fmax of 202.43 MHz between source register \"PRESCALER\[18\]\" and destination register \"number\[5\]\" (period= 4.94 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.694 ns + Longest register register " "Info: + Longest register to register delay is 4.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PRESCALER\[18\] 1 REG LCFF_X33_Y8_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y8_N11; Fanout = 4; REG Node = 'PRESCALER\[18\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRESCALER[18] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.455 ns) 1.081 ns Equal0~1 2 COMB LCCOMB_X34_Y8_N0 2 " "Info: 2: + IC(0.626 ns) + CELL(0.455 ns) = 1.081 ns; Loc. = LCCOMB_X34_Y8_N0; Fanout = 2; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { PRESCALER[18] Equal0~1 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.178 ns) 2.053 ns Equal0~3 3 COMB LCCOMB_X33_Y9_N4 1 " "Info: 3: + IC(0.794 ns) + CELL(0.178 ns) = 2.053 ns; Loc. = LCCOMB_X33_Y9_N4; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { Equal0~1 Equal0~3 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.178 ns) 3.096 ns Equal0~8 4 COMB LCCOMB_X34_Y8_N10 6 " "Info: 4: + IC(0.865 ns) + CELL(0.178 ns) = 3.096 ns; Loc. = LCCOMB_X34_Y8_N10; Fanout = 6; COMB Node = 'Equal0~8'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { Equal0~3 Equal0~8 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.758 ns) 4.694 ns number\[5\] 5 REG LCFF_X35_Y7_N25 2 " "Info: 5: + IC(0.840 ns) + CELL(0.758 ns) = 4.694 ns; Loc. = LCFF_X35_Y7_N25; Fanout = 2; REG Node = 'number\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { Equal0~8 number[5] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.569 ns ( 33.43 % ) " "Info: Total cell delay = 1.569 ns ( 33.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.125 ns ( 66.57 % ) " "Info: Total interconnect delay = 3.125 ns ( 66.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.694 ns" { PRESCALER[18] Equal0~1 Equal0~3 Equal0~8 number[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.694 ns" { PRESCALER[18] {} Equal0~1 {} Equal0~3 {} Equal0~8 {} number[5] {} } { 0.000ns 0.626ns 0.794ns 0.865ns 0.840ns } { 0.000ns 0.455ns 0.178ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.840 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.602 ns) 2.840 ns number\[5\] 3 REG LCFF_X35_Y7_N25 2 " "Info: 3: + IC(0.974 ns) + CELL(0.602 ns) = 2.840 ns; Loc. = LCFF_X35_Y7_N25; Fanout = 2; REG Node = 'number\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clock~clkctrl number[5] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.32 % ) " "Info: Total cell delay = 1.628 ns ( 57.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.212 ns ( 42.68 % ) " "Info: Total interconnect delay = 1.212 ns ( 42.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock clock~clkctrl number[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~combout {} clock~clkctrl {} number[5] {} } { 0.000ns 0.000ns 0.238ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.847 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns PRESCALER\[18\] 3 REG LCFF_X33_Y8_N11 4 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X33_Y8_N11; Fanout = 4; REG Node = 'PRESCALER\[18\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock~clkctrl PRESCALER[18] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl PRESCALER[18] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} PRESCALER[18] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock clock~clkctrl number[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~combout {} clock~clkctrl {} number[5] {} } { 0.000ns 0.000ns 0.238ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl PRESCALER[18] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} PRESCALER[18] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.694 ns" { PRESCALER[18] Equal0~1 Equal0~3 Equal0~8 number[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.694 ns" { PRESCALER[18] {} Equal0~1 {} Equal0~3 {} Equal0~8 {} number[5] {} } { 0.000ns 0.626ns 0.794ns 0.865ns 0.840ns } { 0.000ns 0.455ns 0.178ns 0.178ns 0.758ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock clock~clkctrl number[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~combout {} clock~clkctrl {} number[5] {} } { 0.000ns 0.000ns 0.238ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl PRESCALER[18] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} PRESCALER[18] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Digit2\[1\]\$latch man_switch\[1\] mode_Switch 5.630 ns register " "Info: tsu for register \"Digit2\[1\]\$latch\" (data pin = \"man_switch\[1\]\", clock pin = \"mode_Switch\") is 5.630 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.183 ns + Longest pin register " "Info: + Longest pin to register delay is 8.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns man_switch\[1\] 1 PIN PIN_L21 14 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 14; PIN Node = 'man_switch\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { man_switch[1] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.420 ns) + CELL(0.455 ns) 3.901 ns Equal18~0 2 COMB LCCOMB_X35_Y5_N26 4 " "Info: 2: + IC(2.420 ns) + CELL(0.455 ns) = 3.901 ns; Loc. = LCCOMB_X35_Y5_N26; Fanout = 4; COMB Node = 'Equal18~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { man_switch[1] Equal18~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.541 ns) 5.553 ns Digit1~22 3 COMB LCCOMB_X32_Y6_N22 2 " "Info: 3: + IC(1.111 ns) + CELL(0.541 ns) = 5.553 ns; Loc. = LCCOMB_X32_Y6_N22; Fanout = 2; COMB Node = 'Digit1~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { Equal18~0 Digit1~22 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 6.026 ns Digit1~24 4 COMB LCCOMB_X32_Y6_N10 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 6.026 ns; Loc. = LCCOMB_X32_Y6_N10; Fanout = 2; COMB Node = 'Digit1~24'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { Digit1~22 Digit1~24 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.541 ns) 7.708 ns Digit2\[2\]~3 5 COMB LCCOMB_X35_Y7_N0 1 " "Info: 5: + IC(1.141 ns) + CELL(0.541 ns) = 7.708 ns; Loc. = LCCOMB_X35_Y7_N0; Fanout = 1; COMB Node = 'Digit2\[2\]~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { Digit1~24 Digit2[2]~3 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 8.183 ns Digit2\[1\]\$latch 6 REG LCCOMB_X35_Y7_N28 2 " "Info: 6: + IC(0.297 ns) + CELL(0.178 ns) = 8.183 ns; Loc. = LCCOMB_X35_Y7_N28; Fanout = 2; REG Node = 'Digit2\[1\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { Digit2[2]~3 Digit2[1]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.919 ns ( 35.67 % ) " "Info: Total cell delay = 2.919 ns ( 35.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.264 ns ( 64.33 % ) " "Info: Total interconnect delay = 5.264 ns ( 64.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.183 ns" { man_switch[1] Equal18~0 Digit1~22 Digit1~24 Digit2[2]~3 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.183 ns" { man_switch[1] {} man_switch[1]~combout {} Equal18~0 {} Digit1~22 {} Digit1~24 {} Digit2[2]~3 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 2.420ns 1.111ns 0.295ns 1.141ns 0.297ns } { 0.000ns 1.026ns 0.455ns 0.541ns 0.178ns 0.541ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.145 ns + " "Info: + Micro setup delay of destination is 1.145 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mode_Switch destination 3.698 ns - Shortest register " "Info: - Shortest clock path from clock \"mode_Switch\" to destination register is 3.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns mode_Switch 1 CLK PIN_U12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U12; Fanout = 17; CLK Node = 'mode_Switch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_Switch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.735 ns) + CELL(0.322 ns) 3.063 ns Digit2\[6\]~4 2 COMB LCCOMB_X35_Y7_N8 1 " "Info: 2: + IC(1.735 ns) + CELL(0.322 ns) = 3.063 ns; Loc. = LCCOMB_X35_Y7_N8; Fanout = 1; COMB Node = 'Digit2\[6\]~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.057 ns" { mode_Switch Digit2[6]~4 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.319 ns) 3.698 ns Digit2\[1\]\$latch 3 REG LCCOMB_X35_Y7_N28 2 " "Info: 3: + IC(0.316 ns) + CELL(0.319 ns) = 3.698 ns; Loc. = LCCOMB_X35_Y7_N28; Fanout = 2; REG Node = 'Digit2\[1\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.647 ns ( 44.54 % ) " "Info: Total cell delay = 1.647 ns ( 44.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.051 ns ( 55.46 % ) " "Info: Total interconnect delay = 2.051 ns ( 55.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.698 ns" { mode_Switch Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.698 ns" { mode_Switch {} mode_Switch~combout {} Digit2[6]~4 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 1.735ns 0.316ns } { 0.000ns 1.006ns 0.322ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.183 ns" { man_switch[1] Equal18~0 Digit1~22 Digit1~24 Digit2[2]~3 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.183 ns" { man_switch[1] {} man_switch[1]~combout {} Equal18~0 {} Digit1~22 {} Digit1~24 {} Digit2[2]~3 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 2.420ns 1.111ns 0.295ns 1.141ns 0.297ns } { 0.000ns 1.026ns 0.455ns 0.541ns 0.178ns 0.541ns 0.178ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.698 ns" { mode_Switch Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.698 ns" { mode_Switch {} mode_Switch~combout {} Digit2[6]~4 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 1.735ns 0.316ns } { 0.000ns 1.006ns 0.322ns 0.319ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "secret_Code\[0\] Digit1\[0\] Digit1\[0\]\$latch 13.297 ns register " "Info: tco from clock \"secret_Code\[0\]\" to destination pin \"Digit1\[0\]\" through register \"Digit1\[0\]\$latch\" is 13.297 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "secret_Code\[0\] source 6.175 ns + Longest register " "Info: + Longest clock path from clock \"secret_Code\[0\]\" to source register is 6.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns secret_Code\[0\] 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'secret_Code\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { secret_Code[0] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.049 ns) + CELL(0.322 ns) 3.397 ns Equal1~0 2 COMB LCCOMB_X27_Y8_N16 2 " "Info: 2: + IC(2.049 ns) + CELL(0.322 ns) = 3.397 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { secret_Code[0] Equal1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.000 ns) 4.636 ns Equal1~0clkctrl 3 COMB CLKCTRL_G13 7 " "Info: 3: + IC(1.239 ns) + CELL(0.000 ns) = 4.636 ns; Loc. = CLKCTRL_G13; Fanout = 7; COMB Node = 'Equal1~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Equal1~0 Equal1~0clkctrl } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.178 ns) 6.175 ns Digit1\[0\]\$latch 4 REG LCCOMB_X32_Y6_N14 1 " "Info: 4: + IC(1.361 ns) + CELL(0.178 ns) = 6.175 ns; Loc. = LCCOMB_X32_Y6_N14; Fanout = 1; REG Node = 'Digit1\[0\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { Equal1~0clkctrl Digit1[0]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 24.71 % ) " "Info: Total cell delay = 1.526 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.649 ns ( 75.29 % ) " "Info: Total interconnect delay = 4.649 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.175 ns" { secret_Code[0] Equal1~0 Equal1~0clkctrl Digit1[0]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.175 ns" { secret_Code[0] {} secret_Code[0]~combout {} Equal1~0 {} Equal1~0clkctrl {} Digit1[0]$latch {} } { 0.000ns 0.000ns 2.049ns 1.239ns 1.361ns } { 0.000ns 1.026ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.122 ns + Longest register pin " "Info: + Longest register to pin delay is 7.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Digit1\[0\]\$latch 1 REG LCCOMB_X32_Y6_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y6_N14; Fanout = 1; REG Node = 'Digit1\[0\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Digit1[0]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.312 ns) + CELL(2.810 ns) 7.122 ns Digit1\[0\] 2 PIN PIN_J2 0 " "Info: 2: + IC(4.312 ns) + CELL(2.810 ns) = 7.122 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'Digit1\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.122 ns" { Digit1[0]$latch Digit1[0] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.810 ns ( 39.46 % ) " "Info: Total cell delay = 2.810 ns ( 39.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.312 ns ( 60.54 % ) " "Info: Total interconnect delay = 4.312 ns ( 60.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.122 ns" { Digit1[0]$latch Digit1[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.122 ns" { Digit1[0]$latch {} Digit1[0] {} } { 0.000ns 4.312ns } { 0.000ns 2.810ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.175 ns" { secret_Code[0] Equal1~0 Equal1~0clkctrl Digit1[0]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.175 ns" { secret_Code[0] {} secret_Code[0]~combout {} Equal1~0 {} Equal1~0clkctrl {} Digit1[0]$latch {} } { 0.000ns 0.000ns 2.049ns 1.239ns 1.361ns } { 0.000ns 1.026ns 0.322ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.122 ns" { Digit1[0]$latch Digit1[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.122 ns" { Digit1[0]$latch {} Digit1[0] {} } { 0.000ns 4.312ns } { 0.000ns 2.810ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Digit1\[0\]\$latch mode_Switch secret_Code\[0\] 2.533 ns register " "Info: th for register \"Digit1\[0\]\$latch\" (data pin = \"mode_Switch\", clock pin = \"secret_Code\[0\]\") is 2.533 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "secret_Code\[0\] destination 6.175 ns + Longest register " "Info: + Longest clock path from clock \"secret_Code\[0\]\" to destination register is 6.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns secret_Code\[0\] 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'secret_Code\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { secret_Code[0] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.049 ns) + CELL(0.322 ns) 3.397 ns Equal1~0 2 COMB LCCOMB_X27_Y8_N16 2 " "Info: 2: + IC(2.049 ns) + CELL(0.322 ns) = 3.397 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { secret_Code[0] Equal1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.000 ns) 4.636 ns Equal1~0clkctrl 3 COMB CLKCTRL_G13 7 " "Info: 3: + IC(1.239 ns) + CELL(0.000 ns) = 4.636 ns; Loc. = CLKCTRL_G13; Fanout = 7; COMB Node = 'Equal1~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Equal1~0 Equal1~0clkctrl } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.178 ns) 6.175 ns Digit1\[0\]\$latch 4 REG LCCOMB_X32_Y6_N14 1 " "Info: 4: + IC(1.361 ns) + CELL(0.178 ns) = 6.175 ns; Loc. = LCCOMB_X32_Y6_N14; Fanout = 1; REG Node = 'Digit1\[0\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { Equal1~0clkctrl Digit1[0]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 24.71 % ) " "Info: Total cell delay = 1.526 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.649 ns ( 75.29 % ) " "Info: Total interconnect delay = 4.649 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.175 ns" { secret_Code[0] Equal1~0 Equal1~0clkctrl Digit1[0]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.175 ns" { secret_Code[0] {} secret_Code[0]~combout {} Equal1~0 {} Equal1~0clkctrl {} Digit1[0]$latch {} } { 0.000ns 0.000ns 2.049ns 1.239ns 1.361ns } { 0.000ns 1.026ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.642 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns mode_Switch 1 CLK PIN_U12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U12; Fanout = 17; CLK Node = 'mode_Switch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_Switch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.322 ns) 2.822 ns Digit1~7 2 COMB LCCOMB_X32_Y6_N26 1 " "Info: 2: + IC(1.494 ns) + CELL(0.322 ns) = 2.822 ns; Loc. = LCCOMB_X32_Y6_N26; Fanout = 1; COMB Node = 'Digit1~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { mode_Switch Digit1~7 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.521 ns) 3.642 ns Digit1\[0\]\$latch 3 REG LCCOMB_X32_Y6_N14 1 " "Info: 3: + IC(0.299 ns) + CELL(0.521 ns) = 3.642 ns; Loc. = LCCOMB_X32_Y6_N14; Fanout = 1; REG Node = 'Digit1\[0\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { Digit1~7 Digit1[0]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.849 ns ( 50.77 % ) " "Info: Total cell delay = 1.849 ns ( 50.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.793 ns ( 49.23 % ) " "Info: Total interconnect delay = 1.793 ns ( 49.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.642 ns" { mode_Switch Digit1~7 Digit1[0]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.642 ns" { mode_Switch {} mode_Switch~combout {} Digit1~7 {} Digit1[0]$latch {} } { 0.000ns 0.000ns 1.494ns 0.299ns } { 0.000ns 1.006ns 0.322ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.175 ns" { secret_Code[0] Equal1~0 Equal1~0clkctrl Digit1[0]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.175 ns" { secret_Code[0] {} secret_Code[0]~combout {} Equal1~0 {} Equal1~0clkctrl {} Digit1[0]$latch {} } { 0.000ns 0.000ns 2.049ns 1.239ns 1.361ns } { 0.000ns 1.026ns 0.322ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.642 ns" { mode_Switch Digit1~7 Digit1[0]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.642 ns" { mode_Switch {} mode_Switch~combout {} Digit1~7 {} Digit1[0]$latch {} } { 0.000ns 0.000ns 1.494ns 0.299ns } { 0.000ns 1.006ns 0.322ns 0.521ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 20:52:28 2015 " "Info: Processing ended: Mon Oct 19 20:52:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
