```verilog
assign zero = 0;
```