Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edb2080f9b104d8b8179103b20a76bb7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 16 for port 'irq_debounced_bi' [D:/Programs/Computer_Systems_Design/lab3/activecore-master/designs/rtl/sigma/hw/sigma.sv:70]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 8 for port 'irq_fifo_genfifo_rdata_bi' [D:/Programs/Computer_Systems_Design/lab3/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv:209]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Programs/Computer_Systems_Design/lab3/activecore-master/designs/rtl/sigma/hw/sigma.sv:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Programs/Computer_Systems_Design/lab3/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv:209]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/Programs/Computer_Systems_Design/lab3/activecore-master/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/Programs/Computer_Systems_Design/lab3/activecore-master/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/Programs/Computer_Systems_Design/lab3/activecore-master/designs/rtl/ram/ram_dual.v:125]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
