<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1731597355">
  <File Type="PA-TCL" Name="display_on_board.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="display_on_board_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="display_on_board_reports.tcl"/>
  <File Type="RDS-RDS" Name="display_on_board.vds"/>
  <File Type="RDS-UTIL" Name="display_on_board_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="display_on_board_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="display_on_board.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="display_on_board_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="display_on_board_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Users/aless/Dropbox/DIDATTICA/ASDi/MATERIALE DIDATTICO/4-Ambiente di sviluppo per FPGA/laboratorio/7_INPUT_UNIT_DISPLAY/7_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/Display7Seg - Vivado/anodes_manager.vhd"/>
        <Attr Name="ImportTime" Val="1667465335"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/cathodes_input_manager.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Users/aless/Dropbox/DIDATTICA/ASDi/MATERIALE DIDATTICO/4-Ambiente di sviluppo per FPGA/laboratorio/7_INPUT_UNIT_DISPLAY/7_INPUT_UNIT_DISPLAY.srcs/sources_1/new/cathodes_input_manager.vhd"/>
        <Attr Name="ImportTime" Val="1667466022"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Users/aless/Dropbox/DIDATTICA/ASDi/MATERIALE DIDATTICO/4-Ambiente di sviluppo per FPGA/laboratorio/7_INPUT_UNIT_DISPLAY/7_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/Display7Seg - Vivado/cathodes_manager.vhd"/>
        <Attr Name="ImportTime" Val="1667466022"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Display7Seg - Vivado/clock_divider.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Users/aless/Dropbox/DIDATTICA/ASDi/MATERIALE DIDATTICO/4-Ambiente di sviluppo per FPGA/laboratorio/7_INPUT_UNIT_DISPLAY/7_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/Display7Seg - Vivado/clock_divider.vhd"/>
        <Attr Name="ImportTime" Val="1667464792"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Display7Seg - Vivado/control_unit.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Users/aless/Dropbox/DIDATTICA/ASDi/MATERIALE DIDATTICO/4-Ambiente di sviluppo per FPGA/laboratorio/7_INPUT_UNIT_DISPLAY/7_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/Display7Seg - Vivado/control_unit.vhd"/>
        <Attr Name="ImportTime" Val="1667462315"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/counter_mod8.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Users/aless/Dropbox/DIDATTICA/ASDi/MATERIALE DIDATTICO/4-Ambiente di sviluppo per FPGA/laboratorio/7_INPUT_UNIT_DISPLAY/7_INPUT_UNIT_DISPLAY.srcs/sources_1/new/counter_mod8.vhd"/>
        <Attr Name="ImportTime" Val="1667465108"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Users/aless/Dropbox/DIDATTICA/ASDi/MATERIALE DIDATTICO/4-Ambiente di sviluppo per FPGA/laboratorio/7_INPUT_UNIT_DISPLAY/7_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/Display7Seg - Vivado/display_seven_segments.vhd"/>
        <Attr Name="ImportTime" Val="1667466010"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Display7Seg - Vivado/display_on_board.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Users/aless/Dropbox/DIDATTICA/ASDi/MATERIALE DIDATTICO/4-Ambiente di sviluppo per FPGA/laboratorio/7_INPUT_UNIT_DISPLAY/7_INPUT_UNIT_DISPLAY.srcs/sources_1/imports/Display7Seg - Vivado/display_on_board.vhd"/>
        <Attr Name="ImportTime" Val="1667469237"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="display_on_board"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Users/aless/Dropbox/DIDATTICA/ASDi/MATERIALE DIDATTICO/4-Ambiente di sviluppo per FPGA/laboratorio/7_INPUT_UNIT_DISPLAY/7_INPUT_UNIT_DISPLAY.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc"/>
        <Attr Name="ImportTime" Val="1667324750"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
