package top.criwits.scaleda
package verilog.psi.nodes.instantiation

import com.intellij.lang.ASTNode
import org.antlr.intellij.adaptor.psi.ANTLRPsiNode

class OrderedPortConnectionPsiNode(node: ASTNode) extends ANTLRPsiNode(node) {

}
