# USB 1.0
A full-speed USB 1.0 implemented in SystemVerilog.

Includes:
- 100 MHz AHB-Lite subordinate interface
- 12 MHz USB 1.0 receiver + transmitter
- Handshake-controlled dual-clock FIFO  
