

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Mon Dec 18 07:54:28 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.776 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|      597|  0.290 us|  5.970 us|   30|  598|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       28|      596|   7 ~ 149|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 150
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 76 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 150 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 151 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 152 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 158 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X1"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X2"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D"   --->   Operation 164 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.32ns)   --->   "%store_ln6 = store i4 0, i4 %i" [./source/kp_502_7.cpp:6]   --->   Operation 165 'store' 'store_ln6' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln6 = br void" [./source/kp_502_7.cpp:6]   --->   Operation 166 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_7.cpp:6]   --->   Operation 167 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i4 %i_1" [./source/kp_502_7.cpp:6]   --->   Operation 168 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [./source/kp_502_7.cpp:6]   --->   Operation 169 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 170 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %tmp_1, void %.split, void" [./source/kp_502_7.cpp:6]   --->   Operation 171 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln6" [./source/kp_502_7.cpp:7]   --->   Operation 172 'getelementptr' 'B_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 173 [2/2] (1.75ns)   --->   "%temp_B = load i3 %B_addr" [./source/kp_502_7.cpp:7]   --->   Operation 173 'load' 'temp_B' <Predicate = (!tmp_1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln6" [./source/kp_502_7.cpp:8]   --->   Operation 174 'getelementptr' 'A_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 175 [2/2] (1.75ns)   --->   "%temp_A = load i3 %A_addr" [./source/kp_502_7.cpp:8]   --->   Operation 175 'load' 'temp_A' <Predicate = (!tmp_1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln6" [./source/kp_502_7.cpp:11]   --->   Operation 176 'getelementptr' 'C_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 177 [2/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:11]   --->   Operation 177 'load' 'C_load' <Predicate = (!tmp_1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [./source/kp_502_7.cpp:22]   --->   Operation 178 'ret' 'ret_ln22' <Predicate = (tmp_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.63>
ST_3 : Operation 179 [1/2] (1.75ns)   --->   "%temp_B = load i3 %B_addr" [./source/kp_502_7.cpp:7]   --->   Operation 179 'load' 'temp_B' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 180 [1/2] (1.75ns)   --->   "%temp_A = load i3 %A_addr" [./source/kp_502_7.cpp:8]   --->   Operation 180 'load' 'temp_A' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 181 [1/1] (6.88ns)   --->   "%mul_ln11 = mul i32 %temp_B, i32 %temp_B" [./source/kp_502_7.cpp:11]   --->   Operation 181 'mul' 'mul_ln11' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/2] (1.75ns)   --->   "%C_load = load i3 %C_addr" [./source/kp_502_7.cpp:11]   --->   Operation 182 'load' 'C_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 183 [1/1] (6.88ns)   --->   "%mul_ln11_1 = mul i32 %temp_A, i32 %C_load" [./source/kp_502_7.cpp:11]   --->   Operation 183 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.93>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_7.cpp:6]   --->   Operation 184 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node temp_D)   --->   "%shl_ln11 = shl i32 %mul_ln11_1, i32 2" [./source/kp_502_7.cpp:11]   --->   Operation 185 'shl' 'shl_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (2.18ns) (out node of the LUT)   --->   "%temp_D = sub i32 %mul_ln11, i32 %shl_ln11" [./source/kp_502_7.cpp:11]   --->   Operation 186 'sub' 'temp_D' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i32 %D, i64 0, i64 %zext_ln6" [./source/kp_502_7.cpp:11]   --->   Operation 187 'getelementptr' 'D_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (1.75ns)   --->   "%store_ln11 = store i32 %temp_D, i3 %D_addr" [./source/kp_502_7.cpp:11]   --->   Operation 188 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp_D, i32 31" [./source/kp_502_7.cpp:14]   --->   Operation 189 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %tmp_2, void, void %.split._crit_edge" [./source/kp_502_7.cpp:14]   --->   Operation 190 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.36>
ST_5 : Operation 191 [5/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 191 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.36>
ST_6 : Operation 192 [4/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 192 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.36>
ST_7 : Operation 193 [3/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 193 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.36>
ST_8 : Operation 194 [2/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 194 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.36>
ST_9 : Operation 195 [1/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 195 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.62>
ST_10 : Operation 196 [30/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 196 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.62>
ST_11 : Operation 197 [29/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 197 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.62>
ST_12 : Operation 198 [28/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 198 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.62>
ST_13 : Operation 199 [27/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 199 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.62>
ST_14 : Operation 200 [26/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 200 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.62>
ST_15 : Operation 201 [25/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 201 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.62>
ST_16 : Operation 202 [24/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 202 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.62>
ST_17 : Operation 203 [23/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 203 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.62>
ST_18 : Operation 204 [22/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 204 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.62>
ST_19 : Operation 205 [21/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 205 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.62>
ST_20 : Operation 206 [20/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 206 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.62>
ST_21 : Operation 207 [19/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 207 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.62>
ST_22 : Operation 208 [18/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 208 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.62>
ST_23 : Operation 209 [17/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 209 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.62>
ST_24 : Operation 210 [16/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 210 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.62>
ST_25 : Operation 211 [15/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 211 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.62>
ST_26 : Operation 212 [14/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 212 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.62>
ST_27 : Operation 213 [13/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 213 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.62>
ST_28 : Operation 214 [12/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 214 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.62>
ST_29 : Operation 215 [11/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 215 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.62>
ST_30 : Operation 216 [10/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 216 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.62>
ST_31 : Operation 217 [9/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 217 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.62>
ST_32 : Operation 218 [8/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 218 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.62>
ST_33 : Operation 219 [7/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 219 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.62>
ST_34 : Operation 220 [6/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 220 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.62>
ST_35 : Operation 221 [5/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 221 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 222 [5/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 222 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.62>
ST_36 : Operation 223 [4/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 223 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 224 [4/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 224 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.62>
ST_37 : Operation 225 [3/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 225 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 226 [3/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 226 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.62>
ST_38 : Operation 227 [2/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 227 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 228 [2/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 228 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.62>
ST_39 : Operation 229 [1/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 229 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 230 [1/30] (7.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 230 'dsqrt' 'tmp' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.36>
ST_40 : Operation 231 [5/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:19]   --->   Operation 231 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln19 = shl i32 %temp_A, i32 1" [./source/kp_502_7.cpp:19]   --->   Operation 232 'shl' 'shl_ln19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 233 [5/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 233 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 234 [5/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:20]   --->   Operation 234 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.36>
ST_41 : Operation 235 [4/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:19]   --->   Operation 235 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 236 [4/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 236 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 237 [4/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:20]   --->   Operation 237 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.36>
ST_42 : Operation 238 [3/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:19]   --->   Operation 238 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 239 [3/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 239 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 240 [3/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:20]   --->   Operation 240 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.36>
ST_43 : Operation 241 [2/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:19]   --->   Operation 241 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 242 [2/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 242 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 243 [2/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:20]   --->   Operation 243 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.36>
ST_44 : Operation 244 [1/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:19]   --->   Operation 244 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 245 [1/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 245 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 246 [1/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp" [./source/kp_502_7.cpp:20]   --->   Operation 246 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.77>
ST_45 : Operation 247 [31/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 247 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 248 [31/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 248 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.77>
ST_46 : Operation 249 [30/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 249 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 250 [30/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 250 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.77>
ST_47 : Operation 251 [29/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 251 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 252 [29/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 252 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.77>
ST_48 : Operation 253 [28/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 253 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 254 [28/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 254 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.77>
ST_49 : Operation 255 [27/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 255 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 256 [27/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 256 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.77>
ST_50 : Operation 257 [26/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 257 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 258 [26/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 258 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.77>
ST_51 : Operation 259 [25/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 259 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 260 [25/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 260 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.77>
ST_52 : Operation 261 [24/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 261 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 262 [24/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 262 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.77>
ST_53 : Operation 263 [23/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 263 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 264 [23/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 264 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.77>
ST_54 : Operation 265 [22/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 265 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 266 [22/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 266 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.77>
ST_55 : Operation 267 [21/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 267 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 268 [21/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 268 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.77>
ST_56 : Operation 269 [20/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 269 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 270 [20/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 270 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.77>
ST_57 : Operation 271 [19/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 271 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 272 [19/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 272 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.77>
ST_58 : Operation 273 [18/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 273 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 274 [18/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 274 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.77>
ST_59 : Operation 275 [17/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 275 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 276 [17/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 276 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.77>
ST_60 : Operation 277 [16/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 277 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 278 [16/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 278 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.77>
ST_61 : Operation 279 [15/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 279 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 280 [15/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 280 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.77>
ST_62 : Operation 281 [14/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 281 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 282 [14/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 282 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.77>
ST_63 : Operation 283 [13/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 283 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 284 [13/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 284 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.77>
ST_64 : Operation 285 [12/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 285 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 286 [12/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 286 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.77>
ST_65 : Operation 287 [11/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 287 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 288 [11/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 288 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.77>
ST_66 : Operation 289 [10/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 289 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 290 [10/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 290 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.77>
ST_67 : Operation 291 [9/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 291 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 292 [9/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 292 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.77>
ST_68 : Operation 293 [8/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 293 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 294 [8/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 294 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.77>
ST_69 : Operation 295 [7/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 295 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 296 [7/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 296 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.77>
ST_70 : Operation 297 [6/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 297 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 298 [6/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 298 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.77>
ST_71 : Operation 299 [5/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 299 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 300 [5/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 300 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.77>
ST_72 : Operation 301 [4/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 301 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 302 [4/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 302 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.77>
ST_73 : Operation 303 [3/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 303 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 304 [3/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 304 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.77>
ST_74 : Operation 305 [2/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 305 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 306 [2/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 306 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 8.53>
ST_75 : Operation 307 [1/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 307 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 308 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486]   --->   Operation 308 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 309 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 309 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 310 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i64 %data_V"   --->   Operation 311 'trunc' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i11 %tmp_31" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 312 'zext' 'zext_ln513' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 313 [1/1] (1.76ns)   --->   "%add_ln513 = add i12 %zext_ln513, i12 3073" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 313 'add' 'add_ln513' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 314 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln513, i32 11"   --->   Operation 314 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 315 [1/1] (1.76ns)   --->   "%sub_ln1364 = sub i11 1023, i11 %tmp_31"   --->   Operation 315 'sub' 'sub_ln1364' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 316 [1/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 316 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 317 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486]   --->   Operation 317 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 318 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 318 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 319 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i64 %data_V_1"   --->   Operation 320 'trunc' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln513_1 = zext i11 %tmp_33" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 321 'zext' 'zext_ln513_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 322 [1/1] (1.76ns)   --->   "%add_ln513_1 = add i12 %zext_ln513_1, i12 3073" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 322 'add' 'add_ln513_1' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 323 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln513_1, i32 11"   --->   Operation 323 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 324 [1/1] (1.76ns)   --->   "%sub_ln1364_1 = sub i11 1023, i11 %tmp_33"   --->   Operation 324 'sub' 'sub_ln1364_1' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 8.77>
ST_76 : Operation 325 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_32, i1 0"   --->   Operation 325 'bitconcatenate' 'mantissa' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 326 'zext' 'zext_ln15' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i11 %sub_ln1364"   --->   Operation 327 'sext' 'sext_ln1364' <Predicate = (!tmp_2 & isNeg)> <Delay = 0.00>
ST_76 : Operation 328 [1/1] (0.59ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1364, i12 %add_ln513"   --->   Operation 328 'select' 'ush' <Predicate = (!tmp_2)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i12 %ush"   --->   Operation 329 'sext' 'sext_ln1340' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 330 'zext' 'zext_ln1340' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %zext_ln1340"   --->   Operation 331 'lshr' 'r_V' <Predicate = (!tmp_2 & isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i137 %zext_ln15, i137 %zext_ln1340"   --->   Operation 332 'shl' 'r_V_1' <Predicate = (!tmp_2 & !isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 333 'bitselect' 'tmp_10' <Predicate = (!tmp_2 & isNeg)> <Delay = 0.00>
ST_76 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln671 = zext i1 %tmp_10"   --->   Operation 334 'zext' 'zext_ln671' <Predicate = (!tmp_2 & isNeg)> <Delay = 0.00>
ST_76 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_1, i32 53, i32 84"   --->   Operation 335 'partselect' 'tmp_8' <Predicate = (!tmp_2 & !isNeg)> <Delay = 0.00>
ST_76 : Operation 336 [1/1] (3.47ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln671, i32 %tmp_8"   --->   Operation 336 'select' 'val' <Predicate = (!tmp_2)> <Delay = 3.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 337 [1/1] (2.18ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 337 'sub' 'result_V_2' <Predicate = (!tmp_2 & p_Result_s)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 338 [1/1] (0.77ns)   --->   "%result_V_12 = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 338 'select' 'result_V_12' <Predicate = (!tmp_2)> <Delay = 0.77> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 339 [1/1] (0.00ns)   --->   "%X1_addr = getelementptr i32 %X1, i64 0, i64 %zext_ln6" [./source/kp_502_7.cpp:19]   --->   Operation 339 'getelementptr' 'X1_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 340 [1/1] (1.75ns)   --->   "%store_ln19 = store i32 %result_V_12, i3 %X1_addr" [./source/kp_502_7.cpp:19]   --->   Operation 340 'store' 'store_ln19' <Predicate = (!tmp_2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_76 : Operation 341 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_34, i1 0"   --->   Operation 341 'bitconcatenate' 'mantissa_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 342 'zext' 'zext_ln15_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln1364_1 = sext i11 %sub_ln1364_1"   --->   Operation 343 'sext' 'sext_ln1364_1' <Predicate = (!tmp_2 & isNeg_1)> <Delay = 0.00>
ST_76 : Operation 344 [1/1] (0.59ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1364_1, i12 %add_ln513_1"   --->   Operation 344 'select' 'ush_1' <Predicate = (!tmp_2)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1340_1 = sext i12 %ush_1"   --->   Operation 345 'sext' 'sext_ln1340_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln1340_1 = zext i32 %sext_ln1340_1"   --->   Operation 346 'zext' 'zext_ln1340_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i137 %zext_ln15_1, i137 %zext_ln1340_1"   --->   Operation 347 'lshr' 'r_V_2' <Predicate = (!tmp_2 & isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i137 %zext_ln15_1, i137 %zext_ln1340_1"   --->   Operation 348 'shl' 'r_V_3' <Predicate = (!tmp_2 & !isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_2, i32 53"   --->   Operation 349 'bitselect' 'tmp_17' <Predicate = (!tmp_2 & isNeg_1)> <Delay = 0.00>
ST_76 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln671_1 = zext i1 %tmp_17"   --->   Operation 350 'zext' 'zext_ln671_1' <Predicate = (!tmp_2 & isNeg_1)> <Delay = 0.00>
ST_76 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_3, i32 53, i32 84"   --->   Operation 351 'partselect' 'tmp_s' <Predicate = (!tmp_2 & !isNeg_1)> <Delay = 0.00>
ST_76 : Operation 352 [1/1] (3.47ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i32 %zext_ln671_1, i32 %tmp_s"   --->   Operation 352 'select' 'val_1' <Predicate = (!tmp_2)> <Delay = 3.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 353 [1/1] (2.18ns)   --->   "%result_V_5 = sub i32 0, i32 %val_1"   --->   Operation 353 'sub' 'result_V_5' <Predicate = (!tmp_2 & p_Result_1)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 354 [1/1] (0.77ns)   --->   "%result_V_13 = select i1 %p_Result_1, i32 %result_V_5, i32 %val_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 354 'select' 'result_V_13' <Predicate = (!tmp_2)> <Delay = 0.77> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 355 [1/1] (0.00ns)   --->   "%X2_addr = getelementptr i32 %X2, i64 0, i64 %zext_ln6" [./source/kp_502_7.cpp:20]   --->   Operation 355 'getelementptr' 'X2_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 356 [1/1] (1.75ns)   --->   "%store_ln20 = store i32 %result_V_13, i3 %X2_addr" [./source/kp_502_7.cpp:20]   --->   Operation 356 'store' 'store_ln20' <Predicate = (!tmp_2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_76 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln21 = br void %.split._crit_edge" [./source/kp_502_7.cpp:21]   --->   Operation 357 'br' 'br_ln21' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i4 %i_1" [./source/kp_502_7.cpp:6]   --->   Operation 358 'trunc' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 359 [1/1] (0.00ns)   --->   "%or_ln6 = or i3 %trunc_ln6, i3 1" [./source/kp_502_7.cpp:6]   --->   Operation 359 'or' 'or_ln6' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i3 %or_ln6" [./source/kp_502_7.cpp:7]   --->   Operation 360 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 361 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:7]   --->   Operation 361 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 362 [2/2] (1.75ns)   --->   "%temp_B_1 = load i3 %B_addr_1" [./source/kp_502_7.cpp:7]   --->   Operation 362 'load' 'temp_B_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_76 : Operation 363 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:8]   --->   Operation 363 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 364 [2/2] (1.75ns)   --->   "%temp_A_1 = load i3 %A_addr_1" [./source/kp_502_7.cpp:8]   --->   Operation 364 'load' 'temp_A_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_76 : Operation 365 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i32 %C, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:11]   --->   Operation 365 'getelementptr' 'C_addr_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 366 [2/2] (1.75ns)   --->   "%C_load_1 = load i3 %C_addr_1" [./source/kp_502_7.cpp:11]   --->   Operation 366 'load' 'C_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 77 <SV = 76> <Delay = 8.63>
ST_77 : Operation 367 [1/2] (1.75ns)   --->   "%temp_B_1 = load i3 %B_addr_1" [./source/kp_502_7.cpp:7]   --->   Operation 367 'load' 'temp_B_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_77 : Operation 368 [1/2] (1.75ns)   --->   "%temp_A_1 = load i3 %A_addr_1" [./source/kp_502_7.cpp:8]   --->   Operation 368 'load' 'temp_A_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_77 : Operation 369 [1/1] (6.88ns)   --->   "%mul_ln11_2 = mul i32 %temp_B_1, i32 %temp_B_1" [./source/kp_502_7.cpp:11]   --->   Operation 369 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 370 [1/2] (1.75ns)   --->   "%C_load_1 = load i3 %C_addr_1" [./source/kp_502_7.cpp:11]   --->   Operation 370 'load' 'C_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_77 : Operation 371 [1/1] (6.88ns)   --->   "%mul_ln11_3 = mul i32 %temp_A_1, i32 %C_load_1" [./source/kp_502_7.cpp:11]   --->   Operation 371 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.93>
ST_78 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node temp_D_1)   --->   "%shl_ln11_1 = shl i32 %mul_ln11_3, i32 2" [./source/kp_502_7.cpp:11]   --->   Operation 372 'shl' 'shl_ln11_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 373 [1/1] (2.18ns) (out node of the LUT)   --->   "%temp_D_1 = sub i32 %mul_ln11_2, i32 %shl_ln11_1" [./source/kp_502_7.cpp:11]   --->   Operation 373 'sub' 'temp_D_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 374 [1/1] (0.00ns)   --->   "%D_addr_1 = getelementptr i32 %D, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:11]   --->   Operation 374 'getelementptr' 'D_addr_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 375 [1/1] (1.75ns)   --->   "%store_ln11 = store i32 %temp_D_1, i3 %D_addr_1" [./source/kp_502_7.cpp:11]   --->   Operation 375 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_78 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp_D_1, i32 31" [./source/kp_502_7.cpp:14]   --->   Operation 376 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %tmp_18, void, void %._crit_edge" [./source/kp_502_7.cpp:14]   --->   Operation 377 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 79 <SV = 78> <Delay = 7.36>
ST_79 : Operation 378 [5/5] (7.36ns)   --->   "%conv_i2 = sitodp i32 %temp_D_1" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 378 'sitodp' 'conv_i2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.36>
ST_80 : Operation 379 [4/5] (7.36ns)   --->   "%conv_i2 = sitodp i32 %temp_D_1" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 379 'sitodp' 'conv_i2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.36>
ST_81 : Operation 380 [3/5] (7.36ns)   --->   "%conv_i2 = sitodp i32 %temp_D_1" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 380 'sitodp' 'conv_i2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.36>
ST_82 : Operation 381 [2/5] (7.36ns)   --->   "%conv_i2 = sitodp i32 %temp_D_1" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 381 'sitodp' 'conv_i2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.36>
ST_83 : Operation 382 [1/5] (7.36ns)   --->   "%conv_i2 = sitodp i32 %temp_D_1" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 382 'sitodp' 'conv_i2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.62>
ST_84 : Operation 383 [30/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 383 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.62>
ST_85 : Operation 384 [29/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 384 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.62>
ST_86 : Operation 385 [28/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 385 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.62>
ST_87 : Operation 386 [27/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 386 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.62>
ST_88 : Operation 387 [26/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 387 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.62>
ST_89 : Operation 388 [25/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 388 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.62>
ST_90 : Operation 389 [24/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 389 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.62>
ST_91 : Operation 390 [23/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 390 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.62>
ST_92 : Operation 391 [22/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 391 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.62>
ST_93 : Operation 392 [21/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 392 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.62>
ST_94 : Operation 393 [20/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 393 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.62>
ST_95 : Operation 394 [19/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 394 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.62>
ST_96 : Operation 395 [18/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 395 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.62>
ST_97 : Operation 396 [17/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 396 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.62>
ST_98 : Operation 397 [16/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 397 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.62>
ST_99 : Operation 398 [15/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 398 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.62>
ST_100 : Operation 399 [14/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 399 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.62>
ST_101 : Operation 400 [13/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 400 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.62>
ST_102 : Operation 401 [12/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 401 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.62>
ST_103 : Operation 402 [11/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 402 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.62>
ST_104 : Operation 403 [10/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 403 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.62>
ST_105 : Operation 404 [9/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 404 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.62>
ST_106 : Operation 405 [8/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 405 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.62>
ST_107 : Operation 406 [7/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 406 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.62>
ST_108 : Operation 407 [6/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 407 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.62>
ST_109 : Operation 408 [5/5] (7.36ns)   --->   "%conv_1 = sitodp i32 %temp_B_1" [./source/kp_502_7.cpp:19]   --->   Operation 408 'sitodp' 'conv_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 409 [5/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 409 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.62>
ST_110 : Operation 410 [4/5] (7.36ns)   --->   "%conv_1 = sitodp i32 %temp_B_1" [./source/kp_502_7.cpp:19]   --->   Operation 410 'sitodp' 'conv_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 411 [4/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 411 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.62>
ST_111 : Operation 412 [3/5] (7.36ns)   --->   "%conv_1 = sitodp i32 %temp_B_1" [./source/kp_502_7.cpp:19]   --->   Operation 412 'sitodp' 'conv_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 413 [3/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 413 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.62>
ST_112 : Operation 414 [2/5] (7.36ns)   --->   "%conv_1 = sitodp i32 %temp_B_1" [./source/kp_502_7.cpp:19]   --->   Operation 414 'sitodp' 'conv_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 415 [2/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 415 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.62>
ST_113 : Operation 416 [1/5] (7.36ns)   --->   "%conv_1 = sitodp i32 %temp_B_1" [./source/kp_502_7.cpp:19]   --->   Operation 416 'sitodp' 'conv_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 417 [1/30] (7.62ns)   --->   "%tmp_3 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 417 'dsqrt' 'tmp_3' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.36>
ST_114 : Operation 418 [5/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %conv_1, i64 %tmp_3" [./source/kp_502_7.cpp:19]   --->   Operation 418 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 419 [1/1] (0.00ns)   --->   "%shl_ln19_1 = shl i32 %temp_A_1, i32 1" [./source/kp_502_7.cpp:19]   --->   Operation 419 'shl' 'shl_ln19_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 420 [5/5] (7.36ns)   --->   "%conv14_1 = sitodp i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 420 'sitodp' 'conv14_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 421 [5/5] (7.05ns)   --->   "%add_1 = dadd i64 %conv_1, i64 %tmp_3" [./source/kp_502_7.cpp:20]   --->   Operation 421 'dadd' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.36>
ST_115 : Operation 422 [4/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %conv_1, i64 %tmp_3" [./source/kp_502_7.cpp:19]   --->   Operation 422 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 423 [4/5] (7.36ns)   --->   "%conv14_1 = sitodp i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 423 'sitodp' 'conv14_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_115 : Operation 424 [4/5] (7.05ns)   --->   "%add_1 = dadd i64 %conv_1, i64 %tmp_3" [./source/kp_502_7.cpp:20]   --->   Operation 424 'dadd' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.36>
ST_116 : Operation 425 [3/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %conv_1, i64 %tmp_3" [./source/kp_502_7.cpp:19]   --->   Operation 425 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 426 [3/5] (7.36ns)   --->   "%conv14_1 = sitodp i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 426 'sitodp' 'conv14_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_116 : Operation 427 [3/5] (7.05ns)   --->   "%add_1 = dadd i64 %conv_1, i64 %tmp_3" [./source/kp_502_7.cpp:20]   --->   Operation 427 'dadd' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.36>
ST_117 : Operation 428 [2/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %conv_1, i64 %tmp_3" [./source/kp_502_7.cpp:19]   --->   Operation 428 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 429 [2/5] (7.36ns)   --->   "%conv14_1 = sitodp i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 429 'sitodp' 'conv14_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 430 [2/5] (7.05ns)   --->   "%add_1 = dadd i64 %conv_1, i64 %tmp_3" [./source/kp_502_7.cpp:20]   --->   Operation 430 'dadd' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.36>
ST_118 : Operation 431 [1/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %conv_1, i64 %tmp_3" [./source/kp_502_7.cpp:19]   --->   Operation 431 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 432 [1/5] (7.36ns)   --->   "%conv14_1 = sitodp i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 432 'sitodp' 'conv14_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 433 [1/5] (7.05ns)   --->   "%add_1 = dadd i64 %conv_1, i64 %tmp_3" [./source/kp_502_7.cpp:20]   --->   Operation 433 'dadd' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.77>
ST_119 : Operation 434 [31/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 434 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 435 [31/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 435 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 6.77>
ST_120 : Operation 436 [30/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 436 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 437 [30/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 437 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.77>
ST_121 : Operation 438 [29/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 438 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 439 [29/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 439 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.77>
ST_122 : Operation 440 [28/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 440 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 441 [28/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 441 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.77>
ST_123 : Operation 442 [27/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 442 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 443 [27/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 443 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 6.77>
ST_124 : Operation 444 [26/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 444 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 445 [26/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 445 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 6.77>
ST_125 : Operation 446 [25/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 446 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 447 [25/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 447 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 6.77>
ST_126 : Operation 448 [24/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 448 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 449 [24/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 449 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 6.77>
ST_127 : Operation 450 [23/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 450 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 451 [23/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 451 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 6.77>
ST_128 : Operation 452 [22/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 452 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 453 [22/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 453 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 6.77>
ST_129 : Operation 454 [21/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 454 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 455 [21/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 455 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 6.77>
ST_130 : Operation 456 [20/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 456 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 457 [20/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 457 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 6.77>
ST_131 : Operation 458 [19/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 458 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 459 [19/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 459 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 6.77>
ST_132 : Operation 460 [18/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 460 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 461 [18/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 461 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 6.77>
ST_133 : Operation 462 [17/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 462 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 463 [17/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 463 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 6.77>
ST_134 : Operation 464 [16/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 464 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 465 [16/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 465 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 6.77>
ST_135 : Operation 466 [15/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 466 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 467 [15/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 467 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 6.77>
ST_136 : Operation 468 [14/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 468 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 469 [14/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 469 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 6.77>
ST_137 : Operation 470 [13/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 470 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 471 [13/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 471 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 6.77>
ST_138 : Operation 472 [12/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 472 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 473 [12/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 473 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 6.77>
ST_139 : Operation 474 [11/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 474 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 475 [11/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 475 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 6.77>
ST_140 : Operation 476 [10/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 476 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 477 [10/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 477 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 6.77>
ST_141 : Operation 478 [9/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 478 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 479 [9/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 479 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 6.77>
ST_142 : Operation 480 [8/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 480 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 481 [8/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 481 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 6.77>
ST_143 : Operation 482 [7/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 482 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 483 [7/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 483 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 6.77>
ST_144 : Operation 484 [6/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 484 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 485 [6/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 485 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 6.77>
ST_145 : Operation 486 [5/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 486 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 487 [5/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 487 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 6.77>
ST_146 : Operation 488 [4/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 488 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 489 [4/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 489 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 6.77>
ST_147 : Operation 490 [3/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 490 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 491 [3/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 491 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 6.77>
ST_148 : Operation 492 [2/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 492 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 493 [2/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 493 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 8.53>
ST_149 : Operation 494 [1/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 494 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 495 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i64 %dc_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486]   --->   Operation 495 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 496 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_2, i32 63"   --->   Operation 496 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_2, i32 52, i32 62"   --->   Operation 497 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i64 %data_V_2"   --->   Operation 498 'trunc' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln513_2 = zext i11 %tmp_35" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 499 'zext' 'zext_ln513_2' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 500 [1/1] (1.76ns)   --->   "%add_ln513_2 = add i12 %zext_ln513_2, i12 3073" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 500 'add' 'add_ln513_2' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 501 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln513_2, i32 11"   --->   Operation 501 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 502 [1/1] (1.76ns)   --->   "%sub_ln1364_2 = sub i11 1023, i11 %tmp_35"   --->   Operation 502 'sub' 'sub_ln1364_2' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 503 [1/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 503 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 504 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i64 %dc_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486]   --->   Operation 504 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 505 [1/1] (0.00ns)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_3, i32 63"   --->   Operation 505 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_3, i32 52, i32 62"   --->   Operation 506 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i64 %data_V_3"   --->   Operation 507 'trunc' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln513_3 = zext i11 %tmp_37" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 508 'zext' 'zext_ln513_3' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 509 [1/1] (1.76ns)   --->   "%add_ln513_3 = add i12 %zext_ln513_3, i12 3073" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 509 'add' 'add_ln513_3' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 510 [1/1] (0.00ns)   --->   "%isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln513_3, i32 11"   --->   Operation 510 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 511 [1/1] (1.76ns)   --->   "%sub_ln1364_3 = sub i11 1023, i11 %tmp_37"   --->   Operation 511 'sub' 'sub_ln1364_3' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 8.77>
ST_150 : Operation 512 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_36, i1 0"   --->   Operation 512 'bitconcatenate' 'mantissa_2' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_150 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i54 %mantissa_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 513 'zext' 'zext_ln15_2' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_150 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln1364_2 = sext i11 %sub_ln1364_2"   --->   Operation 514 'sext' 'sext_ln1364_2' <Predicate = (!tmp_18 & isNeg_2)> <Delay = 0.00>
ST_150 : Operation 515 [1/1] (0.59ns)   --->   "%ush_2 = select i1 %isNeg_2, i12 %sext_ln1364_2, i12 %add_ln513_2"   --->   Operation 515 'select' 'ush_2' <Predicate = (!tmp_18)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln1340_2 = sext i12 %ush_2"   --->   Operation 516 'sext' 'sext_ln1340_2' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_150 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln1340_2 = zext i32 %sext_ln1340_2"   --->   Operation 517 'zext' 'zext_ln1340_2' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_150 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_4 = lshr i137 %zext_ln15_2, i137 %zext_ln1340_2"   --->   Operation 518 'lshr' 'r_V_4' <Predicate = (!tmp_18 & isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_5 = shl i137 %zext_ln15_2, i137 %zext_ln1340_2"   --->   Operation 519 'shl' 'r_V_5' <Predicate = (!tmp_18 & !isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_4, i32 53"   --->   Operation 520 'bitselect' 'tmp_24' <Predicate = (!tmp_18 & isNeg_2)> <Delay = 0.00>
ST_150 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln671_2 = zext i1 %tmp_24"   --->   Operation 521 'zext' 'zext_ln671_2' <Predicate = (!tmp_18 & isNeg_2)> <Delay = 0.00>
ST_150 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_5, i32 53, i32 84"   --->   Operation 522 'partselect' 'tmp_5' <Predicate = (!tmp_18 & !isNeg_2)> <Delay = 0.00>
ST_150 : Operation 523 [1/1] (3.47ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i32 %zext_ln671_2, i32 %tmp_5"   --->   Operation 523 'select' 'val_2' <Predicate = (!tmp_18)> <Delay = 3.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 524 [1/1] (2.18ns)   --->   "%result_V_9 = sub i32 0, i32 %val_2"   --->   Operation 524 'sub' 'result_V_9' <Predicate = (!tmp_18 & p_Result_2)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 525 [1/1] (0.77ns)   --->   "%result_V_14 = select i1 %p_Result_2, i32 %result_V_9, i32 %val_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 525 'select' 'result_V_14' <Predicate = (!tmp_18)> <Delay = 0.77> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 526 [1/1] (0.00ns)   --->   "%X1_addr_1 = getelementptr i32 %X1, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:19]   --->   Operation 526 'getelementptr' 'X1_addr_1' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_150 : Operation 527 [1/1] (1.75ns)   --->   "%store_ln19 = store i32 %result_V_14, i3 %X1_addr_1" [./source/kp_502_7.cpp:19]   --->   Operation 527 'store' 'store_ln19' <Predicate = (!tmp_18)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_150 : Operation 528 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_38, i1 0"   --->   Operation 528 'bitconcatenate' 'mantissa_3' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_150 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i54 %mantissa_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 529 'zext' 'zext_ln15_3' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_150 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln1364_3 = sext i11 %sub_ln1364_3"   --->   Operation 530 'sext' 'sext_ln1364_3' <Predicate = (!tmp_18 & isNeg_3)> <Delay = 0.00>
ST_150 : Operation 531 [1/1] (0.59ns)   --->   "%ush_3 = select i1 %isNeg_3, i12 %sext_ln1364_3, i12 %add_ln513_3"   --->   Operation 531 'select' 'ush_3' <Predicate = (!tmp_18)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln1340_3 = sext i12 %ush_3"   --->   Operation 532 'sext' 'sext_ln1340_3' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_150 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln1340_3 = zext i32 %sext_ln1340_3"   --->   Operation 533 'zext' 'zext_ln1340_3' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_150 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_6 = lshr i137 %zext_ln15_3, i137 %zext_ln1340_3"   --->   Operation 534 'lshr' 'r_V_6' <Predicate = (!tmp_18 & isNeg_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_7 = shl i137 %zext_ln15_3, i137 %zext_ln1340_3"   --->   Operation 535 'shl' 'r_V_7' <Predicate = (!tmp_18 & !isNeg_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_6, i32 53"   --->   Operation 536 'bitselect' 'tmp_30' <Predicate = (!tmp_18 & isNeg_3)> <Delay = 0.00>
ST_150 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%zext_ln671_3 = zext i1 %tmp_30"   --->   Operation 537 'zext' 'zext_ln671_3' <Predicate = (!tmp_18 & isNeg_3)> <Delay = 0.00>
ST_150 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_7, i32 53, i32 84"   --->   Operation 538 'partselect' 'tmp_7' <Predicate = (!tmp_18 & !isNeg_3)> <Delay = 0.00>
ST_150 : Operation 539 [1/1] (3.47ns) (out node of the LUT)   --->   "%val_3 = select i1 %isNeg_3, i32 %zext_ln671_3, i32 %tmp_7"   --->   Operation 539 'select' 'val_3' <Predicate = (!tmp_18)> <Delay = 3.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 540 [1/1] (2.18ns)   --->   "%result_V_10 = sub i32 0, i32 %val_3"   --->   Operation 540 'sub' 'result_V_10' <Predicate = (!tmp_18 & p_Result_3)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 541 [1/1] (0.77ns)   --->   "%result_V = select i1 %p_Result_3, i32 %result_V_10, i32 %val_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 541 'select' 'result_V' <Predicate = (!tmp_18)> <Delay = 0.77> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 542 [1/1] (0.00ns)   --->   "%X2_addr_1 = getelementptr i32 %X2, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:20]   --->   Operation 542 'getelementptr' 'X2_addr_1' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_150 : Operation 543 [1/1] (1.75ns)   --->   "%store_ln20 = store i32 %result_V, i3 %X2_addr_1" [./source/kp_502_7.cpp:20]   --->   Operation 543 'store' 'store_ln20' <Predicate = (!tmp_18)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_150 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln21 = br void %._crit_edge" [./source/kp_502_7.cpp:21]   --->   Operation 544 'br' 'br_ln21' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_150 : Operation 545 [1/1] (1.49ns)   --->   "%add_ln6 = add i4 %i_1, i4 2" [./source/kp_502_7.cpp:6]   --->   Operation 545 'add' 'add_ln6' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 546 [1/1] (1.32ns)   --->   "%store_ln6 = store i4 %add_ln6, i4 %i" [./source/kp_502_7.cpp:6]   --->   Operation 546 'store' 'store_ln6' <Predicate = true> <Delay = 1.32>
ST_150 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 547 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ X2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln6         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln6            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1               (load             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln6          (zext             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1             (bitselect        ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln6            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
B_addr            (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr            (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
C_addr            (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln22          (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_B            (load             ) [ 0000111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_A            (load             ) [ 0000111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln11          (mul              ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
C_load            (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln11_1        (mul              ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln6  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln11          (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_D            (sub              ) [ 0000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
D_addr            (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln11        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2             (bitselect        ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln14           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_i            (sitodp           ) [ 0000000000111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv              (sitodp           ) [ 0000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp               (dsqrt            ) [ 0000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln19          (shl              ) [ 0000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub               (dsub             ) [ 0000000000000000000000000000000000000000000001111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1             (sitodp           ) [ 0000000000000000000000000000000000000000000001111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000]
add               (dadd             ) [ 0000000000000000000000000000000000000000000001111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000]
dc                (ddiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V            (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s        (bitselect        ) [ 0011100000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_31            (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32            (trunc            ) [ 0011100000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln513        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln513         (add              ) [ 0011100000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111]
isNeg             (bitselect        ) [ 0011100000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111]
sub_ln1364        (sub              ) [ 0011100000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111]
dc_1              (ddiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V_1          (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_1        (bitselect        ) [ 0011100000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_33            (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34            (trunc            ) [ 0011100000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln513_1      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln513_1       (add              ) [ 0011100000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111]
isNeg_1           (bitselect        ) [ 0011100000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111]
sub_ln1364_1      (sub              ) [ 0011100000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111]
mantissa          (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1364       (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush               (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1340       (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1340       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V               (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1             (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10            (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln671        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8             (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val               (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_2        (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_12       (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
X1_addr           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln19        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_1        (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_1       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1364_1     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_1             (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1340_1     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1340_1     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_2             (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_3             (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17            (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln671_1      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s             (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_1             (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_5        (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_13       (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
X2_addr           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln20        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln21           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln6         (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln6            (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln7          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111]
B_addr_1          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr_1          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
C_addr_1          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
temp_B_1          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111110000000000000000000000000000000000000]
temp_A_1          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111000000000000000000000000000000000000]
mul_ln11_2        (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000]
C_load_1          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln11_3        (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln11_1        (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_D_1          (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000]
D_addr_1          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln11        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18            (bitselect        ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln14           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_i2           (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111110000000000000000000000000000000000000]
conv_1            (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000]
tmp_3             (dsqrt            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000]
shl_ln19_1        (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000]
sub12_1           (dsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110]
conv14_1          (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110]
add_1             (dadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110]
dc_2              (ddiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V_2          (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_2        (bitselect        ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_35            (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_36            (trunc            ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000001]
zext_ln513_2      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln513_2       (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000001]
isNeg_2           (bitselect        ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000001]
sub_ln1364_2      (sub              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000001]
dc_3              (ddiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V_3          (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_3        (bitselect        ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_37            (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_38            (trunc            ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000001]
zext_ln513_3      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln513_3       (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000001]
isNeg_3           (bitselect        ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000001]
sub_ln1364_3      (sub              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000001]
mantissa_2        (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_2       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1364_2     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_2             (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1340_2     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1340_2     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_4             (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_5             (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24            (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln671_2      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5             (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_2             (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_9        (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_14       (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
X1_addr_1         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln19        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_3        (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_3       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1364_3     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_3             (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1340_3     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1340_3     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_6             (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_7             (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30            (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln671_3      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7             (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_3             (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_10       (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V          (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
X2_addr_1         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln20        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln21           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln6           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln6         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="X2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="D">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i137.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="B_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_B/2 temp_B_1/76 "/>
</bind>
</comp>

<comp id="107" class="1004" name="A_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_A/2 temp_A_1/76 "/>
</bind>
</comp>

<comp id="120" class="1004" name="C_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_load/2 C_load_1/76 "/>
</bind>
</comp>

<comp id="133" class="1004" name="D_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="2"/>
<pin id="137" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/4 store_ln11/78 "/>
</bind>
</comp>

<comp id="146" class="1004" name="X1_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="74"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X1_addr/76 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/76 store_ln19/150 "/>
</bind>
</comp>

<comp id="159" class="1004" name="X2_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="74"/>
<pin id="163" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X2_addr/76 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/76 store_ln20/150 "/>
</bind>
</comp>

<comp id="172" class="1004" name="B_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/76 "/>
</bind>
</comp>

<comp id="180" class="1004" name="A_addr_1_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/76 "/>
</bind>
</comp>

<comp id="188" class="1004" name="C_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/76 "/>
</bind>
</comp>

<comp id="196" class="1004" name="D_addr_1_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="3" slack="2"/>
<pin id="200" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_1/78 "/>
</bind>
</comp>

<comp id="204" class="1004" name="X1_addr_1_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="3" slack="74"/>
<pin id="208" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X1_addr_1/150 "/>
</bind>
</comp>

<comp id="212" class="1004" name="X2_addr_1_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="3" slack="74"/>
<pin id="216" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X2_addr_1/150 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="0" index="1" bw="64" slack="1"/>
<pin id="223" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub/40 sub12_1/114 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="0" index="1" bw="64" slack="1"/>
<pin id="227" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/40 add_1/114 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="1"/>
<pin id="230" dir="0" index="1" bw="64" slack="1"/>
<pin id="231" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="dc/45 dc_2/119 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="0" index="1" bw="64" slack="1"/>
<pin id="235" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="dc_1/45 dc_3/119 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv_i/5 conv/35 conv1/40 conv_i2/79 conv_1/109 conv14_1/114 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="0"/>
<pin id="241" dir="0" index="1" bw="64" slack="1"/>
<pin id="242" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="tmp/10 tmp_3/84 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11/3 mul_ln11_2/77 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_1/3 mul_ln11_3/77 "/>
</bind>
</comp>

<comp id="256" class="1005" name="reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="32"/>
<pin id="258" dir="1" index="1" bw="32" slack="32"/>
</pin_list>
<bind>
<opset="temp_B temp_B_1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="37"/>
<pin id="263" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="temp_A temp_A_1 "/>
</bind>
</comp>

<comp id="265" class="1005" name="reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11 mul_ln11_2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln11_1 mul_ln11_3 "/>
</bind>
</comp>

<comp id="273" class="1005" name="reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="1"/>
<pin id="275" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i conv conv1 conv_i2 conv_1 conv14_1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="1"/>
<pin id="284" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_3 "/>
</bind>
</comp>

<comp id="288" class="1005" name="reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="1"/>
<pin id="290" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub sub12_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add add_1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln6_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="i_1_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="1"/>
<pin id="305" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln6_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="0" index="2" bw="3" slack="0"/>
<pin id="317" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="shl_ln11_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="0" index="1" bw="3" slack="0"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln11/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="temp_D_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="temp_D/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="1" index="3" bw="1" slack="72"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="shl_ln19_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="37"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln19/40 "/>
</bind>
</comp>

<comp id="349" class="1004" name="data_V_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/75 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_Result_s_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="0"/>
<pin id="356" dir="0" index="2" bw="7" slack="0"/>
<pin id="357" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/75 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_31_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="0" index="1" bw="64" slack="0"/>
<pin id="364" dir="0" index="2" bw="7" slack="0"/>
<pin id="365" dir="0" index="3" bw="7" slack="0"/>
<pin id="366" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/75 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_32_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="0"/>
<pin id="373" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/75 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln513_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513/75 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln513_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="0"/>
<pin id="381" dir="0" index="1" bw="11" slack="0"/>
<pin id="382" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln513/75 "/>
</bind>
</comp>

<comp id="385" class="1004" name="isNeg_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="12" slack="0"/>
<pin id="388" dir="0" index="2" bw="5" slack="0"/>
<pin id="389" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/75 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sub_ln1364_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="0"/>
<pin id="395" dir="0" index="1" bw="11" slack="0"/>
<pin id="396" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364/75 "/>
</bind>
</comp>

<comp id="399" class="1004" name="data_V_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/75 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_Result_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="64" slack="0"/>
<pin id="406" dir="0" index="2" bw="7" slack="0"/>
<pin id="407" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/75 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_33_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="11" slack="0"/>
<pin id="413" dir="0" index="1" bw="64" slack="0"/>
<pin id="414" dir="0" index="2" bw="7" slack="0"/>
<pin id="415" dir="0" index="3" bw="7" slack="0"/>
<pin id="416" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/75 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_34_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="0"/>
<pin id="423" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/75 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln513_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="11" slack="0"/>
<pin id="427" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513_1/75 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln513_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="11" slack="0"/>
<pin id="431" dir="0" index="1" bw="11" slack="0"/>
<pin id="432" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln513_1/75 "/>
</bind>
</comp>

<comp id="435" class="1004" name="isNeg_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="12" slack="0"/>
<pin id="438" dir="0" index="2" bw="5" slack="0"/>
<pin id="439" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/75 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sub_ln1364_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="11" slack="0"/>
<pin id="445" dir="0" index="1" bw="11" slack="0"/>
<pin id="446" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364_1/75 "/>
</bind>
</comp>

<comp id="449" class="1004" name="mantissa_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="54" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="52" slack="1"/>
<pin id="453" dir="0" index="3" bw="1" slack="0"/>
<pin id="454" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/76 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln15_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="54" slack="0"/>
<pin id="460" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/76 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln1364_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="1"/>
<pin id="464" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1364/76 "/>
</bind>
</comp>

<comp id="465" class="1004" name="ush_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="0" index="1" bw="11" slack="0"/>
<pin id="468" dir="0" index="2" bw="12" slack="1"/>
<pin id="469" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/76 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln1340_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="12" slack="0"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1340/76 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln1340_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="12" slack="0"/>
<pin id="477" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1340/76 "/>
</bind>
</comp>

<comp id="479" class="1004" name="r_V_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="54" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/76 "/>
</bind>
</comp>

<comp id="485" class="1004" name="r_V_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="54" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/76 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_10_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="137" slack="0"/>
<pin id="494" dir="0" index="2" bw="7" slack="0"/>
<pin id="495" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/76 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln671_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671/76 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_8_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="137" slack="0"/>
<pin id="506" dir="0" index="2" bw="7" slack="0"/>
<pin id="507" dir="0" index="3" bw="8" slack="0"/>
<pin id="508" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/76 "/>
</bind>
</comp>

<comp id="513" class="1004" name="val_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="32" slack="0"/>
<pin id="517" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/76 "/>
</bind>
</comp>

<comp id="520" class="1004" name="result_V_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/76 "/>
</bind>
</comp>

<comp id="526" class="1004" name="result_V_12_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="0" index="2" bw="32" slack="0"/>
<pin id="530" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_12/76 "/>
</bind>
</comp>

<comp id="534" class="1004" name="mantissa_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="54" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="0" index="2" bw="52" slack="1"/>
<pin id="538" dir="0" index="3" bw="1" slack="0"/>
<pin id="539" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/76 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln15_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="54" slack="0"/>
<pin id="545" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/76 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sext_ln1364_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="11" slack="1"/>
<pin id="549" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1364_1/76 "/>
</bind>
</comp>

<comp id="550" class="1004" name="ush_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="0" index="1" bw="11" slack="0"/>
<pin id="553" dir="0" index="2" bw="12" slack="1"/>
<pin id="554" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/76 "/>
</bind>
</comp>

<comp id="556" class="1004" name="sext_ln1340_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="12" slack="0"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1340_1/76 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln1340_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="0"/>
<pin id="562" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1340_1/76 "/>
</bind>
</comp>

<comp id="564" class="1004" name="r_V_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="54" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/76 "/>
</bind>
</comp>

<comp id="570" class="1004" name="r_V_3_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="54" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/76 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_17_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="137" slack="0"/>
<pin id="579" dir="0" index="2" bw="7" slack="0"/>
<pin id="580" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/76 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln671_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671_1/76 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_s_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="0" index="1" bw="137" slack="0"/>
<pin id="591" dir="0" index="2" bw="7" slack="0"/>
<pin id="592" dir="0" index="3" bw="8" slack="0"/>
<pin id="593" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/76 "/>
</bind>
</comp>

<comp id="598" class="1004" name="val_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="0" index="2" bw="32" slack="0"/>
<pin id="602" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/76 "/>
</bind>
</comp>

<comp id="605" class="1004" name="result_V_5_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_5/76 "/>
</bind>
</comp>

<comp id="611" class="1004" name="result_V_13_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="32" slack="0"/>
<pin id="615" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_13/76 "/>
</bind>
</comp>

<comp id="619" class="1004" name="trunc_ln6_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="621" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6/76 "/>
</bind>
</comp>

<comp id="622" class="1004" name="or_ln6_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="3" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6/76 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln7_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="3" slack="0"/>
<pin id="630" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/76 "/>
</bind>
</comp>

<comp id="635" class="1004" name="shl_ln11_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="0" index="1" bw="3" slack="0"/>
<pin id="638" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln11_1/78 "/>
</bind>
</comp>

<comp id="641" class="1004" name="temp_D_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="temp_D_1/78 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_18_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="0" index="2" bw="6" slack="0"/>
<pin id="652" dir="1" index="3" bw="1" slack="72"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/78 "/>
</bind>
</comp>

<comp id="656" class="1004" name="shl_ln19_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="37"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln19_1/114 "/>
</bind>
</comp>

<comp id="663" class="1004" name="data_V_2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="0"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_2/149 "/>
</bind>
</comp>

<comp id="667" class="1004" name="p_Result_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="64" slack="0"/>
<pin id="670" dir="0" index="2" bw="7" slack="0"/>
<pin id="671" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/149 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_35_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="11" slack="0"/>
<pin id="677" dir="0" index="1" bw="64" slack="0"/>
<pin id="678" dir="0" index="2" bw="7" slack="0"/>
<pin id="679" dir="0" index="3" bw="7" slack="0"/>
<pin id="680" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/149 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_36_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="0"/>
<pin id="687" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/149 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln513_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="11" slack="0"/>
<pin id="691" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513_2/149 "/>
</bind>
</comp>

<comp id="693" class="1004" name="add_ln513_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="11" slack="0"/>
<pin id="695" dir="0" index="1" bw="11" slack="0"/>
<pin id="696" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln513_2/149 "/>
</bind>
</comp>

<comp id="699" class="1004" name="isNeg_2_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="12" slack="0"/>
<pin id="702" dir="0" index="2" bw="5" slack="0"/>
<pin id="703" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_2/149 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sub_ln1364_2_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="11" slack="0"/>
<pin id="709" dir="0" index="1" bw="11" slack="0"/>
<pin id="710" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364_2/149 "/>
</bind>
</comp>

<comp id="713" class="1004" name="data_V_3_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="64" slack="0"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_3/149 "/>
</bind>
</comp>

<comp id="717" class="1004" name="p_Result_3_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="64" slack="0"/>
<pin id="720" dir="0" index="2" bw="7" slack="0"/>
<pin id="721" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/149 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_37_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="11" slack="0"/>
<pin id="727" dir="0" index="1" bw="64" slack="0"/>
<pin id="728" dir="0" index="2" bw="7" slack="0"/>
<pin id="729" dir="0" index="3" bw="7" slack="0"/>
<pin id="730" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/149 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_38_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="64" slack="0"/>
<pin id="737" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/149 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln513_3_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="11" slack="0"/>
<pin id="741" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513_3/149 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln513_3_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="11" slack="0"/>
<pin id="745" dir="0" index="1" bw="11" slack="0"/>
<pin id="746" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln513_3/149 "/>
</bind>
</comp>

<comp id="749" class="1004" name="isNeg_3_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="12" slack="0"/>
<pin id="752" dir="0" index="2" bw="5" slack="0"/>
<pin id="753" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_3/149 "/>
</bind>
</comp>

<comp id="757" class="1004" name="sub_ln1364_3_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="11" slack="0"/>
<pin id="759" dir="0" index="1" bw="11" slack="0"/>
<pin id="760" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364_3/149 "/>
</bind>
</comp>

<comp id="763" class="1004" name="mantissa_2_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="54" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="0" index="2" bw="52" slack="1"/>
<pin id="767" dir="0" index="3" bw="1" slack="0"/>
<pin id="768" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_2/150 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln15_2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="54" slack="0"/>
<pin id="774" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/150 "/>
</bind>
</comp>

<comp id="776" class="1004" name="sext_ln1364_2_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="11" slack="1"/>
<pin id="778" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1364_2/150 "/>
</bind>
</comp>

<comp id="779" class="1004" name="ush_2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="0" index="1" bw="11" slack="0"/>
<pin id="782" dir="0" index="2" bw="12" slack="1"/>
<pin id="783" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_2/150 "/>
</bind>
</comp>

<comp id="785" class="1004" name="sext_ln1340_2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="12" slack="0"/>
<pin id="787" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1340_2/150 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln1340_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="12" slack="0"/>
<pin id="791" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1340_2/150 "/>
</bind>
</comp>

<comp id="793" class="1004" name="r_V_4_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="54" slack="0"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_4/150 "/>
</bind>
</comp>

<comp id="799" class="1004" name="r_V_5_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="54" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_5/150 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_24_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="137" slack="0"/>
<pin id="808" dir="0" index="2" bw="7" slack="0"/>
<pin id="809" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/150 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln671_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671_2/150 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_5_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="0" index="1" bw="137" slack="0"/>
<pin id="820" dir="0" index="2" bw="7" slack="0"/>
<pin id="821" dir="0" index="3" bw="8" slack="0"/>
<pin id="822" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/150 "/>
</bind>
</comp>

<comp id="827" class="1004" name="val_2_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="0" index="2" bw="32" slack="0"/>
<pin id="831" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_2/150 "/>
</bind>
</comp>

<comp id="834" class="1004" name="result_V_9_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="32" slack="0"/>
<pin id="837" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_9/150 "/>
</bind>
</comp>

<comp id="840" class="1004" name="result_V_14_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="1"/>
<pin id="842" dir="0" index="1" bw="32" slack="0"/>
<pin id="843" dir="0" index="2" bw="32" slack="0"/>
<pin id="844" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_14/150 "/>
</bind>
</comp>

<comp id="848" class="1004" name="mantissa_3_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="54" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="0" index="2" bw="52" slack="1"/>
<pin id="852" dir="0" index="3" bw="1" slack="0"/>
<pin id="853" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_3/150 "/>
</bind>
</comp>

<comp id="857" class="1004" name="zext_ln15_3_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="54" slack="0"/>
<pin id="859" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/150 "/>
</bind>
</comp>

<comp id="861" class="1004" name="sext_ln1364_3_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="11" slack="1"/>
<pin id="863" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1364_3/150 "/>
</bind>
</comp>

<comp id="864" class="1004" name="ush_3_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="1"/>
<pin id="866" dir="0" index="1" bw="11" slack="0"/>
<pin id="867" dir="0" index="2" bw="12" slack="1"/>
<pin id="868" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_3/150 "/>
</bind>
</comp>

<comp id="870" class="1004" name="sext_ln1340_3_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="12" slack="0"/>
<pin id="872" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1340_3/150 "/>
</bind>
</comp>

<comp id="874" class="1004" name="zext_ln1340_3_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="12" slack="0"/>
<pin id="876" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1340_3/150 "/>
</bind>
</comp>

<comp id="878" class="1004" name="r_V_6_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="54" slack="0"/>
<pin id="880" dir="0" index="1" bw="32" slack="0"/>
<pin id="881" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_6/150 "/>
</bind>
</comp>

<comp id="884" class="1004" name="r_V_7_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="54" slack="0"/>
<pin id="886" dir="0" index="1" bw="32" slack="0"/>
<pin id="887" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_7/150 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_30_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="137" slack="0"/>
<pin id="893" dir="0" index="2" bw="7" slack="0"/>
<pin id="894" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/150 "/>
</bind>
</comp>

<comp id="898" class="1004" name="zext_ln671_3_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671_3/150 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_7_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="0"/>
<pin id="904" dir="0" index="1" bw="137" slack="0"/>
<pin id="905" dir="0" index="2" bw="7" slack="0"/>
<pin id="906" dir="0" index="3" bw="8" slack="0"/>
<pin id="907" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/150 "/>
</bind>
</comp>

<comp id="912" class="1004" name="val_3_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="1"/>
<pin id="914" dir="0" index="1" bw="1" slack="0"/>
<pin id="915" dir="0" index="2" bw="32" slack="0"/>
<pin id="916" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_3/150 "/>
</bind>
</comp>

<comp id="919" class="1004" name="result_V_10_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="32" slack="0"/>
<pin id="922" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_10/150 "/>
</bind>
</comp>

<comp id="925" class="1004" name="result_V_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="1"/>
<pin id="927" dir="0" index="1" bw="32" slack="0"/>
<pin id="928" dir="0" index="2" bw="32" slack="0"/>
<pin id="929" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/150 "/>
</bind>
</comp>

<comp id="933" class="1004" name="add_ln6_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="935" dir="0" index="1" bw="3" slack="0"/>
<pin id="936" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/150 "/>
</bind>
</comp>

<comp id="938" class="1004" name="store_ln6_store_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="4" slack="0"/>
<pin id="940" dir="0" index="1" bw="4" slack="149"/>
<pin id="941" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/150 "/>
</bind>
</comp>

<comp id="943" class="1005" name="i_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="4" slack="0"/>
<pin id="945" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="953" class="1005" name="zext_ln6_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="64" slack="2"/>
<pin id="955" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln6 "/>
</bind>
</comp>

<comp id="963" class="1005" name="B_addr_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="3" slack="1"/>
<pin id="965" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="968" class="1005" name="A_addr_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="3" slack="1"/>
<pin id="970" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="973" class="1005" name="C_addr_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="3" slack="1"/>
<pin id="975" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="978" class="1005" name="temp_D_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="1"/>
<pin id="980" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_D "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp_2_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="72"/>
<pin id="985" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="987" class="1005" name="shl_ln19_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="1"/>
<pin id="989" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln19 "/>
</bind>
</comp>

<comp id="992" class="1005" name="p_Result_s_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="1"/>
<pin id="994" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="997" class="1005" name="tmp_32_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="52" slack="1"/>
<pin id="999" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="add_ln513_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="12" slack="1"/>
<pin id="1004" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln513 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="isNeg_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="1"/>
<pin id="1009" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1013" class="1005" name="sub_ln1364_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="11" slack="1"/>
<pin id="1015" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1364 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="p_Result_1_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="1"/>
<pin id="1020" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_34_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="52" slack="1"/>
<pin id="1025" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="add_ln513_1_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="12" slack="1"/>
<pin id="1030" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln513_1 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="isNeg_1_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="1"/>
<pin id="1035" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_1 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="sub_ln1364_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="11" slack="1"/>
<pin id="1041" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1364_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="zext_ln7_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="64" slack="2"/>
<pin id="1046" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln7 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="B_addr_1_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="3" slack="1"/>
<pin id="1053" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="A_addr_1_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="3" slack="1"/>
<pin id="1058" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="C_addr_1_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="3" slack="1"/>
<pin id="1063" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="temp_D_1_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="1"/>
<pin id="1068" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_D_1 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="tmp_18_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="72"/>
<pin id="1073" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="shl_ln19_1_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="1"/>
<pin id="1077" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln19_1 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="p_Result_2_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="1"/>
<pin id="1082" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="tmp_36_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="52" slack="1"/>
<pin id="1087" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="add_ln513_2_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="12" slack="1"/>
<pin id="1092" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln513_2 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="isNeg_2_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="1"/>
<pin id="1097" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_2 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="sub_ln1364_2_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="11" slack="1"/>
<pin id="1103" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1364_2 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="p_Result_3_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="1"/>
<pin id="1108" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="tmp_38_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="52" slack="1"/>
<pin id="1113" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="add_ln513_3_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="12" slack="1"/>
<pin id="1118" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln513_3 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="isNeg_3_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="1"/>
<pin id="1123" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_3 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="sub_ln1364_3_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="11" slack="1"/>
<pin id="1129" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1364_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="40" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="40" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="101" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="101" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="114" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="127" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="101" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="264"><net_src comp="114" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="244" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="250" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="236" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="285"><net_src comp="239" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="291"><net_src comp="220" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="296"><net_src comp="224" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="303" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="269" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="265" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="321" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="327" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="339"><net_src comp="48" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="327" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="261" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="12" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="348"><net_src comp="342" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="352"><net_src comp="228" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="54" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="56" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="367"><net_src comp="58" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="349" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="60" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="62" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="374"><net_src comp="349" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="361" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="64" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="66" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="68" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="70" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="361" pin="4"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="232" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="54" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="399" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="56" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="417"><net_src comp="58" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="399" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="60" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="62" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="424"><net_src comp="399" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="411" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="64" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="66" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="68" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="70" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="411" pin="4"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="72" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="74" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="76" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="461"><net_src comp="449" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="465" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="471" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="458" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="475" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="458" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="475" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="78" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="479" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="80" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="491" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="509"><net_src comp="82" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="485" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="80" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="512"><net_src comp="84" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="518"><net_src comp="499" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="519"><net_src comp="503" pin="4"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="22" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="513" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="520" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="532"><net_src comp="513" pin="3"/><net_sink comp="526" pin=2"/></net>

<net id="533"><net_src comp="526" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="540"><net_src comp="72" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="74" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="76" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="546"><net_src comp="534" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="555"><net_src comp="547" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="550" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="556" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="543" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="543" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="560" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="78" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="564" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="80" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="587"><net_src comp="576" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="82" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="570" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="80" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="597"><net_src comp="84" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="603"><net_src comp="584" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="604"><net_src comp="588" pin="4"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="22" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="598" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="616"><net_src comp="605" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="617"><net_src comp="598" pin="3"/><net_sink comp="611" pin=2"/></net>

<net id="618"><net_src comp="611" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="626"><net_src comp="619" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="86" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="634"><net_src comp="628" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="639"><net_src comp="269" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="46" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="265" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="635" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="647"><net_src comp="641" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="653"><net_src comp="48" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="641" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="50" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="660"><net_src comp="261" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="12" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="662"><net_src comp="656" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="666"><net_src comp="228" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="54" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="663" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="56" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="681"><net_src comp="58" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="663" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="60" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="62" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="688"><net_src comp="663" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="675" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="689" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="64" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="66" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="693" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="68" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="711"><net_src comp="70" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="675" pin="4"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="232" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="722"><net_src comp="54" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="713" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="56" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="731"><net_src comp="58" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="713" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="60" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="734"><net_src comp="62" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="738"><net_src comp="713" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="725" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="739" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="64" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="754"><net_src comp="66" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="743" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="68" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="761"><net_src comp="70" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="725" pin="4"/><net_sink comp="757" pin=1"/></net>

<net id="769"><net_src comp="72" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="74" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="771"><net_src comp="76" pin="0"/><net_sink comp="763" pin=3"/></net>

<net id="775"><net_src comp="763" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="784"><net_src comp="776" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="779" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="785" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="772" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="789" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="772" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="789" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="810"><net_src comp="78" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="793" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="80" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="816"><net_src comp="805" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="823"><net_src comp="82" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="799" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="825"><net_src comp="80" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="826"><net_src comp="84" pin="0"/><net_sink comp="817" pin=3"/></net>

<net id="832"><net_src comp="813" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="833"><net_src comp="817" pin="4"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="22" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="827" pin="3"/><net_sink comp="834" pin=1"/></net>

<net id="845"><net_src comp="834" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="846"><net_src comp="827" pin="3"/><net_sink comp="840" pin=2"/></net>

<net id="847"><net_src comp="840" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="854"><net_src comp="72" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="855"><net_src comp="74" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="856"><net_src comp="76" pin="0"/><net_sink comp="848" pin=3"/></net>

<net id="860"><net_src comp="848" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="869"><net_src comp="861" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="873"><net_src comp="864" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="870" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="857" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="874" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="857" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="874" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="895"><net_src comp="78" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="878" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="80" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="901"><net_src comp="890" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="908"><net_src comp="82" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="884" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="910"><net_src comp="80" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="911"><net_src comp="84" pin="0"/><net_sink comp="902" pin=3"/></net>

<net id="917"><net_src comp="898" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="918"><net_src comp="902" pin="4"/><net_sink comp="912" pin=2"/></net>

<net id="923"><net_src comp="22" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="912" pin="3"/><net_sink comp="919" pin=1"/></net>

<net id="930"><net_src comp="919" pin="2"/><net_sink comp="925" pin=1"/></net>

<net id="931"><net_src comp="912" pin="3"/><net_sink comp="925" pin=2"/></net>

<net id="932"><net_src comp="925" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="937"><net_src comp="88" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="942"><net_src comp="933" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="946"><net_src comp="90" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="949"><net_src comp="943" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="956"><net_src comp="306" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="959"><net_src comp="953" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="966"><net_src comp="94" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="971"><net_src comp="107" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="976"><net_src comp="120" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="981"><net_src comp="327" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="986"><net_src comp="334" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="342" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="995"><net_src comp="353" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1000"><net_src comp="371" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="1005"><net_src comp="379" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="1010"><net_src comp="385" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1016"><net_src comp="393" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1021"><net_src comp="403" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1026"><net_src comp="421" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="1031"><net_src comp="429" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1036"><net_src comp="435" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1038"><net_src comp="1033" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1042"><net_src comp="443" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1047"><net_src comp="628" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1050"><net_src comp="1044" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="1054"><net_src comp="172" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="1059"><net_src comp="180" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="1064"><net_src comp="188" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1069"><net_src comp="641" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1074"><net_src comp="648" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="656" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1083"><net_src comp="667" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1088"><net_src comp="685" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="763" pin=2"/></net>

<net id="1093"><net_src comp="693" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="779" pin=2"/></net>

<net id="1098"><net_src comp="699" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1104"><net_src comp="707" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1109"><net_src comp="717" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1114"><net_src comp="735" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="848" pin=2"/></net>

<net id="1119"><net_src comp="743" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="864" pin=2"/></net>

<net id="1124"><net_src comp="749" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1126"><net_src comp="1121" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1130"><net_src comp="757" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="861" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X1 | {76 150 }
	Port: X2 | {76 150 }
	Port: D | {4 78 }
 - Input state : 
	Port: kp_502_7 : A | {2 3 76 77 }
	Port: kp_502_7 : B | {2 3 76 77 }
	Port: kp_502_7 : C | {2 3 76 77 }
  - Chain level:
	State 1
		store_ln6 : 1
	State 2
		zext_ln6 : 1
		tmp_1 : 1
		br_ln6 : 2
		B_addr : 2
		temp_B : 3
		A_addr : 2
		temp_A : 3
		C_addr : 2
		C_load : 3
	State 3
		mul_ln11 : 1
		mul_ln11_1 : 1
	State 4
		store_ln11 : 1
		tmp_2 : 1
		br_ln14 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
		data_V : 1
		p_Result_s : 2
		tmp_31 : 2
		tmp_32 : 2
		zext_ln513 : 3
		add_ln513 : 4
		isNeg : 5
		sub_ln1364 : 3
		data_V_1 : 1
		p_Result_1 : 2
		tmp_33 : 2
		tmp_34 : 2
		zext_ln513_1 : 3
		add_ln513_1 : 4
		isNeg_1 : 5
		sub_ln1364_1 : 3
	State 76
		zext_ln15 : 1
		ush : 1
		sext_ln1340 : 2
		zext_ln1340 : 3
		r_V : 4
		r_V_1 : 4
		tmp_10 : 5
		zext_ln671 : 6
		tmp_8 : 5
		val : 7
		result_V_2 : 8
		result_V_12 : 9
		store_ln19 : 10
		zext_ln15_1 : 1
		ush_1 : 1
		sext_ln1340_1 : 2
		zext_ln1340_1 : 3
		r_V_2 : 4
		r_V_3 : 4
		tmp_17 : 5
		zext_ln671_1 : 6
		tmp_s : 5
		val_1 : 7
		result_V_5 : 8
		result_V_13 : 9
		store_ln20 : 10
		or_ln6 : 1
		zext_ln7 : 1
		B_addr_1 : 2
		temp_B_1 : 3
		A_addr_1 : 2
		temp_A_1 : 3
		C_addr_1 : 2
		C_load_1 : 3
	State 77
		mul_ln11_2 : 1
		mul_ln11_3 : 1
	State 78
		store_ln11 : 1
		tmp_18 : 1
		br_ln14 : 2
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
		data_V_2 : 1
		p_Result_2 : 2
		tmp_35 : 2
		tmp_36 : 2
		zext_ln513_2 : 3
		add_ln513_2 : 4
		isNeg_2 : 5
		sub_ln1364_2 : 3
		data_V_3 : 1
		p_Result_3 : 2
		tmp_37 : 2
		tmp_38 : 2
		zext_ln513_3 : 3
		add_ln513_3 : 4
		isNeg_3 : 5
		sub_ln1364_3 : 3
	State 150
		zext_ln15_2 : 1
		ush_2 : 1
		sext_ln1340_2 : 2
		zext_ln1340_2 : 3
		r_V_4 : 4
		r_V_5 : 4
		tmp_24 : 5
		zext_ln671_2 : 6
		tmp_5 : 5
		val_2 : 7
		result_V_9 : 8
		result_V_14 : 9
		store_ln19 : 10
		zext_ln15_3 : 1
		ush_3 : 1
		sext_ln1340_3 : 2
		zext_ln1340_3 : 3
		r_V_6 : 4
		r_V_7 : 4
		tmp_30 : 5
		zext_ln671_3 : 6
		tmp_7 : 5
		val_3 : 7
		result_V_10 : 8
		result_V : 9
		store_ln20 : 10
		store_ln6 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dadd   |      grp_fu_220      |    3    |   445   |   788   |
|          |      grp_fu_224      |    3    |   445   |   788   |
|----------|----------------------|---------|---------|---------|
|          |    shl_ln11_fu_321   |    0    |    0    |    0    |
|          |    shl_ln19_fu_342   |    0    |    0    |    0    |
|          |     r_V_1_fu_485     |    0    |    0    |   161   |
|    shl   |     r_V_3_fu_570     |    0    |    0    |   161   |
|          |   shl_ln11_1_fu_635  |    0    |    0    |    0    |
|          |   shl_ln19_1_fu_656  |    0    |    0    |    0    |
|          |     r_V_5_fu_799     |    0    |    0    |   161   |
|          |     r_V_7_fu_884     |    0    |    0    |   161   |
|----------|----------------------|---------|---------|---------|
|          |      r_V_fu_479      |    0    |    0    |   161   |
|   lshr   |     r_V_2_fu_564     |    0    |    0    |   161   |
|          |     r_V_4_fu_793     |    0    |    0    |   161   |
|          |     r_V_6_fu_878     |    0    |    0    |   161   |
|----------|----------------------|---------|---------|---------|
|          |     temp_D_fu_327    |    0    |    0    |    39   |
|          |   sub_ln1364_fu_393  |    0    |    0    |    18   |
|          |  sub_ln1364_1_fu_443 |    0    |    0    |    18   |
|          |   result_V_2_fu_520  |    0    |    0    |    39   |
|    sub   |   result_V_5_fu_605  |    0    |    0    |    39   |
|          |    temp_D_1_fu_641   |    0    |    0    |    39   |
|          |  sub_ln1364_2_fu_707 |    0    |    0    |    18   |
|          |  sub_ln1364_3_fu_757 |    0    |    0    |    18   |
|          |   result_V_9_fu_834  |    0    |    0    |    39   |
|          |  result_V_10_fu_919  |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |      ush_fu_465      |    0    |    0    |    12   |
|          |      val_fu_513      |    0    |    0    |    32   |
|          |  result_V_12_fu_526  |    0    |    0    |    32   |
|          |     ush_1_fu_550     |    0    |    0    |    12   |
|          |     val_1_fu_598     |    0    |    0    |    32   |
|  select  |  result_V_13_fu_611  |    0    |    0    |    32   |
|          |     ush_2_fu_779     |    0    |    0    |    12   |
|          |     val_2_fu_827     |    0    |    0    |    32   |
|          |  result_V_14_fu_840  |    0    |    0    |    32   |
|          |     ush_3_fu_864     |    0    |    0    |    12   |
|          |     val_3_fu_912     |    0    |    0    |    32   |
|          |    result_V_fu_925   |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln513_fu_379   |    0    |    0    |    18   |
|          |  add_ln513_1_fu_429  |    0    |    0    |    18   |
|    add   |  add_ln513_2_fu_693  |    0    |    0    |    18   |
|          |  add_ln513_3_fu_743  |    0    |    0    |    18   |
|          |    add_ln6_fu_933    |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_244      |    3    |    0    |    21   |
|          |      grp_fu_250      |    3    |    0    |    21   |
|----------|----------------------|---------|---------|---------|
|   ddiv   |      grp_fu_228      |    0    |    0    |    0    |
|          |      grp_fu_232      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  sitodp  |      grp_fu_236      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   dsqrt  |      grp_fu_239      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    zext_ln6_fu_306   |    0    |    0    |    0    |
|          |   zext_ln513_fu_375  |    0    |    0    |    0    |
|          |  zext_ln513_1_fu_425 |    0    |    0    |    0    |
|          |   zext_ln15_fu_458   |    0    |    0    |    0    |
|          |  zext_ln1340_fu_475  |    0    |    0    |    0    |
|          |   zext_ln671_fu_499  |    0    |    0    |    0    |
|          |  zext_ln15_1_fu_543  |    0    |    0    |    0    |
|          | zext_ln1340_1_fu_560 |    0    |    0    |    0    |
|   zext   |  zext_ln671_1_fu_584 |    0    |    0    |    0    |
|          |    zext_ln7_fu_628   |    0    |    0    |    0    |
|          |  zext_ln513_2_fu_689 |    0    |    0    |    0    |
|          |  zext_ln513_3_fu_739 |    0    |    0    |    0    |
|          |  zext_ln15_2_fu_772  |    0    |    0    |    0    |
|          | zext_ln1340_2_fu_789 |    0    |    0    |    0    |
|          |  zext_ln671_2_fu_813 |    0    |    0    |    0    |
|          |  zext_ln15_3_fu_857  |    0    |    0    |    0    |
|          | zext_ln1340_3_fu_874 |    0    |    0    |    0    |
|          |  zext_ln671_3_fu_898 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_313     |    0    |    0    |    0    |
|          |     tmp_2_fu_334     |    0    |    0    |    0    |
|          |   p_Result_s_fu_353  |    0    |    0    |    0    |
|          |     isNeg_fu_385     |    0    |    0    |    0    |
|          |   p_Result_1_fu_403  |    0    |    0    |    0    |
|          |    isNeg_1_fu_435    |    0    |    0    |    0    |
|          |     tmp_10_fu_491    |    0    |    0    |    0    |
| bitselect|     tmp_17_fu_576    |    0    |    0    |    0    |
|          |     tmp_18_fu_648    |    0    |    0    |    0    |
|          |   p_Result_2_fu_667  |    0    |    0    |    0    |
|          |    isNeg_2_fu_699    |    0    |    0    |    0    |
|          |   p_Result_3_fu_717  |    0    |    0    |    0    |
|          |    isNeg_3_fu_749    |    0    |    0    |    0    |
|          |     tmp_24_fu_805    |    0    |    0    |    0    |
|          |     tmp_30_fu_890    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_31_fu_361    |    0    |    0    |    0    |
|          |     tmp_33_fu_411    |    0    |    0    |    0    |
|          |     tmp_8_fu_503     |    0    |    0    |    0    |
|partselect|     tmp_s_fu_588     |    0    |    0    |    0    |
|          |     tmp_35_fu_675    |    0    |    0    |    0    |
|          |     tmp_37_fu_725    |    0    |    0    |    0    |
|          |     tmp_5_fu_817     |    0    |    0    |    0    |
|          |     tmp_7_fu_902     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_32_fu_371    |    0    |    0    |    0    |
|          |     tmp_34_fu_421    |    0    |    0    |    0    |
|   trunc  |   trunc_ln6_fu_619   |    0    |    0    |    0    |
|          |     tmp_36_fu_685    |    0    |    0    |    0    |
|          |     tmp_38_fu_735    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    mantissa_fu_449   |    0    |    0    |    0    |
|bitconcatenate|   mantissa_1_fu_534  |    0    |    0    |    0    |
|          |   mantissa_2_fu_763  |    0    |    0    |    0    |
|          |   mantissa_3_fu_848  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1364_fu_462  |    0    |    0    |    0    |
|          |  sext_ln1340_fu_471  |    0    |    0    |    0    |
|          | sext_ln1364_1_fu_547 |    0    |    0    |    0    |
|   sext   | sext_ln1340_1_fu_556 |    0    |    0    |    0    |
|          | sext_ln1364_2_fu_776 |    0    |    0    |    0    |
|          | sext_ln1340_2_fu_785 |    0    |    0    |    0    |
|          | sext_ln1364_3_fu_861 |    0    |    0    |    0    |
|          | sext_ln1340_3_fu_870 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |     or_ln6_fu_622    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    12   |   890   |   3601  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  A_addr_1_reg_1056  |    3   |
|    A_addr_reg_968   |    3   |
|  B_addr_1_reg_1051  |    3   |
|    B_addr_reg_963   |    3   |
|  C_addr_1_reg_1061  |    3   |
|    C_addr_reg_973   |    3   |
| add_ln513_1_reg_1028|   12   |
| add_ln513_2_reg_1090|   12   |
| add_ln513_3_reg_1116|   12   |
|  add_ln513_reg_1002 |   12   |
|      i_reg_943      |    4   |
|   isNeg_1_reg_1033  |    1   |
|   isNeg_2_reg_1095  |    1   |
|   isNeg_3_reg_1121  |    1   |
|    isNeg_reg_1007   |    1   |
| p_Result_1_reg_1018 |    1   |
| p_Result_2_reg_1080 |    1   |
| p_Result_3_reg_1106 |    1   |
|  p_Result_s_reg_992 |    1   |
|       reg_256       |   32   |
|       reg_261       |   32   |
|       reg_265       |   32   |
|       reg_269       |   32   |
|       reg_273       |   64   |
|       reg_282       |   64   |
|       reg_288       |   64   |
|       reg_293       |   64   |
| shl_ln19_1_reg_1075 |   32   |
|   shl_ln19_reg_987  |   32   |
|sub_ln1364_1_reg_1039|   11   |
|sub_ln1364_2_reg_1101|   11   |
|sub_ln1364_3_reg_1127|   11   |
| sub_ln1364_reg_1013 |   11   |
|  temp_D_1_reg_1066  |   32   |
|    temp_D_reg_978   |   32   |
|   tmp_18_reg_1071   |    1   |
|    tmp_2_reg_983    |    1   |
|    tmp_32_reg_997   |   52   |
|   tmp_34_reg_1023   |   52   |
|   tmp_36_reg_1085   |   52   |
|   tmp_38_reg_1111   |   52   |
|   zext_ln6_reg_953  |   64   |
|  zext_ln7_reg_1044  |   64   |
+---------------------+--------+
|        Total        |   972  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   4  |   3  |   12   ||    17   |
| grp_access_fu_114 |  p0  |   4  |   3  |   12   ||    17   |
| grp_access_fu_127 |  p0  |   4  |   3  |   12   ||    17   |
| grp_access_fu_140 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_140 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_153 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_153 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_166 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_166 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_236    |  p0  |   7  |  32  |   224  ||    29   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   470  || 13.5174 ||   134   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   890  |  3601  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   134  |
|  Register |    -   |    -   |   972  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   13   |  1862  |  3735  |
+-----------+--------+--------+--------+--------+
