
stepperMeasurement.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000424  0800c000  0800c000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000962c  0800c428  0800c428  00001428  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000264  08015a54  08015a54  0000aa54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015cb8  08015cb8  0000b0e0  2**0
                  CONTENTS
  4 .ARM          00000008  08015cb8  08015cb8  0000acb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015cc0  08015cc0  0000b0e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015cc0  08015cc0  0000acc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015cc4  08015cc4  0000acc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  200000c0  08015cc8  0000b0c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000406c  200000e0  08015ce8  0000b0e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000414c  08015ce8  0000b14c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b0e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c1ee  00000000  00000000  0000b110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a71  00000000  00000000  000272fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001900  00000000  00000000  0002bd70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001373  00000000  00000000  0002d670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002892b  00000000  00000000  0002e9e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023b93  00000000  00000000  0005730e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ef955  00000000  00000000  0007aea1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016a7f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069c8  00000000  00000000  0016a83c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  00171204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800c428 <__do_global_dtors_aux>:
 800c428:	b510      	push	{r4, lr}
 800c42a:	4c05      	ldr	r4, [pc, #20]	@ (800c440 <__do_global_dtors_aux+0x18>)
 800c42c:	7823      	ldrb	r3, [r4, #0]
 800c42e:	b933      	cbnz	r3, 800c43e <__do_global_dtors_aux+0x16>
 800c430:	4b04      	ldr	r3, [pc, #16]	@ (800c444 <__do_global_dtors_aux+0x1c>)
 800c432:	b113      	cbz	r3, 800c43a <__do_global_dtors_aux+0x12>
 800c434:	4804      	ldr	r0, [pc, #16]	@ (800c448 <__do_global_dtors_aux+0x20>)
 800c436:	f3af 8000 	nop.w
 800c43a:	2301      	movs	r3, #1
 800c43c:	7023      	strb	r3, [r4, #0]
 800c43e:	bd10      	pop	{r4, pc}
 800c440:	200000e0 	.word	0x200000e0
 800c444:	00000000 	.word	0x00000000
 800c448:	08015a3c 	.word	0x08015a3c

0800c44c <frame_dummy>:
 800c44c:	b508      	push	{r3, lr}
 800c44e:	4b03      	ldr	r3, [pc, #12]	@ (800c45c <frame_dummy+0x10>)
 800c450:	b11b      	cbz	r3, 800c45a <frame_dummy+0xe>
 800c452:	4903      	ldr	r1, [pc, #12]	@ (800c460 <frame_dummy+0x14>)
 800c454:	4803      	ldr	r0, [pc, #12]	@ (800c464 <frame_dummy+0x18>)
 800c456:	f3af 8000 	nop.w
 800c45a:	bd08      	pop	{r3, pc}
 800c45c:	00000000 	.word	0x00000000
 800c460:	200000e4 	.word	0x200000e4
 800c464:	08015a3c 	.word	0x08015a3c

0800c468 <__aeabi_dmul>:
 800c468:	b570      	push	{r4, r5, r6, lr}
 800c46a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800c46e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800c472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800c476:	bf1d      	ittte	ne
 800c478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800c47c:	ea94 0f0c 	teqne	r4, ip
 800c480:	ea95 0f0c 	teqne	r5, ip
 800c484:	f000 f8de 	bleq	800c644 <__aeabi_dmul+0x1dc>
 800c488:	442c      	add	r4, r5
 800c48a:	ea81 0603 	eor.w	r6, r1, r3
 800c48e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800c492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800c496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800c49a:	bf18      	it	ne
 800c49c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800c4a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800c4a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c4a8:	d038      	beq.n	800c51c <__aeabi_dmul+0xb4>
 800c4aa:	fba0 ce02 	umull	ip, lr, r0, r2
 800c4ae:	f04f 0500 	mov.w	r5, #0
 800c4b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 800c4b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800c4ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 800c4be:	f04f 0600 	mov.w	r6, #0
 800c4c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 800c4c6:	f09c 0f00 	teq	ip, #0
 800c4ca:	bf18      	it	ne
 800c4cc:	f04e 0e01 	orrne.w	lr, lr, #1
 800c4d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800c4d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800c4d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800c4dc:	d204      	bcs.n	800c4e8 <__aeabi_dmul+0x80>
 800c4de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800c4e2:	416d      	adcs	r5, r5
 800c4e4:	eb46 0606 	adc.w	r6, r6, r6
 800c4e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800c4ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800c4f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800c4f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800c4f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800c4fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800c500:	bf88      	it	hi
 800c502:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800c506:	d81e      	bhi.n	800c546 <__aeabi_dmul+0xde>
 800c508:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800c50c:	bf08      	it	eq
 800c50e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800c512:	f150 0000 	adcs.w	r0, r0, #0
 800c516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c51a:	bd70      	pop	{r4, r5, r6, pc}
 800c51c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800c520:	ea46 0101 	orr.w	r1, r6, r1
 800c524:	ea40 0002 	orr.w	r0, r0, r2
 800c528:	ea81 0103 	eor.w	r1, r1, r3
 800c52c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800c530:	bfc2      	ittt	gt
 800c532:	ebd4 050c 	rsbsgt	r5, r4, ip
 800c536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800c53a:	bd70      	popgt	{r4, r5, r6, pc}
 800c53c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800c540:	f04f 0e00 	mov.w	lr, #0
 800c544:	3c01      	subs	r4, #1
 800c546:	f300 80ab 	bgt.w	800c6a0 <__aeabi_dmul+0x238>
 800c54a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800c54e:	bfde      	ittt	le
 800c550:	2000      	movle	r0, #0
 800c552:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800c556:	bd70      	pople	{r4, r5, r6, pc}
 800c558:	f1c4 0400 	rsb	r4, r4, #0
 800c55c:	3c20      	subs	r4, #32
 800c55e:	da35      	bge.n	800c5cc <__aeabi_dmul+0x164>
 800c560:	340c      	adds	r4, #12
 800c562:	dc1b      	bgt.n	800c59c <__aeabi_dmul+0x134>
 800c564:	f104 0414 	add.w	r4, r4, #20
 800c568:	f1c4 0520 	rsb	r5, r4, #32
 800c56c:	fa00 f305 	lsl.w	r3, r0, r5
 800c570:	fa20 f004 	lsr.w	r0, r0, r4
 800c574:	fa01 f205 	lsl.w	r2, r1, r5
 800c578:	ea40 0002 	orr.w	r0, r0, r2
 800c57c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800c580:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800c584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800c588:	fa21 f604 	lsr.w	r6, r1, r4
 800c58c:	eb42 0106 	adc.w	r1, r2, r6
 800c590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c594:	bf08      	it	eq
 800c596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c59a:	bd70      	pop	{r4, r5, r6, pc}
 800c59c:	f1c4 040c 	rsb	r4, r4, #12
 800c5a0:	f1c4 0520 	rsb	r5, r4, #32
 800c5a4:	fa00 f304 	lsl.w	r3, r0, r4
 800c5a8:	fa20 f005 	lsr.w	r0, r0, r5
 800c5ac:	fa01 f204 	lsl.w	r2, r1, r4
 800c5b0:	ea40 0002 	orr.w	r0, r0, r2
 800c5b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800c5b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800c5bc:	f141 0100 	adc.w	r1, r1, #0
 800c5c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c5c4:	bf08      	it	eq
 800c5c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c5ca:	bd70      	pop	{r4, r5, r6, pc}
 800c5cc:	f1c4 0520 	rsb	r5, r4, #32
 800c5d0:	fa00 f205 	lsl.w	r2, r0, r5
 800c5d4:	ea4e 0e02 	orr.w	lr, lr, r2
 800c5d8:	fa20 f304 	lsr.w	r3, r0, r4
 800c5dc:	fa01 f205 	lsl.w	r2, r1, r5
 800c5e0:	ea43 0302 	orr.w	r3, r3, r2
 800c5e4:	fa21 f004 	lsr.w	r0, r1, r4
 800c5e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800c5ec:	fa21 f204 	lsr.w	r2, r1, r4
 800c5f0:	ea20 0002 	bic.w	r0, r0, r2
 800c5f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800c5f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c5fc:	bf08      	it	eq
 800c5fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c602:	bd70      	pop	{r4, r5, r6, pc}
 800c604:	f094 0f00 	teq	r4, #0
 800c608:	d10f      	bne.n	800c62a <__aeabi_dmul+0x1c2>
 800c60a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800c60e:	0040      	lsls	r0, r0, #1
 800c610:	eb41 0101 	adc.w	r1, r1, r1
 800c614:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800c618:	bf08      	it	eq
 800c61a:	3c01      	subeq	r4, #1
 800c61c:	d0f7      	beq.n	800c60e <__aeabi_dmul+0x1a6>
 800c61e:	ea41 0106 	orr.w	r1, r1, r6
 800c622:	f095 0f00 	teq	r5, #0
 800c626:	bf18      	it	ne
 800c628:	4770      	bxne	lr
 800c62a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800c62e:	0052      	lsls	r2, r2, #1
 800c630:	eb43 0303 	adc.w	r3, r3, r3
 800c634:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800c638:	bf08      	it	eq
 800c63a:	3d01      	subeq	r5, #1
 800c63c:	d0f7      	beq.n	800c62e <__aeabi_dmul+0x1c6>
 800c63e:	ea43 0306 	orr.w	r3, r3, r6
 800c642:	4770      	bx	lr
 800c644:	ea94 0f0c 	teq	r4, ip
 800c648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800c64c:	bf18      	it	ne
 800c64e:	ea95 0f0c 	teqne	r5, ip
 800c652:	d00c      	beq.n	800c66e <__aeabi_dmul+0x206>
 800c654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c658:	bf18      	it	ne
 800c65a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c65e:	d1d1      	bne.n	800c604 <__aeabi_dmul+0x19c>
 800c660:	ea81 0103 	eor.w	r1, r1, r3
 800c664:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800c668:	f04f 0000 	mov.w	r0, #0
 800c66c:	bd70      	pop	{r4, r5, r6, pc}
 800c66e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c672:	bf06      	itte	eq
 800c674:	4610      	moveq	r0, r2
 800c676:	4619      	moveq	r1, r3
 800c678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c67c:	d019      	beq.n	800c6b2 <__aeabi_dmul+0x24a>
 800c67e:	ea94 0f0c 	teq	r4, ip
 800c682:	d102      	bne.n	800c68a <__aeabi_dmul+0x222>
 800c684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800c688:	d113      	bne.n	800c6b2 <__aeabi_dmul+0x24a>
 800c68a:	ea95 0f0c 	teq	r5, ip
 800c68e:	d105      	bne.n	800c69c <__aeabi_dmul+0x234>
 800c690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800c694:	bf1c      	itt	ne
 800c696:	4610      	movne	r0, r2
 800c698:	4619      	movne	r1, r3
 800c69a:	d10a      	bne.n	800c6b2 <__aeabi_dmul+0x24a>
 800c69c:	ea81 0103 	eor.w	r1, r1, r3
 800c6a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800c6a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800c6a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c6ac:	f04f 0000 	mov.w	r0, #0
 800c6b0:	bd70      	pop	{r4, r5, r6, pc}
 800c6b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800c6b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800c6ba:	bd70      	pop	{r4, r5, r6, pc}

0800c6bc <__aeabi_drsub>:
 800c6bc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800c6c0:	e002      	b.n	800c6c8 <__adddf3>
 800c6c2:	bf00      	nop

0800c6c4 <__aeabi_dsub>:
 800c6c4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800c6c8 <__adddf3>:
 800c6c8:	b530      	push	{r4, r5, lr}
 800c6ca:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800c6ce:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800c6d2:	ea94 0f05 	teq	r4, r5
 800c6d6:	bf08      	it	eq
 800c6d8:	ea90 0f02 	teqeq	r0, r2
 800c6dc:	bf1f      	itttt	ne
 800c6de:	ea54 0c00 	orrsne.w	ip, r4, r0
 800c6e2:	ea55 0c02 	orrsne.w	ip, r5, r2
 800c6e6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800c6ea:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800c6ee:	f000 80e2 	beq.w	800c8b6 <__adddf3+0x1ee>
 800c6f2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800c6f6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800c6fa:	bfb8      	it	lt
 800c6fc:	426d      	neglt	r5, r5
 800c6fe:	dd0c      	ble.n	800c71a <__adddf3+0x52>
 800c700:	442c      	add	r4, r5
 800c702:	ea80 0202 	eor.w	r2, r0, r2
 800c706:	ea81 0303 	eor.w	r3, r1, r3
 800c70a:	ea82 0000 	eor.w	r0, r2, r0
 800c70e:	ea83 0101 	eor.w	r1, r3, r1
 800c712:	ea80 0202 	eor.w	r2, r0, r2
 800c716:	ea81 0303 	eor.w	r3, r1, r3
 800c71a:	2d36      	cmp	r5, #54	@ 0x36
 800c71c:	bf88      	it	hi
 800c71e:	bd30      	pophi	{r4, r5, pc}
 800c720:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800c724:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800c728:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800c72c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800c730:	d002      	beq.n	800c738 <__adddf3+0x70>
 800c732:	4240      	negs	r0, r0
 800c734:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c738:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800c73c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800c740:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800c744:	d002      	beq.n	800c74c <__adddf3+0x84>
 800c746:	4252      	negs	r2, r2
 800c748:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800c74c:	ea94 0f05 	teq	r4, r5
 800c750:	f000 80a7 	beq.w	800c8a2 <__adddf3+0x1da>
 800c754:	f1a4 0401 	sub.w	r4, r4, #1
 800c758:	f1d5 0e20 	rsbs	lr, r5, #32
 800c75c:	db0d      	blt.n	800c77a <__adddf3+0xb2>
 800c75e:	fa02 fc0e 	lsl.w	ip, r2, lr
 800c762:	fa22 f205 	lsr.w	r2, r2, r5
 800c766:	1880      	adds	r0, r0, r2
 800c768:	f141 0100 	adc.w	r1, r1, #0
 800c76c:	fa03 f20e 	lsl.w	r2, r3, lr
 800c770:	1880      	adds	r0, r0, r2
 800c772:	fa43 f305 	asr.w	r3, r3, r5
 800c776:	4159      	adcs	r1, r3
 800c778:	e00e      	b.n	800c798 <__adddf3+0xd0>
 800c77a:	f1a5 0520 	sub.w	r5, r5, #32
 800c77e:	f10e 0e20 	add.w	lr, lr, #32
 800c782:	2a01      	cmp	r2, #1
 800c784:	fa03 fc0e 	lsl.w	ip, r3, lr
 800c788:	bf28      	it	cs
 800c78a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800c78e:	fa43 f305 	asr.w	r3, r3, r5
 800c792:	18c0      	adds	r0, r0, r3
 800c794:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800c798:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800c79c:	d507      	bpl.n	800c7ae <__adddf3+0xe6>
 800c79e:	f04f 0e00 	mov.w	lr, #0
 800c7a2:	f1dc 0c00 	rsbs	ip, ip, #0
 800c7a6:	eb7e 0000 	sbcs.w	r0, lr, r0
 800c7aa:	eb6e 0101 	sbc.w	r1, lr, r1
 800c7ae:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800c7b2:	d31b      	bcc.n	800c7ec <__adddf3+0x124>
 800c7b4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800c7b8:	d30c      	bcc.n	800c7d4 <__adddf3+0x10c>
 800c7ba:	0849      	lsrs	r1, r1, #1
 800c7bc:	ea5f 0030 	movs.w	r0, r0, rrx
 800c7c0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800c7c4:	f104 0401 	add.w	r4, r4, #1
 800c7c8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800c7cc:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800c7d0:	f080 809a 	bcs.w	800c908 <__adddf3+0x240>
 800c7d4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800c7d8:	bf08      	it	eq
 800c7da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800c7de:	f150 0000 	adcs.w	r0, r0, #0
 800c7e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c7e6:	ea41 0105 	orr.w	r1, r1, r5
 800c7ea:	bd30      	pop	{r4, r5, pc}
 800c7ec:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800c7f0:	4140      	adcs	r0, r0
 800c7f2:	eb41 0101 	adc.w	r1, r1, r1
 800c7f6:	3c01      	subs	r4, #1
 800c7f8:	bf28      	it	cs
 800c7fa:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800c7fe:	d2e9      	bcs.n	800c7d4 <__adddf3+0x10c>
 800c800:	f091 0f00 	teq	r1, #0
 800c804:	bf04      	itt	eq
 800c806:	4601      	moveq	r1, r0
 800c808:	2000      	moveq	r0, #0
 800c80a:	fab1 f381 	clz	r3, r1
 800c80e:	bf08      	it	eq
 800c810:	3320      	addeq	r3, #32
 800c812:	f1a3 030b 	sub.w	r3, r3, #11
 800c816:	f1b3 0220 	subs.w	r2, r3, #32
 800c81a:	da0c      	bge.n	800c836 <__adddf3+0x16e>
 800c81c:	320c      	adds	r2, #12
 800c81e:	dd08      	ble.n	800c832 <__adddf3+0x16a>
 800c820:	f102 0c14 	add.w	ip, r2, #20
 800c824:	f1c2 020c 	rsb	r2, r2, #12
 800c828:	fa01 f00c 	lsl.w	r0, r1, ip
 800c82c:	fa21 f102 	lsr.w	r1, r1, r2
 800c830:	e00c      	b.n	800c84c <__adddf3+0x184>
 800c832:	f102 0214 	add.w	r2, r2, #20
 800c836:	bfd8      	it	le
 800c838:	f1c2 0c20 	rsble	ip, r2, #32
 800c83c:	fa01 f102 	lsl.w	r1, r1, r2
 800c840:	fa20 fc0c 	lsr.w	ip, r0, ip
 800c844:	bfdc      	itt	le
 800c846:	ea41 010c 	orrle.w	r1, r1, ip
 800c84a:	4090      	lslle	r0, r2
 800c84c:	1ae4      	subs	r4, r4, r3
 800c84e:	bfa2      	ittt	ge
 800c850:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800c854:	4329      	orrge	r1, r5
 800c856:	bd30      	popge	{r4, r5, pc}
 800c858:	ea6f 0404 	mvn.w	r4, r4
 800c85c:	3c1f      	subs	r4, #31
 800c85e:	da1c      	bge.n	800c89a <__adddf3+0x1d2>
 800c860:	340c      	adds	r4, #12
 800c862:	dc0e      	bgt.n	800c882 <__adddf3+0x1ba>
 800c864:	f104 0414 	add.w	r4, r4, #20
 800c868:	f1c4 0220 	rsb	r2, r4, #32
 800c86c:	fa20 f004 	lsr.w	r0, r0, r4
 800c870:	fa01 f302 	lsl.w	r3, r1, r2
 800c874:	ea40 0003 	orr.w	r0, r0, r3
 800c878:	fa21 f304 	lsr.w	r3, r1, r4
 800c87c:	ea45 0103 	orr.w	r1, r5, r3
 800c880:	bd30      	pop	{r4, r5, pc}
 800c882:	f1c4 040c 	rsb	r4, r4, #12
 800c886:	f1c4 0220 	rsb	r2, r4, #32
 800c88a:	fa20 f002 	lsr.w	r0, r0, r2
 800c88e:	fa01 f304 	lsl.w	r3, r1, r4
 800c892:	ea40 0003 	orr.w	r0, r0, r3
 800c896:	4629      	mov	r1, r5
 800c898:	bd30      	pop	{r4, r5, pc}
 800c89a:	fa21 f004 	lsr.w	r0, r1, r4
 800c89e:	4629      	mov	r1, r5
 800c8a0:	bd30      	pop	{r4, r5, pc}
 800c8a2:	f094 0f00 	teq	r4, #0
 800c8a6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800c8aa:	bf06      	itte	eq
 800c8ac:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800c8b0:	3401      	addeq	r4, #1
 800c8b2:	3d01      	subne	r5, #1
 800c8b4:	e74e      	b.n	800c754 <__adddf3+0x8c>
 800c8b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800c8ba:	bf18      	it	ne
 800c8bc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800c8c0:	d029      	beq.n	800c916 <__adddf3+0x24e>
 800c8c2:	ea94 0f05 	teq	r4, r5
 800c8c6:	bf08      	it	eq
 800c8c8:	ea90 0f02 	teqeq	r0, r2
 800c8cc:	d005      	beq.n	800c8da <__adddf3+0x212>
 800c8ce:	ea54 0c00 	orrs.w	ip, r4, r0
 800c8d2:	bf04      	itt	eq
 800c8d4:	4619      	moveq	r1, r3
 800c8d6:	4610      	moveq	r0, r2
 800c8d8:	bd30      	pop	{r4, r5, pc}
 800c8da:	ea91 0f03 	teq	r1, r3
 800c8de:	bf1e      	ittt	ne
 800c8e0:	2100      	movne	r1, #0
 800c8e2:	2000      	movne	r0, #0
 800c8e4:	bd30      	popne	{r4, r5, pc}
 800c8e6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800c8ea:	d105      	bne.n	800c8f8 <__adddf3+0x230>
 800c8ec:	0040      	lsls	r0, r0, #1
 800c8ee:	4149      	adcs	r1, r1
 800c8f0:	bf28      	it	cs
 800c8f2:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800c8f6:	bd30      	pop	{r4, r5, pc}
 800c8f8:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800c8fc:	bf3c      	itt	cc
 800c8fe:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800c902:	bd30      	popcc	{r4, r5, pc}
 800c904:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800c908:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800c90c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c910:	f04f 0000 	mov.w	r0, #0
 800c914:	bd30      	pop	{r4, r5, pc}
 800c916:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800c91a:	bf1a      	itte	ne
 800c91c:	4619      	movne	r1, r3
 800c91e:	4610      	movne	r0, r2
 800c920:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800c924:	bf1c      	itt	ne
 800c926:	460b      	movne	r3, r1
 800c928:	4602      	movne	r2, r0
 800c92a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800c92e:	bf06      	itte	eq
 800c930:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800c934:	ea91 0f03 	teqeq	r1, r3
 800c938:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800c93c:	bd30      	pop	{r4, r5, pc}
 800c93e:	bf00      	nop

0800c940 <__aeabi_ui2d>:
 800c940:	f090 0f00 	teq	r0, #0
 800c944:	bf04      	itt	eq
 800c946:	2100      	moveq	r1, #0
 800c948:	4770      	bxeq	lr
 800c94a:	b530      	push	{r4, r5, lr}
 800c94c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800c950:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800c954:	f04f 0500 	mov.w	r5, #0
 800c958:	f04f 0100 	mov.w	r1, #0
 800c95c:	e750      	b.n	800c800 <__adddf3+0x138>
 800c95e:	bf00      	nop

0800c960 <__aeabi_i2d>:
 800c960:	f090 0f00 	teq	r0, #0
 800c964:	bf04      	itt	eq
 800c966:	2100      	moveq	r1, #0
 800c968:	4770      	bxeq	lr
 800c96a:	b530      	push	{r4, r5, lr}
 800c96c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800c970:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800c974:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800c978:	bf48      	it	mi
 800c97a:	4240      	negmi	r0, r0
 800c97c:	f04f 0100 	mov.w	r1, #0
 800c980:	e73e      	b.n	800c800 <__adddf3+0x138>
 800c982:	bf00      	nop

0800c984 <__aeabi_f2d>:
 800c984:	0042      	lsls	r2, r0, #1
 800c986:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800c98a:	ea4f 0131 	mov.w	r1, r1, rrx
 800c98e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800c992:	bf1f      	itttt	ne
 800c994:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800c998:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800c99c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800c9a0:	4770      	bxne	lr
 800c9a2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800c9a6:	bf08      	it	eq
 800c9a8:	4770      	bxeq	lr
 800c9aa:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800c9ae:	bf04      	itt	eq
 800c9b0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800c9b4:	4770      	bxeq	lr
 800c9b6:	b530      	push	{r4, r5, lr}
 800c9b8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800c9bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800c9c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800c9c4:	e71c      	b.n	800c800 <__adddf3+0x138>
 800c9c6:	bf00      	nop

0800c9c8 <__aeabi_ul2d>:
 800c9c8:	ea50 0201 	orrs.w	r2, r0, r1
 800c9cc:	bf08      	it	eq
 800c9ce:	4770      	bxeq	lr
 800c9d0:	b530      	push	{r4, r5, lr}
 800c9d2:	f04f 0500 	mov.w	r5, #0
 800c9d6:	e00a      	b.n	800c9ee <__aeabi_l2d+0x16>

0800c9d8 <__aeabi_l2d>:
 800c9d8:	ea50 0201 	orrs.w	r2, r0, r1
 800c9dc:	bf08      	it	eq
 800c9de:	4770      	bxeq	lr
 800c9e0:	b530      	push	{r4, r5, lr}
 800c9e2:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800c9e6:	d502      	bpl.n	800c9ee <__aeabi_l2d+0x16>
 800c9e8:	4240      	negs	r0, r0
 800c9ea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c9ee:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800c9f2:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800c9f6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800c9fa:	f43f aed8 	beq.w	800c7ae <__adddf3+0xe6>
 800c9fe:	f04f 0203 	mov.w	r2, #3
 800ca02:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800ca06:	bf18      	it	ne
 800ca08:	3203      	addne	r2, #3
 800ca0a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800ca0e:	bf18      	it	ne
 800ca10:	3203      	addne	r2, #3
 800ca12:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800ca16:	f1c2 0320 	rsb	r3, r2, #32
 800ca1a:	fa00 fc03 	lsl.w	ip, r0, r3
 800ca1e:	fa20 f002 	lsr.w	r0, r0, r2
 800ca22:	fa01 fe03 	lsl.w	lr, r1, r3
 800ca26:	ea40 000e 	orr.w	r0, r0, lr
 800ca2a:	fa21 f102 	lsr.w	r1, r1, r2
 800ca2e:	4414      	add	r4, r2
 800ca30:	e6bd      	b.n	800c7ae <__adddf3+0xe6>
 800ca32:	bf00      	nop

0800ca34 <__aeabi_d2iz>:
 800ca34:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800ca38:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800ca3c:	d215      	bcs.n	800ca6a <__aeabi_d2iz+0x36>
 800ca3e:	d511      	bpl.n	800ca64 <__aeabi_d2iz+0x30>
 800ca40:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800ca44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800ca48:	d912      	bls.n	800ca70 <__aeabi_d2iz+0x3c>
 800ca4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800ca4e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ca52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800ca56:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800ca5a:	fa23 f002 	lsr.w	r0, r3, r2
 800ca5e:	bf18      	it	ne
 800ca60:	4240      	negne	r0, r0
 800ca62:	4770      	bx	lr
 800ca64:	f04f 0000 	mov.w	r0, #0
 800ca68:	4770      	bx	lr
 800ca6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800ca6e:	d105      	bne.n	800ca7c <__aeabi_d2iz+0x48>
 800ca70:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800ca74:	bf08      	it	eq
 800ca76:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800ca7a:	4770      	bx	lr
 800ca7c:	f04f 0000 	mov.w	r0, #0
 800ca80:	4770      	bx	lr
 800ca82:	bf00      	nop

0800ca84 <__aeabi_ldivmod>:
 800ca84:	b97b      	cbnz	r3, 800caa6 <__aeabi_ldivmod+0x22>
 800ca86:	b972      	cbnz	r2, 800caa6 <__aeabi_ldivmod+0x22>
 800ca88:	2900      	cmp	r1, #0
 800ca8a:	bfbe      	ittt	lt
 800ca8c:	2000      	movlt	r0, #0
 800ca8e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800ca92:	e006      	blt.n	800caa2 <__aeabi_ldivmod+0x1e>
 800ca94:	bf08      	it	eq
 800ca96:	2800      	cmpeq	r0, #0
 800ca98:	bf1c      	itt	ne
 800ca9a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800ca9e:	f04f 30ff 	movne.w	r0, #4294967295
 800caa2:	f000 b9b5 	b.w	800ce10 <__aeabi_idiv0>
 800caa6:	f1ad 0c08 	sub.w	ip, sp, #8
 800caaa:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800caae:	2900      	cmp	r1, #0
 800cab0:	db09      	blt.n	800cac6 <__aeabi_ldivmod+0x42>
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	db1a      	blt.n	800caec <__aeabi_ldivmod+0x68>
 800cab6:	f000 f84d 	bl	800cb54 <__udivmoddi4>
 800caba:	f8dd e004 	ldr.w	lr, [sp, #4]
 800cabe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cac2:	b004      	add	sp, #16
 800cac4:	4770      	bx	lr
 800cac6:	4240      	negs	r0, r0
 800cac8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800cacc:	2b00      	cmp	r3, #0
 800cace:	db1b      	blt.n	800cb08 <__aeabi_ldivmod+0x84>
 800cad0:	f000 f840 	bl	800cb54 <__udivmoddi4>
 800cad4:	f8dd e004 	ldr.w	lr, [sp, #4]
 800cad8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cadc:	b004      	add	sp, #16
 800cade:	4240      	negs	r0, r0
 800cae0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800cae4:	4252      	negs	r2, r2
 800cae6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800caea:	4770      	bx	lr
 800caec:	4252      	negs	r2, r2
 800caee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800caf2:	f000 f82f 	bl	800cb54 <__udivmoddi4>
 800caf6:	f8dd e004 	ldr.w	lr, [sp, #4]
 800cafa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cafe:	b004      	add	sp, #16
 800cb00:	4240      	negs	r0, r0
 800cb02:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800cb06:	4770      	bx	lr
 800cb08:	4252      	negs	r2, r2
 800cb0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800cb0e:	f000 f821 	bl	800cb54 <__udivmoddi4>
 800cb12:	f8dd e004 	ldr.w	lr, [sp, #4]
 800cb16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cb1a:	b004      	add	sp, #16
 800cb1c:	4252      	negs	r2, r2
 800cb1e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800cb22:	4770      	bx	lr

0800cb24 <__aeabi_uldivmod>:
 800cb24:	b953      	cbnz	r3, 800cb3c <__aeabi_uldivmod+0x18>
 800cb26:	b94a      	cbnz	r2, 800cb3c <__aeabi_uldivmod+0x18>
 800cb28:	2900      	cmp	r1, #0
 800cb2a:	bf08      	it	eq
 800cb2c:	2800      	cmpeq	r0, #0
 800cb2e:	bf1c      	itt	ne
 800cb30:	f04f 31ff 	movne.w	r1, #4294967295
 800cb34:	f04f 30ff 	movne.w	r0, #4294967295
 800cb38:	f000 b96a 	b.w	800ce10 <__aeabi_idiv0>
 800cb3c:	f1ad 0c08 	sub.w	ip, sp, #8
 800cb40:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800cb44:	f000 f806 	bl	800cb54 <__udivmoddi4>
 800cb48:	f8dd e004 	ldr.w	lr, [sp, #4]
 800cb4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cb50:	b004      	add	sp, #16
 800cb52:	4770      	bx	lr

0800cb54 <__udivmoddi4>:
 800cb54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb58:	9d08      	ldr	r5, [sp, #32]
 800cb5a:	460c      	mov	r4, r1
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d14e      	bne.n	800cbfe <__udivmoddi4+0xaa>
 800cb60:	4694      	mov	ip, r2
 800cb62:	458c      	cmp	ip, r1
 800cb64:	4686      	mov	lr, r0
 800cb66:	fab2 f282 	clz	r2, r2
 800cb6a:	d962      	bls.n	800cc32 <__udivmoddi4+0xde>
 800cb6c:	b14a      	cbz	r2, 800cb82 <__udivmoddi4+0x2e>
 800cb6e:	f1c2 0320 	rsb	r3, r2, #32
 800cb72:	4091      	lsls	r1, r2
 800cb74:	fa20 f303 	lsr.w	r3, r0, r3
 800cb78:	fa0c fc02 	lsl.w	ip, ip, r2
 800cb7c:	4319      	orrs	r1, r3
 800cb7e:	fa00 fe02 	lsl.w	lr, r0, r2
 800cb82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800cb86:	fa1f f68c 	uxth.w	r6, ip
 800cb8a:	fbb1 f4f7 	udiv	r4, r1, r7
 800cb8e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800cb92:	fb07 1114 	mls	r1, r7, r4, r1
 800cb96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800cb9a:	fb04 f106 	mul.w	r1, r4, r6
 800cb9e:	4299      	cmp	r1, r3
 800cba0:	d90a      	bls.n	800cbb8 <__udivmoddi4+0x64>
 800cba2:	eb1c 0303 	adds.w	r3, ip, r3
 800cba6:	f104 30ff 	add.w	r0, r4, #4294967295
 800cbaa:	f080 8112 	bcs.w	800cdd2 <__udivmoddi4+0x27e>
 800cbae:	4299      	cmp	r1, r3
 800cbb0:	f240 810f 	bls.w	800cdd2 <__udivmoddi4+0x27e>
 800cbb4:	3c02      	subs	r4, #2
 800cbb6:	4463      	add	r3, ip
 800cbb8:	1a59      	subs	r1, r3, r1
 800cbba:	fa1f f38e 	uxth.w	r3, lr
 800cbbe:	fbb1 f0f7 	udiv	r0, r1, r7
 800cbc2:	fb07 1110 	mls	r1, r7, r0, r1
 800cbc6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800cbca:	fb00 f606 	mul.w	r6, r0, r6
 800cbce:	429e      	cmp	r6, r3
 800cbd0:	d90a      	bls.n	800cbe8 <__udivmoddi4+0x94>
 800cbd2:	eb1c 0303 	adds.w	r3, ip, r3
 800cbd6:	f100 31ff 	add.w	r1, r0, #4294967295
 800cbda:	f080 80fc 	bcs.w	800cdd6 <__udivmoddi4+0x282>
 800cbde:	429e      	cmp	r6, r3
 800cbe0:	f240 80f9 	bls.w	800cdd6 <__udivmoddi4+0x282>
 800cbe4:	4463      	add	r3, ip
 800cbe6:	3802      	subs	r0, #2
 800cbe8:	1b9b      	subs	r3, r3, r6
 800cbea:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800cbee:	2100      	movs	r1, #0
 800cbf0:	b11d      	cbz	r5, 800cbfa <__udivmoddi4+0xa6>
 800cbf2:	40d3      	lsrs	r3, r2
 800cbf4:	2200      	movs	r2, #0
 800cbf6:	e9c5 3200 	strd	r3, r2, [r5]
 800cbfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbfe:	428b      	cmp	r3, r1
 800cc00:	d905      	bls.n	800cc0e <__udivmoddi4+0xba>
 800cc02:	b10d      	cbz	r5, 800cc08 <__udivmoddi4+0xb4>
 800cc04:	e9c5 0100 	strd	r0, r1, [r5]
 800cc08:	2100      	movs	r1, #0
 800cc0a:	4608      	mov	r0, r1
 800cc0c:	e7f5      	b.n	800cbfa <__udivmoddi4+0xa6>
 800cc0e:	fab3 f183 	clz	r1, r3
 800cc12:	2900      	cmp	r1, #0
 800cc14:	d146      	bne.n	800cca4 <__udivmoddi4+0x150>
 800cc16:	42a3      	cmp	r3, r4
 800cc18:	d302      	bcc.n	800cc20 <__udivmoddi4+0xcc>
 800cc1a:	4290      	cmp	r0, r2
 800cc1c:	f0c0 80f0 	bcc.w	800ce00 <__udivmoddi4+0x2ac>
 800cc20:	1a86      	subs	r6, r0, r2
 800cc22:	eb64 0303 	sbc.w	r3, r4, r3
 800cc26:	2001      	movs	r0, #1
 800cc28:	2d00      	cmp	r5, #0
 800cc2a:	d0e6      	beq.n	800cbfa <__udivmoddi4+0xa6>
 800cc2c:	e9c5 6300 	strd	r6, r3, [r5]
 800cc30:	e7e3      	b.n	800cbfa <__udivmoddi4+0xa6>
 800cc32:	2a00      	cmp	r2, #0
 800cc34:	f040 8090 	bne.w	800cd58 <__udivmoddi4+0x204>
 800cc38:	eba1 040c 	sub.w	r4, r1, ip
 800cc3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800cc40:	fa1f f78c 	uxth.w	r7, ip
 800cc44:	2101      	movs	r1, #1
 800cc46:	fbb4 f6f8 	udiv	r6, r4, r8
 800cc4a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800cc4e:	fb08 4416 	mls	r4, r8, r6, r4
 800cc52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800cc56:	fb07 f006 	mul.w	r0, r7, r6
 800cc5a:	4298      	cmp	r0, r3
 800cc5c:	d908      	bls.n	800cc70 <__udivmoddi4+0x11c>
 800cc5e:	eb1c 0303 	adds.w	r3, ip, r3
 800cc62:	f106 34ff 	add.w	r4, r6, #4294967295
 800cc66:	d202      	bcs.n	800cc6e <__udivmoddi4+0x11a>
 800cc68:	4298      	cmp	r0, r3
 800cc6a:	f200 80cd 	bhi.w	800ce08 <__udivmoddi4+0x2b4>
 800cc6e:	4626      	mov	r6, r4
 800cc70:	1a1c      	subs	r4, r3, r0
 800cc72:	fa1f f38e 	uxth.w	r3, lr
 800cc76:	fbb4 f0f8 	udiv	r0, r4, r8
 800cc7a:	fb08 4410 	mls	r4, r8, r0, r4
 800cc7e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800cc82:	fb00 f707 	mul.w	r7, r0, r7
 800cc86:	429f      	cmp	r7, r3
 800cc88:	d908      	bls.n	800cc9c <__udivmoddi4+0x148>
 800cc8a:	eb1c 0303 	adds.w	r3, ip, r3
 800cc8e:	f100 34ff 	add.w	r4, r0, #4294967295
 800cc92:	d202      	bcs.n	800cc9a <__udivmoddi4+0x146>
 800cc94:	429f      	cmp	r7, r3
 800cc96:	f200 80b0 	bhi.w	800cdfa <__udivmoddi4+0x2a6>
 800cc9a:	4620      	mov	r0, r4
 800cc9c:	1bdb      	subs	r3, r3, r7
 800cc9e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800cca2:	e7a5      	b.n	800cbf0 <__udivmoddi4+0x9c>
 800cca4:	f1c1 0620 	rsb	r6, r1, #32
 800cca8:	408b      	lsls	r3, r1
 800ccaa:	fa22 f706 	lsr.w	r7, r2, r6
 800ccae:	431f      	orrs	r7, r3
 800ccb0:	fa20 fc06 	lsr.w	ip, r0, r6
 800ccb4:	fa04 f301 	lsl.w	r3, r4, r1
 800ccb8:	ea43 030c 	orr.w	r3, r3, ip
 800ccbc:	40f4      	lsrs	r4, r6
 800ccbe:	fa00 f801 	lsl.w	r8, r0, r1
 800ccc2:	0c38      	lsrs	r0, r7, #16
 800ccc4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800ccc8:	fbb4 fef0 	udiv	lr, r4, r0
 800cccc:	fa1f fc87 	uxth.w	ip, r7
 800ccd0:	fb00 441e 	mls	r4, r0, lr, r4
 800ccd4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800ccd8:	fb0e f90c 	mul.w	r9, lr, ip
 800ccdc:	45a1      	cmp	r9, r4
 800ccde:	fa02 f201 	lsl.w	r2, r2, r1
 800cce2:	d90a      	bls.n	800ccfa <__udivmoddi4+0x1a6>
 800cce4:	193c      	adds	r4, r7, r4
 800cce6:	f10e 3aff 	add.w	sl, lr, #4294967295
 800ccea:	f080 8084 	bcs.w	800cdf6 <__udivmoddi4+0x2a2>
 800ccee:	45a1      	cmp	r9, r4
 800ccf0:	f240 8081 	bls.w	800cdf6 <__udivmoddi4+0x2a2>
 800ccf4:	f1ae 0e02 	sub.w	lr, lr, #2
 800ccf8:	443c      	add	r4, r7
 800ccfa:	eba4 0409 	sub.w	r4, r4, r9
 800ccfe:	fa1f f983 	uxth.w	r9, r3
 800cd02:	fbb4 f3f0 	udiv	r3, r4, r0
 800cd06:	fb00 4413 	mls	r4, r0, r3, r4
 800cd0a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800cd0e:	fb03 fc0c 	mul.w	ip, r3, ip
 800cd12:	45a4      	cmp	ip, r4
 800cd14:	d907      	bls.n	800cd26 <__udivmoddi4+0x1d2>
 800cd16:	193c      	adds	r4, r7, r4
 800cd18:	f103 30ff 	add.w	r0, r3, #4294967295
 800cd1c:	d267      	bcs.n	800cdee <__udivmoddi4+0x29a>
 800cd1e:	45a4      	cmp	ip, r4
 800cd20:	d965      	bls.n	800cdee <__udivmoddi4+0x29a>
 800cd22:	3b02      	subs	r3, #2
 800cd24:	443c      	add	r4, r7
 800cd26:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800cd2a:	fba0 9302 	umull	r9, r3, r0, r2
 800cd2e:	eba4 040c 	sub.w	r4, r4, ip
 800cd32:	429c      	cmp	r4, r3
 800cd34:	46ce      	mov	lr, r9
 800cd36:	469c      	mov	ip, r3
 800cd38:	d351      	bcc.n	800cdde <__udivmoddi4+0x28a>
 800cd3a:	d04e      	beq.n	800cdda <__udivmoddi4+0x286>
 800cd3c:	b155      	cbz	r5, 800cd54 <__udivmoddi4+0x200>
 800cd3e:	ebb8 030e 	subs.w	r3, r8, lr
 800cd42:	eb64 040c 	sbc.w	r4, r4, ip
 800cd46:	fa04 f606 	lsl.w	r6, r4, r6
 800cd4a:	40cb      	lsrs	r3, r1
 800cd4c:	431e      	orrs	r6, r3
 800cd4e:	40cc      	lsrs	r4, r1
 800cd50:	e9c5 6400 	strd	r6, r4, [r5]
 800cd54:	2100      	movs	r1, #0
 800cd56:	e750      	b.n	800cbfa <__udivmoddi4+0xa6>
 800cd58:	f1c2 0320 	rsb	r3, r2, #32
 800cd5c:	fa20 f103 	lsr.w	r1, r0, r3
 800cd60:	fa0c fc02 	lsl.w	ip, ip, r2
 800cd64:	fa24 f303 	lsr.w	r3, r4, r3
 800cd68:	4094      	lsls	r4, r2
 800cd6a:	430c      	orrs	r4, r1
 800cd6c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800cd70:	fa00 fe02 	lsl.w	lr, r0, r2
 800cd74:	fa1f f78c 	uxth.w	r7, ip
 800cd78:	fbb3 f0f8 	udiv	r0, r3, r8
 800cd7c:	fb08 3110 	mls	r1, r8, r0, r3
 800cd80:	0c23      	lsrs	r3, r4, #16
 800cd82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800cd86:	fb00 f107 	mul.w	r1, r0, r7
 800cd8a:	4299      	cmp	r1, r3
 800cd8c:	d908      	bls.n	800cda0 <__udivmoddi4+0x24c>
 800cd8e:	eb1c 0303 	adds.w	r3, ip, r3
 800cd92:	f100 36ff 	add.w	r6, r0, #4294967295
 800cd96:	d22c      	bcs.n	800cdf2 <__udivmoddi4+0x29e>
 800cd98:	4299      	cmp	r1, r3
 800cd9a:	d92a      	bls.n	800cdf2 <__udivmoddi4+0x29e>
 800cd9c:	3802      	subs	r0, #2
 800cd9e:	4463      	add	r3, ip
 800cda0:	1a5b      	subs	r3, r3, r1
 800cda2:	b2a4      	uxth	r4, r4
 800cda4:	fbb3 f1f8 	udiv	r1, r3, r8
 800cda8:	fb08 3311 	mls	r3, r8, r1, r3
 800cdac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800cdb0:	fb01 f307 	mul.w	r3, r1, r7
 800cdb4:	42a3      	cmp	r3, r4
 800cdb6:	d908      	bls.n	800cdca <__udivmoddi4+0x276>
 800cdb8:	eb1c 0404 	adds.w	r4, ip, r4
 800cdbc:	f101 36ff 	add.w	r6, r1, #4294967295
 800cdc0:	d213      	bcs.n	800cdea <__udivmoddi4+0x296>
 800cdc2:	42a3      	cmp	r3, r4
 800cdc4:	d911      	bls.n	800cdea <__udivmoddi4+0x296>
 800cdc6:	3902      	subs	r1, #2
 800cdc8:	4464      	add	r4, ip
 800cdca:	1ae4      	subs	r4, r4, r3
 800cdcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cdd0:	e739      	b.n	800cc46 <__udivmoddi4+0xf2>
 800cdd2:	4604      	mov	r4, r0
 800cdd4:	e6f0      	b.n	800cbb8 <__udivmoddi4+0x64>
 800cdd6:	4608      	mov	r0, r1
 800cdd8:	e706      	b.n	800cbe8 <__udivmoddi4+0x94>
 800cdda:	45c8      	cmp	r8, r9
 800cddc:	d2ae      	bcs.n	800cd3c <__udivmoddi4+0x1e8>
 800cdde:	ebb9 0e02 	subs.w	lr, r9, r2
 800cde2:	eb63 0c07 	sbc.w	ip, r3, r7
 800cde6:	3801      	subs	r0, #1
 800cde8:	e7a8      	b.n	800cd3c <__udivmoddi4+0x1e8>
 800cdea:	4631      	mov	r1, r6
 800cdec:	e7ed      	b.n	800cdca <__udivmoddi4+0x276>
 800cdee:	4603      	mov	r3, r0
 800cdf0:	e799      	b.n	800cd26 <__udivmoddi4+0x1d2>
 800cdf2:	4630      	mov	r0, r6
 800cdf4:	e7d4      	b.n	800cda0 <__udivmoddi4+0x24c>
 800cdf6:	46d6      	mov	lr, sl
 800cdf8:	e77f      	b.n	800ccfa <__udivmoddi4+0x1a6>
 800cdfa:	4463      	add	r3, ip
 800cdfc:	3802      	subs	r0, #2
 800cdfe:	e74d      	b.n	800cc9c <__udivmoddi4+0x148>
 800ce00:	4606      	mov	r6, r0
 800ce02:	4623      	mov	r3, r4
 800ce04:	4608      	mov	r0, r1
 800ce06:	e70f      	b.n	800cc28 <__udivmoddi4+0xd4>
 800ce08:	3e02      	subs	r6, #2
 800ce0a:	4463      	add	r3, ip
 800ce0c:	e730      	b.n	800cc70 <__udivmoddi4+0x11c>
 800ce0e:	bf00      	nop

0800ce10 <__aeabi_idiv0>:
 800ce10:	4770      	bx	lr
 800ce12:	bf00      	nop

0800ce14 <Config_AppInit>:
/* Public variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions -----------------------------------------------------------------*/

Status_t Config_AppInit(void)
{
 800ce14:	b480      	push	{r7}
 800ce16:	b083      	sub	sp, #12
 800ce18:	af00      	add	r7, sp, #0
  Status_t ret = STATUS_OK;
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	80fb      	strh	r3, [r7, #6]

  UNUSED(ca);

  return ret;
 800ce1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800ce22:	4618      	mov	r0, r3
 800ce24:	370c      	adds	r7, #12
 800ce26:	46bd      	mov	sp, r7
 800ce28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce2c:	4770      	bx	lr

0800ce2e <Config_Callback>:


Status_t Config_Callback(uint32_t id)
{
 800ce2e:	b480      	push	{r7}
 800ce30:	b085      	sub	sp, #20
 800ce32:	af00      	add	r7, sp, #0
 800ce34:	6078      	str	r0, [r7, #4]
  Status_t ret = STATUS_OK;
 800ce36:	2300      	movs	r3, #0
 800ce38:	81fb      	strh	r3, [r7, #14]

  /* Check if some value need further action to propagate */
  switch (CONF_BLOCK_ID(id))
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	0e1b      	lsrs	r3, r3, #24
 800ce3e:	2b03      	cmp	r3, #3
#endif
      break;


    default:
      break;
 800ce40:	bf00      	nop
  }
  return ret;
 800ce42:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800ce46:	4618      	mov	r0, r3
 800ce48:	3714      	adds	r7, #20
 800ce4a:	46bd      	mov	sp, r7
 800ce4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce50:	4770      	bx	lr

0800ce52 <Config_Init>:
/* Private function prototypes -----------------------------------------------*/
/* Functions -----------------------------------------------------------------*/


Status_t Config_Init(void)
{
 800ce52:	b580      	push	{r7, lr}
 800ce54:	b082      	sub	sp, #8
 800ce56:	af00      	add	r7, sp, #0
  Status_t ret = STATUS_OK;
 800ce58:	2300      	movs	r3, #0
 800ce5a:	80fb      	strh	r3, [r7, #6]
  {
    Error_Handler();
  }

  /* Use factory default after every power on */
  RegMap_RestoreFactoryValues();
 800ce5c:	f000 fcf2 	bl	800d844 <RegMap_RestoreFactoryValues>

  /* Initialize application-specific stuff */
  Config_AppInit();
 800ce60:	f7ff ffd8 	bl	800ce14 <Config_AppInit>

  return ret;
 800ce64:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800ce68:	4618      	mov	r0, r3
 800ce6a:	3708      	adds	r7, #8
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	bd80      	pop	{r7, pc}

0800ce70 <Config_ApplyConfig>:



Status_t Config_ApplyConfig(uint32_t id)
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b084      	sub	sp, #16
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]
  Status_t ret = STATUS_OK;
 800ce78:	2300      	movs	r3, #0
 800ce7a:	81fb      	strh	r3, [r7, #14]

  /* Application-specific callback */
  Config_Callback(id);
 800ce7c:	6878      	ldr	r0, [r7, #4]
 800ce7e:	f7ff ffd6 	bl	800ce2e <Config_Callback>

  /* If this value should be stored in Flash, notify flash task */
  if ((id & 0x070) == 0x070)
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ce88:	2b70      	cmp	r3, #112	@ 0x70
 800ce8a:	d101      	bne.n	800ce90 <Config_ApplyConfig+0x20>
  {
    FlashApp_RequestConfStorage();
 800ce8c:	f000 fa02 	bl	800d294 <FlashApp_RequestConfStorage>
  }

  return ret;
 800ce90:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800ce94:	4618      	mov	r0, r3
 800ce96:	3710      	adds	r7, #16
 800ce98:	46bd      	mov	sp, r7
 800ce9a:	bd80      	pop	{r7, pc}

0800ce9c <Config_ReadStream>:


Status_t Config_ReadStream(uint8_t *data, uint32_t length)
{
 800ce9c:	b580      	push	{r7, lr}
 800ce9e:	b088      	sub	sp, #32
 800cea0:	af00      	add	r7, sp, #0
 800cea2:	6078      	str	r0, [r7, #4]
 800cea4:	6039      	str	r1, [r7, #0]
  Status_t ret = STATUS_OK;
 800cea6:	2300      	movs	r3, #0
 800cea8:	83fb      	strh	r3, [r7, #30]
  uint32_t reqIdx = 0;
 800ceaa:	2300      	movs	r3, #0
 800ceac:	61bb      	str	r3, [r7, #24]
  uint32_t sizeReg;
  uint32_t i;
  uint32_t value;

  /* First entry must be CONF_SYS_REGMAP_VERSION with major part equal to our factory set value */
  id = *((uint32_t *) (data));
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	60bb      	str	r3, [r7, #8]
  value = *((uint32_t *) (data + 4));
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	685b      	ldr	r3, [r3, #4]
 800ceb8:	613b      	str	r3, [r7, #16]

  if ((id != CONF_SYS_REGMAP_VERSION) || (value & 0xFFFF0000) != (CONF_INT(CONF_SYS_REGMAP_VERSION) & 0xFFFF0000) )
 800ceba:	68bb      	ldr	r3, [r7, #8]
 800cebc:	f244 1232 	movw	r2, #16690	@ 0x4132
 800cec0:	4293      	cmp	r3, r2
 800cec2:	d108      	bne.n	800ced6 <Config_ReadStream+0x3a>
 800cec4:	4b28      	ldr	r3, [pc, #160]	@ (800cf68 <Config_ReadStream+0xcc>)
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	3304      	adds	r3, #4
 800ceca:	681a      	ldr	r2, [r3, #0]
 800cecc:	693b      	ldr	r3, [r7, #16]
 800cece:	4053      	eors	r3, r2
 800ced0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ced4:	d33e      	bcc.n	800cf54 <Config_ReadStream+0xb8>
  {
    ret = STATUS_ERROR;
 800ced6:	2301      	movs	r3, #1
 800ced8:	83fb      	strh	r3, [r7, #30]
 800ceda:	e03f      	b.n	800cf5c <Config_ReadStream+0xc0>
  {
    /* Process the whole received stream */
    while ((reqIdx < length))
    {
      /* Take ID */
      memcpy(&id, data + reqIdx, sizeof(id));
 800cedc:	687a      	ldr	r2, [r7, #4]
 800cede:	69bb      	ldr	r3, [r7, #24]
 800cee0:	4413      	add	r3, r2
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	60bb      	str	r3, [r7, #8]
      reqIdx += sizeof(uint32_t);
 800cee6:	69bb      	ldr	r3, [r7, #24]
 800cee8:	3304      	adds	r3, #4
 800ceea:	61bb      	str	r3, [r7, #24]
      sizeReg = CONF_BYTE_LEN_ID(id);
 800ceec:	68bb      	ldr	r3, [r7, #8]
 800ceee:	f003 030f 	and.w	r3, r3, #15
 800cef2:	4a1e      	ldr	r2, [pc, #120]	@ (800cf6c <Config_ReadStream+0xd0>)
 800cef4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cef8:	60fb      	str	r3, [r7, #12]

      /* Check that this ID is known */
      ret = STATUS_ERROR;
 800cefa:	2301      	movs	r3, #1
 800cefc:	83fb      	strh	r3, [r7, #30]
      for (i = 0; i < sizeof(CONF_REG_FLASH)/sizeof(uint32_t); i++)
 800cefe:	2300      	movs	r3, #0
 800cf00:	617b      	str	r3, [r7, #20]
 800cf02:	e00b      	b.n	800cf1c <Config_ReadStream+0x80>
      {
        if (CONF_REG_FLASH[i] == id)
 800cf04:	4a1a      	ldr	r2, [pc, #104]	@ (800cf70 <Config_ReadStream+0xd4>)
 800cf06:	697b      	ldr	r3, [r7, #20]
 800cf08:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800cf0c:	68bb      	ldr	r3, [r7, #8]
 800cf0e:	429a      	cmp	r2, r3
 800cf10:	d101      	bne.n	800cf16 <Config_ReadStream+0x7a>
        {
          ret = STATUS_OK;
 800cf12:	2300      	movs	r3, #0
 800cf14:	83fb      	strh	r3, [r7, #30]
      for (i = 0; i < sizeof(CONF_REG_FLASH)/sizeof(uint32_t); i++)
 800cf16:	697b      	ldr	r3, [r7, #20]
 800cf18:	3301      	adds	r3, #1
 800cf1a:	617b      	str	r3, [r7, #20]
 800cf1c:	697b      	ldr	r3, [r7, #20]
 800cf1e:	2b04      	cmp	r3, #4
 800cf20:	d9f0      	bls.n	800cf04 <Config_ReadStream+0x68>
        }
      }

      if (ret == STATUS_OK)
 800cf22:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d110      	bne.n	800cf4c <Config_ReadStream+0xb0>
      {
        /* Write new value into register storage */
        memcpy(CONF_PTR(id), data + reqIdx, sizeReg);
 800cf2a:	68bb      	ldr	r3, [r7, #8]
 800cf2c:	0e1b      	lsrs	r3, r3, #24
 800cf2e:	4a0e      	ldr	r2, [pc, #56]	@ (800cf68 <Config_ReadStream+0xcc>)
 800cf30:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800cf34:	68bb      	ldr	r3, [r7, #8]
 800cf36:	0b1b      	lsrs	r3, r3, #12
 800cf38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cf3c:	18d0      	adds	r0, r2, r3
 800cf3e:	687a      	ldr	r2, [r7, #4]
 800cf40:	69bb      	ldr	r3, [r7, #24]
 800cf42:	4413      	add	r3, r2
 800cf44:	68fa      	ldr	r2, [r7, #12]
 800cf46:	4619      	mov	r1, r3
 800cf48:	f008 fbec 	bl	8015724 <memcpy>
      }

      reqIdx += sizeReg;
 800cf4c:	69ba      	ldr	r2, [r7, #24]
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	4413      	add	r3, r2
 800cf52:	61bb      	str	r3, [r7, #24]
    while ((reqIdx < length))
 800cf54:	69ba      	ldr	r2, [r7, #24]
 800cf56:	683b      	ldr	r3, [r7, #0]
 800cf58:	429a      	cmp	r2, r3
 800cf5a:	d3bf      	bcc.n	800cedc <Config_ReadStream+0x40>
    }
  }
  return ret;
 800cf5c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 800cf60:	4618      	mov	r0, r3
 800cf62:	3720      	adds	r7, #32
 800cf64:	46bd      	mov	sp, r7
 800cf66:	bd80      	pop	{r7, pc}
 800cf68:	08015a98 	.word	0x08015a98
 800cf6c:	08015a54 	.word	0x08015a54
 800cf70:	08015b00 	.word	0x08015b00

0800cf74 <Config_FillStream>:

Status_t Config_FillStream(uint8_t *data, uint32_t *length, uint32_t maxLength)
{
 800cf74:	b580      	push	{r7, lr}
 800cf76:	b08a      	sub	sp, #40	@ 0x28
 800cf78:	af00      	add	r7, sp, #0
 800cf7a:	60f8      	str	r0, [r7, #12]
 800cf7c:	60b9      	str	r1, [r7, #8]
 800cf7e:	607a      	str	r2, [r7, #4]
  Status_t ret = STATUS_OK;
 800cf80:	2300      	movs	r3, #0
 800cf82:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint32_t reqIdx = 0;
 800cf84:	2300      	movs	r3, #0
 800cf86:	623b      	str	r3, [r7, #32]
  uint32_t id;
  uint32_t sizeReg;
  uint32_t i;

  /* Go through all the known config ID that need to be stored in flash */
  for (i = 0; i < sizeof(CONF_REG_FLASH)/sizeof(uint32_t); i++)
 800cf88:	2300      	movs	r3, #0
 800cf8a:	61fb      	str	r3, [r7, #28]
 800cf8c:	e035      	b.n	800cffa <Config_FillStream+0x86>
  {
    /* Take next ID from the list of known IDs */
    id = CONF_REG_FLASH[i];
 800cf8e:	4a21      	ldr	r2, [pc, #132]	@ (800d014 <Config_FillStream+0xa0>)
 800cf90:	69fb      	ldr	r3, [r7, #28]
 800cf92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cf96:	617b      	str	r3, [r7, #20]
    sizeReg = CONF_BYTE_LEN_ID(id);
 800cf98:	697b      	ldr	r3, [r7, #20]
 800cf9a:	f003 030f 	and.w	r3, r3, #15
 800cf9e:	4a1e      	ldr	r2, [pc, #120]	@ (800d018 <Config_FillStream+0xa4>)
 800cfa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cfa4:	61bb      	str	r3, [r7, #24]

    if (reqIdx + 4 + sizeReg <= maxLength)
 800cfa6:	6a3a      	ldr	r2, [r7, #32]
 800cfa8:	69bb      	ldr	r3, [r7, #24]
 800cfaa:	4413      	add	r3, r2
 800cfac:	3304      	adds	r3, #4
 800cfae:	687a      	ldr	r2, [r7, #4]
 800cfb0:	429a      	cmp	r2, r3
 800cfb2:	d31d      	bcc.n	800cff0 <Config_FillStream+0x7c>
    {
      /* Store ID into config stream */
      memcpy(data + reqIdx, &id, sizeof(id));
 800cfb4:	68fa      	ldr	r2, [r7, #12]
 800cfb6:	6a3b      	ldr	r3, [r7, #32]
 800cfb8:	4413      	add	r3, r2
 800cfba:	697a      	ldr	r2, [r7, #20]
 800cfbc:	601a      	str	r2, [r3, #0]
      reqIdx += sizeof(uint32_t);
 800cfbe:	6a3b      	ldr	r3, [r7, #32]
 800cfc0:	3304      	adds	r3, #4
 800cfc2:	623b      	str	r3, [r7, #32]

      /* Store config value into stream */
      memcpy(data + reqIdx, CONF_PTR(id), sizeReg);
 800cfc4:	68fa      	ldr	r2, [r7, #12]
 800cfc6:	6a3b      	ldr	r3, [r7, #32]
 800cfc8:	18d0      	adds	r0, r2, r3
 800cfca:	697b      	ldr	r3, [r7, #20]
 800cfcc:	0e1b      	lsrs	r3, r3, #24
 800cfce:	4a13      	ldr	r2, [pc, #76]	@ (800d01c <Config_FillStream+0xa8>)
 800cfd0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800cfd4:	697b      	ldr	r3, [r7, #20]
 800cfd6:	0b1b      	lsrs	r3, r3, #12
 800cfd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cfdc:	4413      	add	r3, r2
 800cfde:	69ba      	ldr	r2, [r7, #24]
 800cfe0:	4619      	mov	r1, r3
 800cfe2:	f008 fb9f 	bl	8015724 <memcpy>
      reqIdx += sizeReg;
 800cfe6:	6a3a      	ldr	r2, [r7, #32]
 800cfe8:	69bb      	ldr	r3, [r7, #24]
 800cfea:	4413      	add	r3, r2
 800cfec:	623b      	str	r3, [r7, #32]
 800cfee:	e001      	b.n	800cff4 <Config_FillStream+0x80>
    }
    else
    {
      ret = STATUS_ERROR;
 800cff0:	2301      	movs	r3, #1
 800cff2:	84fb      	strh	r3, [r7, #38]	@ 0x26
  for (i = 0; i < sizeof(CONF_REG_FLASH)/sizeof(uint32_t); i++)
 800cff4:	69fb      	ldr	r3, [r7, #28]
 800cff6:	3301      	adds	r3, #1
 800cff8:	61fb      	str	r3, [r7, #28]
 800cffa:	69fb      	ldr	r3, [r7, #28]
 800cffc:	2b04      	cmp	r3, #4
 800cffe:	d9c6      	bls.n	800cf8e <Config_FillStream+0x1a>
    }
  }

  *length = reqIdx;
 800d000:	68bb      	ldr	r3, [r7, #8]
 800d002:	6a3a      	ldr	r2, [r7, #32]
 800d004:	601a      	str	r2, [r3, #0]

  return ret;
 800d006:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
}
 800d00a:	4618      	mov	r0, r3
 800d00c:	3728      	adds	r7, #40	@ 0x28
 800d00e:	46bd      	mov	sp, r7
 800d010:	bd80      	pop	{r7, pc}
 800d012:	bf00      	nop
 800d014:	08015b00 	.word	0x08015b00
 800d018:	08015a54 	.word	0x08015a54
 800d01c:	08015a98 	.word	0x08015a98

0800d020 <Control_Init>:
/* Private variables ---------------------------------------------------------*/
/* Public variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions -----------------------------------------------------------------*/

Status_t Control_Init(void) {
 800d020:	b480      	push	{r7}
 800d022:	b083      	sub	sp, #12
 800d024:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d026:	2300      	movs	r3, #0
 800d028:	80fb      	strh	r3, [r7, #6]

	return ret;
 800d02a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d02e:	4618      	mov	r0, r3
 800d030:	370c      	adds	r7, #12
 800d032:	46bd      	mov	sp, r7
 800d034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d038:	4770      	bx	lr
	...

0800d03c <Control_Handle>:

Status_t Control_Handle(void) {
 800d03c:	b580      	push	{r7, lr}
 800d03e:	b082      	sub	sp, #8
 800d040:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d042:	2300      	movs	r3, #0
 800d044:	80fb      	strh	r3, [r7, #6]

	/* Handle Reset commands */
	if (conf.sys.command == CONTROL_RESET) {
 800d046:	4b53      	ldr	r3, [pc, #332]	@ (800d194 <Control_Handle+0x158>)
 800d048:	68db      	ldr	r3, [r3, #12]
 800d04a:	f242 62ad 	movw	r2, #9901	@ 0x26ad
 800d04e:	4293      	cmp	r3, r2
 800d050:	d106      	bne.n	800d060 <Control_Handle+0x24>
		//Led_GreenOff();
		//Led_RedOff();
		System_Delay(1000);
 800d052:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800d056:	f000 fcbb 	bl	800d9d0 <System_Delay>
		System_Reset();
 800d05a:	f000 fcc5 	bl	800d9e8 <System_Reset>
 800d05e:	e032      	b.n	800d0c6 <Control_Handle+0x8a>
	}
	/* Handle factory reset command */
	else if (conf.sys.command == CONTROL_FACTORY) {
 800d060:	4b4c      	ldr	r3, [pc, #304]	@ (800d194 <Control_Handle+0x158>)
 800d062:	68db      	ldr	r3, [r3, #12]
 800d064:	f242 2261 	movw	r2, #8801	@ 0x2261
 800d068:	4293      	cmp	r3, r2
 800d06a:	d102      	bne.n	800d072 <Control_Handle+0x36>
		FlashApp_RequestFactorySettings();
 800d06c:	f000 f92c 	bl	800d2c8 <FlashApp_RequestFactorySettings>
 800d070:	e029      	b.n	800d0c6 <Control_Handle+0x8a>
	} else if (conf.sys.command == CONTROL_WDG_LATCH) {
 800d072:	4b48      	ldr	r3, [pc, #288]	@ (800d194 <Control_Handle+0x158>)
 800d074:	68db      	ldr	r3, [r3, #12]
 800d076:	f241 527d 	movw	r2, #5501	@ 0x157d
 800d07a:	4293      	cmp	r3, r2
 800d07c:	d104      	bne.n	800d088 <Control_Handle+0x4c>
		/* The delay below should cause IWDG to restart device */
		System_Delay(4000);
 800d07e:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800d082:	f000 fca5 	bl	800d9d0 <System_Delay>
 800d086:	e01e      	b.n	800d0c6 <Control_Handle+0x8a>
	}
	/* Handle set error command */
	else if (conf.sys.command > CONTROL_ERROR
 800d088:	4b42      	ldr	r3, [pc, #264]	@ (800d194 <Control_Handle+0x158>)
 800d08a:	68db      	ldr	r3, [r3, #12]
 800d08c:	f641 12c8 	movw	r2, #6600	@ 0x19c8
 800d090:	4293      	cmp	r3, r2
 800d092:	d90f      	bls.n	800d0b4 <Control_Handle+0x78>
			&& conf.sys.command < (CONTROL_ERROR + 100)) {
 800d094:	4b3f      	ldr	r3, [pc, #252]	@ (800d194 <Control_Handle+0x158>)
 800d096:	68db      	ldr	r3, [r3, #12]
 800d098:	f641 222b 	movw	r2, #6699	@ 0x1a2b
 800d09c:	4293      	cmp	r3, r2
 800d09e:	d809      	bhi.n	800d0b4 <Control_Handle+0x78>
		cntrl.localError = conf.sys.command - CONTROL_ERROR;
 800d0a0:	4b3c      	ldr	r3, [pc, #240]	@ (800d194 <Control_Handle+0x158>)
 800d0a2:	68db      	ldr	r3, [r3, #12]
 800d0a4:	b29b      	uxth	r3, r3
 800d0a6:	f5a3 53ce 	sub.w	r3, r3, #6592	@ 0x19c0
 800d0aa:	3b08      	subs	r3, #8
 800d0ac:	b29a      	uxth	r2, r3
 800d0ae:	4b3a      	ldr	r3, [pc, #232]	@ (800d198 <Control_Handle+0x15c>)
 800d0b0:	805a      	strh	r2, [r3, #2]
 800d0b2:	e008      	b.n	800d0c6 <Control_Handle+0x8a>
	}
	/* Handle clear error command */
	else if (conf.sys.command == CONTROL_ERROR) {
 800d0b4:	4b37      	ldr	r3, [pc, #220]	@ (800d194 <Control_Handle+0x158>)
 800d0b6:	68db      	ldr	r3, [r3, #12]
 800d0b8:	f641 12c8 	movw	r2, #6600	@ 0x19c8
 800d0bc:	4293      	cmp	r3, r2
 800d0be:	d102      	bne.n	800d0c6 <Control_Handle+0x8a>
		cntrl.localError = 0;
 800d0c0:	4b35      	ldr	r3, [pc, #212]	@ (800d198 <Control_Handle+0x15c>)
 800d0c2:	2200      	movs	r2, #0
 800d0c4:	805a      	strh	r2, [r3, #2]
	}
	/* Testing mode disables setting of modbus address from DIP */
	if (conf.sys.command == CONTROL_TESTING) {
 800d0c6:	4b33      	ldr	r3, [pc, #204]	@ (800d194 <Control_Handle+0x158>)
 800d0c8:	68db      	ldr	r3, [r3, #12]
 800d0ca:	f641 6215 	movw	r2, #7701	@ 0x1e15
 800d0ce:	4293      	cmp	r3, r2
 800d0d0:	d106      	bne.n	800d0e0 <Control_Handle+0xa4>
		SET_BIT(conf.sys.status, STAT_BIT_TESTING);
 800d0d2:	4b30      	ldr	r3, [pc, #192]	@ (800d194 <Control_Handle+0x158>)
 800d0d4:	689b      	ldr	r3, [r3, #8]
 800d0d6:	f043 0302 	orr.w	r3, r3, #2
 800d0da:	4a2e      	ldr	r2, [pc, #184]	@ (800d194 <Control_Handle+0x158>)
 800d0dc:	6093      	str	r3, [r2, #8]
 800d0de:	e00e      	b.n	800d0fe <Control_Handle+0xc2>
	} else {
		CLEAR_BIT(conf.sys.status, STAT_BIT_TESTING);
 800d0e0:	4b2c      	ldr	r3, [pc, #176]	@ (800d194 <Control_Handle+0x158>)
 800d0e2:	689b      	ldr	r3, [r3, #8]
 800d0e4:	f023 0302 	bic.w	r3, r3, #2
 800d0e8:	4a2a      	ldr	r2, [pc, #168]	@ (800d194 <Control_Handle+0x158>)
 800d0ea:	6093      	str	r3, [r2, #8]
		conf.com.mb_address = (conf.sys.io_input & 0x1F) + MODBUS_BASE_ADDRESS;
 800d0ec:	4b29      	ldr	r3, [pc, #164]	@ (800d194 <Control_Handle+0x158>)
 800d0ee:	8a9b      	ldrh	r3, [r3, #20]
 800d0f0:	f003 031f 	and.w	r3, r3, #31
 800d0f4:	b29b      	uxth	r3, r3
 800d0f6:	3320      	adds	r3, #32
 800d0f8:	b29a      	uxth	r2, r3
 800d0fa:	4b26      	ldr	r3, [pc, #152]	@ (800d194 <Control_Handle+0x158>)
 800d0fc:	879a      	strh	r2, [r3, #60]	@ 0x3c
	}

	/* Error flag of status register */
	if (cntrl.localError != 0 || (conf.sys.status & (0x300F0)) != 0) {
 800d0fe:	4b26      	ldr	r3, [pc, #152]	@ (800d198 <Control_Handle+0x15c>)
 800d100:	885b      	ldrh	r3, [r3, #2]
 800d102:	2b00      	cmp	r3, #0
 800d104:	d105      	bne.n	800d112 <Control_Handle+0xd6>
 800d106:	4b23      	ldr	r3, [pc, #140]	@ (800d194 <Control_Handle+0x158>)
 800d108:	689a      	ldr	r2, [r3, #8]
 800d10a:	4b24      	ldr	r3, [pc, #144]	@ (800d19c <Control_Handle+0x160>)
 800d10c:	4013      	ands	r3, r2
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d006      	beq.n	800d120 <Control_Handle+0xe4>
		SET_BIT(conf.sys.status, STAT_BIT_ERROR);
 800d112:	4b20      	ldr	r3, [pc, #128]	@ (800d194 <Control_Handle+0x158>)
 800d114:	689b      	ldr	r3, [r3, #8]
 800d116:	f043 0301 	orr.w	r3, r3, #1
 800d11a:	4a1e      	ldr	r2, [pc, #120]	@ (800d194 <Control_Handle+0x158>)
 800d11c:	6093      	str	r3, [r2, #8]
 800d11e:	e005      	b.n	800d12c <Control_Handle+0xf0>
	} else {
		CLEAR_BIT(conf.sys.status, STAT_BIT_ERROR);
 800d120:	4b1c      	ldr	r3, [pc, #112]	@ (800d194 <Control_Handle+0x158>)
 800d122:	689b      	ldr	r3, [r3, #8]
 800d124:	f023 0301 	bic.w	r3, r3, #1
 800d128:	4a1a      	ldr	r2, [pc, #104]	@ (800d194 <Control_Handle+0x158>)
 800d12a:	6093      	str	r3, [r2, #8]
	}

	/* Led blinking according to status flag */
	if (cntrl.count % LED_PERIOD == 0) {
 800d12c:	4b1a      	ldr	r3, [pc, #104]	@ (800d198 <Control_Handle+0x15c>)
 800d12e:	6899      	ldr	r1, [r3, #8]
 800d130:	4b1b      	ldr	r3, [pc, #108]	@ (800d1a0 <Control_Handle+0x164>)
 800d132:	fba3 2301 	umull	r2, r3, r3, r1
 800d136:	091a      	lsrs	r2, r3, #4
 800d138:	4613      	mov	r3, r2
 800d13a:	009b      	lsls	r3, r3, #2
 800d13c:	4413      	add	r3, r2
 800d13e:	009b      	lsls	r3, r3, #2
 800d140:	1aca      	subs	r2, r1, r3
 800d142:	2a00      	cmp	r2, #0
 800d144:	d104      	bne.n	800d150 <Control_Handle+0x114>
		if (conf.sys.status & STAT_BIT_ERROR) {
 800d146:	4b13      	ldr	r3, [pc, #76]	@ (800d194 <Control_Handle+0x158>)
 800d148:	689b      	ldr	r3, [r3, #8]
 800d14a:	f003 0301 	and.w	r3, r3, #1
 800d14e:	2b00      	cmp	r3, #0
	} else if (cntrl.count % LED_PERIOD == LED_BLINK) {
		//Led_GreenOff();
		//Led_RedOff();
	}

	if (HAL_GetTick() > cntrl.prevTick) {
 800d150:	f002 fd88 	bl	800fc64 <HAL_GetTick>
 800d154:	4602      	mov	r2, r0
 800d156:	4b10      	ldr	r3, [pc, #64]	@ (800d198 <Control_Handle+0x15c>)
 800d158:	685b      	ldr	r3, [r3, #4]
 800d15a:	429a      	cmp	r2, r3
 800d15c:	d90a      	bls.n	800d174 <Control_Handle+0x138>
		cntrl.prevTick += 1000;
 800d15e:	4b0e      	ldr	r3, [pc, #56]	@ (800d198 <Control_Handle+0x15c>)
 800d160:	685b      	ldr	r3, [r3, #4]
 800d162:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800d166:	4a0c      	ldr	r2, [pc, #48]	@ (800d198 <Control_Handle+0x15c>)
 800d168:	6053      	str	r3, [r2, #4]
		conf.sys.uptime += 1;
 800d16a:	4b0a      	ldr	r3, [pc, #40]	@ (800d194 <Control_Handle+0x158>)
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	3301      	adds	r3, #1
 800d170:	4a08      	ldr	r2, [pc, #32]	@ (800d194 <Control_Handle+0x158>)
 800d172:	6013      	str	r3, [r2, #0]
	}

	/* Store previous command */
	cntrl.prevCmd = conf.sys.command;
 800d174:	4b07      	ldr	r3, [pc, #28]	@ (800d194 <Control_Handle+0x158>)
 800d176:	68db      	ldr	r3, [r3, #12]
 800d178:	b29a      	uxth	r2, r3
 800d17a:	4b07      	ldr	r3, [pc, #28]	@ (800d198 <Control_Handle+0x15c>)
 800d17c:	801a      	strh	r2, [r3, #0]
	cntrl.count++;
 800d17e:	4b06      	ldr	r3, [pc, #24]	@ (800d198 <Control_Handle+0x15c>)
 800d180:	689b      	ldr	r3, [r3, #8]
 800d182:	3301      	adds	r3, #1
 800d184:	4a04      	ldr	r2, [pc, #16]	@ (800d198 <Control_Handle+0x15c>)
 800d186:	6093      	str	r3, [r2, #8]

	return ret;
 800d188:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d18c:	4618      	mov	r0, r3
 800d18e:	3708      	adds	r7, #8
 800d190:	46bd      	mov	sp, r7
 800d192:	bd80      	pop	{r7, pc}
 800d194:	2000054c 	.word	0x2000054c
 800d198:	200000fc 	.word	0x200000fc
 800d19c:	000300f0 	.word	0x000300f0
 800d1a0:	cccccccd 	.word	0xcccccccd

0800d1a4 <FlashApp_Init>:
/* Private variables ---------------------------------------------------------*/
/* Public variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions -----------------------------------------------------------------*/

Status_t FlashApp_Init(void) {
 800d1a4:	b580      	push	{r7, lr}
 800d1a6:	b082      	sub	sp, #8
 800d1a8:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	80fb      	strh	r3, [r7, #6]

	/* Initialize flash configuration */
	FlashConf_Init();
 800d1ae:	f000 f89d 	bl	800d2ec <FlashConf_Init>

	/* Read configuration - first attempt */
	ret = FlashConf_Load();
 800d1b2:	f000 f8a9 	bl	800d308 <FlashConf_Load>
 800d1b6:	4603      	mov	r3, r0
 800d1b8:	80fb      	strh	r3, [r7, #6]

	if (ret == STATUS_OK) {
 800d1ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d003      	beq.n	800d1ca <FlashApp_Init+0x26>
		/* We have configuration */
	} else {
		/* No success in reading configuration, we store the default values*/
		ret = FlashConf_Store();
 800d1c2:	f000 f8df 	bl	800d384 <FlashConf_Store>
 800d1c6:	4603      	mov	r3, r0
 800d1c8:	80fb      	strh	r3, [r7, #6]
	}

	/* FIXME: temporary disabled calibration */
//  Calib_Init();
	return ret;
 800d1ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	3708      	adds	r7, #8
 800d1d2:	46bd      	mov	sp, r7
 800d1d4:	bd80      	pop	{r7, pc}
	...

0800d1d8 <FlashApp_Handle>:

Status_t FlashApp_Handle(void) {
 800d1d8:	b580      	push	{r7, lr}
 800d1da:	b082      	sub	sp, #8
 800d1dc:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d1de:	2300      	movs	r3, #0
 800d1e0:	80fb      	strh	r3, [r7, #6]

	/* Configuration requested, set dead time */
	if (flashApp.config) {
 800d1e2:	4b2b      	ldr	r3, [pc, #172]	@ (800d290 <FlashApp_Handle+0xb8>)
 800d1e4:	781b      	ldrb	r3, [r3, #0]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d014      	beq.n	800d214 <FlashApp_Handle+0x3c>
		flashApp.config = 0;
 800d1ea:	4b29      	ldr	r3, [pc, #164]	@ (800d290 <FlashApp_Handle+0xb8>)
 800d1ec:	2200      	movs	r2, #0
 800d1ee:	701a      	strb	r2, [r3, #0]
		flashApp.tick = HAL_GetTick() + CONFIG_DEAD_TIME;
 800d1f0:	f002 fd38 	bl	800fc64 <HAL_GetTick>
 800d1f4:	4603      	mov	r3, r0
 800d1f6:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 800d1fa:	4a25      	ldr	r2, [pc, #148]	@ (800d290 <FlashApp_Handle+0xb8>)
 800d1fc:	6053      	str	r3, [r2, #4]
		flashApp.tick = (flashApp.tick == 0) ? (UINT32_MAX) : (flashApp.tick);
 800d1fe:	4b24      	ldr	r3, [pc, #144]	@ (800d290 <FlashApp_Handle+0xb8>)
 800d200:	685b      	ldr	r3, [r3, #4]
 800d202:	2b00      	cmp	r3, #0
 800d204:	d002      	beq.n	800d20c <FlashApp_Handle+0x34>
 800d206:	4b22      	ldr	r3, [pc, #136]	@ (800d290 <FlashApp_Handle+0xb8>)
 800d208:	685b      	ldr	r3, [r3, #4]
 800d20a:	e001      	b.n	800d210 <FlashApp_Handle+0x38>
 800d20c:	f04f 33ff 	mov.w	r3, #4294967295
 800d210:	4a1f      	ldr	r2, [pc, #124]	@ (800d290 <FlashApp_Handle+0xb8>)
 800d212:	6053      	str	r3, [r2, #4]
	}

	/* If factory reset was requested */
	if (flashApp.reset == FACTORY_CONFIG) {
 800d214:	4b1e      	ldr	r3, [pc, #120]	@ (800d290 <FlashApp_Handle+0xb8>)
 800d216:	785b      	ldrb	r3, [r3, #1]
 800d218:	2b01      	cmp	r3, #1
 800d21a:	d114      	bne.n	800d246 <FlashApp_Handle+0x6e>
		/* Load default factory settings */
		RegMap_RestoreFactoryValues();
 800d21c:	f000 fb12 	bl	800d844 <RegMap_RestoreFactoryValues>

		/* Request immediate storage and reset */
		flashApp.reset = FACTORY_RESET;
 800d220:	4b1b      	ldr	r3, [pc, #108]	@ (800d290 <FlashApp_Handle+0xb8>)
 800d222:	2202      	movs	r2, #2
 800d224:	705a      	strb	r2, [r3, #1]
		flashApp.tick = HAL_GetTick();
 800d226:	f002 fd1d 	bl	800fc64 <HAL_GetTick>
 800d22a:	4603      	mov	r3, r0
 800d22c:	4a18      	ldr	r2, [pc, #96]	@ (800d290 <FlashApp_Handle+0xb8>)
 800d22e:	6053      	str	r3, [r2, #4]
		flashApp.tick = (flashApp.tick == 0) ? (UINT32_MAX) : (flashApp.tick);
 800d230:	4b17      	ldr	r3, [pc, #92]	@ (800d290 <FlashApp_Handle+0xb8>)
 800d232:	685b      	ldr	r3, [r3, #4]
 800d234:	2b00      	cmp	r3, #0
 800d236:	d002      	beq.n	800d23e <FlashApp_Handle+0x66>
 800d238:	4b15      	ldr	r3, [pc, #84]	@ (800d290 <FlashApp_Handle+0xb8>)
 800d23a:	685b      	ldr	r3, [r3, #4]
 800d23c:	e001      	b.n	800d242 <FlashApp_Handle+0x6a>
 800d23e:	f04f 33ff 	mov.w	r3, #4294967295
 800d242:	4a13      	ldr	r2, [pc, #76]	@ (800d290 <FlashApp_Handle+0xb8>)
 800d244:	6053      	str	r3, [r2, #4]
	}

	/* Wait on tick expire */
	if (flashApp.tick != 0 && TICK_EXPIRED(flashApp.tick)) {
 800d246:	4b12      	ldr	r3, [pc, #72]	@ (800d290 <FlashApp_Handle+0xb8>)
 800d248:	685b      	ldr	r3, [r3, #4]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d01a      	beq.n	800d284 <FlashApp_Handle+0xac>
 800d24e:	f002 fd09 	bl	800fc64 <HAL_GetTick>
 800d252:	4602      	mov	r2, r0
 800d254:	4b0e      	ldr	r3, [pc, #56]	@ (800d290 <FlashApp_Handle+0xb8>)
 800d256:	685b      	ldr	r3, [r3, #4]
 800d258:	1ad3      	subs	r3, r2, r3
 800d25a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800d25e:	4293      	cmp	r3, r2
 800d260:	d210      	bcs.n	800d284 <FlashApp_Handle+0xac>
		/* Clear tick to prevent tick expire false events */
		flashApp.tick = 0;
 800d262:	4b0b      	ldr	r3, [pc, #44]	@ (800d290 <FlashApp_Handle+0xb8>)
 800d264:	2200      	movs	r2, #0
 800d266:	605a      	str	r2, [r3, #4]

		/* Write non-volatile registers to external Flash */
		ret = FlashConf_Store();
 800d268:	f000 f88c 	bl	800d384 <FlashConf_Store>
 800d26c:	4603      	mov	r3, r0
 800d26e:	80fb      	strh	r3, [r7, #6]

		/* System reset */
		if (flashApp.reset == FACTORY_RESET) {
 800d270:	4b07      	ldr	r3, [pc, #28]	@ (800d290 <FlashApp_Handle+0xb8>)
 800d272:	785b      	ldrb	r3, [r3, #1]
 800d274:	2b02      	cmp	r3, #2
 800d276:	d105      	bne.n	800d284 <FlashApp_Handle+0xac>
			HAL_Delay(1000);
 800d278:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800d27c:	f002 fcfe 	bl	800fc7c <HAL_Delay>
			System_Reset();
 800d280:	f000 fbb2 	bl	800d9e8 <System_Reset>
		}
	}

	/* FIXME: temporary disabled calibration */
//  Calib_Write();
	return ret;
 800d284:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d288:	4618      	mov	r0, r3
 800d28a:	3708      	adds	r7, #8
 800d28c:	46bd      	mov	sp, r7
 800d28e:	bd80      	pop	{r7, pc}
 800d290:	20000108 	.word	0x20000108

0800d294 <FlashApp_RequestConfStorage>:
	HAL_Delay(100);

	return ret;
}

Status_t FlashApp_RequestConfStorage(void) {
 800d294:	b480      	push	{r7}
 800d296:	b083      	sub	sp, #12
 800d298:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d29a:	2300      	movs	r3, #0
 800d29c:	80fb      	strh	r3, [r7, #6]

	/* Do not store to flash in testing mode */
	if (!(conf.sys.status & STAT_BIT_TESTING)) {
 800d29e:	4b08      	ldr	r3, [pc, #32]	@ (800d2c0 <FlashApp_RequestConfStorage+0x2c>)
 800d2a0:	689b      	ldr	r3, [r3, #8]
 800d2a2:	f003 0302 	and.w	r3, r3, #2
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d102      	bne.n	800d2b0 <FlashApp_RequestConfStorage+0x1c>
		flashApp.config = CONFIG_STORE;
 800d2aa:	4b06      	ldr	r3, [pc, #24]	@ (800d2c4 <FlashApp_RequestConfStorage+0x30>)
 800d2ac:	2201      	movs	r2, #1
 800d2ae:	701a      	strb	r2, [r3, #0]
	}

	return ret;
 800d2b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d2b4:	4618      	mov	r0, r3
 800d2b6:	370c      	adds	r7, #12
 800d2b8:	46bd      	mov	sp, r7
 800d2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2be:	4770      	bx	lr
 800d2c0:	2000054c 	.word	0x2000054c
 800d2c4:	20000108 	.word	0x20000108

0800d2c8 <FlashApp_RequestFactorySettings>:

Status_t FlashApp_RequestFactorySettings(void) {
 800d2c8:	b480      	push	{r7}
 800d2ca:	b083      	sub	sp, #12
 800d2cc:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	80fb      	strh	r3, [r7, #6]

	flashApp.reset = FACTORY_CONFIG;
 800d2d2:	4b05      	ldr	r3, [pc, #20]	@ (800d2e8 <FlashApp_RequestFactorySettings+0x20>)
 800d2d4:	2201      	movs	r2, #1
 800d2d6:	705a      	strb	r2, [r3, #1]

	return ret;
 800d2d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d2dc:	4618      	mov	r0, r3
 800d2de:	370c      	adds	r7, #12
 800d2e0:	46bd      	mov	sp, r7
 800d2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e6:	4770      	bx	lr
 800d2e8:	20000108 	.word	0x20000108

0800d2ec <FlashConf_Init>:

Status_t FlashConf_EraseBlock(uint32_t address);

/* Functions -----------------------------------------------------------------*/

Status_t FlashConf_Init(void) {
 800d2ec:	b480      	push	{r7}
 800d2ee:	b083      	sub	sp, #12
 800d2f0:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	80fb      	strh	r3, [r7, #6]

	return ret;
 800d2f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	370c      	adds	r7, #12
 800d2fe:	46bd      	mov	sp, r7
 800d300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d304:	4770      	bx	lr
	...

0800d308 <FlashConf_Load>:

Status_t FlashConf_Load(void) {
 800d308:	b580      	push	{r7, lr}
 800d30a:	b082      	sub	sp, #8
 800d30c:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d30e:	2300      	movs	r3, #0
 800d310:	80fb      	strh	r3, [r7, #6]

	/* Read headers */
	ret = FlashConf_FindEntry();
 800d312:	f000 f87f 	bl	800d414 <FlashConf_FindEntry>
 800d316:	4603      	mov	r3, r0
 800d318:	80fb      	strh	r3, [r7, #6]

	if (ret == STATUS_OK) {
 800d31a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d11d      	bne.n	800d35e <FlashConf_Load+0x56>
		/* Read main configuration */
		ret = FlashConf_Read(flCo.configAddr);
 800d322:	4b15      	ldr	r3, [pc, #84]	@ (800d378 <FlashConf_Load+0x70>)
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	4618      	mov	r0, r3
 800d328:	f000 f9b2 	bl	800d690 <FlashConf_Read>
 800d32c:	4603      	mov	r3, r0
 800d32e:	80fb      	strh	r3, [r7, #6]

		if (ret == STATUS_ERROR) {
 800d330:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d334:	2b01      	cmp	r3, #1
 800d336:	d106      	bne.n	800d346 <FlashConf_Load+0x3e>
			/* Read backup configuration */
			ret = FlashConf_Read(flCo.backupAddr);
 800d338:	4b0f      	ldr	r3, [pc, #60]	@ (800d378 <FlashConf_Load+0x70>)
 800d33a:	685b      	ldr	r3, [r3, #4]
 800d33c:	4618      	mov	r0, r3
 800d33e:	f000 f9a7 	bl	800d690 <FlashConf_Read>
 800d342:	4603      	mov	r3, r0
 800d344:	80fb      	strh	r3, [r7, #6]
		}

		if (ret == STATUS_OK) {
 800d346:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d109      	bne.n	800d362 <FlashConf_Load+0x5a>
			/* Configuration have been read successfully */
			/* Parse and apply config data */
			Config_ReadStream(flCo.data.data,
					flCo.data.header.completeSize - sizeof(FlashConf_Header_t)
 800d34e:	4b0a      	ldr	r3, [pc, #40]	@ (800d378 <FlashConf_Load+0x70>)
 800d350:	691b      	ldr	r3, [r3, #16]
			Config_ReadStream(flCo.data.data,
 800d352:	3b14      	subs	r3, #20
 800d354:	4619      	mov	r1, r3
 800d356:	4809      	ldr	r0, [pc, #36]	@ (800d37c <FlashConf_Load+0x74>)
 800d358:	f7ff fda0 	bl	800ce9c <Config_ReadStream>
 800d35c:	e001      	b.n	800d362 <FlashConf_Load+0x5a>
							- sizeof(FLASH_KEY));
		}
	} else {
		/* No configuration found */
		ret = STATUS_ERROR;
 800d35e:	2301      	movs	r3, #1
 800d360:	80fb      	strh	r3, [r7, #6]
	}

	conf.dbg.writes_conf = flCo.data.header.writes;
 800d362:	4b05      	ldr	r3, [pc, #20]	@ (800d378 <FlashConf_Load+0x70>)
 800d364:	68db      	ldr	r3, [r3, #12]
 800d366:	4a06      	ldr	r2, [pc, #24]	@ (800d380 <FlashConf_Load+0x78>)
 800d368:	6553      	str	r3, [r2, #84]	@ 0x54

	return ret;
 800d36a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d36e:	4618      	mov	r0, r3
 800d370:	3708      	adds	r7, #8
 800d372:	46bd      	mov	sp, r7
 800d374:	bd80      	pop	{r7, pc}
 800d376:	bf00      	nop
 800d378:	20000110 	.word	0x20000110
 800d37c:	20000128 	.word	0x20000128
 800d380:	2000054c 	.word	0x2000054c

0800d384 <FlashConf_Store>:

Status_t FlashConf_Store(void) {
 800d384:	b580      	push	{r7, lr}
 800d386:	b082      	sub	sp, #8
 800d388:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d38a:	2300      	movs	r3, #0
 800d38c:	80fb      	strh	r3, [r7, #6]
	uint32_t length = 0;
 800d38e:	2300      	movs	r3, #0
 800d390:	603b      	str	r3, [r7, #0]

	/* Create config data to write*/
	ret = Config_FillStream(flCo.data.data, &length, FLASH_CONF_SIZE - 4);
 800d392:	463b      	mov	r3, r7
 800d394:	f44f 727f 	mov.w	r2, #1020	@ 0x3fc
 800d398:	4619      	mov	r1, r3
 800d39a:	481a      	ldr	r0, [pc, #104]	@ (800d404 <FlashConf_Store+0x80>)
 800d39c:	f7ff fdea 	bl	800cf74 <Config_FillStream>
 800d3a0:	4603      	mov	r3, r0
 800d3a2:	80fb      	strh	r3, [r7, #6]

	memcpy(flCo.data.data + length, &FLASH_KEY, sizeof(FLASH_KEY));
 800d3a4:	683b      	ldr	r3, [r7, #0]
 800d3a6:	4a17      	ldr	r2, [pc, #92]	@ (800d404 <FlashConf_Store+0x80>)
 800d3a8:	4413      	add	r3, r2
 800d3aa:	4a17      	ldr	r2, [pc, #92]	@ (800d408 <FlashConf_Store+0x84>)
 800d3ac:	601a      	str	r2, [r3, #0]

	flCo.data.header.completeSize = length + sizeof(FLASH_KEY)
			+ sizeof(FlashConf_Header_t);
 800d3ae:	683b      	ldr	r3, [r7, #0]
 800d3b0:	3314      	adds	r3, #20
	flCo.data.header.completeSize = length + sizeof(FLASH_KEY)
 800d3b2:	4a16      	ldr	r2, [pc, #88]	@ (800d40c <FlashConf_Store+0x88>)
 800d3b4:	6113      	str	r3, [r2, #16]
	flCo.data.header.reserved = FLASH_KEY;
 800d3b6:	4a14      	ldr	r2, [pc, #80]	@ (800d408 <FlashConf_Store+0x84>)
 800d3b8:	4b14      	ldr	r3, [pc, #80]	@ (800d40c <FlashConf_Store+0x88>)
 800d3ba:	615a      	str	r2, [r3, #20]

	/* Write config data into flash */
	ret += FlashConf_Write();
 800d3bc:	f000 f9ac 	bl	800d718 <FlashConf_Write>
 800d3c0:	4603      	mov	r3, r0
 800d3c2:	b29a      	uxth	r2, r3
 800d3c4:	88fb      	ldrh	r3, [r7, #6]
 800d3c6:	4413      	add	r3, r2
 800d3c8:	b29b      	uxth	r3, r3
 800d3ca:	80fb      	strh	r3, [r7, #6]

	conf.dbg.writes_conf = flCo.data.header.writes;
 800d3cc:	4b0f      	ldr	r3, [pc, #60]	@ (800d40c <FlashConf_Store+0x88>)
 800d3ce:	68db      	ldr	r3, [r3, #12]
 800d3d0:	4a0f      	ldr	r2, [pc, #60]	@ (800d410 <FlashConf_Store+0x8c>)
 800d3d2:	6553      	str	r3, [r2, #84]	@ 0x54

	if (ret == STATUS_OK) {
 800d3d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d106      	bne.n	800d3ea <FlashConf_Store+0x66>
		CLEAR_BIT(conf.sys.status, STAT_BIT_CONFIG_FLASH);
 800d3dc:	4b0c      	ldr	r3, [pc, #48]	@ (800d410 <FlashConf_Store+0x8c>)
 800d3de:	689b      	ldr	r3, [r3, #8]
 800d3e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d3e4:	4a0a      	ldr	r2, [pc, #40]	@ (800d410 <FlashConf_Store+0x8c>)
 800d3e6:	6093      	str	r3, [r2, #8]
 800d3e8:	e005      	b.n	800d3f6 <FlashConf_Store+0x72>
	} else {
		SET_BIT(conf.sys.status, STAT_BIT_CONFIG_FLASH);
 800d3ea:	4b09      	ldr	r3, [pc, #36]	@ (800d410 <FlashConf_Store+0x8c>)
 800d3ec:	689b      	ldr	r3, [r3, #8]
 800d3ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d3f2:	4a07      	ldr	r2, [pc, #28]	@ (800d410 <FlashConf_Store+0x8c>)
 800d3f4:	6093      	str	r3, [r2, #8]
	}

	return ret;
 800d3f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	3708      	adds	r7, #8
 800d3fe:	46bd      	mov	sp, r7
 800d400:	bd80      	pop	{r7, pc}
 800d402:	bf00      	nop
 800d404:	20000128 	.word	0x20000128
 800d408:	deadbeef 	.word	0xdeadbeef
 800d40c:	20000110 	.word	0x20000110
 800d410:	2000054c 	.word	0x2000054c

0800d414 <FlashConf_FindEntry>:
	return ret;
}

/* Private Functions ---------------------------------------------------------*/

Status_t FlashConf_FindEntry(void) {
 800d414:	b590      	push	{r4, r7, lr}
 800d416:	b085      	sub	sp, #20
 800d418:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d41a:	2300      	movs	r3, #0
 800d41c:	81fb      	strh	r3, [r7, #14]
	uint32_t lastHeaderFound = 0;
 800d41e:	2300      	movs	r3, #0
 800d420:	60bb      	str	r3, [r7, #8]
	uint32_t address;

	/* Initial values */
	flCo.data.header.addressNext = FLASH_CONF_ADDR_START;
 800d422:	4a8c      	ldr	r2, [pc, #560]	@ (800d654 <FlashConf_FindEntry+0x240>)
 800d424:	4b8c      	ldr	r3, [pc, #560]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d426:	609a      	str	r2, [r3, #8]
	flCo.data.header.writes = 1;
 800d428:	4b8b      	ldr	r3, [pc, #556]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d42a:	2201      	movs	r2, #1
 800d42c:	60da      	str	r2, [r3, #12]
	flCo.data.header.completeSize = sizeof(FlashConf_Header_t);
 800d42e:	4b8a      	ldr	r3, [pc, #552]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d430:	2210      	movs	r2, #16
 800d432:	611a      	str	r2, [r3, #16]
	flCo.data.header.reserved = sizeof(FlashConf_Header_t);
 800d434:	4b88      	ldr	r3, [pc, #544]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d436:	2210      	movs	r2, #16
 800d438:	615a      	str	r2, [r3, #20]
	flCo.invalidAddress = -1;
 800d43a:	4b87      	ldr	r3, [pc, #540]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d43c:	f04f 32ff 	mov.w	r2, #4294967295
 800d440:	f8c3 2438 	str.w	r2, [r3, #1080]	@ 0x438
	flCo.configAddr = FLASH_CONF_ADDR_START;
 800d444:	4a83      	ldr	r2, [pc, #524]	@ (800d654 <FlashConf_FindEntry+0x240>)
 800d446:	4b84      	ldr	r3, [pc, #528]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d448:	601a      	str	r2, [r3, #0]
	flCo.backupAddr = FLASH_CONF_ADDR_START;
 800d44a:	4a82      	ldr	r2, [pc, #520]	@ (800d654 <FlashConf_FindEntry+0x240>)
 800d44c:	4b82      	ldr	r3, [pc, #520]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d44e:	605a      	str	r2, [r3, #4]

	address = FLASH_CONF_ADDR_START;
 800d450:	4b80      	ldr	r3, [pc, #512]	@ (800d654 <FlashConf_FindEntry+0x240>)
 800d452:	607b      	str	r3, [r7, #4]

	/* Find first sector with non-empty values*/
	while ((address < FLASH_CONF_ADDR_END) && (lastHeaderFound == 0)) {
 800d454:	e02c      	b.n	800d4b0 <FlashConf_FindEntry+0x9c>
		/* Read header into temp */
		memcpy(&flCo.tempHead, (uint8_t*) address, sizeof(FlashConf_Header_t));
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	2210      	movs	r2, #16
 800d45a:	4619      	mov	r1, r3
 800d45c:	487f      	ldr	r0, [pc, #508]	@ (800d65c <FlashConf_FindEntry+0x248>)
 800d45e:	f008 f961 	bl	8015724 <memcpy>

		if (flCo.tempHead.addressNext == 0 && flCo.tempHead.completeSize == 0
 800d462:	4b7d      	ldr	r3, [pc, #500]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d464:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d114      	bne.n	800d496 <FlashConf_FindEntry+0x82>
 800d46c:	4b7a      	ldr	r3, [pc, #488]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d46e:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 800d472:	2b00      	cmp	r3, #0
 800d474:	d10f      	bne.n	800d496 <FlashConf_FindEntry+0x82>
				&& flCo.tempHead.reserved != FLASH_KEY) {
 800d476:	4b78      	ldr	r3, [pc, #480]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d478:	f8d3 3424 	ldr.w	r3, [r3, #1060]	@ 0x424
 800d47c:	4a78      	ldr	r2, [pc, #480]	@ (800d660 <FlashConf_FindEntry+0x24c>)
 800d47e:	4293      	cmp	r3, r2
 800d480:	d009      	beq.n	800d496 <FlashConf_FindEntry+0x82>
			/* We can erase sector of backup */
			ret = FlashConf_EraseBlock(address);
 800d482:	6878      	ldr	r0, [r7, #4]
 800d484:	f000 f8f0 	bl	800d668 <FlashConf_EraseBlock>
 800d488:	4603      	mov	r3, r0
 800d48a:	81fb      	strh	r3, [r7, #14]

			/* Jump to next sector */
			address += FLASH_MEM_BLOCK_SIZE;
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d492:	607b      	str	r3, [r7, #4]
 800d494:	e00c      	b.n	800d4b0 <FlashConf_FindEntry+0x9c>
		} else if (flCo.tempHead.addressNext != FLASH_EMPTY_VALUE) {
 800d496:	4b70      	ldr	r3, [pc, #448]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d498:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 800d49c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4a0:	d002      	beq.n	800d4a8 <FlashConf_FindEntry+0x94>
			/* We reached an empty value, so the previous value is final */
			lastHeaderFound = 1;
 800d4a2:	2301      	movs	r3, #1
 800d4a4:	60bb      	str	r3, [r7, #8]
 800d4a6:	e003      	b.n	800d4b0 <FlashConf_FindEntry+0x9c>
		} else {
			/* Jump to next sector */
			address += FLASH_MEM_BLOCK_SIZE;
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d4ae:	607b      	str	r3, [r7, #4]
	while ((address < FLASH_CONF_ADDR_END) && (lastHeaderFound == 0)) {
 800d4b0:	4a68      	ldr	r2, [pc, #416]	@ (800d654 <FlashConf_FindEntry+0x240>)
 800d4b2:	4b6c      	ldr	r3, [pc, #432]	@ (800d664 <FlashConf_FindEntry+0x250>)
 800d4b4:	4413      	add	r3, r2
 800d4b6:	687a      	ldr	r2, [r7, #4]
 800d4b8:	429a      	cmp	r2, r3
 800d4ba:	d202      	bcs.n	800d4c2 <FlashConf_FindEntry+0xae>
 800d4bc:	68bb      	ldr	r3, [r7, #8]
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d0c9      	beq.n	800d456 <FlashConf_FindEntry+0x42>
		}
	}

	/* Nothing found in flash */
	if (address == FLASH_CONF_ADDR_END) {
 800d4c2:	4a64      	ldr	r2, [pc, #400]	@ (800d654 <FlashConf_FindEntry+0x240>)
 800d4c4:	4b67      	ldr	r3, [pc, #412]	@ (800d664 <FlashConf_FindEntry+0x250>)
 800d4c6:	4413      	add	r3, r2
 800d4c8:	687a      	ldr	r2, [r7, #4]
 800d4ca:	429a      	cmp	r2, r3
 800d4cc:	d102      	bne.n	800d4d4 <FlashConf_FindEntry+0xc0>
		ret = STATUS_ERROR;
 800d4ce:	2301      	movs	r3, #1
 800d4d0:	81fb      	strh	r3, [r7, #14]
 800d4d2:	e0a2      	b.n	800d61a <FlashConf_FindEntry+0x206>
	} else {
		ret = STATUS_OK;
 800d4d4:	2300      	movs	r3, #0
 800d4d6:	81fb      	strh	r3, [r7, #14]
		lastHeaderFound = 0;
 800d4d8:	2300      	movs	r3, #0
 800d4da:	60bb      	str	r3, [r7, #8]

		/* Go through chain list until last non-empty value is found */
		while ((address < FLASH_CONF_ADDR_END) && (lastHeaderFound == 0)) {
 800d4dc:	e093      	b.n	800d606 <FlashConf_FindEntry+0x1f2>
			/* Read header into temp */
			memcpy((uint8_t*) &flCo.tempHead, (uint8_t*) address,
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	2210      	movs	r2, #16
 800d4e2:	4619      	mov	r1, r3
 800d4e4:	485d      	ldr	r0, [pc, #372]	@ (800d65c <FlashConf_FindEntry+0x248>)
 800d4e6:	f008 f91d 	bl	8015724 <memcpy>
					sizeof(FlashConf_Header_t));

			if (flCo.tempHead.addressNext == FLASH_EMPTY_VALUE) {
 800d4ea:	4b5b      	ldr	r3, [pc, #364]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d4ec:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 800d4f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4f4:	d12d      	bne.n	800d552 <FlashConf_FindEntry+0x13e>
				/* We reached an empty value, try to read next beginning of sector */

				/* This entry is the first */
				if (flCo.configAddr == FLASH_CONF_ADDR_START
 800d4f6:	4b58      	ldr	r3, [pc, #352]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	4a56      	ldr	r2, [pc, #344]	@ (800d654 <FlashConf_FindEntry+0x240>)
 800d4fc:	4293      	cmp	r3, r2
 800d4fe:	d10b      	bne.n	800d518 <FlashConf_FindEntry+0x104>
						&& flCo.backupAddr == FLASH_CONF_ADDR_START) {
 800d500:	4b55      	ldr	r3, [pc, #340]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d502:	685b      	ldr	r3, [r3, #4]
 800d504:	4a53      	ldr	r2, [pc, #332]	@ (800d654 <FlashConf_FindEntry+0x240>)
 800d506:	4293      	cmp	r3, r2
 800d508:	d106      	bne.n	800d518 <FlashConf_FindEntry+0x104>
					/* Try the last sector */
					address = FLASH_CONF_ADDR_END - FLASH_MEM_BLOCK_SIZE;
 800d50a:	4a56      	ldr	r2, [pc, #344]	@ (800d664 <FlashConf_FindEntry+0x250>)
 800d50c:	4b51      	ldr	r3, [pc, #324]	@ (800d654 <FlashConf_FindEntry+0x240>)
 800d50e:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 800d512:	4413      	add	r3, r2
 800d514:	607b      	str	r3, [r7, #4]
 800d516:	e016      	b.n	800d546 <FlashConf_FindEntry+0x132>
				}
				/* Jump to the beginning of sector */
				else if ((address % FLASH_MEM_BLOCK_SIZE)
						>= FLASH_MEM_BLOCK_SIZE / 2) // address & (FLASH_MEM_BLOCK_SIZE - 1) &&
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
				else if ((address % FLASH_MEM_BLOCK_SIZE)
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d011      	beq.n	800d546 <FlashConf_FindEntry+0x132>
								{
					address &= ~(FLASH_MEM_BLOCK_SIZE - 1);
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800d528:	f023 0307 	bic.w	r3, r3, #7
 800d52c:	607b      	str	r3, [r7, #4]
					address += (FLASH_MEM_BLOCK_SIZE);
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d534:	607b      	str	r3, [r7, #4]

					/* Wrap around the config space */
					if (address == FLASH_CONF_ADDR_END) {
 800d536:	4a47      	ldr	r2, [pc, #284]	@ (800d654 <FlashConf_FindEntry+0x240>)
 800d538:	4b4a      	ldr	r3, [pc, #296]	@ (800d664 <FlashConf_FindEntry+0x250>)
 800d53a:	4413      	add	r3, r2
 800d53c:	687a      	ldr	r2, [r7, #4]
 800d53e:	429a      	cmp	r2, r3
 800d540:	d101      	bne.n	800d546 <FlashConf_FindEntry+0x132>
						address = FLASH_CONF_ADDR_START;
 800d542:	4b44      	ldr	r3, [pc, #272]	@ (800d654 <FlashConf_FindEntry+0x240>)
 800d544:	607b      	str	r3, [r7, #4]
					}
				}

				/* Read header into temporary storage */
				memcpy((uint8_t*) &flCo.tempHead, (uint8_t*) address,
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	2210      	movs	r2, #16
 800d54a:	4619      	mov	r1, r3
 800d54c:	4843      	ldr	r0, [pc, #268]	@ (800d65c <FlashConf_FindEntry+0x248>)
 800d54e:	f008 f8e9 	bl	8015724 <memcpy>
						sizeof(FlashConf_Header_t));
			}

			/* Still empty value */
			if (flCo.tempHead.addressNext == FLASH_EMPTY_VALUE) {
 800d552:	4b41      	ldr	r3, [pc, #260]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d554:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 800d558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d55c:	d102      	bne.n	800d564 <FlashConf_FindEntry+0x150>
				/* We reached an empty value, so the previous value is final */
				lastHeaderFound = 1;
 800d55e:	2301      	movs	r3, #1
 800d560:	60bb      	str	r3, [r7, #8]
 800d562:	e050      	b.n	800d606 <FlashConf_FindEntry+0x1f2>
			}
			/* Check next address on configuration boundaries and page beginning*/
			else if (flCo.tempHead.addressNext > FLASH_CONF_ADDR_END
 800d564:	4b3c      	ldr	r3, [pc, #240]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d566:	f8d3 2418 	ldr.w	r2, [r3, #1048]	@ 0x418
 800d56a:	493a      	ldr	r1, [pc, #232]	@ (800d654 <FlashConf_FindEntry+0x240>)
 800d56c:	4b3d      	ldr	r3, [pc, #244]	@ (800d664 <FlashConf_FindEntry+0x250>)
 800d56e:	440b      	add	r3, r1
 800d570:	429a      	cmp	r2, r3
 800d572:	d806      	bhi.n	800d582 <FlashConf_FindEntry+0x16e>
					|| (flCo.tempHead.addressNext & (FLASH_MEM_PAGE_SIZE - 1))) {
 800d574:	4b38      	ldr	r3, [pc, #224]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d576:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 800d57a:	f003 030f 	and.w	r3, r3, #15
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d016      	beq.n	800d5b0 <FlashConf_FindEntry+0x19c>
				/* The next address is invalid */
				flCo.invalidAddress = address;
 800d582:	4a35      	ldr	r2, [pc, #212]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	f8c2 3438 	str.w	r3, [r2, #1080]	@ 0x438

				/* Maybe the erase has failed, try to peek into next sector */
				address &= ~(FLASH_MEM_BLOCK_SIZE - 1);
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800d590:	f023 0307 	bic.w	r3, r3, #7
 800d594:	607b      	str	r3, [r7, #4]
				address += (FLASH_MEM_BLOCK_SIZE);
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d59c:	607b      	str	r3, [r7, #4]
				/* Wrap around the config space */
				if (address == FLASH_CONF_ADDR_END) {
 800d59e:	4a2d      	ldr	r2, [pc, #180]	@ (800d654 <FlashConf_FindEntry+0x240>)
 800d5a0:	4b30      	ldr	r3, [pc, #192]	@ (800d664 <FlashConf_FindEntry+0x250>)
 800d5a2:	4413      	add	r3, r2
 800d5a4:	687a      	ldr	r2, [r7, #4]
 800d5a6:	429a      	cmp	r2, r3
 800d5a8:	d12d      	bne.n	800d606 <FlashConf_FindEntry+0x1f2>
					address = FLASH_CONF_ADDR_START;
 800d5aa:	4b2a      	ldr	r3, [pc, #168]	@ (800d654 <FlashConf_FindEntry+0x240>)
 800d5ac:	607b      	str	r3, [r7, #4]
				if (address == FLASH_CONF_ADDR_END) {
 800d5ae:	e02a      	b.n	800d606 <FlashConf_FindEntry+0x1f2>
				}
			} else {
				/* Store temp as new valid value */
				memcpy(&flCo.header, &flCo.tempHead,
 800d5b0:	4a29      	ldr	r2, [pc, #164]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d5b2:	4b29      	ldr	r3, [pc, #164]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d5b4:	f502 6485 	add.w	r4, r2, #1064	@ 0x428
 800d5b8:	f503 6383 	add.w	r3, r3, #1048	@ 0x418
 800d5bc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d5be:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
						sizeof(FlashConf_Header_t));

				/* Shift config pointers and find out if some sector is left useless */
				if ((flCo.backupAddr ^ flCo.configAddr)
 800d5c2:	4b25      	ldr	r3, [pc, #148]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d5c4:	685a      	ldr	r2, [r3, #4]
 800d5c6:	4b24      	ldr	r3, [pc, #144]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	4053      	eors	r3, r2
 800d5cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d5d0:	d30e      	bcc.n	800d5f0 <FlashConf_FindEntry+0x1dc>
						& ~(FLASH_MEM_BLOCK_SIZE - 1)
						&& (flCo.configAddr - flCo.backupAddr
 800d5d2:	4b21      	ldr	r3, [pc, #132]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d5d4:	681a      	ldr	r2, [r3, #0]
 800d5d6:	4b20      	ldr	r3, [pc, #128]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d5d8:	685b      	ldr	r3, [r3, #4]
 800d5da:	1ad3      	subs	r3, r2, r3
 800d5dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d5e0:	d206      	bcs.n	800d5f0 <FlashConf_FindEntry+0x1dc>
								< FLASH_MEM_BLOCK_SIZE)) {
					/* We can erase sector of backup */
					ret = FlashConf_EraseBlock(flCo.backupAddr);
 800d5e2:	4b1d      	ldr	r3, [pc, #116]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d5e4:	685b      	ldr	r3, [r3, #4]
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	f000 f83e 	bl	800d668 <FlashConf_EraseBlock>
 800d5ec:	4603      	mov	r3, r0
 800d5ee:	81fb      	strh	r3, [r7, #14]
				}

				flCo.backupAddr = flCo.configAddr;
 800d5f0:	4b19      	ldr	r3, [pc, #100]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	4a18      	ldr	r2, [pc, #96]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d5f6:	6053      	str	r3, [r2, #4]
				flCo.configAddr = address;
 800d5f8:	4a17      	ldr	r2, [pc, #92]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	6013      	str	r3, [r2, #0]
				address = flCo.tempHead.addressNext;
 800d5fe:	4b16      	ldr	r3, [pc, #88]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d600:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 800d604:	607b      	str	r3, [r7, #4]
		while ((address < FLASH_CONF_ADDR_END) && (lastHeaderFound == 0)) {
 800d606:	4a13      	ldr	r2, [pc, #76]	@ (800d654 <FlashConf_FindEntry+0x240>)
 800d608:	4b16      	ldr	r3, [pc, #88]	@ (800d664 <FlashConf_FindEntry+0x250>)
 800d60a:	4413      	add	r3, r2
 800d60c:	687a      	ldr	r2, [r7, #4]
 800d60e:	429a      	cmp	r2, r3
 800d610:	d203      	bcs.n	800d61a <FlashConf_FindEntry+0x206>
 800d612:	68bb      	ldr	r3, [r7, #8]
 800d614:	2b00      	cmp	r3, #0
 800d616:	f43f af62 	beq.w	800d4de <FlashConf_FindEntry+0xca>
			}
		}
	}

	/* If invalid address was found and backup entry is in different sector, we can erase corrupted sector */
	if (flCo.invalidAddress != -1
 800d61a:	4b0f      	ldr	r3, [pc, #60]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d61c:	f8d3 3438 	ldr.w	r3, [r3, #1080]	@ 0x438
 800d620:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d624:	d010      	beq.n	800d648 <FlashConf_FindEntry+0x234>
			&& ((flCo.backupAddr ^ flCo.invalidAddress)
 800d626:	4b0c      	ldr	r3, [pc, #48]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d628:	685a      	ldr	r2, [r3, #4]
 800d62a:	4b0b      	ldr	r3, [pc, #44]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d62c:	f8d3 3438 	ldr.w	r3, [r3, #1080]	@ 0x438
 800d630:	4053      	eors	r3, r2
 800d632:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d636:	d307      	bcc.n	800d648 <FlashConf_FindEntry+0x234>
					& ~(FLASH_MEM_BLOCK_SIZE - 1)) != 0) {
		/* Erase the corrupted sector */
		ret = FlashConf_EraseBlock(flCo.invalidAddress);
 800d638:	4b07      	ldr	r3, [pc, #28]	@ (800d658 <FlashConf_FindEntry+0x244>)
 800d63a:	f8d3 3438 	ldr.w	r3, [r3, #1080]	@ 0x438
 800d63e:	4618      	mov	r0, r3
 800d640:	f000 f812 	bl	800d668 <FlashConf_EraseBlock>
 800d644:	4603      	mov	r3, r0
 800d646:	81fb      	strh	r3, [r7, #14]
	}

	return ret;
 800d648:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800d64c:	4618      	mov	r0, r3
 800d64e:	3714      	adds	r7, #20
 800d650:	46bd      	mov	sp, r7
 800d652:	bd90      	pop	{r4, r7, pc}
 800d654:	08008000 	.word	0x08008000
 800d658:	20000110 	.word	0x20000110
 800d65c:	20000528 	.word	0x20000528
 800d660:	deadbeef 	.word	0xdeadbeef
 800d664:	00004000 	.word	0x00004000

0800d668 <FlashConf_EraseBlock>:

Status_t FlashConf_EraseBlock(uint32_t address) {
 800d668:	b580      	push	{r7, lr}
 800d66a:	b084      	sub	sp, #16
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	6078      	str	r0, [r7, #4]
	Status_t ret = STATUS_OK;
 800d670:	2300      	movs	r3, #0
 800d672:	81fb      	strh	r3, [r7, #14]

	ret = System_FlashErase(address, address + 1);
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	3301      	adds	r3, #1
 800d678:	4619      	mov	r1, r3
 800d67a:	6878      	ldr	r0, [r7, #4]
 800d67c:	f000 fa04 	bl	800da88 <System_FlashErase>
 800d680:	4603      	mov	r3, r0
 800d682:	81fb      	strh	r3, [r7, #14]

	return ret;
 800d684:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800d688:	4618      	mov	r0, r3
 800d68a:	3710      	adds	r7, #16
 800d68c:	46bd      	mov	sp, r7
 800d68e:	bd80      	pop	{r7, pc}

0800d690 <FlashConf_Read>:

Status_t FlashConf_Read(uint32_t address) {
 800d690:	b580      	push	{r7, lr}
 800d692:	b084      	sub	sp, #16
 800d694:	af00      	add	r7, sp, #0
 800d696:	6078      	str	r0, [r7, #4]
	Status_t ret = STATUS_OK;
 800d698:	2300      	movs	r3, #0
 800d69a:	81fb      	strh	r3, [r7, #14]
	uint32_t lengthToRead;

	/* Read header */
	memcpy((uint8_t*) &flCo.data.header, (uint8_t*) address,
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	2210      	movs	r2, #16
 800d6a0:	4619      	mov	r1, r3
 800d6a2:	4818      	ldr	r0, [pc, #96]	@ (800d704 <FlashConf_Read+0x74>)
 800d6a4:	f008 f83e 	bl	8015724 <memcpy>
			sizeof(FlashConf_Header_t));

	lengthToRead = flCo.data.header.completeSize - sizeof(FlashConf_Header_t);
 800d6a8:	4b17      	ldr	r3, [pc, #92]	@ (800d708 <FlashConf_Read+0x78>)
 800d6aa:	691b      	ldr	r3, [r3, #16]
 800d6ac:	3b10      	subs	r3, #16
 800d6ae:	60bb      	str	r3, [r7, #8]
	SAT_UP(lengthToRead, FLASH_CONF_SIZE);
 800d6b0:	68bb      	ldr	r3, [r7, #8]
 800d6b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d6b6:	bf28      	it	cs
 800d6b8:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 800d6bc:	60bb      	str	r3, [r7, #8]

	/* Read the rest of configuration data */
	memcpy((uint8_t*) &flCo.data.data,
			(uint8_t*) address + sizeof(FlashConf_Header_t), lengthToRead);
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	3310      	adds	r3, #16
	memcpy((uint8_t*) &flCo.data.data,
 800d6c2:	68ba      	ldr	r2, [r7, #8]
 800d6c4:	4619      	mov	r1, r3
 800d6c6:	4811      	ldr	r0, [pc, #68]	@ (800d70c <FlashConf_Read+0x7c>)
 800d6c8:	f008 f82c 	bl	8015724 <memcpy>

	/* Consistency check at reserved field*/
	if (flCo.data.header.reserved != FLASH_KEY) {
 800d6cc:	4b0e      	ldr	r3, [pc, #56]	@ (800d708 <FlashConf_Read+0x78>)
 800d6ce:	695b      	ldr	r3, [r3, #20]
 800d6d0:	4a0f      	ldr	r2, [pc, #60]	@ (800d710 <FlashConf_Read+0x80>)
 800d6d2:	4293      	cmp	r3, r2
 800d6d4:	d001      	beq.n	800d6da <FlashConf_Read+0x4a>
		ret = STATUS_ERROR;
 800d6d6:	2301      	movs	r3, #1
 800d6d8:	81fb      	strh	r3, [r7, #14]
	}

	/* Check consistency at the end of stream */
	if (memcmp(
			flCo.data.data + flCo.data.header.completeSize
 800d6da:	4b0b      	ldr	r3, [pc, #44]	@ (800d708 <FlashConf_Read+0x78>)
 800d6dc:	691b      	ldr	r3, [r3, #16]
					- sizeof(FlashConf_Header_t) - sizeof(FLASH_KEY),
 800d6de:	3b14      	subs	r3, #20
	if (memcmp(
 800d6e0:	4a0a      	ldr	r2, [pc, #40]	@ (800d70c <FlashConf_Read+0x7c>)
 800d6e2:	4413      	add	r3, r2
 800d6e4:	2204      	movs	r2, #4
 800d6e6:	490b      	ldr	r1, [pc, #44]	@ (800d714 <FlashConf_Read+0x84>)
 800d6e8:	4618      	mov	r0, r3
 800d6ea:	f007 ffdf 	bl	80156ac <memcmp>
 800d6ee:	4603      	mov	r3, r0
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d001      	beq.n	800d6f8 <FlashConf_Read+0x68>
			&FLASH_KEY, sizeof(FLASH_KEY)) != 0) {
		ret = STATUS_ERROR;
 800d6f4:	2301      	movs	r3, #1
 800d6f6:	81fb      	strh	r3, [r7, #14]
	}

	return ret;
 800d6f8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800d6fc:	4618      	mov	r0, r3
 800d6fe:	3710      	adds	r7, #16
 800d700:	46bd      	mov	sp, r7
 800d702:	bd80      	pop	{r7, pc}
 800d704:	20000118 	.word	0x20000118
 800d708:	20000110 	.word	0x20000110
 800d70c:	20000128 	.word	0x20000128
 800d710:	deadbeef 	.word	0xdeadbeef
 800d714:	08015a94 	.word	0x08015a94

0800d718 <FlashConf_Write>:

Status_t FlashConf_Write(void) {
 800d718:	b580      	push	{r7, lr}
 800d71a:	b084      	sub	sp, #16
 800d71c:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d71e:	2300      	movs	r3, #0
 800d720:	817b      	strh	r3, [r7, #10]
	uint32_t address = flCo.data.header.addressNext; // previous address next become current address
 800d722:	4b44      	ldr	r3, [pc, #272]	@ (800d834 <FlashConf_Write+0x11c>)
 800d724:	689b      	ldr	r3, [r3, #8]
 800d726:	60fb      	str	r3, [r7, #12]
	uint32_t endAddress = (address & ~(FLASH_MEM_BLOCK_SIZE - 1))
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800d72e:	f023 0307 	bic.w	r3, r3, #7
 800d732:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d736:	607b      	str	r3, [r7, #4]
			+ FLASH_MEM_BLOCK_SIZE; // end addess of current sector

	/* Increment the writes counter */
	flCo.data.header.writes += 1;
 800d738:	4b3e      	ldr	r3, [pc, #248]	@ (800d834 <FlashConf_Write+0x11c>)
 800d73a:	68db      	ldr	r3, [r3, #12]
 800d73c:	3301      	adds	r3, #1
 800d73e:	4a3d      	ldr	r2, [pc, #244]	@ (800d834 <FlashConf_Write+0x11c>)
 800d740:	60d3      	str	r3, [r2, #12]

	/* Compute the next address */
	flCo.data.header.addressNext += flCo.data.header.completeSize;
 800d742:	4b3c      	ldr	r3, [pc, #240]	@ (800d834 <FlashConf_Write+0x11c>)
 800d744:	689a      	ldr	r2, [r3, #8]
 800d746:	4b3b      	ldr	r3, [pc, #236]	@ (800d834 <FlashConf_Write+0x11c>)
 800d748:	691b      	ldr	r3, [r3, #16]
 800d74a:	4413      	add	r3, r2
 800d74c:	4a39      	ldr	r2, [pc, #228]	@ (800d834 <FlashConf_Write+0x11c>)
 800d74e:	6093      	str	r3, [r2, #8]
	/* Ceil up to whole pages */
	if (flCo.data.header.addressNext & (FLASH_MEM_PAGE_SIZE - 1)) {
 800d750:	4b38      	ldr	r3, [pc, #224]	@ (800d834 <FlashConf_Write+0x11c>)
 800d752:	689b      	ldr	r3, [r3, #8]
 800d754:	f003 030f 	and.w	r3, r3, #15
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d00a      	beq.n	800d772 <FlashConf_Write+0x5a>
		flCo.data.header.addressNext &= ~(FLASH_MEM_PAGE_SIZE - 1);
 800d75c:	4b35      	ldr	r3, [pc, #212]	@ (800d834 <FlashConf_Write+0x11c>)
 800d75e:	689b      	ldr	r3, [r3, #8]
 800d760:	f023 030f 	bic.w	r3, r3, #15
 800d764:	4a33      	ldr	r2, [pc, #204]	@ (800d834 <FlashConf_Write+0x11c>)
 800d766:	6093      	str	r3, [r2, #8]
		flCo.data.header.addressNext += (FLASH_MEM_PAGE_SIZE);
 800d768:	4b32      	ldr	r3, [pc, #200]	@ (800d834 <FlashConf_Write+0x11c>)
 800d76a:	689b      	ldr	r3, [r3, #8]
 800d76c:	3310      	adds	r3, #16
 800d76e:	4a31      	ldr	r2, [pc, #196]	@ (800d834 <FlashConf_Write+0x11c>)
 800d770:	6093      	str	r3, [r2, #8]
	}

	if (flCo.data.header.addressNext == FLASH_CONF_ADDR_END) {
 800d772:	4b30      	ldr	r3, [pc, #192]	@ (800d834 <FlashConf_Write+0x11c>)
 800d774:	689a      	ldr	r2, [r3, #8]
 800d776:	4930      	ldr	r1, [pc, #192]	@ (800d838 <FlashConf_Write+0x120>)
 800d778:	4b30      	ldr	r3, [pc, #192]	@ (800d83c <FlashConf_Write+0x124>)
 800d77a:	440b      	add	r3, r1
 800d77c:	429a      	cmp	r2, r3
 800d77e:	d103      	bne.n	800d788 <FlashConf_Write+0x70>
		flCo.data.header.addressNext = FLASH_CONF_ADDR_START;
 800d780:	4a2d      	ldr	r2, [pc, #180]	@ (800d838 <FlashConf_Write+0x120>)
 800d782:	4b2c      	ldr	r3, [pc, #176]	@ (800d834 <FlashConf_Write+0x11c>)
 800d784:	609a      	str	r2, [r3, #8]
 800d786:	e02e      	b.n	800d7e6 <FlashConf_Write+0xce>
	} else if (flCo.data.header.addressNext > endAddress) {
 800d788:	4b2a      	ldr	r3, [pc, #168]	@ (800d834 <FlashConf_Write+0x11c>)
 800d78a:	689b      	ldr	r3, [r3, #8]
 800d78c:	687a      	ldr	r2, [r7, #4]
 800d78e:	429a      	cmp	r2, r3
 800d790:	d229      	bcs.n	800d7e6 <FlashConf_Write+0xce>
		/* Is this the last sector ? */
		if (endAddress == FLASH_CONF_ADDR_END) {
 800d792:	4a29      	ldr	r2, [pc, #164]	@ (800d838 <FlashConf_Write+0x120>)
 800d794:	4b29      	ldr	r3, [pc, #164]	@ (800d83c <FlashConf_Write+0x124>)
 800d796:	4413      	add	r3, r2
 800d798:	687a      	ldr	r2, [r7, #4]
 800d79a:	429a      	cmp	r2, r3
 800d79c:	d102      	bne.n	800d7a4 <FlashConf_Write+0x8c>
			/* Go to first sector */
			address = FLASH_CONF_ADDR_START;
 800d79e:	4b26      	ldr	r3, [pc, #152]	@ (800d838 <FlashConf_Write+0x120>)
 800d7a0:	60fb      	str	r3, [r7, #12]
 800d7a2:	e003      	b.n	800d7ac <FlashConf_Write+0x94>
		} else {
			/* Go to next sector */
			address += FLASH_MEM_BLOCK_SIZE;
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d7aa:	60fb      	str	r3, [r7, #12]
		}

		/* Reset the address pointer to the beginning of next sector */
		address = address & ~(FLASH_MEM_BLOCK_SIZE - 1);
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800d7b2:	f023 0307 	bic.w	r3, r3, #7
 800d7b6:	60fb      	str	r3, [r7, #12]
		/* Increment Next address pointer */
		flCo.data.header.addressNext = address + flCo.data.header.completeSize;
 800d7b8:	4b1e      	ldr	r3, [pc, #120]	@ (800d834 <FlashConf_Write+0x11c>)
 800d7ba:	691a      	ldr	r2, [r3, #16]
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	4413      	add	r3, r2
 800d7c0:	4a1c      	ldr	r2, [pc, #112]	@ (800d834 <FlashConf_Write+0x11c>)
 800d7c2:	6093      	str	r3, [r2, #8]
		/* Ceil up to whole pages */
		if (flCo.data.header.addressNext & (FLASH_MEM_PAGE_SIZE - 1)) {
 800d7c4:	4b1b      	ldr	r3, [pc, #108]	@ (800d834 <FlashConf_Write+0x11c>)
 800d7c6:	689b      	ldr	r3, [r3, #8]
 800d7c8:	f003 030f 	and.w	r3, r3, #15
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d00a      	beq.n	800d7e6 <FlashConf_Write+0xce>
			flCo.data.header.addressNext &= ~(FLASH_MEM_PAGE_SIZE - 1);
 800d7d0:	4b18      	ldr	r3, [pc, #96]	@ (800d834 <FlashConf_Write+0x11c>)
 800d7d2:	689b      	ldr	r3, [r3, #8]
 800d7d4:	f023 030f 	bic.w	r3, r3, #15
 800d7d8:	4a16      	ldr	r2, [pc, #88]	@ (800d834 <FlashConf_Write+0x11c>)
 800d7da:	6093      	str	r3, [r2, #8]
			flCo.data.header.addressNext += (FLASH_MEM_PAGE_SIZE);
 800d7dc:	4b15      	ldr	r3, [pc, #84]	@ (800d834 <FlashConf_Write+0x11c>)
 800d7de:	689b      	ldr	r3, [r3, #8]
 800d7e0:	3310      	adds	r3, #16
 800d7e2:	4a14      	ldr	r2, [pc, #80]	@ (800d834 <FlashConf_Write+0x11c>)
 800d7e4:	6093      	str	r3, [r2, #8]
		}
	}

	ret = System_FlashProgram(address, (uint8_t*) &flCo.data,
			((flCo.data.header.completeSize + 3) >> 2) * 4);
 800d7e6:	4b13      	ldr	r3, [pc, #76]	@ (800d834 <FlashConf_Write+0x11c>)
 800d7e8:	691b      	ldr	r3, [r3, #16]
 800d7ea:	3303      	adds	r3, #3
 800d7ec:	089b      	lsrs	r3, r3, #2
	ret = System_FlashProgram(address, (uint8_t*) &flCo.data,
 800d7ee:	009b      	lsls	r3, r3, #2
 800d7f0:	461a      	mov	r2, r3
 800d7f2:	4913      	ldr	r1, [pc, #76]	@ (800d840 <FlashConf_Write+0x128>)
 800d7f4:	68f8      	ldr	r0, [r7, #12]
 800d7f6:	f000 f981 	bl	800dafc <System_FlashProgram>
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	817b      	strh	r3, [r7, #10]

	/* Shift config pointers and find out if some sector is left useless */
	if ((flCo.backupAddr ^ flCo.configAddr) & ~(FLASH_MEM_BLOCK_SIZE - 1)) {
 800d7fe:	4b0d      	ldr	r3, [pc, #52]	@ (800d834 <FlashConf_Write+0x11c>)
 800d800:	685a      	ldr	r2, [r3, #4]
 800d802:	4b0c      	ldr	r3, [pc, #48]	@ (800d834 <FlashConf_Write+0x11c>)
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	4053      	eors	r3, r2
 800d808:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d80c:	d304      	bcc.n	800d818 <FlashConf_Write+0x100>
		/* We can erase sector of backup */
		FlashConf_EraseBlock(flCo.backupAddr);
 800d80e:	4b09      	ldr	r3, [pc, #36]	@ (800d834 <FlashConf_Write+0x11c>)
 800d810:	685b      	ldr	r3, [r3, #4]
 800d812:	4618      	mov	r0, r3
 800d814:	f7ff ff28 	bl	800d668 <FlashConf_EraseBlock>
	}

	flCo.backupAddr = flCo.configAddr;
 800d818:	4b06      	ldr	r3, [pc, #24]	@ (800d834 <FlashConf_Write+0x11c>)
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	4a05      	ldr	r2, [pc, #20]	@ (800d834 <FlashConf_Write+0x11c>)
 800d81e:	6053      	str	r3, [r2, #4]
	flCo.configAddr = address;
 800d820:	4a04      	ldr	r2, [pc, #16]	@ (800d834 <FlashConf_Write+0x11c>)
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	6013      	str	r3, [r2, #0]

	return ret;
 800d826:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 800d82a:	4618      	mov	r0, r3
 800d82c:	3710      	adds	r7, #16
 800d82e:	46bd      	mov	sp, r7
 800d830:	bd80      	pop	{r7, pc}
 800d832:	bf00      	nop
 800d834:	20000110 	.word	0x20000110
 800d838:	08008000 	.word	0x08008000
 800d83c:	00004000 	.word	0x00004000
 800d840:	20000118 	.word	0x20000118

0800d844 <RegMap_RestoreFactoryValues>:
/* Private function prototypes -----------------------------------------------*/
/* Functions -----------------------------------------------------------------*/


Status_t RegMap_RestoreFactoryValues(void)
{
 800d844:	b580      	push	{r7, lr}
 800d846:	b082      	sub	sp, #8
 800d848:	af00      	add	r7, sp, #0
  Status_t ret = STATUS_OK;
 800d84a:	2300      	movs	r3, #0
 800d84c:	80fb      	strh	r3, [r7, #6]
  //uint8_t *id = (uint8_t *)0x1FFF7A10;

  /* Copy firmware info */
  memcpy(&conf.firm, CONF_C_APPLICATION_OFFSET + (uint32_t)CONF_FW_INFO_OFFSET, sizeof(conf.firm));
 800d84e:	4a1c      	ldr	r2, [pc, #112]	@ (800d8c0 <RegMap_RestoreFactoryValues+0x7c>)
 800d850:	4b1c      	ldr	r3, [pc, #112]	@ (800d8c4 <RegMap_RestoreFactoryValues+0x80>)
 800d852:	4413      	add	r3, r2
 800d854:	2210      	movs	r2, #16
 800d856:	4619      	mov	r1, r3
 800d858:	481b      	ldr	r0, [pc, #108]	@ (800d8c8 <RegMap_RestoreFactoryValues+0x84>)
 800d85a:	f007 ff63 	bl	8015724 <memcpy>

  /* Copy Hardware info */
  memcpy(&conf.fact, CONF_C_BOOTLOADER_OFFSET + (uint32_t)CONF_FW_INFO_OFFSET, sizeof(conf.fact));
 800d85e:	4a18      	ldr	r2, [pc, #96]	@ (800d8c0 <RegMap_RestoreFactoryValues+0x7c>)
 800d860:	4b1a      	ldr	r3, [pc, #104]	@ (800d8cc <RegMap_RestoreFactoryValues+0x88>)
 800d862:	4413      	add	r3, r2
 800d864:	2210      	movs	r2, #16
 800d866:	4619      	mov	r1, r3
 800d868:	4819      	ldr	r0, [pc, #100]	@ (800d8d0 <RegMap_RestoreFactoryValues+0x8c>)
 800d86a:	f007 ff5b 	bl	8015724 <memcpy>

  CONF_INT(CONF_SYS_UPTIME)              = 0;
 800d86e:	4b19      	ldr	r3, [pc, #100]	@ (800d8d4 <RegMap_RestoreFactoryValues+0x90>)
 800d870:	2200      	movs	r2, #0
 800d872:	601a      	str	r2, [r3, #0]
  CONF_INT(CONF_SYS_REGMAP_VERSION)      = 1001;
 800d874:	4b17      	ldr	r3, [pc, #92]	@ (800d8d4 <RegMap_RestoreFactoryValues+0x90>)
 800d876:	3304      	adds	r3, #4
 800d878:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800d87c:	601a      	str	r2, [r3, #0]
  CONF_BYTE(CONF_COM_MB_BAUD_RATE)       = 1;
 800d87e:	4b16      	ldr	r3, [pc, #88]	@ (800d8d8 <RegMap_RestoreFactoryValues+0x94>)
 800d880:	2201      	movs	r2, #1
 800d882:	701a      	strb	r2, [r3, #0]
  CONF_BYTE(CONF_COM_MB_PARITY)          = 1;
 800d884:	4b14      	ldr	r3, [pc, #80]	@ (800d8d8 <RegMap_RestoreFactoryValues+0x94>)
 800d886:	3301      	adds	r3, #1
 800d888:	2201      	movs	r2, #1
 800d88a:	701a      	strb	r2, [r3, #0]
  CONF_BYTE(CONF_COM_MB_STOP_BITS)       = 0;
 800d88c:	4b12      	ldr	r3, [pc, #72]	@ (800d8d8 <RegMap_RestoreFactoryValues+0x94>)
 800d88e:	3302      	adds	r3, #2
 800d890:	2200      	movs	r2, #0
 800d892:	701a      	strb	r2, [r3, #0]
  CONF_SHORT(CONF_COM_MB_ADDRESS)        = 32;
 800d894:	4b10      	ldr	r3, [pc, #64]	@ (800d8d8 <RegMap_RestoreFactoryValues+0x94>)
 800d896:	3304      	adds	r3, #4
 800d898:	2220      	movs	r2, #32
 800d89a:	801a      	strh	r2, [r3, #0]
  CONF_SHORT(CONF_COM_MB_TIMEOUT)        = 10;
 800d89c:	4b0e      	ldr	r3, [pc, #56]	@ (800d8d8 <RegMap_RestoreFactoryValues+0x94>)
 800d89e:	3308      	adds	r3, #8
 800d8a0:	220a      	movs	r2, #10
 800d8a2:	801a      	strh	r2, [r3, #0]
  CONF_INT(CONF_STPMEA_STEPS)            = 0;
 800d8a4:	4b0d      	ldr	r3, [pc, #52]	@ (800d8dc <RegMap_RestoreFactoryValues+0x98>)
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	601a      	str	r2, [r3, #0]
  CONF_INT(CONF_STPMEA_STALL)            = 0;
 800d8aa:	4b0c      	ldr	r3, [pc, #48]	@ (800d8dc <RegMap_RestoreFactoryValues+0x98>)
 800d8ac:	3304      	adds	r3, #4
 800d8ae:	2200      	movs	r2, #0
 800d8b0:	601a      	str	r2, [r3, #0]


  return ret;
 800d8b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d8b6:	4618      	mov	r0, r3
 800d8b8:	3708      	adds	r7, #8
 800d8ba:	46bd      	mov	sp, r7
 800d8bc:	bd80      	pop	{r7, pc}
 800d8be:	bf00      	nop
 800d8c0:	00000200 	.word	0x00000200
 800d8c4:	0800c000 	.word	0x0800c000
 800d8c8:	20000574 	.word	0x20000574
 800d8cc:	08000000 	.word	0x08000000
 800d8d0:	20000564 	.word	0x20000564
 800d8d4:	2000054c 	.word	0x2000054c
 800d8d8:	20000584 	.word	0x20000584
 800d8dc:	20000594 	.word	0x20000594

0800d8e0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800d8e0:	b480      	push	{r7}
 800d8e2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800d8e4:	f3bf 8f4f 	dsb	sy
}
 800d8e8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800d8ea:	4b06      	ldr	r3, [pc, #24]	@ (800d904 <__NVIC_SystemReset+0x24>)
 800d8ec:	68db      	ldr	r3, [r3, #12]
 800d8ee:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800d8f2:	4904      	ldr	r1, [pc, #16]	@ (800d904 <__NVIC_SystemReset+0x24>)
 800d8f4:	4b04      	ldr	r3, [pc, #16]	@ (800d908 <__NVIC_SystemReset+0x28>)
 800d8f6:	4313      	orrs	r3, r2
 800d8f8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800d8fa:	f3bf 8f4f 	dsb	sy
}
 800d8fe:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800d900:	bf00      	nop
 800d902:	e7fd      	b.n	800d900 <__NVIC_SystemReset+0x20>
 800d904:	e000ed00 	.word	0xe000ed00
 800d908:	05fa0004 	.word	0x05fa0004

0800d90c <System_CrcInit>:
//
//  /* Freeze IWDG in stop */
//  __HAL_RCC_DBGMCU_CLK_ENABLE();
//  __HAL_DBGMCU_FREEZE_IWDG();
//}
void System_CrcInit(void) {
 800d90c:	b580      	push	{r7, lr}
 800d90e:	b082      	sub	sp, #8
 800d910:	af00      	add	r7, sp, #0
	/* Initialize CRC unit */
	hcrc.Instance = CRC;
 800d912:	4b12      	ldr	r3, [pc, #72]	@ (800d95c <System_CrcInit+0x50>)
 800d914:	4a12      	ldr	r2, [pc, #72]	@ (800d960 <System_CrcInit+0x54>)
 800d916:	601a      	str	r2, [r3, #0]

	__HAL_RCC_CRC_CLK_ENABLE();
 800d918:	2300      	movs	r3, #0
 800d91a:	607b      	str	r3, [r7, #4]
 800d91c:	4b11      	ldr	r3, [pc, #68]	@ (800d964 <System_CrcInit+0x58>)
 800d91e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d920:	4a10      	ldr	r2, [pc, #64]	@ (800d964 <System_CrcInit+0x58>)
 800d922:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800d926:	6313      	str	r3, [r2, #48]	@ 0x30
 800d928:	4b0e      	ldr	r3, [pc, #56]	@ (800d964 <System_CrcInit+0x58>)
 800d92a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d92c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d930:	607b      	str	r3, [r7, #4]
 800d932:	687b      	ldr	r3, [r7, #4]
	if (HAL_CRC_Init(&hcrc) != HAL_OK) {
 800d934:	4809      	ldr	r0, [pc, #36]	@ (800d95c <System_CrcInit+0x50>)
 800d936:	f002 ff50 	bl	80107da <HAL_CRC_Init>
 800d93a:	4603      	mov	r3, r0
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d001      	beq.n	800d944 <System_CrcInit+0x38>
		Error_Handler();
 800d940:	f001 fe58 	bl	800f5f4 <Error_Handler>
	}

	__HAL_CRC_DR_RESET(&hcrc);
 800d944:	4b05      	ldr	r3, [pc, #20]	@ (800d95c <System_CrcInit+0x50>)
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	689a      	ldr	r2, [r3, #8]
 800d94a:	4b04      	ldr	r3, [pc, #16]	@ (800d95c <System_CrcInit+0x50>)
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	f042 0201 	orr.w	r2, r2, #1
 800d952:	609a      	str	r2, [r3, #8]
}
 800d954:	bf00      	nop
 800d956:	3708      	adds	r7, #8
 800d958:	46bd      	mov	sp, r7
 800d95a:	bd80      	pop	{r7, pc}
 800d95c:	200005f0 	.word	0x200005f0
 800d960:	40023000 	.word	0x40023000
 800d964:	40023800 	.word	0x40023800

0800d968 <System_InitWdg>:

uint32_t System_CrcAccumulate(uint32_t *data, uint32_t length) {
	return HAL_CRC_Accumulate(&hcrc, data, length);
}

Status_t System_InitWdg(void) {
 800d968:	b580      	push	{r7, lr}
 800d96a:	b082      	sub	sp, #8
 800d96c:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d96e:	2300      	movs	r3, #0
 800d970:	80fb      	strh	r3, [r7, #6]

	/* 32000 Hz / 32 = 1000 counts per second
	 * 3000 = 3 s */
	hiwdg.Instance = IWDG;
 800d972:	4b0d      	ldr	r3, [pc, #52]	@ (800d9a8 <System_InitWdg+0x40>)
 800d974:	4a0d      	ldr	r2, [pc, #52]	@ (800d9ac <System_InitWdg+0x44>)
 800d976:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 800d978:	4b0b      	ldr	r3, [pc, #44]	@ (800d9a8 <System_InitWdg+0x40>)
 800d97a:	2203      	movs	r2, #3
 800d97c:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Reload = 3000;
 800d97e:	4b0a      	ldr	r3, [pc, #40]	@ (800d9a8 <System_InitWdg+0x40>)
 800d980:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800d984:	609a      	str	r2, [r3, #8]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800d986:	4808      	ldr	r0, [pc, #32]	@ (800d9a8 <System_InitWdg+0x40>)
 800d988:	f004 f966 	bl	8011c58 <HAL_IWDG_Init>
 800d98c:	4603      	mov	r3, r0
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d001      	beq.n	800d996 <System_InitWdg+0x2e>
	{
		Error_Handler();
 800d992:	f001 fe2f 	bl	800f5f4 <Error_Handler>
	}
	System_ReloadWdg();
 800d996:	f000 f80b 	bl	800d9b0 <System_ReloadWdg>

	return ret;
 800d99a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d99e:	4618      	mov	r0, r3
 800d9a0:	3708      	adds	r7, #8
 800d9a2:	46bd      	mov	sp, r7
 800d9a4:	bd80      	pop	{r7, pc}
 800d9a6:	bf00      	nop
 800d9a8:	200005f8 	.word	0x200005f8
 800d9ac:	40003000 	.word	0x40003000

0800d9b0 <System_ReloadWdg>:

Status_t System_ReloadWdg(void)
{
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	b082      	sub	sp, #8
 800d9b4:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	80fb      	strh	r3, [r7, #6]

	HAL_IWDG_Refresh(&hiwdg);
 800d9ba:	4804      	ldr	r0, [pc, #16]	@ (800d9cc <System_ReloadWdg+0x1c>)
 800d9bc:	f004 f990 	bl	8011ce0 <HAL_IWDG_Refresh>

	return ret;
 800d9c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d9c4:	4618      	mov	r0, r3
 800d9c6:	3708      	adds	r7, #8
 800d9c8:	46bd      	mov	sp, r7
 800d9ca:	bd80      	pop	{r7, pc}
 800d9cc:	200005f8 	.word	0x200005f8

0800d9d0 <System_Delay>:

uint8_t System_Delay(uint32_t milliseconds) {
 800d9d0:	b580      	push	{r7, lr}
 800d9d2:	b082      	sub	sp, #8
 800d9d4:	af00      	add	r7, sp, #0
 800d9d6:	6078      	str	r0, [r7, #4]
	HAL_Delay(milliseconds);
 800d9d8:	6878      	ldr	r0, [r7, #4]
 800d9da:	f002 f94f 	bl	800fc7c <HAL_Delay>
	return 0;
 800d9de:	2300      	movs	r3, #0
}
 800d9e0:	4618      	mov	r0, r3
 800d9e2:	3708      	adds	r7, #8
 800d9e4:	46bd      	mov	sp, r7
 800d9e6:	bd80      	pop	{r7, pc}

0800d9e8 <System_Reset>:

void System_Reset(void) {
 800d9e8:	b580      	push	{r7, lr}
 800d9ea:	af00      	add	r7, sp, #0
	NVIC_SystemReset();
 800d9ec:	f7ff ff78 	bl	800d8e0 <__NVIC_SystemReset>

0800d9f0 <GetSector>:
}

uint32_t GetSector(uint32_t Address) {
 800d9f0:	b480      	push	{r7}
 800d9f2:	b083      	sub	sp, #12
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	6078      	str	r0, [r7, #4]
	if (Address < 0x08004000)
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	4a1b      	ldr	r2, [pc, #108]	@ (800da68 <GetSector+0x78>)
 800d9fc:	4293      	cmp	r3, r2
 800d9fe:	d201      	bcs.n	800da04 <GetSector+0x14>
		return FLASH_SECTOR_0;
 800da00:	2300      	movs	r3, #0
 800da02:	e02b      	b.n	800da5c <GetSector+0x6c>
	else if (Address < 0x08008000)
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	4a19      	ldr	r2, [pc, #100]	@ (800da6c <GetSector+0x7c>)
 800da08:	4293      	cmp	r3, r2
 800da0a:	d201      	bcs.n	800da10 <GetSector+0x20>
		return FLASH_SECTOR_1;
 800da0c:	2301      	movs	r3, #1
 800da0e:	e025      	b.n	800da5c <GetSector+0x6c>
	else if (Address < 0x0800C000)
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	4a17      	ldr	r2, [pc, #92]	@ (800da70 <GetSector+0x80>)
 800da14:	4293      	cmp	r3, r2
 800da16:	d201      	bcs.n	800da1c <GetSector+0x2c>
		return FLASH_SECTOR_2;
 800da18:	2302      	movs	r3, #2
 800da1a:	e01f      	b.n	800da5c <GetSector+0x6c>
	else if (Address < 0x08010000)
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	4a15      	ldr	r2, [pc, #84]	@ (800da74 <GetSector+0x84>)
 800da20:	4293      	cmp	r3, r2
 800da22:	d801      	bhi.n	800da28 <GetSector+0x38>
		return FLASH_SECTOR_3;
 800da24:	2303      	movs	r3, #3
 800da26:	e019      	b.n	800da5c <GetSector+0x6c>
	else if (Address < 0x08020000)
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	4a13      	ldr	r2, [pc, #76]	@ (800da78 <GetSector+0x88>)
 800da2c:	4293      	cmp	r3, r2
 800da2e:	d801      	bhi.n	800da34 <GetSector+0x44>
		return FLASH_SECTOR_4;
 800da30:	2304      	movs	r3, #4
 800da32:	e013      	b.n	800da5c <GetSector+0x6c>
	else if (Address < 0x08040000)
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	4a11      	ldr	r2, [pc, #68]	@ (800da7c <GetSector+0x8c>)
 800da38:	4293      	cmp	r3, r2
 800da3a:	d801      	bhi.n	800da40 <GetSector+0x50>
		return FLASH_SECTOR_5;
 800da3c:	2305      	movs	r3, #5
 800da3e:	e00d      	b.n	800da5c <GetSector+0x6c>
	else if (Address < 0x08060000)
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	4a0f      	ldr	r2, [pc, #60]	@ (800da80 <GetSector+0x90>)
 800da44:	4293      	cmp	r3, r2
 800da46:	d801      	bhi.n	800da4c <GetSector+0x5c>
		return FLASH_SECTOR_6;
 800da48:	2306      	movs	r3, #6
 800da4a:	e007      	b.n	800da5c <GetSector+0x6c>
	else if (Address < 0x08080000)
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	4a0d      	ldr	r2, [pc, #52]	@ (800da84 <GetSector+0x94>)
 800da50:	4293      	cmp	r3, r2
 800da52:	d801      	bhi.n	800da58 <GetSector+0x68>
		return FLASH_SECTOR_7;
 800da54:	2307      	movs	r3, #7
 800da56:	e001      	b.n	800da5c <GetSector+0x6c>
	else
		return UINT32_MAX;
 800da58:	f04f 33ff 	mov.w	r3, #4294967295
}
 800da5c:	4618      	mov	r0, r3
 800da5e:	370c      	adds	r7, #12
 800da60:	46bd      	mov	sp, r7
 800da62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da66:	4770      	bx	lr
 800da68:	08004000 	.word	0x08004000
 800da6c:	08008000 	.word	0x08008000
 800da70:	0800c000 	.word	0x0800c000
 800da74:	0800ffff 	.word	0x0800ffff
 800da78:	0801ffff 	.word	0x0801ffff
 800da7c:	0803ffff 	.word	0x0803ffff
 800da80:	0805ffff 	.word	0x0805ffff
 800da84:	0807ffff 	.word	0x0807ffff

0800da88 <System_FlashErase>:

Status_t System_FlashErase(uint32_t startAddress, uint32_t endAddress)
{
 800da88:	b580      	push	{r7, lr}
 800da8a:	b08c      	sub	sp, #48	@ 0x30
 800da8c:	af00      	add	r7, sp, #0
 800da8e:	6078      	str	r0, [r7, #4]
 800da90:	6039      	str	r1, [r7, #0]
	Status_t ret = STATUS_OK;
 800da92:	2300      	movs	r3, #0
 800da94:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	FLASH_EraseInitTypeDef erase;
	uint32_t pageError;
	uint32_t startSector, endSector;

	/* Unlock Flash memory */
	ret = HAL_FLASH_Unlock();
 800da96:	f003 fb11 	bl	80110bc <HAL_FLASH_Unlock>
 800da9a:	4603      	mov	r3, r0
 800da9c:	85fb      	strh	r3, [r7, #46]	@ 0x2e

	/* Erase the given flash pages */
	startSector = GetSector(startAddress);
 800da9e:	6878      	ldr	r0, [r7, #4]
 800daa0:	f7ff ffa6 	bl	800d9f0 <GetSector>
 800daa4:	62b8      	str	r0, [r7, #40]	@ 0x28
	endSector = GetSector(endAddress);
 800daa6:	6838      	ldr	r0, [r7, #0]
 800daa8:	f7ff ffa2 	bl	800d9f0 <GetSector>
 800daac:	6278      	str	r0, [r7, #36]	@ 0x24
	if (startSector >= UINT32_MAX || endSector >= UINT32_MAX)
 800daae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dab4:	d003      	beq.n	800dabe <System_FlashErase+0x36>
 800dab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dabc:	d103      	bne.n	800dac6 <System_FlashErase+0x3e>
	{
		HAL_FLASH_Lock();
 800dabe:	f003 fb1f 	bl	8011100 <HAL_FLASH_Lock>
		return HAL_ERROR;
 800dac2:	2301      	movs	r3, #1
 800dac4:	e016      	b.n	800daf4 <System_FlashErase+0x6c>
	}

	// Nastaven struktury pro vymazn
	erase.TypeErase = FLASH_TYPEERASE_SECTORS;  // Vymazn sektor
 800dac6:	2300      	movs	r3, #0
 800dac8:	613b      	str	r3, [r7, #16]
	erase.Sector = startSector;                 // Nastaven potenho sektoru
 800daca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dacc:	61bb      	str	r3, [r7, #24]
	erase.NbSectors = (endSector - startSector) + 1; // Poet sektor k vymazn
 800dace:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dad2:	1ad3      	subs	r3, r2, r3
 800dad4:	3301      	adds	r3, #1
 800dad6:	61fb      	str	r3, [r7, #28]

	// Vymazn Flash pamti
	ret = HAL_FLASHEx_Erase(&erase, &pageError);
 800dad8:	f107 020c 	add.w	r2, r7, #12
 800dadc:	f107 0310 	add.w	r3, r7, #16
 800dae0:	4611      	mov	r1, r2
 800dae2:	4618      	mov	r0, r3
 800dae4:	f003 fc5c 	bl	80113a0 <HAL_FLASHEx_Erase>
 800dae8:	4603      	mov	r3, r0
 800daea:	85fb      	strh	r3, [r7, #46]	@ 0x2e

	// Lock Flash memory po operaci
	HAL_FLASH_Lock();
 800daec:	f003 fb08 	bl	8011100 <HAL_FLASH_Lock>

	return ret;
 800daf0:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
}
 800daf4:	4618      	mov	r0, r3
 800daf6:	3730      	adds	r7, #48	@ 0x30
 800daf8:	46bd      	mov	sp, r7
 800dafa:	bd80      	pop	{r7, pc}

0800dafc <System_FlashProgram>:

Status_t System_FlashProgram(uint32_t addressOffset, uint8_t *data,
		uint32_t length) {
 800dafc:	b5b0      	push	{r4, r5, r7, lr}
 800dafe:	b088      	sub	sp, #32
 800db00:	af00      	add	r7, sp, #0
 800db02:	60f8      	str	r0, [r7, #12]
 800db04:	60b9      	str	r1, [r7, #8]
 800db06:	607a      	str	r2, [r7, #4]
	Status_t ret = STATUS_OK;
 800db08:	2300      	movs	r3, #0
 800db0a:	83fb      	strh	r3, [r7, #30]
	uint32_t bytesWritten = 0;
 800db0c:	2300      	movs	r3, #0
 800db0e:	61bb      	str	r3, [r7, #24]
	uint32_t value;

	/* Unlock Flash memory */
	ret = HAL_FLASH_Unlock();
 800db10:	f003 fad4 	bl	80110bc <HAL_FLASH_Unlock>
 800db14:	4603      	mov	r3, r0
 800db16:	83fb      	strh	r3, [r7, #30]

	/* Address and data length must be multiple of 4 */
	if (((uint32_t) addressOffset % 4) || (length % 4)) {
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	f003 0303 	and.w	r3, r3, #3
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d104      	bne.n	800db2c <System_FlashProgram+0x30>
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	f003 0303 	and.w	r3, r3, #3
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d02a      	beq.n	800db82 <System_FlashProgram+0x86>
		ret = STATUS_ERROR;
 800db2c:	2301      	movs	r3, #1
 800db2e:	83fb      	strh	r3, [r7, #30]
	}

	while (ret == STATUS_OK && bytesWritten < length) {
 800db30:	e027      	b.n	800db82 <System_FlashProgram+0x86>
		/* Write a single word */
		value = data[0] + ((uint32_t) data[1] << 8) + ((uint32_t) data[2] << 16)
 800db32:	68bb      	ldr	r3, [r7, #8]
 800db34:	781b      	ldrb	r3, [r3, #0]
 800db36:	461a      	mov	r2, r3
 800db38:	68bb      	ldr	r3, [r7, #8]
 800db3a:	3301      	adds	r3, #1
 800db3c:	781b      	ldrb	r3, [r3, #0]
 800db3e:	021b      	lsls	r3, r3, #8
 800db40:	441a      	add	r2, r3
 800db42:	68bb      	ldr	r3, [r7, #8]
 800db44:	3302      	adds	r3, #2
 800db46:	781b      	ldrb	r3, [r3, #0]
 800db48:	041b      	lsls	r3, r3, #16
 800db4a:	441a      	add	r2, r3
				+ ((uint32_t) data[3] << 24);
 800db4c:	68bb      	ldr	r3, [r7, #8]
 800db4e:	3303      	adds	r3, #3
 800db50:	781b      	ldrb	r3, [r3, #0]
 800db52:	061b      	lsls	r3, r3, #24
		value = data[0] + ((uint32_t) data[1] << 8) + ((uint32_t) data[2] << 16)
 800db54:	4413      	add	r3, r2
 800db56:	617b      	str	r3, [r7, #20]
		ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800db58:	697b      	ldr	r3, [r7, #20]
 800db5a:	2200      	movs	r2, #0
 800db5c:	461c      	mov	r4, r3
 800db5e:	4615      	mov	r5, r2
 800db60:	4622      	mov	r2, r4
 800db62:	462b      	mov	r3, r5
 800db64:	68f9      	ldr	r1, [r7, #12]
 800db66:	2002      	movs	r0, #2
 800db68:	f003 fa56 	bl	8011018 <HAL_FLASH_Program>
 800db6c:	4603      	mov	r3, r0
 800db6e:	83fb      	strh	r3, [r7, #30]
				(uint32_t) addressOffset, value);
		bytesWritten += 4;
 800db70:	69bb      	ldr	r3, [r7, #24]
 800db72:	3304      	adds	r3, #4
 800db74:	61bb      	str	r3, [r7, #24]
		addressOffset += 4;
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	3304      	adds	r3, #4
 800db7a:	60fb      	str	r3, [r7, #12]
		data += 4;
 800db7c:	68bb      	ldr	r3, [r7, #8]
 800db7e:	3304      	adds	r3, #4
 800db80:	60bb      	str	r3, [r7, #8]
	while (ret == STATUS_OK && bytesWritten < length) {
 800db82:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800db86:	2b00      	cmp	r3, #0
 800db88:	d103      	bne.n	800db92 <System_FlashProgram+0x96>
 800db8a:	69ba      	ldr	r2, [r7, #24]
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	429a      	cmp	r2, r3
 800db90:	d3cf      	bcc.n	800db32 <System_FlashProgram+0x36>
	}

	/* Lock Flash memory */
	HAL_FLASH_Lock();
 800db92:	f003 fab5 	bl	8011100 <HAL_FLASH_Lock>

	return ret;
 800db96:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 800db9a:	4618      	mov	r0, r3
 800db9c:	3720      	adds	r7, #32
 800db9e:	46bd      	mov	sp, r7
 800dba0:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800dba4 <System_RemapApplicationVector>:
	}

	return ret;
}

void System_RemapApplicationVector(void) {
 800dba4:	b480      	push	{r7}
 800dba6:	b085      	sub	sp, #20
 800dba8:	af00      	add	r7, sp, #0
	volatile uint32_t *VectorTable = (volatile uint32_t*) 0x20000000;
 800dbaa:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800dbae:	60bb      	str	r3, [r7, #8]

	/* Copy reset vector from flash into RAM */
	for (int i = 0; i < 48; i++) {
 800dbb0:	2300      	movs	r3, #0
 800dbb2:	60fb      	str	r3, [r7, #12]
 800dbb4:	e00e      	b.n	800dbd4 <System_RemapApplicationVector+0x30>
		VectorTable[i] =
				*(volatile uint32_t*) ((uint32_t) CONF_C_APPLICATION_OFFSET
						+ (i << 2));
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	009b      	lsls	r3, r3, #2
 800dbba:	461a      	mov	r2, r3
				*(volatile uint32_t*) ((uint32_t) CONF_C_APPLICATION_OFFSET
 800dbbc:	4b3c      	ldr	r3, [pc, #240]	@ (800dcb0 <System_RemapApplicationVector+0x10c>)
						+ (i << 2));
 800dbbe:	4413      	add	r3, r2
				*(volatile uint32_t*) ((uint32_t) CONF_C_APPLICATION_OFFSET
 800dbc0:	4619      	mov	r1, r3
		VectorTable[i] =
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	009b      	lsls	r3, r3, #2
 800dbc6:	68ba      	ldr	r2, [r7, #8]
 800dbc8:	4413      	add	r3, r2
				*(volatile uint32_t*) ((uint32_t) CONF_C_APPLICATION_OFFSET
 800dbca:	680a      	ldr	r2, [r1, #0]
		VectorTable[i] =
 800dbcc:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 48; i++) {
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	3301      	adds	r3, #1
 800dbd2:	60fb      	str	r3, [r7, #12]
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	2b2f      	cmp	r3, #47	@ 0x2f
 800dbd8:	dded      	ble.n	800dbb6 <System_RemapApplicationVector+0x12>
	}

	/* Remap vector from flash into RAM */
	//__HAL_RCC_AHB_FORCE_RESET();
	__HAL_RCC_GPIOA_FORCE_RESET();
 800dbda:	4b36      	ldr	r3, [pc, #216]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dbdc:	691b      	ldr	r3, [r3, #16]
 800dbde:	4a35      	ldr	r2, [pc, #212]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dbe0:	f043 0301 	orr.w	r3, r3, #1
 800dbe4:	6113      	str	r3, [r2, #16]
	__HAL_RCC_GPIOB_FORCE_RESET();
 800dbe6:	4b33      	ldr	r3, [pc, #204]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dbe8:	691b      	ldr	r3, [r3, #16]
 800dbea:	4a32      	ldr	r2, [pc, #200]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dbec:	f043 0302 	orr.w	r3, r3, #2
 800dbf0:	6113      	str	r3, [r2, #16]
	__HAL_RCC_GPIOC_FORCE_RESET();
 800dbf2:	4b30      	ldr	r3, [pc, #192]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dbf4:	691b      	ldr	r3, [r3, #16]
 800dbf6:	4a2f      	ldr	r2, [pc, #188]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dbf8:	f043 0304 	orr.w	r3, r3, #4
 800dbfc:	6113      	str	r3, [r2, #16]
	__HAL_RCC_GPIOH_FORCE_RESET();
 800dbfe:	4b2d      	ldr	r3, [pc, #180]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc00:	691b      	ldr	r3, [r3, #16]
 800dc02:	4a2c      	ldr	r2, [pc, #176]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc08:	6113      	str	r3, [r2, #16]
	__HAL_RCC_DMA1_FORCE_RESET();
 800dc0a:	4b2a      	ldr	r3, [pc, #168]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc0c:	691b      	ldr	r3, [r3, #16]
 800dc0e:	4a29      	ldr	r2, [pc, #164]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc10:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800dc14:	6113      	str	r3, [r2, #16]
	__HAL_RCC_DMA2_FORCE_RESET();
 800dc16:	4b27      	ldr	r3, [pc, #156]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc18:	691b      	ldr	r3, [r3, #16]
 800dc1a:	4a26      	ldr	r2, [pc, #152]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc1c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800dc20:	6113      	str	r3, [r2, #16]

	__HAL_RCC_SYSCFG_CLK_ENABLE();
 800dc22:	2300      	movs	r3, #0
 800dc24:	607b      	str	r3, [r7, #4]
 800dc26:	4b23      	ldr	r3, [pc, #140]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dc2a:	4a22      	ldr	r2, [pc, #136]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800dc30:	6453      	str	r3, [r2, #68]	@ 0x44
 800dc32:	4b20      	ldr	r3, [pc, #128]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dc36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dc3a:	607b      	str	r3, [r7, #4]
 800dc3c:	687b      	ldr	r3, [r7, #4]
	//__HAL_RCC_AHB_RELEASE_RESET();
	__HAL_RCC_AHB1_RELEASE_RESET();
 800dc3e:	4b1d      	ldr	r3, [pc, #116]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc40:	2200      	movs	r2, #0
 800dc42:	611a      	str	r2, [r3, #16]
	__HAL_RCC_GPIOA_RELEASE_RESET();
 800dc44:	4b1b      	ldr	r3, [pc, #108]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc46:	691b      	ldr	r3, [r3, #16]
 800dc48:	4a1a      	ldr	r2, [pc, #104]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc4a:	f023 0301 	bic.w	r3, r3, #1
 800dc4e:	6113      	str	r3, [r2, #16]
	__HAL_RCC_GPIOB_RELEASE_RESET();
 800dc50:	4b18      	ldr	r3, [pc, #96]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc52:	691b      	ldr	r3, [r3, #16]
 800dc54:	4a17      	ldr	r2, [pc, #92]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc56:	f023 0302 	bic.w	r3, r3, #2
 800dc5a:	6113      	str	r3, [r2, #16]
	__HAL_RCC_GPIOC_RELEASE_RESET();
 800dc5c:	4b15      	ldr	r3, [pc, #84]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc5e:	691b      	ldr	r3, [r3, #16]
 800dc60:	4a14      	ldr	r2, [pc, #80]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc62:	f023 0304 	bic.w	r3, r3, #4
 800dc66:	6113      	str	r3, [r2, #16]
	__HAL_RCC_GPIOH_RELEASE_RESET();
 800dc68:	4b12      	ldr	r3, [pc, #72]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc6a:	691b      	ldr	r3, [r3, #16]
 800dc6c:	4a11      	ldr	r2, [pc, #68]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dc72:	6113      	str	r3, [r2, #16]
	__HAL_RCC_DMA1_RELEASE_RESET();
 800dc74:	4b0f      	ldr	r3, [pc, #60]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc76:	691b      	ldr	r3, [r3, #16]
 800dc78:	4a0e      	ldr	r2, [pc, #56]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc7a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800dc7e:	6113      	str	r3, [r2, #16]
	__HAL_RCC_DMA2_RELEASE_RESET();
 800dc80:	4b0c      	ldr	r3, [pc, #48]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc82:	691b      	ldr	r3, [r3, #16]
 800dc84:	4a0b      	ldr	r2, [pc, #44]	@ (800dcb4 <System_RemapApplicationVector+0x110>)
 800dc86:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800dc8a:	6113      	str	r3, [r2, #16]

	__HAL_SYSCFG_REMAPMEMORY_SRAM();
 800dc8c:	4b0a      	ldr	r3, [pc, #40]	@ (800dcb8 <System_RemapApplicationVector+0x114>)
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	4a09      	ldr	r2, [pc, #36]	@ (800dcb8 <System_RemapApplicationVector+0x114>)
 800dc92:	f023 0307 	bic.w	r3, r3, #7
 800dc96:	6013      	str	r3, [r2, #0]
 800dc98:	4b07      	ldr	r3, [pc, #28]	@ (800dcb8 <System_RemapApplicationVector+0x114>)
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	4a06      	ldr	r2, [pc, #24]	@ (800dcb8 <System_RemapApplicationVector+0x114>)
 800dc9e:	f043 0303 	orr.w	r3, r3, #3
 800dca2:	6013      	str	r3, [r2, #0]
}
 800dca4:	bf00      	nop
 800dca6:	3714      	adds	r7, #20
 800dca8:	46bd      	mov	sp, r7
 800dcaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcae:	4770      	bx	lr
 800dcb0:	0800c000 	.word	0x0800c000
 800dcb4:	40023800 	.word	0x40023800
 800dcb8:	40013800 	.word	0x40013800

0800dcbc <MbRtu_ReadInputRegCallback>:
/* Private function prototypes -----------------------------------------------*/
/* Functions -----------------------------------------------------------------*/


Status_t MbRtu_ReadInputRegCallback(uint16_t address, uint16_t *value)
{
 800dcbc:	b480      	push	{r7}
 800dcbe:	b087      	sub	sp, #28
 800dcc0:	af00      	add	r7, sp, #0
 800dcc2:	4603      	mov	r3, r0
 800dcc4:	6039      	str	r1, [r7, #0]
 800dcc6:	80fb      	strh	r3, [r7, #6]
  Status_t ret = STATUS_OK;
 800dcc8:	2300      	movs	r3, #0
 800dcca:	82fb      	strh	r3, [r7, #22]

  UNUSED(mb);

  switch (address)
 800dccc:	88fb      	ldrh	r3, [r7, #6]
 800dcce:	2b18      	cmp	r3, #24
 800dcd0:	f200 80cb 	bhi.w	800de6a <MbRtu_ReadInputRegCallback+0x1ae>
 800dcd4:	a201      	add	r2, pc, #4	@ (adr r2, 800dcdc <MbRtu_ReadInputRegCallback+0x20>)
 800dcd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcda:	bf00      	nop
 800dcdc:	0800dd41 	.word	0x0800dd41
 800dce0:	0800dd4d 	.word	0x0800dd4d
 800dce4:	0800dd59 	.word	0x0800dd59
 800dce8:	0800dd65 	.word	0x0800dd65
 800dcec:	0800dd71 	.word	0x0800dd71
 800dcf0:	0800dd7d 	.word	0x0800dd7d
 800dcf4:	0800dd89 	.word	0x0800dd89
 800dcf8:	0800dd93 	.word	0x0800dd93
 800dcfc:	0800dd9f 	.word	0x0800dd9f
 800dd00:	0800ddab 	.word	0x0800ddab
 800dd04:	0800ddb7 	.word	0x0800ddb7
 800dd08:	0800ddc3 	.word	0x0800ddc3
 800dd0c:	0800ddcf 	.word	0x0800ddcf
 800dd10:	0800dddb 	.word	0x0800dddb
 800dd14:	0800dde7 	.word	0x0800dde7
 800dd18:	0800ddf3 	.word	0x0800ddf3
 800dd1c:	0800ddff 	.word	0x0800ddff
 800dd20:	0800de0b 	.word	0x0800de0b
 800dd24:	0800de17 	.word	0x0800de17
 800dd28:	0800de23 	.word	0x0800de23
 800dd2c:	0800de2f 	.word	0x0800de2f
 800dd30:	0800de3b 	.word	0x0800de3b
 800dd34:	0800de47 	.word	0x0800de47
 800dd38:	0800de53 	.word	0x0800de53
 800dd3c:	0800de5f 	.word	0x0800de5f
  {

    case MB_INPUT_SYS_UPTIME_0:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_UPTIME) + 0);
 800dd40:	4b56      	ldr	r3, [pc, #344]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	881a      	ldrh	r2, [r3, #0]
 800dd46:	683b      	ldr	r3, [r7, #0]
 800dd48:	801a      	strh	r2, [r3, #0]
      break;
 800dd4a:	e095      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_SYS_UPTIME_1:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_UPTIME) + 1);
 800dd4c:	4b53      	ldr	r3, [pc, #332]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	885a      	ldrh	r2, [r3, #2]
 800dd52:	683b      	ldr	r3, [r7, #0]
 800dd54:	801a      	strh	r2, [r3, #0]
      break;
 800dd56:	e08f      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_SYS_REGMAP_VERSION_0:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_REGMAP_VERSION) + 0);
 800dd58:	4b50      	ldr	r3, [pc, #320]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	889a      	ldrh	r2, [r3, #4]
 800dd5e:	683b      	ldr	r3, [r7, #0]
 800dd60:	801a      	strh	r2, [r3, #0]
      break;
 800dd62:	e089      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_SYS_REGMAP_VERSION_1:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_REGMAP_VERSION) + 1);
 800dd64:	4b4d      	ldr	r3, [pc, #308]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	88da      	ldrh	r2, [r3, #6]
 800dd6a:	683b      	ldr	r3, [r7, #0]
 800dd6c:	801a      	strh	r2, [r3, #0]
      break;
 800dd6e:	e083      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_SYS_STATUS_0:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_STATUS) + 0);
 800dd70:	4b4a      	ldr	r3, [pc, #296]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	891a      	ldrh	r2, [r3, #8]
 800dd76:	683b      	ldr	r3, [r7, #0]
 800dd78:	801a      	strh	r2, [r3, #0]
      break;
 800dd7a:	e07d      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_SYS_STATUS_1:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_STATUS) + 1);
 800dd7c:	4b47      	ldr	r3, [pc, #284]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	895a      	ldrh	r2, [r3, #10]
 800dd82:	683b      	ldr	r3, [r7, #0]
 800dd84:	801a      	strh	r2, [r3, #0]
      break;
 800dd86:	e077      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_SYS_IO_INPUT:
      *value = conf.sys.io_input;
 800dd88:	4b45      	ldr	r3, [pc, #276]	@ (800dea0 <MbRtu_ReadInputRegCallback+0x1e4>)
 800dd8a:	8a9a      	ldrh	r2, [r3, #20]
 800dd8c:	683b      	ldr	r3, [r7, #0]
 800dd8e:	801a      	strh	r2, [r3, #0]
      break;
 800dd90:	e072      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FACT_SERIAL_NUMBER_0:
      *value = *((uint16_t *)CONF_PTR(CONF_FACT_SERIAL_NUMBER) + 0);
 800dd92:	4b42      	ldr	r3, [pc, #264]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd94:	685b      	ldr	r3, [r3, #4]
 800dd96:	881a      	ldrh	r2, [r3, #0]
 800dd98:	683b      	ldr	r3, [r7, #0]
 800dd9a:	801a      	strh	r2, [r3, #0]
      break;
 800dd9c:	e06c      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FACT_SERIAL_NUMBER_1:
      *value = *((uint16_t *)CONF_PTR(CONF_FACT_SERIAL_NUMBER) + 1);
 800dd9e:	4b3f      	ldr	r3, [pc, #252]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800dda0:	685b      	ldr	r3, [r3, #4]
 800dda2:	885a      	ldrh	r2, [r3, #2]
 800dda4:	683b      	ldr	r3, [r7, #0]
 800dda6:	801a      	strh	r2, [r3, #0]
      break;
 800dda8:	e066      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FACT_DEVICE_ID_0:
      *value = *((uint16_t *)CONF_PTR(CONF_FACT_DEVICE_ID) + 0);
 800ddaa:	4b3c      	ldr	r3, [pc, #240]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800ddac:	685b      	ldr	r3, [r3, #4]
 800ddae:	889a      	ldrh	r2, [r3, #4]
 800ddb0:	683b      	ldr	r3, [r7, #0]
 800ddb2:	801a      	strh	r2, [r3, #0]
      break;
 800ddb4:	e060      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FACT_DEVICE_ID_1:
      *value = *((uint16_t *)CONF_PTR(CONF_FACT_DEVICE_ID) + 1);
 800ddb6:	4b39      	ldr	r3, [pc, #228]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800ddb8:	685b      	ldr	r3, [r3, #4]
 800ddba:	88da      	ldrh	r2, [r3, #6]
 800ddbc:	683b      	ldr	r3, [r7, #0]
 800ddbe:	801a      	strh	r2, [r3, #0]
      break;
 800ddc0:	e05a      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FACT_HW_REVISION_0:
      *value = *((uint16_t *)CONF_PTR(CONF_FACT_HW_REVISION) + 0);
 800ddc2:	4b36      	ldr	r3, [pc, #216]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800ddc4:	685b      	ldr	r3, [r3, #4]
 800ddc6:	891a      	ldrh	r2, [r3, #8]
 800ddc8:	683b      	ldr	r3, [r7, #0]
 800ddca:	801a      	strh	r2, [r3, #0]
      break;
 800ddcc:	e054      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FACT_HW_REVISION_1:
      *value = *((uint16_t *)CONF_PTR(CONF_FACT_HW_REVISION) + 1);
 800ddce:	4b33      	ldr	r3, [pc, #204]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800ddd0:	685b      	ldr	r3, [r3, #4]
 800ddd2:	895a      	ldrh	r2, [r3, #10]
 800ddd4:	683b      	ldr	r3, [r7, #0]
 800ddd6:	801a      	strh	r2, [r3, #0]
      break;
 800ddd8:	e04e      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FACT_BOOT_REVISION_0:
      *value = *((uint16_t *)CONF_PTR(CONF_FACT_BOOT_REVISION) + 0);
 800ddda:	4b30      	ldr	r3, [pc, #192]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800dddc:	685b      	ldr	r3, [r3, #4]
 800ddde:	899a      	ldrh	r2, [r3, #12]
 800dde0:	683b      	ldr	r3, [r7, #0]
 800dde2:	801a      	strh	r2, [r3, #0]
      break;
 800dde4:	e048      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FACT_BOOT_REVISION_1:
      *value = *((uint16_t *)CONF_PTR(CONF_FACT_BOOT_REVISION) + 1);
 800dde6:	4b2d      	ldr	r3, [pc, #180]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800dde8:	685b      	ldr	r3, [r3, #4]
 800ddea:	89da      	ldrh	r2, [r3, #14]
 800ddec:	683b      	ldr	r3, [r7, #0]
 800ddee:	801a      	strh	r2, [r3, #0]
      break;
 800ddf0:	e042      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FIRM_REVISION_0:
      *value = *((uint16_t *)CONF_PTR(CONF_FIRM_REVISION) + 0);
 800ddf2:	4b2a      	ldr	r3, [pc, #168]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800ddf4:	689b      	ldr	r3, [r3, #8]
 800ddf6:	881a      	ldrh	r2, [r3, #0]
 800ddf8:	683b      	ldr	r3, [r7, #0]
 800ddfa:	801a      	strh	r2, [r3, #0]
      break;
 800ddfc:	e03c      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FIRM_REVISION_1:
      *value = *((uint16_t *)CONF_PTR(CONF_FIRM_REVISION) + 1);
 800ddfe:	4b27      	ldr	r3, [pc, #156]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800de00:	689b      	ldr	r3, [r3, #8]
 800de02:	885a      	ldrh	r2, [r3, #2]
 800de04:	683b      	ldr	r3, [r7, #0]
 800de06:	801a      	strh	r2, [r3, #0]
      break;
 800de08:	e036      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FIRM_ASSEMBLY_INFO_0:
      *value = *((uint16_t *)CONF_PTR(CONF_FIRM_ASSEMBLY_INFO) + 0);
 800de0a:	4b24      	ldr	r3, [pc, #144]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800de0c:	689b      	ldr	r3, [r3, #8]
 800de0e:	889a      	ldrh	r2, [r3, #4]
 800de10:	683b      	ldr	r3, [r7, #0]
 800de12:	801a      	strh	r2, [r3, #0]
      break;
 800de14:	e030      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FIRM_ASSEMBLY_INFO_1:
      *value = *((uint16_t *)CONF_PTR(CONF_FIRM_ASSEMBLY_INFO) + 1);
 800de16:	4b21      	ldr	r3, [pc, #132]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800de18:	689b      	ldr	r3, [r3, #8]
 800de1a:	88da      	ldrh	r2, [r3, #6]
 800de1c:	683b      	ldr	r3, [r7, #0]
 800de1e:	801a      	strh	r2, [r3, #0]
      break;
 800de20:	e02a      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FIRM_APP_CHECKSUM_0:
      *value = *((uint16_t *)CONF_PTR(CONF_FIRM_APP_CHECKSUM) + 0);
 800de22:	4b1e      	ldr	r3, [pc, #120]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800de24:	689b      	ldr	r3, [r3, #8]
 800de26:	891a      	ldrh	r2, [r3, #8]
 800de28:	683b      	ldr	r3, [r7, #0]
 800de2a:	801a      	strh	r2, [r3, #0]
      break;
 800de2c:	e024      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FIRM_APP_CHECKSUM_1:
      *value = *((uint16_t *)CONF_PTR(CONF_FIRM_APP_CHECKSUM) + 1);
 800de2e:	4b1b      	ldr	r3, [pc, #108]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800de30:	689b      	ldr	r3, [r3, #8]
 800de32:	895a      	ldrh	r2, [r3, #10]
 800de34:	683b      	ldr	r3, [r7, #0]
 800de36:	801a      	strh	r2, [r3, #0]
      break;
 800de38:	e01e      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FIRM_APP_SIZE_0:
      *value = *((uint16_t *)CONF_PTR(CONF_FIRM_APP_SIZE) + 0);
 800de3a:	4b18      	ldr	r3, [pc, #96]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800de3c:	689b      	ldr	r3, [r3, #8]
 800de3e:	899a      	ldrh	r2, [r3, #12]
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	801a      	strh	r2, [r3, #0]
      break;
 800de44:	e018      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FIRM_APP_SIZE_1:
      *value = *((uint16_t *)CONF_PTR(CONF_FIRM_APP_SIZE) + 1);
 800de46:	4b15      	ldr	r3, [pc, #84]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800de48:	689b      	ldr	r3, [r3, #8]
 800de4a:	89da      	ldrh	r2, [r3, #14]
 800de4c:	683b      	ldr	r3, [r7, #0]
 800de4e:	801a      	strh	r2, [r3, #0]
      break;
 800de50:	e012      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_DBG_WRITES_CONF_0:
      *value = *((uint16_t *)CONF_PTR(CONF_DBG_WRITES_CONF) + 0);
 800de52:	4b12      	ldr	r3, [pc, #72]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800de54:	699b      	ldr	r3, [r3, #24]
 800de56:	881a      	ldrh	r2, [r3, #0]
 800de58:	683b      	ldr	r3, [r7, #0]
 800de5a:	801a      	strh	r2, [r3, #0]
      break;
 800de5c:	e00c      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_DBG_WRITES_CONF_1:
      *value = *((uint16_t *)CONF_PTR(CONF_DBG_WRITES_CONF) + 1);
 800de5e:	4b0f      	ldr	r3, [pc, #60]	@ (800de9c <MbRtu_ReadInputRegCallback+0x1e0>)
 800de60:	699b      	ldr	r3, [r3, #24]
 800de62:	885a      	ldrh	r2, [r3, #2]
 800de64:	683b      	ldr	r3, [r7, #0]
 800de66:	801a      	strh	r2, [r3, #0]
      break;
 800de68:	e006      	b.n	800de78 <MbRtu_ReadInputRegCallback+0x1bc>


    default:
      *value = MB_READ_NOT_SUPPORTED;
 800de6a:	683b      	ldr	r3, [r7, #0]
 800de6c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800de70:	801a      	strh	r2, [r3, #0]
      ret = STATUS_ERROR;
 800de72:	2301      	movs	r3, #1
 800de74:	82fb      	strh	r3, [r7, #22]
      break;
 800de76:	bf00      	nop
  }

  /* Reverse byte order */
  *value = __REV16(*value);
 800de78:	683b      	ldr	r3, [r7, #0]
 800de7a:	881b      	ldrh	r3, [r3, #0]
 800de7c:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
{
  uint32_t result;

  __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 800de7e:	693b      	ldr	r3, [r7, #16]
 800de80:	ba5b      	rev16	r3, r3
 800de82:	60fb      	str	r3, [r7, #12]
  return result;
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	b29a      	uxth	r2, r3
 800de88:	683b      	ldr	r3, [r7, #0]
 800de8a:	801a      	strh	r2, [r3, #0]

  return ret;
 800de8c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 800de90:	4618      	mov	r0, r3
 800de92:	371c      	adds	r7, #28
 800de94:	46bd      	mov	sp, r7
 800de96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de9a:	4770      	bx	lr
 800de9c:	08015a98 	.word	0x08015a98
 800dea0:	2000054c 	.word	0x2000054c

0800dea4 <MbRtu_ReadHoldingRegCallback>:


Status_t MbRtu_ReadHoldingRegCallback(uint16_t address, uint16_t *value)
{
 800dea4:	b480      	push	{r7}
 800dea6:	b087      	sub	sp, #28
 800dea8:	af00      	add	r7, sp, #0
 800deaa:	4603      	mov	r3, r0
 800deac:	6039      	str	r1, [r7, #0]
 800deae:	80fb      	strh	r3, [r7, #6]
  Status_t ret = STATUS_OK;
 800deb0:	2300      	movs	r3, #0
 800deb2:	82fb      	strh	r3, [r7, #22]

  switch (address)
 800deb4:	88fb      	ldrh	r3, [r7, #6]
 800deb6:	2b0e      	cmp	r3, #14
 800deb8:	d87c      	bhi.n	800dfb4 <MbRtu_ReadHoldingRegCallback+0x110>
 800deba:	a201      	add	r2, pc, #4	@ (adr r2, 800dec0 <MbRtu_ReadHoldingRegCallback+0x1c>)
 800debc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dec0:	0800defd 	.word	0x0800defd
 800dec4:	0800df09 	.word	0x0800df09
 800dec8:	0800df15 	.word	0x0800df15
 800decc:	0800df21 	.word	0x0800df21
 800ded0:	0800df2d 	.word	0x0800df2d
 800ded4:	0800df3b 	.word	0x0800df3b
 800ded8:	0800df49 	.word	0x0800df49
 800dedc:	0800df57 	.word	0x0800df57
 800dee0:	0800df61 	.word	0x0800df61
 800dee4:	0800df6d 	.word	0x0800df6d
 800dee8:	0800df79 	.word	0x0800df79
 800deec:	0800df85 	.word	0x0800df85
 800def0:	0800df91 	.word	0x0800df91
 800def4:	0800df9d 	.word	0x0800df9d
 800def8:	0800dfa9 	.word	0x0800dfa9
  {

    case MB_HOLD_SYS_COMMAND_0:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_COMMAND) + 0);
 800defc:	4b3a      	ldr	r3, [pc, #232]	@ (800dfe8 <MbRtu_ReadHoldingRegCallback+0x144>)
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	899a      	ldrh	r2, [r3, #12]
 800df02:	683b      	ldr	r3, [r7, #0]
 800df04:	801a      	strh	r2, [r3, #0]
      break;
 800df06:	e05c      	b.n	800dfc2 <MbRtu_ReadHoldingRegCallback+0x11e>
    case MB_HOLD_SYS_COMMAND_1:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_COMMAND) + 1);
 800df08:	4b37      	ldr	r3, [pc, #220]	@ (800dfe8 <MbRtu_ReadHoldingRegCallback+0x144>)
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	89da      	ldrh	r2, [r3, #14]
 800df0e:	683b      	ldr	r3, [r7, #0]
 800df10:	801a      	strh	r2, [r3, #0]
      break;
 800df12:	e056      	b.n	800dfc2 <MbRtu_ReadHoldingRegCallback+0x11e>
    case MB_HOLD_SYS_TEST_0:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_TEST) + 0);
 800df14:	4b34      	ldr	r3, [pc, #208]	@ (800dfe8 <MbRtu_ReadHoldingRegCallback+0x144>)
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	8a1a      	ldrh	r2, [r3, #16]
 800df1a:	683b      	ldr	r3, [r7, #0]
 800df1c:	801a      	strh	r2, [r3, #0]
      break;
 800df1e:	e050      	b.n	800dfc2 <MbRtu_ReadHoldingRegCallback+0x11e>
    case MB_HOLD_SYS_TEST_1:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_TEST) + 1);
 800df20:	4b31      	ldr	r3, [pc, #196]	@ (800dfe8 <MbRtu_ReadHoldingRegCallback+0x144>)
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	8a5a      	ldrh	r2, [r3, #18]
 800df26:	683b      	ldr	r3, [r7, #0]
 800df28:	801a      	strh	r2, [r3, #0]
      break;
 800df2a:	e04a      	b.n	800dfc2 <MbRtu_ReadHoldingRegCallback+0x11e>
    case MB_HOLD_COM_MB_BAUD_RATE:
      *value = conf.com.mb_baud_rate;
 800df2c:	4b2f      	ldr	r3, [pc, #188]	@ (800dfec <MbRtu_ReadHoldingRegCallback+0x148>)
 800df2e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800df32:	461a      	mov	r2, r3
 800df34:	683b      	ldr	r3, [r7, #0]
 800df36:	801a      	strh	r2, [r3, #0]
      break;
 800df38:	e043      	b.n	800dfc2 <MbRtu_ReadHoldingRegCallback+0x11e>
    case MB_HOLD_COM_MB_PARITY:
      *value = conf.com.mb_parity;
 800df3a:	4b2c      	ldr	r3, [pc, #176]	@ (800dfec <MbRtu_ReadHoldingRegCallback+0x148>)
 800df3c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800df40:	461a      	mov	r2, r3
 800df42:	683b      	ldr	r3, [r7, #0]
 800df44:	801a      	strh	r2, [r3, #0]
      break;
 800df46:	e03c      	b.n	800dfc2 <MbRtu_ReadHoldingRegCallback+0x11e>
    case MB_HOLD_COM_MB_STOP_BITS:
      *value = conf.com.mb_stop_bits;
 800df48:	4b28      	ldr	r3, [pc, #160]	@ (800dfec <MbRtu_ReadHoldingRegCallback+0x148>)
 800df4a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800df4e:	461a      	mov	r2, r3
 800df50:	683b      	ldr	r3, [r7, #0]
 800df52:	801a      	strh	r2, [r3, #0]
      break;
 800df54:	e035      	b.n	800dfc2 <MbRtu_ReadHoldingRegCallback+0x11e>
    case MB_HOLD_COM_MB_APPLY:
      *value = conf.com.mb_apply;
 800df56:	4b25      	ldr	r3, [pc, #148]	@ (800dfec <MbRtu_ReadHoldingRegCallback+0x148>)
 800df58:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 800df5a:	683b      	ldr	r3, [r7, #0]
 800df5c:	801a      	strh	r2, [r3, #0]
      break;
 800df5e:	e030      	b.n	800dfc2 <MbRtu_ReadHoldingRegCallback+0x11e>
    case MB_HOLD_COM_MB_TIMEOUT:
      *value = conf.com.mb_timeout;
 800df60:	4b22      	ldr	r3, [pc, #136]	@ (800dfec <MbRtu_ReadHoldingRegCallback+0x148>)
 800df62:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 800df66:	683b      	ldr	r3, [r7, #0]
 800df68:	801a      	strh	r2, [r3, #0]
      break;
 800df6a:	e02a      	b.n	800dfc2 <MbRtu_ReadHoldingRegCallback+0x11e>
    case MB_HOLD_STPMEA_STEPS_0:
      *value = *((uint16_t *)CONF_PTR(CONF_STPMEA_STEPS) + 0);
 800df6c:	4b1e      	ldr	r3, [pc, #120]	@ (800dfe8 <MbRtu_ReadHoldingRegCallback+0x144>)
 800df6e:	695b      	ldr	r3, [r3, #20]
 800df70:	881a      	ldrh	r2, [r3, #0]
 800df72:	683b      	ldr	r3, [r7, #0]
 800df74:	801a      	strh	r2, [r3, #0]
      break;
 800df76:	e024      	b.n	800dfc2 <MbRtu_ReadHoldingRegCallback+0x11e>
    case MB_HOLD_STPMEA_STEPS_1:
      *value = *((uint16_t *)CONF_PTR(CONF_STPMEA_STEPS) + 1);
 800df78:	4b1b      	ldr	r3, [pc, #108]	@ (800dfe8 <MbRtu_ReadHoldingRegCallback+0x144>)
 800df7a:	695b      	ldr	r3, [r3, #20]
 800df7c:	885a      	ldrh	r2, [r3, #2]
 800df7e:	683b      	ldr	r3, [r7, #0]
 800df80:	801a      	strh	r2, [r3, #0]
      break;
 800df82:	e01e      	b.n	800dfc2 <MbRtu_ReadHoldingRegCallback+0x11e>
    case MB_HOLD_STPMEA_STALL_0:
      *value = *((uint16_t *)CONF_PTR(CONF_STPMEA_STALL) + 0);
 800df84:	4b18      	ldr	r3, [pc, #96]	@ (800dfe8 <MbRtu_ReadHoldingRegCallback+0x144>)
 800df86:	695b      	ldr	r3, [r3, #20]
 800df88:	889a      	ldrh	r2, [r3, #4]
 800df8a:	683b      	ldr	r3, [r7, #0]
 800df8c:	801a      	strh	r2, [r3, #0]
      break;
 800df8e:	e018      	b.n	800dfc2 <MbRtu_ReadHoldingRegCallback+0x11e>
    case MB_HOLD_STPMEA_STALL_1:
      *value = *((uint16_t *)CONF_PTR(CONF_STPMEA_STALL) + 1);
 800df90:	4b15      	ldr	r3, [pc, #84]	@ (800dfe8 <MbRtu_ReadHoldingRegCallback+0x144>)
 800df92:	695b      	ldr	r3, [r3, #20]
 800df94:	88da      	ldrh	r2, [r3, #6]
 800df96:	683b      	ldr	r3, [r7, #0]
 800df98:	801a      	strh	r2, [r3, #0]
      break;
 800df9a:	e012      	b.n	800dfc2 <MbRtu_ReadHoldingRegCallback+0x11e>
    case MB_HOLD_STPMEA_BUFF_0:
      *value = *((uint16_t *)CONF_PTR(CONF_STPMEA_BUFF) + 0);
 800df9c:	4b12      	ldr	r3, [pc, #72]	@ (800dfe8 <MbRtu_ReadHoldingRegCallback+0x144>)
 800df9e:	695b      	ldr	r3, [r3, #20]
 800dfa0:	891a      	ldrh	r2, [r3, #8]
 800dfa2:	683b      	ldr	r3, [r7, #0]
 800dfa4:	801a      	strh	r2, [r3, #0]
      break;
 800dfa6:	e00c      	b.n	800dfc2 <MbRtu_ReadHoldingRegCallback+0x11e>
    case MB_HOLD_STPMEA_BUFF_1:
      *value = *((uint16_t *)CONF_PTR(CONF_STPMEA_BUFF) + 1);
 800dfa8:	4b0f      	ldr	r3, [pc, #60]	@ (800dfe8 <MbRtu_ReadHoldingRegCallback+0x144>)
 800dfaa:	695b      	ldr	r3, [r3, #20]
 800dfac:	895a      	ldrh	r2, [r3, #10]
 800dfae:	683b      	ldr	r3, [r7, #0]
 800dfb0:	801a      	strh	r2, [r3, #0]
      break;
 800dfb2:	e006      	b.n	800dfc2 <MbRtu_ReadHoldingRegCallback+0x11e>


    default:
      *value = MB_READ_NOT_SUPPORTED;
 800dfb4:	683b      	ldr	r3, [r7, #0]
 800dfb6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800dfba:	801a      	strh	r2, [r3, #0]
      ret = STATUS_ERROR;
 800dfbc:	2301      	movs	r3, #1
 800dfbe:	82fb      	strh	r3, [r7, #22]
      break;
 800dfc0:	bf00      	nop
  }

  /* Reverse byte order */
  *value = __REV16(*value);
 800dfc2:	683b      	ldr	r3, [r7, #0]
 800dfc4:	881b      	ldrh	r3, [r3, #0]
 800dfc6:	613b      	str	r3, [r7, #16]
  __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 800dfc8:	693b      	ldr	r3, [r7, #16]
 800dfca:	ba5b      	rev16	r3, r3
 800dfcc:	60fb      	str	r3, [r7, #12]
  return result;
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	b29a      	uxth	r2, r3
 800dfd2:	683b      	ldr	r3, [r7, #0]
 800dfd4:	801a      	strh	r2, [r3, #0]

  return ret;
 800dfd6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 800dfda:	4618      	mov	r0, r3
 800dfdc:	371c      	adds	r7, #28
 800dfde:	46bd      	mov	sp, r7
 800dfe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfe4:	4770      	bx	lr
 800dfe6:	bf00      	nop
 800dfe8:	08015a98 	.word	0x08015a98
 800dfec:	2000054c 	.word	0x2000054c

0800dff0 <MbRtu_WriteHoldingRegCallback>:




Status_t MbRtu_WriteHoldingRegCallback(uint16_t address, uint16_t value)
{
 800dff0:	b580      	push	{r7, lr}
 800dff2:	b084      	sub	sp, #16
 800dff4:	af00      	add	r7, sp, #0
 800dff6:	4603      	mov	r3, r0
 800dff8:	460a      	mov	r2, r1
 800dffa:	80fb      	strh	r3, [r7, #6]
 800dffc:	4613      	mov	r3, r2
 800dffe:	80bb      	strh	r3, [r7, #4]
  Status_t ret = STATUS_OK;
 800e000:	2300      	movs	r3, #0
 800e002:	81fb      	strh	r3, [r7, #14]
  uint32_t id = 0;
 800e004:	2300      	movs	r3, #0
 800e006:	60bb      	str	r3, [r7, #8]

  switch (address)
 800e008:	88fb      	ldrh	r3, [r7, #6]
 800e00a:	2b0e      	cmp	r3, #14
 800e00c:	f200 808d 	bhi.w	800e12a <MbRtu_WriteHoldingRegCallback+0x13a>
 800e010:	a201      	add	r2, pc, #4	@ (adr r2, 800e018 <MbRtu_WriteHoldingRegCallback+0x28>)
 800e012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e016:	bf00      	nop
 800e018:	0800e055 	.word	0x0800e055
 800e01c:	0800e061 	.word	0x0800e061
 800e020:	0800e073 	.word	0x0800e073
 800e024:	0800e07f 	.word	0x0800e07f
 800e028:	0800e08f 	.word	0x0800e08f
 800e02c:	0800e09f 	.word	0x0800e09f
 800e030:	0800e0af 	.word	0x0800e0af
 800e034:	0800e0bf 	.word	0x0800e0bf
 800e038:	0800e0cb 	.word	0x0800e0cb
 800e03c:	0800e0d9 	.word	0x0800e0d9
 800e040:	0800e0e3 	.word	0x0800e0e3
 800e044:	0800e0f3 	.word	0x0800e0f3
 800e048:	0800e0ff 	.word	0x0800e0ff
 800e04c:	0800e10f 	.word	0x0800e10f
 800e050:	0800e11b 	.word	0x0800e11b
  {

    case MB_HOLD_SYS_COMMAND_0:
      *((uint16_t *)CONF_PTR(CONF_SYS_COMMAND) + 0) = value;
 800e054:	4b3c      	ldr	r3, [pc, #240]	@ (800e148 <MbRtu_WriteHoldingRegCallback+0x158>)
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	330c      	adds	r3, #12
 800e05a:	88ba      	ldrh	r2, [r7, #4]
 800e05c:	801a      	strh	r2, [r3, #0]
      break;
 800e05e:	e067      	b.n	800e130 <MbRtu_WriteHoldingRegCallback+0x140>
    case MB_HOLD_SYS_COMMAND_1:
      *((uint16_t *)CONF_PTR(CONF_SYS_COMMAND) + 1) = value;
 800e060:	4b39      	ldr	r3, [pc, #228]	@ (800e148 <MbRtu_WriteHoldingRegCallback+0x158>)
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	330e      	adds	r3, #14
 800e066:	88ba      	ldrh	r2, [r7, #4]
 800e068:	801a      	strh	r2, [r3, #0]
      id = CONF_SYS_COMMAND;
 800e06a:	f24c 1352 	movw	r3, #49490	@ 0xc152
 800e06e:	60bb      	str	r3, [r7, #8]
      break;
 800e070:	e05e      	b.n	800e130 <MbRtu_WriteHoldingRegCallback+0x140>
    case MB_HOLD_SYS_TEST_0:
      *((uint16_t *)CONF_PTR(CONF_SYS_TEST) + 0) = value;
 800e072:	4b35      	ldr	r3, [pc, #212]	@ (800e148 <MbRtu_WriteHoldingRegCallback+0x158>)
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	3310      	adds	r3, #16
 800e078:	88ba      	ldrh	r2, [r7, #4]
 800e07a:	801a      	strh	r2, [r3, #0]
      break;
 800e07c:	e058      	b.n	800e130 <MbRtu_WriteHoldingRegCallback+0x140>
    case MB_HOLD_SYS_TEST_1:
      *((uint16_t *)CONF_PTR(CONF_SYS_TEST) + 1) = value;
 800e07e:	4b32      	ldr	r3, [pc, #200]	@ (800e148 <MbRtu_WriteHoldingRegCallback+0x158>)
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	3312      	adds	r3, #18
 800e084:	88ba      	ldrh	r2, [r7, #4]
 800e086:	801a      	strh	r2, [r3, #0]
      id = CONF_SYS_TEST;
 800e088:	4b30      	ldr	r3, [pc, #192]	@ (800e14c <MbRtu_WriteHoldingRegCallback+0x15c>)
 800e08a:	60bb      	str	r3, [r7, #8]
      break;
 800e08c:	e050      	b.n	800e130 <MbRtu_WriteHoldingRegCallback+0x140>
    case MB_HOLD_COM_MB_BAUD_RATE:
      conf.com.mb_baud_rate = (com_mb_baud_rate_t)value;
 800e08e:	88bb      	ldrh	r3, [r7, #4]
 800e090:	b2da      	uxtb	r2, r3
 800e092:	4b2f      	ldr	r3, [pc, #188]	@ (800e150 <MbRtu_WriteHoldingRegCallback+0x160>)
 800e094:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      id = CONF_COM_MB_BAUD_RATE;
 800e098:	4b2e      	ldr	r3, [pc, #184]	@ (800e154 <MbRtu_WriteHoldingRegCallback+0x164>)
 800e09a:	60bb      	str	r3, [r7, #8]
      break;
 800e09c:	e048      	b.n	800e130 <MbRtu_WriteHoldingRegCallback+0x140>
    case MB_HOLD_COM_MB_PARITY:
      conf.com.mb_parity = (com_mb_parity_t)value;
 800e09e:	88bb      	ldrh	r3, [r7, #4]
 800e0a0:	b2da      	uxtb	r2, r3
 800e0a2:	4b2b      	ldr	r3, [pc, #172]	@ (800e150 <MbRtu_WriteHoldingRegCallback+0x160>)
 800e0a4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
      id = CONF_COM_MB_PARITY;
 800e0a8:	4b2b      	ldr	r3, [pc, #172]	@ (800e158 <MbRtu_WriteHoldingRegCallback+0x168>)
 800e0aa:	60bb      	str	r3, [r7, #8]
      break;
 800e0ac:	e040      	b.n	800e130 <MbRtu_WriteHoldingRegCallback+0x140>
    case MB_HOLD_COM_MB_STOP_BITS:
      conf.com.mb_stop_bits = (com_mb_stop_bits_t)value;
 800e0ae:	88bb      	ldrh	r3, [r7, #4]
 800e0b0:	b2da      	uxtb	r2, r3
 800e0b2:	4b27      	ldr	r3, [pc, #156]	@ (800e150 <MbRtu_WriteHoldingRegCallback+0x160>)
 800e0b4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
      id = CONF_COM_MB_STOP_BITS;
 800e0b8:	4b28      	ldr	r3, [pc, #160]	@ (800e15c <MbRtu_WriteHoldingRegCallback+0x16c>)
 800e0ba:	60bb      	str	r3, [r7, #8]
      break;
 800e0bc:	e038      	b.n	800e130 <MbRtu_WriteHoldingRegCallback+0x140>
    case MB_HOLD_COM_MB_APPLY:
      conf.com.mb_apply = value;
 800e0be:	4a24      	ldr	r2, [pc, #144]	@ (800e150 <MbRtu_WriteHoldingRegCallback+0x160>)
 800e0c0:	88bb      	ldrh	r3, [r7, #4]
 800e0c2:	87d3      	strh	r3, [r2, #62]	@ 0x3e
      id = CONF_COM_MB_APPLY;
 800e0c4:	4b26      	ldr	r3, [pc, #152]	@ (800e160 <MbRtu_WriteHoldingRegCallback+0x170>)
 800e0c6:	60bb      	str	r3, [r7, #8]
      break;
 800e0c8:	e032      	b.n	800e130 <MbRtu_WriteHoldingRegCallback+0x140>
    case MB_HOLD_COM_MB_TIMEOUT:
      conf.com.mb_timeout = value;
 800e0ca:	4a21      	ldr	r2, [pc, #132]	@ (800e150 <MbRtu_WriteHoldingRegCallback+0x160>)
 800e0cc:	88bb      	ldrh	r3, [r7, #4]
 800e0ce:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
      id = CONF_COM_MB_TIMEOUT;
 800e0d2:	4b24      	ldr	r3, [pc, #144]	@ (800e164 <MbRtu_WriteHoldingRegCallback+0x174>)
 800e0d4:	60bb      	str	r3, [r7, #8]
      break;
 800e0d6:	e02b      	b.n	800e130 <MbRtu_WriteHoldingRegCallback+0x140>
    case MB_HOLD_STPMEA_STEPS_0:
      *((uint16_t *)CONF_PTR(CONF_STPMEA_STEPS) + 0) = value;
 800e0d8:	4b1b      	ldr	r3, [pc, #108]	@ (800e148 <MbRtu_WriteHoldingRegCallback+0x158>)
 800e0da:	695b      	ldr	r3, [r3, #20]
 800e0dc:	88ba      	ldrh	r2, [r7, #4]
 800e0de:	801a      	strh	r2, [r3, #0]
      break;
 800e0e0:	e026      	b.n	800e130 <MbRtu_WriteHoldingRegCallback+0x140>
    case MB_HOLD_STPMEA_STEPS_1:
      *((uint16_t *)CONF_PTR(CONF_STPMEA_STEPS) + 1) = value;
 800e0e2:	4b19      	ldr	r3, [pc, #100]	@ (800e148 <MbRtu_WriteHoldingRegCallback+0x158>)
 800e0e4:	695b      	ldr	r3, [r3, #20]
 800e0e6:	3302      	adds	r3, #2
 800e0e8:	88ba      	ldrh	r2, [r7, #4]
 800e0ea:	801a      	strh	r2, [r3, #0]
      id = CONF_STPMEA_STEPS;
 800e0ec:	4b1e      	ldr	r3, [pc, #120]	@ (800e168 <MbRtu_WriteHoldingRegCallback+0x178>)
 800e0ee:	60bb      	str	r3, [r7, #8]
      break;
 800e0f0:	e01e      	b.n	800e130 <MbRtu_WriteHoldingRegCallback+0x140>
    case MB_HOLD_STPMEA_STALL_0:
      *((uint16_t *)CONF_PTR(CONF_STPMEA_STALL) + 0) = value;
 800e0f2:	4b15      	ldr	r3, [pc, #84]	@ (800e148 <MbRtu_WriteHoldingRegCallback+0x158>)
 800e0f4:	695b      	ldr	r3, [r3, #20]
 800e0f6:	3304      	adds	r3, #4
 800e0f8:	88ba      	ldrh	r2, [r7, #4]
 800e0fa:	801a      	strh	r2, [r3, #0]
      break;
 800e0fc:	e018      	b.n	800e130 <MbRtu_WriteHoldingRegCallback+0x140>
    case MB_HOLD_STPMEA_STALL_1:
      *((uint16_t *)CONF_PTR(CONF_STPMEA_STALL) + 1) = value;
 800e0fe:	4b12      	ldr	r3, [pc, #72]	@ (800e148 <MbRtu_WriteHoldingRegCallback+0x158>)
 800e100:	695b      	ldr	r3, [r3, #20]
 800e102:	3306      	adds	r3, #6
 800e104:	88ba      	ldrh	r2, [r7, #4]
 800e106:	801a      	strh	r2, [r3, #0]
      id = CONF_STPMEA_STALL;
 800e108:	4b18      	ldr	r3, [pc, #96]	@ (800e16c <MbRtu_WriteHoldingRegCallback+0x17c>)
 800e10a:	60bb      	str	r3, [r7, #8]
      break;
 800e10c:	e010      	b.n	800e130 <MbRtu_WriteHoldingRegCallback+0x140>
    case MB_HOLD_STPMEA_BUFF_0:
      *((uint16_t *)CONF_PTR(CONF_STPMEA_BUFF) + 0) = value;
 800e10e:	4b0e      	ldr	r3, [pc, #56]	@ (800e148 <MbRtu_WriteHoldingRegCallback+0x158>)
 800e110:	695b      	ldr	r3, [r3, #20]
 800e112:	3308      	adds	r3, #8
 800e114:	88ba      	ldrh	r2, [r7, #4]
 800e116:	801a      	strh	r2, [r3, #0]
      break;
 800e118:	e00a      	b.n	800e130 <MbRtu_WriteHoldingRegCallback+0x140>
    case MB_HOLD_STPMEA_BUFF_1:
      *((uint16_t *)CONF_PTR(CONF_STPMEA_BUFF) + 1) = value;
 800e11a:	4b0b      	ldr	r3, [pc, #44]	@ (800e148 <MbRtu_WriteHoldingRegCallback+0x158>)
 800e11c:	695b      	ldr	r3, [r3, #20]
 800e11e:	330a      	adds	r3, #10
 800e120:	88ba      	ldrh	r2, [r7, #4]
 800e122:	801a      	strh	r2, [r3, #0]
      id = CONF_STPMEA_BUFF;
 800e124:	4b12      	ldr	r3, [pc, #72]	@ (800e170 <MbRtu_WriteHoldingRegCallback+0x180>)
 800e126:	60bb      	str	r3, [r7, #8]
      break;
 800e128:	e002      	b.n	800e130 <MbRtu_WriteHoldingRegCallback+0x140>


    default:
      ret = STATUS_ERROR;
 800e12a:	2301      	movs	r3, #1
 800e12c:	81fb      	strh	r3, [r7, #14]
      break;
 800e12e:	bf00      	nop
  }

  if (id != 0)
 800e130:	68bb      	ldr	r3, [r7, #8]
 800e132:	2b00      	cmp	r3, #0
 800e134:	d002      	beq.n	800e13c <MbRtu_WriteHoldingRegCallback+0x14c>
  {
    Config_ApplyConfig(id);
 800e136:	68b8      	ldr	r0, [r7, #8]
 800e138:	f7fe fe9a 	bl	800ce70 <Config_ApplyConfig>
  }

  return ret;
 800e13c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800e140:	4618      	mov	r0, r3
 800e142:	3710      	adds	r7, #16
 800e144:	46bd      	mov	sp, r7
 800e146:	bd80      	pop	{r7, pc}
 800e148:	08015a98 	.word	0x08015a98
 800e14c:	00010152 	.word	0x00010152
 800e150:	2000054c 	.word	0x2000054c
 800e154:	03000570 	.word	0x03000570
 800e158:	03001570 	.word	0x03001570
 800e15c:	03002570 	.word	0x03002570
 800e160:	03006151 	.word	0x03006151
 800e164:	03008171 	.word	0x03008171
 800e168:	05000152 	.word	0x05000152
 800e16c:	05004152 	.word	0x05004152
 800e170:	05008152 	.word	0x05008152

0800e174 <MbUpgr_Init>:
/* Public variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions -----------------------------------------------------------------*/

Status_t MbUpgr_Init(void)
{
 800e174:	b480      	push	{r7}
 800e176:	b083      	sub	sp, #12
 800e178:	af00      	add	r7, sp, #0
  Status_t ret = STATUS_OK;
 800e17a:	2300      	movs	r3, #0
 800e17c:	80fb      	strh	r3, [r7, #6]

  /* Set status ready */
  mbu.status = MB_UPGR_STATUS_BUSY;
 800e17e:	4b08      	ldr	r3, [pc, #32]	@ (800e1a0 <MbUpgr_Init+0x2c>)
 800e180:	2200      	movs	r2, #0
 800e182:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  mbu.writeDone = 0;
 800e186:	4b06      	ldr	r3, [pc, #24]	@ (800e1a0 <MbUpgr_Init+0x2c>)
 800e188:	2200      	movs	r2, #0
 800e18a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return ret;
 800e18e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800e192:	4618      	mov	r0, r3
 800e194:	370c      	adds	r7, #12
 800e196:	46bd      	mov	sp, r7
 800e198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e19c:	4770      	bx	lr
 800e19e:	bf00      	nop
 800e1a0:	20000604 	.word	0x20000604

0800e1a4 <MbUpgr_Handle>:


Status_t MbUpgr_Handle(void)
{
 800e1a4:	b580      	push	{r7, lr}
 800e1a6:	b082      	sub	sp, #8
 800e1a8:	af00      	add	r7, sp, #0
  Status_t ret = STATUS_OK;
 800e1aa:	2300      	movs	r3, #0
 800e1ac:	80fb      	strh	r3, [r7, #6]

  /* First 4 registers were written? */
  if (mbu.startClb != 0)
 800e1ae:	4b35      	ldr	r3, [pc, #212]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e1b0:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d020      	beq.n	800e1fa <MbUpgr_Handle+0x56>
  {
    mbu.startClb = 0;
 800e1b8:	4b32      	ldr	r3, [pc, #200]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e1ba:	2200      	movs	r2, #0
 800e1bc:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
    /* Start of programming procedure */
    ret = MbUpgr_HeaderClb(mbu.type, mbu.mode, mbu.size);
 800e1c0:	4b30      	ldr	r3, [pc, #192]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e1c2:	881b      	ldrh	r3, [r3, #0]
 800e1c4:	4a2f      	ldr	r2, [pc, #188]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e1c6:	8851      	ldrh	r1, [r2, #2]
 800e1c8:	4a2e      	ldr	r2, [pc, #184]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e1ca:	6852      	ldr	r2, [r2, #4]
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	f000 f8e1 	bl	800e394 <MbUpgr_HeaderClb>
 800e1d2:	4603      	mov	r3, r0
 800e1d4:	80fb      	strh	r3, [r7, #6]
    if (mbu.writeDone == 0)
 800e1d6:	4b2b      	ldr	r3, [pc, #172]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e1d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d10c      	bne.n	800e1fa <MbUpgr_Handle+0x56>
    {
      if (ret == STATUS_OK)
 800e1e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d104      	bne.n	800e1f2 <MbUpgr_Handle+0x4e>
      {
        mbu.status = MB_UPGR_STATUS_READY;
 800e1e8:	4b26      	ldr	r3, [pc, #152]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e1ea:	2201      	movs	r2, #1
 800e1ec:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800e1f0:	e003      	b.n	800e1fa <MbUpgr_Handle+0x56>
      }
      else
      {
        mbu.status = MB_UPGR_STATUS_DONE_ERROR;
 800e1f2:	4b24      	ldr	r3, [pc, #144]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e1f4:	2203      	movs	r2, #3
 800e1f6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      }
    }
  }
  /* Write done flag is set */
  if (mbu.writeDone != 0)
 800e1fa:	4b22      	ldr	r3, [pc, #136]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e1fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e200:	2b00      	cmp	r3, #0
 800e202:	d039      	beq.n	800e278 <MbUpgr_Handle+0xd4>
  {
    /* Call function that writes data into flash */
    ret = MbUpgr_WritePageClb(mbu.offset, mbu.data, mbu.page_size);
 800e204:	4b1f      	ldr	r3, [pc, #124]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e206:	f8d3 300a 	ldr.w	r3, [r3, #10]
 800e20a:	4a1e      	ldr	r2, [pc, #120]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e20c:	8912      	ldrh	r2, [r2, #8]
 800e20e:	491e      	ldr	r1, [pc, #120]	@ (800e288 <MbUpgr_Handle+0xe4>)
 800e210:	4618      	mov	r0, r3
 800e212:	f000 f8da 	bl	800e3ca <MbUpgr_WritePageClb>
 800e216:	4603      	mov	r3, r0
 800e218:	80fb      	strh	r3, [r7, #6]
    if (ret == STATUS_OK)
 800e21a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d104      	bne.n	800e22c <MbUpgr_Handle+0x88>
    {
      mbu.status = MB_UPGR_STATUS_READY;
 800e222:	4b18      	ldr	r3, [pc, #96]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e224:	2201      	movs	r2, #1
 800e226:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800e22a:	e003      	b.n	800e234 <MbUpgr_Handle+0x90>
    }
    else
    {
      mbu.status = MB_UPGR_STATUS_DONE_ERROR;
 800e22c:	4b15      	ldr	r3, [pc, #84]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e22e:	2203      	movs	r2, #3
 800e230:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
    }
    /* Did we receive all data? */
    if (mbu.size - mbu.offset <= mbu.page_size)
 800e234:	4b13      	ldr	r3, [pc, #76]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e236:	685a      	ldr	r2, [r3, #4]
 800e238:	4b12      	ldr	r3, [pc, #72]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e23a:	f8d3 300a 	ldr.w	r3, [r3, #10]
 800e23e:	1ad3      	subs	r3, r2, r3
 800e240:	4a10      	ldr	r2, [pc, #64]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e242:	8912      	ldrh	r2, [r2, #8]
 800e244:	4293      	cmp	r3, r2
 800e246:	d813      	bhi.n	800e270 <MbUpgr_Handle+0xcc>
    {
      /* The whole binary has been received, callback */
      ret = MbUpgr_WriteDoneClb(mbu.size);
 800e248:	4b0e      	ldr	r3, [pc, #56]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e24a:	685b      	ldr	r3, [r3, #4]
 800e24c:	4618      	mov	r0, r3
 800e24e:	f000 f8cd 	bl	800e3ec <MbUpgr_WriteDoneClb>
 800e252:	4603      	mov	r3, r0
 800e254:	80fb      	strh	r3, [r7, #6]
      if (ret == STATUS_OK)
 800e256:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d104      	bne.n	800e268 <MbUpgr_Handle+0xc4>
      {
        mbu.status = MB_UPGR_STATUS_DONE_OK;
 800e25e:	4b09      	ldr	r3, [pc, #36]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e260:	2202      	movs	r2, #2
 800e262:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800e266:	e003      	b.n	800e270 <MbUpgr_Handle+0xcc>
      }
      else
      {
        mbu.status = MB_UPGR_STATUS_DONE_ERROR;
 800e268:	4b06      	ldr	r3, [pc, #24]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e26a:	2203      	movs	r2, #3
 800e26c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      }
    }
    /* Reset flags */
    mbu.writeDone = 0;
 800e270:	4b04      	ldr	r3, [pc, #16]	@ (800e284 <MbUpgr_Handle+0xe0>)
 800e272:	2200      	movs	r2, #0
 800e274:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
  }

  return ret;
 800e278:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800e27c:	4618      	mov	r0, r3
 800e27e:	3708      	adds	r7, #8
 800e280:	46bd      	mov	sp, r7
 800e282:	bd80      	pop	{r7, pc}
 800e284:	20000604 	.word	0x20000604
 800e288:	20000612 	.word	0x20000612

0800e28c <MbUpgr_WriteRegisters>:


Status_t MbUpgr_WriteRegisters(uint16_t offset, uint16_t length, uint8_t* data)
{
 800e28c:	b480      	push	{r7}
 800e28e:	b087      	sub	sp, #28
 800e290:	af00      	add	r7, sp, #0
 800e292:	4603      	mov	r3, r0
 800e294:	603a      	str	r2, [r7, #0]
 800e296:	80fb      	strh	r3, [r7, #6]
 800e298:	460b      	mov	r3, r1
 800e29a:	80bb      	strh	r3, [r7, #4]
  Status_t ret = STATUS_OK;
 800e29c:	2300      	movs	r3, #0
 800e29e:	827b      	strh	r3, [r7, #18]
  uint8_t *storage = (uint8_t*)&mbu + (offset - MB_UPGR_BASE_ADDRESS) * 2;
 800e2a0:	88fb      	ldrh	r3, [r7, #6]
 800e2a2:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800e2a6:	005b      	lsls	r3, r3, #1
 800e2a8:	461a      	mov	r2, r3
 800e2aa:	4b1a      	ldr	r3, [pc, #104]	@ (800e314 <MbUpgr_WriteRegisters+0x88>)
 800e2ac:	4413      	add	r3, r2
 800e2ae:	60fb      	str	r3, [r7, #12]

  /* Copy and byte reverse */
  for (int i = 0; i < length; i++)
 800e2b0:	2300      	movs	r3, #0
 800e2b2:	617b      	str	r3, [r7, #20]
 800e2b4:	e01a      	b.n	800e2ec <MbUpgr_WriteRegisters+0x60>
  {
    storage[i * 2 + 1] = data[i * 2 + 0];
 800e2b6:	697b      	ldr	r3, [r7, #20]
 800e2b8:	005b      	lsls	r3, r3, #1
 800e2ba:	461a      	mov	r2, r3
 800e2bc:	683b      	ldr	r3, [r7, #0]
 800e2be:	441a      	add	r2, r3
 800e2c0:	697b      	ldr	r3, [r7, #20]
 800e2c2:	005b      	lsls	r3, r3, #1
 800e2c4:	3301      	adds	r3, #1
 800e2c6:	68f9      	ldr	r1, [r7, #12]
 800e2c8:	440b      	add	r3, r1
 800e2ca:	7812      	ldrb	r2, [r2, #0]
 800e2cc:	701a      	strb	r2, [r3, #0]
    storage[i * 2 + 0] = data[i * 2 + 1];
 800e2ce:	697b      	ldr	r3, [r7, #20]
 800e2d0:	005b      	lsls	r3, r3, #1
 800e2d2:	3301      	adds	r3, #1
 800e2d4:	683a      	ldr	r2, [r7, #0]
 800e2d6:	441a      	add	r2, r3
 800e2d8:	697b      	ldr	r3, [r7, #20]
 800e2da:	005b      	lsls	r3, r3, #1
 800e2dc:	4619      	mov	r1, r3
 800e2de:	68fb      	ldr	r3, [r7, #12]
 800e2e0:	440b      	add	r3, r1
 800e2e2:	7812      	ldrb	r2, [r2, #0]
 800e2e4:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < length; i++)
 800e2e6:	697b      	ldr	r3, [r7, #20]
 800e2e8:	3301      	adds	r3, #1
 800e2ea:	617b      	str	r3, [r7, #20]
 800e2ec:	88bb      	ldrh	r3, [r7, #4]
 800e2ee:	697a      	ldr	r2, [r7, #20]
 800e2f0:	429a      	cmp	r2, r3
 800e2f2:	dbe0      	blt.n	800e2b6 <MbUpgr_WriteRegisters+0x2a>
  }

  /* Write into starting registers */
  if ((offset - MB_UPGR_BASE_ADDRESS) < 4)
 800e2f4:	88fb      	ldrh	r3, [r7, #6]
 800e2f6:	f5b3 7f7b 	cmp.w	r3, #1004	@ 0x3ec
 800e2fa:	d203      	bcs.n	800e304 <MbUpgr_WriteRegisters+0x78>
  {
    mbu.startClb = 1;
 800e2fc:	4b05      	ldr	r3, [pc, #20]	@ (800e314 <MbUpgr_WriteRegisters+0x88>)
 800e2fe:	2201      	movs	r2, #1
 800e300:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
  }

  return ret;
 800e304:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
}
 800e308:	4618      	mov	r0, r3
 800e30a:	371c      	adds	r7, #28
 800e30c:	46bd      	mov	sp, r7
 800e30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e312:	4770      	bx	lr
 800e314:	20000604 	.word	0x20000604

0800e318 <MbUpgr_ReadRegisters>:


Status_t MbUpgr_ReadRegisters(uint16_t offset, uint16_t length, uint8_t* data)
{
 800e318:	b480      	push	{r7}
 800e31a:	b087      	sub	sp, #28
 800e31c:	af00      	add	r7, sp, #0
 800e31e:	4603      	mov	r3, r0
 800e320:	603a      	str	r2, [r7, #0]
 800e322:	80fb      	strh	r3, [r7, #6]
 800e324:	460b      	mov	r3, r1
 800e326:	80bb      	strh	r3, [r7, #4]
  Status_t ret = STATUS_OK;
 800e328:	2300      	movs	r3, #0
 800e32a:	827b      	strh	r3, [r7, #18]
  uint8_t *storage = (uint8_t*)&mbu + (offset - MB_UPGR_BASE_ADDRESS) * 2;
 800e32c:	88fb      	ldrh	r3, [r7, #6]
 800e32e:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800e332:	005b      	lsls	r3, r3, #1
 800e334:	461a      	mov	r2, r3
 800e336:	4b16      	ldr	r3, [pc, #88]	@ (800e390 <MbUpgr_ReadRegisters+0x78>)
 800e338:	4413      	add	r3, r2
 800e33a:	60fb      	str	r3, [r7, #12]

  /* Copy and byte reverse */
  for (int i = 0; i < length; i++)
 800e33c:	2300      	movs	r3, #0
 800e33e:	617b      	str	r3, [r7, #20]
 800e340:	e01a      	b.n	800e378 <MbUpgr_ReadRegisters+0x60>
  {
    data[i * 2 + 1] = storage[i * 2 + 0];
 800e342:	697b      	ldr	r3, [r7, #20]
 800e344:	005b      	lsls	r3, r3, #1
 800e346:	461a      	mov	r2, r3
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	441a      	add	r2, r3
 800e34c:	697b      	ldr	r3, [r7, #20]
 800e34e:	005b      	lsls	r3, r3, #1
 800e350:	3301      	adds	r3, #1
 800e352:	6839      	ldr	r1, [r7, #0]
 800e354:	440b      	add	r3, r1
 800e356:	7812      	ldrb	r2, [r2, #0]
 800e358:	701a      	strb	r2, [r3, #0]
    data[i * 2 + 0] = storage[i * 2 + 1];
 800e35a:	697b      	ldr	r3, [r7, #20]
 800e35c:	005b      	lsls	r3, r3, #1
 800e35e:	3301      	adds	r3, #1
 800e360:	68fa      	ldr	r2, [r7, #12]
 800e362:	441a      	add	r2, r3
 800e364:	697b      	ldr	r3, [r7, #20]
 800e366:	005b      	lsls	r3, r3, #1
 800e368:	4619      	mov	r1, r3
 800e36a:	683b      	ldr	r3, [r7, #0]
 800e36c:	440b      	add	r3, r1
 800e36e:	7812      	ldrb	r2, [r2, #0]
 800e370:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < length; i++)
 800e372:	697b      	ldr	r3, [r7, #20]
 800e374:	3301      	adds	r3, #1
 800e376:	617b      	str	r3, [r7, #20]
 800e378:	88bb      	ldrh	r3, [r7, #4]
 800e37a:	697a      	ldr	r2, [r7, #20]
 800e37c:	429a      	cmp	r2, r3
 800e37e:	dbe0      	blt.n	800e342 <MbUpgr_ReadRegisters+0x2a>
  }

  return ret;
 800e380:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
}
 800e384:	4618      	mov	r0, r3
 800e386:	371c      	adds	r7, #28
 800e388:	46bd      	mov	sp, r7
 800e38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e38e:	4770      	bx	lr
 800e390:	20000604 	.word	0x20000604

0800e394 <MbUpgr_HeaderClb>:
}

/* Private Functions ---------------------------------------------------------*/

__weak Status_t MbUpgr_HeaderClb(uint16_t type, uint16_t mode, uint32_t size)
{
 800e394:	b480      	push	{r7}
 800e396:	b085      	sub	sp, #20
 800e398:	af00      	add	r7, sp, #0
 800e39a:	4603      	mov	r3, r0
 800e39c:	603a      	str	r2, [r7, #0]
 800e39e:	80fb      	strh	r3, [r7, #6]
 800e3a0:	460b      	mov	r3, r1
 800e3a2:	80bb      	strh	r3, [r7, #4]
  Status_t ret = STATUS_OK;
 800e3a4:	2300      	movs	r3, #0
 800e3a6:	81fb      	strh	r3, [r7, #14]

  switch (mode)
 800e3a8:	88bb      	ldrh	r3, [r7, #4]
 800e3aa:	2b01      	cmp	r3, #1
 800e3ac:	d002      	beq.n	800e3b4 <MbUpgr_HeaderClb+0x20>
 800e3ae:	2b02      	cmp	r3, #2
 800e3b0:	d002      	beq.n	800e3b8 <MbUpgr_HeaderClb+0x24>
      break;
    case MB_UPGR_MODE_APPLY:
//      EventMngr_Event(ATT_SYS_RESTART_REQ, NULL);
      break;
    default:
      break;
 800e3b2:	e002      	b.n	800e3ba <MbUpgr_HeaderClb+0x26>
      break;
 800e3b4:	bf00      	nop
 800e3b6:	e000      	b.n	800e3ba <MbUpgr_HeaderClb+0x26>
      break;
 800e3b8:	bf00      	nop
  }

  return ret;
 800e3ba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800e3be:	4618      	mov	r0, r3
 800e3c0:	3714      	adds	r7, #20
 800e3c2:	46bd      	mov	sp, r7
 800e3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3c8:	4770      	bx	lr

0800e3ca <MbUpgr_WritePageClb>:


__weak Status_t MbUpgr_WritePageClb(uint32_t offset, uint8_t *data, uint16_t length)
{
 800e3ca:	b480      	push	{r7}
 800e3cc:	b087      	sub	sp, #28
 800e3ce:	af00      	add	r7, sp, #0
 800e3d0:	60f8      	str	r0, [r7, #12]
 800e3d2:	60b9      	str	r1, [r7, #8]
 800e3d4:	4613      	mov	r3, r2
 800e3d6:	80fb      	strh	r3, [r7, #6]
  Status_t ret = STATUS_OK;
 800e3d8:	2300      	movs	r3, #0
 800e3da:	82fb      	strh	r3, [r7, #22]

//  ret = System_FlashProgram((uint32_t)CONF_C_APP_BUFFER_OFFSET + offset, data, length);

  return ret;
 800e3dc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	371c      	adds	r7, #28
 800e3e4:	46bd      	mov	sp, r7
 800e3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ea:	4770      	bx	lr

0800e3ec <MbUpgr_WriteDoneClb>:

__weak Status_t MbUpgr_WriteDoneClb(uint32_t length)
{
 800e3ec:	b480      	push	{r7}
 800e3ee:	b085      	sub	sp, #20
 800e3f0:	af00      	add	r7, sp, #0
 800e3f2:	6078      	str	r0, [r7, #4]
  Status_t ret = STATUS_OK;
 800e3f4:	2300      	movs	r3, #0
 800e3f6:	81fb      	strh	r3, [r7, #14]

  /* The very last packet, verify image */
//  ret = System_VerifyImage((uint32_t*) CONF_C_APP_BUFFER_OFFSET);

  return ret;
 800e3f8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800e3fc:	4618      	mov	r0, r3
 800e3fe:	3714      	adds	r7, #20
 800e400:	46bd      	mov	sp, r7
 800e402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e406:	4770      	bx	lr

0800e408 <MbSlave_Init>:

static void MbSlave_Rs485DirReceive(void);

/* Functions -----------------------------------------------------------------*/

Status_t MbSlave_Init(void) {
 800e408:	b580      	push	{r7, lr}
 800e40a:	b088      	sub	sp, #32
 800e40c:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800e40e:	2300      	movs	r3, #0
 800e410:	83fb      	strh	r3, [r7, #30]
	GPIO_InitTypeDef GPIO_InitStruct;

	MODBUS_CLK_ENABLE();
 800e412:	2300      	movs	r3, #0
 800e414:	607b      	str	r3, [r7, #4]
 800e416:	4b25      	ldr	r3, [pc, #148]	@ (800e4ac <MbSlave_Init+0xa4>)
 800e418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e41a:	4a24      	ldr	r2, [pc, #144]	@ (800e4ac <MbSlave_Init+0xa4>)
 800e41c:	f043 0310 	orr.w	r3, r3, #16
 800e420:	6453      	str	r3, [r2, #68]	@ 0x44
 800e422:	4b22      	ldr	r3, [pc, #136]	@ (800e4ac <MbSlave_Init+0xa4>)
 800e424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e426:	f003 0310 	and.w	r3, r3, #16
 800e42a:	607b      	str	r3, [r7, #4]
 800e42c:	687b      	ldr	r3, [r7, #4]
	outFram = 1;
 800e42e:	4b20      	ldr	r3, [pc, #128]	@ (800e4b0 <MbSlave_Init+0xa8>)
 800e430:	2201      	movs	r2, #1
 800e432:	701a      	strb	r2, [r3, #0]

	MbSlave_Rs485DirReceive();
 800e434:	f000 fcf8 	bl	800ee28 <MbSlave_Rs485DirReceive>

	/* MODBUS USART DE */
	GPIO_InitStruct.Pin = MODBUS_UART_DE_PIN;
 800e438:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e43c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e43e:	2301      	movs	r3, #1
 800e440:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e442:	2300      	movs	r3, #0
 800e444:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800e446:	2302      	movs	r3, #2
 800e448:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(MODBUS_UART_DE_PORT, &GPIO_InitStruct);
 800e44a:	f107 0308 	add.w	r3, r7, #8
 800e44e:	4619      	mov	r1, r3
 800e450:	4818      	ldr	r0, [pc, #96]	@ (800e4b4 <MbSlave_Init+0xac>)
 800e452:	f003 f8c5 	bl	80115e0 <HAL_GPIO_Init>

	/* MODBUS USART RX */
	GPIO_InitStruct.Pin = MODBUS_UART_RX_PIN;
 800e456:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e45a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e45c:	2302      	movs	r3, #2
 800e45e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e460:	2301      	movs	r3, #1
 800e462:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800e464:	2302      	movs	r3, #2
 800e466:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = MODBUS_UART_ALTERNATE;
 800e468:	2307      	movs	r3, #7
 800e46a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(MODBUS_UART_RX_PORT, &GPIO_InitStruct);
 800e46c:	f107 0308 	add.w	r3, r7, #8
 800e470:	4619      	mov	r1, r3
 800e472:	4810      	ldr	r0, [pc, #64]	@ (800e4b4 <MbSlave_Init+0xac>)
 800e474:	f003 f8b4 	bl	80115e0 <HAL_GPIO_Init>

	/* MODBUS USART TX */
	GPIO_InitStruct.Pin = MODBUS_UART_TX_PIN;
 800e478:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e47c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e47e:	2302      	movs	r3, #2
 800e480:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e482:	2301      	movs	r3, #1
 800e484:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800e486:	2302      	movs	r3, #2
 800e488:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = MODBUS_UART_ALTERNATE;
 800e48a:	2307      	movs	r3, #7
 800e48c:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(MODBUS_UART_TX_PORT, &GPIO_InitStruct);
 800e48e:	f107 0308 	add.w	r3, r7, #8
 800e492:	4619      	mov	r1, r3
 800e494:	4807      	ldr	r0, [pc, #28]	@ (800e4b4 <MbSlave_Init+0xac>)
 800e496:	f003 f8a3 	bl	80115e0 <HAL_GPIO_Init>

	/* Initial UART settings */
	MbSlave_SettingsChanged();
 800e49a:	f000 f80d 	bl	800e4b8 <MbSlave_SettingsChanged>

	return ret;
 800e49e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	3720      	adds	r7, #32
 800e4a6:	46bd      	mov	sp, r7
 800e4a8:	bd80      	pop	{r7, pc}
 800e4aa:	bf00      	nop
 800e4ac:	40023800 	.word	0x40023800
 800e4b0:	200007f2 	.word	0x200007f2
 800e4b4:	40020000 	.word	0x40020000

0800e4b8 <MbSlave_SettingsChanged>:

Status_t MbSlave_SettingsChanged(void) {
 800e4b8:	b580      	push	{r7, lr}
 800e4ba:	b082      	sub	sp, #8
 800e4bc:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800e4be:	2300      	movs	r3, #0
 800e4c0:	80fb      	strh	r3, [r7, #6]

	/* Disable interrupt */
	HAL_NVIC_DisableIRQ(MODBUS_UART_IRQ_NUMBER);
 800e4c2:	2025      	movs	r0, #37	@ 0x25
 800e4c4:	f002 f961 	bl	801078a <HAL_NVIC_DisableIRQ>

	/* Set stop bits, parity, word length from configuration register */
	if (conf.com.mb_baud_rate < sizeof(tableSpeed) / sizeof(uint32_t)) {
 800e4c8:	4b53      	ldr	r3, [pc, #332]	@ (800e618 <MbSlave_SettingsChanged+0x160>)
 800e4ca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800e4ce:	2b04      	cmp	r3, #4
 800e4d0:	d809      	bhi.n	800e4e6 <MbSlave_SettingsChanged+0x2e>
		mod.huart.Init.BaudRate = tableSpeed[conf.com.mb_baud_rate];
 800e4d2:	4b51      	ldr	r3, [pc, #324]	@ (800e618 <MbSlave_SettingsChanged+0x160>)
 800e4d4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800e4d8:	461a      	mov	r2, r3
 800e4da:	4b50      	ldr	r3, [pc, #320]	@ (800e61c <MbSlave_SettingsChanged+0x164>)
 800e4dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e4e0:	4a4f      	ldr	r2, [pc, #316]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e4e2:	6053      	str	r3, [r2, #4]
 800e4e4:	e005      	b.n	800e4f2 <MbSlave_SettingsChanged+0x3a>
	} else {
		mod.huart.Init.BaudRate = conf.com.mb_baud_rate;
 800e4e6:	4b4c      	ldr	r3, [pc, #304]	@ (800e618 <MbSlave_SettingsChanged+0x160>)
 800e4e8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800e4ec:	461a      	mov	r2, r3
 800e4ee:	4b4c      	ldr	r3, [pc, #304]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e4f0:	605a      	str	r2, [r3, #4]
	}
	mod.huart.Init.StopBits = tableStopBits[conf.com.mb_stop_bits];
 800e4f2:	4b49      	ldr	r3, [pc, #292]	@ (800e618 <MbSlave_SettingsChanged+0x160>)
 800e4f4:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800e4f8:	461a      	mov	r2, r3
 800e4fa:	4b4a      	ldr	r3, [pc, #296]	@ (800e624 <MbSlave_SettingsChanged+0x16c>)
 800e4fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e500:	4a47      	ldr	r2, [pc, #284]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e502:	60d3      	str	r3, [r2, #12]
	mod.huart.Init.Parity = tableParity[conf.com.mb_parity];
 800e504:	4b44      	ldr	r3, [pc, #272]	@ (800e618 <MbSlave_SettingsChanged+0x160>)
 800e506:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800e50a:	461a      	mov	r2, r3
 800e50c:	4b46      	ldr	r3, [pc, #280]	@ (800e628 <MbSlave_SettingsChanged+0x170>)
 800e50e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e512:	4a43      	ldr	r2, [pc, #268]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e514:	6113      	str	r3, [r2, #16]
	mod.huart.Init.WordLength = tableLength[conf.com.mb_parity];
 800e516:	4b40      	ldr	r3, [pc, #256]	@ (800e618 <MbSlave_SettingsChanged+0x160>)
 800e518:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800e51c:	461a      	mov	r2, r3
 800e51e:	4b43      	ldr	r3, [pc, #268]	@ (800e62c <MbSlave_SettingsChanged+0x174>)
 800e520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e524:	4a3e      	ldr	r2, [pc, #248]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e526:	6093      	str	r3, [r2, #8]
	//baud rate change
	//mod.huart.Init.BaudRate = 19200;

	/* MODBUS USART init */
	mod.huart.Instance = MODBUS_UART_INSTANCE;
 800e528:	4b3d      	ldr	r3, [pc, #244]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e52a:	4a41      	ldr	r2, [pc, #260]	@ (800e630 <MbSlave_SettingsChanged+0x178>)
 800e52c:	601a      	str	r2, [r3, #0]
	mod.huart.Init.Mode = UART_MODE_TX_RX;
 800e52e:	4b3c      	ldr	r3, [pc, #240]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e530:	220c      	movs	r2, #12
 800e532:	615a      	str	r2, [r3, #20]
	mod.huart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800e534:	4b3a      	ldr	r3, [pc, #232]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e536:	2200      	movs	r2, #0
 800e538:	619a      	str	r2, [r3, #24]
	mod.huart.Init.OverSampling = UART_OVERSAMPLING_16;
 800e53a:	4b39      	ldr	r3, [pc, #228]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e53c:	2200      	movs	r2, #0
 800e53e:	61da      	str	r2, [r3, #28]
	//mod.huart.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
	//mod.huart.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;

	HAL_UART_Init(&mod.huart);
 800e540:	4837      	ldr	r0, [pc, #220]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e542:	f004 ffad 	bl	80134a0 <HAL_UART_Init>

	MODBUS_TIM_CLK_ENABLE()
 800e546:	2300      	movs	r3, #0
 800e548:	603b      	str	r3, [r7, #0]
 800e54a:	4b3a      	ldr	r3, [pc, #232]	@ (800e634 <MbSlave_SettingsChanged+0x17c>)
 800e54c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e54e:	4a39      	ldr	r2, [pc, #228]	@ (800e634 <MbSlave_SettingsChanged+0x17c>)
 800e550:	f043 0302 	orr.w	r3, r3, #2
 800e554:	6413      	str	r3, [r2, #64]	@ 0x40
 800e556:	4b37      	ldr	r3, [pc, #220]	@ (800e634 <MbSlave_SettingsChanged+0x17c>)
 800e558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e55a:	f003 0302 	and.w	r3, r3, #2
 800e55e:	603b      	str	r3, [r7, #0]
 800e560:	683b      	ldr	r3, [r7, #0]
	;

	/* MODBUS TIM Init */
	mod.htim.Instance = MODBUS_TIM_INSTANCE;
 800e562:	4b2f      	ldr	r3, [pc, #188]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e564:	4a34      	ldr	r2, [pc, #208]	@ (800e638 <MbSlave_SettingsChanged+0x180>)
 800e566:	649a      	str	r2, [r3, #72]	@ 0x48
	mod.htim.Init.Period = 9 * (8 + 2 + 1) * 100000 / 2
			/ mod.huart.Init.BaudRate; /* Timer period in 10 us, considering 8 data, 1 start, 2 stop bits */
 800e568:	4b2d      	ldr	r3, [pc, #180]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e56a:	685b      	ldr	r3, [r3, #4]
 800e56c:	4a33      	ldr	r2, [pc, #204]	@ (800e63c <MbSlave_SettingsChanged+0x184>)
 800e56e:	fbb2 f3f3 	udiv	r3, r2, r3
	mod.htim.Init.Period = 9 * (8 + 2 + 1) * 100000 / 2
 800e572:	4a2b      	ldr	r2, [pc, #172]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e574:	6553      	str	r3, [r2, #84]	@ 0x54
	SAT_DOWN(mod.htim.Init.Period, 175);
 800e576:	4b2a      	ldr	r3, [pc, #168]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e57a:	2baf      	cmp	r3, #175	@ 0xaf
 800e57c:	bf38      	it	cc
 800e57e:	23af      	movcc	r3, #175	@ 0xaf
 800e580:	4a27      	ldr	r2, [pc, #156]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e582:	6553      	str	r3, [r2, #84]	@ 0x54
	mod.htim.Init.Prescaler = (uint32_t) ((HAL_RCC_GetPCLK1Freq()) / 100000)
 800e584:	f003 fcfe 	bl	8011f84 <HAL_RCC_GetPCLK1Freq>
 800e588:	4603      	mov	r3, r0
 800e58a:	095b      	lsrs	r3, r3, #5
 800e58c:	4a2c      	ldr	r2, [pc, #176]	@ (800e640 <MbSlave_SettingsChanged+0x188>)
 800e58e:	fba2 2303 	umull	r2, r3, r2, r3
 800e592:	09db      	lsrs	r3, r3, #7
			- 1; /* Timer step 10 us */
 800e594:	3b01      	subs	r3, #1
	mod.htim.Init.Prescaler = (uint32_t) ((HAL_RCC_GetPCLK1Freq()) / 100000)
 800e596:	4a22      	ldr	r2, [pc, #136]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e598:	64d3      	str	r3, [r2, #76]	@ 0x4c
	mod.htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e59a:	4b21      	ldr	r3, [pc, #132]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e59c:	2200      	movs	r2, #0
 800e59e:	651a      	str	r2, [r3, #80]	@ 0x50
	mod.htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e5a0:	4b1f      	ldr	r3, [pc, #124]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e5a2:	2200      	movs	r2, #0
 800e5a4:	659a      	str	r2, [r3, #88]	@ 0x58
	HAL_TIM_Base_Init(&mod.htim);
 800e5a6:	4827      	ldr	r0, [pc, #156]	@ (800e644 <MbSlave_SettingsChanged+0x18c>)
 800e5a8:	f004 fadd 	bl	8012b66 <HAL_TIM_Base_Init>

	/* MODBUS USART interrupt Init */
	HAL_NVIC_SetPriority(MODBUS_UART_IRQ_NUMBER, PRIO_IRQ_MODBUS, 0);
 800e5ac:	2200      	movs	r2, #0
 800e5ae:	2103      	movs	r1, #3
 800e5b0:	2025      	movs	r0, #37	@ 0x25
 800e5b2:	f002 f8c0 	bl	8010736 <HAL_NVIC_SetPriority>
	HAL_NVIC_ClearPendingIRQ(MODBUS_UART_IRQ_NUMBER);
 800e5b6:	2025      	movs	r0, #37	@ 0x25
 800e5b8:	f002 f901 	bl	80107be <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_EnableIRQ(MODBUS_UART_IRQ_NUMBER);
 800e5bc:	2025      	movs	r0, #37	@ 0x25
 800e5be:	f002 f8d6 	bl	801076e <HAL_NVIC_EnableIRQ>

	/* MODBUS Timer interrupt Init */
	HAL_NVIC_SetPriority(MODBUS_TIM_IRQ_NUMBER, PRIO_IRQ_MODBUS, 0);
 800e5c2:	2200      	movs	r2, #0
 800e5c4:	2103      	movs	r1, #3
 800e5c6:	201d      	movs	r0, #29
 800e5c8:	f002 f8b5 	bl	8010736 <HAL_NVIC_SetPriority>
	HAL_NVIC_ClearPendingIRQ(MODBUS_TIM_IRQ_NUMBER);
 800e5cc:	201d      	movs	r0, #29
 800e5ce:	f002 f8f6 	bl	80107be <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_EnableIRQ(MODBUS_TIM_IRQ_NUMBER);
 800e5d2:	201d      	movs	r0, #29
 800e5d4:	f002 f8cb 	bl	801076e <HAL_NVIC_EnableIRQ>

	MbSlave_UpdateSlaveAddress();
 800e5d8:	f000 f902 	bl	800e7e0 <MbSlave_UpdateSlaveAddress>

	/* default values */
	mod.frameOk = 0;
 800e5dc:	4b10      	ldr	r3, [pc, #64]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e5de:	2200      	movs	r2, #0
 800e5e0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

	/* reset bus and wait for first packet */
	MbSlave_BusReset();
 800e5e4:	f000 f92a 	bl	800e83c <MbSlave_BusReset>

	/* Set initial timeout */
	mod.tick = HAL_GetTick() + conf.com.mb_timeout * 1000;
 800e5e8:	f001 fb3c 	bl	800fc64 <HAL_GetTick>
 800e5ec:	4603      	mov	r3, r0
 800e5ee:	4a0a      	ldr	r2, [pc, #40]	@ (800e618 <MbSlave_SettingsChanged+0x160>)
 800e5f0:	f8b2 2040 	ldrh.w	r2, [r2, #64]	@ 0x40
 800e5f4:	4611      	mov	r1, r2
 800e5f6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e5fa:	fb01 f202 	mul.w	r2, r1, r2
 800e5fe:	4413      	add	r3, r2
 800e600:	4a07      	ldr	r2, [pc, #28]	@ (800e620 <MbSlave_SettingsChanged+0x168>)
 800e602:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

#ifdef MODBUS_UPGRADE
	MbUpgr_Init();
 800e606:	f7ff fdb5 	bl	800e174 <MbUpgr_Init>
#endif

	return ret;
 800e60a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800e60e:	4618      	mov	r0, r3
 800e610:	3708      	adds	r7, #8
 800e612:	46bd      	mov	sp, r7
 800e614:	bd80      	pop	{r7, pc}
 800e616:	bf00      	nop
 800e618:	2000054c 	.word	0x2000054c
 800e61c:	08015c14 	.word	0x08015c14
 800e620:	20000658 	.word	0x20000658
 800e624:	08015c40 	.word	0x08015c40
 800e628:	08015c28 	.word	0x08015c28
 800e62c:	08015c34 	.word	0x08015c34
 800e630:	40011000 	.word	0x40011000
 800e634:	40023800 	.word	0x40023800
 800e638:	40000400 	.word	0x40000400
 800e63c:	004b87f0 	.word	0x004b87f0
 800e640:	0a7c5ac5 	.word	0x0a7c5ac5
 800e644:	200006a0 	.word	0x200006a0

0800e648 <MbSlave_Handle>:

Status_t MbSlave_Handle(void) {
 800e648:	b580      	push	{r7, lr}
 800e64a:	b082      	sub	sp, #8
 800e64c:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800e64e:	2300      	movs	r3, #0
 800e650:	80fb      	strh	r3, [r7, #6]

	if (mod.frameOk) {
 800e652:	4b44      	ldr	r3, [pc, #272]	@ (800e764 <MbSlave_Handle+0x11c>)
 800e654:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d050      	beq.n	800e6fe <MbSlave_Handle+0xb6>
		mod.frameOk = 0;
 800e65c:	4b41      	ldr	r3, [pc, #260]	@ (800e764 <MbSlave_Handle+0x11c>)
 800e65e:	2200      	movs	r2, #0
 800e660:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

		/* Process frame */
		MbSlave_ProcessFrame();
 800e664:	f000 fa04 	bl	800ea70 <MbSlave_ProcessFrame>

		/* Handle timeout */
		mod.tick = HAL_GetTick() + conf.com.mb_timeout * 1000;
 800e668:	f001 fafc 	bl	800fc64 <HAL_GetTick>
 800e66c:	4603      	mov	r3, r0
 800e66e:	4a3e      	ldr	r2, [pc, #248]	@ (800e768 <MbSlave_Handle+0x120>)
 800e670:	f8b2 2040 	ldrh.w	r2, [r2, #64]	@ 0x40
 800e674:	4611      	mov	r1, r2
 800e676:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e67a:	fb01 f202 	mul.w	r2, r1, r2
 800e67e:	4413      	add	r3, r2
 800e680:	4a38      	ldr	r2, [pc, #224]	@ (800e764 <MbSlave_Handle+0x11c>)
 800e682:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
		CLEAR_BIT(conf.sys.status, STAT_BIT_MB_TIMEOUT);
 800e686:	4b38      	ldr	r3, [pc, #224]	@ (800e768 <MbSlave_Handle+0x120>)
 800e688:	689b      	ldr	r3, [r3, #8]
 800e68a:	f023 0308 	bic.w	r3, r3, #8
 800e68e:	4a36      	ldr	r2, [pc, #216]	@ (800e768 <MbSlave_Handle+0x120>)
 800e690:	6093      	str	r3, [r2, #8]

		/* Prepare and send response for unicast messages */
		if (inFrame.slaveAddr == mod.myAddress) {
 800e692:	4b36      	ldr	r3, [pc, #216]	@ (800e76c <MbSlave_Handle+0x124>)
 800e694:	781a      	ldrb	r2, [r3, #0]
 800e696:	4b33      	ldr	r3, [pc, #204]	@ (800e764 <MbSlave_Handle+0x11c>)
 800e698:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800e69c:	429a      	cmp	r2, r3
 800e69e:	d12c      	bne.n	800e6fa <MbSlave_Handle+0xb2>
			/* Compose response and send it */
			outFrame.slaveAddr = mod.myAddress;
 800e6a0:	4b30      	ldr	r3, [pc, #192]	@ (800e764 <MbSlave_Handle+0x11c>)
 800e6a2:	f893 2091 	ldrb.w	r2, [r3, #145]	@ 0x91
 800e6a6:	4b32      	ldr	r3, [pc, #200]	@ (800e770 <MbSlave_Handle+0x128>)
 800e6a8:	701a      	strb	r2, [r3, #0]
			MbSlave_CRC16(&outFrame);
 800e6aa:	4831      	ldr	r0, [pc, #196]	@ (800e770 <MbSlave_Handle+0x128>)
 800e6ac:	f000 fb42 	bl	800ed34 <MbSlave_CRC16>
			outFrame.data[outFrame.size] = outFrame.crc[0];
 800e6b0:	4b2f      	ldr	r3, [pc, #188]	@ (800e770 <MbSlave_Handle+0x128>)
 800e6b2:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e6b6:	4619      	mov	r1, r3
 800e6b8:	4b2d      	ldr	r3, [pc, #180]	@ (800e770 <MbSlave_Handle+0x128>)
 800e6ba:	f893 20fe 	ldrb.w	r2, [r3, #254]	@ 0xfe
 800e6be:	4b2c      	ldr	r3, [pc, #176]	@ (800e770 <MbSlave_Handle+0x128>)
 800e6c0:	440b      	add	r3, r1
 800e6c2:	709a      	strb	r2, [r3, #2]
			outFrame.data[outFrame.size + 1] = outFrame.crc[1];
 800e6c4:	4b2a      	ldr	r3, [pc, #168]	@ (800e770 <MbSlave_Handle+0x128>)
 800e6c6:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e6ca:	3301      	adds	r3, #1
 800e6cc:	4a28      	ldr	r2, [pc, #160]	@ (800e770 <MbSlave_Handle+0x128>)
 800e6ce:	f892 10ff 	ldrb.w	r1, [r2, #255]	@ 0xff
 800e6d2:	4a27      	ldr	r2, [pc, #156]	@ (800e770 <MbSlave_Handle+0x128>)
 800e6d4:	4413      	add	r3, r2
 800e6d6:	460a      	mov	r2, r1
 800e6d8:	709a      	strb	r2, [r3, #2]

			/* send packet response */
			HAL_UART_AbortReceive_IT(&mod.huart);
 800e6da:	4822      	ldr	r0, [pc, #136]	@ (800e764 <MbSlave_Handle+0x11c>)
 800e6dc:	f005 f8a0 	bl	8013820 <HAL_UART_AbortReceive_IT>
			MbSlave_Rs485DirTransmit();
 800e6e0:	f000 fb96 	bl	800ee10 <MbSlave_Rs485DirTransmit>
			HAL_UART_Transmit_IT(&mod.huart, (uint8_t*) &outFrame,
					outFrame.size + MODBUS_CRC_LENGTH + MODBUS_HEADER_LENGTH);
 800e6e4:	4b22      	ldr	r3, [pc, #136]	@ (800e770 <MbSlave_Handle+0x128>)
 800e6e6:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
			HAL_UART_Transmit_IT(&mod.huart, (uint8_t*) &outFrame,
 800e6ea:	3304      	adds	r3, #4
 800e6ec:	b29b      	uxth	r3, r3
 800e6ee:	461a      	mov	r2, r3
 800e6f0:	491f      	ldr	r1, [pc, #124]	@ (800e770 <MbSlave_Handle+0x128>)
 800e6f2:	481c      	ldr	r0, [pc, #112]	@ (800e764 <MbSlave_Handle+0x11c>)
 800e6f4:	f004 ff24 	bl	8013540 <HAL_UART_Transmit_IT>
 800e6f8:	e001      	b.n	800e6fe <MbSlave_Handle+0xb6>
		} else {
			/* Prepare for next reception */
			MbSlave_BusReset();
 800e6fa:	f000 f89f 	bl	800e83c <MbSlave_BusReset>
		}
	}
	/* If apply was set and transmit state is ready, apply settings */
	if (conf.com.mb_apply != 0 && mod.huart.gState == HAL_UART_STATE_READY) {
 800e6fe:	4b1a      	ldr	r3, [pc, #104]	@ (800e768 <MbSlave_Handle+0x120>)
 800e700:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e702:	2b00      	cmp	r3, #0
 800e704:	d00a      	beq.n	800e71c <MbSlave_Handle+0xd4>
 800e706:	4b17      	ldr	r3, [pc, #92]	@ (800e764 <MbSlave_Handle+0x11c>)
 800e708:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e70c:	b2db      	uxtb	r3, r3
 800e70e:	2b20      	cmp	r3, #32
 800e710:	d104      	bne.n	800e71c <MbSlave_Handle+0xd4>
		conf.com.mb_apply = 0;
 800e712:	4b15      	ldr	r3, [pc, #84]	@ (800e768 <MbSlave_Handle+0x120>)
 800e714:	2200      	movs	r2, #0
 800e716:	87da      	strh	r2, [r3, #62]	@ 0x3e
		MbSlave_SettingsChanged();
 800e718:	f7ff fece 	bl	800e4b8 <MbSlave_SettingsChanged>
	}
	/* Timeout management */
	if (conf.com.mb_timeout != 0) {
 800e71c:	4b12      	ldr	r3, [pc, #72]	@ (800e768 <MbSlave_Handle+0x120>)
 800e71e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800e722:	2b00      	cmp	r3, #0
 800e724:	d010      	beq.n	800e748 <MbSlave_Handle+0x100>
		/* Tick expired */
		if (TICK_EXPIRED(mod.tick)) {
 800e726:	f001 fa9d 	bl	800fc64 <HAL_GetTick>
 800e72a:	4602      	mov	r2, r0
 800e72c:	4b0d      	ldr	r3, [pc, #52]	@ (800e764 <MbSlave_Handle+0x11c>)
 800e72e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e732:	1ad3      	subs	r3, r2, r3
 800e734:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800e738:	4293      	cmp	r3, r2
 800e73a:	d205      	bcs.n	800e748 <MbSlave_Handle+0x100>
		SET_BIT(conf.sys.status, STAT_BIT_MB_TIMEOUT);
 800e73c:	4b0a      	ldr	r3, [pc, #40]	@ (800e768 <MbSlave_Handle+0x120>)
 800e73e:	689b      	ldr	r3, [r3, #8]
 800e740:	f043 0308 	orr.w	r3, r3, #8
 800e744:	4a08      	ldr	r2, [pc, #32]	@ (800e768 <MbSlave_Handle+0x120>)
 800e746:	6093      	str	r3, [r2, #8]
		}
	}

#ifdef MODBUS_UPGRADE
	if (mod.huart.gState == HAL_UART_STATE_READY) {
 800e748:	4b06      	ldr	r3, [pc, #24]	@ (800e764 <MbSlave_Handle+0x11c>)
 800e74a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e74e:	b2db      	uxtb	r3, r3
 800e750:	2b20      	cmp	r3, #32
 800e752:	d101      	bne.n	800e758 <MbSlave_Handle+0x110>
		MbUpgr_Handle();
 800e754:	f7ff fd26 	bl	800e1a4 <MbUpgr_Handle>
	}
#endif

	return ret;
 800e758:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800e75c:	4618      	mov	r0, r3
 800e75e:	3708      	adds	r7, #8
 800e760:	46bd      	mov	sp, r7
 800e762:	bd80      	pop	{r7, pc}
 800e764:	20000658 	.word	0x20000658
 800e768:	2000054c 	.word	0x2000054c
 800e76c:	200006f0 	.word	0x200006f0
 800e770:	200007f4 	.word	0x200007f4

0800e774 <MbSlave_RxCpltCallback>:

void MbSlave_RxCpltCallback(UART_HandleTypeDef *huart) {
 800e774:	b580      	push	{r7, lr}
 800e776:	b082      	sub	sp, #8
 800e778:	af00      	add	r7, sp, #0
 800e77a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == MODBUS_UART_INSTANCE) {
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	4a04      	ldr	r2, [pc, #16]	@ (800e794 <MbSlave_RxCpltCallback+0x20>)
 800e782:	4293      	cmp	r3, r2
 800e784:	d101      	bne.n	800e78a <MbSlave_RxCpltCallback+0x16>
		MbSlave_BusReset();
 800e786:	f000 f859 	bl	800e83c <MbSlave_BusReset>
	}
}
 800e78a:	bf00      	nop
 800e78c:	3708      	adds	r7, #8
 800e78e:	46bd      	mov	sp, r7
 800e790:	bd80      	pop	{r7, pc}
 800e792:	bf00      	nop
 800e794:	40011000 	.word	0x40011000

0800e798 <MbSlave_TxCpltCallback>:

void MbSlave_TxCpltCallback(UART_HandleTypeDef *huart) {
 800e798:	b580      	push	{r7, lr}
 800e79a:	b082      	sub	sp, #8
 800e79c:	af00      	add	r7, sp, #0
 800e79e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == MODBUS_UART_INSTANCE) {
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	4a04      	ldr	r2, [pc, #16]	@ (800e7b8 <MbSlave_TxCpltCallback+0x20>)
 800e7a6:	4293      	cmp	r3, r2
 800e7a8:	d101      	bne.n	800e7ae <MbSlave_TxCpltCallback+0x16>
		MbSlave_BusReset();
 800e7aa:	f000 f847 	bl	800e83c <MbSlave_BusReset>
	}
}
 800e7ae:	bf00      	nop
 800e7b0:	3708      	adds	r7, #8
 800e7b2:	46bd      	mov	sp, r7
 800e7b4:	bd80      	pop	{r7, pc}
 800e7b6:	bf00      	nop
 800e7b8:	40011000 	.word	0x40011000

0800e7bc <MbSlave_ErrorCallback>:

void MbSlave_ErrorCallback(UART_HandleTypeDef *huart) {
 800e7bc:	b580      	push	{r7, lr}
 800e7be:	b082      	sub	sp, #8
 800e7c0:	af00      	add	r7, sp, #0
 800e7c2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == MODBUS_UART_INSTANCE) {
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	4a04      	ldr	r2, [pc, #16]	@ (800e7dc <MbSlave_ErrorCallback+0x20>)
 800e7ca:	4293      	cmp	r3, r2
 800e7cc:	d101      	bne.n	800e7d2 <MbSlave_ErrorCallback+0x16>
		MbSlave_BusReset();
 800e7ce:	f000 f835 	bl	800e83c <MbSlave_BusReset>
	}
}
 800e7d2:	bf00      	nop
 800e7d4:	3708      	adds	r7, #8
 800e7d6:	46bd      	mov	sp, r7
 800e7d8:	bd80      	pop	{r7, pc}
 800e7da:	bf00      	nop
 800e7dc:	40011000 	.word	0x40011000

0800e7e0 <MbSlave_UpdateSlaveAddress>:

Status_t MbSlave_UpdateSlaveAddress(void) {
 800e7e0:	b480      	push	{r7}
 800e7e2:	b083      	sub	sp, #12
 800e7e4:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800e7e6:	2300      	movs	r3, #0
 800e7e8:	80fb      	strh	r3, [r7, #6]

	mod.myAddress = conf.com.mb_address;
 800e7ea:	4b12      	ldr	r3, [pc, #72]	@ (800e834 <MbSlave_UpdateSlaveAddress+0x54>)
 800e7ec:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800e7ee:	b2da      	uxtb	r2, r3
 800e7f0:	4b11      	ldr	r3, [pc, #68]	@ (800e838 <MbSlave_UpdateSlaveAddress+0x58>)
 800e7f2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
	SAT_DOWN(mod.myAddress, MODBUS_MIN_SLAVE_ADDR);
 800e7f6:	4b10      	ldr	r3, [pc, #64]	@ (800e838 <MbSlave_UpdateSlaveAddress+0x58>)
 800e7f8:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d003      	beq.n	800e808 <MbSlave_UpdateSlaveAddress+0x28>
 800e800:	4b0d      	ldr	r3, [pc, #52]	@ (800e838 <MbSlave_UpdateSlaveAddress+0x58>)
 800e802:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800e806:	e000      	b.n	800e80a <MbSlave_UpdateSlaveAddress+0x2a>
 800e808:	2301      	movs	r3, #1
 800e80a:	4a0b      	ldr	r2, [pc, #44]	@ (800e838 <MbSlave_UpdateSlaveAddress+0x58>)
 800e80c:	f882 3091 	strb.w	r3, [r2, #145]	@ 0x91
	SAT_UP(mod.myAddress, MODBUS_MAX_SLAVE_ADDR);
 800e810:	4b09      	ldr	r3, [pc, #36]	@ (800e838 <MbSlave_UpdateSlaveAddress+0x58>)
 800e812:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800e816:	2bf7      	cmp	r3, #247	@ 0xf7
 800e818:	bf28      	it	cs
 800e81a:	23f7      	movcs	r3, #247	@ 0xf7
 800e81c:	b2da      	uxtb	r2, r3
 800e81e:	4b06      	ldr	r3, [pc, #24]	@ (800e838 <MbSlave_UpdateSlaveAddress+0x58>)
 800e820:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

	return ret;
 800e824:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800e828:	4618      	mov	r0, r3
 800e82a:	370c      	adds	r7, #12
 800e82c:	46bd      	mov	sp, r7
 800e82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e832:	4770      	bx	lr
 800e834:	2000054c 	.word	0x2000054c
 800e838:	20000658 	.word	0x20000658

0800e83c <MbSlave_BusReset>:

Status_t MbSlave_BusReset(void) {
 800e83c:	b580      	push	{r7, lr}
 800e83e:	b082      	sub	sp, #8
 800e840:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800e842:	2300      	movs	r3, #0
 800e844:	80fb      	strh	r3, [r7, #6]
	volatile uint16_t outFram;

	/* Stop current transfer */
	HAL_UART_Abort_IT(&mod.huart);
 800e846:	480c      	ldr	r0, [pc, #48]	@ (800e878 <MbSlave_BusReset+0x3c>)
 800e848:	f004 fed6 	bl	80135f8 <HAL_UART_Abort_IT>
	/* Read out data register for safety reasons */
	// zmna outFram = mod.huart.Instance->RDR;
	outFram = mod.huart.Instance->DR;
 800e84c:	4b0a      	ldr	r3, [pc, #40]	@ (800e878 <MbSlave_BusReset+0x3c>)
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	685b      	ldr	r3, [r3, #4]
 800e852:	b29b      	uxth	r3, r3
 800e854:	80bb      	strh	r3, [r7, #4]

	UNUSED(outFram);
 800e856:	88bb      	ldrh	r3, [r7, #4]

	/* wait for next packet */
	MbSlave_Rs485DirReceive();
 800e858:	f000 fae6 	bl	800ee28 <MbSlave_Rs485DirReceive>
	ret = HAL_UART_Receive_IT(&mod.huart, (uint8_t*) &inFrame,
 800e85c:	22fe      	movs	r2, #254	@ 0xfe
 800e85e:	4907      	ldr	r1, [pc, #28]	@ (800e87c <MbSlave_BusReset+0x40>)
 800e860:	4805      	ldr	r0, [pc, #20]	@ (800e878 <MbSlave_BusReset+0x3c>)
 800e862:	f004 fea3 	bl	80135ac <HAL_UART_Receive_IT>
 800e866:	4603      	mov	r3, r0
 800e868:	80fb      	strh	r3, [r7, #6]
	MODBUS_HEADER_LENGTH + MODBUS_DATA_LENGTH);

	return ret;
 800e86a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800e86e:	4618      	mov	r0, r3
 800e870:	3708      	adds	r7, #8
 800e872:	46bd      	mov	sp, r7
 800e874:	bd80      	pop	{r7, pc}
 800e876:	bf00      	nop
 800e878:	20000658 	.word	0x20000658
 800e87c:	200006f0 	.word	0x200006f0

0800e880 <USART1_IRQHandler>:

void MODBUS_UART_IRQ_HANDLER(void) {
 800e880:	b580      	push	{r7, lr}
 800e882:	af00      	add	r7, sp, #0
	/* If we received byte, restart receive timer */
	if (((mod.huart.Instance->SR & USART_SR_RXNE) != RESET)
 800e884:	4b0f      	ldr	r3, [pc, #60]	@ (800e8c4 <USART1_IRQHandler+0x44>)
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	f003 0320 	and.w	r3, r3, #32
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d012      	beq.n	800e8b8 <USART1_IRQHandler+0x38>
			&& ((mod.huart.Instance->CR1 & USART_CR1_RXNEIE) != RESET)) {
 800e892:	4b0c      	ldr	r3, [pc, #48]	@ (800e8c4 <USART1_IRQHandler+0x44>)
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	68db      	ldr	r3, [r3, #12]
 800e898:	f003 0320 	and.w	r3, r3, #32
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d00b      	beq.n	800e8b8 <USART1_IRQHandler+0x38>
		/* clear timer */
		mod.htim.Instance->CNT = 0;
 800e8a0:	4b08      	ldr	r3, [pc, #32]	@ (800e8c4 <USART1_IRQHandler+0x44>)
 800e8a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e8a4:	2200      	movs	r2, #0
 800e8a6:	625a      	str	r2, [r3, #36]	@ 0x24
		__HAL_TIM_CLEAR_IT(&mod.htim, TIM_IT_UPDATE);
 800e8a8:	4b06      	ldr	r3, [pc, #24]	@ (800e8c4 <USART1_IRQHandler+0x44>)
 800e8aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e8ac:	f06f 0201 	mvn.w	r2, #1
 800e8b0:	611a      	str	r2, [r3, #16]
		/* start timer */
		HAL_TIM_Base_Start_IT(&mod.htim);
 800e8b2:	4805      	ldr	r0, [pc, #20]	@ (800e8c8 <USART1_IRQHandler+0x48>)
 800e8b4:	f004 f9a6 	bl	8012c04 <HAL_TIM_Base_Start_IT>
	}
	HAL_UART_IRQHandler(&mod.huart);
 800e8b8:	4802      	ldr	r0, [pc, #8]	@ (800e8c4 <USART1_IRQHandler+0x44>)
 800e8ba:	f005 f863 	bl	8013984 <HAL_UART_IRQHandler>
}
 800e8be:	bf00      	nop
 800e8c0:	bd80      	pop	{r7, pc}
 800e8c2:	bf00      	nop
 800e8c4:	20000658 	.word	0x20000658
 800e8c8:	200006a0 	.word	0x200006a0

0800e8cc <TIM3_IRQHandler>:

void MODBUS_TIM_IRQ_HANDLER(void) {
 800e8cc:	b580      	push	{r7, lr}
 800e8ce:	af00      	add	r7, sp, #0
	if (__HAL_TIM_GET_FLAG(&mod.htim, TIM_FLAG_UPDATE) != RESET) {
 800e8d0:	4b10      	ldr	r3, [pc, #64]	@ (800e914 <TIM3_IRQHandler+0x48>)
 800e8d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e8d4:	691b      	ldr	r3, [r3, #16]
 800e8d6:	f003 0301 	and.w	r3, r3, #1
 800e8da:	2b01      	cmp	r3, #1
 800e8dc:	d117      	bne.n	800e90e <TIM3_IRQHandler+0x42>
		if (__HAL_TIM_GET_IT_SOURCE(&mod.htim, TIM_IT_UPDATE) != RESET) {
 800e8de:	4b0d      	ldr	r3, [pc, #52]	@ (800e914 <TIM3_IRQHandler+0x48>)
 800e8e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e8e2:	68db      	ldr	r3, [r3, #12]
 800e8e4:	f003 0301 	and.w	r3, r3, #1
 800e8e8:	2b01      	cmp	r3, #1
 800e8ea:	d110      	bne.n	800e90e <TIM3_IRQHandler+0x42>
			/* Update event */
			__HAL_TIM_CLEAR_IT(&mod.htim, TIM_IT_UPDATE);
 800e8ec:	4b09      	ldr	r3, [pc, #36]	@ (800e914 <TIM3_IRQHandler+0x48>)
 800e8ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e8f0:	f06f 0201 	mvn.w	r2, #1
 800e8f4:	611a      	str	r2, [r3, #16]
			/* Stop timer */
			HAL_TIM_Base_Stop_IT(&mod.htim);
 800e8f6:	4808      	ldr	r0, [pc, #32]	@ (800e918 <TIM3_IRQHandler+0x4c>)
 800e8f8:	f004 f9f4 	bl	8012ce4 <HAL_TIM_Base_Stop_IT>
			/* Check the frame that we need to process it */
			MbSlave_CheckFrame();
 800e8fc:	f000 f80e 	bl	800e91c <MbSlave_CheckFrame>
			if (mod.frameOk == 1) {
 800e900:	4b04      	ldr	r3, [pc, #16]	@ (800e914 <TIM3_IRQHandler+0x48>)
 800e902:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800e906:	2b01      	cmp	r3, #1
 800e908:	d001      	beq.n	800e90e <TIM3_IRQHandler+0x42>
				/* Notify the waiting task */
			} else {
				MbSlave_BusReset();
 800e90a:	f7ff ff97 	bl	800e83c <MbSlave_BusReset>
			}
		}
	}
}
 800e90e:	bf00      	nop
 800e910:	bd80      	pop	{r7, pc}
 800e912:	bf00      	nop
 800e914:	20000658 	.word	0x20000658
 800e918:	200006a0 	.word	0x200006a0

0800e91c <MbSlave_CheckFrame>:

static Status_t MbSlave_CheckFrame(void) {
 800e91c:	b580      	push	{r7, lr}
 800e91e:	b082      	sub	sp, #8
 800e920:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800e922:	2300      	movs	r3, #0
 800e924:	80bb      	strh	r3, [r7, #4]
	uint8_t command;
	uint8_t supported = 0;
 800e926:	2300      	movs	r3, #0
 800e928:	71fb      	strb	r3, [r7, #7]

	/* Check address */
	if (inFrame.slaveAddr
 800e92a:	4b4f      	ldr	r3, [pc, #316]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800e92c:	781a      	ldrb	r2, [r3, #0]
			== mod.myAddress|| inFrame.slaveAddr == MODBUS_BROADCAST) {
 800e92e:	4b4f      	ldr	r3, [pc, #316]	@ (800ea6c <MbSlave_CheckFrame+0x150>)
 800e930:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
	if (inFrame.slaveAddr
 800e934:	429a      	cmp	r2, r3
 800e936:	d004      	beq.n	800e942 <MbSlave_CheckFrame+0x26>
			== mod.myAddress|| inFrame.slaveAddr == MODBUS_BROADCAST) {
 800e938:	4b4b      	ldr	r3, [pc, #300]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800e93a:	781b      	ldrb	r3, [r3, #0]
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	f040 808d 	bne.w	800ea5c <MbSlave_CheckFrame+0x140>
		command = inFrame.funcCode;
 800e942:	4b49      	ldr	r3, [pc, #292]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800e944:	785b      	ldrb	r3, [r3, #1]
 800e946:	70fb      	strb	r3, [r7, #3]
		/* Calculate size of data and check supported operation codes */
		if (command >= MB_READ_COILS && command <= MB_WRITE_SINGLE_REG) {
 800e948:	78fb      	ldrb	r3, [r7, #3]
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d009      	beq.n	800e962 <MbSlave_CheckFrame+0x46>
 800e94e:	78fb      	ldrb	r3, [r7, #3]
 800e950:	2b06      	cmp	r3, #6
 800e952:	d806      	bhi.n	800e962 <MbSlave_CheckFrame+0x46>
			inFrame.size = 0;
 800e954:	4b44      	ldr	r3, [pc, #272]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800e956:	2200      	movs	r2, #0
 800e958:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
			supported = 1;
 800e95c:	2301      	movs	r3, #1
 800e95e:	71fb      	strb	r3, [r7, #7]
 800e960:	e04d      	b.n	800e9fe <MbSlave_CheckFrame+0xe2>
		} else if (command == MB_WRITE_MULTIPLE_REGS
 800e962:	78fb      	ldrb	r3, [r7, #3]
 800e964:	2b10      	cmp	r3, #16
 800e966:	d002      	beq.n	800e96e <MbSlave_CheckFrame+0x52>
				|| command == MB_WRITE_MULTIPLE_COILS) {
 800e968:	78fb      	ldrb	r3, [r7, #3]
 800e96a:	2b0f      	cmp	r3, #15
 800e96c:	d147      	bne.n	800e9fe <MbSlave_CheckFrame+0xe2>
			inFrame.size = inFrame.data[2];
 800e96e:	4b3e      	ldr	r3, [pc, #248]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800e970:	791b      	ldrb	r3, [r3, #4]
 800e972:	461a      	mov	r2, r3
 800e974:	4b3c      	ldr	r3, [pc, #240]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800e976:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
			inFrame.size <<= 8;
 800e97a:	4b3b      	ldr	r3, [pc, #236]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800e97c:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e980:	021b      	lsls	r3, r3, #8
 800e982:	b29a      	uxth	r2, r3
 800e984:	4b38      	ldr	r3, [pc, #224]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800e986:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
			inFrame.size |= inFrame.data[3];
 800e98a:	4b37      	ldr	r3, [pc, #220]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800e98c:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e990:	4a35      	ldr	r2, [pc, #212]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800e992:	7952      	ldrb	r2, [r2, #5]
 800e994:	4313      	orrs	r3, r2
 800e996:	b29a      	uxth	r2, r3
 800e998:	4b33      	ldr	r3, [pc, #204]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800e99a:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100

			if (command == MB_WRITE_MULTIPLE_COILS) {
 800e99e:	78fb      	ldrb	r3, [r7, #3]
 800e9a0:	2b0f      	cmp	r3, #15
 800e9a2:	d11d      	bne.n	800e9e0 <MbSlave_CheckFrame+0xc4>
				if (inFrame.size % 8) {
 800e9a4:	4b30      	ldr	r3, [pc, #192]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800e9a6:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e9aa:	f003 0307 	and.w	r3, r3, #7
 800e9ae:	b29b      	uxth	r3, r3
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d00a      	beq.n	800e9ca <MbSlave_CheckFrame+0xae>
					inFrame.size = (inFrame.size / 8) + 2; /* 1 extra byte is for unaligned data, 1 byte for size */
 800e9b4:	4b2c      	ldr	r3, [pc, #176]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800e9b6:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e9ba:	08db      	lsrs	r3, r3, #3
 800e9bc:	b29b      	uxth	r3, r3
 800e9be:	3302      	adds	r3, #2
 800e9c0:	b29a      	uxth	r2, r3
 800e9c2:	4b29      	ldr	r3, [pc, #164]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800e9c4:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
 800e9c8:	e017      	b.n	800e9fa <MbSlave_CheckFrame+0xde>
				} else {
					inFrame.size = (inFrame.size / 8) + 1; /* 1 byte for size */
 800e9ca:	4b27      	ldr	r3, [pc, #156]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800e9cc:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e9d0:	08db      	lsrs	r3, r3, #3
 800e9d2:	b29b      	uxth	r3, r3
 800e9d4:	3301      	adds	r3, #1
 800e9d6:	b29a      	uxth	r2, r3
 800e9d8:	4b23      	ldr	r3, [pc, #140]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800e9da:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
 800e9de:	e00c      	b.n	800e9fa <MbSlave_CheckFrame+0xde>
				}
			} else if (command == MB_WRITE_MULTIPLE_REGS) {
 800e9e0:	78fb      	ldrb	r3, [r7, #3]
 800e9e2:	2b10      	cmp	r3, #16
 800e9e4:	d109      	bne.n	800e9fa <MbSlave_CheckFrame+0xde>
				inFrame.size = (inFrame.size * 2) + 1; /* registers are 16b, 1 byte for size */
 800e9e6:	4b20      	ldr	r3, [pc, #128]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800e9e8:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e9ec:	005b      	lsls	r3, r3, #1
 800e9ee:	b29b      	uxth	r3, r3
 800e9f0:	3301      	adds	r3, #1
 800e9f2:	b29a      	uxth	r2, r3
 800e9f4:	4b1c      	ldr	r3, [pc, #112]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800e9f6:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
			}
			supported = 1;
 800e9fa:	2301      	movs	r3, #1
 800e9fc:	71fb      	strb	r3, [r7, #7]
		}

		/* Add header of command to size variable */
		inFrame.size += MODBUS_MIN_PAYLOAD_LENGTH;
 800e9fe:	4b1a      	ldr	r3, [pc, #104]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800ea00:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800ea04:	3304      	adds	r3, #4
 800ea06:	b29a      	uxth	r2, r3
 800ea08:	4b17      	ldr	r3, [pc, #92]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800ea0a:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
		/* Check maximal length of modbus frame */
		if (inFrame.size < MODBUS_DATA_LENGTH - 2) // CRC must fit into received data
 800ea0e:	4b16      	ldr	r3, [pc, #88]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800ea10:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800ea14:	2bf9      	cmp	r3, #249	@ 0xf9
 800ea16:	d821      	bhi.n	800ea5c <MbSlave_CheckFrame+0x140>
				{
			/* compute CRC16 from received packet */
			MbSlave_CRC16(&inFrame);
 800ea18:	4813      	ldr	r0, [pc, #76]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800ea1a:	f000 f98b 	bl	800ed34 <MbSlave_CRC16>
			/* we have original CRC16 in received data */
			if (inFrame.crc[0] == inFrame.data[inFrame.size]
 800ea1e:	4b12      	ldr	r3, [pc, #72]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800ea20:	f893 20fe 	ldrb.w	r2, [r3, #254]	@ 0xfe
 800ea24:	4b10      	ldr	r3, [pc, #64]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800ea26:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800ea2a:	4619      	mov	r1, r3
 800ea2c:	4b0e      	ldr	r3, [pc, #56]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800ea2e:	440b      	add	r3, r1
 800ea30:	789b      	ldrb	r3, [r3, #2]
 800ea32:	429a      	cmp	r2, r3
 800ea34:	d112      	bne.n	800ea5c <MbSlave_CheckFrame+0x140>
					&& inFrame.crc[1] == inFrame.data[inFrame.size + 1]
 800ea36:	4b0c      	ldr	r3, [pc, #48]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800ea38:	f893 20ff 	ldrb.w	r2, [r3, #255]	@ 0xff
 800ea3c:	4b0a      	ldr	r3, [pc, #40]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800ea3e:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800ea42:	3301      	adds	r3, #1
 800ea44:	4908      	ldr	r1, [pc, #32]	@ (800ea68 <MbSlave_CheckFrame+0x14c>)
 800ea46:	440b      	add	r3, r1
 800ea48:	789b      	ldrb	r3, [r3, #2]
 800ea4a:	429a      	cmp	r2, r3
 800ea4c:	d106      	bne.n	800ea5c <MbSlave_CheckFrame+0x140>
					&& supported) {
 800ea4e:	79fb      	ldrb	r3, [r7, #7]
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	d003      	beq.n	800ea5c <MbSlave_CheckFrame+0x140>
				/* move to next step */
				mod.frameOk = 1;
 800ea54:	4b05      	ldr	r3, [pc, #20]	@ (800ea6c <MbSlave_CheckFrame+0x150>)
 800ea56:	2201      	movs	r2, #1
 800ea58:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
			}
		}
	}

	return ret;
 800ea5c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
}
 800ea60:	4618      	mov	r0, r3
 800ea62:	3708      	adds	r7, #8
 800ea64:	46bd      	mov	sp, r7
 800ea66:	bd80      	pop	{r7, pc}
 800ea68:	200006f0 	.word	0x200006f0
 800ea6c:	20000658 	.word	0x20000658

0800ea70 <MbSlave_ProcessFrame>:

static Status_t MbSlave_ProcessFrame(void) {
 800ea70:	b580      	push	{r7, lr}
 800ea72:	b088      	sub	sp, #32
 800ea74:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800ea76:	2300      	movs	r3, #0
 800ea78:	82fb      	strh	r3, [r7, #22]
	uint32_t i;
	uint16_t addr;
	uint16_t count;
	uint16_t size;
	uint16_t offset = 0;
 800ea7a:	2300      	movs	r3, #0
 800ea7c:	833b      	strh	r3, [r7, #24]
	uint16_t val;

	/* prepare address for outframe */
	outFrame.funcCode = inFrame.funcCode;
 800ea7e:	4b85      	ldr	r3, [pc, #532]	@ (800ec94 <MbSlave_ProcessFrame+0x224>)
 800ea80:	785a      	ldrb	r2, [r3, #1]
 800ea82:	4b85      	ldr	r3, [pc, #532]	@ (800ec98 <MbSlave_ProcessFrame+0x228>)
 800ea84:	705a      	strb	r2, [r3, #1]
	/* default size for error */
	outFrame.size = 1;
 800ea86:	4b84      	ldr	r3, [pc, #528]	@ (800ec98 <MbSlave_ProcessFrame+0x228>)
 800ea88:	2201      	movs	r2, #1
 800ea8a:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
	/* parse start address and count */
	addr = inFrame.data[0];
 800ea8e:	4b81      	ldr	r3, [pc, #516]	@ (800ec94 <MbSlave_ProcessFrame+0x224>)
 800ea90:	789b      	ldrb	r3, [r3, #2]
 800ea92:	82bb      	strh	r3, [r7, #20]
	addr <<= 8;
 800ea94:	8abb      	ldrh	r3, [r7, #20]
 800ea96:	021b      	lsls	r3, r3, #8
 800ea98:	82bb      	strh	r3, [r7, #20]
	addr |= inFrame.data[1];
 800ea9a:	4b7e      	ldr	r3, [pc, #504]	@ (800ec94 <MbSlave_ProcessFrame+0x224>)
 800ea9c:	78db      	ldrb	r3, [r3, #3]
 800ea9e:	461a      	mov	r2, r3
 800eaa0:	8abb      	ldrh	r3, [r7, #20]
 800eaa2:	4313      	orrs	r3, r2
 800eaa4:	82bb      	strh	r3, [r7, #20]
	count = inFrame.data[2];
 800eaa6:	4b7b      	ldr	r3, [pc, #492]	@ (800ec94 <MbSlave_ProcessFrame+0x224>)
 800eaa8:	791b      	ldrb	r3, [r3, #4]
 800eaaa:	827b      	strh	r3, [r7, #18]
	count <<= 8;
 800eaac:	8a7b      	ldrh	r3, [r7, #18]
 800eaae:	021b      	lsls	r3, r3, #8
 800eab0:	827b      	strh	r3, [r7, #18]
	count |= inFrame.data[3];
 800eab2:	4b78      	ldr	r3, [pc, #480]	@ (800ec94 <MbSlave_ProcessFrame+0x224>)
 800eab4:	795b      	ldrb	r3, [r3, #5]
 800eab6:	461a      	mov	r2, r3
 800eab8:	8a7b      	ldrh	r3, [r7, #18]
 800eaba:	4313      	orrs	r3, r2
 800eabc:	827b      	strh	r3, [r7, #18]

	switch (inFrame.funcCode) {
 800eabe:	4b75      	ldr	r3, [pc, #468]	@ (800ec94 <MbSlave_ProcessFrame+0x224>)
 800eac0:	785b      	ldrb	r3, [r3, #1]
 800eac2:	2b10      	cmp	r3, #16
 800eac4:	d010      	beq.n	800eae8 <MbSlave_ProcessFrame+0x78>
 800eac6:	2b10      	cmp	r3, #16
 800eac8:	dc13      	bgt.n	800eaf2 <MbSlave_ProcessFrame+0x82>
 800eaca:	2b03      	cmp	r3, #3
 800eacc:	d002      	beq.n	800ead4 <MbSlave_ProcessFrame+0x64>
 800eace:	2b04      	cmp	r3, #4
 800ead0:	d005      	beq.n	800eade <MbSlave_ProcessFrame+0x6e>
 800ead2:	e00e      	b.n	800eaf2 <MbSlave_ProcessFrame+0x82>
	case MB_READ_HOLDING_REGS:
		offset = MODBUS_OFFSET_HOLDING;
 800ead4:	2300      	movs	r3, #0
 800ead6:	833b      	strh	r3, [r7, #24]
		size = MB_HOLD_LAST;
 800ead8:	230e      	movs	r3, #14
 800eada:	837b      	strh	r3, [r7, #26]
		break;
 800eadc:	e015      	b.n	800eb0a <MbSlave_ProcessFrame+0x9a>
	case MB_READ_INPUT_REGS:
		offset = MODBUS_OFFSET_INPUT;
 800eade:	2300      	movs	r3, #0
 800eae0:	833b      	strh	r3, [r7, #24]
		size = MB_INPUT_LAST;
 800eae2:	2318      	movs	r3, #24
 800eae4:	837b      	strh	r3, [r7, #26]
		break;
 800eae6:	e010      	b.n	800eb0a <MbSlave_ProcessFrame+0x9a>
	case MB_WRITE_MULTIPLE_REGS:
		offset = MODBUS_OFFSET_HOLDING;
 800eae8:	2300      	movs	r3, #0
 800eaea:	833b      	strh	r3, [r7, #24]
		size = MB_HOLD_LAST;
 800eaec:	230e      	movs	r3, #14
 800eaee:	837b      	strh	r3, [r7, #26]
		break;
 800eaf0:	e00b      	b.n	800eb0a <MbSlave_ProcessFrame+0x9a>
	default:
		/* prepare exception */
		size = 0;
 800eaf2:	2300      	movs	r3, #0
 800eaf4:	837b      	strh	r3, [r7, #26]
		outFrame.funcCode = inFrame.funcCode + MODBUS_EXCEPTION_MASK;
 800eaf6:	4b67      	ldr	r3, [pc, #412]	@ (800ec94 <MbSlave_ProcessFrame+0x224>)
 800eaf8:	785b      	ldrb	r3, [r3, #1]
 800eafa:	3b80      	subs	r3, #128	@ 0x80
 800eafc:	b2da      	uxtb	r2, r3
 800eafe:	4b66      	ldr	r3, [pc, #408]	@ (800ec98 <MbSlave_ProcessFrame+0x228>)
 800eb00:	705a      	strb	r2, [r3, #1]
		outFrame.data[0] = MODBUS_EXCEPT_INVALID_COMMAND; /* invalid function code */
 800eb02:	4b65      	ldr	r3, [pc, #404]	@ (800ec98 <MbSlave_ProcessFrame+0x228>)
 800eb04:	2201      	movs	r2, #1
 800eb06:	709a      	strb	r2, [r3, #2]
		break;
 800eb08:	bf00      	nop
	}

	/* some value checking */
	if (outFrame.funcCode < MODBUS_EXCEPTION_MASK
 800eb0a:	4b63      	ldr	r3, [pc, #396]	@ (800ec98 <MbSlave_ProcessFrame+0x228>)
 800eb0c:	785b      	ldrb	r3, [r3, #1]
 800eb0e:	b25b      	sxtb	r3, r3
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	db0e      	blt.n	800eb32 <MbSlave_ProcessFrame+0xc2>
			&& (count < 1 || count > 0x7b)) {
 800eb14:	8a7b      	ldrh	r3, [r7, #18]
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d002      	beq.n	800eb20 <MbSlave_ProcessFrame+0xb0>
 800eb1a:	8a7b      	ldrh	r3, [r7, #18]
 800eb1c:	2b7b      	cmp	r3, #123	@ 0x7b
 800eb1e:	d908      	bls.n	800eb32 <MbSlave_ProcessFrame+0xc2>
		outFrame.funcCode = inFrame.funcCode + MODBUS_EXCEPTION_MASK;
 800eb20:	4b5c      	ldr	r3, [pc, #368]	@ (800ec94 <MbSlave_ProcessFrame+0x224>)
 800eb22:	785b      	ldrb	r3, [r3, #1]
 800eb24:	3b80      	subs	r3, #128	@ 0x80
 800eb26:	b2da      	uxtb	r2, r3
 800eb28:	4b5b      	ldr	r3, [pc, #364]	@ (800ec98 <MbSlave_ProcessFrame+0x228>)
 800eb2a:	705a      	strb	r2, [r3, #1]
		outFrame.data[0] = MODBUS_EXCEPT_INVALID_SIZE; /* invalid size/value */
 800eb2c:	4b5a      	ldr	r3, [pc, #360]	@ (800ec98 <MbSlave_ProcessFrame+0x228>)
 800eb2e:	2203      	movs	r2, #3
 800eb30:	709a      	strb	r2, [r3, #2]
	}

	if (outFrame.funcCode < MODBUS_EXCEPTION_MASK
 800eb32:	4b59      	ldr	r3, [pc, #356]	@ (800ec98 <MbSlave_ProcessFrame+0x228>)
 800eb34:	785b      	ldrb	r3, [r3, #1]
 800eb36:	b25b      	sxtb	r3, r3
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	db26      	blt.n	800eb8a <MbSlave_ProcessFrame+0x11a>
			&& (addr > (offset + size) || (addr) < offset
 800eb3c:	8aba      	ldrh	r2, [r7, #20]
 800eb3e:	8b39      	ldrh	r1, [r7, #24]
 800eb40:	8b7b      	ldrh	r3, [r7, #26]
 800eb42:	440b      	add	r3, r1
 800eb44:	429a      	cmp	r2, r3
 800eb46:	dc0c      	bgt.n	800eb62 <MbSlave_ProcessFrame+0xf2>
 800eb48:	8aba      	ldrh	r2, [r7, #20]
 800eb4a:	8b3b      	ldrh	r3, [r7, #24]
 800eb4c:	429a      	cmp	r2, r3
 800eb4e:	d308      	bcc.n	800eb62 <MbSlave_ProcessFrame+0xf2>
					|| (addr + count) > (offset + size + 1))) {
 800eb50:	8aba      	ldrh	r2, [r7, #20]
 800eb52:	8a7b      	ldrh	r3, [r7, #18]
 800eb54:	441a      	add	r2, r3
 800eb56:	8b39      	ldrh	r1, [r7, #24]
 800eb58:	8b7b      	ldrh	r3, [r7, #26]
 800eb5a:	440b      	add	r3, r1
 800eb5c:	3301      	adds	r3, #1
 800eb5e:	429a      	cmp	r2, r3
 800eb60:	dd13      	ble.n	800eb8a <MbSlave_ProcessFrame+0x11a>
#ifdef MODBUS_UPGRADE
		if (addr < MB_UPGR_BASE_ADDRESS
 800eb62:	8abb      	ldrh	r3, [r7, #20]
 800eb64:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800eb68:	d306      	bcc.n	800eb78 <MbSlave_ProcessFrame+0x108>
				|| addr + count > MB_UPGR_END_ADDRESS + 1)
 800eb6a:	8aba      	ldrh	r2, [r7, #20]
 800eb6c:	8a7b      	ldrh	r3, [r7, #18]
 800eb6e:	4413      	add	r3, r2
 800eb70:	f240 4212 	movw	r2, #1042	@ 0x412
 800eb74:	4293      	cmp	r3, r2
 800eb76:	dd08      	ble.n	800eb8a <MbSlave_ProcessFrame+0x11a>
#endif
						{
			outFrame.funcCode = inFrame.funcCode + MODBUS_EXCEPTION_MASK;
 800eb78:	4b46      	ldr	r3, [pc, #280]	@ (800ec94 <MbSlave_ProcessFrame+0x224>)
 800eb7a:	785b      	ldrb	r3, [r3, #1]
 800eb7c:	3b80      	subs	r3, #128	@ 0x80
 800eb7e:	b2da      	uxtb	r2, r3
 800eb80:	4b45      	ldr	r3, [pc, #276]	@ (800ec98 <MbSlave_ProcessFrame+0x228>)
 800eb82:	705a      	strb	r2, [r3, #1]
			outFrame.data[0] = MODBUS_EXCEPT_INVALID_ADDRESS; /* invalid address */
 800eb84:	4b44      	ldr	r3, [pc, #272]	@ (800ec98 <MbSlave_ProcessFrame+0x228>)
 800eb86:	2202      	movs	r2, #2
 800eb88:	709a      	strb	r2, [r3, #2]
		}
	}

	/* it looks ok so far */
	if (outFrame.funcCode < MODBUS_EXCEPTION_MASK) {
 800eb8a:	4b43      	ldr	r3, [pc, #268]	@ (800ec98 <MbSlave_ProcessFrame+0x228>)
 800eb8c:	785b      	ldrb	r3, [r3, #1]
 800eb8e:	b25b      	sxtb	r3, r3
 800eb90:	2b00      	cmp	r3, #0
 800eb92:	f2c0 80c5 	blt.w	800ed20 <MbSlave_ProcessFrame+0x2b0>
		/* Subtract offset from address */
		addr -= offset;
 800eb96:	8aba      	ldrh	r2, [r7, #20]
 800eb98:	8b3b      	ldrh	r3, [r7, #24]
 800eb9a:	1ad3      	subs	r3, r2, r3
 800eb9c:	82bb      	strh	r3, [r7, #20]

		/* do the register stuff */
		switch (inFrame.funcCode) {
 800eb9e:	4b3d      	ldr	r3, [pc, #244]	@ (800ec94 <MbSlave_ProcessFrame+0x224>)
 800eba0:	785b      	ldrb	r3, [r3, #1]
 800eba2:	2b10      	cmp	r3, #16
 800eba4:	d064      	beq.n	800ec70 <MbSlave_ProcessFrame+0x200>
 800eba6:	2b10      	cmp	r3, #16
 800eba8:	f300 80ba 	bgt.w	800ed20 <MbSlave_ProcessFrame+0x2b0>
 800ebac:	2b03      	cmp	r3, #3
 800ebae:	d002      	beq.n	800ebb6 <MbSlave_ProcessFrame+0x146>
 800ebb0:	2b04      	cmp	r3, #4
 800ebb2:	d034      	beq.n	800ec1e <MbSlave_ProcessFrame+0x1ae>
 800ebb4:	e0b4      	b.n	800ed20 <MbSlave_ProcessFrame+0x2b0>
		case MB_READ_HOLDING_REGS:
			outFrame.data[0] = count * 2;
 800ebb6:	8a7b      	ldrh	r3, [r7, #18]
 800ebb8:	b2db      	uxtb	r3, r3
 800ebba:	005b      	lsls	r3, r3, #1
 800ebbc:	b2da      	uxtb	r2, r3
 800ebbe:	4b36      	ldr	r3, [pc, #216]	@ (800ec98 <MbSlave_ProcessFrame+0x228>)
 800ebc0:	709a      	strb	r2, [r3, #2]
			outFrame.size = outFrame.data[0] + 1;
 800ebc2:	4b35      	ldr	r3, [pc, #212]	@ (800ec98 <MbSlave_ProcessFrame+0x228>)
 800ebc4:	789b      	ldrb	r3, [r3, #2]
 800ebc6:	3301      	adds	r3, #1
 800ebc8:	b29a      	uxth	r2, r3
 800ebca:	4b33      	ldr	r3, [pc, #204]	@ (800ec98 <MbSlave_ProcessFrame+0x228>)
 800ebcc:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
#ifdef MODBUS_UPGRADE
			if (addr >= MB_UPGR_BASE_ADDRESS) {
 800ebd0:	8abb      	ldrh	r3, [r7, #20]
 800ebd2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ebd6:	d306      	bcc.n	800ebe6 <MbSlave_ProcessFrame+0x176>
				MbUpgr_ReadRegisters(addr, count, outFrame.data + 1);
 800ebd8:	4a30      	ldr	r2, [pc, #192]	@ (800ec9c <MbSlave_ProcessFrame+0x22c>)
 800ebda:	8a79      	ldrh	r1, [r7, #18]
 800ebdc:	8abb      	ldrh	r3, [r7, #20]
 800ebde:	4618      	mov	r0, r3
 800ebe0:	f7ff fb9a 	bl	800e318 <MbUpgr_ReadRegisters>
				for (i = 0; i < count; i++) {
					MbRtu_ReadHoldingRegCallback(addr + i, &val);
					memcpy((outFrame.data + i * 2 + 1), &val, 2);
				}
			}
			break;
 800ebe4:	e09c      	b.n	800ed20 <MbSlave_ProcessFrame+0x2b0>
				for (i = 0; i < count; i++) {
 800ebe6:	2300      	movs	r3, #0
 800ebe8:	61fb      	str	r3, [r7, #28]
 800ebea:	e013      	b.n	800ec14 <MbSlave_ProcessFrame+0x1a4>
					MbRtu_ReadHoldingRegCallback(addr + i, &val);
 800ebec:	69fb      	ldr	r3, [r7, #28]
 800ebee:	b29a      	uxth	r2, r3
 800ebf0:	8abb      	ldrh	r3, [r7, #20]
 800ebf2:	4413      	add	r3, r2
 800ebf4:	b29b      	uxth	r3, r3
 800ebf6:	1dba      	adds	r2, r7, #6
 800ebf8:	4611      	mov	r1, r2
 800ebfa:	4618      	mov	r0, r3
 800ebfc:	f7ff f952 	bl	800dea4 <MbRtu_ReadHoldingRegCallback>
					memcpy((outFrame.data + i * 2 + 1), &val, 2);
 800ec00:	69fb      	ldr	r3, [r7, #28]
 800ec02:	005b      	lsls	r3, r3, #1
 800ec04:	3301      	adds	r3, #1
 800ec06:	4a26      	ldr	r2, [pc, #152]	@ (800eca0 <MbSlave_ProcessFrame+0x230>)
 800ec08:	4413      	add	r3, r2
 800ec0a:	88fa      	ldrh	r2, [r7, #6]
 800ec0c:	801a      	strh	r2, [r3, #0]
				for (i = 0; i < count; i++) {
 800ec0e:	69fb      	ldr	r3, [r7, #28]
 800ec10:	3301      	adds	r3, #1
 800ec12:	61fb      	str	r3, [r7, #28]
 800ec14:	8a7b      	ldrh	r3, [r7, #18]
 800ec16:	69fa      	ldr	r2, [r7, #28]
 800ec18:	429a      	cmp	r2, r3
 800ec1a:	d3e7      	bcc.n	800ebec <MbSlave_ProcessFrame+0x17c>
			break;
 800ec1c:	e080      	b.n	800ed20 <MbSlave_ProcessFrame+0x2b0>

		case MB_READ_INPUT_REGS:
			outFrame.data[0] = count * 2;
 800ec1e:	8a7b      	ldrh	r3, [r7, #18]
 800ec20:	b2db      	uxtb	r3, r3
 800ec22:	005b      	lsls	r3, r3, #1
 800ec24:	b2da      	uxtb	r2, r3
 800ec26:	4b1c      	ldr	r3, [pc, #112]	@ (800ec98 <MbSlave_ProcessFrame+0x228>)
 800ec28:	709a      	strb	r2, [r3, #2]
			outFrame.size = outFrame.data[0] + 1;
 800ec2a:	4b1b      	ldr	r3, [pc, #108]	@ (800ec98 <MbSlave_ProcessFrame+0x228>)
 800ec2c:	789b      	ldrb	r3, [r3, #2]
 800ec2e:	3301      	adds	r3, #1
 800ec30:	b29a      	uxth	r2, r3
 800ec32:	4b19      	ldr	r3, [pc, #100]	@ (800ec98 <MbSlave_ProcessFrame+0x228>)
 800ec34:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
			for (i = 0; i < count; i++) {
 800ec38:	2300      	movs	r3, #0
 800ec3a:	61fb      	str	r3, [r7, #28]
 800ec3c:	e013      	b.n	800ec66 <MbSlave_ProcessFrame+0x1f6>
				MbRtu_ReadInputRegCallback(addr + i, &val);
 800ec3e:	69fb      	ldr	r3, [r7, #28]
 800ec40:	b29a      	uxth	r2, r3
 800ec42:	8abb      	ldrh	r3, [r7, #20]
 800ec44:	4413      	add	r3, r2
 800ec46:	b29b      	uxth	r3, r3
 800ec48:	1dba      	adds	r2, r7, #6
 800ec4a:	4611      	mov	r1, r2
 800ec4c:	4618      	mov	r0, r3
 800ec4e:	f7ff f835 	bl	800dcbc <MbRtu_ReadInputRegCallback>
				memcpy((outFrame.data + i * 2 + 1), &val, 2);
 800ec52:	69fb      	ldr	r3, [r7, #28]
 800ec54:	005b      	lsls	r3, r3, #1
 800ec56:	3301      	adds	r3, #1
 800ec58:	4a11      	ldr	r2, [pc, #68]	@ (800eca0 <MbSlave_ProcessFrame+0x230>)
 800ec5a:	4413      	add	r3, r2
 800ec5c:	88fa      	ldrh	r2, [r7, #6]
 800ec5e:	801a      	strh	r2, [r3, #0]
			for (i = 0; i < count; i++) {
 800ec60:	69fb      	ldr	r3, [r7, #28]
 800ec62:	3301      	adds	r3, #1
 800ec64:	61fb      	str	r3, [r7, #28]
 800ec66:	8a7b      	ldrh	r3, [r7, #18]
 800ec68:	69fa      	ldr	r2, [r7, #28]
 800ec6a:	429a      	cmp	r2, r3
 800ec6c:	d3e7      	bcc.n	800ec3e <MbSlave_ProcessFrame+0x1ce>
			}

			break;
 800ec6e:	e057      	b.n	800ed20 <MbSlave_ProcessFrame+0x2b0>

		case MB_WRITE_MULTIPLE_REGS:
			size = addr + count;
 800ec70:	8aba      	ldrh	r2, [r7, #20]
 800ec72:	8a7b      	ldrh	r3, [r7, #18]
 800ec74:	4413      	add	r3, r2
 800ec76:	837b      	strh	r3, [r7, #26]
#ifdef MODBUS_UPGRADE
			if (addr >= MB_UPGR_BASE_ADDRESS) {
 800ec78:	8abb      	ldrh	r3, [r7, #20]
 800ec7a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ec7e:	d306      	bcc.n	800ec8e <MbSlave_ProcessFrame+0x21e>
				MbUpgr_WriteRegisters(addr, count, inFrame.data + 5);
 800ec80:	4a08      	ldr	r2, [pc, #32]	@ (800eca4 <MbSlave_ProcessFrame+0x234>)
 800ec82:	8a79      	ldrh	r1, [r7, #18]
 800ec84:	8abb      	ldrh	r3, [r7, #20]
 800ec86:	4618      	mov	r0, r3
 800ec88:	f7ff fb00 	bl	800e28c <MbUpgr_WriteRegisters>
 800ec8c:	e02b      	b.n	800ece6 <MbSlave_ProcessFrame+0x276>
			} else
#endif
			{
				for (i = 0; i < count; i++) {
 800ec8e:	2300      	movs	r3, #0
 800ec90:	61fb      	str	r3, [r7, #28]
 800ec92:	e024      	b.n	800ecde <MbSlave_ProcessFrame+0x26e>
 800ec94:	200006f0 	.word	0x200006f0
 800ec98:	200007f4 	.word	0x200007f4
 800ec9c:	200007f7 	.word	0x200007f7
 800eca0:	200007f6 	.word	0x200007f6
 800eca4:	200006f7 	.word	0x200006f7
					memcpy(&val,
							(inFrame.data + i * 2 + 1
 800eca8:	69fb      	ldr	r3, [r7, #28]
 800ecaa:	005b      	lsls	r3, r3, #1
									+ MODBUS_MIN_PAYLOAD_LENGTH), 2);
 800ecac:	3305      	adds	r3, #5
					memcpy(&val,
 800ecae:	4a1f      	ldr	r2, [pc, #124]	@ (800ed2c <MbSlave_ProcessFrame+0x2bc>)
 800ecb0:	4413      	add	r3, r2
 800ecb2:	881b      	ldrh	r3, [r3, #0]
 800ecb4:	b29b      	uxth	r3, r3
 800ecb6:	80fb      	strh	r3, [r7, #6]
					MbRtu_WriteHoldingRegCallback(addr + i, __REV16(val));
 800ecb8:	69fb      	ldr	r3, [r7, #28]
 800ecba:	b29a      	uxth	r2, r3
 800ecbc:	8abb      	ldrh	r3, [r7, #20]
 800ecbe:	4413      	add	r3, r2
 800ecc0:	b29a      	uxth	r2, r3
 800ecc2:	88fb      	ldrh	r3, [r7, #6]
 800ecc4:	60fb      	str	r3, [r7, #12]
  __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	ba5b      	rev16	r3, r3
 800ecca:	60bb      	str	r3, [r7, #8]
  return result;
 800eccc:	68bb      	ldr	r3, [r7, #8]
 800ecce:	b29b      	uxth	r3, r3
 800ecd0:	4619      	mov	r1, r3
 800ecd2:	4610      	mov	r0, r2
 800ecd4:	f7ff f98c 	bl	800dff0 <MbRtu_WriteHoldingRegCallback>
				for (i = 0; i < count; i++) {
 800ecd8:	69fb      	ldr	r3, [r7, #28]
 800ecda:	3301      	adds	r3, #1
 800ecdc:	61fb      	str	r3, [r7, #28]
 800ecde:	8a7b      	ldrh	r3, [r7, #18]
 800ece0:	69fa      	ldr	r2, [r7, #28]
 800ece2:	429a      	cmp	r2, r3
 800ece4:	d3e0      	bcc.n	800eca8 <MbSlave_ProcessFrame+0x238>
				}
			}

			addr += offset;
 800ece6:	8aba      	ldrh	r2, [r7, #20]
 800ece8:	8b3b      	ldrh	r3, [r7, #24]
 800ecea:	4413      	add	r3, r2
 800ecec:	82bb      	strh	r3, [r7, #20]
			outFrame.data[0] = (addr >> 8) & 0xff;
 800ecee:	8abb      	ldrh	r3, [r7, #20]
 800ecf0:	0a1b      	lsrs	r3, r3, #8
 800ecf2:	b29b      	uxth	r3, r3
 800ecf4:	b2da      	uxtb	r2, r3
 800ecf6:	4b0e      	ldr	r3, [pc, #56]	@ (800ed30 <MbSlave_ProcessFrame+0x2c0>)
 800ecf8:	709a      	strb	r2, [r3, #2]
			outFrame.data[1] = addr & 0xff;
 800ecfa:	8abb      	ldrh	r3, [r7, #20]
 800ecfc:	b2da      	uxtb	r2, r3
 800ecfe:	4b0c      	ldr	r3, [pc, #48]	@ (800ed30 <MbSlave_ProcessFrame+0x2c0>)
 800ed00:	70da      	strb	r2, [r3, #3]
			outFrame.data[2] = (count >> 8) & 0xff;
 800ed02:	8a7b      	ldrh	r3, [r7, #18]
 800ed04:	0a1b      	lsrs	r3, r3, #8
 800ed06:	b29b      	uxth	r3, r3
 800ed08:	b2da      	uxtb	r2, r3
 800ed0a:	4b09      	ldr	r3, [pc, #36]	@ (800ed30 <MbSlave_ProcessFrame+0x2c0>)
 800ed0c:	711a      	strb	r2, [r3, #4]
			outFrame.data[3] = count & 0xff;
 800ed0e:	8a7b      	ldrh	r3, [r7, #18]
 800ed10:	b2da      	uxtb	r2, r3
 800ed12:	4b07      	ldr	r3, [pc, #28]	@ (800ed30 <MbSlave_ProcessFrame+0x2c0>)
 800ed14:	715a      	strb	r2, [r3, #5]
			outFrame.size = 4;
 800ed16:	4b06      	ldr	r3, [pc, #24]	@ (800ed30 <MbSlave_ProcessFrame+0x2c0>)
 800ed18:	2204      	movs	r2, #4
 800ed1a:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
			break;
 800ed1e:	bf00      	nop
		}
	}

	return ret;
 800ed20:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 800ed24:	4618      	mov	r0, r3
 800ed26:	3720      	adds	r7, #32
 800ed28:	46bd      	mov	sp, r7
 800ed2a:	bd80      	pop	{r7, pc}
 800ed2c:	200006f2 	.word	0x200006f2
 800ed30:	200007f4 	.word	0x200007f4

0800ed34 <MbSlave_CRC16>:
 * Computation of CRC16 using pre-computed tables.
 *
 * @param frame - data frame
 * @return Status - standard status code (0 - OK)
 */
static Status_t MbSlave_CRC16(MbSlave_Frame_t *frame) {
 800ed34:	b480      	push	{r7}
 800ed36:	b085      	sub	sp, #20
 800ed38:	af00      	add	r7, sp, #0
 800ed3a:	6078      	str	r0, [r7, #4]
	uint8_t index;
	frame->crc[0] = 0xFF;
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	22ff      	movs	r2, #255	@ 0xff
 800ed40:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
	frame->crc[1] = 0xFF;
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	22ff      	movs	r2, #255	@ 0xff
 800ed48:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
	uint16_t i;

	/* calculate the CRC */
	index = frame->crc[0] ^ frame->slaveAddr;
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	f893 20fe 	ldrb.w	r2, [r3, #254]	@ 0xfe
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	781b      	ldrb	r3, [r3, #0]
 800ed56:	4053      	eors	r3, r2
 800ed58:	737b      	strb	r3, [r7, #13]
	frame->crc[0] = frame->crc[1] ^ tableCrcHi[index];
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	f893 20ff 	ldrb.w	r2, [r3, #255]	@ 0xff
 800ed60:	7b7b      	ldrb	r3, [r7, #13]
 800ed62:	4929      	ldr	r1, [pc, #164]	@ (800ee08 <MbSlave_CRC16+0xd4>)
 800ed64:	5ccb      	ldrb	r3, [r1, r3]
 800ed66:	4053      	eors	r3, r2
 800ed68:	b2da      	uxtb	r2, r3
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
	frame->crc[1] = tableCrcLo[index];
 800ed70:	7b7b      	ldrb	r3, [r7, #13]
 800ed72:	4a26      	ldr	r2, [pc, #152]	@ (800ee0c <MbSlave_CRC16+0xd8>)
 800ed74:	5cd2      	ldrb	r2, [r2, r3]
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
	index = frame->crc[0] ^ frame->funcCode;
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	f893 20fe 	ldrb.w	r2, [r3, #254]	@ 0xfe
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	785b      	ldrb	r3, [r3, #1]
 800ed86:	4053      	eors	r3, r2
 800ed88:	737b      	strb	r3, [r7, #13]
	frame->crc[0] = frame->crc[1] ^ tableCrcHi[index];
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	f893 20ff 	ldrb.w	r2, [r3, #255]	@ 0xff
 800ed90:	7b7b      	ldrb	r3, [r7, #13]
 800ed92:	491d      	ldr	r1, [pc, #116]	@ (800ee08 <MbSlave_CRC16+0xd4>)
 800ed94:	5ccb      	ldrb	r3, [r1, r3]
 800ed96:	4053      	eors	r3, r2
 800ed98:	b2da      	uxtb	r2, r3
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
	frame->crc[1] = tableCrcLo[index];
 800eda0:	7b7b      	ldrb	r3, [r7, #13]
 800eda2:	4a1a      	ldr	r2, [pc, #104]	@ (800ee0c <MbSlave_CRC16+0xd8>)
 800eda4:	5cd2      	ldrb	r2, [r2, r3]
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff

	for (i = 0; i < frame->size; i++) {
 800edac:	2300      	movs	r3, #0
 800edae:	81fb      	strh	r3, [r7, #14]
 800edb0:	e01c      	b.n	800edec <MbSlave_CRC16+0xb8>
		index = frame->crc[0] ^ frame->data[i];
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	f893 20fe 	ldrb.w	r2, [r3, #254]	@ 0xfe
 800edb8:	89fb      	ldrh	r3, [r7, #14]
 800edba:	6879      	ldr	r1, [r7, #4]
 800edbc:	440b      	add	r3, r1
 800edbe:	789b      	ldrb	r3, [r3, #2]
 800edc0:	4053      	eors	r3, r2
 800edc2:	737b      	strb	r3, [r7, #13]
		frame->crc[0] = frame->crc[1] ^ tableCrcHi[index];
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	f893 20ff 	ldrb.w	r2, [r3, #255]	@ 0xff
 800edca:	7b7b      	ldrb	r3, [r7, #13]
 800edcc:	490e      	ldr	r1, [pc, #56]	@ (800ee08 <MbSlave_CRC16+0xd4>)
 800edce:	5ccb      	ldrb	r3, [r1, r3]
 800edd0:	4053      	eors	r3, r2
 800edd2:	b2da      	uxtb	r2, r3
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
		frame->crc[1] = tableCrcLo[index];
 800edda:	7b7b      	ldrb	r3, [r7, #13]
 800eddc:	4a0b      	ldr	r2, [pc, #44]	@ (800ee0c <MbSlave_CRC16+0xd8>)
 800edde:	5cd2      	ldrb	r2, [r2, r3]
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
	for (i = 0; i < frame->size; i++) {
 800ede6:	89fb      	ldrh	r3, [r7, #14]
 800ede8:	3301      	adds	r3, #1
 800edea:	81fb      	strh	r3, [r7, #14]
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800edf2:	89fa      	ldrh	r2, [r7, #14]
 800edf4:	429a      	cmp	r2, r3
 800edf6:	d3dc      	bcc.n	800edb2 <MbSlave_CRC16+0x7e>
	}

	return STATUS_OK;
 800edf8:	2300      	movs	r3, #0
}
 800edfa:	4618      	mov	r0, r3
 800edfc:	3714      	adds	r7, #20
 800edfe:	46bd      	mov	sp, r7
 800ee00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee04:	4770      	bx	lr
 800ee06:	bf00      	nop
 800ee08:	0800c1c4 	.word	0x0800c1c4
 800ee0c:	08015b14 	.word	0x08015b14

0800ee10 <MbSlave_Rs485DirTransmit>:

static void MbSlave_Rs485DirTransmit(void) {
 800ee10:	b580      	push	{r7, lr}
 800ee12:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MODBUS_UART_DE_PORT, MODBUS_UART_DE_PIN, GPIO_PIN_SET);
 800ee14:	2201      	movs	r2, #1
 800ee16:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800ee1a:	4802      	ldr	r0, [pc, #8]	@ (800ee24 <MbSlave_Rs485DirTransmit+0x14>)
 800ee1c:	f002 fd8c 	bl	8011938 <HAL_GPIO_WritePin>
}
 800ee20:	bf00      	nop
 800ee22:	bd80      	pop	{r7, pc}
 800ee24:	40020000 	.word	0x40020000

0800ee28 <MbSlave_Rs485DirReceive>:

static void MbSlave_Rs485DirReceive(void) {
 800ee28:	b580      	push	{r7, lr}
 800ee2a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MODBUS_UART_DE_PORT, MODBUS_UART_DE_PIN, GPIO_PIN_RESET);
 800ee2c:	2200      	movs	r2, #0
 800ee2e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800ee32:	4802      	ldr	r0, [pc, #8]	@ (800ee3c <MbSlave_Rs485DirReceive+0x14>)
 800ee34:	f002 fd80 	bl	8011938 <HAL_GPIO_WritePin>
}
 800ee38:	bf00      	nop
 800ee3a:	bd80      	pop	{r7, pc}
 800ee3c:	40020000 	.word	0x40020000

0800ee40 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800ee40:	b580      	push	{r7, lr}
 800ee42:	b084      	sub	sp, #16
 800ee44:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN 1 */
    Status_t ret = STATUS_OK;
 800ee46:	2300      	movs	r3, #0
 800ee48:	81fb      	strh	r3, [r7, #14]
    uint32_t tick_med = 0;
 800ee4a:	2300      	movs	r3, #0
 800ee4c:	60bb      	str	r3, [r7, #8]
    uint32_t tick_slow = 0;
 800ee4e:	2300      	movs	r3, #0
 800ee50:	607b      	str	r3, [r7, #4]
    uint32_t start = 0;
 800ee52:	2300      	movs	r3, #0
 800ee54:	603b      	str	r3, [r7, #0]

    /* Remap reset vector and enable interrupts */
    System_RemapApplicationVector();
 800ee56:	f7fe fea5 	bl	800dba4 <System_RemapApplicationVector>
  \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800ee5a:	b662      	cpsie	i
}
 800ee5c:	bf00      	nop
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 800ee5e:	f000 fe9b 	bl	800fb98 <HAL_Init>

    /* USER CODE BEGIN Init */
    HAL_RCC_DeInit();
 800ee62:	f003 fa61 	bl	8012328 <HAL_RCC_DeInit>
    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 800ee66:	f000 f8cb 	bl	800f000 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */
    //MX_USART1_UART_Init();
    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 800ee6a:	f000 fae1 	bl	800f430 <MX_GPIO_Init>
    MX_DMA_Init();
 800ee6e:	f000 fabf 	bl	800f3f0 <MX_DMA_Init>
    MX_I2C1_Init();
 800ee72:	f000 f9c9 	bl	800f208 <MX_I2C1_Init>
    MX_SPI2_Init();
 800ee76:	f000 fa0f 	bl	800f298 <MX_SPI2_Init>
    MX_UART5_Init();
 800ee7a:	f000 fa8f 	bl	800f39c <MX_UART5_Init>
    MX_CRC_Init();
 800ee7e:	f000 f9af 	bl	800f1e0 <MX_CRC_Init>
    MX_TIM2_Init();
 800ee82:	f000 fa3f 	bl	800f304 <MX_TIM2_Init>
    MX_IWDG_Init();
 800ee86:	f000 f9ed 	bl	800f264 <MX_IWDG_Init>
    MX_ADC1_Init();
 800ee8a:	f000 f92d 	bl	800f0e8 <MX_ADC1_Init>
    /* USER CODE BEGIN 2 */
    Switch_Init();
 800ee8e:	f006 fb77 	bl	8015580 <Switch_Init>
    /* Initialize system modules */
    ret |= System_InitWdg();
 800ee92:	f7fe fd69 	bl	800d968 <System_InitWdg>
 800ee96:	4603      	mov	r3, r0
 800ee98:	461a      	mov	r2, r3
 800ee9a:	89fb      	ldrh	r3, [r7, #14]
 800ee9c:	4313      	orrs	r3, r2
 800ee9e:	81fb      	strh	r3, [r7, #14]
    ret |= System_ReloadWdg();
 800eea0:	f7fe fd86 	bl	800d9b0 <System_ReloadWdg>
 800eea4:	4603      	mov	r3, r0
 800eea6:	461a      	mov	r2, r3
 800eea8:	89fb      	ldrh	r3, [r7, #14]
 800eeaa:	4313      	orrs	r3, r2
 800eeac:	81fb      	strh	r3, [r7, #14]
    System_CrcInit();
 800eeae:	f7fe fd2d 	bl	800d90c <System_CrcInit>
    ret |= Config_Init();
 800eeb2:	f7fd ffce 	bl	800ce52 <Config_Init>
 800eeb6:	4603      	mov	r3, r0
 800eeb8:	461a      	mov	r2, r3
 800eeba:	89fb      	ldrh	r3, [r7, #14]
 800eebc:	4313      	orrs	r3, r2
 800eebe:	81fb      	strh	r3, [r7, #14]
    ret |= Control_Init();
 800eec0:	f7fe f8ae 	bl	800d020 <Control_Init>
 800eec4:	4603      	mov	r3, r0
 800eec6:	461a      	mov	r2, r3
 800eec8:	89fb      	ldrh	r3, [r7, #14]
 800eeca:	4313      	orrs	r3, r2
 800eecc:	81fb      	strh	r3, [r7, #14]

    /* Initialize flash memory module */
    ret |= FlashApp_Init();
 800eece:	f7fe f969 	bl	800d1a4 <FlashApp_Init>
 800eed2:	4603      	mov	r3, r0
 800eed4:	461a      	mov	r2, r3
 800eed6:	89fb      	ldrh	r3, [r7, #14]
 800eed8:	4313      	orrs	r3, r2
 800eeda:	81fb      	strh	r3, [r7, #14]

    /* Initialize communication modules */
    ret |= MbSlave_Init();
 800eedc:	f7ff fa94 	bl	800e408 <MbSlave_Init>
 800eee0:	4603      	mov	r3, r0
 800eee2:	461a      	mov	r2, r3
 800eee4:	89fb      	ldrh	r3, [r7, #14]
 800eee6:	4313      	orrs	r3, r2
 800eee8:	81fb      	strh	r3, [r7, #14]

    /* Initialize test modules */
    /* TODO */
    Probe_Init();
 800eeea:	f005 fcd5 	bl	8014898 <Probe_Init>
    Probe_InitOffset();
 800eeee:	f005 fd1b 	bl	8014928 <Probe_InitOffset>
    /* Reload watchdog and check for errors in the initialization process */
    ret |= System_ReloadWdg();
 800eef2:	f7fe fd5d 	bl	800d9b0 <System_ReloadWdg>
 800eef6:	4603      	mov	r3, r0
 800eef8:	461a      	mov	r2, r3
 800eefa:	89fb      	ldrh	r3, [r7, #14]
 800eefc:	4313      	orrs	r3, r2
 800eefe:	81fb      	strh	r3, [r7, #14]

    // CHECK_ERROR(ret, ERROR_CODE_init);
    tick_med = HAL_GetTick();
 800ef00:	f000 feb0 	bl	800fc64 <HAL_GetTick>
 800ef04:	60b8      	str	r0, [r7, #8]
    tick_slow = HAL_GetTick();
 800ef06:	f000 fead 	bl	800fc64 <HAL_GetTick>
 800ef0a:	6078      	str	r0, [r7, #4]
    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1)
    {
        /* High priority - real-time handles */
        MbSlave_Handle();
 800ef0c:	f7ff fb9c 	bl	800e648 <MbSlave_Handle>

        /* Medium priority - fast handles */
        if (TICK_EXPIRED(tick_med))
 800ef10:	f000 fea8 	bl	800fc64 <HAL_GetTick>
 800ef14:	4602      	mov	r2, r0
 800ef16:	68bb      	ldr	r3, [r7, #8]
 800ef18:	1ad3      	subs	r3, r2, r3
 800ef1a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800ef1e:	4293      	cmp	r3, r2
 800ef20:	d218      	bcs.n	800ef54 <main+0x114>
        {
            tick_med += PERIOD_HANDLE_MED_PRIO;
 800ef22:	68bb      	ldr	r3, [r7, #8]
 800ef24:	3305      	adds	r3, #5
 800ef26:	60bb      	str	r3, [r7, #8]
            start = HAL_GetTick();
 800ef28:	f000 fe9c 	bl	800fc64 <HAL_GetTick>
 800ef2c:	6038      	str	r0, [r7, #0]

            /* Test modules handles */
            /* TODO */

            /* Medium priority time measurement */
            max_med = MAX(max_med, HAL_GetTick() - start);
 800ef2e:	f000 fe99 	bl	800fc64 <HAL_GetTick>
 800ef32:	4602      	mov	r2, r0
 800ef34:	683b      	ldr	r3, [r7, #0]
 800ef36:	1ad2      	subs	r2, r2, r3
 800ef38:	4b2d      	ldr	r3, [pc, #180]	@ (800eff0 <main+0x1b0>)
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	429a      	cmp	r2, r3
 800ef3e:	d905      	bls.n	800ef4c <main+0x10c>
 800ef40:	f000 fe90 	bl	800fc64 <HAL_GetTick>
 800ef44:	4602      	mov	r2, r0
 800ef46:	683b      	ldr	r3, [r7, #0]
 800ef48:	1ad3      	subs	r3, r2, r3
 800ef4a:	e001      	b.n	800ef50 <main+0x110>
 800ef4c:	4b28      	ldr	r3, [pc, #160]	@ (800eff0 <main+0x1b0>)
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	4a27      	ldr	r2, [pc, #156]	@ (800eff0 <main+0x1b0>)
 800ef52:	6013      	str	r3, [r2, #0]
        }

        /* Low priority - slow handles */
        if (TICK_EXPIRED(tick_slow))
 800ef54:	f000 fe86 	bl	800fc64 <HAL_GetTick>
 800ef58:	4602      	mov	r2, r0
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	1ad3      	subs	r3, r2, r3
 800ef5e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800ef62:	4293      	cmp	r3, r2
 800ef64:	d2d2      	bcs.n	800ef0c <main+0xcc>
        {

            tick_slow = HAL_GetTick() + PERIOD_HANDLE_LOW_PRIO;
 800ef66:	f000 fe7d 	bl	800fc64 <HAL_GetTick>
 800ef6a:	4603      	mov	r3, r0
 800ef6c:	3332      	adds	r3, #50	@ 0x32
 800ef6e:	607b      	str	r3, [r7, #4]
            start = HAL_GetTick();
 800ef70:	f000 fe78 	bl	800fc64 <HAL_GetTick>
 800ef74:	6038      	str	r0, [r7, #0]

            /* Communication handles */
            ret |= Control_Handle();
 800ef76:	f7fe f861 	bl	800d03c <Control_Handle>
 800ef7a:	4603      	mov	r3, r0
 800ef7c:	461a      	mov	r2, r3
 800ef7e:	89fb      	ldrh	r3, [r7, #14]
 800ef80:	4313      	orrs	r3, r2
 800ef82:	81fb      	strh	r3, [r7, #14]
            ret |= MbSlave_UpdateSlaveAddress();
 800ef84:	f7ff fc2c 	bl	800e7e0 <MbSlave_UpdateSlaveAddress>
 800ef88:	4603      	mov	r3, r0
 800ef8a:	461a      	mov	r2, r3
 800ef8c:	89fb      	ldrh	r3, [r7, #14]
 800ef8e:	4313      	orrs	r3, r2
 800ef90:	81fb      	strh	r3, [r7, #14]

            /* Flash memory handle */
            ret |= FlashApp_Handle();
 800ef92:	f7fe f921 	bl	800d1d8 <FlashApp_Handle>
 800ef96:	4603      	mov	r3, r0
 800ef98:	461a      	mov	r2, r3
 800ef9a:	89fb      	ldrh	r3, [r7, #14]
 800ef9c:	4313      	orrs	r3, r2
 800ef9e:	81fb      	strh	r3, [r7, #14]

            /* Test modules handles */
            /* TODO */

            /* Low-priority time measurement */
            max_low = MAX(max_low, HAL_GetTick() - start);
 800efa0:	f000 fe60 	bl	800fc64 <HAL_GetTick>
 800efa4:	4602      	mov	r2, r0
 800efa6:	683b      	ldr	r3, [r7, #0]
 800efa8:	1ad2      	subs	r2, r2, r3
 800efaa:	4b12      	ldr	r3, [pc, #72]	@ (800eff4 <main+0x1b4>)
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	429a      	cmp	r2, r3
 800efb0:	d905      	bls.n	800efbe <main+0x17e>
 800efb2:	f000 fe57 	bl	800fc64 <HAL_GetTick>
 800efb6:	4602      	mov	r2, r0
 800efb8:	683b      	ldr	r3, [r7, #0]
 800efba:	1ad3      	subs	r3, r2, r3
 800efbc:	e001      	b.n	800efc2 <main+0x182>
 800efbe:	4b0d      	ldr	r3, [pc, #52]	@ (800eff4 <main+0x1b4>)
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	4a0c      	ldr	r2, [pc, #48]	@ (800eff4 <main+0x1b4>)
 800efc4:	6013      	str	r3, [r2, #0]

            /* Watchdog reload */
            ret |= System_ReloadWdg();
 800efc6:	f7fe fcf3 	bl	800d9b0 <System_ReloadWdg>
 800efca:	4603      	mov	r3, r0
 800efcc:	461a      	mov	r2, r3
 800efce:	89fb      	ldrh	r3, [r7, #14]
 800efd0:	4313      	orrs	r3, r2
 800efd2:	81fb      	strh	r3, [r7, #14]
            HAL_GPIO_TogglePin(led_GPIO_Port, led_Pin);
 800efd4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800efd8:	4807      	ldr	r0, [pc, #28]	@ (800eff8 <main+0x1b8>)
 800efda:	f002 fcc6 	bl	801196a <HAL_GPIO_TogglePin>
            conf.sys.io_input = Switch_GetAll();
 800efde:	f006 fafd 	bl	80155dc <Switch_GetAll>
 800efe2:	4603      	mov	r3, r0
 800efe4:	461a      	mov	r2, r3
 800efe6:	4b05      	ldr	r3, [pc, #20]	@ (800effc <main+0x1bc>)
 800efe8:	829a      	strh	r2, [r3, #20]
            MbSlave_UpdateSlaveAddress();
 800efea:	f7ff fbf9 	bl	800e7e0 <MbSlave_UpdateSlaveAddress>
        MbSlave_Handle();
 800efee:	e78d      	b.n	800ef0c <main+0xcc>
 800eff0:	20000af4 	.word	0x20000af4
 800eff4:	20000af0 	.word	0x20000af0
 800eff8:	40020400 	.word	0x40020400
 800effc:	2000054c 	.word	0x2000054c

0800f000 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800f000:	b580      	push	{r7, lr}
 800f002:	b094      	sub	sp, #80	@ 0x50
 800f004:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct =
 800f006:	f107 031c 	add.w	r3, r7, #28
 800f00a:	2234      	movs	r2, #52	@ 0x34
 800f00c:	2100      	movs	r1, #0
 800f00e:	4618      	mov	r0, r3
 800f010:	f006 fb5c 	bl	80156cc <memset>
    { 0 };
    RCC_ClkInitTypeDef RCC_ClkInitStruct =
 800f014:	f107 0308 	add.w	r3, r7, #8
 800f018:	2200      	movs	r2, #0
 800f01a:	601a      	str	r2, [r3, #0]
 800f01c:	605a      	str	r2, [r3, #4]
 800f01e:	609a      	str	r2, [r3, #8]
 800f020:	60da      	str	r2, [r3, #12]
 800f022:	611a      	str	r2, [r3, #16]
    { 0 };

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 800f024:	2300      	movs	r3, #0
 800f026:	607b      	str	r3, [r7, #4]
 800f028:	4b2d      	ldr	r3, [pc, #180]	@ (800f0e0 <SystemClock_Config+0xe0>)
 800f02a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f02c:	4a2c      	ldr	r2, [pc, #176]	@ (800f0e0 <SystemClock_Config+0xe0>)
 800f02e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f032:	6413      	str	r3, [r2, #64]	@ 0x40
 800f034:	4b2a      	ldr	r3, [pc, #168]	@ (800f0e0 <SystemClock_Config+0xe0>)
 800f036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f038:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f03c:	607b      	str	r3, [r7, #4]
 800f03e:	687b      	ldr	r3, [r7, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800f040:	2300      	movs	r3, #0
 800f042:	603b      	str	r3, [r7, #0]
 800f044:	4b27      	ldr	r3, [pc, #156]	@ (800f0e4 <SystemClock_Config+0xe4>)
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	4a26      	ldr	r2, [pc, #152]	@ (800f0e4 <SystemClock_Config+0xe4>)
 800f04a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f04e:	6013      	str	r3, [r2, #0]
 800f050:	4b24      	ldr	r3, [pc, #144]	@ (800f0e4 <SystemClock_Config+0xe4>)
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800f058:	603b      	str	r3, [r7, #0]
 800f05a:	683b      	ldr	r3, [r7, #0]

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 800f05c:	230a      	movs	r3, #10
 800f05e:	61fb      	str	r3, [r7, #28]
            | RCC_OSCILLATORTYPE_LSI;
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800f060:	2301      	movs	r3, #1
 800f062:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800f064:	2310      	movs	r3, #16
 800f066:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800f068:	2301      	movs	r3, #1
 800f06a:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800f06c:	2302      	movs	r3, #2
 800f06e:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800f070:	2300      	movs	r3, #0
 800f072:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLM = 8;
 800f074:	2308      	movs	r3, #8
 800f076:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLN = 180;
 800f078:	23b4      	movs	r3, #180	@ 0xb4
 800f07a:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800f07c:	2302      	movs	r3, #2
 800f07e:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLQ = 2;
 800f080:	2302      	movs	r3, #2
 800f082:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLR = 2;
 800f084:	2302      	movs	r3, #2
 800f086:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800f088:	f107 031c 	add.w	r3, r7, #28
 800f08c:	4618      	mov	r0, r3
 800f08e:	f003 fa43 	bl	8012518 <HAL_RCC_OscConfig>
 800f092:	4603      	mov	r3, r0
 800f094:	2b00      	cmp	r3, #0
 800f096:	d001      	beq.n	800f09c <SystemClock_Config+0x9c>
    {
        Error_Handler();
 800f098:	f000 faac 	bl	800f5f4 <Error_Handler>
    }

    /** Activate the Over-Drive mode
     */
    if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800f09c:	f002 fe30 	bl	8011d00 <HAL_PWREx_EnableOverDrive>
 800f0a0:	4603      	mov	r3, r0
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d001      	beq.n	800f0aa <SystemClock_Config+0xaa>
    {
        Error_Handler();
 800f0a6:	f000 faa5 	bl	800f5f4 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800f0aa:	230f      	movs	r3, #15
 800f0ac:	60bb      	str	r3, [r7, #8]
                                  | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800f0ae:	2302      	movs	r3, #2
 800f0b0:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800f0b2:	2300      	movs	r3, #0
 800f0b4:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800f0b6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800f0ba:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800f0bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800f0c0:	61bb      	str	r3, [r7, #24]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800f0c2:	f107 0308 	add.w	r3, r7, #8
 800f0c6:	2105      	movs	r1, #5
 800f0c8:	4618      	mov	r0, r3
 800f0ca:	f002 fe69 	bl	8011da0 <HAL_RCC_ClockConfig>
 800f0ce:	4603      	mov	r3, r0
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d001      	beq.n	800f0d8 <SystemClock_Config+0xd8>
    {
        Error_Handler();
 800f0d4:	f000 fa8e 	bl	800f5f4 <Error_Handler>
    }
}
 800f0d8:	bf00      	nop
 800f0da:	3750      	adds	r7, #80	@ 0x50
 800f0dc:	46bd      	mov	sp, r7
 800f0de:	bd80      	pop	{r7, pc}
 800f0e0:	40023800 	.word	0x40023800
 800f0e4:	40007000 	.word	0x40007000

0800f0e8 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 800f0e8:	b580      	push	{r7, lr}
 800f0ea:	b084      	sub	sp, #16
 800f0ec:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN ADC1_Init 0 */

    /* USER CODE END ADC1_Init 0 */

    ADC_ChannelConfTypeDef sConfig =
 800f0ee:	463b      	mov	r3, r7
 800f0f0:	2200      	movs	r2, #0
 800f0f2:	601a      	str	r2, [r3, #0]
 800f0f4:	605a      	str	r2, [r3, #4]
 800f0f6:	609a      	str	r2, [r3, #8]
 800f0f8:	60da      	str	r2, [r3, #12]

    /* USER CODE END ADC1_Init 1 */

    /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
     */
    hadc1.Instance = ADC1;
 800f0fa:	4b36      	ldr	r3, [pc, #216]	@ (800f1d4 <MX_ADC1_Init+0xec>)
 800f0fc:	4a36      	ldr	r2, [pc, #216]	@ (800f1d8 <MX_ADC1_Init+0xf0>)
 800f0fe:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800f100:	4b34      	ldr	r3, [pc, #208]	@ (800f1d4 <MX_ADC1_Init+0xec>)
 800f102:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800f106:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800f108:	4b32      	ldr	r3, [pc, #200]	@ (800f1d4 <MX_ADC1_Init+0xec>)
 800f10a:	2200      	movs	r2, #0
 800f10c:	609a      	str	r2, [r3, #8]
    hadc1.Init.ScanConvMode = ENABLE;
 800f10e:	4b31      	ldr	r3, [pc, #196]	@ (800f1d4 <MX_ADC1_Init+0xec>)
 800f110:	2201      	movs	r2, #1
 800f112:	611a      	str	r2, [r3, #16]
    hadc1.Init.ContinuousConvMode = DISABLE;
 800f114:	4b2f      	ldr	r3, [pc, #188]	@ (800f1d4 <MX_ADC1_Init+0xec>)
 800f116:	2200      	movs	r2, #0
 800f118:	761a      	strb	r2, [r3, #24]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 800f11a:	4b2e      	ldr	r3, [pc, #184]	@ (800f1d4 <MX_ADC1_Init+0xec>)
 800f11c:	2200      	movs	r2, #0
 800f11e:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800f122:	4b2c      	ldr	r3, [pc, #176]	@ (800f1d4 <MX_ADC1_Init+0xec>)
 800f124:	2200      	movs	r2, #0
 800f126:	62da      	str	r2, [r3, #44]	@ 0x2c
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800f128:	4b2a      	ldr	r3, [pc, #168]	@ (800f1d4 <MX_ADC1_Init+0xec>)
 800f12a:	4a2c      	ldr	r2, [pc, #176]	@ (800f1dc <MX_ADC1_Init+0xf4>)
 800f12c:	629a      	str	r2, [r3, #40]	@ 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800f12e:	4b29      	ldr	r3, [pc, #164]	@ (800f1d4 <MX_ADC1_Init+0xec>)
 800f130:	2200      	movs	r2, #0
 800f132:	60da      	str	r2, [r3, #12]
    hadc1.Init.NbrOfConversion = 4;
 800f134:	4b27      	ldr	r3, [pc, #156]	@ (800f1d4 <MX_ADC1_Init+0xec>)
 800f136:	2204      	movs	r2, #4
 800f138:	61da      	str	r2, [r3, #28]
    hadc1.Init.DMAContinuousRequests = DISABLE;
 800f13a:	4b26      	ldr	r3, [pc, #152]	@ (800f1d4 <MX_ADC1_Init+0xec>)
 800f13c:	2200      	movs	r2, #0
 800f13e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800f142:	4b24      	ldr	r3, [pc, #144]	@ (800f1d4 <MX_ADC1_Init+0xec>)
 800f144:	2201      	movs	r2, #1
 800f146:	615a      	str	r2, [r3, #20]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800f148:	4822      	ldr	r0, [pc, #136]	@ (800f1d4 <MX_ADC1_Init+0xec>)
 800f14a:	f000 fdbb 	bl	800fcc4 <HAL_ADC_Init>
 800f14e:	4603      	mov	r3, r0
 800f150:	2b00      	cmp	r3, #0
 800f152:	d001      	beq.n	800f158 <MX_ADC1_Init+0x70>
    {
        Error_Handler();
 800f154:	f000 fa4e 	bl	800f5f4 <Error_Handler>
    }

    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
     */
    sConfig.Channel = ADC_CHANNEL_7;
 800f158:	2307      	movs	r3, #7
 800f15a:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 1;
 800f15c:	2301      	movs	r3, #1
 800f15e:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800f160:	2300      	movs	r3, #0
 800f162:	60bb      	str	r3, [r7, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800f164:	463b      	mov	r3, r7
 800f166:	4619      	mov	r1, r3
 800f168:	481a      	ldr	r0, [pc, #104]	@ (800f1d4 <MX_ADC1_Init+0xec>)
 800f16a:	f000 ff17 	bl	800ff9c <HAL_ADC_ConfigChannel>
 800f16e:	4603      	mov	r3, r0
 800f170:	2b00      	cmp	r3, #0
 800f172:	d001      	beq.n	800f178 <MX_ADC1_Init+0x90>
    {
        Error_Handler();
 800f174:	f000 fa3e 	bl	800f5f4 <Error_Handler>
    }

    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
     */
    sConfig.Channel = ADC_CHANNEL_8;
 800f178:	2308      	movs	r3, #8
 800f17a:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 2;
 800f17c:	2302      	movs	r3, #2
 800f17e:	607b      	str	r3, [r7, #4]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800f180:	463b      	mov	r3, r7
 800f182:	4619      	mov	r1, r3
 800f184:	4813      	ldr	r0, [pc, #76]	@ (800f1d4 <MX_ADC1_Init+0xec>)
 800f186:	f000 ff09 	bl	800ff9c <HAL_ADC_ConfigChannel>
 800f18a:	4603      	mov	r3, r0
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d001      	beq.n	800f194 <MX_ADC1_Init+0xac>
    {
        Error_Handler();
 800f190:	f000 fa30 	bl	800f5f4 <Error_Handler>
    }

    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
     */
    sConfig.Channel = ADC_CHANNEL_1;
 800f194:	2301      	movs	r3, #1
 800f196:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 3;
 800f198:	2303      	movs	r3, #3
 800f19a:	607b      	str	r3, [r7, #4]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800f19c:	463b      	mov	r3, r7
 800f19e:	4619      	mov	r1, r3
 800f1a0:	480c      	ldr	r0, [pc, #48]	@ (800f1d4 <MX_ADC1_Init+0xec>)
 800f1a2:	f000 fefb 	bl	800ff9c <HAL_ADC_ConfigChannel>
 800f1a6:	4603      	mov	r3, r0
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d001      	beq.n	800f1b0 <MX_ADC1_Init+0xc8>
    {
        Error_Handler();
 800f1ac:	f000 fa22 	bl	800f5f4 <Error_Handler>
    }

    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
     */
    sConfig.Channel = ADC_CHANNEL_2;
 800f1b0:	2302      	movs	r3, #2
 800f1b2:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 4;
 800f1b4:	2304      	movs	r3, #4
 800f1b6:	607b      	str	r3, [r7, #4]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800f1b8:	463b      	mov	r3, r7
 800f1ba:	4619      	mov	r1, r3
 800f1bc:	4805      	ldr	r0, [pc, #20]	@ (800f1d4 <MX_ADC1_Init+0xec>)
 800f1be:	f000 feed 	bl	800ff9c <HAL_ADC_ConfigChannel>
 800f1c2:	4603      	mov	r3, r0
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d001      	beq.n	800f1cc <MX_ADC1_Init+0xe4>
    {
        Error_Handler();
 800f1c8:	f000 fa14 	bl	800f5f4 <Error_Handler>
    }
    /* USER CODE BEGIN ADC1_Init 2 */

    /* USER CODE END ADC1_Init 2 */

}
 800f1cc:	bf00      	nop
 800f1ce:	3710      	adds	r7, #16
 800f1d0:	46bd      	mov	sp, r7
 800f1d2:	bd80      	pop	{r7, pc}
 800f1d4:	200008f8 	.word	0x200008f8
 800f1d8:	40012000 	.word	0x40012000
 800f1dc:	0f000001 	.word	0x0f000001

0800f1e0 <MX_CRC_Init>:
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void)
{
 800f1e0:	b580      	push	{r7, lr}
 800f1e2:	af00      	add	r7, sp, #0
    /* USER CODE END CRC_Init 0 */

    /* USER CODE BEGIN CRC_Init 1 */

    /* USER CODE END CRC_Init 1 */
    hcrc.Instance = CRC;
 800f1e4:	4b06      	ldr	r3, [pc, #24]	@ (800f200 <MX_CRC_Init+0x20>)
 800f1e6:	4a07      	ldr	r2, [pc, #28]	@ (800f204 <MX_CRC_Init+0x24>)
 800f1e8:	601a      	str	r2, [r3, #0]
    if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800f1ea:	4805      	ldr	r0, [pc, #20]	@ (800f200 <MX_CRC_Init+0x20>)
 800f1ec:	f001 faf5 	bl	80107da <HAL_CRC_Init>
 800f1f0:	4603      	mov	r3, r0
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d001      	beq.n	800f1fa <MX_CRC_Init+0x1a>
    {
        Error_Handler();
 800f1f6:	f000 f9fd 	bl	800f5f4 <Error_Handler>
    }
    /* USER CODE BEGIN CRC_Init 2 */

    /* USER CODE END CRC_Init 2 */

}
 800f1fa:	bf00      	nop
 800f1fc:	bd80      	pop	{r7, pc}
 800f1fe:	bf00      	nop
 800f200:	200009a0 	.word	0x200009a0
 800f204:	40023000 	.word	0x40023000

0800f208 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 800f208:	b580      	push	{r7, lr}
 800f20a:	af00      	add	r7, sp, #0
    /* USER CODE END I2C1_Init 0 */

    /* USER CODE BEGIN I2C1_Init 1 */

    /* USER CODE END I2C1_Init 1 */
    hi2c1.Instance = I2C1;
 800f20c:	4b12      	ldr	r3, [pc, #72]	@ (800f258 <MX_I2C1_Init+0x50>)
 800f20e:	4a13      	ldr	r2, [pc, #76]	@ (800f25c <MX_I2C1_Init+0x54>)
 800f210:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed = 100000;
 800f212:	4b11      	ldr	r3, [pc, #68]	@ (800f258 <MX_I2C1_Init+0x50>)
 800f214:	4a12      	ldr	r2, [pc, #72]	@ (800f260 <MX_I2C1_Init+0x58>)
 800f216:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800f218:	4b0f      	ldr	r3, [pc, #60]	@ (800f258 <MX_I2C1_Init+0x50>)
 800f21a:	2200      	movs	r2, #0
 800f21c:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1 = 0;
 800f21e:	4b0e      	ldr	r3, [pc, #56]	@ (800f258 <MX_I2C1_Init+0x50>)
 800f220:	2200      	movs	r2, #0
 800f222:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800f224:	4b0c      	ldr	r3, [pc, #48]	@ (800f258 <MX_I2C1_Init+0x50>)
 800f226:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800f22a:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800f22c:	4b0a      	ldr	r3, [pc, #40]	@ (800f258 <MX_I2C1_Init+0x50>)
 800f22e:	2200      	movs	r2, #0
 800f230:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2 = 0;
 800f232:	4b09      	ldr	r3, [pc, #36]	@ (800f258 <MX_I2C1_Init+0x50>)
 800f234:	2200      	movs	r2, #0
 800f236:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800f238:	4b07      	ldr	r3, [pc, #28]	@ (800f258 <MX_I2C1_Init+0x50>)
 800f23a:	2200      	movs	r2, #0
 800f23c:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800f23e:	4b06      	ldr	r3, [pc, #24]	@ (800f258 <MX_I2C1_Init+0x50>)
 800f240:	2200      	movs	r2, #0
 800f242:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800f244:	4804      	ldr	r0, [pc, #16]	@ (800f258 <MX_I2C1_Init+0x50>)
 800f246:	f002 fbc3 	bl	80119d0 <HAL_I2C_Init>
 800f24a:	4603      	mov	r3, r0
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d001      	beq.n	800f254 <MX_I2C1_Init+0x4c>
    {
        Error_Handler();
 800f250:	f000 f9d0 	bl	800f5f4 <Error_Handler>
    }
    /* USER CODE BEGIN I2C1_Init 2 */

    /* USER CODE END I2C1_Init 2 */

}
 800f254:	bf00      	nop
 800f256:	bd80      	pop	{r7, pc}
 800f258:	200009a8 	.word	0x200009a8
 800f25c:	40005400 	.word	0x40005400
 800f260:	000186a0 	.word	0x000186a0

0800f264 <MX_IWDG_Init>:
 * @brief IWDG Initialization Function
 * @param None
 * @retval None
 */
static void MX_IWDG_Init(void)
{
 800f264:	b580      	push	{r7, lr}
 800f266:	af00      	add	r7, sp, #0
    /* USER CODE END IWDG_Init 0 */

    /* USER CODE BEGIN IWDG_Init 1 */

    /* USER CODE END IWDG_Init 1 */
    hiwdg.Instance = IWDG;
 800f268:	4b09      	ldr	r3, [pc, #36]	@ (800f290 <MX_IWDG_Init+0x2c>)
 800f26a:	4a0a      	ldr	r2, [pc, #40]	@ (800f294 <MX_IWDG_Init+0x30>)
 800f26c:	601a      	str	r2, [r3, #0]
    hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 800f26e:	4b08      	ldr	r3, [pc, #32]	@ (800f290 <MX_IWDG_Init+0x2c>)
 800f270:	2200      	movs	r2, #0
 800f272:	605a      	str	r2, [r3, #4]
    hiwdg.Init.Reload = 4095;
 800f274:	4b06      	ldr	r3, [pc, #24]	@ (800f290 <MX_IWDG_Init+0x2c>)
 800f276:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800f27a:	609a      	str	r2, [r3, #8]
    if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800f27c:	4804      	ldr	r0, [pc, #16]	@ (800f290 <MX_IWDG_Init+0x2c>)
 800f27e:	f002 fceb 	bl	8011c58 <HAL_IWDG_Init>
 800f282:	4603      	mov	r3, r0
 800f284:	2b00      	cmp	r3, #0
 800f286:	d001      	beq.n	800f28c <MX_IWDG_Init+0x28>
    {
        Error_Handler();
 800f288:	f000 f9b4 	bl	800f5f4 <Error_Handler>
    }
    /* USER CODE BEGIN IWDG_Init 2 */

    /* USER CODE END IWDG_Init 2 */

}
 800f28c:	bf00      	nop
 800f28e:	bd80      	pop	{r7, pc}
 800f290:	200009fc 	.word	0x200009fc
 800f294:	40003000 	.word	0x40003000

0800f298 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 800f298:	b580      	push	{r7, lr}
 800f29a:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI2_Init 1 */

    /* USER CODE END SPI2_Init 1 */
    /* SPI2 parameter configuration*/
    hspi2.Instance = SPI2;
 800f29c:	4b17      	ldr	r3, [pc, #92]	@ (800f2fc <MX_SPI2_Init+0x64>)
 800f29e:	4a18      	ldr	r2, [pc, #96]	@ (800f300 <MX_SPI2_Init+0x68>)
 800f2a0:	601a      	str	r2, [r3, #0]
    hspi2.Init.Mode = SPI_MODE_MASTER;
 800f2a2:	4b16      	ldr	r3, [pc, #88]	@ (800f2fc <MX_SPI2_Init+0x64>)
 800f2a4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800f2a8:	605a      	str	r2, [r3, #4]
    hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800f2aa:	4b14      	ldr	r3, [pc, #80]	@ (800f2fc <MX_SPI2_Init+0x64>)
 800f2ac:	2200      	movs	r2, #0
 800f2ae:	609a      	str	r2, [r3, #8]
    hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800f2b0:	4b12      	ldr	r3, [pc, #72]	@ (800f2fc <MX_SPI2_Init+0x64>)
 800f2b2:	2200      	movs	r2, #0
 800f2b4:	60da      	str	r2, [r3, #12]
    hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800f2b6:	4b11      	ldr	r3, [pc, #68]	@ (800f2fc <MX_SPI2_Init+0x64>)
 800f2b8:	2200      	movs	r2, #0
 800f2ba:	611a      	str	r2, [r3, #16]
    hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800f2bc:	4b0f      	ldr	r3, [pc, #60]	@ (800f2fc <MX_SPI2_Init+0x64>)
 800f2be:	2200      	movs	r2, #0
 800f2c0:	615a      	str	r2, [r3, #20]
    hspi2.Init.NSS = SPI_NSS_SOFT;
 800f2c2:	4b0e      	ldr	r3, [pc, #56]	@ (800f2fc <MX_SPI2_Init+0x64>)
 800f2c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f2c8:	619a      	str	r2, [r3, #24]
    hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800f2ca:	4b0c      	ldr	r3, [pc, #48]	@ (800f2fc <MX_SPI2_Init+0x64>)
 800f2cc:	2200      	movs	r2, #0
 800f2ce:	61da      	str	r2, [r3, #28]
    hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800f2d0:	4b0a      	ldr	r3, [pc, #40]	@ (800f2fc <MX_SPI2_Init+0x64>)
 800f2d2:	2200      	movs	r2, #0
 800f2d4:	621a      	str	r2, [r3, #32]
    hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800f2d6:	4b09      	ldr	r3, [pc, #36]	@ (800f2fc <MX_SPI2_Init+0x64>)
 800f2d8:	2200      	movs	r2, #0
 800f2da:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f2dc:	4b07      	ldr	r3, [pc, #28]	@ (800f2fc <MX_SPI2_Init+0x64>)
 800f2de:	2200      	movs	r2, #0
 800f2e0:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi2.Init.CRCPolynomial = 10;
 800f2e2:	4b06      	ldr	r3, [pc, #24]	@ (800f2fc <MX_SPI2_Init+0x64>)
 800f2e4:	220a      	movs	r2, #10
 800f2e6:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800f2e8:	4804      	ldr	r0, [pc, #16]	@ (800f2fc <MX_SPI2_Init+0x64>)
 800f2ea:	f003 fbb3 	bl	8012a54 <HAL_SPI_Init>
 800f2ee:	4603      	mov	r3, r0
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d001      	beq.n	800f2f8 <MX_SPI2_Init+0x60>
    {
        Error_Handler();
 800f2f4:	f000 f97e 	bl	800f5f4 <Error_Handler>
    }
    /* USER CODE BEGIN SPI2_Init 2 */

    /* USER CODE END SPI2_Init 2 */

}
 800f2f8:	bf00      	nop
 800f2fa:	bd80      	pop	{r7, pc}
 800f2fc:	20000a08 	.word	0x20000a08
 800f300:	40003800 	.word	0x40003800

0800f304 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 800f304:	b580      	push	{r7, lr}
 800f306:	b086      	sub	sp, #24
 800f308:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM2_Init 0 */

    /* USER CODE END TIM2_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig =
 800f30a:	f107 0308 	add.w	r3, r7, #8
 800f30e:	2200      	movs	r2, #0
 800f310:	601a      	str	r2, [r3, #0]
 800f312:	605a      	str	r2, [r3, #4]
 800f314:	609a      	str	r2, [r3, #8]
 800f316:	60da      	str	r2, [r3, #12]
    { 0 };
    TIM_MasterConfigTypeDef sMasterConfig =
 800f318:	463b      	mov	r3, r7
 800f31a:	2200      	movs	r2, #0
 800f31c:	601a      	str	r2, [r3, #0]
 800f31e:	605a      	str	r2, [r3, #4]
    { 0 };

    /* USER CODE BEGIN TIM2_Init 1 */

    /* USER CODE END TIM2_Init 1 */
    htim2.Instance = TIM2;
 800f320:	4b1d      	ldr	r3, [pc, #116]	@ (800f398 <MX_TIM2_Init+0x94>)
 800f322:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800f326:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 45 - 1;
 800f328:	4b1b      	ldr	r3, [pc, #108]	@ (800f398 <MX_TIM2_Init+0x94>)
 800f32a:	222c      	movs	r2, #44	@ 0x2c
 800f32c:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800f32e:	4b1a      	ldr	r3, [pc, #104]	@ (800f398 <MX_TIM2_Init+0x94>)
 800f330:	2200      	movs	r2, #0
 800f332:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 55 - 1;
 800f334:	4b18      	ldr	r3, [pc, #96]	@ (800f398 <MX_TIM2_Init+0x94>)
 800f336:	2236      	movs	r2, #54	@ 0x36
 800f338:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800f33a:	4b17      	ldr	r3, [pc, #92]	@ (800f398 <MX_TIM2_Init+0x94>)
 800f33c:	2200      	movs	r2, #0
 800f33e:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800f340:	4b15      	ldr	r3, [pc, #84]	@ (800f398 <MX_TIM2_Init+0x94>)
 800f342:	2200      	movs	r2, #0
 800f344:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800f346:	4814      	ldr	r0, [pc, #80]	@ (800f398 <MX_TIM2_Init+0x94>)
 800f348:	f003 fc0d 	bl	8012b66 <HAL_TIM_Base_Init>
 800f34c:	4603      	mov	r3, r0
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d001      	beq.n	800f356 <MX_TIM2_Init+0x52>
    {
        Error_Handler();
 800f352:	f000 f94f 	bl	800f5f4 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800f356:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800f35a:	60bb      	str	r3, [r7, #8]
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800f35c:	f107 0308 	add.w	r3, r7, #8
 800f360:	4619      	mov	r1, r3
 800f362:	480d      	ldr	r0, [pc, #52]	@ (800f398 <MX_TIM2_Init+0x94>)
 800f364:	f003 fddd 	bl	8012f22 <HAL_TIM_ConfigClockSource>
 800f368:	4603      	mov	r3, r0
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d001      	beq.n	800f372 <MX_TIM2_Init+0x6e>
    {
        Error_Handler();
 800f36e:	f000 f941 	bl	800f5f4 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800f372:	2300      	movs	r3, #0
 800f374:	603b      	str	r3, [r7, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800f376:	2300      	movs	r3, #0
 800f378:	607b      	str	r3, [r7, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800f37a:	463b      	mov	r3, r7
 800f37c:	4619      	mov	r1, r3
 800f37e:	4806      	ldr	r0, [pc, #24]	@ (800f398 <MX_TIM2_Init+0x94>)
 800f380:	f003 fffe 	bl	8013380 <HAL_TIMEx_MasterConfigSynchronization>
 800f384:	4603      	mov	r3, r0
 800f386:	2b00      	cmp	r3, #0
 800f388:	d001      	beq.n	800f38e <MX_TIM2_Init+0x8a>
    {
        Error_Handler();
 800f38a:	f000 f933 	bl	800f5f4 <Error_Handler>
    }
    /* USER CODE BEGIN TIM2_Init 2 */

    /* USER CODE END TIM2_Init 2 */

}
 800f38e:	bf00      	nop
 800f390:	3718      	adds	r7, #24
 800f392:	46bd      	mov	sp, r7
 800f394:	bd80      	pop	{r7, pc}
 800f396:	bf00      	nop
 800f398:	20000a60 	.word	0x20000a60

0800f39c <MX_UART5_Init>:
 * @brief UART5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART5_Init(void)
{
 800f39c:	b580      	push	{r7, lr}
 800f39e:	af00      	add	r7, sp, #0
    /* USER CODE END UART5_Init 0 */

    /* USER CODE BEGIN UART5_Init 1 */

    /* USER CODE END UART5_Init 1 */
    huart5.Instance = UART5;
 800f3a0:	4b11      	ldr	r3, [pc, #68]	@ (800f3e8 <MX_UART5_Init+0x4c>)
 800f3a2:	4a12      	ldr	r2, [pc, #72]	@ (800f3ec <MX_UART5_Init+0x50>)
 800f3a4:	601a      	str	r2, [r3, #0]
    huart5.Init.BaudRate = 115200;
 800f3a6:	4b10      	ldr	r3, [pc, #64]	@ (800f3e8 <MX_UART5_Init+0x4c>)
 800f3a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800f3ac:	605a      	str	r2, [r3, #4]
    huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800f3ae:	4b0e      	ldr	r3, [pc, #56]	@ (800f3e8 <MX_UART5_Init+0x4c>)
 800f3b0:	2200      	movs	r2, #0
 800f3b2:	609a      	str	r2, [r3, #8]
    huart5.Init.StopBits = UART_STOPBITS_1;
 800f3b4:	4b0c      	ldr	r3, [pc, #48]	@ (800f3e8 <MX_UART5_Init+0x4c>)
 800f3b6:	2200      	movs	r2, #0
 800f3b8:	60da      	str	r2, [r3, #12]
    huart5.Init.Parity = UART_PARITY_NONE;
 800f3ba:	4b0b      	ldr	r3, [pc, #44]	@ (800f3e8 <MX_UART5_Init+0x4c>)
 800f3bc:	2200      	movs	r2, #0
 800f3be:	611a      	str	r2, [r3, #16]
    huart5.Init.Mode = UART_MODE_TX_RX;
 800f3c0:	4b09      	ldr	r3, [pc, #36]	@ (800f3e8 <MX_UART5_Init+0x4c>)
 800f3c2:	220c      	movs	r2, #12
 800f3c4:	615a      	str	r2, [r3, #20]
    huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800f3c6:	4b08      	ldr	r3, [pc, #32]	@ (800f3e8 <MX_UART5_Init+0x4c>)
 800f3c8:	2200      	movs	r2, #0
 800f3ca:	619a      	str	r2, [r3, #24]
    huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800f3cc:	4b06      	ldr	r3, [pc, #24]	@ (800f3e8 <MX_UART5_Init+0x4c>)
 800f3ce:	2200      	movs	r2, #0
 800f3d0:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart5) != HAL_OK)
 800f3d2:	4805      	ldr	r0, [pc, #20]	@ (800f3e8 <MX_UART5_Init+0x4c>)
 800f3d4:	f004 f864 	bl	80134a0 <HAL_UART_Init>
 800f3d8:	4603      	mov	r3, r0
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d001      	beq.n	800f3e2 <MX_UART5_Init+0x46>
    {
        Error_Handler();
 800f3de:	f000 f909 	bl	800f5f4 <Error_Handler>
    }
    /* USER CODE BEGIN UART5_Init 2 */

    /* USER CODE END UART5_Init 2 */

}
 800f3e2:	bf00      	nop
 800f3e4:	bd80      	pop	{r7, pc}
 800f3e6:	bf00      	nop
 800f3e8:	20000aa8 	.word	0x20000aa8
 800f3ec:	40005000 	.word	0x40005000

0800f3f0 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 800f3f0:	b580      	push	{r7, lr}
 800f3f2:	b082      	sub	sp, #8
 800f3f4:	af00      	add	r7, sp, #0

    /* DMA controller clock enable */
    __HAL_RCC_DMA2_CLK_ENABLE();
 800f3f6:	2300      	movs	r3, #0
 800f3f8:	607b      	str	r3, [r7, #4]
 800f3fa:	4b0c      	ldr	r3, [pc, #48]	@ (800f42c <MX_DMA_Init+0x3c>)
 800f3fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f3fe:	4a0b      	ldr	r2, [pc, #44]	@ (800f42c <MX_DMA_Init+0x3c>)
 800f400:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800f404:	6313      	str	r3, [r2, #48]	@ 0x30
 800f406:	4b09      	ldr	r3, [pc, #36]	@ (800f42c <MX_DMA_Init+0x3c>)
 800f408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f40a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f40e:	607b      	str	r3, [r7, #4]
 800f410:	687b      	ldr	r3, [r7, #4]

    /* DMA interrupt init */
    /* DMA2_Stream0_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800f412:	2200      	movs	r2, #0
 800f414:	2100      	movs	r1, #0
 800f416:	2038      	movs	r0, #56	@ 0x38
 800f418:	f001 f98d 	bl	8010736 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800f41c:	2038      	movs	r0, #56	@ 0x38
 800f41e:	f001 f9a6 	bl	801076e <HAL_NVIC_EnableIRQ>

}
 800f422:	bf00      	nop
 800f424:	3708      	adds	r7, #8
 800f426:	46bd      	mov	sp, r7
 800f428:	bd80      	pop	{r7, pc}
 800f42a:	bf00      	nop
 800f42c:	40023800 	.word	0x40023800

0800f430 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800f430:	b580      	push	{r7, lr}
 800f432:	b08a      	sub	sp, #40	@ 0x28
 800f434:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct =
 800f436:	f107 0314 	add.w	r3, r7, #20
 800f43a:	2200      	movs	r2, #0
 800f43c:	601a      	str	r2, [r3, #0]
 800f43e:	605a      	str	r2, [r3, #4]
 800f440:	609a      	str	r2, [r3, #8]
 800f442:	60da      	str	r2, [r3, #12]
 800f444:	611a      	str	r2, [r3, #16]
    { 0 };
    /* USER CODE BEGIN MX_GPIO_Init_1 */
    /* USER CODE END MX_GPIO_Init_1 */

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800f446:	2300      	movs	r3, #0
 800f448:	613b      	str	r3, [r7, #16]
 800f44a:	4b4e      	ldr	r3, [pc, #312]	@ (800f584 <MX_GPIO_Init+0x154>)
 800f44c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f44e:	4a4d      	ldr	r2, [pc, #308]	@ (800f584 <MX_GPIO_Init+0x154>)
 800f450:	f043 0304 	orr.w	r3, r3, #4
 800f454:	6313      	str	r3, [r2, #48]	@ 0x30
 800f456:	4b4b      	ldr	r3, [pc, #300]	@ (800f584 <MX_GPIO_Init+0x154>)
 800f458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f45a:	f003 0304 	and.w	r3, r3, #4
 800f45e:	613b      	str	r3, [r7, #16]
 800f460:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800f462:	2300      	movs	r3, #0
 800f464:	60fb      	str	r3, [r7, #12]
 800f466:	4b47      	ldr	r3, [pc, #284]	@ (800f584 <MX_GPIO_Init+0x154>)
 800f468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f46a:	4a46      	ldr	r2, [pc, #280]	@ (800f584 <MX_GPIO_Init+0x154>)
 800f46c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f470:	6313      	str	r3, [r2, #48]	@ 0x30
 800f472:	4b44      	ldr	r3, [pc, #272]	@ (800f584 <MX_GPIO_Init+0x154>)
 800f474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f476:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f47a:	60fb      	str	r3, [r7, #12]
 800f47c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f47e:	2300      	movs	r3, #0
 800f480:	60bb      	str	r3, [r7, #8]
 800f482:	4b40      	ldr	r3, [pc, #256]	@ (800f584 <MX_GPIO_Init+0x154>)
 800f484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f486:	4a3f      	ldr	r2, [pc, #252]	@ (800f584 <MX_GPIO_Init+0x154>)
 800f488:	f043 0301 	orr.w	r3, r3, #1
 800f48c:	6313      	str	r3, [r2, #48]	@ 0x30
 800f48e:	4b3d      	ldr	r3, [pc, #244]	@ (800f584 <MX_GPIO_Init+0x154>)
 800f490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f492:	f003 0301 	and.w	r3, r3, #1
 800f496:	60bb      	str	r3, [r7, #8]
 800f498:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f49a:	2300      	movs	r3, #0
 800f49c:	607b      	str	r3, [r7, #4]
 800f49e:	4b39      	ldr	r3, [pc, #228]	@ (800f584 <MX_GPIO_Init+0x154>)
 800f4a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f4a2:	4a38      	ldr	r2, [pc, #224]	@ (800f584 <MX_GPIO_Init+0x154>)
 800f4a4:	f043 0302 	orr.w	r3, r3, #2
 800f4a8:	6313      	str	r3, [r2, #48]	@ 0x30
 800f4aa:	4b36      	ldr	r3, [pc, #216]	@ (800f584 <MX_GPIO_Init+0x154>)
 800f4ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f4ae:	f003 0302 	and.w	r3, r3, #2
 800f4b2:	607b      	str	r3, [r7, #4]
 800f4b4:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800f4b6:	2300      	movs	r3, #0
 800f4b8:	603b      	str	r3, [r7, #0]
 800f4ba:	4b32      	ldr	r3, [pc, #200]	@ (800f584 <MX_GPIO_Init+0x154>)
 800f4bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f4be:	4a31      	ldr	r2, [pc, #196]	@ (800f584 <MX_GPIO_Init+0x154>)
 800f4c0:	f043 0308 	orr.w	r3, r3, #8
 800f4c4:	6313      	str	r3, [r2, #48]	@ 0x30
 800f4c6:	4b2f      	ldr	r3, [pc, #188]	@ (800f584 <MX_GPIO_Init+0x154>)
 800f4c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f4ca:	f003 0308 	and.w	r3, r3, #8
 800f4ce:	603b      	str	r3, [r7, #0]
 800f4d0:	683b      	ldr	r3, [r7, #0]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15,
 800f4d2:	2200      	movs	r2, #0
 800f4d4:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 800f4d8:	482b      	ldr	r0, [pc, #172]	@ (800f588 <MX_GPIO_Init+0x158>)
 800f4da:	f002 fa2d 	bl	8011938 <HAL_GPIO_WritePin>
                      GPIO_PIN_RESET);

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET);
 800f4de:	2201      	movs	r2, #1
 800f4e0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f4e4:	4829      	ldr	r0, [pc, #164]	@ (800f58c <MX_GPIO_Init+0x15c>)
 800f4e6:	f002 fa27 	bl	8011938 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800f4ea:	2200      	movs	r2, #0
 800f4ec:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f4f0:	4827      	ldr	r0, [pc, #156]	@ (800f590 <MX_GPIO_Init+0x160>)
 800f4f2:	f002 fa21 	bl	8011938 <HAL_GPIO_WritePin>

    /*Configure GPIO pins : PC13 PC14 PC15 */
    GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 800f4f6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800f4fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f4fc:	2301      	movs	r3, #1
 800f4fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f500:	2300      	movs	r3, #0
 800f502:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f504:	2300      	movs	r3, #0
 800f506:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f508:	f107 0314 	add.w	r3, r7, #20
 800f50c:	4619      	mov	r1, r3
 800f50e:	481e      	ldr	r0, [pc, #120]	@ (800f588 <MX_GPIO_Init+0x158>)
 800f510:	f002 f866 	bl	80115e0 <HAL_GPIO_Init>

    /*Configure GPIO pin : led_Pin */
    GPIO_InitStruct.Pin = led_Pin;
 800f514:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800f518:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f51a:	2301      	movs	r3, #1
 800f51c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f51e:	2300      	movs	r3, #0
 800f520:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f522:	2300      	movs	r3, #0
 800f524:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 800f526:	f107 0314 	add.w	r3, r7, #20
 800f52a:	4619      	mov	r1, r3
 800f52c:	4817      	ldr	r0, [pc, #92]	@ (800f58c <MX_GPIO_Init+0x15c>)
 800f52e:	f002 f857 	bl	80115e0 <HAL_GPIO_Init>

    /*Configure GPIO pin : button_Pin */
    GPIO_InitStruct.Pin = button_Pin;
 800f532:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800f536:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800f538:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800f53c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f53e:	2300      	movs	r3, #0
 800f540:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(button_GPIO_Port, &GPIO_InitStruct);
 800f542:	f107 0314 	add.w	r3, r7, #20
 800f546:	4619      	mov	r1, r3
 800f548:	4810      	ldr	r0, [pc, #64]	@ (800f58c <MX_GPIO_Init+0x15c>)
 800f54a:	f002 f849 	bl	80115e0 <HAL_GPIO_Init>

    /*Configure GPIO pin : PA12 */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800f54e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800f552:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f554:	2301      	movs	r3, #1
 800f556:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800f558:	2301      	movs	r3, #1
 800f55a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f55c:	2300      	movs	r3, #0
 800f55e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f560:	f107 0314 	add.w	r3, r7, #20
 800f564:	4619      	mov	r1, r3
 800f566:	480a      	ldr	r0, [pc, #40]	@ (800f590 <MX_GPIO_Init+0x160>)
 800f568:	f002 f83a 	bl	80115e0 <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800f56c:	2200      	movs	r2, #0
 800f56e:	2100      	movs	r1, #0
 800f570:	2028      	movs	r0, #40	@ 0x28
 800f572:	f001 f8e0 	bl	8010736 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800f576:	2028      	movs	r0, #40	@ 0x28
 800f578:	f001 f8f9 	bl	801076e <HAL_NVIC_EnableIRQ>

    /* USER CODE BEGIN MX_GPIO_Init_2 */
    /* USER CODE END MX_GPIO_Init_2 */
}
 800f57c:	bf00      	nop
 800f57e:	3728      	adds	r7, #40	@ 0x28
 800f580:	46bd      	mov	sp, r7
 800f582:	bd80      	pop	{r7, pc}
 800f584:	40023800 	.word	0x40023800
 800f588:	40020800 	.word	0x40020800
 800f58c:	40020400 	.word	0x40020400
 800f590:	40020000 	.word	0x40020000

0800f594 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 4 */
/**
 * @brief  Callback funkce po dokonen ADC konverze (DMA).
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f594:	b580      	push	{r7, lr}
 800f596:	b082      	sub	sp, #8
 800f598:	af00      	add	r7, sp, #0
 800f59a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f5a4:	d101      	bne.n	800f5aa <HAL_TIM_PeriodElapsedCallback+0x16>
    {

        StartAdcMeasurement();
 800f5a6:	f005 fe15 	bl	80151d4 <StartAdcMeasurement>

    }
}
 800f5aa:	bf00      	nop
 800f5ac:	3708      	adds	r7, #8
 800f5ae:	46bd      	mov	sp, r7
 800f5b0:	bd80      	pop	{r7, pc}

0800f5b2 <HAL_UART_TxCpltCallback>:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f5b2:	b580      	push	{r7, lr}
 800f5b4:	b082      	sub	sp, #8
 800f5b6:	af00      	add	r7, sp, #0
 800f5b8:	6078      	str	r0, [r7, #4]
    MbSlave_TxCpltCallback(huart);
 800f5ba:	6878      	ldr	r0, [r7, #4]
 800f5bc:	f7ff f8ec 	bl	800e798 <MbSlave_TxCpltCallback>
}
 800f5c0:	bf00      	nop
 800f5c2:	3708      	adds	r7, #8
 800f5c4:	46bd      	mov	sp, r7
 800f5c6:	bd80      	pop	{r7, pc}

0800f5c8 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800f5c8:	b580      	push	{r7, lr}
 800f5ca:	b082      	sub	sp, #8
 800f5cc:	af00      	add	r7, sp, #0
 800f5ce:	6078      	str	r0, [r7, #4]
    MbSlave_RxCpltCallback(huart);
 800f5d0:	6878      	ldr	r0, [r7, #4]
 800f5d2:	f7ff f8cf 	bl	800e774 <MbSlave_RxCpltCallback>
}
 800f5d6:	bf00      	nop
 800f5d8:	3708      	adds	r7, #8
 800f5da:	46bd      	mov	sp, r7
 800f5dc:	bd80      	pop	{r7, pc}

0800f5de <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f5de:	b580      	push	{r7, lr}
 800f5e0:	b082      	sub	sp, #8
 800f5e2:	af00      	add	r7, sp, #0
 800f5e4:	6078      	str	r0, [r7, #4]
    MbSlave_ErrorCallback(huart);
 800f5e6:	6878      	ldr	r0, [r7, #4]
 800f5e8:	f7ff f8e8 	bl	800e7bc <MbSlave_ErrorCallback>
}
 800f5ec:	bf00      	nop
 800f5ee:	3708      	adds	r7, #8
 800f5f0:	46bd      	mov	sp, r7
 800f5f2:	bd80      	pop	{r7, pc}

0800f5f4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800f5f4:	b480      	push	{r7}
 800f5f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800f5f8:	b672      	cpsid	i
}
 800f5fa:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 800f5fc:	bf00      	nop
 800f5fe:	e7fd      	b.n	800f5fc <Error_Handler+0x8>

0800f600 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800f600:	b480      	push	{r7}
 800f602:	b083      	sub	sp, #12
 800f604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f606:	2300      	movs	r3, #0
 800f608:	607b      	str	r3, [r7, #4]
 800f60a:	4b10      	ldr	r3, [pc, #64]	@ (800f64c <HAL_MspInit+0x4c>)
 800f60c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f60e:	4a0f      	ldr	r2, [pc, #60]	@ (800f64c <HAL_MspInit+0x4c>)
 800f610:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800f614:	6453      	str	r3, [r2, #68]	@ 0x44
 800f616:	4b0d      	ldr	r3, [pc, #52]	@ (800f64c <HAL_MspInit+0x4c>)
 800f618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f61a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f61e:	607b      	str	r3, [r7, #4]
 800f620:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800f622:	2300      	movs	r3, #0
 800f624:	603b      	str	r3, [r7, #0]
 800f626:	4b09      	ldr	r3, [pc, #36]	@ (800f64c <HAL_MspInit+0x4c>)
 800f628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f62a:	4a08      	ldr	r2, [pc, #32]	@ (800f64c <HAL_MspInit+0x4c>)
 800f62c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f630:	6413      	str	r3, [r2, #64]	@ 0x40
 800f632:	4b06      	ldr	r3, [pc, #24]	@ (800f64c <HAL_MspInit+0x4c>)
 800f634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f636:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f63a:	603b      	str	r3, [r7, #0]
 800f63c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800f63e:	bf00      	nop
 800f640:	370c      	adds	r7, #12
 800f642:	46bd      	mov	sp, r7
 800f644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f648:	4770      	bx	lr
 800f64a:	bf00      	nop
 800f64c:	40023800 	.word	0x40023800

0800f650 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800f650:	b580      	push	{r7, lr}
 800f652:	b08a      	sub	sp, #40	@ 0x28
 800f654:	af00      	add	r7, sp, #0
 800f656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f658:	f107 0314 	add.w	r3, r7, #20
 800f65c:	2200      	movs	r2, #0
 800f65e:	601a      	str	r2, [r3, #0]
 800f660:	605a      	str	r2, [r3, #4]
 800f662:	609a      	str	r2, [r3, #8]
 800f664:	60da      	str	r2, [r3, #12]
 800f666:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	4a3b      	ldr	r2, [pc, #236]	@ (800f75c <HAL_ADC_MspInit+0x10c>)
 800f66e:	4293      	cmp	r3, r2
 800f670:	d170      	bne.n	800f754 <HAL_ADC_MspInit+0x104>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800f672:	2300      	movs	r3, #0
 800f674:	613b      	str	r3, [r7, #16]
 800f676:	4b3a      	ldr	r3, [pc, #232]	@ (800f760 <HAL_ADC_MspInit+0x110>)
 800f678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f67a:	4a39      	ldr	r2, [pc, #228]	@ (800f760 <HAL_ADC_MspInit+0x110>)
 800f67c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f680:	6453      	str	r3, [r2, #68]	@ 0x44
 800f682:	4b37      	ldr	r3, [pc, #220]	@ (800f760 <HAL_ADC_MspInit+0x110>)
 800f684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f68a:	613b      	str	r3, [r7, #16]
 800f68c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f68e:	2300      	movs	r3, #0
 800f690:	60fb      	str	r3, [r7, #12]
 800f692:	4b33      	ldr	r3, [pc, #204]	@ (800f760 <HAL_ADC_MspInit+0x110>)
 800f694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f696:	4a32      	ldr	r2, [pc, #200]	@ (800f760 <HAL_ADC_MspInit+0x110>)
 800f698:	f043 0301 	orr.w	r3, r3, #1
 800f69c:	6313      	str	r3, [r2, #48]	@ 0x30
 800f69e:	4b30      	ldr	r3, [pc, #192]	@ (800f760 <HAL_ADC_MspInit+0x110>)
 800f6a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f6a2:	f003 0301 	and.w	r3, r3, #1
 800f6a6:	60fb      	str	r3, [r7, #12]
 800f6a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f6aa:	2300      	movs	r3, #0
 800f6ac:	60bb      	str	r3, [r7, #8]
 800f6ae:	4b2c      	ldr	r3, [pc, #176]	@ (800f760 <HAL_ADC_MspInit+0x110>)
 800f6b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f6b2:	4a2b      	ldr	r2, [pc, #172]	@ (800f760 <HAL_ADC_MspInit+0x110>)
 800f6b4:	f043 0302 	orr.w	r3, r3, #2
 800f6b8:	6313      	str	r3, [r2, #48]	@ 0x30
 800f6ba:	4b29      	ldr	r3, [pc, #164]	@ (800f760 <HAL_ADC_MspInit+0x110>)
 800f6bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f6be:	f003 0302 	and.w	r3, r3, #2
 800f6c2:	60bb      	str	r3, [r7, #8]
 800f6c4:	68bb      	ldr	r3, [r7, #8]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800f6c6:	23fe      	movs	r3, #254	@ 0xfe
 800f6c8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800f6ca:	2303      	movs	r3, #3
 800f6cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f6d2:	f107 0314 	add.w	r3, r7, #20
 800f6d6:	4619      	mov	r1, r3
 800f6d8:	4822      	ldr	r0, [pc, #136]	@ (800f764 <HAL_ADC_MspInit+0x114>)
 800f6da:	f001 ff81 	bl	80115e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800f6de:	2301      	movs	r3, #1
 800f6e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800f6e2:	2303      	movs	r3, #3
 800f6e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f6e6:	2300      	movs	r3, #0
 800f6e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f6ea:	f107 0314 	add.w	r3, r7, #20
 800f6ee:	4619      	mov	r1, r3
 800f6f0:	481d      	ldr	r0, [pc, #116]	@ (800f768 <HAL_ADC_MspInit+0x118>)
 800f6f2:	f001 ff75 	bl	80115e0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800f6f6:	4b1d      	ldr	r3, [pc, #116]	@ (800f76c <HAL_ADC_MspInit+0x11c>)
 800f6f8:	4a1d      	ldr	r2, [pc, #116]	@ (800f770 <HAL_ADC_MspInit+0x120>)
 800f6fa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800f6fc:	4b1b      	ldr	r3, [pc, #108]	@ (800f76c <HAL_ADC_MspInit+0x11c>)
 800f6fe:	2200      	movs	r2, #0
 800f700:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800f702:	4b1a      	ldr	r3, [pc, #104]	@ (800f76c <HAL_ADC_MspInit+0x11c>)
 800f704:	2200      	movs	r2, #0
 800f706:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800f708:	4b18      	ldr	r3, [pc, #96]	@ (800f76c <HAL_ADC_MspInit+0x11c>)
 800f70a:	2200      	movs	r2, #0
 800f70c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800f70e:	4b17      	ldr	r3, [pc, #92]	@ (800f76c <HAL_ADC_MspInit+0x11c>)
 800f710:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800f714:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800f716:	4b15      	ldr	r3, [pc, #84]	@ (800f76c <HAL_ADC_MspInit+0x11c>)
 800f718:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f71c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800f71e:	4b13      	ldr	r3, [pc, #76]	@ (800f76c <HAL_ADC_MspInit+0x11c>)
 800f720:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800f724:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800f726:	4b11      	ldr	r3, [pc, #68]	@ (800f76c <HAL_ADC_MspInit+0x11c>)
 800f728:	2200      	movs	r2, #0
 800f72a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800f72c:	4b0f      	ldr	r3, [pc, #60]	@ (800f76c <HAL_ADC_MspInit+0x11c>)
 800f72e:	2200      	movs	r2, #0
 800f730:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800f732:	4b0e      	ldr	r3, [pc, #56]	@ (800f76c <HAL_ADC_MspInit+0x11c>)
 800f734:	2200      	movs	r2, #0
 800f736:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800f738:	480c      	ldr	r0, [pc, #48]	@ (800f76c <HAL_ADC_MspInit+0x11c>)
 800f73a:	f001 f86b 	bl	8010814 <HAL_DMA_Init>
 800f73e:	4603      	mov	r3, r0
 800f740:	2b00      	cmp	r3, #0
 800f742:	d001      	beq.n	800f748 <HAL_ADC_MspInit+0xf8>
    {
      Error_Handler();
 800f744:	f7ff ff56 	bl	800f5f4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	4a08      	ldr	r2, [pc, #32]	@ (800f76c <HAL_ADC_MspInit+0x11c>)
 800f74c:	639a      	str	r2, [r3, #56]	@ 0x38
 800f74e:	4a07      	ldr	r2, [pc, #28]	@ (800f76c <HAL_ADC_MspInit+0x11c>)
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800f754:	bf00      	nop
 800f756:	3728      	adds	r7, #40	@ 0x28
 800f758:	46bd      	mov	sp, r7
 800f75a:	bd80      	pop	{r7, pc}
 800f75c:	40012000 	.word	0x40012000
 800f760:	40023800 	.word	0x40023800
 800f764:	40020000 	.word	0x40020000
 800f768:	40020400 	.word	0x40020400
 800f76c:	20000940 	.word	0x20000940
 800f770:	40026410 	.word	0x40026410

0800f774 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800f774:	b480      	push	{r7}
 800f776:	b085      	sub	sp, #20
 800f778:	af00      	add	r7, sp, #0
 800f77a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	4a0b      	ldr	r2, [pc, #44]	@ (800f7b0 <HAL_CRC_MspInit+0x3c>)
 800f782:	4293      	cmp	r3, r2
 800f784:	d10d      	bne.n	800f7a2 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800f786:	2300      	movs	r3, #0
 800f788:	60fb      	str	r3, [r7, #12]
 800f78a:	4b0a      	ldr	r3, [pc, #40]	@ (800f7b4 <HAL_CRC_MspInit+0x40>)
 800f78c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f78e:	4a09      	ldr	r2, [pc, #36]	@ (800f7b4 <HAL_CRC_MspInit+0x40>)
 800f790:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800f794:	6313      	str	r3, [r2, #48]	@ 0x30
 800f796:	4b07      	ldr	r3, [pc, #28]	@ (800f7b4 <HAL_CRC_MspInit+0x40>)
 800f798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f79a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800f79e:	60fb      	str	r3, [r7, #12]
 800f7a0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CRC_MspInit 1 */

  }

}
 800f7a2:	bf00      	nop
 800f7a4:	3714      	adds	r7, #20
 800f7a6:	46bd      	mov	sp, r7
 800f7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ac:	4770      	bx	lr
 800f7ae:	bf00      	nop
 800f7b0:	40023000 	.word	0x40023000
 800f7b4:	40023800 	.word	0x40023800

0800f7b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800f7b8:	b580      	push	{r7, lr}
 800f7ba:	b08a      	sub	sp, #40	@ 0x28
 800f7bc:	af00      	add	r7, sp, #0
 800f7be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f7c0:	f107 0314 	add.w	r3, r7, #20
 800f7c4:	2200      	movs	r2, #0
 800f7c6:	601a      	str	r2, [r3, #0]
 800f7c8:	605a      	str	r2, [r3, #4]
 800f7ca:	609a      	str	r2, [r3, #8]
 800f7cc:	60da      	str	r2, [r3, #12]
 800f7ce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	4a19      	ldr	r2, [pc, #100]	@ (800f83c <HAL_I2C_MspInit+0x84>)
 800f7d6:	4293      	cmp	r3, r2
 800f7d8:	d12b      	bne.n	800f832 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f7da:	2300      	movs	r3, #0
 800f7dc:	613b      	str	r3, [r7, #16]
 800f7de:	4b18      	ldr	r3, [pc, #96]	@ (800f840 <HAL_I2C_MspInit+0x88>)
 800f7e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f7e2:	4a17      	ldr	r2, [pc, #92]	@ (800f840 <HAL_I2C_MspInit+0x88>)
 800f7e4:	f043 0302 	orr.w	r3, r3, #2
 800f7e8:	6313      	str	r3, [r2, #48]	@ 0x30
 800f7ea:	4b15      	ldr	r3, [pc, #84]	@ (800f840 <HAL_I2C_MspInit+0x88>)
 800f7ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f7ee:	f003 0302 	and.w	r3, r3, #2
 800f7f2:	613b      	str	r3, [r7, #16]
 800f7f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800f7f6:	23c0      	movs	r3, #192	@ 0xc0
 800f7f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800f7fa:	2312      	movs	r3, #18
 800f7fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f7fe:	2300      	movs	r3, #0
 800f800:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f802:	2303      	movs	r3, #3
 800f804:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800f806:	2304      	movs	r3, #4
 800f808:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f80a:	f107 0314 	add.w	r3, r7, #20
 800f80e:	4619      	mov	r1, r3
 800f810:	480c      	ldr	r0, [pc, #48]	@ (800f844 <HAL_I2C_MspInit+0x8c>)
 800f812:	f001 fee5 	bl	80115e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800f816:	2300      	movs	r3, #0
 800f818:	60fb      	str	r3, [r7, #12]
 800f81a:	4b09      	ldr	r3, [pc, #36]	@ (800f840 <HAL_I2C_MspInit+0x88>)
 800f81c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f81e:	4a08      	ldr	r2, [pc, #32]	@ (800f840 <HAL_I2C_MspInit+0x88>)
 800f820:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f824:	6413      	str	r3, [r2, #64]	@ 0x40
 800f826:	4b06      	ldr	r3, [pc, #24]	@ (800f840 <HAL_I2C_MspInit+0x88>)
 800f828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f82a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800f82e:	60fb      	str	r3, [r7, #12]
 800f830:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800f832:	bf00      	nop
 800f834:	3728      	adds	r7, #40	@ 0x28
 800f836:	46bd      	mov	sp, r7
 800f838:	bd80      	pop	{r7, pc}
 800f83a:	bf00      	nop
 800f83c:	40005400 	.word	0x40005400
 800f840:	40023800 	.word	0x40023800
 800f844:	40020400 	.word	0x40020400

0800f848 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800f848:	b580      	push	{r7, lr}
 800f84a:	b08a      	sub	sp, #40	@ 0x28
 800f84c:	af00      	add	r7, sp, #0
 800f84e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f850:	f107 0314 	add.w	r3, r7, #20
 800f854:	2200      	movs	r2, #0
 800f856:	601a      	str	r2, [r3, #0]
 800f858:	605a      	str	r2, [r3, #4]
 800f85a:	609a      	str	r2, [r3, #8]
 800f85c:	60da      	str	r2, [r3, #12]
 800f85e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	681b      	ldr	r3, [r3, #0]
 800f864:	4a30      	ldr	r2, [pc, #192]	@ (800f928 <HAL_SPI_MspInit+0xe0>)
 800f866:	4293      	cmp	r3, r2
 800f868:	d15a      	bne.n	800f920 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800f86a:	2300      	movs	r3, #0
 800f86c:	613b      	str	r3, [r7, #16]
 800f86e:	4b2f      	ldr	r3, [pc, #188]	@ (800f92c <HAL_SPI_MspInit+0xe4>)
 800f870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f872:	4a2e      	ldr	r2, [pc, #184]	@ (800f92c <HAL_SPI_MspInit+0xe4>)
 800f874:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800f878:	6413      	str	r3, [r2, #64]	@ 0x40
 800f87a:	4b2c      	ldr	r3, [pc, #176]	@ (800f92c <HAL_SPI_MspInit+0xe4>)
 800f87c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f87e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f882:	613b      	str	r3, [r7, #16]
 800f884:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800f886:	2300      	movs	r3, #0
 800f888:	60fb      	str	r3, [r7, #12]
 800f88a:	4b28      	ldr	r3, [pc, #160]	@ (800f92c <HAL_SPI_MspInit+0xe4>)
 800f88c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f88e:	4a27      	ldr	r2, [pc, #156]	@ (800f92c <HAL_SPI_MspInit+0xe4>)
 800f890:	f043 0304 	orr.w	r3, r3, #4
 800f894:	6313      	str	r3, [r2, #48]	@ 0x30
 800f896:	4b25      	ldr	r3, [pc, #148]	@ (800f92c <HAL_SPI_MspInit+0xe4>)
 800f898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f89a:	f003 0304 	and.w	r3, r3, #4
 800f89e:	60fb      	str	r3, [r7, #12]
 800f8a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f8a2:	2300      	movs	r3, #0
 800f8a4:	60bb      	str	r3, [r7, #8]
 800f8a6:	4b21      	ldr	r3, [pc, #132]	@ (800f92c <HAL_SPI_MspInit+0xe4>)
 800f8a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f8aa:	4a20      	ldr	r2, [pc, #128]	@ (800f92c <HAL_SPI_MspInit+0xe4>)
 800f8ac:	f043 0302 	orr.w	r3, r3, #2
 800f8b0:	6313      	str	r3, [r2, #48]	@ 0x30
 800f8b2:	4b1e      	ldr	r3, [pc, #120]	@ (800f92c <HAL_SPI_MspInit+0xe4>)
 800f8b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f8b6:	f003 0302 	and.w	r3, r3, #2
 800f8ba:	60bb      	str	r3, [r7, #8]
 800f8bc:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800f8be:	2302      	movs	r3, #2
 800f8c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f8c2:	2302      	movs	r3, #2
 800f8c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f8c6:	2300      	movs	r3, #0
 800f8c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f8ca:	2303      	movs	r3, #3
 800f8cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 800f8ce:	2307      	movs	r3, #7
 800f8d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f8d2:	f107 0314 	add.w	r3, r7, #20
 800f8d6:	4619      	mov	r1, r3
 800f8d8:	4815      	ldr	r0, [pc, #84]	@ (800f930 <HAL_SPI_MspInit+0xe8>)
 800f8da:	f001 fe81 	bl	80115e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800f8de:	2304      	movs	r3, #4
 800f8e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f8e2:	2302      	movs	r3, #2
 800f8e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f8e6:	2300      	movs	r3, #0
 800f8e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f8ea:	2303      	movs	r3, #3
 800f8ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800f8ee:	2305      	movs	r3, #5
 800f8f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f8f2:	f107 0314 	add.w	r3, r7, #20
 800f8f6:	4619      	mov	r1, r3
 800f8f8:	480d      	ldr	r0, [pc, #52]	@ (800f930 <HAL_SPI_MspInit+0xe8>)
 800f8fa:	f001 fe71 	bl	80115e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800f8fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f902:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f904:	2302      	movs	r3, #2
 800f906:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f908:	2300      	movs	r3, #0
 800f90a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f90c:	2303      	movs	r3, #3
 800f90e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800f910:	2305      	movs	r3, #5
 800f912:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f914:	f107 0314 	add.w	r3, r7, #20
 800f918:	4619      	mov	r1, r3
 800f91a:	4806      	ldr	r0, [pc, #24]	@ (800f934 <HAL_SPI_MspInit+0xec>)
 800f91c:	f001 fe60 	bl	80115e0 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 800f920:	bf00      	nop
 800f922:	3728      	adds	r7, #40	@ 0x28
 800f924:	46bd      	mov	sp, r7
 800f926:	bd80      	pop	{r7, pc}
 800f928:	40003800 	.word	0x40003800
 800f92c:	40023800 	.word	0x40023800
 800f930:	40020800 	.word	0x40020800
 800f934:	40020400 	.word	0x40020400

0800f938 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800f938:	b580      	push	{r7, lr}
 800f93a:	b084      	sub	sp, #16
 800f93c:	af00      	add	r7, sp, #0
 800f93e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f948:	d115      	bne.n	800f976 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800f94a:	2300      	movs	r3, #0
 800f94c:	60fb      	str	r3, [r7, #12]
 800f94e:	4b0c      	ldr	r3, [pc, #48]	@ (800f980 <HAL_TIM_Base_MspInit+0x48>)
 800f950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f952:	4a0b      	ldr	r2, [pc, #44]	@ (800f980 <HAL_TIM_Base_MspInit+0x48>)
 800f954:	f043 0301 	orr.w	r3, r3, #1
 800f958:	6413      	str	r3, [r2, #64]	@ 0x40
 800f95a:	4b09      	ldr	r3, [pc, #36]	@ (800f980 <HAL_TIM_Base_MspInit+0x48>)
 800f95c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f95e:	f003 0301 	and.w	r3, r3, #1
 800f962:	60fb      	str	r3, [r7, #12]
 800f964:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800f966:	2200      	movs	r2, #0
 800f968:	2100      	movs	r1, #0
 800f96a:	201c      	movs	r0, #28
 800f96c:	f000 fee3 	bl	8010736 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800f970:	201c      	movs	r0, #28
 800f972:	f000 fefc 	bl	801076e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800f976:	bf00      	nop
 800f978:	3710      	adds	r7, #16
 800f97a:	46bd      	mov	sp, r7
 800f97c:	bd80      	pop	{r7, pc}
 800f97e:	bf00      	nop
 800f980:	40023800 	.word	0x40023800

0800f984 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800f984:	b580      	push	{r7, lr}
 800f986:	b08a      	sub	sp, #40	@ 0x28
 800f988:	af00      	add	r7, sp, #0
 800f98a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f98c:	f107 0314 	add.w	r3, r7, #20
 800f990:	2200      	movs	r2, #0
 800f992:	601a      	str	r2, [r3, #0]
 800f994:	605a      	str	r2, [r3, #4]
 800f996:	609a      	str	r2, [r3, #8]
 800f998:	60da      	str	r2, [r3, #12]
 800f99a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	4a2c      	ldr	r2, [pc, #176]	@ (800fa54 <HAL_UART_MspInit+0xd0>)
 800f9a2:	4293      	cmp	r3, r2
 800f9a4:	d152      	bne.n	800fa4c <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800f9a6:	2300      	movs	r3, #0
 800f9a8:	613b      	str	r3, [r7, #16]
 800f9aa:	4b2b      	ldr	r3, [pc, #172]	@ (800fa58 <HAL_UART_MspInit+0xd4>)
 800f9ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f9ae:	4a2a      	ldr	r2, [pc, #168]	@ (800fa58 <HAL_UART_MspInit+0xd4>)
 800f9b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f9b4:	6413      	str	r3, [r2, #64]	@ 0x40
 800f9b6:	4b28      	ldr	r3, [pc, #160]	@ (800fa58 <HAL_UART_MspInit+0xd4>)
 800f9b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f9ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f9be:	613b      	str	r3, [r7, #16]
 800f9c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800f9c2:	2300      	movs	r3, #0
 800f9c4:	60fb      	str	r3, [r7, #12]
 800f9c6:	4b24      	ldr	r3, [pc, #144]	@ (800fa58 <HAL_UART_MspInit+0xd4>)
 800f9c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f9ca:	4a23      	ldr	r2, [pc, #140]	@ (800fa58 <HAL_UART_MspInit+0xd4>)
 800f9cc:	f043 0304 	orr.w	r3, r3, #4
 800f9d0:	6313      	str	r3, [r2, #48]	@ 0x30
 800f9d2:	4b21      	ldr	r3, [pc, #132]	@ (800fa58 <HAL_UART_MspInit+0xd4>)
 800f9d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f9d6:	f003 0304 	and.w	r3, r3, #4
 800f9da:	60fb      	str	r3, [r7, #12]
 800f9dc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800f9de:	2300      	movs	r3, #0
 800f9e0:	60bb      	str	r3, [r7, #8]
 800f9e2:	4b1d      	ldr	r3, [pc, #116]	@ (800fa58 <HAL_UART_MspInit+0xd4>)
 800f9e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f9e6:	4a1c      	ldr	r2, [pc, #112]	@ (800fa58 <HAL_UART_MspInit+0xd4>)
 800f9e8:	f043 0308 	orr.w	r3, r3, #8
 800f9ec:	6313      	str	r3, [r2, #48]	@ 0x30
 800f9ee:	4b1a      	ldr	r3, [pc, #104]	@ (800fa58 <HAL_UART_MspInit+0xd4>)
 800f9f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f9f2:	f003 0308 	and.w	r3, r3, #8
 800f9f6:	60bb      	str	r3, [r7, #8]
 800f9f8:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800f9fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800f9fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fa00:	2302      	movs	r3, #2
 800fa02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fa04:	2300      	movs	r3, #0
 800fa06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fa08:	2303      	movs	r3, #3
 800fa0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800fa0c:	2308      	movs	r3, #8
 800fa0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800fa10:	f107 0314 	add.w	r3, r7, #20
 800fa14:	4619      	mov	r1, r3
 800fa16:	4811      	ldr	r0, [pc, #68]	@ (800fa5c <HAL_UART_MspInit+0xd8>)
 800fa18:	f001 fde2 	bl	80115e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800fa1c:	2304      	movs	r3, #4
 800fa1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fa20:	2302      	movs	r3, #2
 800fa22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fa24:	2300      	movs	r3, #0
 800fa26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fa28:	2303      	movs	r3, #3
 800fa2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800fa2c:	2308      	movs	r3, #8
 800fa2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800fa30:	f107 0314 	add.w	r3, r7, #20
 800fa34:	4619      	mov	r1, r3
 800fa36:	480a      	ldr	r0, [pc, #40]	@ (800fa60 <HAL_UART_MspInit+0xdc>)
 800fa38:	f001 fdd2 	bl	80115e0 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 800fa3c:	2200      	movs	r2, #0
 800fa3e:	2100      	movs	r1, #0
 800fa40:	2035      	movs	r0, #53	@ 0x35
 800fa42:	f000 fe78 	bl	8010736 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800fa46:	2035      	movs	r0, #53	@ 0x35
 800fa48:	f000 fe91 	bl	801076e <HAL_NVIC_EnableIRQ>

  /* USER CODE END UART5_MspInit 1 */

  }

}
 800fa4c:	bf00      	nop
 800fa4e:	3728      	adds	r7, #40	@ 0x28
 800fa50:	46bd      	mov	sp, r7
 800fa52:	bd80      	pop	{r7, pc}
 800fa54:	40005000 	.word	0x40005000
 800fa58:	40023800 	.word	0x40023800
 800fa5c:	40020800 	.word	0x40020800
 800fa60:	40020c00 	.word	0x40020c00

0800fa64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800fa64:	b480      	push	{r7}
 800fa66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1) { }
 800fa68:	bf00      	nop
 800fa6a:	e7fd      	b.n	800fa68 <NMI_Handler+0x4>

0800fa6c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800fa6c:	bf00      	nop
 800fa6e:	e7fd      	b.n	800fa6c <HardFault_Handler>

0800fa70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800fa70:	b580      	push	{r7, lr}
 800fa72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  /* Pesmruj do HardFault pro konzistentn log (vtina projekt stejn resetuje). */
  HardFault_Handler();
 800fa74:	f7ff fffa 	bl	800fa6c <HardFault_Handler>
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800fa78:	bf00      	nop
 800fa7a:	e7fd      	b.n	800fa78 <MemManage_Handler+0x8>

0800fa7c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800fa7c:	b580      	push	{r7, lr}
 800fa7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
  HardFault_Handler();
 800fa80:	f7ff fff4 	bl	800fa6c <HardFault_Handler>
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800fa84:	bf00      	nop
 800fa86:	e7fd      	b.n	800fa84 <BusFault_Handler+0x8>

0800fa88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800fa88:	b580      	push	{r7, lr}
 800fa8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
  HardFault_Handler();
 800fa8c:	f7ff ffee 	bl	800fa6c <HardFault_Handler>
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800fa90:	bf00      	nop
 800fa92:	e7fd      	b.n	800fa90 <UsageFault_Handler+0x8>

0800fa94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800fa94:	b480      	push	{r7}
 800fa96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SVCall_IRQn 0 */
  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
  /* USER CODE END SVCall_IRQn 1 */
}
 800fa98:	bf00      	nop
 800fa9a:	46bd      	mov	sp, r7
 800fa9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faa0:	4770      	bx	lr

0800faa2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800faa2:	b480      	push	{r7}
 800faa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */
  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800faa6:	bf00      	nop
 800faa8:	46bd      	mov	sp, r7
 800faaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faae:	4770      	bx	lr

0800fab0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800fab0:	b480      	push	{r7}
 800fab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */
  /* USER CODE END PendSV_IRQn 1 */
}
 800fab4:	bf00      	nop
 800fab6:	46bd      	mov	sp, r7
 800fab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fabc:	4770      	bx	lr

0800fabe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800fabe:	b580      	push	{r7, lr}
 800fac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800fac2:	f000 f8bb 	bl	800fc3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* USER CODE END SysTick_IRQn 1 */
}
 800fac6:	bf00      	nop
 800fac8:	bd80      	pop	{r7, pc}
	...

0800facc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800facc:	b580      	push	{r7, lr}
 800face:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800fad0:	4802      	ldr	r0, [pc, #8]	@ (800fadc <TIM2_IRQHandler+0x10>)
 800fad2:	f003 f936 	bl	8012d42 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  /* USER CODE END TIM2_IRQn 1 */
}
 800fad6:	bf00      	nop
 800fad8:	bd80      	pop	{r7, pc}
 800fada:	bf00      	nop
 800fadc:	20000a60 	.word	0x20000a60

0800fae0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800fae0:	b580      	push	{r7, lr}
 800fae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(button_Pin);
 800fae4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800fae8:	f001 ff5a 	bl	80119a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800faec:	bf00      	nop
 800faee:	bd80      	pop	{r7, pc}

0800faf0 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 800faf0:	b580      	push	{r7, lr}
 800faf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */
  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 800faf4:	4802      	ldr	r0, [pc, #8]	@ (800fb00 <UART5_IRQHandler+0x10>)
 800faf6:	f003 ff45 	bl	8013984 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */
  /* USER CODE END UART5_IRQn 1 */
}
 800fafa:	bf00      	nop
 800fafc:	bd80      	pop	{r7, pc}
 800fafe:	bf00      	nop
 800fb00:	20000aa8 	.word	0x20000aa8

0800fb04 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800fb04:	b580      	push	{r7, lr}
 800fb06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */
  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800fb08:	4802      	ldr	r0, [pc, #8]	@ (800fb14 <DMA2_Stream0_IRQHandler+0x10>)
 800fb0a:	f001 f81b 	bl	8010b44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */
  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800fb0e:	bf00      	nop
 800fb10:	bd80      	pop	{r7, pc}
 800fb12:	bf00      	nop
 800fb14:	20000940 	.word	0x20000940

0800fb18 <SystemInit>:
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void)
{
 800fb18:	b480      	push	{r7}
 800fb1a:	af00      	add	r7, sp, #0
    /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 800fb1c:	4b07      	ldr	r3, [pc, #28]	@ (800fb3c <SystemInit+0x24>)
 800fb1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fb22:	4a06      	ldr	r2, [pc, #24]	@ (800fb3c <SystemInit+0x24>)
 800fb24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800fb28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

    /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
    SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 800fb2c:	4b03      	ldr	r3, [pc, #12]	@ (800fb3c <SystemInit+0x24>)
 800fb2e:	4a04      	ldr	r2, [pc, #16]	@ (800fb40 <SystemInit+0x28>)
 800fb30:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 800fb32:	bf00      	nop
 800fb34:	46bd      	mov	sp, r7
 800fb36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb3a:	4770      	bx	lr
 800fb3c:	e000ed00 	.word	0xe000ed00
 800fb40:	0800c000 	.word	0x0800c000

0800fb44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800fb44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800fb7c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800fb48:	f7ff ffe6 	bl	800fb18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800fb4c:	480c      	ldr	r0, [pc, #48]	@ (800fb80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800fb4e:	490d      	ldr	r1, [pc, #52]	@ (800fb84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800fb50:	4a0d      	ldr	r2, [pc, #52]	@ (800fb88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800fb52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800fb54:	e002      	b.n	800fb5c <LoopCopyDataInit>

0800fb56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800fb56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800fb58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800fb5a:	3304      	adds	r3, #4

0800fb5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800fb5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800fb5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800fb60:	d3f9      	bcc.n	800fb56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800fb62:	4a0a      	ldr	r2, [pc, #40]	@ (800fb8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800fb64:	4c0a      	ldr	r4, [pc, #40]	@ (800fb90 <LoopFillZerobss+0x22>)
  movs r3, #0
 800fb66:	2300      	movs	r3, #0
  b LoopFillZerobss
 800fb68:	e001      	b.n	800fb6e <LoopFillZerobss>

0800fb6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800fb6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800fb6c:	3204      	adds	r2, #4

0800fb6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800fb6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800fb70:	d3fb      	bcc.n	800fb6a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800fb72:	f005 fdb3 	bl	80156dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800fb76:	f7ff f963 	bl	800ee40 <main>
  bx  lr    
 800fb7a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800fb7c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800fb80:	200000c0 	.word	0x200000c0
  ldr r1, =_edata
 800fb84:	200000e0 	.word	0x200000e0
  ldr r2, =_sidata
 800fb88:	08015cc8 	.word	0x08015cc8
  ldr r2, =_sbss
 800fb8c:	200000e0 	.word	0x200000e0
  ldr r4, =_ebss
 800fb90:	2000414c 	.word	0x2000414c

0800fb94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800fb94:	e7fe      	b.n	800fb94 <ADC_IRQHandler>
	...

0800fb98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800fb98:	b580      	push	{r7, lr}
 800fb9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800fb9c:	4b0e      	ldr	r3, [pc, #56]	@ (800fbd8 <HAL_Init+0x40>)
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	4a0d      	ldr	r2, [pc, #52]	@ (800fbd8 <HAL_Init+0x40>)
 800fba2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800fba6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800fba8:	4b0b      	ldr	r3, [pc, #44]	@ (800fbd8 <HAL_Init+0x40>)
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	4a0a      	ldr	r2, [pc, #40]	@ (800fbd8 <HAL_Init+0x40>)
 800fbae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800fbb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800fbb4:	4b08      	ldr	r3, [pc, #32]	@ (800fbd8 <HAL_Init+0x40>)
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	4a07      	ldr	r2, [pc, #28]	@ (800fbd8 <HAL_Init+0x40>)
 800fbba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fbbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800fbc0:	2003      	movs	r0, #3
 800fbc2:	f000 fdad 	bl	8010720 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800fbc6:	200f      	movs	r0, #15
 800fbc8:	f000 f808 	bl	800fbdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800fbcc:	f7ff fd18 	bl	800f600 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800fbd0:	2300      	movs	r3, #0
}
 800fbd2:	4618      	mov	r0, r3
 800fbd4:	bd80      	pop	{r7, pc}
 800fbd6:	bf00      	nop
 800fbd8:	40023c00 	.word	0x40023c00

0800fbdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800fbdc:	b580      	push	{r7, lr}
 800fbde:	b082      	sub	sp, #8
 800fbe0:	af00      	add	r7, sp, #0
 800fbe2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800fbe4:	4b12      	ldr	r3, [pc, #72]	@ (800fc30 <HAL_InitTick+0x54>)
 800fbe6:	681a      	ldr	r2, [r3, #0]
 800fbe8:	4b12      	ldr	r3, [pc, #72]	@ (800fc34 <HAL_InitTick+0x58>)
 800fbea:	781b      	ldrb	r3, [r3, #0]
 800fbec:	4619      	mov	r1, r3
 800fbee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800fbf2:	fbb3 f3f1 	udiv	r3, r3, r1
 800fbf6:	fbb2 f3f3 	udiv	r3, r2, r3
 800fbfa:	4618      	mov	r0, r3
 800fbfc:	f000 fdd3 	bl	80107a6 <HAL_SYSTICK_Config>
 800fc00:	4603      	mov	r3, r0
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d001      	beq.n	800fc0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800fc06:	2301      	movs	r3, #1
 800fc08:	e00e      	b.n	800fc28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	2b0f      	cmp	r3, #15
 800fc0e:	d80a      	bhi.n	800fc26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800fc10:	2200      	movs	r2, #0
 800fc12:	6879      	ldr	r1, [r7, #4]
 800fc14:	f04f 30ff 	mov.w	r0, #4294967295
 800fc18:	f000 fd8d 	bl	8010736 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800fc1c:	4a06      	ldr	r2, [pc, #24]	@ (800fc38 <HAL_InitTick+0x5c>)
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800fc22:	2300      	movs	r3, #0
 800fc24:	e000      	b.n	800fc28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800fc26:	2301      	movs	r3, #1
}
 800fc28:	4618      	mov	r0, r3
 800fc2a:	3708      	adds	r7, #8
 800fc2c:	46bd      	mov	sp, r7
 800fc2e:	bd80      	pop	{r7, pc}
 800fc30:	200000c0 	.word	0x200000c0
 800fc34:	200000c8 	.word	0x200000c8
 800fc38:	200000c4 	.word	0x200000c4

0800fc3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800fc3c:	b480      	push	{r7}
 800fc3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800fc40:	4b06      	ldr	r3, [pc, #24]	@ (800fc5c <HAL_IncTick+0x20>)
 800fc42:	781b      	ldrb	r3, [r3, #0]
 800fc44:	461a      	mov	r2, r3
 800fc46:	4b06      	ldr	r3, [pc, #24]	@ (800fc60 <HAL_IncTick+0x24>)
 800fc48:	681b      	ldr	r3, [r3, #0]
 800fc4a:	4413      	add	r3, r2
 800fc4c:	4a04      	ldr	r2, [pc, #16]	@ (800fc60 <HAL_IncTick+0x24>)
 800fc4e:	6013      	str	r3, [r2, #0]
}
 800fc50:	bf00      	nop
 800fc52:	46bd      	mov	sp, r7
 800fc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc58:	4770      	bx	lr
 800fc5a:	bf00      	nop
 800fc5c:	200000c8 	.word	0x200000c8
 800fc60:	20000af8 	.word	0x20000af8

0800fc64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800fc64:	b480      	push	{r7}
 800fc66:	af00      	add	r7, sp, #0
  return uwTick;
 800fc68:	4b03      	ldr	r3, [pc, #12]	@ (800fc78 <HAL_GetTick+0x14>)
 800fc6a:	681b      	ldr	r3, [r3, #0]
}
 800fc6c:	4618      	mov	r0, r3
 800fc6e:	46bd      	mov	sp, r7
 800fc70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc74:	4770      	bx	lr
 800fc76:	bf00      	nop
 800fc78:	20000af8 	.word	0x20000af8

0800fc7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800fc7c:	b580      	push	{r7, lr}
 800fc7e:	b084      	sub	sp, #16
 800fc80:	af00      	add	r7, sp, #0
 800fc82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800fc84:	f7ff ffee 	bl	800fc64 <HAL_GetTick>
 800fc88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc94:	d005      	beq.n	800fca2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800fc96:	4b0a      	ldr	r3, [pc, #40]	@ (800fcc0 <HAL_Delay+0x44>)
 800fc98:	781b      	ldrb	r3, [r3, #0]
 800fc9a:	461a      	mov	r2, r3
 800fc9c:	68fb      	ldr	r3, [r7, #12]
 800fc9e:	4413      	add	r3, r2
 800fca0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800fca2:	bf00      	nop
 800fca4:	f7ff ffde 	bl	800fc64 <HAL_GetTick>
 800fca8:	4602      	mov	r2, r0
 800fcaa:	68bb      	ldr	r3, [r7, #8]
 800fcac:	1ad3      	subs	r3, r2, r3
 800fcae:	68fa      	ldr	r2, [r7, #12]
 800fcb0:	429a      	cmp	r2, r3
 800fcb2:	d8f7      	bhi.n	800fca4 <HAL_Delay+0x28>
  {
  }
}
 800fcb4:	bf00      	nop
 800fcb6:	bf00      	nop
 800fcb8:	3710      	adds	r7, #16
 800fcba:	46bd      	mov	sp, r7
 800fcbc:	bd80      	pop	{r7, pc}
 800fcbe:	bf00      	nop
 800fcc0:	200000c8 	.word	0x200000c8

0800fcc4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800fcc4:	b580      	push	{r7, lr}
 800fcc6:	b084      	sub	sp, #16
 800fcc8:	af00      	add	r7, sp, #0
 800fcca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800fccc:	2300      	movs	r3, #0
 800fcce:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d101      	bne.n	800fcda <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800fcd6:	2301      	movs	r3, #1
 800fcd8:	e033      	b.n	800fd42 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d109      	bne.n	800fcf6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800fce2:	6878      	ldr	r0, [r7, #4]
 800fce4:	f7ff fcb4 	bl	800f650 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	2200      	movs	r2, #0
 800fcec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	2200      	movs	r2, #0
 800fcf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fcfa:	f003 0310 	and.w	r3, r3, #16
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d118      	bne.n	800fd34 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd06:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800fd0a:	f023 0302 	bic.w	r3, r3, #2
 800fd0e:	f043 0202 	orr.w	r2, r3, #2
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800fd16:	6878      	ldr	r0, [r7, #4]
 800fd18:	f000 fa72 	bl	8010200 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	2200      	movs	r2, #0
 800fd20:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd26:	f023 0303 	bic.w	r3, r3, #3
 800fd2a:	f043 0201 	orr.w	r2, r3, #1
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	641a      	str	r2, [r3, #64]	@ 0x40
 800fd32:	e001      	b.n	800fd38 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800fd34:	2301      	movs	r3, #1
 800fd36:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	2200      	movs	r2, #0
 800fd3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800fd40:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd42:	4618      	mov	r0, r3
 800fd44:	3710      	adds	r7, #16
 800fd46:	46bd      	mov	sp, r7
 800fd48:	bd80      	pop	{r7, pc}
	...

0800fd4c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800fd4c:	b580      	push	{r7, lr}
 800fd4e:	b088      	sub	sp, #32
 800fd50:	af00      	add	r7, sp, #0
 800fd52:	60f8      	str	r0, [r7, #12]
 800fd54:	60b9      	str	r1, [r7, #8]
 800fd56:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800fd58:	2300      	movs	r3, #0
 800fd5a:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800fd5c:	2300      	movs	r3, #0
 800fd5e:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800fd60:	68fb      	ldr	r3, [r7, #12]
 800fd62:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fd66:	2b01      	cmp	r3, #1
 800fd68:	d101      	bne.n	800fd6e <HAL_ADC_Start_DMA+0x22>
 800fd6a:	2302      	movs	r3, #2
 800fd6c:	e0eb      	b.n	800ff46 <HAL_ADC_Start_DMA+0x1fa>
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	2201      	movs	r2, #1
 800fd72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800fd76:	68fb      	ldr	r3, [r7, #12]
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	689b      	ldr	r3, [r3, #8]
 800fd7c:	f003 0301 	and.w	r3, r3, #1
 800fd80:	2b01      	cmp	r3, #1
 800fd82:	d018      	beq.n	800fdb6 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	681b      	ldr	r3, [r3, #0]
 800fd88:	689a      	ldr	r2, [r3, #8]
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	681b      	ldr	r3, [r3, #0]
 800fd8e:	f042 0201 	orr.w	r2, r2, #1
 800fd92:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800fd94:	4b6e      	ldr	r3, [pc, #440]	@ (800ff50 <HAL_ADC_Start_DMA+0x204>)
 800fd96:	681b      	ldr	r3, [r3, #0]
 800fd98:	4a6e      	ldr	r2, [pc, #440]	@ (800ff54 <HAL_ADC_Start_DMA+0x208>)
 800fd9a:	fba2 2303 	umull	r2, r3, r2, r3
 800fd9e:	0c9a      	lsrs	r2, r3, #18
 800fda0:	4613      	mov	r3, r2
 800fda2:	005b      	lsls	r3, r3, #1
 800fda4:	4413      	add	r3, r2
 800fda6:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800fda8:	e002      	b.n	800fdb0 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 800fdaa:	697b      	ldr	r3, [r7, #20]
 800fdac:	3b01      	subs	r3, #1
 800fdae:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800fdb0:	697b      	ldr	r3, [r7, #20]
 800fdb2:	2b00      	cmp	r3, #0
 800fdb4:	d1f9      	bne.n	800fdaa <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	689b      	ldr	r3, [r3, #8]
 800fdbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fdc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fdc4:	d107      	bne.n	800fdd6 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	689a      	ldr	r2, [r3, #8]
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800fdd4:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800fdd6:	68fb      	ldr	r3, [r7, #12]
 800fdd8:	681b      	ldr	r3, [r3, #0]
 800fdda:	689b      	ldr	r3, [r3, #8]
 800fddc:	f003 0301 	and.w	r3, r3, #1
 800fde0:	2b01      	cmp	r3, #1
 800fde2:	f040 80a3 	bne.w	800ff2c <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800fde6:	68fb      	ldr	r3, [r7, #12]
 800fde8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fdea:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800fdee:	f023 0301 	bic.w	r3, r3, #1
 800fdf2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800fdf6:	68fb      	ldr	r3, [r7, #12]
 800fdf8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	685b      	ldr	r3, [r3, #4]
 800fe00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d007      	beq.n	800fe18 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800fe08:	68fb      	ldr	r3, [r7, #12]
 800fe0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe0c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800fe10:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800fe14:	68fb      	ldr	r3, [r7, #12]
 800fe16:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800fe20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fe24:	d106      	bne.n	800fe34 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800fe26:	68fb      	ldr	r3, [r7, #12]
 800fe28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fe2a:	f023 0206 	bic.w	r2, r3, #6
 800fe2e:	68fb      	ldr	r3, [r7, #12]
 800fe30:	645a      	str	r2, [r3, #68]	@ 0x44
 800fe32:	e002      	b.n	800fe3a <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	2200      	movs	r2, #0
 800fe38:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800fe3a:	68fb      	ldr	r3, [r7, #12]
 800fe3c:	2200      	movs	r2, #0
 800fe3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800fe42:	4b45      	ldr	r3, [pc, #276]	@ (800ff58 <HAL_ADC_Start_DMA+0x20c>)
 800fe44:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800fe46:	68fb      	ldr	r3, [r7, #12]
 800fe48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe4a:	4a44      	ldr	r2, [pc, #272]	@ (800ff5c <HAL_ADC_Start_DMA+0x210>)
 800fe4c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe52:	4a43      	ldr	r2, [pc, #268]	@ (800ff60 <HAL_ADC_Start_DMA+0x214>)
 800fe54:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800fe56:	68fb      	ldr	r3, [r7, #12]
 800fe58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe5a:	4a42      	ldr	r2, [pc, #264]	@ (800ff64 <HAL_ADC_Start_DMA+0x218>)
 800fe5c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800fe66:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	685a      	ldr	r2, [r3, #4]
 800fe6e:	68fb      	ldr	r3, [r7, #12]
 800fe70:	681b      	ldr	r3, [r3, #0]
 800fe72:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800fe76:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800fe78:	68fb      	ldr	r3, [r7, #12]
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	689a      	ldr	r2, [r3, #8]
 800fe7e:	68fb      	ldr	r3, [r7, #12]
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800fe86:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800fe8c:	68fb      	ldr	r3, [r7, #12]
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	334c      	adds	r3, #76	@ 0x4c
 800fe92:	4619      	mov	r1, r3
 800fe94:	68ba      	ldr	r2, [r7, #8]
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	f000 fd6a 	bl	8010970 <HAL_DMA_Start_IT>
 800fe9c:	4603      	mov	r3, r0
 800fe9e:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800fea0:	69bb      	ldr	r3, [r7, #24]
 800fea2:	685b      	ldr	r3, [r3, #4]
 800fea4:	f003 031f 	and.w	r3, r3, #31
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d12a      	bne.n	800ff02 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	4a2d      	ldr	r2, [pc, #180]	@ (800ff68 <HAL_ADC_Start_DMA+0x21c>)
 800feb2:	4293      	cmp	r3, r2
 800feb4:	d015      	beq.n	800fee2 <HAL_ADC_Start_DMA+0x196>
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	4a2c      	ldr	r2, [pc, #176]	@ (800ff6c <HAL_ADC_Start_DMA+0x220>)
 800febc:	4293      	cmp	r3, r2
 800febe:	d105      	bne.n	800fecc <HAL_ADC_Start_DMA+0x180>
 800fec0:	4b25      	ldr	r3, [pc, #148]	@ (800ff58 <HAL_ADC_Start_DMA+0x20c>)
 800fec2:	685b      	ldr	r3, [r3, #4]
 800fec4:	f003 031f 	and.w	r3, r3, #31
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d00a      	beq.n	800fee2 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	4a27      	ldr	r2, [pc, #156]	@ (800ff70 <HAL_ADC_Start_DMA+0x224>)
 800fed2:	4293      	cmp	r3, r2
 800fed4:	d136      	bne.n	800ff44 <HAL_ADC_Start_DMA+0x1f8>
 800fed6:	4b20      	ldr	r3, [pc, #128]	@ (800ff58 <HAL_ADC_Start_DMA+0x20c>)
 800fed8:	685b      	ldr	r3, [r3, #4]
 800feda:	f003 0310 	and.w	r3, r3, #16
 800fede:	2b00      	cmp	r3, #0
 800fee0:	d130      	bne.n	800ff44 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	681b      	ldr	r3, [r3, #0]
 800fee6:	689b      	ldr	r3, [r3, #8]
 800fee8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800feec:	2b00      	cmp	r3, #0
 800feee:	d129      	bne.n	800ff44 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800fef0:	68fb      	ldr	r3, [r7, #12]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	689a      	ldr	r2, [r3, #8]
 800fef6:	68fb      	ldr	r3, [r7, #12]
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800fefe:	609a      	str	r2, [r3, #8]
 800ff00:	e020      	b.n	800ff44 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800ff02:	68fb      	ldr	r3, [r7, #12]
 800ff04:	681b      	ldr	r3, [r3, #0]
 800ff06:	4a18      	ldr	r2, [pc, #96]	@ (800ff68 <HAL_ADC_Start_DMA+0x21c>)
 800ff08:	4293      	cmp	r3, r2
 800ff0a:	d11b      	bne.n	800ff44 <HAL_ADC_Start_DMA+0x1f8>
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	689b      	ldr	r3, [r3, #8]
 800ff12:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d114      	bne.n	800ff44 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	689a      	ldr	r2, [r3, #8]
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	681b      	ldr	r3, [r3, #0]
 800ff24:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800ff28:	609a      	str	r2, [r3, #8]
 800ff2a:	e00b      	b.n	800ff44 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff30:	f043 0210 	orr.w	r2, r3, #16
 800ff34:	68fb      	ldr	r3, [r7, #12]
 800ff36:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ff3c:	f043 0201 	orr.w	r2, r3, #1
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 800ff44:	7ffb      	ldrb	r3, [r7, #31]
}
 800ff46:	4618      	mov	r0, r3
 800ff48:	3720      	adds	r7, #32
 800ff4a:	46bd      	mov	sp, r7
 800ff4c:	bd80      	pop	{r7, pc}
 800ff4e:	bf00      	nop
 800ff50:	200000c0 	.word	0x200000c0
 800ff54:	431bde83 	.word	0x431bde83
 800ff58:	40012300 	.word	0x40012300
 800ff5c:	080103f9 	.word	0x080103f9
 800ff60:	080104b3 	.word	0x080104b3
 800ff64:	080104cf 	.word	0x080104cf
 800ff68:	40012000 	.word	0x40012000
 800ff6c:	40012100 	.word	0x40012100
 800ff70:	40012200 	.word	0x40012200

0800ff74 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800ff74:	b480      	push	{r7}
 800ff76:	b083      	sub	sp, #12
 800ff78:	af00      	add	r7, sp, #0
 800ff7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800ff7c:	bf00      	nop
 800ff7e:	370c      	adds	r7, #12
 800ff80:	46bd      	mov	sp, r7
 800ff82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff86:	4770      	bx	lr

0800ff88 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800ff88:	b480      	push	{r7}
 800ff8a:	b083      	sub	sp, #12
 800ff8c:	af00      	add	r7, sp, #0
 800ff8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800ff90:	bf00      	nop
 800ff92:	370c      	adds	r7, #12
 800ff94:	46bd      	mov	sp, r7
 800ff96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff9a:	4770      	bx	lr

0800ff9c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800ff9c:	b480      	push	{r7}
 800ff9e:	b085      	sub	sp, #20
 800ffa0:	af00      	add	r7, sp, #0
 800ffa2:	6078      	str	r0, [r7, #4]
 800ffa4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800ffa6:	2300      	movs	r3, #0
 800ffa8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ffb0:	2b01      	cmp	r3, #1
 800ffb2:	d101      	bne.n	800ffb8 <HAL_ADC_ConfigChannel+0x1c>
 800ffb4:	2302      	movs	r3, #2
 800ffb6:	e113      	b.n	80101e0 <HAL_ADC_ConfigChannel+0x244>
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	2201      	movs	r2, #1
 800ffbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800ffc0:	683b      	ldr	r3, [r7, #0]
 800ffc2:	681b      	ldr	r3, [r3, #0]
 800ffc4:	2b09      	cmp	r3, #9
 800ffc6:	d925      	bls.n	8010014 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	68d9      	ldr	r1, [r3, #12]
 800ffce:	683b      	ldr	r3, [r7, #0]
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	b29b      	uxth	r3, r3
 800ffd4:	461a      	mov	r2, r3
 800ffd6:	4613      	mov	r3, r2
 800ffd8:	005b      	lsls	r3, r3, #1
 800ffda:	4413      	add	r3, r2
 800ffdc:	3b1e      	subs	r3, #30
 800ffde:	2207      	movs	r2, #7
 800ffe0:	fa02 f303 	lsl.w	r3, r2, r3
 800ffe4:	43da      	mvns	r2, r3
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	681b      	ldr	r3, [r3, #0]
 800ffea:	400a      	ands	r2, r1
 800ffec:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	68d9      	ldr	r1, [r3, #12]
 800fff4:	683b      	ldr	r3, [r7, #0]
 800fff6:	689a      	ldr	r2, [r3, #8]
 800fff8:	683b      	ldr	r3, [r7, #0]
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	b29b      	uxth	r3, r3
 800fffe:	4618      	mov	r0, r3
 8010000:	4603      	mov	r3, r0
 8010002:	005b      	lsls	r3, r3, #1
 8010004:	4403      	add	r3, r0
 8010006:	3b1e      	subs	r3, #30
 8010008:	409a      	lsls	r2, r3
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	430a      	orrs	r2, r1
 8010010:	60da      	str	r2, [r3, #12]
 8010012:	e022      	b.n	801005a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	681b      	ldr	r3, [r3, #0]
 8010018:	6919      	ldr	r1, [r3, #16]
 801001a:	683b      	ldr	r3, [r7, #0]
 801001c:	681b      	ldr	r3, [r3, #0]
 801001e:	b29b      	uxth	r3, r3
 8010020:	461a      	mov	r2, r3
 8010022:	4613      	mov	r3, r2
 8010024:	005b      	lsls	r3, r3, #1
 8010026:	4413      	add	r3, r2
 8010028:	2207      	movs	r2, #7
 801002a:	fa02 f303 	lsl.w	r3, r2, r3
 801002e:	43da      	mvns	r2, r3
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	400a      	ands	r2, r1
 8010036:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	6919      	ldr	r1, [r3, #16]
 801003e:	683b      	ldr	r3, [r7, #0]
 8010040:	689a      	ldr	r2, [r3, #8]
 8010042:	683b      	ldr	r3, [r7, #0]
 8010044:	681b      	ldr	r3, [r3, #0]
 8010046:	b29b      	uxth	r3, r3
 8010048:	4618      	mov	r0, r3
 801004a:	4603      	mov	r3, r0
 801004c:	005b      	lsls	r3, r3, #1
 801004e:	4403      	add	r3, r0
 8010050:	409a      	lsls	r2, r3
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	430a      	orrs	r2, r1
 8010058:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 801005a:	683b      	ldr	r3, [r7, #0]
 801005c:	685b      	ldr	r3, [r3, #4]
 801005e:	2b06      	cmp	r3, #6
 8010060:	d824      	bhi.n	80100ac <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	681b      	ldr	r3, [r3, #0]
 8010066:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8010068:	683b      	ldr	r3, [r7, #0]
 801006a:	685a      	ldr	r2, [r3, #4]
 801006c:	4613      	mov	r3, r2
 801006e:	009b      	lsls	r3, r3, #2
 8010070:	4413      	add	r3, r2
 8010072:	3b05      	subs	r3, #5
 8010074:	221f      	movs	r2, #31
 8010076:	fa02 f303 	lsl.w	r3, r2, r3
 801007a:	43da      	mvns	r2, r3
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	400a      	ands	r2, r1
 8010082:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 801008a:	683b      	ldr	r3, [r7, #0]
 801008c:	681b      	ldr	r3, [r3, #0]
 801008e:	b29b      	uxth	r3, r3
 8010090:	4618      	mov	r0, r3
 8010092:	683b      	ldr	r3, [r7, #0]
 8010094:	685a      	ldr	r2, [r3, #4]
 8010096:	4613      	mov	r3, r2
 8010098:	009b      	lsls	r3, r3, #2
 801009a:	4413      	add	r3, r2
 801009c:	3b05      	subs	r3, #5
 801009e:	fa00 f203 	lsl.w	r2, r0, r3
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	430a      	orrs	r2, r1
 80100a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80100aa:	e04c      	b.n	8010146 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80100ac:	683b      	ldr	r3, [r7, #0]
 80100ae:	685b      	ldr	r3, [r3, #4]
 80100b0:	2b0c      	cmp	r3, #12
 80100b2:	d824      	bhi.n	80100fe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80100ba:	683b      	ldr	r3, [r7, #0]
 80100bc:	685a      	ldr	r2, [r3, #4]
 80100be:	4613      	mov	r3, r2
 80100c0:	009b      	lsls	r3, r3, #2
 80100c2:	4413      	add	r3, r2
 80100c4:	3b23      	subs	r3, #35	@ 0x23
 80100c6:	221f      	movs	r2, #31
 80100c8:	fa02 f303 	lsl.w	r3, r2, r3
 80100cc:	43da      	mvns	r2, r3
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	400a      	ands	r2, r1
 80100d4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80100dc:	683b      	ldr	r3, [r7, #0]
 80100de:	681b      	ldr	r3, [r3, #0]
 80100e0:	b29b      	uxth	r3, r3
 80100e2:	4618      	mov	r0, r3
 80100e4:	683b      	ldr	r3, [r7, #0]
 80100e6:	685a      	ldr	r2, [r3, #4]
 80100e8:	4613      	mov	r3, r2
 80100ea:	009b      	lsls	r3, r3, #2
 80100ec:	4413      	add	r3, r2
 80100ee:	3b23      	subs	r3, #35	@ 0x23
 80100f0:	fa00 f203 	lsl.w	r2, r0, r3
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	681b      	ldr	r3, [r3, #0]
 80100f8:	430a      	orrs	r2, r1
 80100fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80100fc:	e023      	b.n	8010146 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	681b      	ldr	r3, [r3, #0]
 8010102:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8010104:	683b      	ldr	r3, [r7, #0]
 8010106:	685a      	ldr	r2, [r3, #4]
 8010108:	4613      	mov	r3, r2
 801010a:	009b      	lsls	r3, r3, #2
 801010c:	4413      	add	r3, r2
 801010e:	3b41      	subs	r3, #65	@ 0x41
 8010110:	221f      	movs	r2, #31
 8010112:	fa02 f303 	lsl.w	r3, r2, r3
 8010116:	43da      	mvns	r2, r3
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	681b      	ldr	r3, [r3, #0]
 801011c:	400a      	ands	r2, r1
 801011e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	681b      	ldr	r3, [r3, #0]
 8010124:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8010126:	683b      	ldr	r3, [r7, #0]
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	b29b      	uxth	r3, r3
 801012c:	4618      	mov	r0, r3
 801012e:	683b      	ldr	r3, [r7, #0]
 8010130:	685a      	ldr	r2, [r3, #4]
 8010132:	4613      	mov	r3, r2
 8010134:	009b      	lsls	r3, r3, #2
 8010136:	4413      	add	r3, r2
 8010138:	3b41      	subs	r3, #65	@ 0x41
 801013a:	fa00 f203 	lsl.w	r2, r0, r3
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	430a      	orrs	r2, r1
 8010144:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8010146:	4b29      	ldr	r3, [pc, #164]	@ (80101ec <HAL_ADC_ConfigChannel+0x250>)
 8010148:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	681b      	ldr	r3, [r3, #0]
 801014e:	4a28      	ldr	r2, [pc, #160]	@ (80101f0 <HAL_ADC_ConfigChannel+0x254>)
 8010150:	4293      	cmp	r3, r2
 8010152:	d10f      	bne.n	8010174 <HAL_ADC_ConfigChannel+0x1d8>
 8010154:	683b      	ldr	r3, [r7, #0]
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	2b12      	cmp	r3, #18
 801015a:	d10b      	bne.n	8010174 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	685b      	ldr	r3, [r3, #4]
 8010160:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8010168:	68fb      	ldr	r3, [r7, #12]
 801016a:	685b      	ldr	r3, [r3, #4]
 801016c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8010170:	68fb      	ldr	r3, [r7, #12]
 8010172:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	4a1d      	ldr	r2, [pc, #116]	@ (80101f0 <HAL_ADC_ConfigChannel+0x254>)
 801017a:	4293      	cmp	r3, r2
 801017c:	d12b      	bne.n	80101d6 <HAL_ADC_ConfigChannel+0x23a>
 801017e:	683b      	ldr	r3, [r7, #0]
 8010180:	681b      	ldr	r3, [r3, #0]
 8010182:	4a1c      	ldr	r2, [pc, #112]	@ (80101f4 <HAL_ADC_ConfigChannel+0x258>)
 8010184:	4293      	cmp	r3, r2
 8010186:	d003      	beq.n	8010190 <HAL_ADC_ConfigChannel+0x1f4>
 8010188:	683b      	ldr	r3, [r7, #0]
 801018a:	681b      	ldr	r3, [r3, #0]
 801018c:	2b11      	cmp	r3, #17
 801018e:	d122      	bne.n	80101d6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8010190:	68fb      	ldr	r3, [r7, #12]
 8010192:	685b      	ldr	r3, [r3, #4]
 8010194:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8010198:	68fb      	ldr	r3, [r7, #12]
 801019a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	685b      	ldr	r3, [r3, #4]
 80101a0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80101a8:	683b      	ldr	r3, [r7, #0]
 80101aa:	681b      	ldr	r3, [r3, #0]
 80101ac:	4a11      	ldr	r2, [pc, #68]	@ (80101f4 <HAL_ADC_ConfigChannel+0x258>)
 80101ae:	4293      	cmp	r3, r2
 80101b0:	d111      	bne.n	80101d6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80101b2:	4b11      	ldr	r3, [pc, #68]	@ (80101f8 <HAL_ADC_ConfigChannel+0x25c>)
 80101b4:	681b      	ldr	r3, [r3, #0]
 80101b6:	4a11      	ldr	r2, [pc, #68]	@ (80101fc <HAL_ADC_ConfigChannel+0x260>)
 80101b8:	fba2 2303 	umull	r2, r3, r2, r3
 80101bc:	0c9a      	lsrs	r2, r3, #18
 80101be:	4613      	mov	r3, r2
 80101c0:	009b      	lsls	r3, r3, #2
 80101c2:	4413      	add	r3, r2
 80101c4:	005b      	lsls	r3, r3, #1
 80101c6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80101c8:	e002      	b.n	80101d0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80101ca:	68bb      	ldr	r3, [r7, #8]
 80101cc:	3b01      	subs	r3, #1
 80101ce:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80101d0:	68bb      	ldr	r3, [r7, #8]
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d1f9      	bne.n	80101ca <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	2200      	movs	r2, #0
 80101da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80101de:	2300      	movs	r3, #0
}
 80101e0:	4618      	mov	r0, r3
 80101e2:	3714      	adds	r7, #20
 80101e4:	46bd      	mov	sp, r7
 80101e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ea:	4770      	bx	lr
 80101ec:	40012300 	.word	0x40012300
 80101f0:	40012000 	.word	0x40012000
 80101f4:	10000012 	.word	0x10000012
 80101f8:	200000c0 	.word	0x200000c0
 80101fc:	431bde83 	.word	0x431bde83

08010200 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8010200:	b480      	push	{r7}
 8010202:	b085      	sub	sp, #20
 8010204:	af00      	add	r7, sp, #0
 8010206:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8010208:	4b79      	ldr	r3, [pc, #484]	@ (80103f0 <ADC_Init+0x1f0>)
 801020a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	685b      	ldr	r3, [r3, #4]
 8010210:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	685a      	ldr	r2, [r3, #4]
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	685b      	ldr	r3, [r3, #4]
 8010220:	431a      	orrs	r2, r3
 8010222:	68fb      	ldr	r3, [r7, #12]
 8010224:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	681b      	ldr	r3, [r3, #0]
 801022a:	685a      	ldr	r2, [r3, #4]
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8010234:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	6859      	ldr	r1, [r3, #4]
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	691b      	ldr	r3, [r3, #16]
 8010240:	021a      	lsls	r2, r3, #8
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	681b      	ldr	r3, [r3, #0]
 8010246:	430a      	orrs	r2, r1
 8010248:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	685a      	ldr	r2, [r3, #4]
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	681b      	ldr	r3, [r3, #0]
 8010254:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8010258:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	681b      	ldr	r3, [r3, #0]
 801025e:	6859      	ldr	r1, [r3, #4]
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	689a      	ldr	r2, [r3, #8]
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	430a      	orrs	r2, r1
 801026a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	689a      	ldr	r2, [r3, #8]
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 801027a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	681b      	ldr	r3, [r3, #0]
 8010280:	6899      	ldr	r1, [r3, #8]
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	68da      	ldr	r2, [r3, #12]
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	681b      	ldr	r3, [r3, #0]
 801028a:	430a      	orrs	r2, r1
 801028c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010292:	4a58      	ldr	r2, [pc, #352]	@ (80103f4 <ADC_Init+0x1f4>)
 8010294:	4293      	cmp	r3, r2
 8010296:	d022      	beq.n	80102de <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	689a      	ldr	r2, [r3, #8]
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	681b      	ldr	r3, [r3, #0]
 80102a2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80102a6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	681b      	ldr	r3, [r3, #0]
 80102ac:	6899      	ldr	r1, [r3, #8]
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	681b      	ldr	r3, [r3, #0]
 80102b6:	430a      	orrs	r2, r1
 80102b8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	681b      	ldr	r3, [r3, #0]
 80102be:	689a      	ldr	r2, [r3, #8]
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80102c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	6899      	ldr	r1, [r3, #8]
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	430a      	orrs	r2, r1
 80102da:	609a      	str	r2, [r3, #8]
 80102dc:	e00f      	b.n	80102fe <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	689a      	ldr	r2, [r3, #8]
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80102ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	681b      	ldr	r3, [r3, #0]
 80102f2:	689a      	ldr	r2, [r3, #8]
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	681b      	ldr	r3, [r3, #0]
 80102f8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80102fc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	689a      	ldr	r2, [r3, #8]
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	681b      	ldr	r3, [r3, #0]
 8010308:	f022 0202 	bic.w	r2, r2, #2
 801030c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	681b      	ldr	r3, [r3, #0]
 8010312:	6899      	ldr	r1, [r3, #8]
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	7e1b      	ldrb	r3, [r3, #24]
 8010318:	005a      	lsls	r2, r3, #1
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	430a      	orrs	r2, r1
 8010320:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010328:	2b00      	cmp	r3, #0
 801032a:	d01b      	beq.n	8010364 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	681b      	ldr	r3, [r3, #0]
 8010330:	685a      	ldr	r2, [r3, #4]
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	681b      	ldr	r3, [r3, #0]
 8010336:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801033a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	685a      	ldr	r2, [r3, #4]
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	681b      	ldr	r3, [r3, #0]
 8010346:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 801034a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	6859      	ldr	r1, [r3, #4]
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010356:	3b01      	subs	r3, #1
 8010358:	035a      	lsls	r2, r3, #13
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	430a      	orrs	r2, r1
 8010360:	605a      	str	r2, [r3, #4]
 8010362:	e007      	b.n	8010374 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	685a      	ldr	r2, [r3, #4]
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	681b      	ldr	r3, [r3, #0]
 801036e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8010372:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	681b      	ldr	r3, [r3, #0]
 8010378:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8010382:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	681b      	ldr	r3, [r3, #0]
 8010388:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	69db      	ldr	r3, [r3, #28]
 801038e:	3b01      	subs	r3, #1
 8010390:	051a      	lsls	r2, r3, #20
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	681b      	ldr	r3, [r3, #0]
 8010396:	430a      	orrs	r2, r1
 8010398:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	681b      	ldr	r3, [r3, #0]
 801039e:	689a      	ldr	r2, [r3, #8]
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80103a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	681b      	ldr	r3, [r3, #0]
 80103ae:	6899      	ldr	r1, [r3, #8]
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80103b6:	025a      	lsls	r2, r3, #9
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	681b      	ldr	r3, [r3, #0]
 80103bc:	430a      	orrs	r2, r1
 80103be:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	689a      	ldr	r2, [r3, #8]
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80103ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	681b      	ldr	r3, [r3, #0]
 80103d4:	6899      	ldr	r1, [r3, #8]
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	695b      	ldr	r3, [r3, #20]
 80103da:	029a      	lsls	r2, r3, #10
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	681b      	ldr	r3, [r3, #0]
 80103e0:	430a      	orrs	r2, r1
 80103e2:	609a      	str	r2, [r3, #8]
}
 80103e4:	bf00      	nop
 80103e6:	3714      	adds	r7, #20
 80103e8:	46bd      	mov	sp, r7
 80103ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ee:	4770      	bx	lr
 80103f0:	40012300 	.word	0x40012300
 80103f4:	0f000001 	.word	0x0f000001

080103f8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80103f8:	b580      	push	{r7, lr}
 80103fa:	b084      	sub	sp, #16
 80103fc:	af00      	add	r7, sp, #0
 80103fe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010404:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8010406:	68fb      	ldr	r3, [r7, #12]
 8010408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801040a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801040e:	2b00      	cmp	r3, #0
 8010410:	d13c      	bne.n	801048c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8010412:	68fb      	ldr	r3, [r7, #12]
 8010414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010416:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 801041a:	68fb      	ldr	r3, [r7, #12]
 801041c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 801041e:	68fb      	ldr	r3, [r7, #12]
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	689b      	ldr	r3, [r3, #8]
 8010424:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010428:	2b00      	cmp	r3, #0
 801042a:	d12b      	bne.n	8010484 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 801042c:	68fb      	ldr	r3, [r7, #12]
 801042e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8010430:	2b00      	cmp	r3, #0
 8010432:	d127      	bne.n	8010484 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8010434:	68fb      	ldr	r3, [r7, #12]
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801043a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 801043e:	2b00      	cmp	r3, #0
 8010440:	d006      	beq.n	8010450 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8010442:	68fb      	ldr	r3, [r7, #12]
 8010444:	681b      	ldr	r3, [r3, #0]
 8010446:	689b      	ldr	r3, [r3, #8]
 8010448:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 801044c:	2b00      	cmp	r3, #0
 801044e:	d119      	bne.n	8010484 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	685a      	ldr	r2, [r3, #4]
 8010456:	68fb      	ldr	r3, [r7, #12]
 8010458:	681b      	ldr	r3, [r3, #0]
 801045a:	f022 0220 	bic.w	r2, r2, #32
 801045e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010464:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8010468:	68fb      	ldr	r3, [r7, #12]
 801046a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 801046c:	68fb      	ldr	r3, [r7, #12]
 801046e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010470:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8010474:	2b00      	cmp	r3, #0
 8010476:	d105      	bne.n	8010484 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801047c:	f043 0201 	orr.w	r2, r3, #1
 8010480:	68fb      	ldr	r3, [r7, #12]
 8010482:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8010484:	68f8      	ldr	r0, [r7, #12]
 8010486:	f005 f825 	bl	80154d4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 801048a:	e00e      	b.n	80104aa <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 801048c:	68fb      	ldr	r3, [r7, #12]
 801048e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010490:	f003 0310 	and.w	r3, r3, #16
 8010494:	2b00      	cmp	r3, #0
 8010496:	d003      	beq.n	80104a0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8010498:	68f8      	ldr	r0, [r7, #12]
 801049a:	f7ff fd75 	bl	800ff88 <HAL_ADC_ErrorCallback>
}
 801049e:	e004      	b.n	80104aa <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80104a0:	68fb      	ldr	r3, [r7, #12]
 80104a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80104a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80104a6:	6878      	ldr	r0, [r7, #4]
 80104a8:	4798      	blx	r3
}
 80104aa:	bf00      	nop
 80104ac:	3710      	adds	r7, #16
 80104ae:	46bd      	mov	sp, r7
 80104b0:	bd80      	pop	{r7, pc}

080104b2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80104b2:	b580      	push	{r7, lr}
 80104b4:	b084      	sub	sp, #16
 80104b6:	af00      	add	r7, sp, #0
 80104b8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80104be:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80104c0:	68f8      	ldr	r0, [r7, #12]
 80104c2:	f7ff fd57 	bl	800ff74 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80104c6:	bf00      	nop
 80104c8:	3710      	adds	r7, #16
 80104ca:	46bd      	mov	sp, r7
 80104cc:	bd80      	pop	{r7, pc}

080104ce <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80104ce:	b580      	push	{r7, lr}
 80104d0:	b084      	sub	sp, #16
 80104d2:	af00      	add	r7, sp, #0
 80104d4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80104da:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80104dc:	68fb      	ldr	r3, [r7, #12]
 80104de:	2240      	movs	r2, #64	@ 0x40
 80104e0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80104e2:	68fb      	ldr	r3, [r7, #12]
 80104e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80104e6:	f043 0204 	orr.w	r2, r3, #4
 80104ea:	68fb      	ldr	r3, [r7, #12]
 80104ec:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80104ee:	68f8      	ldr	r0, [r7, #12]
 80104f0:	f7ff fd4a 	bl	800ff88 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80104f4:	bf00      	nop
 80104f6:	3710      	adds	r7, #16
 80104f8:	46bd      	mov	sp, r7
 80104fa:	bd80      	pop	{r7, pc}

080104fc <__NVIC_SetPriorityGrouping>:
{
 80104fc:	b480      	push	{r7}
 80104fe:	b085      	sub	sp, #20
 8010500:	af00      	add	r7, sp, #0
 8010502:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	f003 0307 	and.w	r3, r3, #7
 801050a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 801050c:	4b0c      	ldr	r3, [pc, #48]	@ (8010540 <__NVIC_SetPriorityGrouping+0x44>)
 801050e:	68db      	ldr	r3, [r3, #12]
 8010510:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8010512:	68ba      	ldr	r2, [r7, #8]
 8010514:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8010518:	4013      	ands	r3, r2
 801051a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8010520:	68bb      	ldr	r3, [r7, #8]
 8010522:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8010524:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8010528:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801052c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 801052e:	4a04      	ldr	r2, [pc, #16]	@ (8010540 <__NVIC_SetPriorityGrouping+0x44>)
 8010530:	68bb      	ldr	r3, [r7, #8]
 8010532:	60d3      	str	r3, [r2, #12]
}
 8010534:	bf00      	nop
 8010536:	3714      	adds	r7, #20
 8010538:	46bd      	mov	sp, r7
 801053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801053e:	4770      	bx	lr
 8010540:	e000ed00 	.word	0xe000ed00

08010544 <__NVIC_GetPriorityGrouping>:
{
 8010544:	b480      	push	{r7}
 8010546:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8010548:	4b04      	ldr	r3, [pc, #16]	@ (801055c <__NVIC_GetPriorityGrouping+0x18>)
 801054a:	68db      	ldr	r3, [r3, #12]
 801054c:	0a1b      	lsrs	r3, r3, #8
 801054e:	f003 0307 	and.w	r3, r3, #7
}
 8010552:	4618      	mov	r0, r3
 8010554:	46bd      	mov	sp, r7
 8010556:	f85d 7b04 	ldr.w	r7, [sp], #4
 801055a:	4770      	bx	lr
 801055c:	e000ed00 	.word	0xe000ed00

08010560 <__NVIC_EnableIRQ>:
{
 8010560:	b480      	push	{r7}
 8010562:	b083      	sub	sp, #12
 8010564:	af00      	add	r7, sp, #0
 8010566:	4603      	mov	r3, r0
 8010568:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801056a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801056e:	2b00      	cmp	r3, #0
 8010570:	db0b      	blt.n	801058a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8010572:	79fb      	ldrb	r3, [r7, #7]
 8010574:	f003 021f 	and.w	r2, r3, #31
 8010578:	4907      	ldr	r1, [pc, #28]	@ (8010598 <__NVIC_EnableIRQ+0x38>)
 801057a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801057e:	095b      	lsrs	r3, r3, #5
 8010580:	2001      	movs	r0, #1
 8010582:	fa00 f202 	lsl.w	r2, r0, r2
 8010586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 801058a:	bf00      	nop
 801058c:	370c      	adds	r7, #12
 801058e:	46bd      	mov	sp, r7
 8010590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010594:	4770      	bx	lr
 8010596:	bf00      	nop
 8010598:	e000e100 	.word	0xe000e100

0801059c <__NVIC_DisableIRQ>:
{
 801059c:	b480      	push	{r7}
 801059e:	b083      	sub	sp, #12
 80105a0:	af00      	add	r7, sp, #0
 80105a2:	4603      	mov	r3, r0
 80105a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80105a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	db12      	blt.n	80105d4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80105ae:	79fb      	ldrb	r3, [r7, #7]
 80105b0:	f003 021f 	and.w	r2, r3, #31
 80105b4:	490a      	ldr	r1, [pc, #40]	@ (80105e0 <__NVIC_DisableIRQ+0x44>)
 80105b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80105ba:	095b      	lsrs	r3, r3, #5
 80105bc:	2001      	movs	r0, #1
 80105be:	fa00 f202 	lsl.w	r2, r0, r2
 80105c2:	3320      	adds	r3, #32
 80105c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80105c8:	f3bf 8f4f 	dsb	sy
}
 80105cc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80105ce:	f3bf 8f6f 	isb	sy
}
 80105d2:	bf00      	nop
}
 80105d4:	bf00      	nop
 80105d6:	370c      	adds	r7, #12
 80105d8:	46bd      	mov	sp, r7
 80105da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105de:	4770      	bx	lr
 80105e0:	e000e100 	.word	0xe000e100

080105e4 <__NVIC_ClearPendingIRQ>:
{
 80105e4:	b480      	push	{r7}
 80105e6:	b083      	sub	sp, #12
 80105e8:	af00      	add	r7, sp, #0
 80105ea:	4603      	mov	r3, r0
 80105ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80105ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80105f2:	2b00      	cmp	r3, #0
 80105f4:	db0c      	blt.n	8010610 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80105f6:	79fb      	ldrb	r3, [r7, #7]
 80105f8:	f003 021f 	and.w	r2, r3, #31
 80105fc:	4907      	ldr	r1, [pc, #28]	@ (801061c <__NVIC_ClearPendingIRQ+0x38>)
 80105fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010602:	095b      	lsrs	r3, r3, #5
 8010604:	2001      	movs	r0, #1
 8010606:	fa00 f202 	lsl.w	r2, r0, r2
 801060a:	3360      	adds	r3, #96	@ 0x60
 801060c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8010610:	bf00      	nop
 8010612:	370c      	adds	r7, #12
 8010614:	46bd      	mov	sp, r7
 8010616:	f85d 7b04 	ldr.w	r7, [sp], #4
 801061a:	4770      	bx	lr
 801061c:	e000e100 	.word	0xe000e100

08010620 <__NVIC_SetPriority>:
{
 8010620:	b480      	push	{r7}
 8010622:	b083      	sub	sp, #12
 8010624:	af00      	add	r7, sp, #0
 8010626:	4603      	mov	r3, r0
 8010628:	6039      	str	r1, [r7, #0]
 801062a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801062c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010630:	2b00      	cmp	r3, #0
 8010632:	db0a      	blt.n	801064a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010634:	683b      	ldr	r3, [r7, #0]
 8010636:	b2da      	uxtb	r2, r3
 8010638:	490c      	ldr	r1, [pc, #48]	@ (801066c <__NVIC_SetPriority+0x4c>)
 801063a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801063e:	0112      	lsls	r2, r2, #4
 8010640:	b2d2      	uxtb	r2, r2
 8010642:	440b      	add	r3, r1
 8010644:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8010648:	e00a      	b.n	8010660 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801064a:	683b      	ldr	r3, [r7, #0]
 801064c:	b2da      	uxtb	r2, r3
 801064e:	4908      	ldr	r1, [pc, #32]	@ (8010670 <__NVIC_SetPriority+0x50>)
 8010650:	79fb      	ldrb	r3, [r7, #7]
 8010652:	f003 030f 	and.w	r3, r3, #15
 8010656:	3b04      	subs	r3, #4
 8010658:	0112      	lsls	r2, r2, #4
 801065a:	b2d2      	uxtb	r2, r2
 801065c:	440b      	add	r3, r1
 801065e:	761a      	strb	r2, [r3, #24]
}
 8010660:	bf00      	nop
 8010662:	370c      	adds	r7, #12
 8010664:	46bd      	mov	sp, r7
 8010666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801066a:	4770      	bx	lr
 801066c:	e000e100 	.word	0xe000e100
 8010670:	e000ed00 	.word	0xe000ed00

08010674 <NVIC_EncodePriority>:
{
 8010674:	b480      	push	{r7}
 8010676:	b089      	sub	sp, #36	@ 0x24
 8010678:	af00      	add	r7, sp, #0
 801067a:	60f8      	str	r0, [r7, #12]
 801067c:	60b9      	str	r1, [r7, #8]
 801067e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	f003 0307 	and.w	r3, r3, #7
 8010686:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8010688:	69fb      	ldr	r3, [r7, #28]
 801068a:	f1c3 0307 	rsb	r3, r3, #7
 801068e:	2b04      	cmp	r3, #4
 8010690:	bf28      	it	cs
 8010692:	2304      	movcs	r3, #4
 8010694:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8010696:	69fb      	ldr	r3, [r7, #28]
 8010698:	3304      	adds	r3, #4
 801069a:	2b06      	cmp	r3, #6
 801069c:	d902      	bls.n	80106a4 <NVIC_EncodePriority+0x30>
 801069e:	69fb      	ldr	r3, [r7, #28]
 80106a0:	3b03      	subs	r3, #3
 80106a2:	e000      	b.n	80106a6 <NVIC_EncodePriority+0x32>
 80106a4:	2300      	movs	r3, #0
 80106a6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80106a8:	f04f 32ff 	mov.w	r2, #4294967295
 80106ac:	69bb      	ldr	r3, [r7, #24]
 80106ae:	fa02 f303 	lsl.w	r3, r2, r3
 80106b2:	43da      	mvns	r2, r3
 80106b4:	68bb      	ldr	r3, [r7, #8]
 80106b6:	401a      	ands	r2, r3
 80106b8:	697b      	ldr	r3, [r7, #20]
 80106ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80106bc:	f04f 31ff 	mov.w	r1, #4294967295
 80106c0:	697b      	ldr	r3, [r7, #20]
 80106c2:	fa01 f303 	lsl.w	r3, r1, r3
 80106c6:	43d9      	mvns	r1, r3
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80106cc:	4313      	orrs	r3, r2
}
 80106ce:	4618      	mov	r0, r3
 80106d0:	3724      	adds	r7, #36	@ 0x24
 80106d2:	46bd      	mov	sp, r7
 80106d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106d8:	4770      	bx	lr
	...

080106dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80106dc:	b580      	push	{r7, lr}
 80106de:	b082      	sub	sp, #8
 80106e0:	af00      	add	r7, sp, #0
 80106e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	3b01      	subs	r3, #1
 80106e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80106ec:	d301      	bcc.n	80106f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80106ee:	2301      	movs	r3, #1
 80106f0:	e00f      	b.n	8010712 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80106f2:	4a0a      	ldr	r2, [pc, #40]	@ (801071c <SysTick_Config+0x40>)
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	3b01      	subs	r3, #1
 80106f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80106fa:	210f      	movs	r1, #15
 80106fc:	f04f 30ff 	mov.w	r0, #4294967295
 8010700:	f7ff ff8e 	bl	8010620 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8010704:	4b05      	ldr	r3, [pc, #20]	@ (801071c <SysTick_Config+0x40>)
 8010706:	2200      	movs	r2, #0
 8010708:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 801070a:	4b04      	ldr	r3, [pc, #16]	@ (801071c <SysTick_Config+0x40>)
 801070c:	2207      	movs	r2, #7
 801070e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8010710:	2300      	movs	r3, #0
}
 8010712:	4618      	mov	r0, r3
 8010714:	3708      	adds	r7, #8
 8010716:	46bd      	mov	sp, r7
 8010718:	bd80      	pop	{r7, pc}
 801071a:	bf00      	nop
 801071c:	e000e010 	.word	0xe000e010

08010720 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010720:	b580      	push	{r7, lr}
 8010722:	b082      	sub	sp, #8
 8010724:	af00      	add	r7, sp, #0
 8010726:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8010728:	6878      	ldr	r0, [r7, #4]
 801072a:	f7ff fee7 	bl	80104fc <__NVIC_SetPriorityGrouping>
}
 801072e:	bf00      	nop
 8010730:	3708      	adds	r7, #8
 8010732:	46bd      	mov	sp, r7
 8010734:	bd80      	pop	{r7, pc}

08010736 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8010736:	b580      	push	{r7, lr}
 8010738:	b086      	sub	sp, #24
 801073a:	af00      	add	r7, sp, #0
 801073c:	4603      	mov	r3, r0
 801073e:	60b9      	str	r1, [r7, #8]
 8010740:	607a      	str	r2, [r7, #4]
 8010742:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8010744:	2300      	movs	r3, #0
 8010746:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8010748:	f7ff fefc 	bl	8010544 <__NVIC_GetPriorityGrouping>
 801074c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 801074e:	687a      	ldr	r2, [r7, #4]
 8010750:	68b9      	ldr	r1, [r7, #8]
 8010752:	6978      	ldr	r0, [r7, #20]
 8010754:	f7ff ff8e 	bl	8010674 <NVIC_EncodePriority>
 8010758:	4602      	mov	r2, r0
 801075a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801075e:	4611      	mov	r1, r2
 8010760:	4618      	mov	r0, r3
 8010762:	f7ff ff5d 	bl	8010620 <__NVIC_SetPriority>
}
 8010766:	bf00      	nop
 8010768:	3718      	adds	r7, #24
 801076a:	46bd      	mov	sp, r7
 801076c:	bd80      	pop	{r7, pc}

0801076e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801076e:	b580      	push	{r7, lr}
 8010770:	b082      	sub	sp, #8
 8010772:	af00      	add	r7, sp, #0
 8010774:	4603      	mov	r3, r0
 8010776:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8010778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801077c:	4618      	mov	r0, r3
 801077e:	f7ff feef 	bl	8010560 <__NVIC_EnableIRQ>
}
 8010782:	bf00      	nop
 8010784:	3708      	adds	r7, #8
 8010786:	46bd      	mov	sp, r7
 8010788:	bd80      	pop	{r7, pc}

0801078a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 801078a:	b580      	push	{r7, lr}
 801078c:	b082      	sub	sp, #8
 801078e:	af00      	add	r7, sp, #0
 8010790:	4603      	mov	r3, r0
 8010792:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8010794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010798:	4618      	mov	r0, r3
 801079a:	f7ff feff 	bl	801059c <__NVIC_DisableIRQ>
}
 801079e:	bf00      	nop
 80107a0:	3708      	adds	r7, #8
 80107a2:	46bd      	mov	sp, r7
 80107a4:	bd80      	pop	{r7, pc}

080107a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80107a6:	b580      	push	{r7, lr}
 80107a8:	b082      	sub	sp, #8
 80107aa:	af00      	add	r7, sp, #0
 80107ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80107ae:	6878      	ldr	r0, [r7, #4]
 80107b0:	f7ff ff94 	bl	80106dc <SysTick_Config>
 80107b4:	4603      	mov	r3, r0
}
 80107b6:	4618      	mov	r0, r3
 80107b8:	3708      	adds	r7, #8
 80107ba:	46bd      	mov	sp, r7
 80107bc:	bd80      	pop	{r7, pc}

080107be <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80107be:	b580      	push	{r7, lr}
 80107c0:	b082      	sub	sp, #8
 80107c2:	af00      	add	r7, sp, #0
 80107c4:	4603      	mov	r3, r0
 80107c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80107c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80107cc:	4618      	mov	r0, r3
 80107ce:	f7ff ff09 	bl	80105e4 <__NVIC_ClearPendingIRQ>
}
 80107d2:	bf00      	nop
 80107d4:	3708      	adds	r7, #8
 80107d6:	46bd      	mov	sp, r7
 80107d8:	bd80      	pop	{r7, pc}

080107da <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80107da:	b580      	push	{r7, lr}
 80107dc:	b082      	sub	sp, #8
 80107de:	af00      	add	r7, sp, #0
 80107e0:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d101      	bne.n	80107ec <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80107e8:	2301      	movs	r3, #1
 80107ea:	e00e      	b.n	801080a <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	795b      	ldrb	r3, [r3, #5]
 80107f0:	b2db      	uxtb	r3, r3
 80107f2:	2b00      	cmp	r3, #0
 80107f4:	d105      	bne.n	8010802 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	2200      	movs	r2, #0
 80107fa:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80107fc:	6878      	ldr	r0, [r7, #4]
 80107fe:	f7fe ffb9 	bl	800f774 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	2201      	movs	r2, #1
 8010806:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8010808:	2300      	movs	r3, #0
}
 801080a:	4618      	mov	r0, r3
 801080c:	3708      	adds	r7, #8
 801080e:	46bd      	mov	sp, r7
 8010810:	bd80      	pop	{r7, pc}
	...

08010814 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8010814:	b580      	push	{r7, lr}
 8010816:	b086      	sub	sp, #24
 8010818:	af00      	add	r7, sp, #0
 801081a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 801081c:	2300      	movs	r3, #0
 801081e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8010820:	f7ff fa20 	bl	800fc64 <HAL_GetTick>
 8010824:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	2b00      	cmp	r3, #0
 801082a:	d101      	bne.n	8010830 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 801082c:	2301      	movs	r3, #1
 801082e:	e099      	b.n	8010964 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	2202      	movs	r2, #2
 8010834:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	2200      	movs	r2, #0
 801083c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	681b      	ldr	r3, [r3, #0]
 8010844:	681a      	ldr	r2, [r3, #0]
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	681b      	ldr	r3, [r3, #0]
 801084a:	f022 0201 	bic.w	r2, r2, #1
 801084e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010850:	e00f      	b.n	8010872 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8010852:	f7ff fa07 	bl	800fc64 <HAL_GetTick>
 8010856:	4602      	mov	r2, r0
 8010858:	693b      	ldr	r3, [r7, #16]
 801085a:	1ad3      	subs	r3, r2, r3
 801085c:	2b05      	cmp	r3, #5
 801085e:	d908      	bls.n	8010872 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	2220      	movs	r2, #32
 8010864:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	2203      	movs	r2, #3
 801086a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 801086e:	2303      	movs	r3, #3
 8010870:	e078      	b.n	8010964 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	681b      	ldr	r3, [r3, #0]
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	f003 0301 	and.w	r3, r3, #1
 801087c:	2b00      	cmp	r3, #0
 801087e:	d1e8      	bne.n	8010852 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	681b      	ldr	r3, [r3, #0]
 8010884:	681b      	ldr	r3, [r3, #0]
 8010886:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8010888:	697a      	ldr	r2, [r7, #20]
 801088a:	4b38      	ldr	r3, [pc, #224]	@ (801096c <HAL_DMA_Init+0x158>)
 801088c:	4013      	ands	r3, r2
 801088e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	685a      	ldr	r2, [r3, #4]
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	689b      	ldr	r3, [r3, #8]
 8010898:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 801089e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	691b      	ldr	r3, [r3, #16]
 80108a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80108aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	699b      	ldr	r3, [r3, #24]
 80108b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80108b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	6a1b      	ldr	r3, [r3, #32]
 80108bc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80108be:	697a      	ldr	r2, [r7, #20]
 80108c0:	4313      	orrs	r3, r2
 80108c2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108c8:	2b04      	cmp	r3, #4
 80108ca:	d107      	bne.n	80108dc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80108d4:	4313      	orrs	r3, r2
 80108d6:	697a      	ldr	r2, [r7, #20]
 80108d8:	4313      	orrs	r3, r2
 80108da:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	697a      	ldr	r2, [r7, #20]
 80108e2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	681b      	ldr	r3, [r3, #0]
 80108e8:	695b      	ldr	r3, [r3, #20]
 80108ea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80108ec:	697b      	ldr	r3, [r7, #20]
 80108ee:	f023 0307 	bic.w	r3, r3, #7
 80108f2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108f8:	697a      	ldr	r2, [r7, #20]
 80108fa:	4313      	orrs	r3, r2
 80108fc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010902:	2b04      	cmp	r3, #4
 8010904:	d117      	bne.n	8010936 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801090a:	697a      	ldr	r2, [r7, #20]
 801090c:	4313      	orrs	r3, r2
 801090e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010914:	2b00      	cmp	r3, #0
 8010916:	d00e      	beq.n	8010936 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8010918:	6878      	ldr	r0, [r7, #4]
 801091a:	f000 fb01 	bl	8010f20 <DMA_CheckFifoParam>
 801091e:	4603      	mov	r3, r0
 8010920:	2b00      	cmp	r3, #0
 8010922:	d008      	beq.n	8010936 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	2240      	movs	r2, #64	@ 0x40
 8010928:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	2201      	movs	r2, #1
 801092e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8010932:	2301      	movs	r3, #1
 8010934:	e016      	b.n	8010964 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	681b      	ldr	r3, [r3, #0]
 801093a:	697a      	ldr	r2, [r7, #20]
 801093c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 801093e:	6878      	ldr	r0, [r7, #4]
 8010940:	f000 fab8 	bl	8010eb4 <DMA_CalcBaseAndBitshift>
 8010944:	4603      	mov	r3, r0
 8010946:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801094c:	223f      	movs	r2, #63	@ 0x3f
 801094e:	409a      	lsls	r2, r3
 8010950:	68fb      	ldr	r3, [r7, #12]
 8010952:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	2200      	movs	r2, #0
 8010958:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	2201      	movs	r2, #1
 801095e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8010962:	2300      	movs	r3, #0
}
 8010964:	4618      	mov	r0, r3
 8010966:	3718      	adds	r7, #24
 8010968:	46bd      	mov	sp, r7
 801096a:	bd80      	pop	{r7, pc}
 801096c:	f010803f 	.word	0xf010803f

08010970 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8010970:	b580      	push	{r7, lr}
 8010972:	b086      	sub	sp, #24
 8010974:	af00      	add	r7, sp, #0
 8010976:	60f8      	str	r0, [r7, #12]
 8010978:	60b9      	str	r1, [r7, #8]
 801097a:	607a      	str	r2, [r7, #4]
 801097c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801097e:	2300      	movs	r3, #0
 8010980:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8010982:	68fb      	ldr	r3, [r7, #12]
 8010984:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010986:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8010988:	68fb      	ldr	r3, [r7, #12]
 801098a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 801098e:	2b01      	cmp	r3, #1
 8010990:	d101      	bne.n	8010996 <HAL_DMA_Start_IT+0x26>
 8010992:	2302      	movs	r3, #2
 8010994:	e040      	b.n	8010a18 <HAL_DMA_Start_IT+0xa8>
 8010996:	68fb      	ldr	r3, [r7, #12]
 8010998:	2201      	movs	r2, #1
 801099a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 801099e:	68fb      	ldr	r3, [r7, #12]
 80109a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80109a4:	b2db      	uxtb	r3, r3
 80109a6:	2b01      	cmp	r3, #1
 80109a8:	d12f      	bne.n	8010a0a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80109aa:	68fb      	ldr	r3, [r7, #12]
 80109ac:	2202      	movs	r2, #2
 80109ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80109b2:	68fb      	ldr	r3, [r7, #12]
 80109b4:	2200      	movs	r2, #0
 80109b6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80109b8:	683b      	ldr	r3, [r7, #0]
 80109ba:	687a      	ldr	r2, [r7, #4]
 80109bc:	68b9      	ldr	r1, [r7, #8]
 80109be:	68f8      	ldr	r0, [r7, #12]
 80109c0:	f000 fa4a 	bl	8010e58 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80109c4:	68fb      	ldr	r3, [r7, #12]
 80109c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80109c8:	223f      	movs	r2, #63	@ 0x3f
 80109ca:	409a      	lsls	r2, r3
 80109cc:	693b      	ldr	r3, [r7, #16]
 80109ce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80109d0:	68fb      	ldr	r3, [r7, #12]
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	681a      	ldr	r2, [r3, #0]
 80109d6:	68fb      	ldr	r3, [r7, #12]
 80109d8:	681b      	ldr	r3, [r3, #0]
 80109da:	f042 0216 	orr.w	r2, r2, #22
 80109de:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80109e0:	68fb      	ldr	r3, [r7, #12]
 80109e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80109e4:	2b00      	cmp	r3, #0
 80109e6:	d007      	beq.n	80109f8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	681b      	ldr	r3, [r3, #0]
 80109ec:	681a      	ldr	r2, [r3, #0]
 80109ee:	68fb      	ldr	r3, [r7, #12]
 80109f0:	681b      	ldr	r3, [r3, #0]
 80109f2:	f042 0208 	orr.w	r2, r2, #8
 80109f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80109f8:	68fb      	ldr	r3, [r7, #12]
 80109fa:	681b      	ldr	r3, [r3, #0]
 80109fc:	681a      	ldr	r2, [r3, #0]
 80109fe:	68fb      	ldr	r3, [r7, #12]
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	f042 0201 	orr.w	r2, r2, #1
 8010a06:	601a      	str	r2, [r3, #0]
 8010a08:	e005      	b.n	8010a16 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8010a0a:	68fb      	ldr	r3, [r7, #12]
 8010a0c:	2200      	movs	r2, #0
 8010a0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8010a12:	2302      	movs	r3, #2
 8010a14:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8010a16:	7dfb      	ldrb	r3, [r7, #23]
}
 8010a18:	4618      	mov	r0, r3
 8010a1a:	3718      	adds	r7, #24
 8010a1c:	46bd      	mov	sp, r7
 8010a1e:	bd80      	pop	{r7, pc}

08010a20 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8010a20:	b580      	push	{r7, lr}
 8010a22:	b084      	sub	sp, #16
 8010a24:	af00      	add	r7, sp, #0
 8010a26:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010a2c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8010a2e:	f7ff f919 	bl	800fc64 <HAL_GetTick>
 8010a32:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8010a3a:	b2db      	uxtb	r3, r3
 8010a3c:	2b02      	cmp	r3, #2
 8010a3e:	d008      	beq.n	8010a52 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	2280      	movs	r2, #128	@ 0x80
 8010a44:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	2200      	movs	r2, #0
 8010a4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8010a4e:	2301      	movs	r3, #1
 8010a50:	e052      	b.n	8010af8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	681b      	ldr	r3, [r3, #0]
 8010a56:	681a      	ldr	r2, [r3, #0]
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	681b      	ldr	r3, [r3, #0]
 8010a5c:	f022 0216 	bic.w	r2, r2, #22
 8010a60:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	681b      	ldr	r3, [r3, #0]
 8010a66:	695a      	ldr	r2, [r3, #20]
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8010a70:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	d103      	bne.n	8010a82 <HAL_DMA_Abort+0x62>
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d007      	beq.n	8010a92 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	681b      	ldr	r3, [r3, #0]
 8010a86:	681a      	ldr	r2, [r3, #0]
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	681b      	ldr	r3, [r3, #0]
 8010a8c:	f022 0208 	bic.w	r2, r2, #8
 8010a90:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	681b      	ldr	r3, [r3, #0]
 8010a96:	681a      	ldr	r2, [r3, #0]
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	681b      	ldr	r3, [r3, #0]
 8010a9c:	f022 0201 	bic.w	r2, r2, #1
 8010aa0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010aa2:	e013      	b.n	8010acc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8010aa4:	f7ff f8de 	bl	800fc64 <HAL_GetTick>
 8010aa8:	4602      	mov	r2, r0
 8010aaa:	68bb      	ldr	r3, [r7, #8]
 8010aac:	1ad3      	subs	r3, r2, r3
 8010aae:	2b05      	cmp	r3, #5
 8010ab0:	d90c      	bls.n	8010acc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	2220      	movs	r2, #32
 8010ab6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	2203      	movs	r2, #3
 8010abc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8010ac0:	687b      	ldr	r3, [r7, #4]
 8010ac2:	2200      	movs	r2, #0
 8010ac4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8010ac8:	2303      	movs	r3, #3
 8010aca:	e015      	b.n	8010af8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	681b      	ldr	r3, [r3, #0]
 8010ad0:	681b      	ldr	r3, [r3, #0]
 8010ad2:	f003 0301 	and.w	r3, r3, #1
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d1e4      	bne.n	8010aa4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010ade:	223f      	movs	r2, #63	@ 0x3f
 8010ae0:	409a      	lsls	r2, r3
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	2201      	movs	r2, #1
 8010aea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	2200      	movs	r2, #0
 8010af2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8010af6:	2300      	movs	r3, #0
}
 8010af8:	4618      	mov	r0, r3
 8010afa:	3710      	adds	r7, #16
 8010afc:	46bd      	mov	sp, r7
 8010afe:	bd80      	pop	{r7, pc}

08010b00 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8010b00:	b480      	push	{r7}
 8010b02:	b083      	sub	sp, #12
 8010b04:	af00      	add	r7, sp, #0
 8010b06:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8010b0e:	b2db      	uxtb	r3, r3
 8010b10:	2b02      	cmp	r3, #2
 8010b12:	d004      	beq.n	8010b1e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	2280      	movs	r2, #128	@ 0x80
 8010b18:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8010b1a:	2301      	movs	r3, #1
 8010b1c:	e00c      	b.n	8010b38 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	2205      	movs	r2, #5
 8010b22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	681b      	ldr	r3, [r3, #0]
 8010b2a:	681a      	ldr	r2, [r3, #0]
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	f022 0201 	bic.w	r2, r2, #1
 8010b34:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8010b36:	2300      	movs	r3, #0
}
 8010b38:	4618      	mov	r0, r3
 8010b3a:	370c      	adds	r7, #12
 8010b3c:	46bd      	mov	sp, r7
 8010b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b42:	4770      	bx	lr

08010b44 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8010b44:	b580      	push	{r7, lr}
 8010b46:	b086      	sub	sp, #24
 8010b48:	af00      	add	r7, sp, #0
 8010b4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8010b4c:	2300      	movs	r3, #0
 8010b4e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8010b50:	4b8e      	ldr	r3, [pc, #568]	@ (8010d8c <HAL_DMA_IRQHandler+0x248>)
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	4a8e      	ldr	r2, [pc, #568]	@ (8010d90 <HAL_DMA_IRQHandler+0x24c>)
 8010b56:	fba2 2303 	umull	r2, r3, r2, r3
 8010b5a:	0a9b      	lsrs	r3, r3, #10
 8010b5c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010b62:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8010b64:	693b      	ldr	r3, [r7, #16]
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010b6e:	2208      	movs	r2, #8
 8010b70:	409a      	lsls	r2, r3
 8010b72:	68fb      	ldr	r3, [r7, #12]
 8010b74:	4013      	ands	r3, r2
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d01a      	beq.n	8010bb0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	681b      	ldr	r3, [r3, #0]
 8010b7e:	681b      	ldr	r3, [r3, #0]
 8010b80:	f003 0304 	and.w	r3, r3, #4
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d013      	beq.n	8010bb0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	681a      	ldr	r2, [r3, #0]
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	681b      	ldr	r3, [r3, #0]
 8010b92:	f022 0204 	bic.w	r2, r2, #4
 8010b96:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010b9c:	2208      	movs	r2, #8
 8010b9e:	409a      	lsls	r2, r3
 8010ba0:	693b      	ldr	r3, [r7, #16]
 8010ba2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010ba8:	f043 0201 	orr.w	r2, r3, #1
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010bb4:	2201      	movs	r2, #1
 8010bb6:	409a      	lsls	r2, r3
 8010bb8:	68fb      	ldr	r3, [r7, #12]
 8010bba:	4013      	ands	r3, r2
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	d012      	beq.n	8010be6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	695b      	ldr	r3, [r3, #20]
 8010bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d00b      	beq.n	8010be6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010bd2:	2201      	movs	r2, #1
 8010bd4:	409a      	lsls	r2, r3
 8010bd6:	693b      	ldr	r3, [r7, #16]
 8010bd8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010bde:	f043 0202 	orr.w	r2, r3, #2
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8010be6:	687b      	ldr	r3, [r7, #4]
 8010be8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010bea:	2204      	movs	r2, #4
 8010bec:	409a      	lsls	r2, r3
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	4013      	ands	r3, r2
 8010bf2:	2b00      	cmp	r3, #0
 8010bf4:	d012      	beq.n	8010c1c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8010bf6:	687b      	ldr	r3, [r7, #4]
 8010bf8:	681b      	ldr	r3, [r3, #0]
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	f003 0302 	and.w	r3, r3, #2
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d00b      	beq.n	8010c1c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010c08:	2204      	movs	r2, #4
 8010c0a:	409a      	lsls	r2, r3
 8010c0c:	693b      	ldr	r3, [r7, #16]
 8010c0e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010c14:	f043 0204 	orr.w	r2, r3, #4
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010c20:	2210      	movs	r2, #16
 8010c22:	409a      	lsls	r2, r3
 8010c24:	68fb      	ldr	r3, [r7, #12]
 8010c26:	4013      	ands	r3, r2
 8010c28:	2b00      	cmp	r3, #0
 8010c2a:	d043      	beq.n	8010cb4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	681b      	ldr	r3, [r3, #0]
 8010c32:	f003 0308 	and.w	r3, r3, #8
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	d03c      	beq.n	8010cb4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010c3e:	2210      	movs	r2, #16
 8010c40:	409a      	lsls	r2, r3
 8010c42:	693b      	ldr	r3, [r7, #16]
 8010c44:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	681b      	ldr	r3, [r3, #0]
 8010c4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d018      	beq.n	8010c86 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d108      	bne.n	8010c74 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8010c62:	687b      	ldr	r3, [r7, #4]
 8010c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d024      	beq.n	8010cb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010c6e:	6878      	ldr	r0, [r7, #4]
 8010c70:	4798      	blx	r3
 8010c72:	e01f      	b.n	8010cb4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	d01b      	beq.n	8010cb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010c80:	6878      	ldr	r0, [r7, #4]
 8010c82:	4798      	blx	r3
 8010c84:	e016      	b.n	8010cb4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	681b      	ldr	r3, [r3, #0]
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d107      	bne.n	8010ca4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	681a      	ldr	r2, [r3, #0]
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	681b      	ldr	r3, [r3, #0]
 8010c9e:	f022 0208 	bic.w	r2, r2, #8
 8010ca2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	d003      	beq.n	8010cb4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010cb0:	6878      	ldr	r0, [r7, #4]
 8010cb2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010cb8:	2220      	movs	r2, #32
 8010cba:	409a      	lsls	r2, r3
 8010cbc:	68fb      	ldr	r3, [r7, #12]
 8010cbe:	4013      	ands	r3, r2
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	f000 808f 	beq.w	8010de4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	681b      	ldr	r3, [r3, #0]
 8010ccc:	f003 0310 	and.w	r3, r3, #16
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	f000 8087 	beq.w	8010de4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010cda:	2220      	movs	r2, #32
 8010cdc:	409a      	lsls	r2, r3
 8010cde:	693b      	ldr	r3, [r7, #16]
 8010ce0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8010ce8:	b2db      	uxtb	r3, r3
 8010cea:	2b05      	cmp	r3, #5
 8010cec:	d136      	bne.n	8010d5c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	681a      	ldr	r2, [r3, #0]
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	681b      	ldr	r3, [r3, #0]
 8010cf8:	f022 0216 	bic.w	r2, r2, #22
 8010cfc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	681b      	ldr	r3, [r3, #0]
 8010d02:	695a      	ldr	r2, [r3, #20]
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	681b      	ldr	r3, [r3, #0]
 8010d08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8010d0c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010d12:	2b00      	cmp	r3, #0
 8010d14:	d103      	bne.n	8010d1e <HAL_DMA_IRQHandler+0x1da>
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d007      	beq.n	8010d2e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	681b      	ldr	r3, [r3, #0]
 8010d22:	681a      	ldr	r2, [r3, #0]
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	681b      	ldr	r3, [r3, #0]
 8010d28:	f022 0208 	bic.w	r2, r2, #8
 8010d2c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010d32:	223f      	movs	r2, #63	@ 0x3f
 8010d34:	409a      	lsls	r2, r3
 8010d36:	693b      	ldr	r3, [r7, #16]
 8010d38:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	2201      	movs	r2, #1
 8010d3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	2200      	movs	r2, #0
 8010d46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010d4e:	2b00      	cmp	r3, #0
 8010d50:	d07e      	beq.n	8010e50 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010d56:	6878      	ldr	r0, [r7, #4]
 8010d58:	4798      	blx	r3
        }
        return;
 8010d5a:	e079      	b.n	8010e50 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	681b      	ldr	r3, [r3, #0]
 8010d60:	681b      	ldr	r3, [r3, #0]
 8010d62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d01d      	beq.n	8010da6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	681b      	ldr	r3, [r3, #0]
 8010d6e:	681b      	ldr	r3, [r3, #0]
 8010d70:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8010d74:	2b00      	cmp	r3, #0
 8010d76:	d10d      	bne.n	8010d94 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	d031      	beq.n	8010de4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010d84:	6878      	ldr	r0, [r7, #4]
 8010d86:	4798      	blx	r3
 8010d88:	e02c      	b.n	8010de4 <HAL_DMA_IRQHandler+0x2a0>
 8010d8a:	bf00      	nop
 8010d8c:	200000c0 	.word	0x200000c0
 8010d90:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d023      	beq.n	8010de4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010da0:	6878      	ldr	r0, [r7, #4]
 8010da2:	4798      	blx	r3
 8010da4:	e01e      	b.n	8010de4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	d10f      	bne.n	8010dd4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	681b      	ldr	r3, [r3, #0]
 8010db8:	681a      	ldr	r2, [r3, #0]
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	681b      	ldr	r3, [r3, #0]
 8010dbe:	f022 0210 	bic.w	r2, r2, #16
 8010dc2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	2201      	movs	r2, #1
 8010dc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	2200      	movs	r2, #0
 8010dd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	d003      	beq.n	8010de4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010de0:	6878      	ldr	r0, [r7, #4]
 8010de2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d032      	beq.n	8010e52 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010df0:	f003 0301 	and.w	r3, r3, #1
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d022      	beq.n	8010e3e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	2205      	movs	r2, #5
 8010dfc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	681b      	ldr	r3, [r3, #0]
 8010e04:	681a      	ldr	r2, [r3, #0]
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	681b      	ldr	r3, [r3, #0]
 8010e0a:	f022 0201 	bic.w	r2, r2, #1
 8010e0e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8010e10:	68bb      	ldr	r3, [r7, #8]
 8010e12:	3301      	adds	r3, #1
 8010e14:	60bb      	str	r3, [r7, #8]
 8010e16:	697a      	ldr	r2, [r7, #20]
 8010e18:	429a      	cmp	r2, r3
 8010e1a:	d307      	bcc.n	8010e2c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	681b      	ldr	r3, [r3, #0]
 8010e20:	681b      	ldr	r3, [r3, #0]
 8010e22:	f003 0301 	and.w	r3, r3, #1
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d1f2      	bne.n	8010e10 <HAL_DMA_IRQHandler+0x2cc>
 8010e2a:	e000      	b.n	8010e2e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8010e2c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	2201      	movs	r2, #1
 8010e32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	2200      	movs	r2, #0
 8010e3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d005      	beq.n	8010e52 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010e4a:	6878      	ldr	r0, [r7, #4]
 8010e4c:	4798      	blx	r3
 8010e4e:	e000      	b.n	8010e52 <HAL_DMA_IRQHandler+0x30e>
        return;
 8010e50:	bf00      	nop
    }
  }
}
 8010e52:	3718      	adds	r7, #24
 8010e54:	46bd      	mov	sp, r7
 8010e56:	bd80      	pop	{r7, pc}

08010e58 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8010e58:	b480      	push	{r7}
 8010e5a:	b085      	sub	sp, #20
 8010e5c:	af00      	add	r7, sp, #0
 8010e5e:	60f8      	str	r0, [r7, #12]
 8010e60:	60b9      	str	r1, [r7, #8]
 8010e62:	607a      	str	r2, [r7, #4]
 8010e64:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8010e66:	68fb      	ldr	r3, [r7, #12]
 8010e68:	681b      	ldr	r3, [r3, #0]
 8010e6a:	681a      	ldr	r2, [r3, #0]
 8010e6c:	68fb      	ldr	r3, [r7, #12]
 8010e6e:	681b      	ldr	r3, [r3, #0]
 8010e70:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8010e74:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8010e76:	68fb      	ldr	r3, [r7, #12]
 8010e78:	681b      	ldr	r3, [r3, #0]
 8010e7a:	683a      	ldr	r2, [r7, #0]
 8010e7c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8010e7e:	68fb      	ldr	r3, [r7, #12]
 8010e80:	689b      	ldr	r3, [r3, #8]
 8010e82:	2b40      	cmp	r3, #64	@ 0x40
 8010e84:	d108      	bne.n	8010e98 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8010e86:	68fb      	ldr	r3, [r7, #12]
 8010e88:	681b      	ldr	r3, [r3, #0]
 8010e8a:	687a      	ldr	r2, [r7, #4]
 8010e8c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8010e8e:	68fb      	ldr	r3, [r7, #12]
 8010e90:	681b      	ldr	r3, [r3, #0]
 8010e92:	68ba      	ldr	r2, [r7, #8]
 8010e94:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8010e96:	e007      	b.n	8010ea8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8010e98:	68fb      	ldr	r3, [r7, #12]
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	68ba      	ldr	r2, [r7, #8]
 8010e9e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8010ea0:	68fb      	ldr	r3, [r7, #12]
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	687a      	ldr	r2, [r7, #4]
 8010ea6:	60da      	str	r2, [r3, #12]
}
 8010ea8:	bf00      	nop
 8010eaa:	3714      	adds	r7, #20
 8010eac:	46bd      	mov	sp, r7
 8010eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eb2:	4770      	bx	lr

08010eb4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8010eb4:	b480      	push	{r7}
 8010eb6:	b085      	sub	sp, #20
 8010eb8:	af00      	add	r7, sp, #0
 8010eba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	681b      	ldr	r3, [r3, #0]
 8010ec0:	b2db      	uxtb	r3, r3
 8010ec2:	3b10      	subs	r3, #16
 8010ec4:	4a14      	ldr	r2, [pc, #80]	@ (8010f18 <DMA_CalcBaseAndBitshift+0x64>)
 8010ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8010eca:	091b      	lsrs	r3, r3, #4
 8010ecc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8010ece:	4a13      	ldr	r2, [pc, #76]	@ (8010f1c <DMA_CalcBaseAndBitshift+0x68>)
 8010ed0:	68fb      	ldr	r3, [r7, #12]
 8010ed2:	4413      	add	r3, r2
 8010ed4:	781b      	ldrb	r3, [r3, #0]
 8010ed6:	461a      	mov	r2, r3
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8010edc:	68fb      	ldr	r3, [r7, #12]
 8010ede:	2b03      	cmp	r3, #3
 8010ee0:	d909      	bls.n	8010ef6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	681b      	ldr	r3, [r3, #0]
 8010ee6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8010eea:	f023 0303 	bic.w	r3, r3, #3
 8010eee:	1d1a      	adds	r2, r3, #4
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	659a      	str	r2, [r3, #88]	@ 0x58
 8010ef4:	e007      	b.n	8010f06 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	681b      	ldr	r3, [r3, #0]
 8010efa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8010efe:	f023 0303 	bic.w	r3, r3, #3
 8010f02:	687a      	ldr	r2, [r7, #4]
 8010f04:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8010f0a:	4618      	mov	r0, r3
 8010f0c:	3714      	adds	r7, #20
 8010f0e:	46bd      	mov	sp, r7
 8010f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f14:	4770      	bx	lr
 8010f16:	bf00      	nop
 8010f18:	aaaaaaab 	.word	0xaaaaaaab
 8010f1c:	08015c60 	.word	0x08015c60

08010f20 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8010f20:	b480      	push	{r7}
 8010f22:	b085      	sub	sp, #20
 8010f24:	af00      	add	r7, sp, #0
 8010f26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010f28:	2300      	movs	r3, #0
 8010f2a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f30:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	699b      	ldr	r3, [r3, #24]
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d11f      	bne.n	8010f7a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8010f3a:	68bb      	ldr	r3, [r7, #8]
 8010f3c:	2b03      	cmp	r3, #3
 8010f3e:	d856      	bhi.n	8010fee <DMA_CheckFifoParam+0xce>
 8010f40:	a201      	add	r2, pc, #4	@ (adr r2, 8010f48 <DMA_CheckFifoParam+0x28>)
 8010f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f46:	bf00      	nop
 8010f48:	08010f59 	.word	0x08010f59
 8010f4c:	08010f6b 	.word	0x08010f6b
 8010f50:	08010f59 	.word	0x08010f59
 8010f54:	08010fef 	.word	0x08010fef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f5c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	d046      	beq.n	8010ff2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8010f64:	2301      	movs	r3, #1
 8010f66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8010f68:	e043      	b.n	8010ff2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f6e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8010f72:	d140      	bne.n	8010ff6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8010f74:	2301      	movs	r3, #1
 8010f76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8010f78:	e03d      	b.n	8010ff6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	699b      	ldr	r3, [r3, #24]
 8010f7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010f82:	d121      	bne.n	8010fc8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8010f84:	68bb      	ldr	r3, [r7, #8]
 8010f86:	2b03      	cmp	r3, #3
 8010f88:	d837      	bhi.n	8010ffa <DMA_CheckFifoParam+0xda>
 8010f8a:	a201      	add	r2, pc, #4	@ (adr r2, 8010f90 <DMA_CheckFifoParam+0x70>)
 8010f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f90:	08010fa1 	.word	0x08010fa1
 8010f94:	08010fa7 	.word	0x08010fa7
 8010f98:	08010fa1 	.word	0x08010fa1
 8010f9c:	08010fb9 	.word	0x08010fb9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8010fa0:	2301      	movs	r3, #1
 8010fa2:	73fb      	strb	r3, [r7, #15]
      break;
 8010fa4:	e030      	b.n	8011008 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010faa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	d025      	beq.n	8010ffe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8010fb2:	2301      	movs	r3, #1
 8010fb4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8010fb6:	e022      	b.n	8010ffe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010fbc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8010fc0:	d11f      	bne.n	8011002 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8010fc2:	2301      	movs	r3, #1
 8010fc4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8010fc6:	e01c      	b.n	8011002 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8010fc8:	68bb      	ldr	r3, [r7, #8]
 8010fca:	2b02      	cmp	r3, #2
 8010fcc:	d903      	bls.n	8010fd6 <DMA_CheckFifoParam+0xb6>
 8010fce:	68bb      	ldr	r3, [r7, #8]
 8010fd0:	2b03      	cmp	r3, #3
 8010fd2:	d003      	beq.n	8010fdc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8010fd4:	e018      	b.n	8011008 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8010fd6:	2301      	movs	r3, #1
 8010fd8:	73fb      	strb	r3, [r7, #15]
      break;
 8010fda:	e015      	b.n	8011008 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010fe0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010fe4:	2b00      	cmp	r3, #0
 8010fe6:	d00e      	beq.n	8011006 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8010fe8:	2301      	movs	r3, #1
 8010fea:	73fb      	strb	r3, [r7, #15]
      break;
 8010fec:	e00b      	b.n	8011006 <DMA_CheckFifoParam+0xe6>
      break;
 8010fee:	bf00      	nop
 8010ff0:	e00a      	b.n	8011008 <DMA_CheckFifoParam+0xe8>
      break;
 8010ff2:	bf00      	nop
 8010ff4:	e008      	b.n	8011008 <DMA_CheckFifoParam+0xe8>
      break;
 8010ff6:	bf00      	nop
 8010ff8:	e006      	b.n	8011008 <DMA_CheckFifoParam+0xe8>
      break;
 8010ffa:	bf00      	nop
 8010ffc:	e004      	b.n	8011008 <DMA_CheckFifoParam+0xe8>
      break;
 8010ffe:	bf00      	nop
 8011000:	e002      	b.n	8011008 <DMA_CheckFifoParam+0xe8>
      break;   
 8011002:	bf00      	nop
 8011004:	e000      	b.n	8011008 <DMA_CheckFifoParam+0xe8>
      break;
 8011006:	bf00      	nop
    }
  } 
  
  return status; 
 8011008:	7bfb      	ldrb	r3, [r7, #15]
}
 801100a:	4618      	mov	r0, r3
 801100c:	3714      	adds	r7, #20
 801100e:	46bd      	mov	sp, r7
 8011010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011014:	4770      	bx	lr
 8011016:	bf00      	nop

08011018 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8011018:	b580      	push	{r7, lr}
 801101a:	b086      	sub	sp, #24
 801101c:	af00      	add	r7, sp, #0
 801101e:	60f8      	str	r0, [r7, #12]
 8011020:	60b9      	str	r1, [r7, #8]
 8011022:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8011026:	4b23      	ldr	r3, [pc, #140]	@ (80110b4 <HAL_FLASH_Program+0x9c>)
 8011028:	7e1b      	ldrb	r3, [r3, #24]
 801102a:	2b01      	cmp	r3, #1
 801102c:	d101      	bne.n	8011032 <HAL_FLASH_Program+0x1a>
 801102e:	2302      	movs	r3, #2
 8011030:	e03b      	b.n	80110aa <HAL_FLASH_Program+0x92>
 8011032:	4b20      	ldr	r3, [pc, #128]	@ (80110b4 <HAL_FLASH_Program+0x9c>)
 8011034:	2201      	movs	r2, #1
 8011036:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011038:	f24c 3050 	movw	r0, #50000	@ 0xc350
 801103c:	f000 f870 	bl	8011120 <FLASH_WaitForLastOperation>
 8011040:	4603      	mov	r3, r0
 8011042:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8011044:	7dfb      	ldrb	r3, [r7, #23]
 8011046:	2b00      	cmp	r3, #0
 8011048:	d12b      	bne.n	80110a2 <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	2b00      	cmp	r3, #0
 801104e:	d105      	bne.n	801105c <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8011050:	783b      	ldrb	r3, [r7, #0]
 8011052:	4619      	mov	r1, r3
 8011054:	68b8      	ldr	r0, [r7, #8]
 8011056:	f000 f91b 	bl	8011290 <FLASH_Program_Byte>
 801105a:	e016      	b.n	801108a <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 801105c:	68fb      	ldr	r3, [r7, #12]
 801105e:	2b01      	cmp	r3, #1
 8011060:	d105      	bne.n	801106e <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8011062:	883b      	ldrh	r3, [r7, #0]
 8011064:	4619      	mov	r1, r3
 8011066:	68b8      	ldr	r0, [r7, #8]
 8011068:	f000 f8ee 	bl	8011248 <FLASH_Program_HalfWord>
 801106c:	e00d      	b.n	801108a <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	2b02      	cmp	r3, #2
 8011072:	d105      	bne.n	8011080 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8011074:	683b      	ldr	r3, [r7, #0]
 8011076:	4619      	mov	r1, r3
 8011078:	68b8      	ldr	r0, [r7, #8]
 801107a:	f000 f8c3 	bl	8011204 <FLASH_Program_Word>
 801107e:	e004      	b.n	801108a <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8011080:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011084:	68b8      	ldr	r0, [r7, #8]
 8011086:	f000 f88b 	bl	80111a0 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801108a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 801108e:	f000 f847 	bl	8011120 <FLASH_WaitForLastOperation>
 8011092:	4603      	mov	r3, r0
 8011094:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8011096:	4b08      	ldr	r3, [pc, #32]	@ (80110b8 <HAL_FLASH_Program+0xa0>)
 8011098:	691b      	ldr	r3, [r3, #16]
 801109a:	4a07      	ldr	r2, [pc, #28]	@ (80110b8 <HAL_FLASH_Program+0xa0>)
 801109c:	f023 0301 	bic.w	r3, r3, #1
 80110a0:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80110a2:	4b04      	ldr	r3, [pc, #16]	@ (80110b4 <HAL_FLASH_Program+0x9c>)
 80110a4:	2200      	movs	r2, #0
 80110a6:	761a      	strb	r2, [r3, #24]

  return status;
 80110a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80110aa:	4618      	mov	r0, r3
 80110ac:	3718      	adds	r7, #24
 80110ae:	46bd      	mov	sp, r7
 80110b0:	bd80      	pop	{r7, pc}
 80110b2:	bf00      	nop
 80110b4:	20000afc 	.word	0x20000afc
 80110b8:	40023c00 	.word	0x40023c00

080110bc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80110bc:	b480      	push	{r7}
 80110be:	b083      	sub	sp, #12
 80110c0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80110c2:	2300      	movs	r3, #0
 80110c4:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80110c6:	4b0b      	ldr	r3, [pc, #44]	@ (80110f4 <HAL_FLASH_Unlock+0x38>)
 80110c8:	691b      	ldr	r3, [r3, #16]
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	da0b      	bge.n	80110e6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80110ce:	4b09      	ldr	r3, [pc, #36]	@ (80110f4 <HAL_FLASH_Unlock+0x38>)
 80110d0:	4a09      	ldr	r2, [pc, #36]	@ (80110f8 <HAL_FLASH_Unlock+0x3c>)
 80110d2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80110d4:	4b07      	ldr	r3, [pc, #28]	@ (80110f4 <HAL_FLASH_Unlock+0x38>)
 80110d6:	4a09      	ldr	r2, [pc, #36]	@ (80110fc <HAL_FLASH_Unlock+0x40>)
 80110d8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80110da:	4b06      	ldr	r3, [pc, #24]	@ (80110f4 <HAL_FLASH_Unlock+0x38>)
 80110dc:	691b      	ldr	r3, [r3, #16]
 80110de:	2b00      	cmp	r3, #0
 80110e0:	da01      	bge.n	80110e6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80110e2:	2301      	movs	r3, #1
 80110e4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80110e6:	79fb      	ldrb	r3, [r7, #7]
}
 80110e8:	4618      	mov	r0, r3
 80110ea:	370c      	adds	r7, #12
 80110ec:	46bd      	mov	sp, r7
 80110ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110f2:	4770      	bx	lr
 80110f4:	40023c00 	.word	0x40023c00
 80110f8:	45670123 	.word	0x45670123
 80110fc:	cdef89ab 	.word	0xcdef89ab

08011100 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8011100:	b480      	push	{r7}
 8011102:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8011104:	4b05      	ldr	r3, [pc, #20]	@ (801111c <HAL_FLASH_Lock+0x1c>)
 8011106:	691b      	ldr	r3, [r3, #16]
 8011108:	4a04      	ldr	r2, [pc, #16]	@ (801111c <HAL_FLASH_Lock+0x1c>)
 801110a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801110e:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8011110:	2300      	movs	r3, #0
}
 8011112:	4618      	mov	r0, r3
 8011114:	46bd      	mov	sp, r7
 8011116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801111a:	4770      	bx	lr
 801111c:	40023c00 	.word	0x40023c00

08011120 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8011120:	b580      	push	{r7, lr}
 8011122:	b084      	sub	sp, #16
 8011124:	af00      	add	r7, sp, #0
 8011126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8011128:	2300      	movs	r3, #0
 801112a:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 801112c:	4b1a      	ldr	r3, [pc, #104]	@ (8011198 <FLASH_WaitForLastOperation+0x78>)
 801112e:	2200      	movs	r2, #0
 8011130:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8011132:	f7fe fd97 	bl	800fc64 <HAL_GetTick>
 8011136:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8011138:	e010      	b.n	801115c <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011140:	d00c      	beq.n	801115c <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8011142:	687b      	ldr	r3, [r7, #4]
 8011144:	2b00      	cmp	r3, #0
 8011146:	d007      	beq.n	8011158 <FLASH_WaitForLastOperation+0x38>
 8011148:	f7fe fd8c 	bl	800fc64 <HAL_GetTick>
 801114c:	4602      	mov	r2, r0
 801114e:	68fb      	ldr	r3, [r7, #12]
 8011150:	1ad3      	subs	r3, r2, r3
 8011152:	687a      	ldr	r2, [r7, #4]
 8011154:	429a      	cmp	r2, r3
 8011156:	d201      	bcs.n	801115c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8011158:	2303      	movs	r3, #3
 801115a:	e019      	b.n	8011190 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 801115c:	4b0f      	ldr	r3, [pc, #60]	@ (801119c <FLASH_WaitForLastOperation+0x7c>)
 801115e:	68db      	ldr	r3, [r3, #12]
 8011160:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8011164:	2b00      	cmp	r3, #0
 8011166:	d1e8      	bne.n	801113a <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8011168:	4b0c      	ldr	r3, [pc, #48]	@ (801119c <FLASH_WaitForLastOperation+0x7c>)
 801116a:	68db      	ldr	r3, [r3, #12]
 801116c:	f003 0301 	and.w	r3, r3, #1
 8011170:	2b00      	cmp	r3, #0
 8011172:	d002      	beq.n	801117a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8011174:	4b09      	ldr	r3, [pc, #36]	@ (801119c <FLASH_WaitForLastOperation+0x7c>)
 8011176:	2201      	movs	r2, #1
 8011178:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 801117a:	4b08      	ldr	r3, [pc, #32]	@ (801119c <FLASH_WaitForLastOperation+0x7c>)
 801117c:	68db      	ldr	r3, [r3, #12]
 801117e:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 8011182:	2b00      	cmp	r3, #0
 8011184:	d003      	beq.n	801118e <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8011186:	f000 f8a5 	bl	80112d4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 801118a:	2301      	movs	r3, #1
 801118c:	e000      	b.n	8011190 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 801118e:	2300      	movs	r3, #0

}
 8011190:	4618      	mov	r0, r3
 8011192:	3710      	adds	r7, #16
 8011194:	46bd      	mov	sp, r7
 8011196:	bd80      	pop	{r7, pc}
 8011198:	20000afc 	.word	0x20000afc
 801119c:	40023c00 	.word	0x40023c00

080111a0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80111a0:	b480      	push	{r7}
 80111a2:	b085      	sub	sp, #20
 80111a4:	af00      	add	r7, sp, #0
 80111a6:	60f8      	str	r0, [r7, #12]
 80111a8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80111ac:	4b14      	ldr	r3, [pc, #80]	@ (8011200 <FLASH_Program_DoubleWord+0x60>)
 80111ae:	691b      	ldr	r3, [r3, #16]
 80111b0:	4a13      	ldr	r2, [pc, #76]	@ (8011200 <FLASH_Program_DoubleWord+0x60>)
 80111b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80111b6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80111b8:	4b11      	ldr	r3, [pc, #68]	@ (8011200 <FLASH_Program_DoubleWord+0x60>)
 80111ba:	691b      	ldr	r3, [r3, #16]
 80111bc:	4a10      	ldr	r2, [pc, #64]	@ (8011200 <FLASH_Program_DoubleWord+0x60>)
 80111be:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80111c2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80111c4:	4b0e      	ldr	r3, [pc, #56]	@ (8011200 <FLASH_Program_DoubleWord+0x60>)
 80111c6:	691b      	ldr	r3, [r3, #16]
 80111c8:	4a0d      	ldr	r2, [pc, #52]	@ (8011200 <FLASH_Program_DoubleWord+0x60>)
 80111ca:	f043 0301 	orr.w	r3, r3, #1
 80111ce:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80111d0:	68fb      	ldr	r3, [r7, #12]
 80111d2:	683a      	ldr	r2, [r7, #0]
 80111d4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80111d6:	f3bf 8f6f 	isb	sy
}
 80111da:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80111dc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80111e0:	f04f 0200 	mov.w	r2, #0
 80111e4:	f04f 0300 	mov.w	r3, #0
 80111e8:	000a      	movs	r2, r1
 80111ea:	2300      	movs	r3, #0
 80111ec:	68f9      	ldr	r1, [r7, #12]
 80111ee:	3104      	adds	r1, #4
 80111f0:	4613      	mov	r3, r2
 80111f2:	600b      	str	r3, [r1, #0]
}
 80111f4:	bf00      	nop
 80111f6:	3714      	adds	r7, #20
 80111f8:	46bd      	mov	sp, r7
 80111fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111fe:	4770      	bx	lr
 8011200:	40023c00 	.word	0x40023c00

08011204 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8011204:	b480      	push	{r7}
 8011206:	b083      	sub	sp, #12
 8011208:	af00      	add	r7, sp, #0
 801120a:	6078      	str	r0, [r7, #4]
 801120c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801120e:	4b0d      	ldr	r3, [pc, #52]	@ (8011244 <FLASH_Program_Word+0x40>)
 8011210:	691b      	ldr	r3, [r3, #16]
 8011212:	4a0c      	ldr	r2, [pc, #48]	@ (8011244 <FLASH_Program_Word+0x40>)
 8011214:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8011218:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 801121a:	4b0a      	ldr	r3, [pc, #40]	@ (8011244 <FLASH_Program_Word+0x40>)
 801121c:	691b      	ldr	r3, [r3, #16]
 801121e:	4a09      	ldr	r2, [pc, #36]	@ (8011244 <FLASH_Program_Word+0x40>)
 8011220:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8011224:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8011226:	4b07      	ldr	r3, [pc, #28]	@ (8011244 <FLASH_Program_Word+0x40>)
 8011228:	691b      	ldr	r3, [r3, #16]
 801122a:	4a06      	ldr	r2, [pc, #24]	@ (8011244 <FLASH_Program_Word+0x40>)
 801122c:	f043 0301 	orr.w	r3, r3, #1
 8011230:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	683a      	ldr	r2, [r7, #0]
 8011236:	601a      	str	r2, [r3, #0]
}
 8011238:	bf00      	nop
 801123a:	370c      	adds	r7, #12
 801123c:	46bd      	mov	sp, r7
 801123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011242:	4770      	bx	lr
 8011244:	40023c00 	.word	0x40023c00

08011248 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8011248:	b480      	push	{r7}
 801124a:	b083      	sub	sp, #12
 801124c:	af00      	add	r7, sp, #0
 801124e:	6078      	str	r0, [r7, #4]
 8011250:	460b      	mov	r3, r1
 8011252:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011254:	4b0d      	ldr	r3, [pc, #52]	@ (801128c <FLASH_Program_HalfWord+0x44>)
 8011256:	691b      	ldr	r3, [r3, #16]
 8011258:	4a0c      	ldr	r2, [pc, #48]	@ (801128c <FLASH_Program_HalfWord+0x44>)
 801125a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801125e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8011260:	4b0a      	ldr	r3, [pc, #40]	@ (801128c <FLASH_Program_HalfWord+0x44>)
 8011262:	691b      	ldr	r3, [r3, #16]
 8011264:	4a09      	ldr	r2, [pc, #36]	@ (801128c <FLASH_Program_HalfWord+0x44>)
 8011266:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801126a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 801126c:	4b07      	ldr	r3, [pc, #28]	@ (801128c <FLASH_Program_HalfWord+0x44>)
 801126e:	691b      	ldr	r3, [r3, #16]
 8011270:	4a06      	ldr	r2, [pc, #24]	@ (801128c <FLASH_Program_HalfWord+0x44>)
 8011272:	f043 0301 	orr.w	r3, r3, #1
 8011276:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	887a      	ldrh	r2, [r7, #2]
 801127c:	801a      	strh	r2, [r3, #0]
}
 801127e:	bf00      	nop
 8011280:	370c      	adds	r7, #12
 8011282:	46bd      	mov	sp, r7
 8011284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011288:	4770      	bx	lr
 801128a:	bf00      	nop
 801128c:	40023c00 	.word	0x40023c00

08011290 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8011290:	b480      	push	{r7}
 8011292:	b083      	sub	sp, #12
 8011294:	af00      	add	r7, sp, #0
 8011296:	6078      	str	r0, [r7, #4]
 8011298:	460b      	mov	r3, r1
 801129a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801129c:	4b0c      	ldr	r3, [pc, #48]	@ (80112d0 <FLASH_Program_Byte+0x40>)
 801129e:	691b      	ldr	r3, [r3, #16]
 80112a0:	4a0b      	ldr	r2, [pc, #44]	@ (80112d0 <FLASH_Program_Byte+0x40>)
 80112a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80112a6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80112a8:	4b09      	ldr	r3, [pc, #36]	@ (80112d0 <FLASH_Program_Byte+0x40>)
 80112aa:	4a09      	ldr	r2, [pc, #36]	@ (80112d0 <FLASH_Program_Byte+0x40>)
 80112ac:	691b      	ldr	r3, [r3, #16]
 80112ae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80112b0:	4b07      	ldr	r3, [pc, #28]	@ (80112d0 <FLASH_Program_Byte+0x40>)
 80112b2:	691b      	ldr	r3, [r3, #16]
 80112b4:	4a06      	ldr	r2, [pc, #24]	@ (80112d0 <FLASH_Program_Byte+0x40>)
 80112b6:	f043 0301 	orr.w	r3, r3, #1
 80112ba:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	78fa      	ldrb	r2, [r7, #3]
 80112c0:	701a      	strb	r2, [r3, #0]
}
 80112c2:	bf00      	nop
 80112c4:	370c      	adds	r7, #12
 80112c6:	46bd      	mov	sp, r7
 80112c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112cc:	4770      	bx	lr
 80112ce:	bf00      	nop
 80112d0:	40023c00 	.word	0x40023c00

080112d4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80112d4:	b480      	push	{r7}
 80112d6:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80112d8:	4b2f      	ldr	r3, [pc, #188]	@ (8011398 <FLASH_SetErrorCode+0xc4>)
 80112da:	68db      	ldr	r3, [r3, #12]
 80112dc:	f003 0310 	and.w	r3, r3, #16
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d008      	beq.n	80112f6 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80112e4:	4b2d      	ldr	r3, [pc, #180]	@ (801139c <FLASH_SetErrorCode+0xc8>)
 80112e6:	69db      	ldr	r3, [r3, #28]
 80112e8:	f043 0310 	orr.w	r3, r3, #16
 80112ec:	4a2b      	ldr	r2, [pc, #172]	@ (801139c <FLASH_SetErrorCode+0xc8>)
 80112ee:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80112f0:	4b29      	ldr	r3, [pc, #164]	@ (8011398 <FLASH_SetErrorCode+0xc4>)
 80112f2:	2210      	movs	r2, #16
 80112f4:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80112f6:	4b28      	ldr	r3, [pc, #160]	@ (8011398 <FLASH_SetErrorCode+0xc4>)
 80112f8:	68db      	ldr	r3, [r3, #12]
 80112fa:	f003 0320 	and.w	r3, r3, #32
 80112fe:	2b00      	cmp	r3, #0
 8011300:	d008      	beq.n	8011314 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8011302:	4b26      	ldr	r3, [pc, #152]	@ (801139c <FLASH_SetErrorCode+0xc8>)
 8011304:	69db      	ldr	r3, [r3, #28]
 8011306:	f043 0308 	orr.w	r3, r3, #8
 801130a:	4a24      	ldr	r2, [pc, #144]	@ (801139c <FLASH_SetErrorCode+0xc8>)
 801130c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 801130e:	4b22      	ldr	r3, [pc, #136]	@ (8011398 <FLASH_SetErrorCode+0xc4>)
 8011310:	2220      	movs	r2, #32
 8011312:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8011314:	4b20      	ldr	r3, [pc, #128]	@ (8011398 <FLASH_SetErrorCode+0xc4>)
 8011316:	68db      	ldr	r3, [r3, #12]
 8011318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801131c:	2b00      	cmp	r3, #0
 801131e:	d008      	beq.n	8011332 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8011320:	4b1e      	ldr	r3, [pc, #120]	@ (801139c <FLASH_SetErrorCode+0xc8>)
 8011322:	69db      	ldr	r3, [r3, #28]
 8011324:	f043 0304 	orr.w	r3, r3, #4
 8011328:	4a1c      	ldr	r2, [pc, #112]	@ (801139c <FLASH_SetErrorCode+0xc8>)
 801132a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 801132c:	4b1a      	ldr	r3, [pc, #104]	@ (8011398 <FLASH_SetErrorCode+0xc4>)
 801132e:	2240      	movs	r2, #64	@ 0x40
 8011330:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8011332:	4b19      	ldr	r3, [pc, #100]	@ (8011398 <FLASH_SetErrorCode+0xc4>)
 8011334:	68db      	ldr	r3, [r3, #12]
 8011336:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801133a:	2b00      	cmp	r3, #0
 801133c:	d008      	beq.n	8011350 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 801133e:	4b17      	ldr	r3, [pc, #92]	@ (801139c <FLASH_SetErrorCode+0xc8>)
 8011340:	69db      	ldr	r3, [r3, #28]
 8011342:	f043 0302 	orr.w	r3, r3, #2
 8011346:	4a15      	ldr	r2, [pc, #84]	@ (801139c <FLASH_SetErrorCode+0xc8>)
 8011348:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 801134a:	4b13      	ldr	r3, [pc, #76]	@ (8011398 <FLASH_SetErrorCode+0xc4>)
 801134c:	2280      	movs	r2, #128	@ 0x80
 801134e:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8011350:	4b11      	ldr	r3, [pc, #68]	@ (8011398 <FLASH_SetErrorCode+0xc4>)
 8011352:	68db      	ldr	r3, [r3, #12]
 8011354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011358:	2b00      	cmp	r3, #0
 801135a:	d009      	beq.n	8011370 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 801135c:	4b0f      	ldr	r3, [pc, #60]	@ (801139c <FLASH_SetErrorCode+0xc8>)
 801135e:	69db      	ldr	r3, [r3, #28]
 8011360:	f043 0301 	orr.w	r3, r3, #1
 8011364:	4a0d      	ldr	r2, [pc, #52]	@ (801139c <FLASH_SetErrorCode+0xc8>)
 8011366:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8011368:	4b0b      	ldr	r3, [pc, #44]	@ (8011398 <FLASH_SetErrorCode+0xc4>)
 801136a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801136e:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8011370:	4b09      	ldr	r3, [pc, #36]	@ (8011398 <FLASH_SetErrorCode+0xc4>)
 8011372:	68db      	ldr	r3, [r3, #12]
 8011374:	f003 0302 	and.w	r3, r3, #2
 8011378:	2b00      	cmp	r3, #0
 801137a:	d008      	beq.n	801138e <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 801137c:	4b07      	ldr	r3, [pc, #28]	@ (801139c <FLASH_SetErrorCode+0xc8>)
 801137e:	69db      	ldr	r3, [r3, #28]
 8011380:	f043 0320 	orr.w	r3, r3, #32
 8011384:	4a05      	ldr	r2, [pc, #20]	@ (801139c <FLASH_SetErrorCode+0xc8>)
 8011386:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8011388:	4b03      	ldr	r3, [pc, #12]	@ (8011398 <FLASH_SetErrorCode+0xc4>)
 801138a:	2202      	movs	r2, #2
 801138c:	60da      	str	r2, [r3, #12]
  }
}
 801138e:	bf00      	nop
 8011390:	46bd      	mov	sp, r7
 8011392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011396:	4770      	bx	lr
 8011398:	40023c00 	.word	0x40023c00
 801139c:	20000afc 	.word	0x20000afc

080113a0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80113a0:	b580      	push	{r7, lr}
 80113a2:	b084      	sub	sp, #16
 80113a4:	af00      	add	r7, sp, #0
 80113a6:	6078      	str	r0, [r7, #4]
 80113a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 80113aa:	2300      	movs	r3, #0
 80113ac:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80113ae:	4b31      	ldr	r3, [pc, #196]	@ (8011474 <HAL_FLASHEx_Erase+0xd4>)
 80113b0:	7e1b      	ldrb	r3, [r3, #24]
 80113b2:	2b01      	cmp	r3, #1
 80113b4:	d101      	bne.n	80113ba <HAL_FLASHEx_Erase+0x1a>
 80113b6:	2302      	movs	r3, #2
 80113b8:	e058      	b.n	801146c <HAL_FLASHEx_Erase+0xcc>
 80113ba:	4b2e      	ldr	r3, [pc, #184]	@ (8011474 <HAL_FLASHEx_Erase+0xd4>)
 80113bc:	2201      	movs	r2, #1
 80113be:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80113c0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80113c4:	f7ff feac 	bl	8011120 <FLASH_WaitForLastOperation>
 80113c8:	4603      	mov	r3, r0
 80113ca:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80113cc:	7bfb      	ldrb	r3, [r7, #15]
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d148      	bne.n	8011464 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80113d2:	683b      	ldr	r3, [r7, #0]
 80113d4:	f04f 32ff 	mov.w	r2, #4294967295
 80113d8:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	681b      	ldr	r3, [r3, #0]
 80113de:	2b01      	cmp	r3, #1
 80113e0:	d115      	bne.n	801140e <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	691b      	ldr	r3, [r3, #16]
 80113e6:	b2da      	uxtb	r2, r3
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	685b      	ldr	r3, [r3, #4]
 80113ec:	4619      	mov	r1, r3
 80113ee:	4610      	mov	r0, r2
 80113f0:	f000 f844 	bl	801147c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80113f4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80113f8:	f7ff fe92 	bl	8011120 <FLASH_WaitForLastOperation>
 80113fc:	4603      	mov	r3, r0
 80113fe:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8011400:	4b1d      	ldr	r3, [pc, #116]	@ (8011478 <HAL_FLASHEx_Erase+0xd8>)
 8011402:	691b      	ldr	r3, [r3, #16]
 8011404:	4a1c      	ldr	r2, [pc, #112]	@ (8011478 <HAL_FLASHEx_Erase+0xd8>)
 8011406:	f023 0304 	bic.w	r3, r3, #4
 801140a:	6113      	str	r3, [r2, #16]
 801140c:	e028      	b.n	8011460 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	689b      	ldr	r3, [r3, #8]
 8011412:	60bb      	str	r3, [r7, #8]
 8011414:	e01c      	b.n	8011450 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	691b      	ldr	r3, [r3, #16]
 801141a:	b2db      	uxtb	r3, r3
 801141c:	4619      	mov	r1, r3
 801141e:	68b8      	ldr	r0, [r7, #8]
 8011420:	f000 f850 	bl	80114c4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011424:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8011428:	f7ff fe7a 	bl	8011120 <FLASH_WaitForLastOperation>
 801142c:	4603      	mov	r3, r0
 801142e:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8011430:	4b11      	ldr	r3, [pc, #68]	@ (8011478 <HAL_FLASHEx_Erase+0xd8>)
 8011432:	691b      	ldr	r3, [r3, #16]
 8011434:	4a10      	ldr	r2, [pc, #64]	@ (8011478 <HAL_FLASHEx_Erase+0xd8>)
 8011436:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 801143a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 801143c:	7bfb      	ldrb	r3, [r7, #15]
 801143e:	2b00      	cmp	r3, #0
 8011440:	d003      	beq.n	801144a <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8011442:	683b      	ldr	r3, [r7, #0]
 8011444:	68ba      	ldr	r2, [r7, #8]
 8011446:	601a      	str	r2, [r3, #0]
          break;
 8011448:	e00a      	b.n	8011460 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 801144a:	68bb      	ldr	r3, [r7, #8]
 801144c:	3301      	adds	r3, #1
 801144e:	60bb      	str	r3, [r7, #8]
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	68da      	ldr	r2, [r3, #12]
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	689b      	ldr	r3, [r3, #8]
 8011458:	4413      	add	r3, r2
 801145a:	68ba      	ldr	r2, [r7, #8]
 801145c:	429a      	cmp	r2, r3
 801145e:	d3da      	bcc.n	8011416 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8011460:	f000 f878 	bl	8011554 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8011464:	4b03      	ldr	r3, [pc, #12]	@ (8011474 <HAL_FLASHEx_Erase+0xd4>)
 8011466:	2200      	movs	r2, #0
 8011468:	761a      	strb	r2, [r3, #24]

  return status;
 801146a:	7bfb      	ldrb	r3, [r7, #15]
}
 801146c:	4618      	mov	r0, r3
 801146e:	3710      	adds	r7, #16
 8011470:	46bd      	mov	sp, r7
 8011472:	bd80      	pop	{r7, pc}
 8011474:	20000afc 	.word	0x20000afc
 8011478:	40023c00 	.word	0x40023c00

0801147c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 801147c:	b480      	push	{r7}
 801147e:	b083      	sub	sp, #12
 8011480:	af00      	add	r7, sp, #0
 8011482:	4603      	mov	r3, r0
 8011484:	6039      	str	r1, [r7, #0]
 8011486:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011488:	4b0d      	ldr	r3, [pc, #52]	@ (80114c0 <FLASH_MassErase+0x44>)
 801148a:	691b      	ldr	r3, [r3, #16]
 801148c:	4a0c      	ldr	r2, [pc, #48]	@ (80114c0 <FLASH_MassErase+0x44>)
 801148e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8011492:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8011494:	4b0a      	ldr	r3, [pc, #40]	@ (80114c0 <FLASH_MassErase+0x44>)
 8011496:	691b      	ldr	r3, [r3, #16]
 8011498:	4a09      	ldr	r2, [pc, #36]	@ (80114c0 <FLASH_MassErase+0x44>)
 801149a:	f043 0304 	orr.w	r3, r3, #4
 801149e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80114a0:	4b07      	ldr	r3, [pc, #28]	@ (80114c0 <FLASH_MassErase+0x44>)
 80114a2:	691a      	ldr	r2, [r3, #16]
 80114a4:	79fb      	ldrb	r3, [r7, #7]
 80114a6:	021b      	lsls	r3, r3, #8
 80114a8:	4313      	orrs	r3, r2
 80114aa:	4a05      	ldr	r2, [pc, #20]	@ (80114c0 <FLASH_MassErase+0x44>)
 80114ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80114b0:	6113      	str	r3, [r2, #16]
}
 80114b2:	bf00      	nop
 80114b4:	370c      	adds	r7, #12
 80114b6:	46bd      	mov	sp, r7
 80114b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114bc:	4770      	bx	lr
 80114be:	bf00      	nop
 80114c0:	40023c00 	.word	0x40023c00

080114c4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80114c4:	b480      	push	{r7}
 80114c6:	b085      	sub	sp, #20
 80114c8:	af00      	add	r7, sp, #0
 80114ca:	6078      	str	r0, [r7, #4]
 80114cc:	460b      	mov	r3, r1
 80114ce:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80114d0:	2300      	movs	r3, #0
 80114d2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80114d4:	78fb      	ldrb	r3, [r7, #3]
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d102      	bne.n	80114e0 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80114da:	2300      	movs	r3, #0
 80114dc:	60fb      	str	r3, [r7, #12]
 80114de:	e010      	b.n	8011502 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80114e0:	78fb      	ldrb	r3, [r7, #3]
 80114e2:	2b01      	cmp	r3, #1
 80114e4:	d103      	bne.n	80114ee <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80114e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80114ea:	60fb      	str	r3, [r7, #12]
 80114ec:	e009      	b.n	8011502 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80114ee:	78fb      	ldrb	r3, [r7, #3]
 80114f0:	2b02      	cmp	r3, #2
 80114f2:	d103      	bne.n	80114fc <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80114f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80114f8:	60fb      	str	r3, [r7, #12]
 80114fa:	e002      	b.n	8011502 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80114fc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8011500:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011502:	4b13      	ldr	r3, [pc, #76]	@ (8011550 <FLASH_Erase_Sector+0x8c>)
 8011504:	691b      	ldr	r3, [r3, #16]
 8011506:	4a12      	ldr	r2, [pc, #72]	@ (8011550 <FLASH_Erase_Sector+0x8c>)
 8011508:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801150c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 801150e:	4b10      	ldr	r3, [pc, #64]	@ (8011550 <FLASH_Erase_Sector+0x8c>)
 8011510:	691a      	ldr	r2, [r3, #16]
 8011512:	490f      	ldr	r1, [pc, #60]	@ (8011550 <FLASH_Erase_Sector+0x8c>)
 8011514:	68fb      	ldr	r3, [r7, #12]
 8011516:	4313      	orrs	r3, r2
 8011518:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 801151a:	4b0d      	ldr	r3, [pc, #52]	@ (8011550 <FLASH_Erase_Sector+0x8c>)
 801151c:	691b      	ldr	r3, [r3, #16]
 801151e:	4a0c      	ldr	r2, [pc, #48]	@ (8011550 <FLASH_Erase_Sector+0x8c>)
 8011520:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8011524:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8011526:	4b0a      	ldr	r3, [pc, #40]	@ (8011550 <FLASH_Erase_Sector+0x8c>)
 8011528:	691a      	ldr	r2, [r3, #16]
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	00db      	lsls	r3, r3, #3
 801152e:	4313      	orrs	r3, r2
 8011530:	4a07      	ldr	r2, [pc, #28]	@ (8011550 <FLASH_Erase_Sector+0x8c>)
 8011532:	f043 0302 	orr.w	r3, r3, #2
 8011536:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8011538:	4b05      	ldr	r3, [pc, #20]	@ (8011550 <FLASH_Erase_Sector+0x8c>)
 801153a:	691b      	ldr	r3, [r3, #16]
 801153c:	4a04      	ldr	r2, [pc, #16]	@ (8011550 <FLASH_Erase_Sector+0x8c>)
 801153e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8011542:	6113      	str	r3, [r2, #16]
}
 8011544:	bf00      	nop
 8011546:	3714      	adds	r7, #20
 8011548:	46bd      	mov	sp, r7
 801154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801154e:	4770      	bx	lr
 8011550:	40023c00 	.word	0x40023c00

08011554 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8011554:	b480      	push	{r7}
 8011556:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8011558:	4b20      	ldr	r3, [pc, #128]	@ (80115dc <FLASH_FlushCaches+0x88>)
 801155a:	681b      	ldr	r3, [r3, #0]
 801155c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8011560:	2b00      	cmp	r3, #0
 8011562:	d017      	beq.n	8011594 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8011564:	4b1d      	ldr	r3, [pc, #116]	@ (80115dc <FLASH_FlushCaches+0x88>)
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	4a1c      	ldr	r2, [pc, #112]	@ (80115dc <FLASH_FlushCaches+0x88>)
 801156a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 801156e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8011570:	4b1a      	ldr	r3, [pc, #104]	@ (80115dc <FLASH_FlushCaches+0x88>)
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	4a19      	ldr	r2, [pc, #100]	@ (80115dc <FLASH_FlushCaches+0x88>)
 8011576:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 801157a:	6013      	str	r3, [r2, #0]
 801157c:	4b17      	ldr	r3, [pc, #92]	@ (80115dc <FLASH_FlushCaches+0x88>)
 801157e:	681b      	ldr	r3, [r3, #0]
 8011580:	4a16      	ldr	r2, [pc, #88]	@ (80115dc <FLASH_FlushCaches+0x88>)
 8011582:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8011586:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8011588:	4b14      	ldr	r3, [pc, #80]	@ (80115dc <FLASH_FlushCaches+0x88>)
 801158a:	681b      	ldr	r3, [r3, #0]
 801158c:	4a13      	ldr	r2, [pc, #76]	@ (80115dc <FLASH_FlushCaches+0x88>)
 801158e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8011592:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8011594:	4b11      	ldr	r3, [pc, #68]	@ (80115dc <FLASH_FlushCaches+0x88>)
 8011596:	681b      	ldr	r3, [r3, #0]
 8011598:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801159c:	2b00      	cmp	r3, #0
 801159e:	d017      	beq.n	80115d0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80115a0:	4b0e      	ldr	r3, [pc, #56]	@ (80115dc <FLASH_FlushCaches+0x88>)
 80115a2:	681b      	ldr	r3, [r3, #0]
 80115a4:	4a0d      	ldr	r2, [pc, #52]	@ (80115dc <FLASH_FlushCaches+0x88>)
 80115a6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80115aa:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80115ac:	4b0b      	ldr	r3, [pc, #44]	@ (80115dc <FLASH_FlushCaches+0x88>)
 80115ae:	681b      	ldr	r3, [r3, #0]
 80115b0:	4a0a      	ldr	r2, [pc, #40]	@ (80115dc <FLASH_FlushCaches+0x88>)
 80115b2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80115b6:	6013      	str	r3, [r2, #0]
 80115b8:	4b08      	ldr	r3, [pc, #32]	@ (80115dc <FLASH_FlushCaches+0x88>)
 80115ba:	681b      	ldr	r3, [r3, #0]
 80115bc:	4a07      	ldr	r2, [pc, #28]	@ (80115dc <FLASH_FlushCaches+0x88>)
 80115be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80115c2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80115c4:	4b05      	ldr	r3, [pc, #20]	@ (80115dc <FLASH_FlushCaches+0x88>)
 80115c6:	681b      	ldr	r3, [r3, #0]
 80115c8:	4a04      	ldr	r2, [pc, #16]	@ (80115dc <FLASH_FlushCaches+0x88>)
 80115ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80115ce:	6013      	str	r3, [r2, #0]
  }
}
 80115d0:	bf00      	nop
 80115d2:	46bd      	mov	sp, r7
 80115d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115d8:	4770      	bx	lr
 80115da:	bf00      	nop
 80115dc:	40023c00 	.word	0x40023c00

080115e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80115e0:	b480      	push	{r7}
 80115e2:	b089      	sub	sp, #36	@ 0x24
 80115e4:	af00      	add	r7, sp, #0
 80115e6:	6078      	str	r0, [r7, #4]
 80115e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80115ea:	2300      	movs	r3, #0
 80115ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80115ee:	2300      	movs	r3, #0
 80115f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80115f2:	2300      	movs	r3, #0
 80115f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80115f6:	2300      	movs	r3, #0
 80115f8:	61fb      	str	r3, [r7, #28]
 80115fa:	e165      	b.n	80118c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80115fc:	2201      	movs	r2, #1
 80115fe:	69fb      	ldr	r3, [r7, #28]
 8011600:	fa02 f303 	lsl.w	r3, r2, r3
 8011604:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8011606:	683b      	ldr	r3, [r7, #0]
 8011608:	681b      	ldr	r3, [r3, #0]
 801160a:	697a      	ldr	r2, [r7, #20]
 801160c:	4013      	ands	r3, r2
 801160e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8011610:	693a      	ldr	r2, [r7, #16]
 8011612:	697b      	ldr	r3, [r7, #20]
 8011614:	429a      	cmp	r2, r3
 8011616:	f040 8154 	bne.w	80118c2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 801161a:	683b      	ldr	r3, [r7, #0]
 801161c:	685b      	ldr	r3, [r3, #4]
 801161e:	f003 0303 	and.w	r3, r3, #3
 8011622:	2b01      	cmp	r3, #1
 8011624:	d005      	beq.n	8011632 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8011626:	683b      	ldr	r3, [r7, #0]
 8011628:	685b      	ldr	r3, [r3, #4]
 801162a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 801162e:	2b02      	cmp	r3, #2
 8011630:	d130      	bne.n	8011694 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	689b      	ldr	r3, [r3, #8]
 8011636:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8011638:	69fb      	ldr	r3, [r7, #28]
 801163a:	005b      	lsls	r3, r3, #1
 801163c:	2203      	movs	r2, #3
 801163e:	fa02 f303 	lsl.w	r3, r2, r3
 8011642:	43db      	mvns	r3, r3
 8011644:	69ba      	ldr	r2, [r7, #24]
 8011646:	4013      	ands	r3, r2
 8011648:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 801164a:	683b      	ldr	r3, [r7, #0]
 801164c:	68da      	ldr	r2, [r3, #12]
 801164e:	69fb      	ldr	r3, [r7, #28]
 8011650:	005b      	lsls	r3, r3, #1
 8011652:	fa02 f303 	lsl.w	r3, r2, r3
 8011656:	69ba      	ldr	r2, [r7, #24]
 8011658:	4313      	orrs	r3, r2
 801165a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	69ba      	ldr	r2, [r7, #24]
 8011660:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	685b      	ldr	r3, [r3, #4]
 8011666:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8011668:	2201      	movs	r2, #1
 801166a:	69fb      	ldr	r3, [r7, #28]
 801166c:	fa02 f303 	lsl.w	r3, r2, r3
 8011670:	43db      	mvns	r3, r3
 8011672:	69ba      	ldr	r2, [r7, #24]
 8011674:	4013      	ands	r3, r2
 8011676:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8011678:	683b      	ldr	r3, [r7, #0]
 801167a:	685b      	ldr	r3, [r3, #4]
 801167c:	091b      	lsrs	r3, r3, #4
 801167e:	f003 0201 	and.w	r2, r3, #1
 8011682:	69fb      	ldr	r3, [r7, #28]
 8011684:	fa02 f303 	lsl.w	r3, r2, r3
 8011688:	69ba      	ldr	r2, [r7, #24]
 801168a:	4313      	orrs	r3, r2
 801168c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 801168e:	687b      	ldr	r3, [r7, #4]
 8011690:	69ba      	ldr	r2, [r7, #24]
 8011692:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8011694:	683b      	ldr	r3, [r7, #0]
 8011696:	685b      	ldr	r3, [r3, #4]
 8011698:	f003 0303 	and.w	r3, r3, #3
 801169c:	2b03      	cmp	r3, #3
 801169e:	d017      	beq.n	80116d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80116a0:	687b      	ldr	r3, [r7, #4]
 80116a2:	68db      	ldr	r3, [r3, #12]
 80116a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80116a6:	69fb      	ldr	r3, [r7, #28]
 80116a8:	005b      	lsls	r3, r3, #1
 80116aa:	2203      	movs	r2, #3
 80116ac:	fa02 f303 	lsl.w	r3, r2, r3
 80116b0:	43db      	mvns	r3, r3
 80116b2:	69ba      	ldr	r2, [r7, #24]
 80116b4:	4013      	ands	r3, r2
 80116b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80116b8:	683b      	ldr	r3, [r7, #0]
 80116ba:	689a      	ldr	r2, [r3, #8]
 80116bc:	69fb      	ldr	r3, [r7, #28]
 80116be:	005b      	lsls	r3, r3, #1
 80116c0:	fa02 f303 	lsl.w	r3, r2, r3
 80116c4:	69ba      	ldr	r2, [r7, #24]
 80116c6:	4313      	orrs	r3, r2
 80116c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	69ba      	ldr	r2, [r7, #24]
 80116ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80116d0:	683b      	ldr	r3, [r7, #0]
 80116d2:	685b      	ldr	r3, [r3, #4]
 80116d4:	f003 0303 	and.w	r3, r3, #3
 80116d8:	2b02      	cmp	r3, #2
 80116da:	d123      	bne.n	8011724 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80116dc:	69fb      	ldr	r3, [r7, #28]
 80116de:	08da      	lsrs	r2, r3, #3
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	3208      	adds	r2, #8
 80116e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80116e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80116ea:	69fb      	ldr	r3, [r7, #28]
 80116ec:	f003 0307 	and.w	r3, r3, #7
 80116f0:	009b      	lsls	r3, r3, #2
 80116f2:	220f      	movs	r2, #15
 80116f4:	fa02 f303 	lsl.w	r3, r2, r3
 80116f8:	43db      	mvns	r3, r3
 80116fa:	69ba      	ldr	r2, [r7, #24]
 80116fc:	4013      	ands	r3, r2
 80116fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8011700:	683b      	ldr	r3, [r7, #0]
 8011702:	691a      	ldr	r2, [r3, #16]
 8011704:	69fb      	ldr	r3, [r7, #28]
 8011706:	f003 0307 	and.w	r3, r3, #7
 801170a:	009b      	lsls	r3, r3, #2
 801170c:	fa02 f303 	lsl.w	r3, r2, r3
 8011710:	69ba      	ldr	r2, [r7, #24]
 8011712:	4313      	orrs	r3, r2
 8011714:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8011716:	69fb      	ldr	r3, [r7, #28]
 8011718:	08da      	lsrs	r2, r3, #3
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	3208      	adds	r2, #8
 801171e:	69b9      	ldr	r1, [r7, #24]
 8011720:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	681b      	ldr	r3, [r3, #0]
 8011728:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 801172a:	69fb      	ldr	r3, [r7, #28]
 801172c:	005b      	lsls	r3, r3, #1
 801172e:	2203      	movs	r2, #3
 8011730:	fa02 f303 	lsl.w	r3, r2, r3
 8011734:	43db      	mvns	r3, r3
 8011736:	69ba      	ldr	r2, [r7, #24]
 8011738:	4013      	ands	r3, r2
 801173a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 801173c:	683b      	ldr	r3, [r7, #0]
 801173e:	685b      	ldr	r3, [r3, #4]
 8011740:	f003 0203 	and.w	r2, r3, #3
 8011744:	69fb      	ldr	r3, [r7, #28]
 8011746:	005b      	lsls	r3, r3, #1
 8011748:	fa02 f303 	lsl.w	r3, r2, r3
 801174c:	69ba      	ldr	r2, [r7, #24]
 801174e:	4313      	orrs	r3, r2
 8011750:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	69ba      	ldr	r2, [r7, #24]
 8011756:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8011758:	683b      	ldr	r3, [r7, #0]
 801175a:	685b      	ldr	r3, [r3, #4]
 801175c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8011760:	2b00      	cmp	r3, #0
 8011762:	f000 80ae 	beq.w	80118c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8011766:	2300      	movs	r3, #0
 8011768:	60fb      	str	r3, [r7, #12]
 801176a:	4b5d      	ldr	r3, [pc, #372]	@ (80118e0 <HAL_GPIO_Init+0x300>)
 801176c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801176e:	4a5c      	ldr	r2, [pc, #368]	@ (80118e0 <HAL_GPIO_Init+0x300>)
 8011770:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8011774:	6453      	str	r3, [r2, #68]	@ 0x44
 8011776:	4b5a      	ldr	r3, [pc, #360]	@ (80118e0 <HAL_GPIO_Init+0x300>)
 8011778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801177a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801177e:	60fb      	str	r3, [r7, #12]
 8011780:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8011782:	4a58      	ldr	r2, [pc, #352]	@ (80118e4 <HAL_GPIO_Init+0x304>)
 8011784:	69fb      	ldr	r3, [r7, #28]
 8011786:	089b      	lsrs	r3, r3, #2
 8011788:	3302      	adds	r3, #2
 801178a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801178e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8011790:	69fb      	ldr	r3, [r7, #28]
 8011792:	f003 0303 	and.w	r3, r3, #3
 8011796:	009b      	lsls	r3, r3, #2
 8011798:	220f      	movs	r2, #15
 801179a:	fa02 f303 	lsl.w	r3, r2, r3
 801179e:	43db      	mvns	r3, r3
 80117a0:	69ba      	ldr	r2, [r7, #24]
 80117a2:	4013      	ands	r3, r2
 80117a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	4a4f      	ldr	r2, [pc, #316]	@ (80118e8 <HAL_GPIO_Init+0x308>)
 80117aa:	4293      	cmp	r3, r2
 80117ac:	d025      	beq.n	80117fa <HAL_GPIO_Init+0x21a>
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	4a4e      	ldr	r2, [pc, #312]	@ (80118ec <HAL_GPIO_Init+0x30c>)
 80117b2:	4293      	cmp	r3, r2
 80117b4:	d01f      	beq.n	80117f6 <HAL_GPIO_Init+0x216>
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	4a4d      	ldr	r2, [pc, #308]	@ (80118f0 <HAL_GPIO_Init+0x310>)
 80117ba:	4293      	cmp	r3, r2
 80117bc:	d019      	beq.n	80117f2 <HAL_GPIO_Init+0x212>
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	4a4c      	ldr	r2, [pc, #304]	@ (80118f4 <HAL_GPIO_Init+0x314>)
 80117c2:	4293      	cmp	r3, r2
 80117c4:	d013      	beq.n	80117ee <HAL_GPIO_Init+0x20e>
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	4a4b      	ldr	r2, [pc, #300]	@ (80118f8 <HAL_GPIO_Init+0x318>)
 80117ca:	4293      	cmp	r3, r2
 80117cc:	d00d      	beq.n	80117ea <HAL_GPIO_Init+0x20a>
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	4a4a      	ldr	r2, [pc, #296]	@ (80118fc <HAL_GPIO_Init+0x31c>)
 80117d2:	4293      	cmp	r3, r2
 80117d4:	d007      	beq.n	80117e6 <HAL_GPIO_Init+0x206>
 80117d6:	687b      	ldr	r3, [r7, #4]
 80117d8:	4a49      	ldr	r2, [pc, #292]	@ (8011900 <HAL_GPIO_Init+0x320>)
 80117da:	4293      	cmp	r3, r2
 80117dc:	d101      	bne.n	80117e2 <HAL_GPIO_Init+0x202>
 80117de:	2306      	movs	r3, #6
 80117e0:	e00c      	b.n	80117fc <HAL_GPIO_Init+0x21c>
 80117e2:	2307      	movs	r3, #7
 80117e4:	e00a      	b.n	80117fc <HAL_GPIO_Init+0x21c>
 80117e6:	2305      	movs	r3, #5
 80117e8:	e008      	b.n	80117fc <HAL_GPIO_Init+0x21c>
 80117ea:	2304      	movs	r3, #4
 80117ec:	e006      	b.n	80117fc <HAL_GPIO_Init+0x21c>
 80117ee:	2303      	movs	r3, #3
 80117f0:	e004      	b.n	80117fc <HAL_GPIO_Init+0x21c>
 80117f2:	2302      	movs	r3, #2
 80117f4:	e002      	b.n	80117fc <HAL_GPIO_Init+0x21c>
 80117f6:	2301      	movs	r3, #1
 80117f8:	e000      	b.n	80117fc <HAL_GPIO_Init+0x21c>
 80117fa:	2300      	movs	r3, #0
 80117fc:	69fa      	ldr	r2, [r7, #28]
 80117fe:	f002 0203 	and.w	r2, r2, #3
 8011802:	0092      	lsls	r2, r2, #2
 8011804:	4093      	lsls	r3, r2
 8011806:	69ba      	ldr	r2, [r7, #24]
 8011808:	4313      	orrs	r3, r2
 801180a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 801180c:	4935      	ldr	r1, [pc, #212]	@ (80118e4 <HAL_GPIO_Init+0x304>)
 801180e:	69fb      	ldr	r3, [r7, #28]
 8011810:	089b      	lsrs	r3, r3, #2
 8011812:	3302      	adds	r3, #2
 8011814:	69ba      	ldr	r2, [r7, #24]
 8011816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 801181a:	4b3a      	ldr	r3, [pc, #232]	@ (8011904 <HAL_GPIO_Init+0x324>)
 801181c:	689b      	ldr	r3, [r3, #8]
 801181e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011820:	693b      	ldr	r3, [r7, #16]
 8011822:	43db      	mvns	r3, r3
 8011824:	69ba      	ldr	r2, [r7, #24]
 8011826:	4013      	ands	r3, r2
 8011828:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 801182a:	683b      	ldr	r3, [r7, #0]
 801182c:	685b      	ldr	r3, [r3, #4]
 801182e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8011832:	2b00      	cmp	r3, #0
 8011834:	d003      	beq.n	801183e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8011836:	69ba      	ldr	r2, [r7, #24]
 8011838:	693b      	ldr	r3, [r7, #16]
 801183a:	4313      	orrs	r3, r2
 801183c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 801183e:	4a31      	ldr	r2, [pc, #196]	@ (8011904 <HAL_GPIO_Init+0x324>)
 8011840:	69bb      	ldr	r3, [r7, #24]
 8011842:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8011844:	4b2f      	ldr	r3, [pc, #188]	@ (8011904 <HAL_GPIO_Init+0x324>)
 8011846:	68db      	ldr	r3, [r3, #12]
 8011848:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801184a:	693b      	ldr	r3, [r7, #16]
 801184c:	43db      	mvns	r3, r3
 801184e:	69ba      	ldr	r2, [r7, #24]
 8011850:	4013      	ands	r3, r2
 8011852:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8011854:	683b      	ldr	r3, [r7, #0]
 8011856:	685b      	ldr	r3, [r3, #4]
 8011858:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801185c:	2b00      	cmp	r3, #0
 801185e:	d003      	beq.n	8011868 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8011860:	69ba      	ldr	r2, [r7, #24]
 8011862:	693b      	ldr	r3, [r7, #16]
 8011864:	4313      	orrs	r3, r2
 8011866:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8011868:	4a26      	ldr	r2, [pc, #152]	@ (8011904 <HAL_GPIO_Init+0x324>)
 801186a:	69bb      	ldr	r3, [r7, #24]
 801186c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 801186e:	4b25      	ldr	r3, [pc, #148]	@ (8011904 <HAL_GPIO_Init+0x324>)
 8011870:	685b      	ldr	r3, [r3, #4]
 8011872:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011874:	693b      	ldr	r3, [r7, #16]
 8011876:	43db      	mvns	r3, r3
 8011878:	69ba      	ldr	r2, [r7, #24]
 801187a:	4013      	ands	r3, r2
 801187c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 801187e:	683b      	ldr	r3, [r7, #0]
 8011880:	685b      	ldr	r3, [r3, #4]
 8011882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011886:	2b00      	cmp	r3, #0
 8011888:	d003      	beq.n	8011892 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 801188a:	69ba      	ldr	r2, [r7, #24]
 801188c:	693b      	ldr	r3, [r7, #16]
 801188e:	4313      	orrs	r3, r2
 8011890:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8011892:	4a1c      	ldr	r2, [pc, #112]	@ (8011904 <HAL_GPIO_Init+0x324>)
 8011894:	69bb      	ldr	r3, [r7, #24]
 8011896:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8011898:	4b1a      	ldr	r3, [pc, #104]	@ (8011904 <HAL_GPIO_Init+0x324>)
 801189a:	681b      	ldr	r3, [r3, #0]
 801189c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801189e:	693b      	ldr	r3, [r7, #16]
 80118a0:	43db      	mvns	r3, r3
 80118a2:	69ba      	ldr	r2, [r7, #24]
 80118a4:	4013      	ands	r3, r2
 80118a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80118a8:	683b      	ldr	r3, [r7, #0]
 80118aa:	685b      	ldr	r3, [r3, #4]
 80118ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80118b0:	2b00      	cmp	r3, #0
 80118b2:	d003      	beq.n	80118bc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80118b4:	69ba      	ldr	r2, [r7, #24]
 80118b6:	693b      	ldr	r3, [r7, #16]
 80118b8:	4313      	orrs	r3, r2
 80118ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80118bc:	4a11      	ldr	r2, [pc, #68]	@ (8011904 <HAL_GPIO_Init+0x324>)
 80118be:	69bb      	ldr	r3, [r7, #24]
 80118c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80118c2:	69fb      	ldr	r3, [r7, #28]
 80118c4:	3301      	adds	r3, #1
 80118c6:	61fb      	str	r3, [r7, #28]
 80118c8:	69fb      	ldr	r3, [r7, #28]
 80118ca:	2b0f      	cmp	r3, #15
 80118cc:	f67f ae96 	bls.w	80115fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80118d0:	bf00      	nop
 80118d2:	bf00      	nop
 80118d4:	3724      	adds	r7, #36	@ 0x24
 80118d6:	46bd      	mov	sp, r7
 80118d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118dc:	4770      	bx	lr
 80118de:	bf00      	nop
 80118e0:	40023800 	.word	0x40023800
 80118e4:	40013800 	.word	0x40013800
 80118e8:	40020000 	.word	0x40020000
 80118ec:	40020400 	.word	0x40020400
 80118f0:	40020800 	.word	0x40020800
 80118f4:	40020c00 	.word	0x40020c00
 80118f8:	40021000 	.word	0x40021000
 80118fc:	40021400 	.word	0x40021400
 8011900:	40021800 	.word	0x40021800
 8011904:	40013c00 	.word	0x40013c00

08011908 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8011908:	b480      	push	{r7}
 801190a:	b085      	sub	sp, #20
 801190c:	af00      	add	r7, sp, #0
 801190e:	6078      	str	r0, [r7, #4]
 8011910:	460b      	mov	r3, r1
 8011912:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	691a      	ldr	r2, [r3, #16]
 8011918:	887b      	ldrh	r3, [r7, #2]
 801191a:	4013      	ands	r3, r2
 801191c:	2b00      	cmp	r3, #0
 801191e:	d002      	beq.n	8011926 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8011920:	2301      	movs	r3, #1
 8011922:	73fb      	strb	r3, [r7, #15]
 8011924:	e001      	b.n	801192a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8011926:	2300      	movs	r3, #0
 8011928:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 801192a:	7bfb      	ldrb	r3, [r7, #15]
}
 801192c:	4618      	mov	r0, r3
 801192e:	3714      	adds	r7, #20
 8011930:	46bd      	mov	sp, r7
 8011932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011936:	4770      	bx	lr

08011938 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8011938:	b480      	push	{r7}
 801193a:	b083      	sub	sp, #12
 801193c:	af00      	add	r7, sp, #0
 801193e:	6078      	str	r0, [r7, #4]
 8011940:	460b      	mov	r3, r1
 8011942:	807b      	strh	r3, [r7, #2]
 8011944:	4613      	mov	r3, r2
 8011946:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8011948:	787b      	ldrb	r3, [r7, #1]
 801194a:	2b00      	cmp	r3, #0
 801194c:	d003      	beq.n	8011956 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 801194e:	887a      	ldrh	r2, [r7, #2]
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8011954:	e003      	b.n	801195e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8011956:	887b      	ldrh	r3, [r7, #2]
 8011958:	041a      	lsls	r2, r3, #16
 801195a:	687b      	ldr	r3, [r7, #4]
 801195c:	619a      	str	r2, [r3, #24]
}
 801195e:	bf00      	nop
 8011960:	370c      	adds	r7, #12
 8011962:	46bd      	mov	sp, r7
 8011964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011968:	4770      	bx	lr

0801196a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 801196a:	b480      	push	{r7}
 801196c:	b085      	sub	sp, #20
 801196e:	af00      	add	r7, sp, #0
 8011970:	6078      	str	r0, [r7, #4]
 8011972:	460b      	mov	r3, r1
 8011974:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	695b      	ldr	r3, [r3, #20]
 801197a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 801197c:	887a      	ldrh	r2, [r7, #2]
 801197e:	68fb      	ldr	r3, [r7, #12]
 8011980:	4013      	ands	r3, r2
 8011982:	041a      	lsls	r2, r3, #16
 8011984:	68fb      	ldr	r3, [r7, #12]
 8011986:	43d9      	mvns	r1, r3
 8011988:	887b      	ldrh	r3, [r7, #2]
 801198a:	400b      	ands	r3, r1
 801198c:	431a      	orrs	r2, r3
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	619a      	str	r2, [r3, #24]
}
 8011992:	bf00      	nop
 8011994:	3714      	adds	r7, #20
 8011996:	46bd      	mov	sp, r7
 8011998:	f85d 7b04 	ldr.w	r7, [sp], #4
 801199c:	4770      	bx	lr
	...

080119a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80119a0:	b580      	push	{r7, lr}
 80119a2:	b082      	sub	sp, #8
 80119a4:	af00      	add	r7, sp, #0
 80119a6:	4603      	mov	r3, r0
 80119a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80119aa:	4b08      	ldr	r3, [pc, #32]	@ (80119cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80119ac:	695a      	ldr	r2, [r3, #20]
 80119ae:	88fb      	ldrh	r3, [r7, #6]
 80119b0:	4013      	ands	r3, r2
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d006      	beq.n	80119c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80119b6:	4a05      	ldr	r2, [pc, #20]	@ (80119cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80119b8:	88fb      	ldrh	r3, [r7, #6]
 80119ba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80119bc:	88fb      	ldrh	r3, [r7, #6]
 80119be:	4618      	mov	r0, r3
 80119c0:	f003 fdca 	bl	8015558 <HAL_GPIO_EXTI_Callback>
  }
}
 80119c4:	bf00      	nop
 80119c6:	3708      	adds	r7, #8
 80119c8:	46bd      	mov	sp, r7
 80119ca:	bd80      	pop	{r7, pc}
 80119cc:	40013c00 	.word	0x40013c00

080119d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80119d0:	b580      	push	{r7, lr}
 80119d2:	b084      	sub	sp, #16
 80119d4:	af00      	add	r7, sp, #0
 80119d6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	2b00      	cmp	r3, #0
 80119dc:	d101      	bne.n	80119e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80119de:	2301      	movs	r3, #1
 80119e0:	e12b      	b.n	8011c3a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80119e8:	b2db      	uxtb	r3, r3
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d106      	bne.n	80119fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	2200      	movs	r2, #0
 80119f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80119f6:	6878      	ldr	r0, [r7, #4]
 80119f8:	f7fd fede 	bl	800f7b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	2224      	movs	r2, #36	@ 0x24
 8011a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	681b      	ldr	r3, [r3, #0]
 8011a08:	681a      	ldr	r2, [r3, #0]
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	681b      	ldr	r3, [r3, #0]
 8011a0e:	f022 0201 	bic.w	r2, r2, #1
 8011a12:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	681b      	ldr	r3, [r3, #0]
 8011a18:	681a      	ldr	r2, [r3, #0]
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	681b      	ldr	r3, [r3, #0]
 8011a1e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8011a22:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	681b      	ldr	r3, [r3, #0]
 8011a28:	681a      	ldr	r2, [r3, #0]
 8011a2a:	687b      	ldr	r3, [r7, #4]
 8011a2c:	681b      	ldr	r3, [r3, #0]
 8011a2e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8011a32:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8011a34:	f000 faa6 	bl	8011f84 <HAL_RCC_GetPCLK1Freq>
 8011a38:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	685b      	ldr	r3, [r3, #4]
 8011a3e:	4a81      	ldr	r2, [pc, #516]	@ (8011c44 <HAL_I2C_Init+0x274>)
 8011a40:	4293      	cmp	r3, r2
 8011a42:	d807      	bhi.n	8011a54 <HAL_I2C_Init+0x84>
 8011a44:	68fb      	ldr	r3, [r7, #12]
 8011a46:	4a80      	ldr	r2, [pc, #512]	@ (8011c48 <HAL_I2C_Init+0x278>)
 8011a48:	4293      	cmp	r3, r2
 8011a4a:	bf94      	ite	ls
 8011a4c:	2301      	movls	r3, #1
 8011a4e:	2300      	movhi	r3, #0
 8011a50:	b2db      	uxtb	r3, r3
 8011a52:	e006      	b.n	8011a62 <HAL_I2C_Init+0x92>
 8011a54:	68fb      	ldr	r3, [r7, #12]
 8011a56:	4a7d      	ldr	r2, [pc, #500]	@ (8011c4c <HAL_I2C_Init+0x27c>)
 8011a58:	4293      	cmp	r3, r2
 8011a5a:	bf94      	ite	ls
 8011a5c:	2301      	movls	r3, #1
 8011a5e:	2300      	movhi	r3, #0
 8011a60:	b2db      	uxtb	r3, r3
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	d001      	beq.n	8011a6a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8011a66:	2301      	movs	r3, #1
 8011a68:	e0e7      	b.n	8011c3a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8011a6a:	68fb      	ldr	r3, [r7, #12]
 8011a6c:	4a78      	ldr	r2, [pc, #480]	@ (8011c50 <HAL_I2C_Init+0x280>)
 8011a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8011a72:	0c9b      	lsrs	r3, r3, #18
 8011a74:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	681b      	ldr	r3, [r3, #0]
 8011a7a:	685b      	ldr	r3, [r3, #4]
 8011a7c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8011a80:	687b      	ldr	r3, [r7, #4]
 8011a82:	681b      	ldr	r3, [r3, #0]
 8011a84:	68ba      	ldr	r2, [r7, #8]
 8011a86:	430a      	orrs	r2, r1
 8011a88:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	681b      	ldr	r3, [r3, #0]
 8011a8e:	6a1b      	ldr	r3, [r3, #32]
 8011a90:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8011a94:	687b      	ldr	r3, [r7, #4]
 8011a96:	685b      	ldr	r3, [r3, #4]
 8011a98:	4a6a      	ldr	r2, [pc, #424]	@ (8011c44 <HAL_I2C_Init+0x274>)
 8011a9a:	4293      	cmp	r3, r2
 8011a9c:	d802      	bhi.n	8011aa4 <HAL_I2C_Init+0xd4>
 8011a9e:	68bb      	ldr	r3, [r7, #8]
 8011aa0:	3301      	adds	r3, #1
 8011aa2:	e009      	b.n	8011ab8 <HAL_I2C_Init+0xe8>
 8011aa4:	68bb      	ldr	r3, [r7, #8]
 8011aa6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8011aaa:	fb02 f303 	mul.w	r3, r2, r3
 8011aae:	4a69      	ldr	r2, [pc, #420]	@ (8011c54 <HAL_I2C_Init+0x284>)
 8011ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8011ab4:	099b      	lsrs	r3, r3, #6
 8011ab6:	3301      	adds	r3, #1
 8011ab8:	687a      	ldr	r2, [r7, #4]
 8011aba:	6812      	ldr	r2, [r2, #0]
 8011abc:	430b      	orrs	r3, r1
 8011abe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	681b      	ldr	r3, [r3, #0]
 8011ac4:	69db      	ldr	r3, [r3, #28]
 8011ac6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8011aca:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	685b      	ldr	r3, [r3, #4]
 8011ad2:	495c      	ldr	r1, [pc, #368]	@ (8011c44 <HAL_I2C_Init+0x274>)
 8011ad4:	428b      	cmp	r3, r1
 8011ad6:	d819      	bhi.n	8011b0c <HAL_I2C_Init+0x13c>
 8011ad8:	68fb      	ldr	r3, [r7, #12]
 8011ada:	1e59      	subs	r1, r3, #1
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	685b      	ldr	r3, [r3, #4]
 8011ae0:	005b      	lsls	r3, r3, #1
 8011ae2:	fbb1 f3f3 	udiv	r3, r1, r3
 8011ae6:	1c59      	adds	r1, r3, #1
 8011ae8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8011aec:	400b      	ands	r3, r1
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	d00a      	beq.n	8011b08 <HAL_I2C_Init+0x138>
 8011af2:	68fb      	ldr	r3, [r7, #12]
 8011af4:	1e59      	subs	r1, r3, #1
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	685b      	ldr	r3, [r3, #4]
 8011afa:	005b      	lsls	r3, r3, #1
 8011afc:	fbb1 f3f3 	udiv	r3, r1, r3
 8011b00:	3301      	adds	r3, #1
 8011b02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011b06:	e051      	b.n	8011bac <HAL_I2C_Init+0x1dc>
 8011b08:	2304      	movs	r3, #4
 8011b0a:	e04f      	b.n	8011bac <HAL_I2C_Init+0x1dc>
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	689b      	ldr	r3, [r3, #8]
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	d111      	bne.n	8011b38 <HAL_I2C_Init+0x168>
 8011b14:	68fb      	ldr	r3, [r7, #12]
 8011b16:	1e58      	subs	r0, r3, #1
 8011b18:	687b      	ldr	r3, [r7, #4]
 8011b1a:	6859      	ldr	r1, [r3, #4]
 8011b1c:	460b      	mov	r3, r1
 8011b1e:	005b      	lsls	r3, r3, #1
 8011b20:	440b      	add	r3, r1
 8011b22:	fbb0 f3f3 	udiv	r3, r0, r3
 8011b26:	3301      	adds	r3, #1
 8011b28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	bf0c      	ite	eq
 8011b30:	2301      	moveq	r3, #1
 8011b32:	2300      	movne	r3, #0
 8011b34:	b2db      	uxtb	r3, r3
 8011b36:	e012      	b.n	8011b5e <HAL_I2C_Init+0x18e>
 8011b38:	68fb      	ldr	r3, [r7, #12]
 8011b3a:	1e58      	subs	r0, r3, #1
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	6859      	ldr	r1, [r3, #4]
 8011b40:	460b      	mov	r3, r1
 8011b42:	009b      	lsls	r3, r3, #2
 8011b44:	440b      	add	r3, r1
 8011b46:	0099      	lsls	r1, r3, #2
 8011b48:	440b      	add	r3, r1
 8011b4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8011b4e:	3301      	adds	r3, #1
 8011b50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	bf0c      	ite	eq
 8011b58:	2301      	moveq	r3, #1
 8011b5a:	2300      	movne	r3, #0
 8011b5c:	b2db      	uxtb	r3, r3
 8011b5e:	2b00      	cmp	r3, #0
 8011b60:	d001      	beq.n	8011b66 <HAL_I2C_Init+0x196>
 8011b62:	2301      	movs	r3, #1
 8011b64:	e022      	b.n	8011bac <HAL_I2C_Init+0x1dc>
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	689b      	ldr	r3, [r3, #8]
 8011b6a:	2b00      	cmp	r3, #0
 8011b6c:	d10e      	bne.n	8011b8c <HAL_I2C_Init+0x1bc>
 8011b6e:	68fb      	ldr	r3, [r7, #12]
 8011b70:	1e58      	subs	r0, r3, #1
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	6859      	ldr	r1, [r3, #4]
 8011b76:	460b      	mov	r3, r1
 8011b78:	005b      	lsls	r3, r3, #1
 8011b7a:	440b      	add	r3, r1
 8011b7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8011b80:	3301      	adds	r3, #1
 8011b82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011b86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011b8a:	e00f      	b.n	8011bac <HAL_I2C_Init+0x1dc>
 8011b8c:	68fb      	ldr	r3, [r7, #12]
 8011b8e:	1e58      	subs	r0, r3, #1
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	6859      	ldr	r1, [r3, #4]
 8011b94:	460b      	mov	r3, r1
 8011b96:	009b      	lsls	r3, r3, #2
 8011b98:	440b      	add	r3, r1
 8011b9a:	0099      	lsls	r1, r3, #2
 8011b9c:	440b      	add	r3, r1
 8011b9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8011ba2:	3301      	adds	r3, #1
 8011ba4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011ba8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011bac:	6879      	ldr	r1, [r7, #4]
 8011bae:	6809      	ldr	r1, [r1, #0]
 8011bb0:	4313      	orrs	r3, r2
 8011bb2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	681b      	ldr	r3, [r3, #0]
 8011bba:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	69da      	ldr	r2, [r3, #28]
 8011bc2:	687b      	ldr	r3, [r7, #4]
 8011bc4:	6a1b      	ldr	r3, [r3, #32]
 8011bc6:	431a      	orrs	r2, r3
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	681b      	ldr	r3, [r3, #0]
 8011bcc:	430a      	orrs	r2, r1
 8011bce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	681b      	ldr	r3, [r3, #0]
 8011bd4:	689b      	ldr	r3, [r3, #8]
 8011bd6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8011bda:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8011bde:	687a      	ldr	r2, [r7, #4]
 8011be0:	6911      	ldr	r1, [r2, #16]
 8011be2:	687a      	ldr	r2, [r7, #4]
 8011be4:	68d2      	ldr	r2, [r2, #12]
 8011be6:	4311      	orrs	r1, r2
 8011be8:	687a      	ldr	r2, [r7, #4]
 8011bea:	6812      	ldr	r2, [r2, #0]
 8011bec:	430b      	orrs	r3, r1
 8011bee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	681b      	ldr	r3, [r3, #0]
 8011bf4:	68db      	ldr	r3, [r3, #12]
 8011bf6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	695a      	ldr	r2, [r3, #20]
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	699b      	ldr	r3, [r3, #24]
 8011c02:	431a      	orrs	r2, r3
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	681b      	ldr	r3, [r3, #0]
 8011c08:	430a      	orrs	r2, r1
 8011c0a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	681b      	ldr	r3, [r3, #0]
 8011c10:	681a      	ldr	r2, [r3, #0]
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	681b      	ldr	r3, [r3, #0]
 8011c16:	f042 0201 	orr.w	r2, r2, #1
 8011c1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	2200      	movs	r2, #0
 8011c20:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	2220      	movs	r2, #32
 8011c26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	2200      	movs	r2, #0
 8011c2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	2200      	movs	r2, #0
 8011c34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8011c38:	2300      	movs	r3, #0
}
 8011c3a:	4618      	mov	r0, r3
 8011c3c:	3710      	adds	r7, #16
 8011c3e:	46bd      	mov	sp, r7
 8011c40:	bd80      	pop	{r7, pc}
 8011c42:	bf00      	nop
 8011c44:	000186a0 	.word	0x000186a0
 8011c48:	001e847f 	.word	0x001e847f
 8011c4c:	003d08ff 	.word	0x003d08ff
 8011c50:	431bde83 	.word	0x431bde83
 8011c54:	10624dd3 	.word	0x10624dd3

08011c58 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8011c58:	b580      	push	{r7, lr}
 8011c5a:	b084      	sub	sp, #16
 8011c5c:	af00      	add	r7, sp, #0
 8011c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	2b00      	cmp	r3, #0
 8011c64:	d101      	bne.n	8011c6a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8011c66:	2301      	movs	r3, #1
 8011c68:	e036      	b.n	8011cd8 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8011c6a:	687b      	ldr	r3, [r7, #4]
 8011c6c:	681b      	ldr	r3, [r3, #0]
 8011c6e:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8011c72:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8011c74:	687b      	ldr	r3, [r7, #4]
 8011c76:	681b      	ldr	r3, [r3, #0]
 8011c78:	f245 5255 	movw	r2, #21845	@ 0x5555
 8011c7c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	681b      	ldr	r3, [r3, #0]
 8011c82:	687a      	ldr	r2, [r7, #4]
 8011c84:	6852      	ldr	r2, [r2, #4]
 8011c86:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	681b      	ldr	r3, [r3, #0]
 8011c8c:	687a      	ldr	r2, [r7, #4]
 8011c8e:	6892      	ldr	r2, [r2, #8]
 8011c90:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8011c92:	f7fd ffe7 	bl	800fc64 <HAL_GetTick>
 8011c96:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8011c98:	e011      	b.n	8011cbe <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8011c9a:	f7fd ffe3 	bl	800fc64 <HAL_GetTick>
 8011c9e:	4602      	mov	r2, r0
 8011ca0:	68fb      	ldr	r3, [r7, #12]
 8011ca2:	1ad3      	subs	r3, r2, r3
 8011ca4:	f641 0201 	movw	r2, #6145	@ 0x1801
 8011ca8:	4293      	cmp	r3, r2
 8011caa:	d908      	bls.n	8011cbe <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	681b      	ldr	r3, [r3, #0]
 8011cb0:	68db      	ldr	r3, [r3, #12]
 8011cb2:	f003 0303 	and.w	r3, r3, #3
 8011cb6:	2b00      	cmp	r3, #0
 8011cb8:	d001      	beq.n	8011cbe <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8011cba:	2303      	movs	r3, #3
 8011cbc:	e00c      	b.n	8011cd8 <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	681b      	ldr	r3, [r3, #0]
 8011cc2:	68db      	ldr	r3, [r3, #12]
 8011cc4:	f003 0303 	and.w	r3, r3, #3
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	d1e6      	bne.n	8011c9a <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	681b      	ldr	r3, [r3, #0]
 8011cd0:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8011cd4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8011cd6:	2300      	movs	r3, #0
}
 8011cd8:	4618      	mov	r0, r3
 8011cda:	3710      	adds	r7, #16
 8011cdc:	46bd      	mov	sp, r7
 8011cde:	bd80      	pop	{r7, pc}

08011ce0 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8011ce0:	b480      	push	{r7}
 8011ce2:	b083      	sub	sp, #12
 8011ce4:	af00      	add	r7, sp, #0
 8011ce6:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	681b      	ldr	r3, [r3, #0]
 8011cec:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8011cf0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8011cf2:	2300      	movs	r3, #0
}
 8011cf4:	4618      	mov	r0, r3
 8011cf6:	370c      	adds	r7, #12
 8011cf8:	46bd      	mov	sp, r7
 8011cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cfe:	4770      	bx	lr

08011d00 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8011d00:	b580      	push	{r7, lr}
 8011d02:	b082      	sub	sp, #8
 8011d04:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8011d06:	2300      	movs	r3, #0
 8011d08:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8011d0a:	2300      	movs	r3, #0
 8011d0c:	603b      	str	r3, [r7, #0]
 8011d0e:	4b20      	ldr	r3, [pc, #128]	@ (8011d90 <HAL_PWREx_EnableOverDrive+0x90>)
 8011d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d12:	4a1f      	ldr	r2, [pc, #124]	@ (8011d90 <HAL_PWREx_EnableOverDrive+0x90>)
 8011d14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011d18:	6413      	str	r3, [r2, #64]	@ 0x40
 8011d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8011d90 <HAL_PWREx_EnableOverDrive+0x90>)
 8011d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011d22:	603b      	str	r3, [r7, #0]
 8011d24:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8011d26:	4b1b      	ldr	r3, [pc, #108]	@ (8011d94 <HAL_PWREx_EnableOverDrive+0x94>)
 8011d28:	2201      	movs	r2, #1
 8011d2a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8011d2c:	f7fd ff9a 	bl	800fc64 <HAL_GetTick>
 8011d30:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8011d32:	e009      	b.n	8011d48 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8011d34:	f7fd ff96 	bl	800fc64 <HAL_GetTick>
 8011d38:	4602      	mov	r2, r0
 8011d3a:	687b      	ldr	r3, [r7, #4]
 8011d3c:	1ad3      	subs	r3, r2, r3
 8011d3e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011d42:	d901      	bls.n	8011d48 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8011d44:	2303      	movs	r3, #3
 8011d46:	e01f      	b.n	8011d88 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8011d48:	4b13      	ldr	r3, [pc, #76]	@ (8011d98 <HAL_PWREx_EnableOverDrive+0x98>)
 8011d4a:	685b      	ldr	r3, [r3, #4]
 8011d4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8011d50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011d54:	d1ee      	bne.n	8011d34 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8011d56:	4b11      	ldr	r3, [pc, #68]	@ (8011d9c <HAL_PWREx_EnableOverDrive+0x9c>)
 8011d58:	2201      	movs	r2, #1
 8011d5a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8011d5c:	f7fd ff82 	bl	800fc64 <HAL_GetTick>
 8011d60:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8011d62:	e009      	b.n	8011d78 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8011d64:	f7fd ff7e 	bl	800fc64 <HAL_GetTick>
 8011d68:	4602      	mov	r2, r0
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	1ad3      	subs	r3, r2, r3
 8011d6e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011d72:	d901      	bls.n	8011d78 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8011d74:	2303      	movs	r3, #3
 8011d76:	e007      	b.n	8011d88 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8011d78:	4b07      	ldr	r3, [pc, #28]	@ (8011d98 <HAL_PWREx_EnableOverDrive+0x98>)
 8011d7a:	685b      	ldr	r3, [r3, #4]
 8011d7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011d80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011d84:	d1ee      	bne.n	8011d64 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8011d86:	2300      	movs	r3, #0
}
 8011d88:	4618      	mov	r0, r3
 8011d8a:	3708      	adds	r7, #8
 8011d8c:	46bd      	mov	sp, r7
 8011d8e:	bd80      	pop	{r7, pc}
 8011d90:	40023800 	.word	0x40023800
 8011d94:	420e0040 	.word	0x420e0040
 8011d98:	40007000 	.word	0x40007000
 8011d9c:	420e0044 	.word	0x420e0044

08011da0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8011da0:	b580      	push	{r7, lr}
 8011da2:	b084      	sub	sp, #16
 8011da4:	af00      	add	r7, sp, #0
 8011da6:	6078      	str	r0, [r7, #4]
 8011da8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	d101      	bne.n	8011db4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8011db0:	2301      	movs	r3, #1
 8011db2:	e0cc      	b.n	8011f4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8011db4:	4b68      	ldr	r3, [pc, #416]	@ (8011f58 <HAL_RCC_ClockConfig+0x1b8>)
 8011db6:	681b      	ldr	r3, [r3, #0]
 8011db8:	f003 030f 	and.w	r3, r3, #15
 8011dbc:	683a      	ldr	r2, [r7, #0]
 8011dbe:	429a      	cmp	r2, r3
 8011dc0:	d90c      	bls.n	8011ddc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011dc2:	4b65      	ldr	r3, [pc, #404]	@ (8011f58 <HAL_RCC_ClockConfig+0x1b8>)
 8011dc4:	683a      	ldr	r2, [r7, #0]
 8011dc6:	b2d2      	uxtb	r2, r2
 8011dc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8011dca:	4b63      	ldr	r3, [pc, #396]	@ (8011f58 <HAL_RCC_ClockConfig+0x1b8>)
 8011dcc:	681b      	ldr	r3, [r3, #0]
 8011dce:	f003 030f 	and.w	r3, r3, #15
 8011dd2:	683a      	ldr	r2, [r7, #0]
 8011dd4:	429a      	cmp	r2, r3
 8011dd6:	d001      	beq.n	8011ddc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8011dd8:	2301      	movs	r3, #1
 8011dda:	e0b8      	b.n	8011f4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	681b      	ldr	r3, [r3, #0]
 8011de0:	f003 0302 	and.w	r3, r3, #2
 8011de4:	2b00      	cmp	r3, #0
 8011de6:	d020      	beq.n	8011e2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	681b      	ldr	r3, [r3, #0]
 8011dec:	f003 0304 	and.w	r3, r3, #4
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d005      	beq.n	8011e00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8011df4:	4b59      	ldr	r3, [pc, #356]	@ (8011f5c <HAL_RCC_ClockConfig+0x1bc>)
 8011df6:	689b      	ldr	r3, [r3, #8]
 8011df8:	4a58      	ldr	r2, [pc, #352]	@ (8011f5c <HAL_RCC_ClockConfig+0x1bc>)
 8011dfa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8011dfe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	681b      	ldr	r3, [r3, #0]
 8011e04:	f003 0308 	and.w	r3, r3, #8
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d005      	beq.n	8011e18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8011e0c:	4b53      	ldr	r3, [pc, #332]	@ (8011f5c <HAL_RCC_ClockConfig+0x1bc>)
 8011e0e:	689b      	ldr	r3, [r3, #8]
 8011e10:	4a52      	ldr	r2, [pc, #328]	@ (8011f5c <HAL_RCC_ClockConfig+0x1bc>)
 8011e12:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8011e16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8011e18:	4b50      	ldr	r3, [pc, #320]	@ (8011f5c <HAL_RCC_ClockConfig+0x1bc>)
 8011e1a:	689b      	ldr	r3, [r3, #8]
 8011e1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	689b      	ldr	r3, [r3, #8]
 8011e24:	494d      	ldr	r1, [pc, #308]	@ (8011f5c <HAL_RCC_ClockConfig+0x1bc>)
 8011e26:	4313      	orrs	r3, r2
 8011e28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	681b      	ldr	r3, [r3, #0]
 8011e2e:	f003 0301 	and.w	r3, r3, #1
 8011e32:	2b00      	cmp	r3, #0
 8011e34:	d044      	beq.n	8011ec0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	685b      	ldr	r3, [r3, #4]
 8011e3a:	2b01      	cmp	r3, #1
 8011e3c:	d107      	bne.n	8011e4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8011e3e:	4b47      	ldr	r3, [pc, #284]	@ (8011f5c <HAL_RCC_ClockConfig+0x1bc>)
 8011e40:	681b      	ldr	r3, [r3, #0]
 8011e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d119      	bne.n	8011e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8011e4a:	2301      	movs	r3, #1
 8011e4c:	e07f      	b.n	8011f4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8011e4e:	687b      	ldr	r3, [r7, #4]
 8011e50:	685b      	ldr	r3, [r3, #4]
 8011e52:	2b02      	cmp	r3, #2
 8011e54:	d003      	beq.n	8011e5e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8011e56:	687b      	ldr	r3, [r7, #4]
 8011e58:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8011e5a:	2b03      	cmp	r3, #3
 8011e5c:	d107      	bne.n	8011e6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011e5e:	4b3f      	ldr	r3, [pc, #252]	@ (8011f5c <HAL_RCC_ClockConfig+0x1bc>)
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d109      	bne.n	8011e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8011e6a:	2301      	movs	r3, #1
 8011e6c:	e06f      	b.n	8011f4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011e6e:	4b3b      	ldr	r3, [pc, #236]	@ (8011f5c <HAL_RCC_ClockConfig+0x1bc>)
 8011e70:	681b      	ldr	r3, [r3, #0]
 8011e72:	f003 0302 	and.w	r3, r3, #2
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d101      	bne.n	8011e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8011e7a:	2301      	movs	r3, #1
 8011e7c:	e067      	b.n	8011f4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8011e7e:	4b37      	ldr	r3, [pc, #220]	@ (8011f5c <HAL_RCC_ClockConfig+0x1bc>)
 8011e80:	689b      	ldr	r3, [r3, #8]
 8011e82:	f023 0203 	bic.w	r2, r3, #3
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	685b      	ldr	r3, [r3, #4]
 8011e8a:	4934      	ldr	r1, [pc, #208]	@ (8011f5c <HAL_RCC_ClockConfig+0x1bc>)
 8011e8c:	4313      	orrs	r3, r2
 8011e8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8011e90:	f7fd fee8 	bl	800fc64 <HAL_GetTick>
 8011e94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011e96:	e00a      	b.n	8011eae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8011e98:	f7fd fee4 	bl	800fc64 <HAL_GetTick>
 8011e9c:	4602      	mov	r2, r0
 8011e9e:	68fb      	ldr	r3, [r7, #12]
 8011ea0:	1ad3      	subs	r3, r2, r3
 8011ea2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011ea6:	4293      	cmp	r3, r2
 8011ea8:	d901      	bls.n	8011eae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8011eaa:	2303      	movs	r3, #3
 8011eac:	e04f      	b.n	8011f4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011eae:	4b2b      	ldr	r3, [pc, #172]	@ (8011f5c <HAL_RCC_ClockConfig+0x1bc>)
 8011eb0:	689b      	ldr	r3, [r3, #8]
 8011eb2:	f003 020c 	and.w	r2, r3, #12
 8011eb6:	687b      	ldr	r3, [r7, #4]
 8011eb8:	685b      	ldr	r3, [r3, #4]
 8011eba:	009b      	lsls	r3, r3, #2
 8011ebc:	429a      	cmp	r2, r3
 8011ebe:	d1eb      	bne.n	8011e98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8011ec0:	4b25      	ldr	r3, [pc, #148]	@ (8011f58 <HAL_RCC_ClockConfig+0x1b8>)
 8011ec2:	681b      	ldr	r3, [r3, #0]
 8011ec4:	f003 030f 	and.w	r3, r3, #15
 8011ec8:	683a      	ldr	r2, [r7, #0]
 8011eca:	429a      	cmp	r2, r3
 8011ecc:	d20c      	bcs.n	8011ee8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011ece:	4b22      	ldr	r3, [pc, #136]	@ (8011f58 <HAL_RCC_ClockConfig+0x1b8>)
 8011ed0:	683a      	ldr	r2, [r7, #0]
 8011ed2:	b2d2      	uxtb	r2, r2
 8011ed4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8011ed6:	4b20      	ldr	r3, [pc, #128]	@ (8011f58 <HAL_RCC_ClockConfig+0x1b8>)
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	f003 030f 	and.w	r3, r3, #15
 8011ede:	683a      	ldr	r2, [r7, #0]
 8011ee0:	429a      	cmp	r2, r3
 8011ee2:	d001      	beq.n	8011ee8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8011ee4:	2301      	movs	r3, #1
 8011ee6:	e032      	b.n	8011f4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011ee8:	687b      	ldr	r3, [r7, #4]
 8011eea:	681b      	ldr	r3, [r3, #0]
 8011eec:	f003 0304 	and.w	r3, r3, #4
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	d008      	beq.n	8011f06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8011ef4:	4b19      	ldr	r3, [pc, #100]	@ (8011f5c <HAL_RCC_ClockConfig+0x1bc>)
 8011ef6:	689b      	ldr	r3, [r3, #8]
 8011ef8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	68db      	ldr	r3, [r3, #12]
 8011f00:	4916      	ldr	r1, [pc, #88]	@ (8011f5c <HAL_RCC_ClockConfig+0x1bc>)
 8011f02:	4313      	orrs	r3, r2
 8011f04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	681b      	ldr	r3, [r3, #0]
 8011f0a:	f003 0308 	and.w	r3, r3, #8
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	d009      	beq.n	8011f26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8011f12:	4b12      	ldr	r3, [pc, #72]	@ (8011f5c <HAL_RCC_ClockConfig+0x1bc>)
 8011f14:	689b      	ldr	r3, [r3, #8]
 8011f16:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	691b      	ldr	r3, [r3, #16]
 8011f1e:	00db      	lsls	r3, r3, #3
 8011f20:	490e      	ldr	r1, [pc, #56]	@ (8011f5c <HAL_RCC_ClockConfig+0x1bc>)
 8011f22:	4313      	orrs	r3, r2
 8011f24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8011f26:	f000 f855 	bl	8011fd4 <HAL_RCC_GetSysClockFreq>
 8011f2a:	4602      	mov	r2, r0
 8011f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8011f5c <HAL_RCC_ClockConfig+0x1bc>)
 8011f2e:	689b      	ldr	r3, [r3, #8]
 8011f30:	091b      	lsrs	r3, r3, #4
 8011f32:	f003 030f 	and.w	r3, r3, #15
 8011f36:	490a      	ldr	r1, [pc, #40]	@ (8011f60 <HAL_RCC_ClockConfig+0x1c0>)
 8011f38:	5ccb      	ldrb	r3, [r1, r3]
 8011f3a:	fa22 f303 	lsr.w	r3, r2, r3
 8011f3e:	4a09      	ldr	r2, [pc, #36]	@ (8011f64 <HAL_RCC_ClockConfig+0x1c4>)
 8011f40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8011f42:	4b09      	ldr	r3, [pc, #36]	@ (8011f68 <HAL_RCC_ClockConfig+0x1c8>)
 8011f44:	681b      	ldr	r3, [r3, #0]
 8011f46:	4618      	mov	r0, r3
 8011f48:	f7fd fe48 	bl	800fbdc <HAL_InitTick>

  return HAL_OK;
 8011f4c:	2300      	movs	r3, #0
}
 8011f4e:	4618      	mov	r0, r3
 8011f50:	3710      	adds	r7, #16
 8011f52:	46bd      	mov	sp, r7
 8011f54:	bd80      	pop	{r7, pc}
 8011f56:	bf00      	nop
 8011f58:	40023c00 	.word	0x40023c00
 8011f5c:	40023800 	.word	0x40023800
 8011f60:	08015c48 	.word	0x08015c48
 8011f64:	200000c0 	.word	0x200000c0
 8011f68:	200000c4 	.word	0x200000c4

08011f6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8011f6c:	b480      	push	{r7}
 8011f6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8011f70:	4b03      	ldr	r3, [pc, #12]	@ (8011f80 <HAL_RCC_GetHCLKFreq+0x14>)
 8011f72:	681b      	ldr	r3, [r3, #0]
}
 8011f74:	4618      	mov	r0, r3
 8011f76:	46bd      	mov	sp, r7
 8011f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f7c:	4770      	bx	lr
 8011f7e:	bf00      	nop
 8011f80:	200000c0 	.word	0x200000c0

08011f84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8011f84:	b580      	push	{r7, lr}
 8011f86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8011f88:	f7ff fff0 	bl	8011f6c <HAL_RCC_GetHCLKFreq>
 8011f8c:	4602      	mov	r2, r0
 8011f8e:	4b05      	ldr	r3, [pc, #20]	@ (8011fa4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8011f90:	689b      	ldr	r3, [r3, #8]
 8011f92:	0a9b      	lsrs	r3, r3, #10
 8011f94:	f003 0307 	and.w	r3, r3, #7
 8011f98:	4903      	ldr	r1, [pc, #12]	@ (8011fa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8011f9a:	5ccb      	ldrb	r3, [r1, r3]
 8011f9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8011fa0:	4618      	mov	r0, r3
 8011fa2:	bd80      	pop	{r7, pc}
 8011fa4:	40023800 	.word	0x40023800
 8011fa8:	08015c58 	.word	0x08015c58

08011fac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8011fac:	b580      	push	{r7, lr}
 8011fae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8011fb0:	f7ff ffdc 	bl	8011f6c <HAL_RCC_GetHCLKFreq>
 8011fb4:	4602      	mov	r2, r0
 8011fb6:	4b05      	ldr	r3, [pc, #20]	@ (8011fcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8011fb8:	689b      	ldr	r3, [r3, #8]
 8011fba:	0b5b      	lsrs	r3, r3, #13
 8011fbc:	f003 0307 	and.w	r3, r3, #7
 8011fc0:	4903      	ldr	r1, [pc, #12]	@ (8011fd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8011fc2:	5ccb      	ldrb	r3, [r1, r3]
 8011fc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8011fc8:	4618      	mov	r0, r3
 8011fca:	bd80      	pop	{r7, pc}
 8011fcc:	40023800 	.word	0x40023800
 8011fd0:	08015c58 	.word	0x08015c58

08011fd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8011fd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011fd8:	b0a6      	sub	sp, #152	@ 0x98
 8011fda:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8011fdc:	2300      	movs	r3, #0
 8011fde:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8011fe2:	2300      	movs	r3, #0
 8011fe4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8011fe8:	2300      	movs	r3, #0
 8011fea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8011fee:	2300      	movs	r3, #0
 8011ff0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8011ff4:	2300      	movs	r3, #0
 8011ff6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8011ffa:	4bc8      	ldr	r3, [pc, #800]	@ (801231c <HAL_RCC_GetSysClockFreq+0x348>)
 8011ffc:	689b      	ldr	r3, [r3, #8]
 8011ffe:	f003 030c 	and.w	r3, r3, #12
 8012002:	2b0c      	cmp	r3, #12
 8012004:	f200 817e 	bhi.w	8012304 <HAL_RCC_GetSysClockFreq+0x330>
 8012008:	a201      	add	r2, pc, #4	@ (adr r2, 8012010 <HAL_RCC_GetSysClockFreq+0x3c>)
 801200a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801200e:	bf00      	nop
 8012010:	08012045 	.word	0x08012045
 8012014:	08012305 	.word	0x08012305
 8012018:	08012305 	.word	0x08012305
 801201c:	08012305 	.word	0x08012305
 8012020:	0801204d 	.word	0x0801204d
 8012024:	08012305 	.word	0x08012305
 8012028:	08012305 	.word	0x08012305
 801202c:	08012305 	.word	0x08012305
 8012030:	08012055 	.word	0x08012055
 8012034:	08012305 	.word	0x08012305
 8012038:	08012305 	.word	0x08012305
 801203c:	08012305 	.word	0x08012305
 8012040:	080121bf 	.word	0x080121bf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8012044:	4bb6      	ldr	r3, [pc, #728]	@ (8012320 <HAL_RCC_GetSysClockFreq+0x34c>)
 8012046:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 801204a:	e15f      	b.n	801230c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 801204c:	4bb5      	ldr	r3, [pc, #724]	@ (8012324 <HAL_RCC_GetSysClockFreq+0x350>)
 801204e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8012052:	e15b      	b.n	801230c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8012054:	4bb1      	ldr	r3, [pc, #708]	@ (801231c <HAL_RCC_GetSysClockFreq+0x348>)
 8012056:	685b      	ldr	r3, [r3, #4]
 8012058:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801205c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8012060:	4bae      	ldr	r3, [pc, #696]	@ (801231c <HAL_RCC_GetSysClockFreq+0x348>)
 8012062:	685b      	ldr	r3, [r3, #4]
 8012064:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8012068:	2b00      	cmp	r3, #0
 801206a:	d031      	beq.n	80120d0 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 801206c:	4bab      	ldr	r3, [pc, #684]	@ (801231c <HAL_RCC_GetSysClockFreq+0x348>)
 801206e:	685b      	ldr	r3, [r3, #4]
 8012070:	099b      	lsrs	r3, r3, #6
 8012072:	2200      	movs	r2, #0
 8012074:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012076:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8012078:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801207a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801207e:	663b      	str	r3, [r7, #96]	@ 0x60
 8012080:	2300      	movs	r3, #0
 8012082:	667b      	str	r3, [r7, #100]	@ 0x64
 8012084:	4ba7      	ldr	r3, [pc, #668]	@ (8012324 <HAL_RCC_GetSysClockFreq+0x350>)
 8012086:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 801208a:	462a      	mov	r2, r5
 801208c:	fb03 f202 	mul.w	r2, r3, r2
 8012090:	2300      	movs	r3, #0
 8012092:	4621      	mov	r1, r4
 8012094:	fb01 f303 	mul.w	r3, r1, r3
 8012098:	4413      	add	r3, r2
 801209a:	4aa2      	ldr	r2, [pc, #648]	@ (8012324 <HAL_RCC_GetSysClockFreq+0x350>)
 801209c:	4621      	mov	r1, r4
 801209e:	fba1 1202 	umull	r1, r2, r1, r2
 80120a2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80120a4:	460a      	mov	r2, r1
 80120a6:	67ba      	str	r2, [r7, #120]	@ 0x78
 80120a8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80120aa:	4413      	add	r3, r2
 80120ac:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80120ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80120b2:	2200      	movs	r2, #0
 80120b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80120b6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80120b8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80120bc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80120c0:	f7fa fd30 	bl	800cb24 <__aeabi_uldivmod>
 80120c4:	4602      	mov	r2, r0
 80120c6:	460b      	mov	r3, r1
 80120c8:	4613      	mov	r3, r2
 80120ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80120ce:	e064      	b.n	801219a <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80120d0:	4b92      	ldr	r3, [pc, #584]	@ (801231c <HAL_RCC_GetSysClockFreq+0x348>)
 80120d2:	685b      	ldr	r3, [r3, #4]
 80120d4:	099b      	lsrs	r3, r3, #6
 80120d6:	2200      	movs	r2, #0
 80120d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80120da:	657a      	str	r2, [r7, #84]	@ 0x54
 80120dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80120de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80120e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80120e4:	2300      	movs	r3, #0
 80120e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80120e8:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80120ec:	4622      	mov	r2, r4
 80120ee:	462b      	mov	r3, r5
 80120f0:	f04f 0000 	mov.w	r0, #0
 80120f4:	f04f 0100 	mov.w	r1, #0
 80120f8:	0159      	lsls	r1, r3, #5
 80120fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80120fe:	0150      	lsls	r0, r2, #5
 8012100:	4602      	mov	r2, r0
 8012102:	460b      	mov	r3, r1
 8012104:	4621      	mov	r1, r4
 8012106:	1a51      	subs	r1, r2, r1
 8012108:	6139      	str	r1, [r7, #16]
 801210a:	4629      	mov	r1, r5
 801210c:	eb63 0301 	sbc.w	r3, r3, r1
 8012110:	617b      	str	r3, [r7, #20]
 8012112:	f04f 0200 	mov.w	r2, #0
 8012116:	f04f 0300 	mov.w	r3, #0
 801211a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 801211e:	4659      	mov	r1, fp
 8012120:	018b      	lsls	r3, r1, #6
 8012122:	4651      	mov	r1, sl
 8012124:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8012128:	4651      	mov	r1, sl
 801212a:	018a      	lsls	r2, r1, #6
 801212c:	4651      	mov	r1, sl
 801212e:	ebb2 0801 	subs.w	r8, r2, r1
 8012132:	4659      	mov	r1, fp
 8012134:	eb63 0901 	sbc.w	r9, r3, r1
 8012138:	f04f 0200 	mov.w	r2, #0
 801213c:	f04f 0300 	mov.w	r3, #0
 8012140:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8012144:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8012148:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 801214c:	4690      	mov	r8, r2
 801214e:	4699      	mov	r9, r3
 8012150:	4623      	mov	r3, r4
 8012152:	eb18 0303 	adds.w	r3, r8, r3
 8012156:	60bb      	str	r3, [r7, #8]
 8012158:	462b      	mov	r3, r5
 801215a:	eb49 0303 	adc.w	r3, r9, r3
 801215e:	60fb      	str	r3, [r7, #12]
 8012160:	f04f 0200 	mov.w	r2, #0
 8012164:	f04f 0300 	mov.w	r3, #0
 8012168:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 801216c:	4629      	mov	r1, r5
 801216e:	028b      	lsls	r3, r1, #10
 8012170:	4621      	mov	r1, r4
 8012172:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8012176:	4621      	mov	r1, r4
 8012178:	028a      	lsls	r2, r1, #10
 801217a:	4610      	mov	r0, r2
 801217c:	4619      	mov	r1, r3
 801217e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012182:	2200      	movs	r2, #0
 8012184:	643b      	str	r3, [r7, #64]	@ 0x40
 8012186:	647a      	str	r2, [r7, #68]	@ 0x44
 8012188:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 801218c:	f7fa fcca 	bl	800cb24 <__aeabi_uldivmod>
 8012190:	4602      	mov	r2, r0
 8012192:	460b      	mov	r3, r1
 8012194:	4613      	mov	r3, r2
 8012196:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 801219a:	4b60      	ldr	r3, [pc, #384]	@ (801231c <HAL_RCC_GetSysClockFreq+0x348>)
 801219c:	685b      	ldr	r3, [r3, #4]
 801219e:	0c1b      	lsrs	r3, r3, #16
 80121a0:	f003 0303 	and.w	r3, r3, #3
 80121a4:	3301      	adds	r3, #1
 80121a6:	005b      	lsls	r3, r3, #1
 80121a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 80121ac:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80121b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80121b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80121b8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80121bc:	e0a6      	b.n	801230c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80121be:	4b57      	ldr	r3, [pc, #348]	@ (801231c <HAL_RCC_GetSysClockFreq+0x348>)
 80121c0:	685b      	ldr	r3, [r3, #4]
 80121c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80121c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80121ca:	4b54      	ldr	r3, [pc, #336]	@ (801231c <HAL_RCC_GetSysClockFreq+0x348>)
 80121cc:	685b      	ldr	r3, [r3, #4]
 80121ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80121d2:	2b00      	cmp	r3, #0
 80121d4:	d02a      	beq.n	801222c <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80121d6:	4b51      	ldr	r3, [pc, #324]	@ (801231c <HAL_RCC_GetSysClockFreq+0x348>)
 80121d8:	685b      	ldr	r3, [r3, #4]
 80121da:	099b      	lsrs	r3, r3, #6
 80121dc:	2200      	movs	r2, #0
 80121de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80121e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80121e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80121e4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80121e8:	2100      	movs	r1, #0
 80121ea:	4b4e      	ldr	r3, [pc, #312]	@ (8012324 <HAL_RCC_GetSysClockFreq+0x350>)
 80121ec:	fb03 f201 	mul.w	r2, r3, r1
 80121f0:	2300      	movs	r3, #0
 80121f2:	fb00 f303 	mul.w	r3, r0, r3
 80121f6:	4413      	add	r3, r2
 80121f8:	4a4a      	ldr	r2, [pc, #296]	@ (8012324 <HAL_RCC_GetSysClockFreq+0x350>)
 80121fa:	fba0 1202 	umull	r1, r2, r0, r2
 80121fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8012200:	460a      	mov	r2, r1
 8012202:	673a      	str	r2, [r7, #112]	@ 0x70
 8012204:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8012206:	4413      	add	r3, r2
 8012208:	677b      	str	r3, [r7, #116]	@ 0x74
 801220a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801220e:	2200      	movs	r2, #0
 8012210:	633b      	str	r3, [r7, #48]	@ 0x30
 8012212:	637a      	str	r2, [r7, #52]	@ 0x34
 8012214:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8012218:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 801221c:	f7fa fc82 	bl	800cb24 <__aeabi_uldivmod>
 8012220:	4602      	mov	r2, r0
 8012222:	460b      	mov	r3, r1
 8012224:	4613      	mov	r3, r2
 8012226:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801222a:	e05b      	b.n	80122e4 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 801222c:	4b3b      	ldr	r3, [pc, #236]	@ (801231c <HAL_RCC_GetSysClockFreq+0x348>)
 801222e:	685b      	ldr	r3, [r3, #4]
 8012230:	099b      	lsrs	r3, r3, #6
 8012232:	2200      	movs	r2, #0
 8012234:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012236:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8012238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801223a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801223e:	623b      	str	r3, [r7, #32]
 8012240:	2300      	movs	r3, #0
 8012242:	627b      	str	r3, [r7, #36]	@ 0x24
 8012244:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8012248:	4642      	mov	r2, r8
 801224a:	464b      	mov	r3, r9
 801224c:	f04f 0000 	mov.w	r0, #0
 8012250:	f04f 0100 	mov.w	r1, #0
 8012254:	0159      	lsls	r1, r3, #5
 8012256:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 801225a:	0150      	lsls	r0, r2, #5
 801225c:	4602      	mov	r2, r0
 801225e:	460b      	mov	r3, r1
 8012260:	4641      	mov	r1, r8
 8012262:	ebb2 0a01 	subs.w	sl, r2, r1
 8012266:	4649      	mov	r1, r9
 8012268:	eb63 0b01 	sbc.w	fp, r3, r1
 801226c:	f04f 0200 	mov.w	r2, #0
 8012270:	f04f 0300 	mov.w	r3, #0
 8012274:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8012278:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 801227c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8012280:	ebb2 040a 	subs.w	r4, r2, sl
 8012284:	eb63 050b 	sbc.w	r5, r3, fp
 8012288:	f04f 0200 	mov.w	r2, #0
 801228c:	f04f 0300 	mov.w	r3, #0
 8012290:	00eb      	lsls	r3, r5, #3
 8012292:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8012296:	00e2      	lsls	r2, r4, #3
 8012298:	4614      	mov	r4, r2
 801229a:	461d      	mov	r5, r3
 801229c:	4643      	mov	r3, r8
 801229e:	18e3      	adds	r3, r4, r3
 80122a0:	603b      	str	r3, [r7, #0]
 80122a2:	464b      	mov	r3, r9
 80122a4:	eb45 0303 	adc.w	r3, r5, r3
 80122a8:	607b      	str	r3, [r7, #4]
 80122aa:	f04f 0200 	mov.w	r2, #0
 80122ae:	f04f 0300 	mov.w	r3, #0
 80122b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80122b6:	4629      	mov	r1, r5
 80122b8:	028b      	lsls	r3, r1, #10
 80122ba:	4621      	mov	r1, r4
 80122bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80122c0:	4621      	mov	r1, r4
 80122c2:	028a      	lsls	r2, r1, #10
 80122c4:	4610      	mov	r0, r2
 80122c6:	4619      	mov	r1, r3
 80122c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80122cc:	2200      	movs	r2, #0
 80122ce:	61bb      	str	r3, [r7, #24]
 80122d0:	61fa      	str	r2, [r7, #28]
 80122d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80122d6:	f7fa fc25 	bl	800cb24 <__aeabi_uldivmod>
 80122da:	4602      	mov	r2, r0
 80122dc:	460b      	mov	r3, r1
 80122de:	4613      	mov	r3, r2
 80122e0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80122e4:	4b0d      	ldr	r3, [pc, #52]	@ (801231c <HAL_RCC_GetSysClockFreq+0x348>)
 80122e6:	685b      	ldr	r3, [r3, #4]
 80122e8:	0f1b      	lsrs	r3, r3, #28
 80122ea:	f003 0307 	and.w	r3, r3, #7
 80122ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80122f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80122f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80122fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80122fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8012302:	e003      	b.n	801230c <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8012304:	4b06      	ldr	r3, [pc, #24]	@ (8012320 <HAL_RCC_GetSysClockFreq+0x34c>)
 8012306:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 801230a:	bf00      	nop
    }
  }
  return sysclockfreq;
 801230c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8012310:	4618      	mov	r0, r3
 8012312:	3798      	adds	r7, #152	@ 0x98
 8012314:	46bd      	mov	sp, r7
 8012316:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801231a:	bf00      	nop
 801231c:	40023800 	.word	0x40023800
 8012320:	00f42400 	.word	0x00f42400
 8012324:	017d7840 	.word	0x017d7840

08012328 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8012328:	b580      	push	{r7, lr}
 801232a:	b082      	sub	sp, #8
 801232c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 801232e:	f7fd fc99 	bl	800fc64 <HAL_GetTick>
 8012332:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8012334:	4b72      	ldr	r3, [pc, #456]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 8012336:	681b      	ldr	r3, [r3, #0]
 8012338:	4a71      	ldr	r2, [pc, #452]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 801233a:	f043 0301 	orr.w	r3, r3, #1
 801233e:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8012340:	e008      	b.n	8012354 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8012342:	f7fd fc8f 	bl	800fc64 <HAL_GetTick>
 8012346:	4602      	mov	r2, r0
 8012348:	687b      	ldr	r3, [r7, #4]
 801234a:	1ad3      	subs	r3, r2, r3
 801234c:	2b02      	cmp	r3, #2
 801234e:	d901      	bls.n	8012354 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8012350:	2303      	movs	r3, #3
 8012352:	e0d0      	b.n	80124f6 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8012354:	4b6a      	ldr	r3, [pc, #424]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	f003 0302 	and.w	r3, r3, #2
 801235c:	2b00      	cmp	r3, #0
 801235e:	d0f0      	beq.n	8012342 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8012360:	4b67      	ldr	r3, [pc, #412]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 8012362:	681b      	ldr	r3, [r3, #0]
 8012364:	4a66      	ldr	r2, [pc, #408]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 8012366:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801236a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 801236c:	f7fd fc7a 	bl	800fc64 <HAL_GetTick>
 8012370:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8012372:	4b63      	ldr	r3, [pc, #396]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 8012374:	2200      	movs	r2, #0
 8012376:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8012378:	e00a      	b.n	8012390 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801237a:	f7fd fc73 	bl	800fc64 <HAL_GetTick>
 801237e:	4602      	mov	r2, r0
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	1ad3      	subs	r3, r2, r3
 8012384:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012388:	4293      	cmp	r3, r2
 801238a:	d901      	bls.n	8012390 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 801238c:	2303      	movs	r3, #3
 801238e:	e0b2      	b.n	80124f6 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8012390:	4b5b      	ldr	r3, [pc, #364]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 8012392:	689b      	ldr	r3, [r3, #8]
 8012394:	f003 030c 	and.w	r3, r3, #12
 8012398:	2b00      	cmp	r3, #0
 801239a:	d1ee      	bne.n	801237a <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 801239c:	f7fd fc62 	bl	800fc64 <HAL_GetTick>
 80123a0:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 80123a2:	4b57      	ldr	r3, [pc, #348]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 80123a4:	681b      	ldr	r3, [r3, #0]
 80123a6:	4a56      	ldr	r2, [pc, #344]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 80123a8:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 80123ac:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80123ae:	e008      	b.n	80123c2 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80123b0:	f7fd fc58 	bl	800fc64 <HAL_GetTick>
 80123b4:	4602      	mov	r2, r0
 80123b6:	687b      	ldr	r3, [r7, #4]
 80123b8:	1ad3      	subs	r3, r2, r3
 80123ba:	2b64      	cmp	r3, #100	@ 0x64
 80123bc:	d901      	bls.n	80123c2 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 80123be:	2303      	movs	r3, #3
 80123c0:	e099      	b.n	80124f6 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80123c2:	4b4f      	ldr	r3, [pc, #316]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 80123c4:	681b      	ldr	r3, [r3, #0]
 80123c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	d1f0      	bne.n	80123b0 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80123ce:	f7fd fc49 	bl	800fc64 <HAL_GetTick>
 80123d2:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80123d4:	4b4a      	ldr	r3, [pc, #296]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 80123d6:	681b      	ldr	r3, [r3, #0]
 80123d8:	4a49      	ldr	r2, [pc, #292]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 80123da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80123de:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80123e0:	e008      	b.n	80123f4 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80123e2:	f7fd fc3f 	bl	800fc64 <HAL_GetTick>
 80123e6:	4602      	mov	r2, r0
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	1ad3      	subs	r3, r2, r3
 80123ec:	2b02      	cmp	r3, #2
 80123ee:	d901      	bls.n	80123f4 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 80123f0:	2303      	movs	r3, #3
 80123f2:	e080      	b.n	80124f6 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80123f4:	4b42      	ldr	r3, [pc, #264]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 80123f6:	681b      	ldr	r3, [r3, #0]
 80123f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	d1f0      	bne.n	80123e2 <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8012400:	f7fd fc30 	bl	800fc64 <HAL_GetTick>
 8012404:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8012406:	4b3e      	ldr	r3, [pc, #248]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 8012408:	681b      	ldr	r3, [r3, #0]
 801240a:	4a3d      	ldr	r2, [pc, #244]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 801240c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8012410:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8012412:	e008      	b.n	8012426 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8012414:	f7fd fc26 	bl	800fc64 <HAL_GetTick>
 8012418:	4602      	mov	r2, r0
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	1ad3      	subs	r3, r2, r3
 801241e:	2b02      	cmp	r3, #2
 8012420:	d901      	bls.n	8012426 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8012422:	2303      	movs	r3, #3
 8012424:	e067      	b.n	80124f6 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8012426:	4b36      	ldr	r3, [pc, #216]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 8012428:	681b      	ldr	r3, [r3, #0]
 801242a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801242e:	2b00      	cmp	r3, #0
 8012430:	d1f0      	bne.n	8012414 <HAL_RCC_DeInit+0xec>
  }
#endif /* RCC_PLLI2S_SUPPORT */

#if defined(RCC_PLLSAI_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8012432:	f7fd fc17 	bl	800fc64 <HAL_GetTick>
 8012436:	6078      	str	r0, [r7, #4]

  /* Reset PLLSAI bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
 8012438:	4b31      	ldr	r3, [pc, #196]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 801243a:	681b      	ldr	r3, [r3, #0]
 801243c:	4a30      	ldr	r2, [pc, #192]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 801243e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8012442:	6013      	str	r3, [r2, #0]

  /* Wait till PLLSAI is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 8012444:	e008      	b.n	8012458 <HAL_RCC_DeInit+0x130>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8012446:	f7fd fc0d 	bl	800fc64 <HAL_GetTick>
 801244a:	4602      	mov	r2, r0
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	1ad3      	subs	r3, r2, r3
 8012450:	2b02      	cmp	r3, #2
 8012452:	d901      	bls.n	8012458 <HAL_RCC_DeInit+0x130>
    {
      return HAL_TIMEOUT;
 8012454:	2303      	movs	r3, #3
 8012456:	e04e      	b.n	80124f6 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 8012458:	4b29      	ldr	r3, [pc, #164]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 801245a:	681b      	ldr	r3, [r3, #0]
 801245c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8012460:	2b00      	cmp	r3, #0
 8012462:	d1f0      	bne.n	8012446 <HAL_RCC_DeInit+0x11e>
#endif /* RCC_PLLSAI_SUPPORT */

  /* Once PLL, PLLI2S and PLLSAI are OFF, reset PLLCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
 8012464:	4b26      	ldr	r3, [pc, #152]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 8012466:	4a27      	ldr	r2, [pc, #156]	@ (8012504 <HAL_RCC_DeInit+0x1dc>)
 8012468:	605a      	str	r2, [r3, #4]
#endif /* STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F446xx || STM32F469xx || STM32F479xx */

  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
 801246a:	4b25      	ldr	r3, [pc, #148]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 801246c:	4a25      	ldr	r2, [pc, #148]	@ (8012504 <HAL_RCC_DeInit+0x1dc>)
 801246e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Reset PLLSAICFGR register */
#if defined(STM32F427xx) || defined(STM32F429xx) || defined(STM32F437xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIR_1;
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
 8012472:	4b23      	ldr	r3, [pc, #140]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 8012474:	4a24      	ldr	r2, [pc, #144]	@ (8012508 <HAL_RCC_DeInit+0x1e0>)
 8012476:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 801247a:	4b21      	ldr	r3, [pc, #132]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 801247c:	68db      	ldr	r3, [r3, #12]
 801247e:	4a20      	ldr	r2, [pc, #128]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 8012480:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8012484:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8012486:	4b1e      	ldr	r3, [pc, #120]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 8012488:	68db      	ldr	r3, [r3, #12]
 801248a:	4a1d      	ldr	r2, [pc, #116]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 801248c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012490:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLI2SRDYIE */

#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
 8012492:	4b1b      	ldr	r3, [pc, #108]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 8012494:	68db      	ldr	r3, [r3, #12]
 8012496:	4a1a      	ldr	r2, [pc, #104]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 8012498:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801249c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC |
 801249e:	4b18      	ldr	r3, [pc, #96]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 80124a0:	68db      	ldr	r3, [r3, #12]
 80124a2:	4a17      	ldr	r2, [pc, #92]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 80124a4:	f443 031f 	orr.w	r3, r3, #10420224	@ 0x9f0000
 80124a8:	60d3      	str	r3, [r2, #12]
          RCC_CIR_CSSC);

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 80124aa:	4b15      	ldr	r3, [pc, #84]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 80124ac:	68db      	ldr	r3, [r3, #12]
 80124ae:	4a14      	ldr	r2, [pc, #80]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 80124b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80124b4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLI2SRDYC */

#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
 80124b6:	4b12      	ldr	r3, [pc, #72]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 80124b8:	68db      	ldr	r3, [r3, #12]
 80124ba:	4a11      	ldr	r2, [pc, #68]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 80124bc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80124c0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80124c2:	4b0f      	ldr	r3, [pc, #60]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 80124c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80124c6:	4a0e      	ldr	r2, [pc, #56]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 80124c8:	f023 0301 	bic.w	r3, r3, #1
 80124cc:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 80124ce:	4b0c      	ldr	r3, [pc, #48]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 80124d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80124d2:	4a0b      	ldr	r2, [pc, #44]	@ (8012500 <HAL_RCC_DeInit+0x1d8>)
 80124d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80124d8:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 80124da:	4b0c      	ldr	r3, [pc, #48]	@ (801250c <HAL_RCC_DeInit+0x1e4>)
 80124dc:	4a0c      	ldr	r2, [pc, #48]	@ (8012510 <HAL_RCC_DeInit+0x1e8>)
 80124de:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80124e0:	4b0c      	ldr	r3, [pc, #48]	@ (8012514 <HAL_RCC_DeInit+0x1ec>)
 80124e2:	681b      	ldr	r3, [r3, #0]
 80124e4:	4618      	mov	r0, r3
 80124e6:	f7fd fb79 	bl	800fbdc <HAL_InitTick>
 80124ea:	4603      	mov	r3, r0
 80124ec:	2b00      	cmp	r3, #0
 80124ee:	d001      	beq.n	80124f4 <HAL_RCC_DeInit+0x1cc>
  {
    return HAL_ERROR;
 80124f0:	2301      	movs	r3, #1
 80124f2:	e000      	b.n	80124f6 <HAL_RCC_DeInit+0x1ce>
  }
  else
  {
    return HAL_OK;
 80124f4:	2300      	movs	r3, #0
  }
}
 80124f6:	4618      	mov	r0, r3
 80124f8:	3708      	adds	r7, #8
 80124fa:	46bd      	mov	sp, r7
 80124fc:	bd80      	pop	{r7, pc}
 80124fe:	bf00      	nop
 8012500:	40023800 	.word	0x40023800
 8012504:	24003010 	.word	0x24003010
 8012508:	04003010 	.word	0x04003010
 801250c:	200000c0 	.word	0x200000c0
 8012510:	00f42400 	.word	0x00f42400
 8012514:	200000c4 	.word	0x200000c4

08012518 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8012518:	b580      	push	{r7, lr}
 801251a:	b086      	sub	sp, #24
 801251c:	af00      	add	r7, sp, #0
 801251e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	2b00      	cmp	r3, #0
 8012524:	d101      	bne.n	801252a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8012526:	2301      	movs	r3, #1
 8012528:	e28d      	b.n	8012a46 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801252a:	687b      	ldr	r3, [r7, #4]
 801252c:	681b      	ldr	r3, [r3, #0]
 801252e:	f003 0301 	and.w	r3, r3, #1
 8012532:	2b00      	cmp	r3, #0
 8012534:	f000 8083 	beq.w	801263e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8012538:	4b94      	ldr	r3, [pc, #592]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 801253a:	689b      	ldr	r3, [r3, #8]
 801253c:	f003 030c 	and.w	r3, r3, #12
 8012540:	2b04      	cmp	r3, #4
 8012542:	d019      	beq.n	8012578 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8012544:	4b91      	ldr	r3, [pc, #580]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 8012546:	689b      	ldr	r3, [r3, #8]
 8012548:	f003 030c 	and.w	r3, r3, #12
        || \
 801254c:	2b08      	cmp	r3, #8
 801254e:	d106      	bne.n	801255e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8012550:	4b8e      	ldr	r3, [pc, #568]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 8012552:	685b      	ldr	r3, [r3, #4]
 8012554:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8012558:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801255c:	d00c      	beq.n	8012578 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801255e:	4b8b      	ldr	r3, [pc, #556]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 8012560:	689b      	ldr	r3, [r3, #8]
 8012562:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8012566:	2b0c      	cmp	r3, #12
 8012568:	d112      	bne.n	8012590 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801256a:	4b88      	ldr	r3, [pc, #544]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 801256c:	685b      	ldr	r3, [r3, #4]
 801256e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8012572:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8012576:	d10b      	bne.n	8012590 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8012578:	4b84      	ldr	r3, [pc, #528]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 801257a:	681b      	ldr	r3, [r3, #0]
 801257c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8012580:	2b00      	cmp	r3, #0
 8012582:	d05b      	beq.n	801263c <HAL_RCC_OscConfig+0x124>
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	685b      	ldr	r3, [r3, #4]
 8012588:	2b00      	cmp	r3, #0
 801258a:	d157      	bne.n	801263c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 801258c:	2301      	movs	r3, #1
 801258e:	e25a      	b.n	8012a46 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	685b      	ldr	r3, [r3, #4]
 8012594:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012598:	d106      	bne.n	80125a8 <HAL_RCC_OscConfig+0x90>
 801259a:	4b7c      	ldr	r3, [pc, #496]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 801259c:	681b      	ldr	r3, [r3, #0]
 801259e:	4a7b      	ldr	r2, [pc, #492]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 80125a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80125a4:	6013      	str	r3, [r2, #0]
 80125a6:	e01d      	b.n	80125e4 <HAL_RCC_OscConfig+0xcc>
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	685b      	ldr	r3, [r3, #4]
 80125ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80125b0:	d10c      	bne.n	80125cc <HAL_RCC_OscConfig+0xb4>
 80125b2:	4b76      	ldr	r3, [pc, #472]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 80125b4:	681b      	ldr	r3, [r3, #0]
 80125b6:	4a75      	ldr	r2, [pc, #468]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 80125b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80125bc:	6013      	str	r3, [r2, #0]
 80125be:	4b73      	ldr	r3, [pc, #460]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 80125c0:	681b      	ldr	r3, [r3, #0]
 80125c2:	4a72      	ldr	r2, [pc, #456]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 80125c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80125c8:	6013      	str	r3, [r2, #0]
 80125ca:	e00b      	b.n	80125e4 <HAL_RCC_OscConfig+0xcc>
 80125cc:	4b6f      	ldr	r3, [pc, #444]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 80125ce:	681b      	ldr	r3, [r3, #0]
 80125d0:	4a6e      	ldr	r2, [pc, #440]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 80125d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80125d6:	6013      	str	r3, [r2, #0]
 80125d8:	4b6c      	ldr	r3, [pc, #432]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 80125da:	681b      	ldr	r3, [r3, #0]
 80125dc:	4a6b      	ldr	r2, [pc, #428]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 80125de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80125e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	685b      	ldr	r3, [r3, #4]
 80125e8:	2b00      	cmp	r3, #0
 80125ea:	d013      	beq.n	8012614 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80125ec:	f7fd fb3a 	bl	800fc64 <HAL_GetTick>
 80125f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80125f2:	e008      	b.n	8012606 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80125f4:	f7fd fb36 	bl	800fc64 <HAL_GetTick>
 80125f8:	4602      	mov	r2, r0
 80125fa:	693b      	ldr	r3, [r7, #16]
 80125fc:	1ad3      	subs	r3, r2, r3
 80125fe:	2b64      	cmp	r3, #100	@ 0x64
 8012600:	d901      	bls.n	8012606 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8012602:	2303      	movs	r3, #3
 8012604:	e21f      	b.n	8012a46 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8012606:	4b61      	ldr	r3, [pc, #388]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 8012608:	681b      	ldr	r3, [r3, #0]
 801260a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801260e:	2b00      	cmp	r3, #0
 8012610:	d0f0      	beq.n	80125f4 <HAL_RCC_OscConfig+0xdc>
 8012612:	e014      	b.n	801263e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012614:	f7fd fb26 	bl	800fc64 <HAL_GetTick>
 8012618:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 801261a:	e008      	b.n	801262e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801261c:	f7fd fb22 	bl	800fc64 <HAL_GetTick>
 8012620:	4602      	mov	r2, r0
 8012622:	693b      	ldr	r3, [r7, #16]
 8012624:	1ad3      	subs	r3, r2, r3
 8012626:	2b64      	cmp	r3, #100	@ 0x64
 8012628:	d901      	bls.n	801262e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 801262a:	2303      	movs	r3, #3
 801262c:	e20b      	b.n	8012a46 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 801262e:	4b57      	ldr	r3, [pc, #348]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 8012630:	681b      	ldr	r3, [r3, #0]
 8012632:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8012636:	2b00      	cmp	r3, #0
 8012638:	d1f0      	bne.n	801261c <HAL_RCC_OscConfig+0x104>
 801263a:	e000      	b.n	801263e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801263c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 801263e:	687b      	ldr	r3, [r7, #4]
 8012640:	681b      	ldr	r3, [r3, #0]
 8012642:	f003 0302 	and.w	r3, r3, #2
 8012646:	2b00      	cmp	r3, #0
 8012648:	d06f      	beq.n	801272a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 801264a:	4b50      	ldr	r3, [pc, #320]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 801264c:	689b      	ldr	r3, [r3, #8]
 801264e:	f003 030c 	and.w	r3, r3, #12
 8012652:	2b00      	cmp	r3, #0
 8012654:	d017      	beq.n	8012686 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8012656:	4b4d      	ldr	r3, [pc, #308]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 8012658:	689b      	ldr	r3, [r3, #8]
 801265a:	f003 030c 	and.w	r3, r3, #12
        || \
 801265e:	2b08      	cmp	r3, #8
 8012660:	d105      	bne.n	801266e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8012662:	4b4a      	ldr	r3, [pc, #296]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 8012664:	685b      	ldr	r3, [r3, #4]
 8012666:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801266a:	2b00      	cmp	r3, #0
 801266c:	d00b      	beq.n	8012686 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 801266e:	4b47      	ldr	r3, [pc, #284]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 8012670:	689b      	ldr	r3, [r3, #8]
 8012672:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8012676:	2b0c      	cmp	r3, #12
 8012678:	d11c      	bne.n	80126b4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 801267a:	4b44      	ldr	r3, [pc, #272]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 801267c:	685b      	ldr	r3, [r3, #4]
 801267e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8012682:	2b00      	cmp	r3, #0
 8012684:	d116      	bne.n	80126b4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8012686:	4b41      	ldr	r3, [pc, #260]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 8012688:	681b      	ldr	r3, [r3, #0]
 801268a:	f003 0302 	and.w	r3, r3, #2
 801268e:	2b00      	cmp	r3, #0
 8012690:	d005      	beq.n	801269e <HAL_RCC_OscConfig+0x186>
 8012692:	687b      	ldr	r3, [r7, #4]
 8012694:	68db      	ldr	r3, [r3, #12]
 8012696:	2b01      	cmp	r3, #1
 8012698:	d001      	beq.n	801269e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 801269a:	2301      	movs	r3, #1
 801269c:	e1d3      	b.n	8012a46 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801269e:	4b3b      	ldr	r3, [pc, #236]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 80126a0:	681b      	ldr	r3, [r3, #0]
 80126a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	691b      	ldr	r3, [r3, #16]
 80126aa:	00db      	lsls	r3, r3, #3
 80126ac:	4937      	ldr	r1, [pc, #220]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 80126ae:	4313      	orrs	r3, r2
 80126b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80126b2:	e03a      	b.n	801272a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	68db      	ldr	r3, [r3, #12]
 80126b8:	2b00      	cmp	r3, #0
 80126ba:	d020      	beq.n	80126fe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80126bc:	4b34      	ldr	r3, [pc, #208]	@ (8012790 <HAL_RCC_OscConfig+0x278>)
 80126be:	2201      	movs	r2, #1
 80126c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80126c2:	f7fd facf 	bl	800fc64 <HAL_GetTick>
 80126c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80126c8:	e008      	b.n	80126dc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80126ca:	f7fd facb 	bl	800fc64 <HAL_GetTick>
 80126ce:	4602      	mov	r2, r0
 80126d0:	693b      	ldr	r3, [r7, #16]
 80126d2:	1ad3      	subs	r3, r2, r3
 80126d4:	2b02      	cmp	r3, #2
 80126d6:	d901      	bls.n	80126dc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80126d8:	2303      	movs	r3, #3
 80126da:	e1b4      	b.n	8012a46 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80126dc:	4b2b      	ldr	r3, [pc, #172]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 80126de:	681b      	ldr	r3, [r3, #0]
 80126e0:	f003 0302 	and.w	r3, r3, #2
 80126e4:	2b00      	cmp	r3, #0
 80126e6:	d0f0      	beq.n	80126ca <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80126e8:	4b28      	ldr	r3, [pc, #160]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 80126ea:	681b      	ldr	r3, [r3, #0]
 80126ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	691b      	ldr	r3, [r3, #16]
 80126f4:	00db      	lsls	r3, r3, #3
 80126f6:	4925      	ldr	r1, [pc, #148]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 80126f8:	4313      	orrs	r3, r2
 80126fa:	600b      	str	r3, [r1, #0]
 80126fc:	e015      	b.n	801272a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80126fe:	4b24      	ldr	r3, [pc, #144]	@ (8012790 <HAL_RCC_OscConfig+0x278>)
 8012700:	2200      	movs	r2, #0
 8012702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012704:	f7fd faae 	bl	800fc64 <HAL_GetTick>
 8012708:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801270a:	e008      	b.n	801271e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801270c:	f7fd faaa 	bl	800fc64 <HAL_GetTick>
 8012710:	4602      	mov	r2, r0
 8012712:	693b      	ldr	r3, [r7, #16]
 8012714:	1ad3      	subs	r3, r2, r3
 8012716:	2b02      	cmp	r3, #2
 8012718:	d901      	bls.n	801271e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 801271a:	2303      	movs	r3, #3
 801271c:	e193      	b.n	8012a46 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801271e:	4b1b      	ldr	r3, [pc, #108]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 8012720:	681b      	ldr	r3, [r3, #0]
 8012722:	f003 0302 	and.w	r3, r3, #2
 8012726:	2b00      	cmp	r3, #0
 8012728:	d1f0      	bne.n	801270c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	681b      	ldr	r3, [r3, #0]
 801272e:	f003 0308 	and.w	r3, r3, #8
 8012732:	2b00      	cmp	r3, #0
 8012734:	d036      	beq.n	80127a4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8012736:	687b      	ldr	r3, [r7, #4]
 8012738:	695b      	ldr	r3, [r3, #20]
 801273a:	2b00      	cmp	r3, #0
 801273c:	d016      	beq.n	801276c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 801273e:	4b15      	ldr	r3, [pc, #84]	@ (8012794 <HAL_RCC_OscConfig+0x27c>)
 8012740:	2201      	movs	r2, #1
 8012742:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012744:	f7fd fa8e 	bl	800fc64 <HAL_GetTick>
 8012748:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801274a:	e008      	b.n	801275e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801274c:	f7fd fa8a 	bl	800fc64 <HAL_GetTick>
 8012750:	4602      	mov	r2, r0
 8012752:	693b      	ldr	r3, [r7, #16]
 8012754:	1ad3      	subs	r3, r2, r3
 8012756:	2b02      	cmp	r3, #2
 8012758:	d901      	bls.n	801275e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 801275a:	2303      	movs	r3, #3
 801275c:	e173      	b.n	8012a46 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801275e:	4b0b      	ldr	r3, [pc, #44]	@ (801278c <HAL_RCC_OscConfig+0x274>)
 8012760:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012762:	f003 0302 	and.w	r3, r3, #2
 8012766:	2b00      	cmp	r3, #0
 8012768:	d0f0      	beq.n	801274c <HAL_RCC_OscConfig+0x234>
 801276a:	e01b      	b.n	80127a4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 801276c:	4b09      	ldr	r3, [pc, #36]	@ (8012794 <HAL_RCC_OscConfig+0x27c>)
 801276e:	2200      	movs	r2, #0
 8012770:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012772:	f7fd fa77 	bl	800fc64 <HAL_GetTick>
 8012776:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8012778:	e00e      	b.n	8012798 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801277a:	f7fd fa73 	bl	800fc64 <HAL_GetTick>
 801277e:	4602      	mov	r2, r0
 8012780:	693b      	ldr	r3, [r7, #16]
 8012782:	1ad3      	subs	r3, r2, r3
 8012784:	2b02      	cmp	r3, #2
 8012786:	d907      	bls.n	8012798 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8012788:	2303      	movs	r3, #3
 801278a:	e15c      	b.n	8012a46 <HAL_RCC_OscConfig+0x52e>
 801278c:	40023800 	.word	0x40023800
 8012790:	42470000 	.word	0x42470000
 8012794:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8012798:	4b8a      	ldr	r3, [pc, #552]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 801279a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801279c:	f003 0302 	and.w	r3, r3, #2
 80127a0:	2b00      	cmp	r3, #0
 80127a2:	d1ea      	bne.n	801277a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	681b      	ldr	r3, [r3, #0]
 80127a8:	f003 0304 	and.w	r3, r3, #4
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	f000 8097 	beq.w	80128e0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80127b2:	2300      	movs	r3, #0
 80127b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80127b6:	4b83      	ldr	r3, [pc, #524]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 80127b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80127ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80127be:	2b00      	cmp	r3, #0
 80127c0:	d10f      	bne.n	80127e2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80127c2:	2300      	movs	r3, #0
 80127c4:	60bb      	str	r3, [r7, #8]
 80127c6:	4b7f      	ldr	r3, [pc, #508]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 80127c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80127ca:	4a7e      	ldr	r2, [pc, #504]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 80127cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80127d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80127d2:	4b7c      	ldr	r3, [pc, #496]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 80127d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80127d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80127da:	60bb      	str	r3, [r7, #8]
 80127dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80127de:	2301      	movs	r3, #1
 80127e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80127e2:	4b79      	ldr	r3, [pc, #484]	@ (80129c8 <HAL_RCC_OscConfig+0x4b0>)
 80127e4:	681b      	ldr	r3, [r3, #0]
 80127e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	d118      	bne.n	8012820 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80127ee:	4b76      	ldr	r3, [pc, #472]	@ (80129c8 <HAL_RCC_OscConfig+0x4b0>)
 80127f0:	681b      	ldr	r3, [r3, #0]
 80127f2:	4a75      	ldr	r2, [pc, #468]	@ (80129c8 <HAL_RCC_OscConfig+0x4b0>)
 80127f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80127f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80127fa:	f7fd fa33 	bl	800fc64 <HAL_GetTick>
 80127fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8012800:	e008      	b.n	8012814 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8012802:	f7fd fa2f 	bl	800fc64 <HAL_GetTick>
 8012806:	4602      	mov	r2, r0
 8012808:	693b      	ldr	r3, [r7, #16]
 801280a:	1ad3      	subs	r3, r2, r3
 801280c:	2b02      	cmp	r3, #2
 801280e:	d901      	bls.n	8012814 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8012810:	2303      	movs	r3, #3
 8012812:	e118      	b.n	8012a46 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8012814:	4b6c      	ldr	r3, [pc, #432]	@ (80129c8 <HAL_RCC_OscConfig+0x4b0>)
 8012816:	681b      	ldr	r3, [r3, #0]
 8012818:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801281c:	2b00      	cmp	r3, #0
 801281e:	d0f0      	beq.n	8012802 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8012820:	687b      	ldr	r3, [r7, #4]
 8012822:	689b      	ldr	r3, [r3, #8]
 8012824:	2b01      	cmp	r3, #1
 8012826:	d106      	bne.n	8012836 <HAL_RCC_OscConfig+0x31e>
 8012828:	4b66      	ldr	r3, [pc, #408]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 801282a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801282c:	4a65      	ldr	r2, [pc, #404]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 801282e:	f043 0301 	orr.w	r3, r3, #1
 8012832:	6713      	str	r3, [r2, #112]	@ 0x70
 8012834:	e01c      	b.n	8012870 <HAL_RCC_OscConfig+0x358>
 8012836:	687b      	ldr	r3, [r7, #4]
 8012838:	689b      	ldr	r3, [r3, #8]
 801283a:	2b05      	cmp	r3, #5
 801283c:	d10c      	bne.n	8012858 <HAL_RCC_OscConfig+0x340>
 801283e:	4b61      	ldr	r3, [pc, #388]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 8012840:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012842:	4a60      	ldr	r2, [pc, #384]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 8012844:	f043 0304 	orr.w	r3, r3, #4
 8012848:	6713      	str	r3, [r2, #112]	@ 0x70
 801284a:	4b5e      	ldr	r3, [pc, #376]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 801284c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801284e:	4a5d      	ldr	r2, [pc, #372]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 8012850:	f043 0301 	orr.w	r3, r3, #1
 8012854:	6713      	str	r3, [r2, #112]	@ 0x70
 8012856:	e00b      	b.n	8012870 <HAL_RCC_OscConfig+0x358>
 8012858:	4b5a      	ldr	r3, [pc, #360]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 801285a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801285c:	4a59      	ldr	r2, [pc, #356]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 801285e:	f023 0301 	bic.w	r3, r3, #1
 8012862:	6713      	str	r3, [r2, #112]	@ 0x70
 8012864:	4b57      	ldr	r3, [pc, #348]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 8012866:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012868:	4a56      	ldr	r2, [pc, #344]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 801286a:	f023 0304 	bic.w	r3, r3, #4
 801286e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	689b      	ldr	r3, [r3, #8]
 8012874:	2b00      	cmp	r3, #0
 8012876:	d015      	beq.n	80128a4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012878:	f7fd f9f4 	bl	800fc64 <HAL_GetTick>
 801287c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801287e:	e00a      	b.n	8012896 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8012880:	f7fd f9f0 	bl	800fc64 <HAL_GetTick>
 8012884:	4602      	mov	r2, r0
 8012886:	693b      	ldr	r3, [r7, #16]
 8012888:	1ad3      	subs	r3, r2, r3
 801288a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801288e:	4293      	cmp	r3, r2
 8012890:	d901      	bls.n	8012896 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8012892:	2303      	movs	r3, #3
 8012894:	e0d7      	b.n	8012a46 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8012896:	4b4b      	ldr	r3, [pc, #300]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 8012898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801289a:	f003 0302 	and.w	r3, r3, #2
 801289e:	2b00      	cmp	r3, #0
 80128a0:	d0ee      	beq.n	8012880 <HAL_RCC_OscConfig+0x368>
 80128a2:	e014      	b.n	80128ce <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80128a4:	f7fd f9de 	bl	800fc64 <HAL_GetTick>
 80128a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80128aa:	e00a      	b.n	80128c2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80128ac:	f7fd f9da 	bl	800fc64 <HAL_GetTick>
 80128b0:	4602      	mov	r2, r0
 80128b2:	693b      	ldr	r3, [r7, #16]
 80128b4:	1ad3      	subs	r3, r2, r3
 80128b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80128ba:	4293      	cmp	r3, r2
 80128bc:	d901      	bls.n	80128c2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80128be:	2303      	movs	r3, #3
 80128c0:	e0c1      	b.n	8012a46 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80128c2:	4b40      	ldr	r3, [pc, #256]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 80128c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80128c6:	f003 0302 	and.w	r3, r3, #2
 80128ca:	2b00      	cmp	r3, #0
 80128cc:	d1ee      	bne.n	80128ac <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80128ce:	7dfb      	ldrb	r3, [r7, #23]
 80128d0:	2b01      	cmp	r3, #1
 80128d2:	d105      	bne.n	80128e0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80128d4:	4b3b      	ldr	r3, [pc, #236]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 80128d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80128d8:	4a3a      	ldr	r2, [pc, #232]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 80128da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80128de:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	699b      	ldr	r3, [r3, #24]
 80128e4:	2b00      	cmp	r3, #0
 80128e6:	f000 80ad 	beq.w	8012a44 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80128ea:	4b36      	ldr	r3, [pc, #216]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 80128ec:	689b      	ldr	r3, [r3, #8]
 80128ee:	f003 030c 	and.w	r3, r3, #12
 80128f2:	2b08      	cmp	r3, #8
 80128f4:	d060      	beq.n	80129b8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	699b      	ldr	r3, [r3, #24]
 80128fa:	2b02      	cmp	r3, #2
 80128fc:	d145      	bne.n	801298a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80128fe:	4b33      	ldr	r3, [pc, #204]	@ (80129cc <HAL_RCC_OscConfig+0x4b4>)
 8012900:	2200      	movs	r2, #0
 8012902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012904:	f7fd f9ae 	bl	800fc64 <HAL_GetTick>
 8012908:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801290a:	e008      	b.n	801291e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801290c:	f7fd f9aa 	bl	800fc64 <HAL_GetTick>
 8012910:	4602      	mov	r2, r0
 8012912:	693b      	ldr	r3, [r7, #16]
 8012914:	1ad3      	subs	r3, r2, r3
 8012916:	2b02      	cmp	r3, #2
 8012918:	d901      	bls.n	801291e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 801291a:	2303      	movs	r3, #3
 801291c:	e093      	b.n	8012a46 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801291e:	4b29      	ldr	r3, [pc, #164]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 8012920:	681b      	ldr	r3, [r3, #0]
 8012922:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8012926:	2b00      	cmp	r3, #0
 8012928:	d1f0      	bne.n	801290c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	69da      	ldr	r2, [r3, #28]
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	6a1b      	ldr	r3, [r3, #32]
 8012932:	431a      	orrs	r2, r3
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012938:	019b      	lsls	r3, r3, #6
 801293a:	431a      	orrs	r2, r3
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012940:	085b      	lsrs	r3, r3, #1
 8012942:	3b01      	subs	r3, #1
 8012944:	041b      	lsls	r3, r3, #16
 8012946:	431a      	orrs	r2, r3
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801294c:	061b      	lsls	r3, r3, #24
 801294e:	431a      	orrs	r2, r3
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012954:	071b      	lsls	r3, r3, #28
 8012956:	491b      	ldr	r1, [pc, #108]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 8012958:	4313      	orrs	r3, r2
 801295a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 801295c:	4b1b      	ldr	r3, [pc, #108]	@ (80129cc <HAL_RCC_OscConfig+0x4b4>)
 801295e:	2201      	movs	r2, #1
 8012960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012962:	f7fd f97f 	bl	800fc64 <HAL_GetTick>
 8012966:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8012968:	e008      	b.n	801297c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801296a:	f7fd f97b 	bl	800fc64 <HAL_GetTick>
 801296e:	4602      	mov	r2, r0
 8012970:	693b      	ldr	r3, [r7, #16]
 8012972:	1ad3      	subs	r3, r2, r3
 8012974:	2b02      	cmp	r3, #2
 8012976:	d901      	bls.n	801297c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8012978:	2303      	movs	r3, #3
 801297a:	e064      	b.n	8012a46 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801297c:	4b11      	ldr	r3, [pc, #68]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 801297e:	681b      	ldr	r3, [r3, #0]
 8012980:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8012984:	2b00      	cmp	r3, #0
 8012986:	d0f0      	beq.n	801296a <HAL_RCC_OscConfig+0x452>
 8012988:	e05c      	b.n	8012a44 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801298a:	4b10      	ldr	r3, [pc, #64]	@ (80129cc <HAL_RCC_OscConfig+0x4b4>)
 801298c:	2200      	movs	r2, #0
 801298e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012990:	f7fd f968 	bl	800fc64 <HAL_GetTick>
 8012994:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8012996:	e008      	b.n	80129aa <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8012998:	f7fd f964 	bl	800fc64 <HAL_GetTick>
 801299c:	4602      	mov	r2, r0
 801299e:	693b      	ldr	r3, [r7, #16]
 80129a0:	1ad3      	subs	r3, r2, r3
 80129a2:	2b02      	cmp	r3, #2
 80129a4:	d901      	bls.n	80129aa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80129a6:	2303      	movs	r3, #3
 80129a8:	e04d      	b.n	8012a46 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80129aa:	4b06      	ldr	r3, [pc, #24]	@ (80129c4 <HAL_RCC_OscConfig+0x4ac>)
 80129ac:	681b      	ldr	r3, [r3, #0]
 80129ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80129b2:	2b00      	cmp	r3, #0
 80129b4:	d1f0      	bne.n	8012998 <HAL_RCC_OscConfig+0x480>
 80129b6:	e045      	b.n	8012a44 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	699b      	ldr	r3, [r3, #24]
 80129bc:	2b01      	cmp	r3, #1
 80129be:	d107      	bne.n	80129d0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80129c0:	2301      	movs	r3, #1
 80129c2:	e040      	b.n	8012a46 <HAL_RCC_OscConfig+0x52e>
 80129c4:	40023800 	.word	0x40023800
 80129c8:	40007000 	.word	0x40007000
 80129cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80129d0:	4b1f      	ldr	r3, [pc, #124]	@ (8012a50 <HAL_RCC_OscConfig+0x538>)
 80129d2:	685b      	ldr	r3, [r3, #4]
 80129d4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	699b      	ldr	r3, [r3, #24]
 80129da:	2b01      	cmp	r3, #1
 80129dc:	d030      	beq.n	8012a40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80129de:	68fb      	ldr	r3, [r7, #12]
 80129e0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80129e8:	429a      	cmp	r2, r3
 80129ea:	d129      	bne.n	8012a40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80129ec:	68fb      	ldr	r3, [r7, #12]
 80129ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80129f2:	687b      	ldr	r3, [r7, #4]
 80129f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80129f6:	429a      	cmp	r2, r3
 80129f8:	d122      	bne.n	8012a40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80129fa:	68fa      	ldr	r2, [r7, #12]
 80129fc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8012a00:	4013      	ands	r3, r2
 8012a02:	687a      	ldr	r2, [r7, #4]
 8012a04:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8012a06:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8012a08:	4293      	cmp	r3, r2
 8012a0a:	d119      	bne.n	8012a40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8012a0c:	68fb      	ldr	r3, [r7, #12]
 8012a0e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8012a12:	687b      	ldr	r3, [r7, #4]
 8012a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012a16:	085b      	lsrs	r3, r3, #1
 8012a18:	3b01      	subs	r3, #1
 8012a1a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8012a1c:	429a      	cmp	r2, r3
 8012a1e:	d10f      	bne.n	8012a40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8012a20:	68fb      	ldr	r3, [r7, #12]
 8012a22:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a2a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8012a2c:	429a      	cmp	r2, r3
 8012a2e:	d107      	bne.n	8012a40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8012a30:	68fb      	ldr	r3, [r7, #12]
 8012a32:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a3a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8012a3c:	429a      	cmp	r2, r3
 8012a3e:	d001      	beq.n	8012a44 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8012a40:	2301      	movs	r3, #1
 8012a42:	e000      	b.n	8012a46 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8012a44:	2300      	movs	r3, #0
}
 8012a46:	4618      	mov	r0, r3
 8012a48:	3718      	adds	r7, #24
 8012a4a:	46bd      	mov	sp, r7
 8012a4c:	bd80      	pop	{r7, pc}
 8012a4e:	bf00      	nop
 8012a50:	40023800 	.word	0x40023800

08012a54 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8012a54:	b580      	push	{r7, lr}
 8012a56:	b082      	sub	sp, #8
 8012a58:	af00      	add	r7, sp, #0
 8012a5a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	2b00      	cmp	r3, #0
 8012a60:	d101      	bne.n	8012a66 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8012a62:	2301      	movs	r3, #1
 8012a64:	e07b      	b.n	8012b5e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8012a66:	687b      	ldr	r3, [r7, #4]
 8012a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d108      	bne.n	8012a80 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	685b      	ldr	r3, [r3, #4]
 8012a72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8012a76:	d009      	beq.n	8012a8c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8012a78:	687b      	ldr	r3, [r7, #4]
 8012a7a:	2200      	movs	r2, #0
 8012a7c:	61da      	str	r2, [r3, #28]
 8012a7e:	e005      	b.n	8012a8c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	2200      	movs	r2, #0
 8012a84:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	2200      	movs	r2, #0
 8012a8a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	2200      	movs	r2, #0
 8012a90:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8012a98:	b2db      	uxtb	r3, r3
 8012a9a:	2b00      	cmp	r3, #0
 8012a9c:	d106      	bne.n	8012aac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	2200      	movs	r2, #0
 8012aa2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8012aa6:	6878      	ldr	r0, [r7, #4]
 8012aa8:	f7fc fece 	bl	800f848 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	2202      	movs	r2, #2
 8012ab0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8012ab4:	687b      	ldr	r3, [r7, #4]
 8012ab6:	681b      	ldr	r3, [r3, #0]
 8012ab8:	681a      	ldr	r2, [r3, #0]
 8012aba:	687b      	ldr	r3, [r7, #4]
 8012abc:	681b      	ldr	r3, [r3, #0]
 8012abe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8012ac2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	685b      	ldr	r3, [r3, #4]
 8012ac8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	689b      	ldr	r3, [r3, #8]
 8012ad0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8012ad4:	431a      	orrs	r2, r3
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	68db      	ldr	r3, [r3, #12]
 8012ada:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8012ade:	431a      	orrs	r2, r3
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	691b      	ldr	r3, [r3, #16]
 8012ae4:	f003 0302 	and.w	r3, r3, #2
 8012ae8:	431a      	orrs	r2, r3
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	695b      	ldr	r3, [r3, #20]
 8012aee:	f003 0301 	and.w	r3, r3, #1
 8012af2:	431a      	orrs	r2, r3
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	699b      	ldr	r3, [r3, #24]
 8012af8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8012afc:	431a      	orrs	r2, r3
 8012afe:	687b      	ldr	r3, [r7, #4]
 8012b00:	69db      	ldr	r3, [r3, #28]
 8012b02:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012b06:	431a      	orrs	r2, r3
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	6a1b      	ldr	r3, [r3, #32]
 8012b0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012b10:	ea42 0103 	orr.w	r1, r2, r3
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012b18:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	681b      	ldr	r3, [r3, #0]
 8012b20:	430a      	orrs	r2, r1
 8012b22:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	699b      	ldr	r3, [r3, #24]
 8012b28:	0c1b      	lsrs	r3, r3, #16
 8012b2a:	f003 0104 	and.w	r1, r3, #4
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b32:	f003 0210 	and.w	r2, r3, #16
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	681b      	ldr	r3, [r3, #0]
 8012b3a:	430a      	orrs	r2, r1
 8012b3c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	681b      	ldr	r3, [r3, #0]
 8012b42:	69da      	ldr	r2, [r3, #28]
 8012b44:	687b      	ldr	r3, [r7, #4]
 8012b46:	681b      	ldr	r3, [r3, #0]
 8012b48:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8012b4c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	2200      	movs	r2, #0
 8012b52:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	2201      	movs	r2, #1
 8012b58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8012b5c:	2300      	movs	r3, #0
}
 8012b5e:	4618      	mov	r0, r3
 8012b60:	3708      	adds	r7, #8
 8012b62:	46bd      	mov	sp, r7
 8012b64:	bd80      	pop	{r7, pc}

08012b66 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8012b66:	b580      	push	{r7, lr}
 8012b68:	b082      	sub	sp, #8
 8012b6a:	af00      	add	r7, sp, #0
 8012b6c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d101      	bne.n	8012b78 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8012b74:	2301      	movs	r3, #1
 8012b76:	e041      	b.n	8012bfc <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012b7e:	b2db      	uxtb	r3, r3
 8012b80:	2b00      	cmp	r3, #0
 8012b82:	d106      	bne.n	8012b92 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	2200      	movs	r2, #0
 8012b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8012b8c:	6878      	ldr	r0, [r7, #4]
 8012b8e:	f7fc fed3 	bl	800f938 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012b92:	687b      	ldr	r3, [r7, #4]
 8012b94:	2202      	movs	r2, #2
 8012b96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	681a      	ldr	r2, [r3, #0]
 8012b9e:	687b      	ldr	r3, [r7, #4]
 8012ba0:	3304      	adds	r3, #4
 8012ba2:	4619      	mov	r1, r3
 8012ba4:	4610      	mov	r0, r2
 8012ba6:	f000 faab 	bl	8013100 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8012baa:	687b      	ldr	r3, [r7, #4]
 8012bac:	2201      	movs	r2, #1
 8012bae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012bb2:	687b      	ldr	r3, [r7, #4]
 8012bb4:	2201      	movs	r2, #1
 8012bb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	2201      	movs	r2, #1
 8012bbe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012bc2:	687b      	ldr	r3, [r7, #4]
 8012bc4:	2201      	movs	r2, #1
 8012bc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	2201      	movs	r2, #1
 8012bce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012bd2:	687b      	ldr	r3, [r7, #4]
 8012bd4:	2201      	movs	r2, #1
 8012bd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	2201      	movs	r2, #1
 8012bde:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	2201      	movs	r2, #1
 8012be6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	2201      	movs	r2, #1
 8012bee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	2201      	movs	r2, #1
 8012bf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8012bfa:	2300      	movs	r3, #0
}
 8012bfc:	4618      	mov	r0, r3
 8012bfe:	3708      	adds	r7, #8
 8012c00:	46bd      	mov	sp, r7
 8012c02:	bd80      	pop	{r7, pc}

08012c04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8012c04:	b480      	push	{r7}
 8012c06:	b085      	sub	sp, #20
 8012c08:	af00      	add	r7, sp, #0
 8012c0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012c12:	b2db      	uxtb	r3, r3
 8012c14:	2b01      	cmp	r3, #1
 8012c16:	d001      	beq.n	8012c1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8012c18:	2301      	movs	r3, #1
 8012c1a:	e04e      	b.n	8012cba <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012c1c:	687b      	ldr	r3, [r7, #4]
 8012c1e:	2202      	movs	r2, #2
 8012c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	681b      	ldr	r3, [r3, #0]
 8012c28:	68da      	ldr	r2, [r3, #12]
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	681b      	ldr	r3, [r3, #0]
 8012c2e:	f042 0201 	orr.w	r2, r2, #1
 8012c32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	681b      	ldr	r3, [r3, #0]
 8012c38:	4a23      	ldr	r2, [pc, #140]	@ (8012cc8 <HAL_TIM_Base_Start_IT+0xc4>)
 8012c3a:	4293      	cmp	r3, r2
 8012c3c:	d022      	beq.n	8012c84 <HAL_TIM_Base_Start_IT+0x80>
 8012c3e:	687b      	ldr	r3, [r7, #4]
 8012c40:	681b      	ldr	r3, [r3, #0]
 8012c42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012c46:	d01d      	beq.n	8012c84 <HAL_TIM_Base_Start_IT+0x80>
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	681b      	ldr	r3, [r3, #0]
 8012c4c:	4a1f      	ldr	r2, [pc, #124]	@ (8012ccc <HAL_TIM_Base_Start_IT+0xc8>)
 8012c4e:	4293      	cmp	r3, r2
 8012c50:	d018      	beq.n	8012c84 <HAL_TIM_Base_Start_IT+0x80>
 8012c52:	687b      	ldr	r3, [r7, #4]
 8012c54:	681b      	ldr	r3, [r3, #0]
 8012c56:	4a1e      	ldr	r2, [pc, #120]	@ (8012cd0 <HAL_TIM_Base_Start_IT+0xcc>)
 8012c58:	4293      	cmp	r3, r2
 8012c5a:	d013      	beq.n	8012c84 <HAL_TIM_Base_Start_IT+0x80>
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	681b      	ldr	r3, [r3, #0]
 8012c60:	4a1c      	ldr	r2, [pc, #112]	@ (8012cd4 <HAL_TIM_Base_Start_IT+0xd0>)
 8012c62:	4293      	cmp	r3, r2
 8012c64:	d00e      	beq.n	8012c84 <HAL_TIM_Base_Start_IT+0x80>
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	681b      	ldr	r3, [r3, #0]
 8012c6a:	4a1b      	ldr	r2, [pc, #108]	@ (8012cd8 <HAL_TIM_Base_Start_IT+0xd4>)
 8012c6c:	4293      	cmp	r3, r2
 8012c6e:	d009      	beq.n	8012c84 <HAL_TIM_Base_Start_IT+0x80>
 8012c70:	687b      	ldr	r3, [r7, #4]
 8012c72:	681b      	ldr	r3, [r3, #0]
 8012c74:	4a19      	ldr	r2, [pc, #100]	@ (8012cdc <HAL_TIM_Base_Start_IT+0xd8>)
 8012c76:	4293      	cmp	r3, r2
 8012c78:	d004      	beq.n	8012c84 <HAL_TIM_Base_Start_IT+0x80>
 8012c7a:	687b      	ldr	r3, [r7, #4]
 8012c7c:	681b      	ldr	r3, [r3, #0]
 8012c7e:	4a18      	ldr	r2, [pc, #96]	@ (8012ce0 <HAL_TIM_Base_Start_IT+0xdc>)
 8012c80:	4293      	cmp	r3, r2
 8012c82:	d111      	bne.n	8012ca8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	681b      	ldr	r3, [r3, #0]
 8012c88:	689b      	ldr	r3, [r3, #8]
 8012c8a:	f003 0307 	and.w	r3, r3, #7
 8012c8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012c90:	68fb      	ldr	r3, [r7, #12]
 8012c92:	2b06      	cmp	r3, #6
 8012c94:	d010      	beq.n	8012cb8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	681b      	ldr	r3, [r3, #0]
 8012c9a:	681a      	ldr	r2, [r3, #0]
 8012c9c:	687b      	ldr	r3, [r7, #4]
 8012c9e:	681b      	ldr	r3, [r3, #0]
 8012ca0:	f042 0201 	orr.w	r2, r2, #1
 8012ca4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012ca6:	e007      	b.n	8012cb8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	681b      	ldr	r3, [r3, #0]
 8012cac:	681a      	ldr	r2, [r3, #0]
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	681b      	ldr	r3, [r3, #0]
 8012cb2:	f042 0201 	orr.w	r2, r2, #1
 8012cb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8012cb8:	2300      	movs	r3, #0
}
 8012cba:	4618      	mov	r0, r3
 8012cbc:	3714      	adds	r7, #20
 8012cbe:	46bd      	mov	sp, r7
 8012cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cc4:	4770      	bx	lr
 8012cc6:	bf00      	nop
 8012cc8:	40010000 	.word	0x40010000
 8012ccc:	40000400 	.word	0x40000400
 8012cd0:	40000800 	.word	0x40000800
 8012cd4:	40000c00 	.word	0x40000c00
 8012cd8:	40010400 	.word	0x40010400
 8012cdc:	40014000 	.word	0x40014000
 8012ce0:	40001800 	.word	0x40001800

08012ce4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8012ce4:	b480      	push	{r7}
 8012ce6:	b083      	sub	sp, #12
 8012ce8:	af00      	add	r7, sp, #0
 8012cea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	681b      	ldr	r3, [r3, #0]
 8012cf0:	68da      	ldr	r2, [r3, #12]
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	f022 0201 	bic.w	r2, r2, #1
 8012cfa:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	681b      	ldr	r3, [r3, #0]
 8012d00:	6a1a      	ldr	r2, [r3, #32]
 8012d02:	f241 1311 	movw	r3, #4369	@ 0x1111
 8012d06:	4013      	ands	r3, r2
 8012d08:	2b00      	cmp	r3, #0
 8012d0a:	d10f      	bne.n	8012d2c <HAL_TIM_Base_Stop_IT+0x48>
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	681b      	ldr	r3, [r3, #0]
 8012d10:	6a1a      	ldr	r2, [r3, #32]
 8012d12:	f240 4344 	movw	r3, #1092	@ 0x444
 8012d16:	4013      	ands	r3, r2
 8012d18:	2b00      	cmp	r3, #0
 8012d1a:	d107      	bne.n	8012d2c <HAL_TIM_Base_Stop_IT+0x48>
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	681b      	ldr	r3, [r3, #0]
 8012d20:	681a      	ldr	r2, [r3, #0]
 8012d22:	687b      	ldr	r3, [r7, #4]
 8012d24:	681b      	ldr	r3, [r3, #0]
 8012d26:	f022 0201 	bic.w	r2, r2, #1
 8012d2a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	2201      	movs	r2, #1
 8012d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8012d34:	2300      	movs	r3, #0
}
 8012d36:	4618      	mov	r0, r3
 8012d38:	370c      	adds	r7, #12
 8012d3a:	46bd      	mov	sp, r7
 8012d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d40:	4770      	bx	lr

08012d42 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8012d42:	b580      	push	{r7, lr}
 8012d44:	b084      	sub	sp, #16
 8012d46:	af00      	add	r7, sp, #0
 8012d48:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	681b      	ldr	r3, [r3, #0]
 8012d4e:	68db      	ldr	r3, [r3, #12]
 8012d50:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	681b      	ldr	r3, [r3, #0]
 8012d56:	691b      	ldr	r3, [r3, #16]
 8012d58:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8012d5a:	68bb      	ldr	r3, [r7, #8]
 8012d5c:	f003 0302 	and.w	r3, r3, #2
 8012d60:	2b00      	cmp	r3, #0
 8012d62:	d020      	beq.n	8012da6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8012d64:	68fb      	ldr	r3, [r7, #12]
 8012d66:	f003 0302 	and.w	r3, r3, #2
 8012d6a:	2b00      	cmp	r3, #0
 8012d6c:	d01b      	beq.n	8012da6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8012d6e:	687b      	ldr	r3, [r7, #4]
 8012d70:	681b      	ldr	r3, [r3, #0]
 8012d72:	f06f 0202 	mvn.w	r2, #2
 8012d76:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	2201      	movs	r2, #1
 8012d7c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8012d7e:	687b      	ldr	r3, [r7, #4]
 8012d80:	681b      	ldr	r3, [r3, #0]
 8012d82:	699b      	ldr	r3, [r3, #24]
 8012d84:	f003 0303 	and.w	r3, r3, #3
 8012d88:	2b00      	cmp	r3, #0
 8012d8a:	d003      	beq.n	8012d94 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8012d8c:	6878      	ldr	r0, [r7, #4]
 8012d8e:	f000 f999 	bl	80130c4 <HAL_TIM_IC_CaptureCallback>
 8012d92:	e005      	b.n	8012da0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8012d94:	6878      	ldr	r0, [r7, #4]
 8012d96:	f000 f98b 	bl	80130b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012d9a:	6878      	ldr	r0, [r7, #4]
 8012d9c:	f000 f99c 	bl	80130d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	2200      	movs	r2, #0
 8012da4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8012da6:	68bb      	ldr	r3, [r7, #8]
 8012da8:	f003 0304 	and.w	r3, r3, #4
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	d020      	beq.n	8012df2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8012db0:	68fb      	ldr	r3, [r7, #12]
 8012db2:	f003 0304 	and.w	r3, r3, #4
 8012db6:	2b00      	cmp	r3, #0
 8012db8:	d01b      	beq.n	8012df2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8012dba:	687b      	ldr	r3, [r7, #4]
 8012dbc:	681b      	ldr	r3, [r3, #0]
 8012dbe:	f06f 0204 	mvn.w	r2, #4
 8012dc2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8012dc4:	687b      	ldr	r3, [r7, #4]
 8012dc6:	2202      	movs	r2, #2
 8012dc8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	681b      	ldr	r3, [r3, #0]
 8012dce:	699b      	ldr	r3, [r3, #24]
 8012dd0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	d003      	beq.n	8012de0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012dd8:	6878      	ldr	r0, [r7, #4]
 8012dda:	f000 f973 	bl	80130c4 <HAL_TIM_IC_CaptureCallback>
 8012dde:	e005      	b.n	8012dec <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012de0:	6878      	ldr	r0, [r7, #4]
 8012de2:	f000 f965 	bl	80130b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012de6:	6878      	ldr	r0, [r7, #4]
 8012de8:	f000 f976 	bl	80130d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012dec:	687b      	ldr	r3, [r7, #4]
 8012dee:	2200      	movs	r2, #0
 8012df0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8012df2:	68bb      	ldr	r3, [r7, #8]
 8012df4:	f003 0308 	and.w	r3, r3, #8
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d020      	beq.n	8012e3e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8012dfc:	68fb      	ldr	r3, [r7, #12]
 8012dfe:	f003 0308 	and.w	r3, r3, #8
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d01b      	beq.n	8012e3e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	681b      	ldr	r3, [r3, #0]
 8012e0a:	f06f 0208 	mvn.w	r2, #8
 8012e0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8012e10:	687b      	ldr	r3, [r7, #4]
 8012e12:	2204      	movs	r2, #4
 8012e14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8012e16:	687b      	ldr	r3, [r7, #4]
 8012e18:	681b      	ldr	r3, [r3, #0]
 8012e1a:	69db      	ldr	r3, [r3, #28]
 8012e1c:	f003 0303 	and.w	r3, r3, #3
 8012e20:	2b00      	cmp	r3, #0
 8012e22:	d003      	beq.n	8012e2c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012e24:	6878      	ldr	r0, [r7, #4]
 8012e26:	f000 f94d 	bl	80130c4 <HAL_TIM_IC_CaptureCallback>
 8012e2a:	e005      	b.n	8012e38 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012e2c:	6878      	ldr	r0, [r7, #4]
 8012e2e:	f000 f93f 	bl	80130b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012e32:	6878      	ldr	r0, [r7, #4]
 8012e34:	f000 f950 	bl	80130d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	2200      	movs	r2, #0
 8012e3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8012e3e:	68bb      	ldr	r3, [r7, #8]
 8012e40:	f003 0310 	and.w	r3, r3, #16
 8012e44:	2b00      	cmp	r3, #0
 8012e46:	d020      	beq.n	8012e8a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8012e48:	68fb      	ldr	r3, [r7, #12]
 8012e4a:	f003 0310 	and.w	r3, r3, #16
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	d01b      	beq.n	8012e8a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	681b      	ldr	r3, [r3, #0]
 8012e56:	f06f 0210 	mvn.w	r2, #16
 8012e5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	2208      	movs	r2, #8
 8012e60:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	681b      	ldr	r3, [r3, #0]
 8012e66:	69db      	ldr	r3, [r3, #28]
 8012e68:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8012e6c:	2b00      	cmp	r3, #0
 8012e6e:	d003      	beq.n	8012e78 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012e70:	6878      	ldr	r0, [r7, #4]
 8012e72:	f000 f927 	bl	80130c4 <HAL_TIM_IC_CaptureCallback>
 8012e76:	e005      	b.n	8012e84 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012e78:	6878      	ldr	r0, [r7, #4]
 8012e7a:	f000 f919 	bl	80130b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012e7e:	6878      	ldr	r0, [r7, #4]
 8012e80:	f000 f92a 	bl	80130d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	2200      	movs	r2, #0
 8012e88:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8012e8a:	68bb      	ldr	r3, [r7, #8]
 8012e8c:	f003 0301 	and.w	r3, r3, #1
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d00c      	beq.n	8012eae <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8012e94:	68fb      	ldr	r3, [r7, #12]
 8012e96:	f003 0301 	and.w	r3, r3, #1
 8012e9a:	2b00      	cmp	r3, #0
 8012e9c:	d007      	beq.n	8012eae <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8012e9e:	687b      	ldr	r3, [r7, #4]
 8012ea0:	681b      	ldr	r3, [r3, #0]
 8012ea2:	f06f 0201 	mvn.w	r2, #1
 8012ea6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8012ea8:	6878      	ldr	r0, [r7, #4]
 8012eaa:	f7fc fb73 	bl	800f594 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8012eae:	68bb      	ldr	r3, [r7, #8]
 8012eb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012eb4:	2b00      	cmp	r3, #0
 8012eb6:	d00c      	beq.n	8012ed2 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8012eb8:	68fb      	ldr	r3, [r7, #12]
 8012eba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012ebe:	2b00      	cmp	r3, #0
 8012ec0:	d007      	beq.n	8012ed2 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	681b      	ldr	r3, [r3, #0]
 8012ec6:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8012eca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8012ecc:	6878      	ldr	r0, [r7, #4]
 8012ece:	f000 fadd 	bl	801348c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8012ed2:	68bb      	ldr	r3, [r7, #8]
 8012ed4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	d00c      	beq.n	8012ef6 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8012edc:	68fb      	ldr	r3, [r7, #12]
 8012ede:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012ee2:	2b00      	cmp	r3, #0
 8012ee4:	d007      	beq.n	8012ef6 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	681b      	ldr	r3, [r3, #0]
 8012eea:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8012eee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8012ef0:	6878      	ldr	r0, [r7, #4]
 8012ef2:	f000 f8fb 	bl	80130ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8012ef6:	68bb      	ldr	r3, [r7, #8]
 8012ef8:	f003 0320 	and.w	r3, r3, #32
 8012efc:	2b00      	cmp	r3, #0
 8012efe:	d00c      	beq.n	8012f1a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8012f00:	68fb      	ldr	r3, [r7, #12]
 8012f02:	f003 0320 	and.w	r3, r3, #32
 8012f06:	2b00      	cmp	r3, #0
 8012f08:	d007      	beq.n	8012f1a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8012f0a:	687b      	ldr	r3, [r7, #4]
 8012f0c:	681b      	ldr	r3, [r3, #0]
 8012f0e:	f06f 0220 	mvn.w	r2, #32
 8012f12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8012f14:	6878      	ldr	r0, [r7, #4]
 8012f16:	f000 faaf 	bl	8013478 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8012f1a:	bf00      	nop
 8012f1c:	3710      	adds	r7, #16
 8012f1e:	46bd      	mov	sp, r7
 8012f20:	bd80      	pop	{r7, pc}

08012f22 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8012f22:	b580      	push	{r7, lr}
 8012f24:	b084      	sub	sp, #16
 8012f26:	af00      	add	r7, sp, #0
 8012f28:	6078      	str	r0, [r7, #4]
 8012f2a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8012f2c:	2300      	movs	r3, #0
 8012f2e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8012f30:	687b      	ldr	r3, [r7, #4]
 8012f32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012f36:	2b01      	cmp	r3, #1
 8012f38:	d101      	bne.n	8012f3e <HAL_TIM_ConfigClockSource+0x1c>
 8012f3a:	2302      	movs	r3, #2
 8012f3c:	e0b4      	b.n	80130a8 <HAL_TIM_ConfigClockSource+0x186>
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	2201      	movs	r2, #1
 8012f42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8012f46:	687b      	ldr	r3, [r7, #4]
 8012f48:	2202      	movs	r2, #2
 8012f4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	681b      	ldr	r3, [r3, #0]
 8012f52:	689b      	ldr	r3, [r3, #8]
 8012f54:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8012f56:	68bb      	ldr	r3, [r7, #8]
 8012f58:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8012f5c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012f5e:	68bb      	ldr	r3, [r7, #8]
 8012f60:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8012f64:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	681b      	ldr	r3, [r3, #0]
 8012f6a:	68ba      	ldr	r2, [r7, #8]
 8012f6c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8012f6e:	683b      	ldr	r3, [r7, #0]
 8012f70:	681b      	ldr	r3, [r3, #0]
 8012f72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012f76:	d03e      	beq.n	8012ff6 <HAL_TIM_ConfigClockSource+0xd4>
 8012f78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012f7c:	f200 8087 	bhi.w	801308e <HAL_TIM_ConfigClockSource+0x16c>
 8012f80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012f84:	f000 8086 	beq.w	8013094 <HAL_TIM_ConfigClockSource+0x172>
 8012f88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012f8c:	d87f      	bhi.n	801308e <HAL_TIM_ConfigClockSource+0x16c>
 8012f8e:	2b70      	cmp	r3, #112	@ 0x70
 8012f90:	d01a      	beq.n	8012fc8 <HAL_TIM_ConfigClockSource+0xa6>
 8012f92:	2b70      	cmp	r3, #112	@ 0x70
 8012f94:	d87b      	bhi.n	801308e <HAL_TIM_ConfigClockSource+0x16c>
 8012f96:	2b60      	cmp	r3, #96	@ 0x60
 8012f98:	d050      	beq.n	801303c <HAL_TIM_ConfigClockSource+0x11a>
 8012f9a:	2b60      	cmp	r3, #96	@ 0x60
 8012f9c:	d877      	bhi.n	801308e <HAL_TIM_ConfigClockSource+0x16c>
 8012f9e:	2b50      	cmp	r3, #80	@ 0x50
 8012fa0:	d03c      	beq.n	801301c <HAL_TIM_ConfigClockSource+0xfa>
 8012fa2:	2b50      	cmp	r3, #80	@ 0x50
 8012fa4:	d873      	bhi.n	801308e <HAL_TIM_ConfigClockSource+0x16c>
 8012fa6:	2b40      	cmp	r3, #64	@ 0x40
 8012fa8:	d058      	beq.n	801305c <HAL_TIM_ConfigClockSource+0x13a>
 8012faa:	2b40      	cmp	r3, #64	@ 0x40
 8012fac:	d86f      	bhi.n	801308e <HAL_TIM_ConfigClockSource+0x16c>
 8012fae:	2b30      	cmp	r3, #48	@ 0x30
 8012fb0:	d064      	beq.n	801307c <HAL_TIM_ConfigClockSource+0x15a>
 8012fb2:	2b30      	cmp	r3, #48	@ 0x30
 8012fb4:	d86b      	bhi.n	801308e <HAL_TIM_ConfigClockSource+0x16c>
 8012fb6:	2b20      	cmp	r3, #32
 8012fb8:	d060      	beq.n	801307c <HAL_TIM_ConfigClockSource+0x15a>
 8012fba:	2b20      	cmp	r3, #32
 8012fbc:	d867      	bhi.n	801308e <HAL_TIM_ConfigClockSource+0x16c>
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	d05c      	beq.n	801307c <HAL_TIM_ConfigClockSource+0x15a>
 8012fc2:	2b10      	cmp	r3, #16
 8012fc4:	d05a      	beq.n	801307c <HAL_TIM_ConfigClockSource+0x15a>
 8012fc6:	e062      	b.n	801308e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8012fc8:	687b      	ldr	r3, [r7, #4]
 8012fca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8012fcc:	683b      	ldr	r3, [r7, #0]
 8012fce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8012fd0:	683b      	ldr	r3, [r7, #0]
 8012fd2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8012fd4:	683b      	ldr	r3, [r7, #0]
 8012fd6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8012fd8:	f000 f9b2 	bl	8013340 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8012fdc:	687b      	ldr	r3, [r7, #4]
 8012fde:	681b      	ldr	r3, [r3, #0]
 8012fe0:	689b      	ldr	r3, [r3, #8]
 8012fe2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8012fe4:	68bb      	ldr	r3, [r7, #8]
 8012fe6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8012fea:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	681b      	ldr	r3, [r3, #0]
 8012ff0:	68ba      	ldr	r2, [r7, #8]
 8012ff2:	609a      	str	r2, [r3, #8]
      break;
 8012ff4:	e04f      	b.n	8013096 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8012ff6:	687b      	ldr	r3, [r7, #4]
 8012ff8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8012ffa:	683b      	ldr	r3, [r7, #0]
 8012ffc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8012ffe:	683b      	ldr	r3, [r7, #0]
 8013000:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8013002:	683b      	ldr	r3, [r7, #0]
 8013004:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8013006:	f000 f99b 	bl	8013340 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	681b      	ldr	r3, [r3, #0]
 801300e:	689a      	ldr	r2, [r3, #8]
 8013010:	687b      	ldr	r3, [r7, #4]
 8013012:	681b      	ldr	r3, [r3, #0]
 8013014:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8013018:	609a      	str	r2, [r3, #8]
      break;
 801301a:	e03c      	b.n	8013096 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801301c:	687b      	ldr	r3, [r7, #4]
 801301e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8013020:	683b      	ldr	r3, [r7, #0]
 8013022:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8013024:	683b      	ldr	r3, [r7, #0]
 8013026:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8013028:	461a      	mov	r2, r3
 801302a:	f000 f90f 	bl	801324c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 801302e:	687b      	ldr	r3, [r7, #4]
 8013030:	681b      	ldr	r3, [r3, #0]
 8013032:	2150      	movs	r1, #80	@ 0x50
 8013034:	4618      	mov	r0, r3
 8013036:	f000 f968 	bl	801330a <TIM_ITRx_SetConfig>
      break;
 801303a:	e02c      	b.n	8013096 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8013040:	683b      	ldr	r3, [r7, #0]
 8013042:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8013044:	683b      	ldr	r3, [r7, #0]
 8013046:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8013048:	461a      	mov	r2, r3
 801304a:	f000 f92e 	bl	80132aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 801304e:	687b      	ldr	r3, [r7, #4]
 8013050:	681b      	ldr	r3, [r3, #0]
 8013052:	2160      	movs	r1, #96	@ 0x60
 8013054:	4618      	mov	r0, r3
 8013056:	f000 f958 	bl	801330a <TIM_ITRx_SetConfig>
      break;
 801305a:	e01c      	b.n	8013096 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8013060:	683b      	ldr	r3, [r7, #0]
 8013062:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8013064:	683b      	ldr	r3, [r7, #0]
 8013066:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8013068:	461a      	mov	r2, r3
 801306a:	f000 f8ef 	bl	801324c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 801306e:	687b      	ldr	r3, [r7, #4]
 8013070:	681b      	ldr	r3, [r3, #0]
 8013072:	2140      	movs	r1, #64	@ 0x40
 8013074:	4618      	mov	r0, r3
 8013076:	f000 f948 	bl	801330a <TIM_ITRx_SetConfig>
      break;
 801307a:	e00c      	b.n	8013096 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	681a      	ldr	r2, [r3, #0]
 8013080:	683b      	ldr	r3, [r7, #0]
 8013082:	681b      	ldr	r3, [r3, #0]
 8013084:	4619      	mov	r1, r3
 8013086:	4610      	mov	r0, r2
 8013088:	f000 f93f 	bl	801330a <TIM_ITRx_SetConfig>
      break;
 801308c:	e003      	b.n	8013096 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 801308e:	2301      	movs	r3, #1
 8013090:	73fb      	strb	r3, [r7, #15]
      break;
 8013092:	e000      	b.n	8013096 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8013094:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8013096:	687b      	ldr	r3, [r7, #4]
 8013098:	2201      	movs	r2, #1
 801309a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801309e:	687b      	ldr	r3, [r7, #4]
 80130a0:	2200      	movs	r2, #0
 80130a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80130a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80130a8:	4618      	mov	r0, r3
 80130aa:	3710      	adds	r7, #16
 80130ac:	46bd      	mov	sp, r7
 80130ae:	bd80      	pop	{r7, pc}

080130b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80130b0:	b480      	push	{r7}
 80130b2:	b083      	sub	sp, #12
 80130b4:	af00      	add	r7, sp, #0
 80130b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80130b8:	bf00      	nop
 80130ba:	370c      	adds	r7, #12
 80130bc:	46bd      	mov	sp, r7
 80130be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130c2:	4770      	bx	lr

080130c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80130c4:	b480      	push	{r7}
 80130c6:	b083      	sub	sp, #12
 80130c8:	af00      	add	r7, sp, #0
 80130ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80130cc:	bf00      	nop
 80130ce:	370c      	adds	r7, #12
 80130d0:	46bd      	mov	sp, r7
 80130d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130d6:	4770      	bx	lr

080130d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80130d8:	b480      	push	{r7}
 80130da:	b083      	sub	sp, #12
 80130dc:	af00      	add	r7, sp, #0
 80130de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80130e0:	bf00      	nop
 80130e2:	370c      	adds	r7, #12
 80130e4:	46bd      	mov	sp, r7
 80130e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130ea:	4770      	bx	lr

080130ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80130ec:	b480      	push	{r7}
 80130ee:	b083      	sub	sp, #12
 80130f0:	af00      	add	r7, sp, #0
 80130f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80130f4:	bf00      	nop
 80130f6:	370c      	adds	r7, #12
 80130f8:	46bd      	mov	sp, r7
 80130fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130fe:	4770      	bx	lr

08013100 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8013100:	b480      	push	{r7}
 8013102:	b085      	sub	sp, #20
 8013104:	af00      	add	r7, sp, #0
 8013106:	6078      	str	r0, [r7, #4]
 8013108:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801310a:	687b      	ldr	r3, [r7, #4]
 801310c:	681b      	ldr	r3, [r3, #0]
 801310e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	4a43      	ldr	r2, [pc, #268]	@ (8013220 <TIM_Base_SetConfig+0x120>)
 8013114:	4293      	cmp	r3, r2
 8013116:	d013      	beq.n	8013140 <TIM_Base_SetConfig+0x40>
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801311e:	d00f      	beq.n	8013140 <TIM_Base_SetConfig+0x40>
 8013120:	687b      	ldr	r3, [r7, #4]
 8013122:	4a40      	ldr	r2, [pc, #256]	@ (8013224 <TIM_Base_SetConfig+0x124>)
 8013124:	4293      	cmp	r3, r2
 8013126:	d00b      	beq.n	8013140 <TIM_Base_SetConfig+0x40>
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	4a3f      	ldr	r2, [pc, #252]	@ (8013228 <TIM_Base_SetConfig+0x128>)
 801312c:	4293      	cmp	r3, r2
 801312e:	d007      	beq.n	8013140 <TIM_Base_SetConfig+0x40>
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	4a3e      	ldr	r2, [pc, #248]	@ (801322c <TIM_Base_SetConfig+0x12c>)
 8013134:	4293      	cmp	r3, r2
 8013136:	d003      	beq.n	8013140 <TIM_Base_SetConfig+0x40>
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	4a3d      	ldr	r2, [pc, #244]	@ (8013230 <TIM_Base_SetConfig+0x130>)
 801313c:	4293      	cmp	r3, r2
 801313e:	d108      	bne.n	8013152 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8013140:	68fb      	ldr	r3, [r7, #12]
 8013142:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013146:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8013148:	683b      	ldr	r3, [r7, #0]
 801314a:	685b      	ldr	r3, [r3, #4]
 801314c:	68fa      	ldr	r2, [r7, #12]
 801314e:	4313      	orrs	r3, r2
 8013150:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	4a32      	ldr	r2, [pc, #200]	@ (8013220 <TIM_Base_SetConfig+0x120>)
 8013156:	4293      	cmp	r3, r2
 8013158:	d02b      	beq.n	80131b2 <TIM_Base_SetConfig+0xb2>
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013160:	d027      	beq.n	80131b2 <TIM_Base_SetConfig+0xb2>
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	4a2f      	ldr	r2, [pc, #188]	@ (8013224 <TIM_Base_SetConfig+0x124>)
 8013166:	4293      	cmp	r3, r2
 8013168:	d023      	beq.n	80131b2 <TIM_Base_SetConfig+0xb2>
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	4a2e      	ldr	r2, [pc, #184]	@ (8013228 <TIM_Base_SetConfig+0x128>)
 801316e:	4293      	cmp	r3, r2
 8013170:	d01f      	beq.n	80131b2 <TIM_Base_SetConfig+0xb2>
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	4a2d      	ldr	r2, [pc, #180]	@ (801322c <TIM_Base_SetConfig+0x12c>)
 8013176:	4293      	cmp	r3, r2
 8013178:	d01b      	beq.n	80131b2 <TIM_Base_SetConfig+0xb2>
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	4a2c      	ldr	r2, [pc, #176]	@ (8013230 <TIM_Base_SetConfig+0x130>)
 801317e:	4293      	cmp	r3, r2
 8013180:	d017      	beq.n	80131b2 <TIM_Base_SetConfig+0xb2>
 8013182:	687b      	ldr	r3, [r7, #4]
 8013184:	4a2b      	ldr	r2, [pc, #172]	@ (8013234 <TIM_Base_SetConfig+0x134>)
 8013186:	4293      	cmp	r3, r2
 8013188:	d013      	beq.n	80131b2 <TIM_Base_SetConfig+0xb2>
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	4a2a      	ldr	r2, [pc, #168]	@ (8013238 <TIM_Base_SetConfig+0x138>)
 801318e:	4293      	cmp	r3, r2
 8013190:	d00f      	beq.n	80131b2 <TIM_Base_SetConfig+0xb2>
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	4a29      	ldr	r2, [pc, #164]	@ (801323c <TIM_Base_SetConfig+0x13c>)
 8013196:	4293      	cmp	r3, r2
 8013198:	d00b      	beq.n	80131b2 <TIM_Base_SetConfig+0xb2>
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	4a28      	ldr	r2, [pc, #160]	@ (8013240 <TIM_Base_SetConfig+0x140>)
 801319e:	4293      	cmp	r3, r2
 80131a0:	d007      	beq.n	80131b2 <TIM_Base_SetConfig+0xb2>
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	4a27      	ldr	r2, [pc, #156]	@ (8013244 <TIM_Base_SetConfig+0x144>)
 80131a6:	4293      	cmp	r3, r2
 80131a8:	d003      	beq.n	80131b2 <TIM_Base_SetConfig+0xb2>
 80131aa:	687b      	ldr	r3, [r7, #4]
 80131ac:	4a26      	ldr	r2, [pc, #152]	@ (8013248 <TIM_Base_SetConfig+0x148>)
 80131ae:	4293      	cmp	r3, r2
 80131b0:	d108      	bne.n	80131c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80131b2:	68fb      	ldr	r3, [r7, #12]
 80131b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80131b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80131ba:	683b      	ldr	r3, [r7, #0]
 80131bc:	68db      	ldr	r3, [r3, #12]
 80131be:	68fa      	ldr	r2, [r7, #12]
 80131c0:	4313      	orrs	r3, r2
 80131c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80131c4:	68fb      	ldr	r3, [r7, #12]
 80131c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80131ca:	683b      	ldr	r3, [r7, #0]
 80131cc:	695b      	ldr	r3, [r3, #20]
 80131ce:	4313      	orrs	r3, r2
 80131d0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80131d2:	683b      	ldr	r3, [r7, #0]
 80131d4:	689a      	ldr	r2, [r3, #8]
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80131da:	683b      	ldr	r3, [r7, #0]
 80131dc:	681a      	ldr	r2, [r3, #0]
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	4a0e      	ldr	r2, [pc, #56]	@ (8013220 <TIM_Base_SetConfig+0x120>)
 80131e6:	4293      	cmp	r3, r2
 80131e8:	d003      	beq.n	80131f2 <TIM_Base_SetConfig+0xf2>
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	4a10      	ldr	r2, [pc, #64]	@ (8013230 <TIM_Base_SetConfig+0x130>)
 80131ee:	4293      	cmp	r3, r2
 80131f0:	d103      	bne.n	80131fa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80131f2:	683b      	ldr	r3, [r7, #0]
 80131f4:	691a      	ldr	r2, [r3, #16]
 80131f6:	687b      	ldr	r3, [r7, #4]
 80131f8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	681b      	ldr	r3, [r3, #0]
 80131fe:	f043 0204 	orr.w	r2, r3, #4
 8013202:	687b      	ldr	r3, [r7, #4]
 8013204:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	2201      	movs	r2, #1
 801320a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	68fa      	ldr	r2, [r7, #12]
 8013210:	601a      	str	r2, [r3, #0]
}
 8013212:	bf00      	nop
 8013214:	3714      	adds	r7, #20
 8013216:	46bd      	mov	sp, r7
 8013218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801321c:	4770      	bx	lr
 801321e:	bf00      	nop
 8013220:	40010000 	.word	0x40010000
 8013224:	40000400 	.word	0x40000400
 8013228:	40000800 	.word	0x40000800
 801322c:	40000c00 	.word	0x40000c00
 8013230:	40010400 	.word	0x40010400
 8013234:	40014000 	.word	0x40014000
 8013238:	40014400 	.word	0x40014400
 801323c:	40014800 	.word	0x40014800
 8013240:	40001800 	.word	0x40001800
 8013244:	40001c00 	.word	0x40001c00
 8013248:	40002000 	.word	0x40002000

0801324c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801324c:	b480      	push	{r7}
 801324e:	b087      	sub	sp, #28
 8013250:	af00      	add	r7, sp, #0
 8013252:	60f8      	str	r0, [r7, #12]
 8013254:	60b9      	str	r1, [r7, #8]
 8013256:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8013258:	68fb      	ldr	r3, [r7, #12]
 801325a:	6a1b      	ldr	r3, [r3, #32]
 801325c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801325e:	68fb      	ldr	r3, [r7, #12]
 8013260:	6a1b      	ldr	r3, [r3, #32]
 8013262:	f023 0201 	bic.w	r2, r3, #1
 8013266:	68fb      	ldr	r3, [r7, #12]
 8013268:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801326a:	68fb      	ldr	r3, [r7, #12]
 801326c:	699b      	ldr	r3, [r3, #24]
 801326e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8013270:	693b      	ldr	r3, [r7, #16]
 8013272:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8013276:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8013278:	687b      	ldr	r3, [r7, #4]
 801327a:	011b      	lsls	r3, r3, #4
 801327c:	693a      	ldr	r2, [r7, #16]
 801327e:	4313      	orrs	r3, r2
 8013280:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8013282:	697b      	ldr	r3, [r7, #20]
 8013284:	f023 030a 	bic.w	r3, r3, #10
 8013288:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801328a:	697a      	ldr	r2, [r7, #20]
 801328c:	68bb      	ldr	r3, [r7, #8]
 801328e:	4313      	orrs	r3, r2
 8013290:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8013292:	68fb      	ldr	r3, [r7, #12]
 8013294:	693a      	ldr	r2, [r7, #16]
 8013296:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013298:	68fb      	ldr	r3, [r7, #12]
 801329a:	697a      	ldr	r2, [r7, #20]
 801329c:	621a      	str	r2, [r3, #32]
}
 801329e:	bf00      	nop
 80132a0:	371c      	adds	r7, #28
 80132a2:	46bd      	mov	sp, r7
 80132a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132a8:	4770      	bx	lr

080132aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80132aa:	b480      	push	{r7}
 80132ac:	b087      	sub	sp, #28
 80132ae:	af00      	add	r7, sp, #0
 80132b0:	60f8      	str	r0, [r7, #12]
 80132b2:	60b9      	str	r1, [r7, #8]
 80132b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80132b6:	68fb      	ldr	r3, [r7, #12]
 80132b8:	6a1b      	ldr	r3, [r3, #32]
 80132ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80132bc:	68fb      	ldr	r3, [r7, #12]
 80132be:	6a1b      	ldr	r3, [r3, #32]
 80132c0:	f023 0210 	bic.w	r2, r3, #16
 80132c4:	68fb      	ldr	r3, [r7, #12]
 80132c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80132c8:	68fb      	ldr	r3, [r7, #12]
 80132ca:	699b      	ldr	r3, [r3, #24]
 80132cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80132ce:	693b      	ldr	r3, [r7, #16]
 80132d0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80132d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80132d6:	687b      	ldr	r3, [r7, #4]
 80132d8:	031b      	lsls	r3, r3, #12
 80132da:	693a      	ldr	r2, [r7, #16]
 80132dc:	4313      	orrs	r3, r2
 80132de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80132e0:	697b      	ldr	r3, [r7, #20]
 80132e2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80132e6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80132e8:	68bb      	ldr	r3, [r7, #8]
 80132ea:	011b      	lsls	r3, r3, #4
 80132ec:	697a      	ldr	r2, [r7, #20]
 80132ee:	4313      	orrs	r3, r2
 80132f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80132f2:	68fb      	ldr	r3, [r7, #12]
 80132f4:	693a      	ldr	r2, [r7, #16]
 80132f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80132f8:	68fb      	ldr	r3, [r7, #12]
 80132fa:	697a      	ldr	r2, [r7, #20]
 80132fc:	621a      	str	r2, [r3, #32]
}
 80132fe:	bf00      	nop
 8013300:	371c      	adds	r7, #28
 8013302:	46bd      	mov	sp, r7
 8013304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013308:	4770      	bx	lr

0801330a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801330a:	b480      	push	{r7}
 801330c:	b085      	sub	sp, #20
 801330e:	af00      	add	r7, sp, #0
 8013310:	6078      	str	r0, [r7, #4]
 8013312:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8013314:	687b      	ldr	r3, [r7, #4]
 8013316:	689b      	ldr	r3, [r3, #8]
 8013318:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801331a:	68fb      	ldr	r3, [r7, #12]
 801331c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013320:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8013322:	683a      	ldr	r2, [r7, #0]
 8013324:	68fb      	ldr	r3, [r7, #12]
 8013326:	4313      	orrs	r3, r2
 8013328:	f043 0307 	orr.w	r3, r3, #7
 801332c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801332e:	687b      	ldr	r3, [r7, #4]
 8013330:	68fa      	ldr	r2, [r7, #12]
 8013332:	609a      	str	r2, [r3, #8]
}
 8013334:	bf00      	nop
 8013336:	3714      	adds	r7, #20
 8013338:	46bd      	mov	sp, r7
 801333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801333e:	4770      	bx	lr

08013340 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8013340:	b480      	push	{r7}
 8013342:	b087      	sub	sp, #28
 8013344:	af00      	add	r7, sp, #0
 8013346:	60f8      	str	r0, [r7, #12]
 8013348:	60b9      	str	r1, [r7, #8]
 801334a:	607a      	str	r2, [r7, #4]
 801334c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801334e:	68fb      	ldr	r3, [r7, #12]
 8013350:	689b      	ldr	r3, [r3, #8]
 8013352:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013354:	697b      	ldr	r3, [r7, #20]
 8013356:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801335a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801335c:	683b      	ldr	r3, [r7, #0]
 801335e:	021a      	lsls	r2, r3, #8
 8013360:	687b      	ldr	r3, [r7, #4]
 8013362:	431a      	orrs	r2, r3
 8013364:	68bb      	ldr	r3, [r7, #8]
 8013366:	4313      	orrs	r3, r2
 8013368:	697a      	ldr	r2, [r7, #20]
 801336a:	4313      	orrs	r3, r2
 801336c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801336e:	68fb      	ldr	r3, [r7, #12]
 8013370:	697a      	ldr	r2, [r7, #20]
 8013372:	609a      	str	r2, [r3, #8]
}
 8013374:	bf00      	nop
 8013376:	371c      	adds	r7, #28
 8013378:	46bd      	mov	sp, r7
 801337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801337e:	4770      	bx	lr

08013380 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8013380:	b480      	push	{r7}
 8013382:	b085      	sub	sp, #20
 8013384:	af00      	add	r7, sp, #0
 8013386:	6078      	str	r0, [r7, #4]
 8013388:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8013390:	2b01      	cmp	r3, #1
 8013392:	d101      	bne.n	8013398 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8013394:	2302      	movs	r3, #2
 8013396:	e05a      	b.n	801344e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	2201      	movs	r2, #1
 801339c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	2202      	movs	r2, #2
 80133a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80133a8:	687b      	ldr	r3, [r7, #4]
 80133aa:	681b      	ldr	r3, [r3, #0]
 80133ac:	685b      	ldr	r3, [r3, #4]
 80133ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	681b      	ldr	r3, [r3, #0]
 80133b4:	689b      	ldr	r3, [r3, #8]
 80133b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80133b8:	68fb      	ldr	r3, [r7, #12]
 80133ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80133be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80133c0:	683b      	ldr	r3, [r7, #0]
 80133c2:	681b      	ldr	r3, [r3, #0]
 80133c4:	68fa      	ldr	r2, [r7, #12]
 80133c6:	4313      	orrs	r3, r2
 80133c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80133ca:	687b      	ldr	r3, [r7, #4]
 80133cc:	681b      	ldr	r3, [r3, #0]
 80133ce:	68fa      	ldr	r2, [r7, #12]
 80133d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80133d2:	687b      	ldr	r3, [r7, #4]
 80133d4:	681b      	ldr	r3, [r3, #0]
 80133d6:	4a21      	ldr	r2, [pc, #132]	@ (801345c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80133d8:	4293      	cmp	r3, r2
 80133da:	d022      	beq.n	8013422 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80133dc:	687b      	ldr	r3, [r7, #4]
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80133e4:	d01d      	beq.n	8013422 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	681b      	ldr	r3, [r3, #0]
 80133ea:	4a1d      	ldr	r2, [pc, #116]	@ (8013460 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80133ec:	4293      	cmp	r3, r2
 80133ee:	d018      	beq.n	8013422 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	681b      	ldr	r3, [r3, #0]
 80133f4:	4a1b      	ldr	r2, [pc, #108]	@ (8013464 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80133f6:	4293      	cmp	r3, r2
 80133f8:	d013      	beq.n	8013422 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80133fa:	687b      	ldr	r3, [r7, #4]
 80133fc:	681b      	ldr	r3, [r3, #0]
 80133fe:	4a1a      	ldr	r2, [pc, #104]	@ (8013468 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8013400:	4293      	cmp	r3, r2
 8013402:	d00e      	beq.n	8013422 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013404:	687b      	ldr	r3, [r7, #4]
 8013406:	681b      	ldr	r3, [r3, #0]
 8013408:	4a18      	ldr	r2, [pc, #96]	@ (801346c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 801340a:	4293      	cmp	r3, r2
 801340c:	d009      	beq.n	8013422 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801340e:	687b      	ldr	r3, [r7, #4]
 8013410:	681b      	ldr	r3, [r3, #0]
 8013412:	4a17      	ldr	r2, [pc, #92]	@ (8013470 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8013414:	4293      	cmp	r3, r2
 8013416:	d004      	beq.n	8013422 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013418:	687b      	ldr	r3, [r7, #4]
 801341a:	681b      	ldr	r3, [r3, #0]
 801341c:	4a15      	ldr	r2, [pc, #84]	@ (8013474 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 801341e:	4293      	cmp	r3, r2
 8013420:	d10c      	bne.n	801343c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8013422:	68bb      	ldr	r3, [r7, #8]
 8013424:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8013428:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801342a:	683b      	ldr	r3, [r7, #0]
 801342c:	685b      	ldr	r3, [r3, #4]
 801342e:	68ba      	ldr	r2, [r7, #8]
 8013430:	4313      	orrs	r3, r2
 8013432:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8013434:	687b      	ldr	r3, [r7, #4]
 8013436:	681b      	ldr	r3, [r3, #0]
 8013438:	68ba      	ldr	r2, [r7, #8]
 801343a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	2201      	movs	r2, #1
 8013440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	2200      	movs	r2, #0
 8013448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801344c:	2300      	movs	r3, #0
}
 801344e:	4618      	mov	r0, r3
 8013450:	3714      	adds	r7, #20
 8013452:	46bd      	mov	sp, r7
 8013454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013458:	4770      	bx	lr
 801345a:	bf00      	nop
 801345c:	40010000 	.word	0x40010000
 8013460:	40000400 	.word	0x40000400
 8013464:	40000800 	.word	0x40000800
 8013468:	40000c00 	.word	0x40000c00
 801346c:	40010400 	.word	0x40010400
 8013470:	40014000 	.word	0x40014000
 8013474:	40001800 	.word	0x40001800

08013478 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8013478:	b480      	push	{r7}
 801347a:	b083      	sub	sp, #12
 801347c:	af00      	add	r7, sp, #0
 801347e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8013480:	bf00      	nop
 8013482:	370c      	adds	r7, #12
 8013484:	46bd      	mov	sp, r7
 8013486:	f85d 7b04 	ldr.w	r7, [sp], #4
 801348a:	4770      	bx	lr

0801348c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 801348c:	b480      	push	{r7}
 801348e:	b083      	sub	sp, #12
 8013490:	af00      	add	r7, sp, #0
 8013492:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8013494:	bf00      	nop
 8013496:	370c      	adds	r7, #12
 8013498:	46bd      	mov	sp, r7
 801349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801349e:	4770      	bx	lr

080134a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80134a0:	b580      	push	{r7, lr}
 80134a2:	b082      	sub	sp, #8
 80134a4:	af00      	add	r7, sp, #0
 80134a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80134a8:	687b      	ldr	r3, [r7, #4]
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d101      	bne.n	80134b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80134ae:	2301      	movs	r3, #1
 80134b0:	e042      	b.n	8013538 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80134b2:	687b      	ldr	r3, [r7, #4]
 80134b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80134b8:	b2db      	uxtb	r3, r3
 80134ba:	2b00      	cmp	r3, #0
 80134bc:	d106      	bne.n	80134cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80134be:	687b      	ldr	r3, [r7, #4]
 80134c0:	2200      	movs	r2, #0
 80134c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80134c6:	6878      	ldr	r0, [r7, #4]
 80134c8:	f7fc fa5c 	bl	800f984 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	2224      	movs	r2, #36	@ 0x24
 80134d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	681b      	ldr	r3, [r3, #0]
 80134d8:	68da      	ldr	r2, [r3, #12]
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	681b      	ldr	r3, [r3, #0]
 80134de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80134e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80134e4:	6878      	ldr	r0, [r7, #4]
 80134e6:	f000 ff63 	bl	80143b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	681b      	ldr	r3, [r3, #0]
 80134ee:	691a      	ldr	r2, [r3, #16]
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	681b      	ldr	r3, [r3, #0]
 80134f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80134f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80134fa:	687b      	ldr	r3, [r7, #4]
 80134fc:	681b      	ldr	r3, [r3, #0]
 80134fe:	695a      	ldr	r2, [r3, #20]
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	681b      	ldr	r3, [r3, #0]
 8013504:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8013508:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 801350a:	687b      	ldr	r3, [r7, #4]
 801350c:	681b      	ldr	r3, [r3, #0]
 801350e:	68da      	ldr	r2, [r3, #12]
 8013510:	687b      	ldr	r3, [r7, #4]
 8013512:	681b      	ldr	r3, [r3, #0]
 8013514:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8013518:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801351a:	687b      	ldr	r3, [r7, #4]
 801351c:	2200      	movs	r2, #0
 801351e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	2220      	movs	r2, #32
 8013524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	2220      	movs	r2, #32
 801352c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	2200      	movs	r2, #0
 8013534:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8013536:	2300      	movs	r3, #0
}
 8013538:	4618      	mov	r0, r3
 801353a:	3708      	adds	r7, #8
 801353c:	46bd      	mov	sp, r7
 801353e:	bd80      	pop	{r7, pc}

08013540 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8013540:	b480      	push	{r7}
 8013542:	b085      	sub	sp, #20
 8013544:	af00      	add	r7, sp, #0
 8013546:	60f8      	str	r0, [r7, #12]
 8013548:	60b9      	str	r1, [r7, #8]
 801354a:	4613      	mov	r3, r2
 801354c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801354e:	68fb      	ldr	r3, [r7, #12]
 8013550:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8013554:	b2db      	uxtb	r3, r3
 8013556:	2b20      	cmp	r3, #32
 8013558:	d121      	bne.n	801359e <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 801355a:	68bb      	ldr	r3, [r7, #8]
 801355c:	2b00      	cmp	r3, #0
 801355e:	d002      	beq.n	8013566 <HAL_UART_Transmit_IT+0x26>
 8013560:	88fb      	ldrh	r3, [r7, #6]
 8013562:	2b00      	cmp	r3, #0
 8013564:	d101      	bne.n	801356a <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8013566:	2301      	movs	r3, #1
 8013568:	e01a      	b.n	80135a0 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 801356a:	68fb      	ldr	r3, [r7, #12]
 801356c:	68ba      	ldr	r2, [r7, #8]
 801356e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8013570:	68fb      	ldr	r3, [r7, #12]
 8013572:	88fa      	ldrh	r2, [r7, #6]
 8013574:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8013576:	68fb      	ldr	r3, [r7, #12]
 8013578:	88fa      	ldrh	r2, [r7, #6]
 801357a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801357c:	68fb      	ldr	r3, [r7, #12]
 801357e:	2200      	movs	r2, #0
 8013580:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8013582:	68fb      	ldr	r3, [r7, #12]
 8013584:	2221      	movs	r2, #33	@ 0x21
 8013586:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 801358a:	68fb      	ldr	r3, [r7, #12]
 801358c:	681b      	ldr	r3, [r3, #0]
 801358e:	68da      	ldr	r2, [r3, #12]
 8013590:	68fb      	ldr	r3, [r7, #12]
 8013592:	681b      	ldr	r3, [r3, #0]
 8013594:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8013598:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 801359a:	2300      	movs	r3, #0
 801359c:	e000      	b.n	80135a0 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 801359e:	2302      	movs	r3, #2
  }
}
 80135a0:	4618      	mov	r0, r3
 80135a2:	3714      	adds	r7, #20
 80135a4:	46bd      	mov	sp, r7
 80135a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135aa:	4770      	bx	lr

080135ac <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80135ac:	b580      	push	{r7, lr}
 80135ae:	b084      	sub	sp, #16
 80135b0:	af00      	add	r7, sp, #0
 80135b2:	60f8      	str	r0, [r7, #12]
 80135b4:	60b9      	str	r1, [r7, #8]
 80135b6:	4613      	mov	r3, r2
 80135b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80135ba:	68fb      	ldr	r3, [r7, #12]
 80135bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80135c0:	b2db      	uxtb	r3, r3
 80135c2:	2b20      	cmp	r3, #32
 80135c4:	d112      	bne.n	80135ec <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80135c6:	68bb      	ldr	r3, [r7, #8]
 80135c8:	2b00      	cmp	r3, #0
 80135ca:	d002      	beq.n	80135d2 <HAL_UART_Receive_IT+0x26>
 80135cc:	88fb      	ldrh	r3, [r7, #6]
 80135ce:	2b00      	cmp	r3, #0
 80135d0:	d101      	bne.n	80135d6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80135d2:	2301      	movs	r3, #1
 80135d4:	e00b      	b.n	80135ee <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80135d6:	68fb      	ldr	r3, [r7, #12]
 80135d8:	2200      	movs	r2, #0
 80135da:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80135dc:	88fb      	ldrh	r3, [r7, #6]
 80135de:	461a      	mov	r2, r3
 80135e0:	68b9      	ldr	r1, [r7, #8]
 80135e2:	68f8      	ldr	r0, [r7, #12]
 80135e4:	f000 fc98 	bl	8013f18 <UART_Start_Receive_IT>
 80135e8:	4603      	mov	r3, r0
 80135ea:	e000      	b.n	80135ee <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80135ec:	2302      	movs	r3, #2
  }
}
 80135ee:	4618      	mov	r0, r3
 80135f0:	3710      	adds	r7, #16
 80135f2:	46bd      	mov	sp, r7
 80135f4:	bd80      	pop	{r7, pc}
	...

080135f8 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 80135f8:	b580      	push	{r7, lr}
 80135fa:	b0a2      	sub	sp, #136	@ 0x88
 80135fc:	af00      	add	r7, sp, #0
 80135fe:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 8013600:	2301      	movs	r3, #1
 8013602:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8013606:	687b      	ldr	r3, [r7, #4]
 8013608:	681b      	ldr	r3, [r3, #0]
 801360a:	330c      	adds	r3, #12
 801360c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801360e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013610:	e853 3f00 	ldrex	r3, [r3]
 8013614:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8013616:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013618:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 801361c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	681b      	ldr	r3, [r3, #0]
 8013624:	330c      	adds	r3, #12
 8013626:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801362a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801362c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801362e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8013630:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8013632:	e841 2300 	strex	r3, r2, [r1]
 8013636:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8013638:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801363a:	2b00      	cmp	r3, #0
 801363c:	d1e3      	bne.n	8013606 <HAL_UART_Abort_IT+0xe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	681b      	ldr	r3, [r3, #0]
 8013642:	3314      	adds	r3, #20
 8013644:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013646:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013648:	e853 3f00 	ldrex	r3, [r3]
 801364c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801364e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013650:	f023 0301 	bic.w	r3, r3, #1
 8013654:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8013656:	687b      	ldr	r3, [r7, #4]
 8013658:	681b      	ldr	r3, [r3, #0]
 801365a:	3314      	adds	r3, #20
 801365c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801365e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8013660:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013662:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013664:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013666:	e841 2300 	strex	r3, r2, [r1]
 801366a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801366c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801366e:	2b00      	cmp	r3, #0
 8013670:	d1e5      	bne.n	801363e <HAL_UART_Abort_IT+0x46>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013672:	687b      	ldr	r3, [r7, #4]
 8013674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013676:	2b01      	cmp	r3, #1
 8013678:	d119      	bne.n	80136ae <HAL_UART_Abort_IT+0xb6>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	681b      	ldr	r3, [r3, #0]
 801367e:	330c      	adds	r3, #12
 8013680:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013684:	e853 3f00 	ldrex	r3, [r3]
 8013688:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801368a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801368c:	f023 0310 	bic.w	r3, r3, #16
 8013690:	67bb      	str	r3, [r7, #120]	@ 0x78
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	681b      	ldr	r3, [r3, #0]
 8013696:	330c      	adds	r3, #12
 8013698:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801369a:	647a      	str	r2, [r7, #68]	@ 0x44
 801369c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801369e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80136a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80136a2:	e841 2300 	strex	r3, r2, [r1]
 80136a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80136a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d1e5      	bne.n	801367a <HAL_UART_Abort_IT+0x82>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 80136ae:	687b      	ldr	r3, [r7, #4]
 80136b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80136b2:	2b00      	cmp	r3, #0
 80136b4:	d00f      	beq.n	80136d6 <HAL_UART_Abort_IT+0xde>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80136b6:	687b      	ldr	r3, [r7, #4]
 80136b8:	681b      	ldr	r3, [r3, #0]
 80136ba:	695b      	ldr	r3, [r3, #20]
 80136bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80136c0:	2b80      	cmp	r3, #128	@ 0x80
 80136c2:	d104      	bne.n	80136ce <HAL_UART_Abort_IT+0xd6>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80136c8:	4a53      	ldr	r2, [pc, #332]	@ (8013818 <HAL_UART_Abort_IT+0x220>)
 80136ca:	651a      	str	r2, [r3, #80]	@ 0x50
 80136cc:	e003      	b.n	80136d6 <HAL_UART_Abort_IT+0xde>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 80136ce:	687b      	ldr	r3, [r7, #4]
 80136d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80136d2:	2200      	movs	r2, #0
 80136d4:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d00f      	beq.n	80136fe <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80136de:	687b      	ldr	r3, [r7, #4]
 80136e0:	681b      	ldr	r3, [r3, #0]
 80136e2:	695b      	ldr	r3, [r3, #20]
 80136e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80136e8:	2b40      	cmp	r3, #64	@ 0x40
 80136ea:	d104      	bne.n	80136f6 <HAL_UART_Abort_IT+0xfe>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 80136ec:	687b      	ldr	r3, [r7, #4]
 80136ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80136f0:	4a4a      	ldr	r2, [pc, #296]	@ (801381c <HAL_UART_Abort_IT+0x224>)
 80136f2:	651a      	str	r2, [r3, #80]	@ 0x50
 80136f4:	e003      	b.n	80136fe <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 80136f6:	687b      	ldr	r3, [r7, #4]
 80136f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80136fa:	2200      	movs	r2, #0
 80136fc:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	681b      	ldr	r3, [r3, #0]
 8013702:	695b      	ldr	r3, [r3, #20]
 8013704:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013708:	2b80      	cmp	r3, #128	@ 0x80
 801370a:	d12d      	bne.n	8013768 <HAL_UART_Abort_IT+0x170>
  {
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801370c:	687b      	ldr	r3, [r7, #4]
 801370e:	681b      	ldr	r3, [r3, #0]
 8013710:	3314      	adds	r3, #20
 8013712:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013716:	e853 3f00 	ldrex	r3, [r3]
 801371a:	623b      	str	r3, [r7, #32]
   return(result);
 801371c:	6a3b      	ldr	r3, [r7, #32]
 801371e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8013722:	677b      	str	r3, [r7, #116]	@ 0x74
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	681b      	ldr	r3, [r3, #0]
 8013728:	3314      	adds	r3, #20
 801372a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801372c:	633a      	str	r2, [r7, #48]	@ 0x30
 801372e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013730:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013732:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013734:	e841 2300 	strex	r3, r2, [r1]
 8013738:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801373a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801373c:	2b00      	cmp	r3, #0
 801373e:	d1e5      	bne.n	801370c <HAL_UART_Abort_IT+0x114>

    /* Abort the UART DMA Tx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 8013740:	687b      	ldr	r3, [r7, #4]
 8013742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013744:	2b00      	cmp	r3, #0
 8013746:	d00f      	beq.n	8013768 <HAL_UART_Abort_IT+0x170>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8013748:	687b      	ldr	r3, [r7, #4]
 801374a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801374c:	4618      	mov	r0, r3
 801374e:	f7fd f9d7 	bl	8010b00 <HAL_DMA_Abort_IT>
 8013752:	4603      	mov	r3, r0
 8013754:	2b00      	cmp	r3, #0
 8013756:	d004      	beq.n	8013762 <HAL_UART_Abort_IT+0x16a>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801375c:	2200      	movs	r2, #0
 801375e:	651a      	str	r2, [r3, #80]	@ 0x50
 8013760:	e002      	b.n	8013768 <HAL_UART_Abort_IT+0x170>
      }
      else
      {
        AbortCplt = 0x00U;
 8013762:	2300      	movs	r3, #0
 8013764:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	681b      	ldr	r3, [r3, #0]
 801376c:	695b      	ldr	r3, [r3, #20]
 801376e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013772:	2b40      	cmp	r3, #64	@ 0x40
 8013774:	d130      	bne.n	80137d8 <HAL_UART_Abort_IT+0x1e0>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	681b      	ldr	r3, [r3, #0]
 801377a:	3314      	adds	r3, #20
 801377c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801377e:	693b      	ldr	r3, [r7, #16]
 8013780:	e853 3f00 	ldrex	r3, [r3]
 8013784:	60fb      	str	r3, [r7, #12]
   return(result);
 8013786:	68fb      	ldr	r3, [r7, #12]
 8013788:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801378c:	673b      	str	r3, [r7, #112]	@ 0x70
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	681b      	ldr	r3, [r3, #0]
 8013792:	3314      	adds	r3, #20
 8013794:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8013796:	61fa      	str	r2, [r7, #28]
 8013798:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801379a:	69b9      	ldr	r1, [r7, #24]
 801379c:	69fa      	ldr	r2, [r7, #28]
 801379e:	e841 2300 	strex	r3, r2, [r1]
 80137a2:	617b      	str	r3, [r7, #20]
   return(result);
 80137a4:	697b      	ldr	r3, [r7, #20]
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	d1e5      	bne.n	8013776 <HAL_UART_Abort_IT+0x17e>

    /* Abort the UART DMA Rx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 80137aa:	687b      	ldr	r3, [r7, #4]
 80137ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80137ae:	2b00      	cmp	r3, #0
 80137b0:	d012      	beq.n	80137d8 <HAL_UART_Abort_IT+0x1e0>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80137b2:	687b      	ldr	r3, [r7, #4]
 80137b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80137b6:	4618      	mov	r0, r3
 80137b8:	f7fd f9a2 	bl	8010b00 <HAL_DMA_Abort_IT>
 80137bc:	4603      	mov	r3, r0
 80137be:	2b00      	cmp	r3, #0
 80137c0:	d007      	beq.n	80137d2 <HAL_UART_Abort_IT+0x1da>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 80137c2:	687b      	ldr	r3, [r7, #4]
 80137c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80137c6:	2200      	movs	r2, #0
 80137c8:	651a      	str	r2, [r3, #80]	@ 0x50
        AbortCplt = 0x01U;
 80137ca:	2301      	movs	r3, #1
 80137cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80137d0:	e002      	b.n	80137d8 <HAL_UART_Abort_IT+0x1e0>
      }
      else
      {
        AbortCplt = 0x00U;
 80137d2:	2300      	movs	r3, #0
 80137d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 80137d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80137dc:	2b01      	cmp	r3, #1
 80137de:	d116      	bne.n	801380e <HAL_UART_Abort_IT+0x216>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 80137e0:	687b      	ldr	r3, [r7, #4]
 80137e2:	2200      	movs	r2, #0
 80137e4:	84da      	strh	r2, [r3, #38]	@ 0x26
    huart->RxXferCount = 0x00U;
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	2200      	movs	r2, #0
 80137ea:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80137ec:	687b      	ldr	r3, [r7, #4]
 80137ee:	2200      	movs	r2, #0
 80137f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 80137f2:	687b      	ldr	r3, [r7, #4]
 80137f4:	2220      	movs	r2, #32
 80137f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    huart->RxState = HAL_UART_STATE_READY;
 80137fa:	687b      	ldr	r3, [r7, #4]
 80137fc:	2220      	movs	r2, #32
 80137fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013802:	687b      	ldr	r3, [r7, #4]
 8013804:	2200      	movs	r2, #0
 8013806:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 8013808:	6878      	ldr	r0, [r7, #4]
 801380a:	f000 fb65 	bl	8013ed8 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 801380e:	2300      	movs	r3, #0
}
 8013810:	4618      	mov	r0, r3
 8013812:	3788      	adds	r7, #136	@ 0x88
 8013814:	46bd      	mov	sp, r7
 8013816:	bd80      	pop	{r7, pc}
 8013818:	08014075 	.word	0x08014075
 801381c:	080140d5 	.word	0x080140d5

08013820 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8013820:	b580      	push	{r7, lr}
 8013822:	b09a      	sub	sp, #104	@ 0x68
 8013824:	af00      	add	r7, sp, #0
 8013826:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8013828:	687b      	ldr	r3, [r7, #4]
 801382a:	681b      	ldr	r3, [r3, #0]
 801382c:	330c      	adds	r3, #12
 801382e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013830:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013832:	e853 3f00 	ldrex	r3, [r3]
 8013836:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8013838:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801383a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801383e:	667b      	str	r3, [r7, #100]	@ 0x64
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	681b      	ldr	r3, [r3, #0]
 8013844:	330c      	adds	r3, #12
 8013846:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013848:	657a      	str	r2, [r7, #84]	@ 0x54
 801384a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801384c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801384e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013850:	e841 2300 	strex	r3, r2, [r1]
 8013854:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8013856:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013858:	2b00      	cmp	r3, #0
 801385a:	d1e5      	bne.n	8013828 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801385c:	687b      	ldr	r3, [r7, #4]
 801385e:	681b      	ldr	r3, [r3, #0]
 8013860:	3314      	adds	r3, #20
 8013862:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013866:	e853 3f00 	ldrex	r3, [r3]
 801386a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801386c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801386e:	f023 0301 	bic.w	r3, r3, #1
 8013872:	663b      	str	r3, [r7, #96]	@ 0x60
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	681b      	ldr	r3, [r3, #0]
 8013878:	3314      	adds	r3, #20
 801387a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801387c:	643a      	str	r2, [r7, #64]	@ 0x40
 801387e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013880:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013882:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013884:	e841 2300 	strex	r3, r2, [r1]
 8013888:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801388a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801388c:	2b00      	cmp	r3, #0
 801388e:	d1e5      	bne.n	801385c <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013894:	2b01      	cmp	r3, #1
 8013896:	d119      	bne.n	80138cc <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8013898:	687b      	ldr	r3, [r7, #4]
 801389a:	681b      	ldr	r3, [r3, #0]
 801389c:	330c      	adds	r3, #12
 801389e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80138a0:	6a3b      	ldr	r3, [r7, #32]
 80138a2:	e853 3f00 	ldrex	r3, [r3]
 80138a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80138a8:	69fb      	ldr	r3, [r7, #28]
 80138aa:	f023 0310 	bic.w	r3, r3, #16
 80138ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	681b      	ldr	r3, [r3, #0]
 80138b4:	330c      	adds	r3, #12
 80138b6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80138b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80138ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80138bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80138be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80138c0:	e841 2300 	strex	r3, r2, [r1]
 80138c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80138c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80138c8:	2b00      	cmp	r3, #0
 80138ca:	d1e5      	bne.n	8013898 <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80138cc:	687b      	ldr	r3, [r7, #4]
 80138ce:	681b      	ldr	r3, [r3, #0]
 80138d0:	695b      	ldr	r3, [r3, #20]
 80138d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80138d6:	2b40      	cmp	r3, #64	@ 0x40
 80138d8:	d13f      	bne.n	801395a <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80138da:	687b      	ldr	r3, [r7, #4]
 80138dc:	681b      	ldr	r3, [r3, #0]
 80138de:	3314      	adds	r3, #20
 80138e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80138e2:	68fb      	ldr	r3, [r7, #12]
 80138e4:	e853 3f00 	ldrex	r3, [r3]
 80138e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80138ea:	68bb      	ldr	r3, [r7, #8]
 80138ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80138f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80138f2:	687b      	ldr	r3, [r7, #4]
 80138f4:	681b      	ldr	r3, [r3, #0]
 80138f6:	3314      	adds	r3, #20
 80138f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80138fa:	61ba      	str	r2, [r7, #24]
 80138fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80138fe:	6979      	ldr	r1, [r7, #20]
 8013900:	69ba      	ldr	r2, [r7, #24]
 8013902:	e841 2300 	strex	r3, r2, [r1]
 8013906:	613b      	str	r3, [r7, #16]
   return(result);
 8013908:	693b      	ldr	r3, [r7, #16]
 801390a:	2b00      	cmp	r3, #0
 801390c:	d1e5      	bne.n	80138da <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 801390e:	687b      	ldr	r3, [r7, #4]
 8013910:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013912:	2b00      	cmp	r3, #0
 8013914:	d013      	beq.n	801393e <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801391a:	4a19      	ldr	r2, [pc, #100]	@ (8013980 <HAL_UART_AbortReceive_IT+0x160>)
 801391c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013922:	4618      	mov	r0, r3
 8013924:	f7fd f8ec 	bl	8010b00 <HAL_DMA_Abort_IT>
 8013928:	4603      	mov	r3, r0
 801392a:	2b00      	cmp	r3, #0
 801392c:	d022      	beq.n	8013974 <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013932:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013934:	687a      	ldr	r2, [r7, #4]
 8013936:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8013938:	4610      	mov	r0, r2
 801393a:	4798      	blx	r3
 801393c:	e01a      	b.n	8013974 <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 801393e:	687b      	ldr	r3, [r7, #4]
 8013940:	2200      	movs	r2, #0
 8013942:	85da      	strh	r2, [r3, #46]	@ 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8013944:	687b      	ldr	r3, [r7, #4]
 8013946:	2220      	movs	r2, #32
 8013948:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	2200      	movs	r2, #0
 8013950:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8013952:	6878      	ldr	r0, [r7, #4]
 8013954:	f000 faca 	bl	8013eec <HAL_UART_AbortReceiveCpltCallback>
 8013958:	e00c      	b.n	8013974 <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 801395a:	687b      	ldr	r3, [r7, #4]
 801395c:	2200      	movs	r2, #0
 801395e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8013960:	687b      	ldr	r3, [r7, #4]
 8013962:	2220      	movs	r2, #32
 8013964:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013968:	687b      	ldr	r3, [r7, #4]
 801396a:	2200      	movs	r2, #0
 801396c:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 801396e:	6878      	ldr	r0, [r7, #4]
 8013970:	f000 fabc 	bl	8013eec <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8013974:	2300      	movs	r3, #0
}
 8013976:	4618      	mov	r0, r3
 8013978:	3768      	adds	r7, #104	@ 0x68
 801397a:	46bd      	mov	sp, r7
 801397c:	bd80      	pop	{r7, pc}
 801397e:	bf00      	nop
 8013980:	08014135 	.word	0x08014135

08013984 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8013984:	b580      	push	{r7, lr}
 8013986:	b0ba      	sub	sp, #232	@ 0xe8
 8013988:	af00      	add	r7, sp, #0
 801398a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	681b      	ldr	r3, [r3, #0]
 8013990:	681b      	ldr	r3, [r3, #0]
 8013992:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	681b      	ldr	r3, [r3, #0]
 801399a:	68db      	ldr	r3, [r3, #12]
 801399c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80139a0:	687b      	ldr	r3, [r7, #4]
 80139a2:	681b      	ldr	r3, [r3, #0]
 80139a4:	695b      	ldr	r3, [r3, #20]
 80139a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80139aa:	2300      	movs	r3, #0
 80139ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80139b0:	2300      	movs	r3, #0
 80139b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80139b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80139ba:	f003 030f 	and.w	r3, r3, #15
 80139be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80139c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80139c6:	2b00      	cmp	r3, #0
 80139c8:	d10f      	bne.n	80139ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80139ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80139ce:	f003 0320 	and.w	r3, r3, #32
 80139d2:	2b00      	cmp	r3, #0
 80139d4:	d009      	beq.n	80139ea <HAL_UART_IRQHandler+0x66>
 80139d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80139da:	f003 0320 	and.w	r3, r3, #32
 80139de:	2b00      	cmp	r3, #0
 80139e0:	d003      	beq.n	80139ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80139e2:	6878      	ldr	r0, [r7, #4]
 80139e4:	f000 fc26 	bl	8014234 <UART_Receive_IT>
      return;
 80139e8:	e273      	b.n	8013ed2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80139ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80139ee:	2b00      	cmp	r3, #0
 80139f0:	f000 80de 	beq.w	8013bb0 <HAL_UART_IRQHandler+0x22c>
 80139f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80139f8:	f003 0301 	and.w	r3, r3, #1
 80139fc:	2b00      	cmp	r3, #0
 80139fe:	d106      	bne.n	8013a0e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8013a00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013a04:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8013a08:	2b00      	cmp	r3, #0
 8013a0a:	f000 80d1 	beq.w	8013bb0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8013a0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013a12:	f003 0301 	and.w	r3, r3, #1
 8013a16:	2b00      	cmp	r3, #0
 8013a18:	d00b      	beq.n	8013a32 <HAL_UART_IRQHandler+0xae>
 8013a1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013a1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013a22:	2b00      	cmp	r3, #0
 8013a24:	d005      	beq.n	8013a32 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8013a26:	687b      	ldr	r3, [r7, #4]
 8013a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013a2a:	f043 0201 	orr.w	r2, r3, #1
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8013a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013a36:	f003 0304 	and.w	r3, r3, #4
 8013a3a:	2b00      	cmp	r3, #0
 8013a3c:	d00b      	beq.n	8013a56 <HAL_UART_IRQHandler+0xd2>
 8013a3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013a42:	f003 0301 	and.w	r3, r3, #1
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	d005      	beq.n	8013a56 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013a4e:	f043 0202 	orr.w	r2, r3, #2
 8013a52:	687b      	ldr	r3, [r7, #4]
 8013a54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8013a56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013a5a:	f003 0302 	and.w	r3, r3, #2
 8013a5e:	2b00      	cmp	r3, #0
 8013a60:	d00b      	beq.n	8013a7a <HAL_UART_IRQHandler+0xf6>
 8013a62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013a66:	f003 0301 	and.w	r3, r3, #1
 8013a6a:	2b00      	cmp	r3, #0
 8013a6c:	d005      	beq.n	8013a7a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8013a6e:	687b      	ldr	r3, [r7, #4]
 8013a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013a72:	f043 0204 	orr.w	r2, r3, #4
 8013a76:	687b      	ldr	r3, [r7, #4]
 8013a78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8013a7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013a7e:	f003 0308 	and.w	r3, r3, #8
 8013a82:	2b00      	cmp	r3, #0
 8013a84:	d011      	beq.n	8013aaa <HAL_UART_IRQHandler+0x126>
 8013a86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013a8a:	f003 0320 	and.w	r3, r3, #32
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d105      	bne.n	8013a9e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8013a92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013a96:	f003 0301 	and.w	r3, r3, #1
 8013a9a:	2b00      	cmp	r3, #0
 8013a9c:	d005      	beq.n	8013aaa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8013a9e:	687b      	ldr	r3, [r7, #4]
 8013aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013aa2:	f043 0208 	orr.w	r2, r3, #8
 8013aa6:	687b      	ldr	r3, [r7, #4]
 8013aa8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8013aaa:	687b      	ldr	r3, [r7, #4]
 8013aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013aae:	2b00      	cmp	r3, #0
 8013ab0:	f000 820a 	beq.w	8013ec8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8013ab4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013ab8:	f003 0320 	and.w	r3, r3, #32
 8013abc:	2b00      	cmp	r3, #0
 8013abe:	d008      	beq.n	8013ad2 <HAL_UART_IRQHandler+0x14e>
 8013ac0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013ac4:	f003 0320 	and.w	r3, r3, #32
 8013ac8:	2b00      	cmp	r3, #0
 8013aca:	d002      	beq.n	8013ad2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8013acc:	6878      	ldr	r0, [r7, #4]
 8013ace:	f000 fbb1 	bl	8014234 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8013ad2:	687b      	ldr	r3, [r7, #4]
 8013ad4:	681b      	ldr	r3, [r3, #0]
 8013ad6:	695b      	ldr	r3, [r3, #20]
 8013ad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013adc:	2b40      	cmp	r3, #64	@ 0x40
 8013ade:	bf0c      	ite	eq
 8013ae0:	2301      	moveq	r3, #1
 8013ae2:	2300      	movne	r3, #0
 8013ae4:	b2db      	uxtb	r3, r3
 8013ae6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8013aea:	687b      	ldr	r3, [r7, #4]
 8013aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013aee:	f003 0308 	and.w	r3, r3, #8
 8013af2:	2b00      	cmp	r3, #0
 8013af4:	d103      	bne.n	8013afe <HAL_UART_IRQHandler+0x17a>
 8013af6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8013afa:	2b00      	cmp	r3, #0
 8013afc:	d04f      	beq.n	8013b9e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8013afe:	6878      	ldr	r0, [r7, #4]
 8013b00:	f000 fa44 	bl	8013f8c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013b04:	687b      	ldr	r3, [r7, #4]
 8013b06:	681b      	ldr	r3, [r3, #0]
 8013b08:	695b      	ldr	r3, [r3, #20]
 8013b0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013b0e:	2b40      	cmp	r3, #64	@ 0x40
 8013b10:	d141      	bne.n	8013b96 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013b12:	687b      	ldr	r3, [r7, #4]
 8013b14:	681b      	ldr	r3, [r3, #0]
 8013b16:	3314      	adds	r3, #20
 8013b18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8013b20:	e853 3f00 	ldrex	r3, [r3]
 8013b24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8013b28:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013b2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013b30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8013b34:	687b      	ldr	r3, [r7, #4]
 8013b36:	681b      	ldr	r3, [r3, #0]
 8013b38:	3314      	adds	r3, #20
 8013b3a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8013b3e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8013b42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b46:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8013b4a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8013b4e:	e841 2300 	strex	r3, r2, [r1]
 8013b52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8013b56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013b5a:	2b00      	cmp	r3, #0
 8013b5c:	d1d9      	bne.n	8013b12 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8013b5e:	687b      	ldr	r3, [r7, #4]
 8013b60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	d013      	beq.n	8013b8e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013b6a:	4a8a      	ldr	r2, [pc, #552]	@ (8013d94 <HAL_UART_IRQHandler+0x410>)
 8013b6c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013b72:	4618      	mov	r0, r3
 8013b74:	f7fc ffc4 	bl	8010b00 <HAL_DMA_Abort_IT>
 8013b78:	4603      	mov	r3, r0
 8013b7a:	2b00      	cmp	r3, #0
 8013b7c:	d016      	beq.n	8013bac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8013b7e:	687b      	ldr	r3, [r7, #4]
 8013b80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013b82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013b84:	687a      	ldr	r2, [r7, #4]
 8013b86:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8013b88:	4610      	mov	r0, r2
 8013b8a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013b8c:	e00e      	b.n	8013bac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8013b8e:	6878      	ldr	r0, [r7, #4]
 8013b90:	f7fb fd25 	bl	800f5de <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013b94:	e00a      	b.n	8013bac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8013b96:	6878      	ldr	r0, [r7, #4]
 8013b98:	f7fb fd21 	bl	800f5de <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013b9c:	e006      	b.n	8013bac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8013b9e:	6878      	ldr	r0, [r7, #4]
 8013ba0:	f7fb fd1d 	bl	800f5de <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	2200      	movs	r2, #0
 8013ba8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8013baa:	e18d      	b.n	8013ec8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013bac:	bf00      	nop
    return;
 8013bae:	e18b      	b.n	8013ec8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013bb0:	687b      	ldr	r3, [r7, #4]
 8013bb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013bb4:	2b01      	cmp	r3, #1
 8013bb6:	f040 8167 	bne.w	8013e88 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8013bba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013bbe:	f003 0310 	and.w	r3, r3, #16
 8013bc2:	2b00      	cmp	r3, #0
 8013bc4:	f000 8160 	beq.w	8013e88 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8013bc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013bcc:	f003 0310 	and.w	r3, r3, #16
 8013bd0:	2b00      	cmp	r3, #0
 8013bd2:	f000 8159 	beq.w	8013e88 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8013bd6:	2300      	movs	r3, #0
 8013bd8:	60bb      	str	r3, [r7, #8]
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	681b      	ldr	r3, [r3, #0]
 8013bde:	681b      	ldr	r3, [r3, #0]
 8013be0:	60bb      	str	r3, [r7, #8]
 8013be2:	687b      	ldr	r3, [r7, #4]
 8013be4:	681b      	ldr	r3, [r3, #0]
 8013be6:	685b      	ldr	r3, [r3, #4]
 8013be8:	60bb      	str	r3, [r7, #8]
 8013bea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013bec:	687b      	ldr	r3, [r7, #4]
 8013bee:	681b      	ldr	r3, [r3, #0]
 8013bf0:	695b      	ldr	r3, [r3, #20]
 8013bf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013bf6:	2b40      	cmp	r3, #64	@ 0x40
 8013bf8:	f040 80ce 	bne.w	8013d98 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8013bfc:	687b      	ldr	r3, [r7, #4]
 8013bfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013c00:	681b      	ldr	r3, [r3, #0]
 8013c02:	685b      	ldr	r3, [r3, #4]
 8013c04:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8013c08:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8013c0c:	2b00      	cmp	r3, #0
 8013c0e:	f000 80a9 	beq.w	8013d64 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8013c12:	687b      	ldr	r3, [r7, #4]
 8013c14:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8013c16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013c1a:	429a      	cmp	r2, r3
 8013c1c:	f080 80a2 	bcs.w	8013d64 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8013c20:	687b      	ldr	r3, [r7, #4]
 8013c22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013c26:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013c2c:	69db      	ldr	r3, [r3, #28]
 8013c2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013c32:	f000 8088 	beq.w	8013d46 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013c36:	687b      	ldr	r3, [r7, #4]
 8013c38:	681b      	ldr	r3, [r3, #0]
 8013c3a:	330c      	adds	r3, #12
 8013c3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013c40:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8013c44:	e853 3f00 	ldrex	r3, [r3]
 8013c48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8013c4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013c50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013c54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8013c58:	687b      	ldr	r3, [r7, #4]
 8013c5a:	681b      	ldr	r3, [r3, #0]
 8013c5c:	330c      	adds	r3, #12
 8013c5e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8013c62:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8013c66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013c6a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8013c6e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013c72:	e841 2300 	strex	r3, r2, [r1]
 8013c76:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8013c7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013c7e:	2b00      	cmp	r3, #0
 8013c80:	d1d9      	bne.n	8013c36 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013c82:	687b      	ldr	r3, [r7, #4]
 8013c84:	681b      	ldr	r3, [r3, #0]
 8013c86:	3314      	adds	r3, #20
 8013c88:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013c8a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013c8c:	e853 3f00 	ldrex	r3, [r3]
 8013c90:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8013c92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013c94:	f023 0301 	bic.w	r3, r3, #1
 8013c98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8013c9c:	687b      	ldr	r3, [r7, #4]
 8013c9e:	681b      	ldr	r3, [r3, #0]
 8013ca0:	3314      	adds	r3, #20
 8013ca2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8013ca6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8013caa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013cac:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8013cae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8013cb2:	e841 2300 	strex	r3, r2, [r1]
 8013cb6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8013cb8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013cba:	2b00      	cmp	r3, #0
 8013cbc:	d1e1      	bne.n	8013c82 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013cbe:	687b      	ldr	r3, [r7, #4]
 8013cc0:	681b      	ldr	r3, [r3, #0]
 8013cc2:	3314      	adds	r3, #20
 8013cc4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013cc6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013cc8:	e853 3f00 	ldrex	r3, [r3]
 8013ccc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8013cce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013cd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013cd4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8013cd8:	687b      	ldr	r3, [r7, #4]
 8013cda:	681b      	ldr	r3, [r3, #0]
 8013cdc:	3314      	adds	r3, #20
 8013cde:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8013ce2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8013ce4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ce6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8013ce8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8013cea:	e841 2300 	strex	r3, r2, [r1]
 8013cee:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8013cf0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d1e3      	bne.n	8013cbe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	2220      	movs	r2, #32
 8013cfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	2200      	movs	r2, #0
 8013d02:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	681b      	ldr	r3, [r3, #0]
 8013d08:	330c      	adds	r3, #12
 8013d0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013d0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013d0e:	e853 3f00 	ldrex	r3, [r3]
 8013d12:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013d14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013d16:	f023 0310 	bic.w	r3, r3, #16
 8013d1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8013d1e:	687b      	ldr	r3, [r7, #4]
 8013d20:	681b      	ldr	r3, [r3, #0]
 8013d22:	330c      	adds	r3, #12
 8013d24:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8013d28:	65ba      	str	r2, [r7, #88]	@ 0x58
 8013d2a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013d2c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013d2e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013d30:	e841 2300 	strex	r3, r2, [r1]
 8013d34:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013d36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013d38:	2b00      	cmp	r3, #0
 8013d3a:	d1e3      	bne.n	8013d04 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013d40:	4618      	mov	r0, r3
 8013d42:	f7fc fe6d 	bl	8010a20 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	2202      	movs	r2, #2
 8013d4a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8013d54:	b29b      	uxth	r3, r3
 8013d56:	1ad3      	subs	r3, r2, r3
 8013d58:	b29b      	uxth	r3, r3
 8013d5a:	4619      	mov	r1, r3
 8013d5c:	6878      	ldr	r0, [r7, #4]
 8013d5e:	f000 f8cf 	bl	8013f00 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8013d62:	e0b3      	b.n	8013ecc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8013d64:	687b      	ldr	r3, [r7, #4]
 8013d66:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8013d68:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013d6c:	429a      	cmp	r2, r3
 8013d6e:	f040 80ad 	bne.w	8013ecc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013d76:	69db      	ldr	r3, [r3, #28]
 8013d78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013d7c:	f040 80a6 	bne.w	8013ecc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	2202      	movs	r2, #2
 8013d84:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013d86:	687b      	ldr	r3, [r7, #4]
 8013d88:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8013d8a:	4619      	mov	r1, r3
 8013d8c:	6878      	ldr	r0, [r7, #4]
 8013d8e:	f000 f8b7 	bl	8013f00 <HAL_UARTEx_RxEventCallback>
      return;
 8013d92:	e09b      	b.n	8013ecc <HAL_UART_IRQHandler+0x548>
 8013d94:	08014053 	.word	0x08014053
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8013d98:	687b      	ldr	r3, [r7, #4]
 8013d9a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8013da0:	b29b      	uxth	r3, r3
 8013da2:	1ad3      	subs	r3, r2, r3
 8013da4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8013da8:	687b      	ldr	r3, [r7, #4]
 8013daa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8013dac:	b29b      	uxth	r3, r3
 8013dae:	2b00      	cmp	r3, #0
 8013db0:	f000 808e 	beq.w	8013ed0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8013db4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	f000 8089 	beq.w	8013ed0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8013dbe:	687b      	ldr	r3, [r7, #4]
 8013dc0:	681b      	ldr	r3, [r3, #0]
 8013dc2:	330c      	adds	r3, #12
 8013dc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013dc8:	e853 3f00 	ldrex	r3, [r3]
 8013dcc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013dce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013dd0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013dd4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8013dd8:	687b      	ldr	r3, [r7, #4]
 8013dda:	681b      	ldr	r3, [r3, #0]
 8013ddc:	330c      	adds	r3, #12
 8013dde:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8013de2:	647a      	str	r2, [r7, #68]	@ 0x44
 8013de4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013de6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013de8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013dea:	e841 2300 	strex	r3, r2, [r1]
 8013dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013df0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013df2:	2b00      	cmp	r3, #0
 8013df4:	d1e3      	bne.n	8013dbe <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013df6:	687b      	ldr	r3, [r7, #4]
 8013df8:	681b      	ldr	r3, [r3, #0]
 8013dfa:	3314      	adds	r3, #20
 8013dfc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e00:	e853 3f00 	ldrex	r3, [r3]
 8013e04:	623b      	str	r3, [r7, #32]
   return(result);
 8013e06:	6a3b      	ldr	r3, [r7, #32]
 8013e08:	f023 0301 	bic.w	r3, r3, #1
 8013e0c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8013e10:	687b      	ldr	r3, [r7, #4]
 8013e12:	681b      	ldr	r3, [r3, #0]
 8013e14:	3314      	adds	r3, #20
 8013e16:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8013e1a:	633a      	str	r2, [r7, #48]	@ 0x30
 8013e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013e1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013e20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013e22:	e841 2300 	strex	r3, r2, [r1]
 8013e26:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d1e3      	bne.n	8013df6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	2220      	movs	r2, #32
 8013e32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013e36:	687b      	ldr	r3, [r7, #4]
 8013e38:	2200      	movs	r2, #0
 8013e3a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013e3c:	687b      	ldr	r3, [r7, #4]
 8013e3e:	681b      	ldr	r3, [r3, #0]
 8013e40:	330c      	adds	r3, #12
 8013e42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013e44:	693b      	ldr	r3, [r7, #16]
 8013e46:	e853 3f00 	ldrex	r3, [r3]
 8013e4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8013e4c:	68fb      	ldr	r3, [r7, #12]
 8013e4e:	f023 0310 	bic.w	r3, r3, #16
 8013e52:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	681b      	ldr	r3, [r3, #0]
 8013e5a:	330c      	adds	r3, #12
 8013e5c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8013e60:	61fa      	str	r2, [r7, #28]
 8013e62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013e64:	69b9      	ldr	r1, [r7, #24]
 8013e66:	69fa      	ldr	r2, [r7, #28]
 8013e68:	e841 2300 	strex	r3, r2, [r1]
 8013e6c:	617b      	str	r3, [r7, #20]
   return(result);
 8013e6e:	697b      	ldr	r3, [r7, #20]
 8013e70:	2b00      	cmp	r3, #0
 8013e72:	d1e3      	bne.n	8013e3c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013e74:	687b      	ldr	r3, [r7, #4]
 8013e76:	2202      	movs	r2, #2
 8013e78:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8013e7a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8013e7e:	4619      	mov	r1, r3
 8013e80:	6878      	ldr	r0, [r7, #4]
 8013e82:	f000 f83d 	bl	8013f00 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8013e86:	e023      	b.n	8013ed0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8013e88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013e8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013e90:	2b00      	cmp	r3, #0
 8013e92:	d009      	beq.n	8013ea8 <HAL_UART_IRQHandler+0x524>
 8013e94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013e98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	d003      	beq.n	8013ea8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8013ea0:	6878      	ldr	r0, [r7, #4]
 8013ea2:	f000 f95f 	bl	8014164 <UART_Transmit_IT>
    return;
 8013ea6:	e014      	b.n	8013ed2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8013ea8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013eac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d00e      	beq.n	8013ed2 <HAL_UART_IRQHandler+0x54e>
 8013eb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013eb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013ebc:	2b00      	cmp	r3, #0
 8013ebe:	d008      	beq.n	8013ed2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8013ec0:	6878      	ldr	r0, [r7, #4]
 8013ec2:	f000 f99f 	bl	8014204 <UART_EndTransmit_IT>
    return;
 8013ec6:	e004      	b.n	8013ed2 <HAL_UART_IRQHandler+0x54e>
    return;
 8013ec8:	bf00      	nop
 8013eca:	e002      	b.n	8013ed2 <HAL_UART_IRQHandler+0x54e>
      return;
 8013ecc:	bf00      	nop
 8013ece:	e000      	b.n	8013ed2 <HAL_UART_IRQHandler+0x54e>
      return;
 8013ed0:	bf00      	nop
  }
}
 8013ed2:	37e8      	adds	r7, #232	@ 0xe8
 8013ed4:	46bd      	mov	sp, r7
 8013ed6:	bd80      	pop	{r7, pc}

08013ed8 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8013ed8:	b480      	push	{r7}
 8013eda:	b083      	sub	sp, #12
 8013edc:	af00      	add	r7, sp, #0
 8013ede:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8013ee0:	bf00      	nop
 8013ee2:	370c      	adds	r7, #12
 8013ee4:	46bd      	mov	sp, r7
 8013ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eea:	4770      	bx	lr

08013eec <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8013eec:	b480      	push	{r7}
 8013eee:	b083      	sub	sp, #12
 8013ef0:	af00      	add	r7, sp, #0
 8013ef2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8013ef4:	bf00      	nop
 8013ef6:	370c      	adds	r7, #12
 8013ef8:	46bd      	mov	sp, r7
 8013efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013efe:	4770      	bx	lr

08013f00 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8013f00:	b480      	push	{r7}
 8013f02:	b083      	sub	sp, #12
 8013f04:	af00      	add	r7, sp, #0
 8013f06:	6078      	str	r0, [r7, #4]
 8013f08:	460b      	mov	r3, r1
 8013f0a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8013f0c:	bf00      	nop
 8013f0e:	370c      	adds	r7, #12
 8013f10:	46bd      	mov	sp, r7
 8013f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f16:	4770      	bx	lr

08013f18 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8013f18:	b480      	push	{r7}
 8013f1a:	b085      	sub	sp, #20
 8013f1c:	af00      	add	r7, sp, #0
 8013f1e:	60f8      	str	r0, [r7, #12]
 8013f20:	60b9      	str	r1, [r7, #8]
 8013f22:	4613      	mov	r3, r2
 8013f24:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8013f26:	68fb      	ldr	r3, [r7, #12]
 8013f28:	68ba      	ldr	r2, [r7, #8]
 8013f2a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8013f2c:	68fb      	ldr	r3, [r7, #12]
 8013f2e:	88fa      	ldrh	r2, [r7, #6]
 8013f30:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8013f32:	68fb      	ldr	r3, [r7, #12]
 8013f34:	88fa      	ldrh	r2, [r7, #6]
 8013f36:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013f38:	68fb      	ldr	r3, [r7, #12]
 8013f3a:	2200      	movs	r2, #0
 8013f3c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8013f3e:	68fb      	ldr	r3, [r7, #12]
 8013f40:	2222      	movs	r2, #34	@ 0x22
 8013f42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8013f46:	68fb      	ldr	r3, [r7, #12]
 8013f48:	691b      	ldr	r3, [r3, #16]
 8013f4a:	2b00      	cmp	r3, #0
 8013f4c:	d007      	beq.n	8013f5e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8013f4e:	68fb      	ldr	r3, [r7, #12]
 8013f50:	681b      	ldr	r3, [r3, #0]
 8013f52:	68da      	ldr	r2, [r3, #12]
 8013f54:	68fb      	ldr	r3, [r7, #12]
 8013f56:	681b      	ldr	r3, [r3, #0]
 8013f58:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8013f5c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8013f5e:	68fb      	ldr	r3, [r7, #12]
 8013f60:	681b      	ldr	r3, [r3, #0]
 8013f62:	695a      	ldr	r2, [r3, #20]
 8013f64:	68fb      	ldr	r3, [r7, #12]
 8013f66:	681b      	ldr	r3, [r3, #0]
 8013f68:	f042 0201 	orr.w	r2, r2, #1
 8013f6c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8013f6e:	68fb      	ldr	r3, [r7, #12]
 8013f70:	681b      	ldr	r3, [r3, #0]
 8013f72:	68da      	ldr	r2, [r3, #12]
 8013f74:	68fb      	ldr	r3, [r7, #12]
 8013f76:	681b      	ldr	r3, [r3, #0]
 8013f78:	f042 0220 	orr.w	r2, r2, #32
 8013f7c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8013f7e:	2300      	movs	r3, #0
}
 8013f80:	4618      	mov	r0, r3
 8013f82:	3714      	adds	r7, #20
 8013f84:	46bd      	mov	sp, r7
 8013f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f8a:	4770      	bx	lr

08013f8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8013f8c:	b480      	push	{r7}
 8013f8e:	b095      	sub	sp, #84	@ 0x54
 8013f90:	af00      	add	r7, sp, #0
 8013f92:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8013f94:	687b      	ldr	r3, [r7, #4]
 8013f96:	681b      	ldr	r3, [r3, #0]
 8013f98:	330c      	adds	r3, #12
 8013f9a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013f9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f9e:	e853 3f00 	ldrex	r3, [r3]
 8013fa2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8013fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013fa6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013faa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	681b      	ldr	r3, [r3, #0]
 8013fb0:	330c      	adds	r3, #12
 8013fb2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013fb4:	643a      	str	r2, [r7, #64]	@ 0x40
 8013fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013fb8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013fba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013fbc:	e841 2300 	strex	r3, r2, [r1]
 8013fc0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013fc4:	2b00      	cmp	r3, #0
 8013fc6:	d1e5      	bne.n	8013f94 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013fc8:	687b      	ldr	r3, [r7, #4]
 8013fca:	681b      	ldr	r3, [r3, #0]
 8013fcc:	3314      	adds	r3, #20
 8013fce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013fd0:	6a3b      	ldr	r3, [r7, #32]
 8013fd2:	e853 3f00 	ldrex	r3, [r3]
 8013fd6:	61fb      	str	r3, [r7, #28]
   return(result);
 8013fd8:	69fb      	ldr	r3, [r7, #28]
 8013fda:	f023 0301 	bic.w	r3, r3, #1
 8013fde:	64bb      	str	r3, [r7, #72]	@ 0x48
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	681b      	ldr	r3, [r3, #0]
 8013fe4:	3314      	adds	r3, #20
 8013fe6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013fe8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8013fea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013fec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013fee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013ff0:	e841 2300 	strex	r3, r2, [r1]
 8013ff4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ff8:	2b00      	cmp	r3, #0
 8013ffa:	d1e5      	bne.n	8013fc8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013ffc:	687b      	ldr	r3, [r7, #4]
 8013ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014000:	2b01      	cmp	r3, #1
 8014002:	d119      	bne.n	8014038 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	681b      	ldr	r3, [r3, #0]
 8014008:	330c      	adds	r3, #12
 801400a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801400c:	68fb      	ldr	r3, [r7, #12]
 801400e:	e853 3f00 	ldrex	r3, [r3]
 8014012:	60bb      	str	r3, [r7, #8]
   return(result);
 8014014:	68bb      	ldr	r3, [r7, #8]
 8014016:	f023 0310 	bic.w	r3, r3, #16
 801401a:	647b      	str	r3, [r7, #68]	@ 0x44
 801401c:	687b      	ldr	r3, [r7, #4]
 801401e:	681b      	ldr	r3, [r3, #0]
 8014020:	330c      	adds	r3, #12
 8014022:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014024:	61ba      	str	r2, [r7, #24]
 8014026:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014028:	6979      	ldr	r1, [r7, #20]
 801402a:	69ba      	ldr	r2, [r7, #24]
 801402c:	e841 2300 	strex	r3, r2, [r1]
 8014030:	613b      	str	r3, [r7, #16]
   return(result);
 8014032:	693b      	ldr	r3, [r7, #16]
 8014034:	2b00      	cmp	r3, #0
 8014036:	d1e5      	bne.n	8014004 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	2220      	movs	r2, #32
 801403c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014040:	687b      	ldr	r3, [r7, #4]
 8014042:	2200      	movs	r2, #0
 8014044:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8014046:	bf00      	nop
 8014048:	3754      	adds	r7, #84	@ 0x54
 801404a:	46bd      	mov	sp, r7
 801404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014050:	4770      	bx	lr

08014052 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8014052:	b580      	push	{r7, lr}
 8014054:	b084      	sub	sp, #16
 8014056:	af00      	add	r7, sp, #0
 8014058:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801405a:	687b      	ldr	r3, [r7, #4]
 801405c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801405e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8014060:	68fb      	ldr	r3, [r7, #12]
 8014062:	2200      	movs	r2, #0
 8014064:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8014066:	68f8      	ldr	r0, [r7, #12]
 8014068:	f7fb fab9 	bl	800f5de <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801406c:	bf00      	nop
 801406e:	3710      	adds	r7, #16
 8014070:	46bd      	mov	sp, r7
 8014072:	bd80      	pop	{r7, pc}

08014074 <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8014074:	b580      	push	{r7, lr}
 8014076:	b084      	sub	sp, #16
 8014078:	af00      	add	r7, sp, #0
 801407a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801407c:	687b      	ldr	r3, [r7, #4]
 801407e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014080:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 8014082:	68fb      	ldr	r3, [r7, #12]
 8014084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014086:	2200      	movs	r2, #0
 8014088:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 801408a:	68fb      	ldr	r3, [r7, #12]
 801408c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801408e:	2b00      	cmp	r3, #0
 8014090:	d004      	beq.n	801409c <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 8014092:	68fb      	ldr	r3, [r7, #12]
 8014094:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014096:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014098:	2b00      	cmp	r3, #0
 801409a:	d117      	bne.n	80140cc <UART_DMATxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 801409c:	68fb      	ldr	r3, [r7, #12]
 801409e:	2200      	movs	r2, #0
 80140a0:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 80140a2:	68fb      	ldr	r3, [r7, #12]
 80140a4:	2200      	movs	r2, #0
 80140a6:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80140a8:	68fb      	ldr	r3, [r7, #12]
 80140aa:	2200      	movs	r2, #0
 80140ac:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 80140ae:	68fb      	ldr	r3, [r7, #12]
 80140b0:	2220      	movs	r2, #32
 80140b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80140b6:	68fb      	ldr	r3, [r7, #12]
 80140b8:	2220      	movs	r2, #32
 80140ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80140be:	68fb      	ldr	r3, [r7, #12]
 80140c0:	2200      	movs	r2, #0
 80140c2:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 80140c4:	68f8      	ldr	r0, [r7, #12]
 80140c6:	f7ff ff07 	bl	8013ed8 <HAL_UART_AbortCpltCallback>
 80140ca:	e000      	b.n	80140ce <UART_DMATxAbortCallback+0x5a>
      return;
 80140cc:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80140ce:	3710      	adds	r7, #16
 80140d0:	46bd      	mov	sp, r7
 80140d2:	bd80      	pop	{r7, pc}

080140d4 <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 80140d4:	b580      	push	{r7, lr}
 80140d6:	b084      	sub	sp, #16
 80140d8:	af00      	add	r7, sp, #0
 80140da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80140dc:	687b      	ldr	r3, [r7, #4]
 80140de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80140e0:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 80140e2:	68fb      	ldr	r3, [r7, #12]
 80140e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80140e6:	2200      	movs	r2, #0
 80140e8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 80140ea:	68fb      	ldr	r3, [r7, #12]
 80140ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80140ee:	2b00      	cmp	r3, #0
 80140f0:	d004      	beq.n	80140fc <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 80140f2:	68fb      	ldr	r3, [r7, #12]
 80140f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80140f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80140f8:	2b00      	cmp	r3, #0
 80140fa:	d117      	bne.n	801412c <UART_DMARxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 80140fc:	68fb      	ldr	r3, [r7, #12]
 80140fe:	2200      	movs	r2, #0
 8014100:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 8014102:	68fb      	ldr	r3, [r7, #12]
 8014104:	2200      	movs	r2, #0
 8014106:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014108:	68fb      	ldr	r3, [r7, #12]
 801410a:	2200      	movs	r2, #0
 801410c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 801410e:	68fb      	ldr	r3, [r7, #12]
 8014110:	2220      	movs	r2, #32
 8014112:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8014116:	68fb      	ldr	r3, [r7, #12]
 8014118:	2220      	movs	r2, #32
 801411a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801411e:	68fb      	ldr	r3, [r7, #12]
 8014120:	2200      	movs	r2, #0
 8014122:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8014124:	68f8      	ldr	r0, [r7, #12]
 8014126:	f7ff fed7 	bl	8013ed8 <HAL_UART_AbortCpltCallback>
 801412a:	e000      	b.n	801412e <UART_DMARxAbortCallback+0x5a>
      return;
 801412c:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801412e:	3710      	adds	r7, #16
 8014130:	46bd      	mov	sp, r7
 8014132:	bd80      	pop	{r7, pc}

08014134 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8014134:	b580      	push	{r7, lr}
 8014136:	b084      	sub	sp, #16
 8014138:	af00      	add	r7, sp, #0
 801413a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801413c:	687b      	ldr	r3, [r7, #4]
 801413e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014140:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8014142:	68fb      	ldr	r3, [r7, #12]
 8014144:	2200      	movs	r2, #0
 8014146:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8014148:	68fb      	ldr	r3, [r7, #12]
 801414a:	2220      	movs	r2, #32
 801414c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014150:	68fb      	ldr	r3, [r7, #12]
 8014152:	2200      	movs	r2, #0
 8014154:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8014156:	68f8      	ldr	r0, [r7, #12]
 8014158:	f7ff fec8 	bl	8013eec <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801415c:	bf00      	nop
 801415e:	3710      	adds	r7, #16
 8014160:	46bd      	mov	sp, r7
 8014162:	bd80      	pop	{r7, pc}

08014164 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8014164:	b480      	push	{r7}
 8014166:	b085      	sub	sp, #20
 8014168:	af00      	add	r7, sp, #0
 801416a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8014172:	b2db      	uxtb	r3, r3
 8014174:	2b21      	cmp	r3, #33	@ 0x21
 8014176:	d13e      	bne.n	80141f6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014178:	687b      	ldr	r3, [r7, #4]
 801417a:	689b      	ldr	r3, [r3, #8]
 801417c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014180:	d114      	bne.n	80141ac <UART_Transmit_IT+0x48>
 8014182:	687b      	ldr	r3, [r7, #4]
 8014184:	691b      	ldr	r3, [r3, #16]
 8014186:	2b00      	cmp	r3, #0
 8014188:	d110      	bne.n	80141ac <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 801418a:	687b      	ldr	r3, [r7, #4]
 801418c:	6a1b      	ldr	r3, [r3, #32]
 801418e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8014190:	68fb      	ldr	r3, [r7, #12]
 8014192:	881b      	ldrh	r3, [r3, #0]
 8014194:	461a      	mov	r2, r3
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	681b      	ldr	r3, [r3, #0]
 801419a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801419e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80141a0:	687b      	ldr	r3, [r7, #4]
 80141a2:	6a1b      	ldr	r3, [r3, #32]
 80141a4:	1c9a      	adds	r2, r3, #2
 80141a6:	687b      	ldr	r3, [r7, #4]
 80141a8:	621a      	str	r2, [r3, #32]
 80141aa:	e008      	b.n	80141be <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	6a1b      	ldr	r3, [r3, #32]
 80141b0:	1c59      	adds	r1, r3, #1
 80141b2:	687a      	ldr	r2, [r7, #4]
 80141b4:	6211      	str	r1, [r2, #32]
 80141b6:	781a      	ldrb	r2, [r3, #0]
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	681b      	ldr	r3, [r3, #0]
 80141bc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80141c2:	b29b      	uxth	r3, r3
 80141c4:	3b01      	subs	r3, #1
 80141c6:	b29b      	uxth	r3, r3
 80141c8:	687a      	ldr	r2, [r7, #4]
 80141ca:	4619      	mov	r1, r3
 80141cc:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80141ce:	2b00      	cmp	r3, #0
 80141d0:	d10f      	bne.n	80141f2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	681b      	ldr	r3, [r3, #0]
 80141d6:	68da      	ldr	r2, [r3, #12]
 80141d8:	687b      	ldr	r3, [r7, #4]
 80141da:	681b      	ldr	r3, [r3, #0]
 80141dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80141e0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80141e2:	687b      	ldr	r3, [r7, #4]
 80141e4:	681b      	ldr	r3, [r3, #0]
 80141e6:	68da      	ldr	r2, [r3, #12]
 80141e8:	687b      	ldr	r3, [r7, #4]
 80141ea:	681b      	ldr	r3, [r3, #0]
 80141ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80141f0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80141f2:	2300      	movs	r3, #0
 80141f4:	e000      	b.n	80141f8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80141f6:	2302      	movs	r3, #2
  }
}
 80141f8:	4618      	mov	r0, r3
 80141fa:	3714      	adds	r7, #20
 80141fc:	46bd      	mov	sp, r7
 80141fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014202:	4770      	bx	lr

08014204 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8014204:	b580      	push	{r7, lr}
 8014206:	b082      	sub	sp, #8
 8014208:	af00      	add	r7, sp, #0
 801420a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 801420c:	687b      	ldr	r3, [r7, #4]
 801420e:	681b      	ldr	r3, [r3, #0]
 8014210:	68da      	ldr	r2, [r3, #12]
 8014212:	687b      	ldr	r3, [r7, #4]
 8014214:	681b      	ldr	r3, [r3, #0]
 8014216:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801421a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	2220      	movs	r2, #32
 8014220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8014224:	6878      	ldr	r0, [r7, #4]
 8014226:	f7fb f9c4 	bl	800f5b2 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 801422a:	2300      	movs	r3, #0
}
 801422c:	4618      	mov	r0, r3
 801422e:	3708      	adds	r7, #8
 8014230:	46bd      	mov	sp, r7
 8014232:	bd80      	pop	{r7, pc}

08014234 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8014234:	b580      	push	{r7, lr}
 8014236:	b08c      	sub	sp, #48	@ 0x30
 8014238:	af00      	add	r7, sp, #0
 801423a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 801423c:	2300      	movs	r3, #0
 801423e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8014240:	2300      	movs	r3, #0
 8014242:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8014244:	687b      	ldr	r3, [r7, #4]
 8014246:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801424a:	b2db      	uxtb	r3, r3
 801424c:	2b22      	cmp	r3, #34	@ 0x22
 801424e:	f040 80aa 	bne.w	80143a6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	689b      	ldr	r3, [r3, #8]
 8014256:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801425a:	d115      	bne.n	8014288 <UART_Receive_IT+0x54>
 801425c:	687b      	ldr	r3, [r7, #4]
 801425e:	691b      	ldr	r3, [r3, #16]
 8014260:	2b00      	cmp	r3, #0
 8014262:	d111      	bne.n	8014288 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8014264:	687b      	ldr	r3, [r7, #4]
 8014266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014268:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 801426a:	687b      	ldr	r3, [r7, #4]
 801426c:	681b      	ldr	r3, [r3, #0]
 801426e:	685b      	ldr	r3, [r3, #4]
 8014270:	b29b      	uxth	r3, r3
 8014272:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014276:	b29a      	uxth	r2, r3
 8014278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801427a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 801427c:	687b      	ldr	r3, [r7, #4]
 801427e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014280:	1c9a      	adds	r2, r3, #2
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	629a      	str	r2, [r3, #40]	@ 0x28
 8014286:	e024      	b.n	80142d2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801428c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 801428e:	687b      	ldr	r3, [r7, #4]
 8014290:	689b      	ldr	r3, [r3, #8]
 8014292:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014296:	d007      	beq.n	80142a8 <UART_Receive_IT+0x74>
 8014298:	687b      	ldr	r3, [r7, #4]
 801429a:	689b      	ldr	r3, [r3, #8]
 801429c:	2b00      	cmp	r3, #0
 801429e:	d10a      	bne.n	80142b6 <UART_Receive_IT+0x82>
 80142a0:	687b      	ldr	r3, [r7, #4]
 80142a2:	691b      	ldr	r3, [r3, #16]
 80142a4:	2b00      	cmp	r3, #0
 80142a6:	d106      	bne.n	80142b6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80142a8:	687b      	ldr	r3, [r7, #4]
 80142aa:	681b      	ldr	r3, [r3, #0]
 80142ac:	685b      	ldr	r3, [r3, #4]
 80142ae:	b2da      	uxtb	r2, r3
 80142b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80142b2:	701a      	strb	r2, [r3, #0]
 80142b4:	e008      	b.n	80142c8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80142b6:	687b      	ldr	r3, [r7, #4]
 80142b8:	681b      	ldr	r3, [r3, #0]
 80142ba:	685b      	ldr	r3, [r3, #4]
 80142bc:	b2db      	uxtb	r3, r3
 80142be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80142c2:	b2da      	uxtb	r2, r3
 80142c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80142c6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80142cc:	1c5a      	adds	r2, r3, #1
 80142ce:	687b      	ldr	r3, [r7, #4]
 80142d0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80142d2:	687b      	ldr	r3, [r7, #4]
 80142d4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80142d6:	b29b      	uxth	r3, r3
 80142d8:	3b01      	subs	r3, #1
 80142da:	b29b      	uxth	r3, r3
 80142dc:	687a      	ldr	r2, [r7, #4]
 80142de:	4619      	mov	r1, r3
 80142e0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80142e2:	2b00      	cmp	r3, #0
 80142e4:	d15d      	bne.n	80143a2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80142e6:	687b      	ldr	r3, [r7, #4]
 80142e8:	681b      	ldr	r3, [r3, #0]
 80142ea:	68da      	ldr	r2, [r3, #12]
 80142ec:	687b      	ldr	r3, [r7, #4]
 80142ee:	681b      	ldr	r3, [r3, #0]
 80142f0:	f022 0220 	bic.w	r2, r2, #32
 80142f4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	681b      	ldr	r3, [r3, #0]
 80142fa:	68da      	ldr	r2, [r3, #12]
 80142fc:	687b      	ldr	r3, [r7, #4]
 80142fe:	681b      	ldr	r3, [r3, #0]
 8014300:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8014304:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8014306:	687b      	ldr	r3, [r7, #4]
 8014308:	681b      	ldr	r3, [r3, #0]
 801430a:	695a      	ldr	r2, [r3, #20]
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	681b      	ldr	r3, [r3, #0]
 8014310:	f022 0201 	bic.w	r2, r2, #1
 8014314:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8014316:	687b      	ldr	r3, [r7, #4]
 8014318:	2220      	movs	r2, #32
 801431a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801431e:	687b      	ldr	r3, [r7, #4]
 8014320:	2200      	movs	r2, #0
 8014322:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014324:	687b      	ldr	r3, [r7, #4]
 8014326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014328:	2b01      	cmp	r3, #1
 801432a:	d135      	bne.n	8014398 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801432c:	687b      	ldr	r3, [r7, #4]
 801432e:	2200      	movs	r2, #0
 8014330:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014332:	687b      	ldr	r3, [r7, #4]
 8014334:	681b      	ldr	r3, [r3, #0]
 8014336:	330c      	adds	r3, #12
 8014338:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801433a:	697b      	ldr	r3, [r7, #20]
 801433c:	e853 3f00 	ldrex	r3, [r3]
 8014340:	613b      	str	r3, [r7, #16]
   return(result);
 8014342:	693b      	ldr	r3, [r7, #16]
 8014344:	f023 0310 	bic.w	r3, r3, #16
 8014348:	627b      	str	r3, [r7, #36]	@ 0x24
 801434a:	687b      	ldr	r3, [r7, #4]
 801434c:	681b      	ldr	r3, [r3, #0]
 801434e:	330c      	adds	r3, #12
 8014350:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014352:	623a      	str	r2, [r7, #32]
 8014354:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014356:	69f9      	ldr	r1, [r7, #28]
 8014358:	6a3a      	ldr	r2, [r7, #32]
 801435a:	e841 2300 	strex	r3, r2, [r1]
 801435e:	61bb      	str	r3, [r7, #24]
   return(result);
 8014360:	69bb      	ldr	r3, [r7, #24]
 8014362:	2b00      	cmp	r3, #0
 8014364:	d1e5      	bne.n	8014332 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8014366:	687b      	ldr	r3, [r7, #4]
 8014368:	681b      	ldr	r3, [r3, #0]
 801436a:	681b      	ldr	r3, [r3, #0]
 801436c:	f003 0310 	and.w	r3, r3, #16
 8014370:	2b10      	cmp	r3, #16
 8014372:	d10a      	bne.n	801438a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8014374:	2300      	movs	r3, #0
 8014376:	60fb      	str	r3, [r7, #12]
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	681b      	ldr	r3, [r3, #0]
 801437c:	681b      	ldr	r3, [r3, #0]
 801437e:	60fb      	str	r3, [r7, #12]
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	681b      	ldr	r3, [r3, #0]
 8014384:	685b      	ldr	r3, [r3, #4]
 8014386:	60fb      	str	r3, [r7, #12]
 8014388:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801438a:	687b      	ldr	r3, [r7, #4]
 801438c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801438e:	4619      	mov	r1, r3
 8014390:	6878      	ldr	r0, [r7, #4]
 8014392:	f7ff fdb5 	bl	8013f00 <HAL_UARTEx_RxEventCallback>
 8014396:	e002      	b.n	801439e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8014398:	6878      	ldr	r0, [r7, #4]
 801439a:	f7fb f915 	bl	800f5c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 801439e:	2300      	movs	r3, #0
 80143a0:	e002      	b.n	80143a8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80143a2:	2300      	movs	r3, #0
 80143a4:	e000      	b.n	80143a8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80143a6:	2302      	movs	r3, #2
  }
}
 80143a8:	4618      	mov	r0, r3
 80143aa:	3730      	adds	r7, #48	@ 0x30
 80143ac:	46bd      	mov	sp, r7
 80143ae:	bd80      	pop	{r7, pc}

080143b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80143b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80143b4:	b0c0      	sub	sp, #256	@ 0x100
 80143b6:	af00      	add	r7, sp, #0
 80143b8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80143bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80143c0:	681b      	ldr	r3, [r3, #0]
 80143c2:	691b      	ldr	r3, [r3, #16]
 80143c4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80143c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80143cc:	68d9      	ldr	r1, [r3, #12]
 80143ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80143d2:	681a      	ldr	r2, [r3, #0]
 80143d4:	ea40 0301 	orr.w	r3, r0, r1
 80143d8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80143da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80143de:	689a      	ldr	r2, [r3, #8]
 80143e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80143e4:	691b      	ldr	r3, [r3, #16]
 80143e6:	431a      	orrs	r2, r3
 80143e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80143ec:	695b      	ldr	r3, [r3, #20]
 80143ee:	431a      	orrs	r2, r3
 80143f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80143f4:	69db      	ldr	r3, [r3, #28]
 80143f6:	4313      	orrs	r3, r2
 80143f8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80143fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014400:	681b      	ldr	r3, [r3, #0]
 8014402:	68db      	ldr	r3, [r3, #12]
 8014404:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8014408:	f021 010c 	bic.w	r1, r1, #12
 801440c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014410:	681a      	ldr	r2, [r3, #0]
 8014412:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8014416:	430b      	orrs	r3, r1
 8014418:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 801441a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801441e:	681b      	ldr	r3, [r3, #0]
 8014420:	695b      	ldr	r3, [r3, #20]
 8014422:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8014426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801442a:	6999      	ldr	r1, [r3, #24]
 801442c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014430:	681a      	ldr	r2, [r3, #0]
 8014432:	ea40 0301 	orr.w	r3, r0, r1
 8014436:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8014438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801443c:	681a      	ldr	r2, [r3, #0]
 801443e:	4b8f      	ldr	r3, [pc, #572]	@ (801467c <UART_SetConfig+0x2cc>)
 8014440:	429a      	cmp	r2, r3
 8014442:	d005      	beq.n	8014450 <UART_SetConfig+0xa0>
 8014444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014448:	681a      	ldr	r2, [r3, #0]
 801444a:	4b8d      	ldr	r3, [pc, #564]	@ (8014680 <UART_SetConfig+0x2d0>)
 801444c:	429a      	cmp	r2, r3
 801444e:	d104      	bne.n	801445a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8014450:	f7fd fdac 	bl	8011fac <HAL_RCC_GetPCLK2Freq>
 8014454:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8014458:	e003      	b.n	8014462 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 801445a:	f7fd fd93 	bl	8011f84 <HAL_RCC_GetPCLK1Freq>
 801445e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8014462:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014466:	69db      	ldr	r3, [r3, #28]
 8014468:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801446c:	f040 810c 	bne.w	8014688 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8014470:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8014474:	2200      	movs	r2, #0
 8014476:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 801447a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 801447e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8014482:	4622      	mov	r2, r4
 8014484:	462b      	mov	r3, r5
 8014486:	1891      	adds	r1, r2, r2
 8014488:	65b9      	str	r1, [r7, #88]	@ 0x58
 801448a:	415b      	adcs	r3, r3
 801448c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801448e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8014492:	4621      	mov	r1, r4
 8014494:	eb12 0801 	adds.w	r8, r2, r1
 8014498:	4629      	mov	r1, r5
 801449a:	eb43 0901 	adc.w	r9, r3, r1
 801449e:	f04f 0200 	mov.w	r2, #0
 80144a2:	f04f 0300 	mov.w	r3, #0
 80144a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80144aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80144ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80144b2:	4690      	mov	r8, r2
 80144b4:	4699      	mov	r9, r3
 80144b6:	4623      	mov	r3, r4
 80144b8:	eb18 0303 	adds.w	r3, r8, r3
 80144bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80144c0:	462b      	mov	r3, r5
 80144c2:	eb49 0303 	adc.w	r3, r9, r3
 80144c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80144ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80144ce:	685b      	ldr	r3, [r3, #4]
 80144d0:	2200      	movs	r2, #0
 80144d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80144d6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80144da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80144de:	460b      	mov	r3, r1
 80144e0:	18db      	adds	r3, r3, r3
 80144e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80144e4:	4613      	mov	r3, r2
 80144e6:	eb42 0303 	adc.w	r3, r2, r3
 80144ea:	657b      	str	r3, [r7, #84]	@ 0x54
 80144ec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80144f0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80144f4:	f7f8 fb16 	bl	800cb24 <__aeabi_uldivmod>
 80144f8:	4602      	mov	r2, r0
 80144fa:	460b      	mov	r3, r1
 80144fc:	4b61      	ldr	r3, [pc, #388]	@ (8014684 <UART_SetConfig+0x2d4>)
 80144fe:	fba3 2302 	umull	r2, r3, r3, r2
 8014502:	095b      	lsrs	r3, r3, #5
 8014504:	011c      	lsls	r4, r3, #4
 8014506:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801450a:	2200      	movs	r2, #0
 801450c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8014510:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8014514:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8014518:	4642      	mov	r2, r8
 801451a:	464b      	mov	r3, r9
 801451c:	1891      	adds	r1, r2, r2
 801451e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8014520:	415b      	adcs	r3, r3
 8014522:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8014524:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8014528:	4641      	mov	r1, r8
 801452a:	eb12 0a01 	adds.w	sl, r2, r1
 801452e:	4649      	mov	r1, r9
 8014530:	eb43 0b01 	adc.w	fp, r3, r1
 8014534:	f04f 0200 	mov.w	r2, #0
 8014538:	f04f 0300 	mov.w	r3, #0
 801453c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8014540:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8014544:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014548:	4692      	mov	sl, r2
 801454a:	469b      	mov	fp, r3
 801454c:	4643      	mov	r3, r8
 801454e:	eb1a 0303 	adds.w	r3, sl, r3
 8014552:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8014556:	464b      	mov	r3, r9
 8014558:	eb4b 0303 	adc.w	r3, fp, r3
 801455c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8014560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014564:	685b      	ldr	r3, [r3, #4]
 8014566:	2200      	movs	r2, #0
 8014568:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801456c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8014570:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8014574:	460b      	mov	r3, r1
 8014576:	18db      	adds	r3, r3, r3
 8014578:	643b      	str	r3, [r7, #64]	@ 0x40
 801457a:	4613      	mov	r3, r2
 801457c:	eb42 0303 	adc.w	r3, r2, r3
 8014580:	647b      	str	r3, [r7, #68]	@ 0x44
 8014582:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8014586:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 801458a:	f7f8 facb 	bl	800cb24 <__aeabi_uldivmod>
 801458e:	4602      	mov	r2, r0
 8014590:	460b      	mov	r3, r1
 8014592:	4611      	mov	r1, r2
 8014594:	4b3b      	ldr	r3, [pc, #236]	@ (8014684 <UART_SetConfig+0x2d4>)
 8014596:	fba3 2301 	umull	r2, r3, r3, r1
 801459a:	095b      	lsrs	r3, r3, #5
 801459c:	2264      	movs	r2, #100	@ 0x64
 801459e:	fb02 f303 	mul.w	r3, r2, r3
 80145a2:	1acb      	subs	r3, r1, r3
 80145a4:	00db      	lsls	r3, r3, #3
 80145a6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80145aa:	4b36      	ldr	r3, [pc, #216]	@ (8014684 <UART_SetConfig+0x2d4>)
 80145ac:	fba3 2302 	umull	r2, r3, r3, r2
 80145b0:	095b      	lsrs	r3, r3, #5
 80145b2:	005b      	lsls	r3, r3, #1
 80145b4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80145b8:	441c      	add	r4, r3
 80145ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80145be:	2200      	movs	r2, #0
 80145c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80145c4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80145c8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80145cc:	4642      	mov	r2, r8
 80145ce:	464b      	mov	r3, r9
 80145d0:	1891      	adds	r1, r2, r2
 80145d2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80145d4:	415b      	adcs	r3, r3
 80145d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80145d8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80145dc:	4641      	mov	r1, r8
 80145de:	1851      	adds	r1, r2, r1
 80145e0:	6339      	str	r1, [r7, #48]	@ 0x30
 80145e2:	4649      	mov	r1, r9
 80145e4:	414b      	adcs	r3, r1
 80145e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80145e8:	f04f 0200 	mov.w	r2, #0
 80145ec:	f04f 0300 	mov.w	r3, #0
 80145f0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80145f4:	4659      	mov	r1, fp
 80145f6:	00cb      	lsls	r3, r1, #3
 80145f8:	4651      	mov	r1, sl
 80145fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80145fe:	4651      	mov	r1, sl
 8014600:	00ca      	lsls	r2, r1, #3
 8014602:	4610      	mov	r0, r2
 8014604:	4619      	mov	r1, r3
 8014606:	4603      	mov	r3, r0
 8014608:	4642      	mov	r2, r8
 801460a:	189b      	adds	r3, r3, r2
 801460c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8014610:	464b      	mov	r3, r9
 8014612:	460a      	mov	r2, r1
 8014614:	eb42 0303 	adc.w	r3, r2, r3
 8014618:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801461c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014620:	685b      	ldr	r3, [r3, #4]
 8014622:	2200      	movs	r2, #0
 8014624:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8014628:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 801462c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8014630:	460b      	mov	r3, r1
 8014632:	18db      	adds	r3, r3, r3
 8014634:	62bb      	str	r3, [r7, #40]	@ 0x28
 8014636:	4613      	mov	r3, r2
 8014638:	eb42 0303 	adc.w	r3, r2, r3
 801463c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801463e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8014642:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8014646:	f7f8 fa6d 	bl	800cb24 <__aeabi_uldivmod>
 801464a:	4602      	mov	r2, r0
 801464c:	460b      	mov	r3, r1
 801464e:	4b0d      	ldr	r3, [pc, #52]	@ (8014684 <UART_SetConfig+0x2d4>)
 8014650:	fba3 1302 	umull	r1, r3, r3, r2
 8014654:	095b      	lsrs	r3, r3, #5
 8014656:	2164      	movs	r1, #100	@ 0x64
 8014658:	fb01 f303 	mul.w	r3, r1, r3
 801465c:	1ad3      	subs	r3, r2, r3
 801465e:	00db      	lsls	r3, r3, #3
 8014660:	3332      	adds	r3, #50	@ 0x32
 8014662:	4a08      	ldr	r2, [pc, #32]	@ (8014684 <UART_SetConfig+0x2d4>)
 8014664:	fba2 2303 	umull	r2, r3, r2, r3
 8014668:	095b      	lsrs	r3, r3, #5
 801466a:	f003 0207 	and.w	r2, r3, #7
 801466e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014672:	681b      	ldr	r3, [r3, #0]
 8014674:	4422      	add	r2, r4
 8014676:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8014678:	e106      	b.n	8014888 <UART_SetConfig+0x4d8>
 801467a:	bf00      	nop
 801467c:	40011000 	.word	0x40011000
 8014680:	40011400 	.word	0x40011400
 8014684:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8014688:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801468c:	2200      	movs	r2, #0
 801468e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8014692:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8014696:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 801469a:	4642      	mov	r2, r8
 801469c:	464b      	mov	r3, r9
 801469e:	1891      	adds	r1, r2, r2
 80146a0:	6239      	str	r1, [r7, #32]
 80146a2:	415b      	adcs	r3, r3
 80146a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80146a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80146aa:	4641      	mov	r1, r8
 80146ac:	1854      	adds	r4, r2, r1
 80146ae:	4649      	mov	r1, r9
 80146b0:	eb43 0501 	adc.w	r5, r3, r1
 80146b4:	f04f 0200 	mov.w	r2, #0
 80146b8:	f04f 0300 	mov.w	r3, #0
 80146bc:	00eb      	lsls	r3, r5, #3
 80146be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80146c2:	00e2      	lsls	r2, r4, #3
 80146c4:	4614      	mov	r4, r2
 80146c6:	461d      	mov	r5, r3
 80146c8:	4643      	mov	r3, r8
 80146ca:	18e3      	adds	r3, r4, r3
 80146cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80146d0:	464b      	mov	r3, r9
 80146d2:	eb45 0303 	adc.w	r3, r5, r3
 80146d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80146da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80146de:	685b      	ldr	r3, [r3, #4]
 80146e0:	2200      	movs	r2, #0
 80146e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80146e6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80146ea:	f04f 0200 	mov.w	r2, #0
 80146ee:	f04f 0300 	mov.w	r3, #0
 80146f2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80146f6:	4629      	mov	r1, r5
 80146f8:	008b      	lsls	r3, r1, #2
 80146fa:	4621      	mov	r1, r4
 80146fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8014700:	4621      	mov	r1, r4
 8014702:	008a      	lsls	r2, r1, #2
 8014704:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8014708:	f7f8 fa0c 	bl	800cb24 <__aeabi_uldivmod>
 801470c:	4602      	mov	r2, r0
 801470e:	460b      	mov	r3, r1
 8014710:	4b60      	ldr	r3, [pc, #384]	@ (8014894 <UART_SetConfig+0x4e4>)
 8014712:	fba3 2302 	umull	r2, r3, r3, r2
 8014716:	095b      	lsrs	r3, r3, #5
 8014718:	011c      	lsls	r4, r3, #4
 801471a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801471e:	2200      	movs	r2, #0
 8014720:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8014724:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8014728:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 801472c:	4642      	mov	r2, r8
 801472e:	464b      	mov	r3, r9
 8014730:	1891      	adds	r1, r2, r2
 8014732:	61b9      	str	r1, [r7, #24]
 8014734:	415b      	adcs	r3, r3
 8014736:	61fb      	str	r3, [r7, #28]
 8014738:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801473c:	4641      	mov	r1, r8
 801473e:	1851      	adds	r1, r2, r1
 8014740:	6139      	str	r1, [r7, #16]
 8014742:	4649      	mov	r1, r9
 8014744:	414b      	adcs	r3, r1
 8014746:	617b      	str	r3, [r7, #20]
 8014748:	f04f 0200 	mov.w	r2, #0
 801474c:	f04f 0300 	mov.w	r3, #0
 8014750:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8014754:	4659      	mov	r1, fp
 8014756:	00cb      	lsls	r3, r1, #3
 8014758:	4651      	mov	r1, sl
 801475a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801475e:	4651      	mov	r1, sl
 8014760:	00ca      	lsls	r2, r1, #3
 8014762:	4610      	mov	r0, r2
 8014764:	4619      	mov	r1, r3
 8014766:	4603      	mov	r3, r0
 8014768:	4642      	mov	r2, r8
 801476a:	189b      	adds	r3, r3, r2
 801476c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8014770:	464b      	mov	r3, r9
 8014772:	460a      	mov	r2, r1
 8014774:	eb42 0303 	adc.w	r3, r2, r3
 8014778:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801477c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014780:	685b      	ldr	r3, [r3, #4]
 8014782:	2200      	movs	r2, #0
 8014784:	67bb      	str	r3, [r7, #120]	@ 0x78
 8014786:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8014788:	f04f 0200 	mov.w	r2, #0
 801478c:	f04f 0300 	mov.w	r3, #0
 8014790:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8014794:	4649      	mov	r1, r9
 8014796:	008b      	lsls	r3, r1, #2
 8014798:	4641      	mov	r1, r8
 801479a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 801479e:	4641      	mov	r1, r8
 80147a0:	008a      	lsls	r2, r1, #2
 80147a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80147a6:	f7f8 f9bd 	bl	800cb24 <__aeabi_uldivmod>
 80147aa:	4602      	mov	r2, r0
 80147ac:	460b      	mov	r3, r1
 80147ae:	4611      	mov	r1, r2
 80147b0:	4b38      	ldr	r3, [pc, #224]	@ (8014894 <UART_SetConfig+0x4e4>)
 80147b2:	fba3 2301 	umull	r2, r3, r3, r1
 80147b6:	095b      	lsrs	r3, r3, #5
 80147b8:	2264      	movs	r2, #100	@ 0x64
 80147ba:	fb02 f303 	mul.w	r3, r2, r3
 80147be:	1acb      	subs	r3, r1, r3
 80147c0:	011b      	lsls	r3, r3, #4
 80147c2:	3332      	adds	r3, #50	@ 0x32
 80147c4:	4a33      	ldr	r2, [pc, #204]	@ (8014894 <UART_SetConfig+0x4e4>)
 80147c6:	fba2 2303 	umull	r2, r3, r2, r3
 80147ca:	095b      	lsrs	r3, r3, #5
 80147cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80147d0:	441c      	add	r4, r3
 80147d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80147d6:	2200      	movs	r2, #0
 80147d8:	673b      	str	r3, [r7, #112]	@ 0x70
 80147da:	677a      	str	r2, [r7, #116]	@ 0x74
 80147dc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80147e0:	4642      	mov	r2, r8
 80147e2:	464b      	mov	r3, r9
 80147e4:	1891      	adds	r1, r2, r2
 80147e6:	60b9      	str	r1, [r7, #8]
 80147e8:	415b      	adcs	r3, r3
 80147ea:	60fb      	str	r3, [r7, #12]
 80147ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80147f0:	4641      	mov	r1, r8
 80147f2:	1851      	adds	r1, r2, r1
 80147f4:	6039      	str	r1, [r7, #0]
 80147f6:	4649      	mov	r1, r9
 80147f8:	414b      	adcs	r3, r1
 80147fa:	607b      	str	r3, [r7, #4]
 80147fc:	f04f 0200 	mov.w	r2, #0
 8014800:	f04f 0300 	mov.w	r3, #0
 8014804:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8014808:	4659      	mov	r1, fp
 801480a:	00cb      	lsls	r3, r1, #3
 801480c:	4651      	mov	r1, sl
 801480e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8014812:	4651      	mov	r1, sl
 8014814:	00ca      	lsls	r2, r1, #3
 8014816:	4610      	mov	r0, r2
 8014818:	4619      	mov	r1, r3
 801481a:	4603      	mov	r3, r0
 801481c:	4642      	mov	r2, r8
 801481e:	189b      	adds	r3, r3, r2
 8014820:	66bb      	str	r3, [r7, #104]	@ 0x68
 8014822:	464b      	mov	r3, r9
 8014824:	460a      	mov	r2, r1
 8014826:	eb42 0303 	adc.w	r3, r2, r3
 801482a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801482c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014830:	685b      	ldr	r3, [r3, #4]
 8014832:	2200      	movs	r2, #0
 8014834:	663b      	str	r3, [r7, #96]	@ 0x60
 8014836:	667a      	str	r2, [r7, #100]	@ 0x64
 8014838:	f04f 0200 	mov.w	r2, #0
 801483c:	f04f 0300 	mov.w	r3, #0
 8014840:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8014844:	4649      	mov	r1, r9
 8014846:	008b      	lsls	r3, r1, #2
 8014848:	4641      	mov	r1, r8
 801484a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 801484e:	4641      	mov	r1, r8
 8014850:	008a      	lsls	r2, r1, #2
 8014852:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8014856:	f7f8 f965 	bl	800cb24 <__aeabi_uldivmod>
 801485a:	4602      	mov	r2, r0
 801485c:	460b      	mov	r3, r1
 801485e:	4b0d      	ldr	r3, [pc, #52]	@ (8014894 <UART_SetConfig+0x4e4>)
 8014860:	fba3 1302 	umull	r1, r3, r3, r2
 8014864:	095b      	lsrs	r3, r3, #5
 8014866:	2164      	movs	r1, #100	@ 0x64
 8014868:	fb01 f303 	mul.w	r3, r1, r3
 801486c:	1ad3      	subs	r3, r2, r3
 801486e:	011b      	lsls	r3, r3, #4
 8014870:	3332      	adds	r3, #50	@ 0x32
 8014872:	4a08      	ldr	r2, [pc, #32]	@ (8014894 <UART_SetConfig+0x4e4>)
 8014874:	fba2 2303 	umull	r2, r3, r2, r3
 8014878:	095b      	lsrs	r3, r3, #5
 801487a:	f003 020f 	and.w	r2, r3, #15
 801487e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014882:	681b      	ldr	r3, [r3, #0]
 8014884:	4422      	add	r2, r4
 8014886:	609a      	str	r2, [r3, #8]
}
 8014888:	bf00      	nop
 801488a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 801488e:	46bd      	mov	sp, r7
 8014890:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8014894:	51eb851f 	.word	0x51eb851f

08014898 <Probe_Init>:
static void Motor_StepDetectionAndUpdate(MotorProbe_t *m, uint16_t *adc_sample);
static void StepCounter_Update(MotorProbe_t *m);

/* Public functions ----------------------------------------------------------*/
void Probe_Init(void)
{
 8014898:	b580      	push	{r7, lr}
 801489a:	af00      	add	r7, sp, #0
    Probe_InitHAL();
 801489c:	f000 f8b2 	bl	8014a04 <Probe_InitHAL>

    Filter_Reset(&motorA.I1_filter);
 80148a0:	481d      	ldr	r0, [pc, #116]	@ (8014918 <Probe_Init+0x80>)
 80148a2:	f000 f93a 	bl	8014b1a <Filter_Reset>
    Filter_Reset(&motorA.I2_filter);
 80148a6:	481d      	ldr	r0, [pc, #116]	@ (801491c <Probe_Init+0x84>)
 80148a8:	f000 f937 	bl	8014b1a <Filter_Reset>
    motorA.I1_last = 0;
 80148ac:	4b1a      	ldr	r3, [pc, #104]	@ (8014918 <Probe_Init+0x80>)
 80148ae:	2200      	movs	r2, #0
 80148b0:	861a      	strh	r2, [r3, #48]	@ 0x30
    motorA.I2_last = 0;
 80148b2:	4b19      	ldr	r3, [pc, #100]	@ (8014918 <Probe_Init+0x80>)
 80148b4:	2200      	movs	r2, #0
 80148b6:	865a      	strh	r2, [r3, #50]	@ 0x32
    motorA.angle_deg = 0;
 80148b8:	4b17      	ldr	r3, [pc, #92]	@ (8014918 <Probe_Init+0x80>)
 80148ba:	2200      	movs	r2, #0
 80148bc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    motorA.dir = DIR_NONE;
 80148c0:	4b15      	ldr	r3, [pc, #84]	@ (8014918 <Probe_Init+0x80>)
 80148c2:	2200      	movs	r2, #0
 80148c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    motorA.step_count = 0;
 80148c8:	4b13      	ldr	r3, [pc, #76]	@ (8014918 <Probe_Init+0x80>)
 80148ca:	2200      	movs	r2, #0
 80148cc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    motorA.last_step_angle = 9999;
 80148d0:	4b11      	ldr	r3, [pc, #68]	@ (8014918 <Probe_Init+0x80>)
 80148d2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80148d6:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

    Filter_Reset(&motorB.I1_filter);
 80148da:	4811      	ldr	r0, [pc, #68]	@ (8014920 <Probe_Init+0x88>)
 80148dc:	f000 f91d 	bl	8014b1a <Filter_Reset>
    Filter_Reset(&motorB.I2_filter);
 80148e0:	4810      	ldr	r0, [pc, #64]	@ (8014924 <Probe_Init+0x8c>)
 80148e2:	f000 f91a 	bl	8014b1a <Filter_Reset>
    motorB.I1_last = 0;
 80148e6:	4b0e      	ldr	r3, [pc, #56]	@ (8014920 <Probe_Init+0x88>)
 80148e8:	2200      	movs	r2, #0
 80148ea:	861a      	strh	r2, [r3, #48]	@ 0x30
    motorB.I2_last = 0;
 80148ec:	4b0c      	ldr	r3, [pc, #48]	@ (8014920 <Probe_Init+0x88>)
 80148ee:	2200      	movs	r2, #0
 80148f0:	865a      	strh	r2, [r3, #50]	@ 0x32
    motorB.angle_deg = 0;
 80148f2:	4b0b      	ldr	r3, [pc, #44]	@ (8014920 <Probe_Init+0x88>)
 80148f4:	2200      	movs	r2, #0
 80148f6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    motorB.dir = DIR_NONE;
 80148fa:	4b09      	ldr	r3, [pc, #36]	@ (8014920 <Probe_Init+0x88>)
 80148fc:	2200      	movs	r2, #0
 80148fe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    motorB.step_count = 0;
 8014902:	4b07      	ldr	r3, [pc, #28]	@ (8014920 <Probe_Init+0x88>)
 8014904:	2200      	movs	r2, #0
 8014906:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    motorB.last_step_angle = 9999;
 801490a:	4b05      	ldr	r3, [pc, #20]	@ (8014920 <Probe_Init+0x88>)
 801490c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8014910:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
}
 8014914:	bf00      	nop
 8014916:	bd80      	pop	{r7, pc}
 8014918:	20003a08 	.word	0x20003a08
 801491c:	20003a20 	.word	0x20003a20
 8014920:	20003a5c 	.word	0x20003a5c
 8014924:	20003a74 	.word	0x20003a74

08014928 <Probe_InitOffset>:
/* === INIT OFFSET (vol z mainu) ===========================================
 *  Nate ADC 3x, zprmruje a ulo offsety = (avg - 2050).
 *  Pozn.: bhem tto funkce jsou offsety jet 0, take callback nic "nekaz".
 */
void Probe_InitOffset(void)
{
 8014928:	b580      	push	{r7, lr}
 801492a:	b088      	sub	sp, #32
 801492c:	af00      	add	r7, sp, #0
    uint32_t sum[ADC_CHANNEL_COUNT] = { 0 };
 801492e:	1d3b      	adds	r3, r7, #4
 8014930:	2200      	movs	r2, #0
 8014932:	601a      	str	r2, [r3, #0]
 8014934:	605a      	str	r2, [r3, #4]
 8014936:	609a      	str	r2, [r3, #8]
 8014938:	60da      	str	r2, [r3, #12]

    /* jistota */
    adc_ready = 1;
 801493a:	4b2d      	ldr	r3, [pc, #180]	@ (80149f0 <Probe_InitOffset+0xc8>)
 801493c:	2201      	movs	r2, #1
 801493e:	701a      	strb	r2, [r3, #0]

    for (uint8_t n = 0; n < 3; n++)
 8014940:	2300      	movs	r3, #0
 8014942:	77fb      	strb	r3, [r7, #31]
 8014944:	e02f      	b.n	80149a6 <Probe_InitOffset+0x7e>
    {
        StartAdcMeasurement();
 8014946:	f000 fc45 	bl	80151d4 <StartAdcMeasurement>

        /* pokej na dokonen DMA (adc_ready=1 nastavuje callback) */
        uint32_t timeout = 1000000UL;
 801494a:	4b2a      	ldr	r3, [pc, #168]	@ (80149f4 <Probe_InitOffset+0xcc>)
 801494c:	61bb      	str	r3, [r7, #24]
        while (!adc_ready && timeout--)
 801494e:	bf00      	nop
 8014950:	4b27      	ldr	r3, [pc, #156]	@ (80149f0 <Probe_InitOffset+0xc8>)
 8014952:	781b      	ldrb	r3, [r3, #0]
 8014954:	b2db      	uxtb	r3, r3
 8014956:	2b00      	cmp	r3, #0
 8014958:	d104      	bne.n	8014964 <Probe_InitOffset+0x3c>
 801495a:	69bb      	ldr	r3, [r7, #24]
 801495c:	1e5a      	subs	r2, r3, #1
 801495e:	61ba      	str	r2, [r7, #24]
 8014960:	2b00      	cmp	r3, #0
 8014962:	d1f5      	bne.n	8014950 <Probe_InitOffset+0x28>
        {
            /* busy wait */
        }
        if (timeout == 0UL)
 8014964:	69bb      	ldr	r3, [r7, #24]
 8014966:	2b00      	cmp	r3, #0
 8014968:	d03e      	beq.n	80149e8 <Probe_InitOffset+0xc0>
        {
            /* timeout -> nech offsety jak jsou */
            return;
        }

        for (uint8_t ch = 0; ch < ADC_CHANNEL_COUNT; ch++)
 801496a:	2300      	movs	r3, #0
 801496c:	75fb      	strb	r3, [r7, #23]
 801496e:	e014      	b.n	801499a <Probe_InitOffset+0x72>
        {
            sum[ch] += adc_values[ch];
 8014970:	7dfb      	ldrb	r3, [r7, #23]
 8014972:	009b      	lsls	r3, r3, #2
 8014974:	3320      	adds	r3, #32
 8014976:	443b      	add	r3, r7
 8014978:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 801497c:	7dfb      	ldrb	r3, [r7, #23]
 801497e:	491e      	ldr	r1, [pc, #120]	@ (80149f8 <Probe_InitOffset+0xd0>)
 8014980:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8014984:	4619      	mov	r1, r3
 8014986:	7dfb      	ldrb	r3, [r7, #23]
 8014988:	440a      	add	r2, r1
 801498a:	009b      	lsls	r3, r3, #2
 801498c:	3320      	adds	r3, #32
 801498e:	443b      	add	r3, r7
 8014990:	f843 2c1c 	str.w	r2, [r3, #-28]
        for (uint8_t ch = 0; ch < ADC_CHANNEL_COUNT; ch++)
 8014994:	7dfb      	ldrb	r3, [r7, #23]
 8014996:	3301      	adds	r3, #1
 8014998:	75fb      	strb	r3, [r7, #23]
 801499a:	7dfb      	ldrb	r3, [r7, #23]
 801499c:	2b03      	cmp	r3, #3
 801499e:	d9e7      	bls.n	8014970 <Probe_InitOffset+0x48>
    for (uint8_t n = 0; n < 3; n++)
 80149a0:	7ffb      	ldrb	r3, [r7, #31]
 80149a2:	3301      	adds	r3, #1
 80149a4:	77fb      	strb	r3, [r7, #31]
 80149a6:	7ffb      	ldrb	r3, [r7, #31]
 80149a8:	2b02      	cmp	r3, #2
 80149aa:	d9cc      	bls.n	8014946 <Probe_InitOffset+0x1e>
        }
    }

    for (uint8_t ch = 0; ch < ADC_CHANNEL_COUNT; ch++)
 80149ac:	2300      	movs	r3, #0
 80149ae:	75bb      	strb	r3, [r7, #22]
 80149b0:	e016      	b.n	80149e0 <Probe_InitOffset+0xb8>
    {
        uint16_t avg = (uint16_t)(sum[ch] / 3UL);
 80149b2:	7dbb      	ldrb	r3, [r7, #22]
 80149b4:	009b      	lsls	r3, r3, #2
 80149b6:	3320      	adds	r3, #32
 80149b8:	443b      	add	r3, r7
 80149ba:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80149be:	4a0f      	ldr	r2, [pc, #60]	@ (80149fc <Probe_InitOffset+0xd4>)
 80149c0:	fba2 2303 	umull	r2, r3, r2, r3
 80149c4:	085b      	lsrs	r3, r3, #1
 80149c6:	82bb      	strh	r3, [r7, #20]
        adc_offset[ch] = (int16_t)avg - (int16_t)MIDDLE_VALUE;
 80149c8:	8abb      	ldrh	r3, [r7, #20]
 80149ca:	f6a3 0302 	subw	r3, r3, #2050	@ 0x802
 80149ce:	b29a      	uxth	r2, r3
 80149d0:	7dbb      	ldrb	r3, [r7, #22]
 80149d2:	b211      	sxth	r1, r2
 80149d4:	4a0a      	ldr	r2, [pc, #40]	@ (8014a00 <Probe_InitOffset+0xd8>)
 80149d6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t ch = 0; ch < ADC_CHANNEL_COUNT; ch++)
 80149da:	7dbb      	ldrb	r3, [r7, #22]
 80149dc:	3301      	adds	r3, #1
 80149de:	75bb      	strb	r3, [r7, #22]
 80149e0:	7dbb      	ldrb	r3, [r7, #22]
 80149e2:	2b03      	cmp	r3, #3
 80149e4:	d9e5      	bls.n	80149b2 <Probe_InitOffset+0x8a>
 80149e6:	e000      	b.n	80149ea <Probe_InitOffset+0xc2>
            return;
 80149e8:	bf00      	nop
    }
}
 80149ea:	3720      	adds	r7, #32
 80149ec:	46bd      	mov	sp, r7
 80149ee:	bd80      	pop	{r7, pc}
 80149f0:	200000c9 	.word	0x200000c9
 80149f4:	000f4240 	.word	0x000f4240
 80149f8:	20003c58 	.word	0x20003c58
 80149fc:	aaaaaaab 	.word	0xaaaaaaab
 8014a00:	20003c68 	.word	0x20003c68

08014a04 <Probe_InitHAL>:

/* Private functions ---------------------------------------------------------*/
void Probe_InitHAL(void)
{
 8014a04:	b580      	push	{r7, lr}
 8014a06:	af00      	add	r7, sp, #0
    if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK)
 8014a08:	4802      	ldr	r0, [pc, #8]	@ (8014a14 <Probe_InitHAL+0x10>)
 8014a0a:	f7fe f8fb 	bl	8012c04 <HAL_TIM_Base_Start_IT>
    {

    }
}
 8014a0e:	bf00      	nop
 8014a10:	bd80      	pop	{r7, pc}
 8014a12:	bf00      	nop
 8014a14:	20000a60 	.word	0x20000a60

08014a18 <AngleBufferFIFO_Reset>:

static inline void AngleBufferFIFO_Reset(AngleBufferFIFO_t *ab)
{
 8014a18:	b480      	push	{r7}
 8014a1a:	b083      	sub	sp, #12
 8014a1c:	af00      	add	r7, sp, #0
 8014a1e:	6078      	str	r0, [r7, #4]
    ab->count = 0;
 8014a20:	687b      	ldr	r3, [r7, #4]
 8014a22:	2200      	movs	r2, #0
 8014a24:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 8014a28:	bf00      	nop
 8014a2a:	370c      	adds	r7, #12
 8014a2c:	46bd      	mov	sp, r7
 8014a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a32:	4770      	bx	lr

08014a34 <AngleBufferFIFO_Add>:

static inline void AngleBufferFIFO_Add(AngleBufferFIFO_t *ab, int16_t angle)
{
 8014a34:	b580      	push	{r7, lr}
 8014a36:	b084      	sub	sp, #16
 8014a38:	af00      	add	r7, sp, #0
 8014a3a:	6078      	str	r0, [r7, #4]
 8014a3c:	460b      	mov	r3, r1
 8014a3e:	807b      	strh	r3, [r7, #2]
    if (angle > 178 || angle < -178)
 8014a40:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014a44:	2bb2      	cmp	r3, #178	@ 0xb2
 8014a46:	dc04      	bgt.n	8014a52 <AngleBufferFIFO_Add+0x1e>
 8014a48:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014a4c:	f113 0fb2 	cmn.w	r3, #178	@ 0xb2
 8014a50:	da0a      	bge.n	8014a68 <AngleBufferFIFO_Add+0x34>
    {
        AngleBufferFIFO_Reset(ab);
 8014a52:	6878      	ldr	r0, [r7, #4]
 8014a54:	f7ff ffe0 	bl	8014a18 <AngleBufferFIFO_Reset>
        ab->buf[0] = angle;
 8014a58:	687b      	ldr	r3, [r7, #4]
 8014a5a:	887a      	ldrh	r2, [r7, #2]
 8014a5c:	801a      	strh	r2, [r3, #0]
        ab->count = 1;
 8014a5e:	687b      	ldr	r3, [r7, #4]
 8014a60:	2201      	movs	r2, #1
 8014a62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        return;
 8014a66:	e027      	b.n	8014ab8 <AngleBufferFIFO_Add+0x84>
    }

    if (ab->count < ANGLE_BUFFER_LEN)
 8014a68:	687b      	ldr	r3, [r7, #4]
 8014a6a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014a6e:	2b13      	cmp	r3, #19
 8014a70:	d80d      	bhi.n	8014a8e <AngleBufferFIFO_Add+0x5a>
    {
        ab->buf[ab->count++] = angle;
 8014a72:	687b      	ldr	r3, [r7, #4]
 8014a74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014a78:	1c5a      	adds	r2, r3, #1
 8014a7a:	b2d1      	uxtb	r1, r2
 8014a7c:	687a      	ldr	r2, [r7, #4]
 8014a7e:	f882 1028 	strb.w	r1, [r2, #40]	@ 0x28
 8014a82:	4619      	mov	r1, r3
 8014a84:	687b      	ldr	r3, [r7, #4]
 8014a86:	887a      	ldrh	r2, [r7, #2]
 8014a88:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
 8014a8c:	e014      	b.n	8014ab8 <AngleBufferFIFO_Add+0x84>
    }
    else
    {
        for (uint8_t i = 0; i < ANGLE_BUFFER_LEN - 1; i++)
 8014a8e:	2300      	movs	r3, #0
 8014a90:	73fb      	strb	r3, [r7, #15]
 8014a92:	e00b      	b.n	8014aac <AngleBufferFIFO_Add+0x78>
            ab->buf[i] = ab->buf[i + 1];
 8014a94:	7bfb      	ldrb	r3, [r7, #15]
 8014a96:	1c59      	adds	r1, r3, #1
 8014a98:	7bfa      	ldrb	r2, [r7, #15]
 8014a9a:	687b      	ldr	r3, [r7, #4]
 8014a9c:	f933 1011 	ldrsh.w	r1, [r3, r1, lsl #1]
 8014aa0:	687b      	ldr	r3, [r7, #4]
 8014aa2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        for (uint8_t i = 0; i < ANGLE_BUFFER_LEN - 1; i++)
 8014aa6:	7bfb      	ldrb	r3, [r7, #15]
 8014aa8:	3301      	adds	r3, #1
 8014aaa:	73fb      	strb	r3, [r7, #15]
 8014aac:	7bfb      	ldrb	r3, [r7, #15]
 8014aae:	2b12      	cmp	r3, #18
 8014ab0:	d9f0      	bls.n	8014a94 <AngleBufferFIFO_Add+0x60>

        ab->buf[ANGLE_BUFFER_LEN - 1] = angle;
 8014ab2:	687b      	ldr	r3, [r7, #4]
 8014ab4:	887a      	ldrh	r2, [r7, #2]
 8014ab6:	84da      	strh	r2, [r3, #38]	@ 0x26
    }
}
 8014ab8:	3710      	adds	r7, #16
 8014aba:	46bd      	mov	sp, r7
 8014abc:	bd80      	pop	{r7, pc}

08014abe <Detect_RotationDirection>:

static rotation_dir_t Detect_RotationDirection(AngleBufferFIFO_t *ab)
{
 8014abe:	b480      	push	{r7}
 8014ac0:	b085      	sub	sp, #20
 8014ac2:	af00      	add	r7, sp, #0
 8014ac4:	6078      	str	r0, [r7, #4]
    if (ab->count < ANGLE_BUFFER_LEN)
 8014ac6:	687b      	ldr	r3, [r7, #4]
 8014ac8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014acc:	2b13      	cmp	r3, #19
 8014ace:	d801      	bhi.n	8014ad4 <Detect_RotationDirection+0x16>
        return DIR_NONE;
 8014ad0:	2300      	movs	r3, #0
 8014ad2:	e01c      	b.n	8014b0e <Detect_RotationDirection+0x50>

    int16_t first = ab->buf[0];
 8014ad4:	687b      	ldr	r3, [r7, #4]
 8014ad6:	881b      	ldrh	r3, [r3, #0]
 8014ad8:	81fb      	strh	r3, [r7, #14]
    int16_t last = ab->buf[ab->count - 1];
 8014ada:	687b      	ldr	r3, [r7, #4]
 8014adc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014ae0:	1e5a      	subs	r2, r3, #1
 8014ae2:	687b      	ldr	r3, [r7, #4]
 8014ae4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8014ae8:	81bb      	strh	r3, [r7, #12]
    int16_t diff = last - first;
 8014aea:	89ba      	ldrh	r2, [r7, #12]
 8014aec:	89fb      	ldrh	r3, [r7, #14]
 8014aee:	1ad3      	subs	r3, r2, r3
 8014af0:	b29b      	uxth	r3, r3
 8014af2:	817b      	strh	r3, [r7, #10]

    if (diff > 0)
 8014af4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8014af8:	2b00      	cmp	r3, #0
 8014afa:	dd01      	ble.n	8014b00 <Detect_RotationDirection+0x42>
        return DIR_CW;
 8014afc:	2301      	movs	r3, #1
 8014afe:	e006      	b.n	8014b0e <Detect_RotationDirection+0x50>
    if (diff < 0)
 8014b00:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8014b04:	2b00      	cmp	r3, #0
 8014b06:	da01      	bge.n	8014b0c <Detect_RotationDirection+0x4e>
        return DIR_CCW;
 8014b08:	2302      	movs	r3, #2
 8014b0a:	e000      	b.n	8014b0e <Detect_RotationDirection+0x50>
    return DIR_NONE;
 8014b0c:	2300      	movs	r3, #0
}
 8014b0e:	4618      	mov	r0, r3
 8014b10:	3714      	adds	r7, #20
 8014b12:	46bd      	mov	sp, r7
 8014b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b18:	4770      	bx	lr

08014b1a <Filter_Reset>:

static inline void Filter_Reset(Filter_t *f)
{
 8014b1a:	b480      	push	{r7}
 8014b1c:	b083      	sub	sp, #12
 8014b1e:	af00      	add	r7, sp, #0
 8014b20:	6078      	str	r0, [r7, #4]
    f->exp_avg = 0.0f;
 8014b22:	687b      	ldr	r3, [r7, #4]
 8014b24:	f04f 0200 	mov.w	r2, #0
 8014b28:	601a      	str	r2, [r3, #0]
    f->movavg_index = 0;
 8014b2a:	687b      	ldr	r3, [r7, #4]
 8014b2c:	2200      	movs	r2, #0
 8014b2e:	741a      	strb	r2, [r3, #16]
    f->movavg_count = 0;
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	2200      	movs	r2, #0
 8014b34:	745a      	strb	r2, [r3, #17]
    f->initialized = 0;
 8014b36:	687b      	ldr	r3, [r7, #4]
 8014b38:	2200      	movs	r2, #0
 8014b3a:	749a      	strb	r2, [r3, #18]
    f->last_value = 0.0f;
 8014b3c:	687b      	ldr	r3, [r7, #4]
 8014b3e:	f04f 0200 	mov.w	r2, #0
 8014b42:	615a      	str	r2, [r3, #20]
}
 8014b44:	bf00      	nop
 8014b46:	370c      	adds	r7, #12
 8014b48:	46bd      	mov	sp, r7
 8014b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b4e:	4770      	bx	lr

08014b50 <Filter_Step>:

static inline uint16_t Filter_Step(Filter_t *f, uint16_t x)
{
 8014b50:	b480      	push	{r7}
 8014b52:	b087      	sub	sp, #28
 8014b54:	af00      	add	r7, sp, #0
 8014b56:	6078      	str	r0, [r7, #4]
 8014b58:	460b      	mov	r3, r1
 8014b5a:	807b      	strh	r3, [r7, #2]
    if (!f->initialized)
 8014b5c:	687b      	ldr	r3, [r7, #4]
 8014b5e:	7c9b      	ldrb	r3, [r3, #18]
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	d121      	bne.n	8014ba8 <Filter_Step+0x58>
    {
        f->exp_avg = (float) x;
 8014b64:	887b      	ldrh	r3, [r7, #2]
 8014b66:	ee07 3a90 	vmov	s15, r3
 8014b6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014b6e:	687b      	ldr	r3, [r7, #4]
 8014b70:	edc3 7a00 	vstr	s15, [r3]
        f->last_value = f->exp_avg;
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	681a      	ldr	r2, [r3, #0]
 8014b78:	687b      	ldr	r3, [r7, #4]
 8014b7a:	615a      	str	r2, [r3, #20]
        f->initialized = 1;
 8014b7c:	687b      	ldr	r3, [r7, #4]
 8014b7e:	2201      	movs	r2, #1
 8014b80:	749a      	strb	r2, [r3, #18]
        f->movavg_buf[0] = f->exp_avg;
 8014b82:	687b      	ldr	r3, [r7, #4]
 8014b84:	681a      	ldr	r2, [r3, #0]
 8014b86:	687b      	ldr	r3, [r7, #4]
 8014b88:	605a      	str	r2, [r3, #4]
        f->movavg_index = 1;
 8014b8a:	687b      	ldr	r3, [r7, #4]
 8014b8c:	2201      	movs	r2, #1
 8014b8e:	741a      	strb	r2, [r3, #16]
        f->movavg_count = 1;
 8014b90:	687b      	ldr	r3, [r7, #4]
 8014b92:	2201      	movs	r2, #1
 8014b94:	745a      	strb	r2, [r3, #17]
        return (uint16_t) f->exp_avg;
 8014b96:	687b      	ldr	r3, [r7, #4]
 8014b98:	edd3 7a00 	vldr	s15, [r3]
 8014b9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8014ba0:	ee17 3a90 	vmov	r3, s15
 8014ba4:	b29b      	uxth	r3, r3
 8014ba6:	e081      	b.n	8014cac <Filter_Step+0x15c>
    }
    else
    {
        f->exp_avg = (0.9f * f->exp_avg) + (0.1f * (float) x);
 8014ba8:	687b      	ldr	r3, [r7, #4]
 8014baa:	edd3 7a00 	vldr	s15, [r3]
 8014bae:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8014cb8 <Filter_Step+0x168>
 8014bb2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8014bb6:	887b      	ldrh	r3, [r7, #2]
 8014bb8:	ee07 3a90 	vmov	s15, r3
 8014bbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014bc0:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8014cbc <Filter_Step+0x16c>
 8014bc4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8014bc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014bcc:	687b      	ldr	r3, [r7, #4]
 8014bce:	edc3 7a00 	vstr	s15, [r3]
    }

    float diff = fabsf(f->exp_avg - f->last_value);
 8014bd2:	687b      	ldr	r3, [r7, #4]
 8014bd4:	ed93 7a00 	vldr	s14, [r3]
 8014bd8:	687b      	ldr	r3, [r7, #4]
 8014bda:	edd3 7a05 	vldr	s15, [r3, #20]
 8014bde:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014be2:	eef0 7ae7 	vabs.f32	s15, s15
 8014be6:	edc7 7a03 	vstr	s15, [r7, #12]

    if (diff <= 25.0f)
 8014bea:	edd7 7a03 	vldr	s15, [r7, #12]
 8014bee:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8014bf2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8014bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014bfa:	d84b      	bhi.n	8014c94 <Filter_Step+0x144>
    {
        f->movavg_buf[f->movavg_index] = f->exp_avg;
 8014bfc:	687b      	ldr	r3, [r7, #4]
 8014bfe:	7c1b      	ldrb	r3, [r3, #16]
 8014c00:	4618      	mov	r0, r3
 8014c02:	687b      	ldr	r3, [r7, #4]
 8014c04:	681a      	ldr	r2, [r3, #0]
 8014c06:	6879      	ldr	r1, [r7, #4]
 8014c08:	0083      	lsls	r3, r0, #2
 8014c0a:	440b      	add	r3, r1
 8014c0c:	3304      	adds	r3, #4
 8014c0e:	601a      	str	r2, [r3, #0]
        f->movavg_index = (f->movavg_index + 1) % MOVAVG_LEN;
 8014c10:	687b      	ldr	r3, [r7, #4]
 8014c12:	7c1b      	ldrb	r3, [r3, #16]
 8014c14:	1c5a      	adds	r2, r3, #1
 8014c16:	4b2a      	ldr	r3, [pc, #168]	@ (8014cc0 <Filter_Step+0x170>)
 8014c18:	fb83 3102 	smull	r3, r1, r3, r2
 8014c1c:	17d3      	asrs	r3, r2, #31
 8014c1e:	1ac9      	subs	r1, r1, r3
 8014c20:	460b      	mov	r3, r1
 8014c22:	005b      	lsls	r3, r3, #1
 8014c24:	440b      	add	r3, r1
 8014c26:	1ad1      	subs	r1, r2, r3
 8014c28:	b2ca      	uxtb	r2, r1
 8014c2a:	687b      	ldr	r3, [r7, #4]
 8014c2c:	741a      	strb	r2, [r3, #16]
        if (f->movavg_count < MOVAVG_LEN)
 8014c2e:	687b      	ldr	r3, [r7, #4]
 8014c30:	7c5b      	ldrb	r3, [r3, #17]
 8014c32:	2b02      	cmp	r3, #2
 8014c34:	d805      	bhi.n	8014c42 <Filter_Step+0xf2>
            f->movavg_count++;
 8014c36:	687b      	ldr	r3, [r7, #4]
 8014c38:	7c5b      	ldrb	r3, [r3, #17]
 8014c3a:	3301      	adds	r3, #1
 8014c3c:	b2da      	uxtb	r2, r3
 8014c3e:	687b      	ldr	r3, [r7, #4]
 8014c40:	745a      	strb	r2, [r3, #17]

        float sum = 0.0f;
 8014c42:	f04f 0300 	mov.w	r3, #0
 8014c46:	617b      	str	r3, [r7, #20]
        for (uint8_t i = 0; i < f->movavg_count; i++)
 8014c48:	2300      	movs	r3, #0
 8014c4a:	74fb      	strb	r3, [r7, #19]
 8014c4c:	e00f      	b.n	8014c6e <Filter_Step+0x11e>
            sum += f->movavg_buf[i];
 8014c4e:	7cfb      	ldrb	r3, [r7, #19]
 8014c50:	687a      	ldr	r2, [r7, #4]
 8014c52:	009b      	lsls	r3, r3, #2
 8014c54:	4413      	add	r3, r2
 8014c56:	3304      	adds	r3, #4
 8014c58:	edd3 7a00 	vldr	s15, [r3]
 8014c5c:	ed97 7a05 	vldr	s14, [r7, #20]
 8014c60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014c64:	edc7 7a05 	vstr	s15, [r7, #20]
        for (uint8_t i = 0; i < f->movavg_count; i++)
 8014c68:	7cfb      	ldrb	r3, [r7, #19]
 8014c6a:	3301      	adds	r3, #1
 8014c6c:	74fb      	strb	r3, [r7, #19]
 8014c6e:	687b      	ldr	r3, [r7, #4]
 8014c70:	7c5b      	ldrb	r3, [r3, #17]
 8014c72:	7cfa      	ldrb	r2, [r7, #19]
 8014c74:	429a      	cmp	r2, r3
 8014c76:	d3ea      	bcc.n	8014c4e <Filter_Step+0xfe>

        f->last_value = sum / f->movavg_count;
 8014c78:	687b      	ldr	r3, [r7, #4]
 8014c7a:	7c5b      	ldrb	r3, [r3, #17]
 8014c7c:	ee07 3a90 	vmov	s15, r3
 8014c80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8014c84:	edd7 6a05 	vldr	s13, [r7, #20]
 8014c88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014c8c:	687b      	ldr	r3, [r7, #4]
 8014c8e:	edc3 7a05 	vstr	s15, [r3, #20]
 8014c92:	e003      	b.n	8014c9c <Filter_Step+0x14c>
    }
    else
    {
        f->last_value = f->exp_avg;
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	681a      	ldr	r2, [r3, #0]
 8014c98:	687b      	ldr	r3, [r7, #4]
 8014c9a:	615a      	str	r2, [r3, #20]
    }

    return (uint16_t) f->last_value;
 8014c9c:	687b      	ldr	r3, [r7, #4]
 8014c9e:	edd3 7a05 	vldr	s15, [r3, #20]
 8014ca2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8014ca6:	ee17 3a90 	vmov	r3, s15
 8014caa:	b29b      	uxth	r3, r3
}
 8014cac:	4618      	mov	r0, r3
 8014cae:	371c      	adds	r7, #28
 8014cb0:	46bd      	mov	sp, r7
 8014cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cb6:	4770      	bx	lr
 8014cb8:	3f666666 	.word	0x3f666666
 8014cbc:	3dcccccd 	.word	0x3dcccccd
 8014cc0:	55555556 	.word	0x55555556
 8014cc4:	00000000 	.word	0x00000000

08014cc8 <Motor_HandleSample>:

/* Motor sample handler ------------------------------------------------------*/
static inline void Motor_HandleSample(MotorProbe_t *m, uint16_t raw_I1,
                                      uint16_t raw_I2, uint16_t raw_U1,
                                      uint16_t raw_U2)
{
 8014cc8:	b580      	push	{r7, lr}
 8014cca:	b086      	sub	sp, #24
 8014ccc:	af00      	add	r7, sp, #0
 8014cce:	60f8      	str	r0, [r7, #12]
 8014cd0:	4608      	mov	r0, r1
 8014cd2:	4611      	mov	r1, r2
 8014cd4:	461a      	mov	r2, r3
 8014cd6:	4603      	mov	r3, r0
 8014cd8:	817b      	strh	r3, [r7, #10]
 8014cda:	460b      	mov	r3, r1
 8014cdc:	813b      	strh	r3, [r7, #8]
 8014cde:	4613      	mov	r3, r2
 8014ce0:	80fb      	strh	r3, [r7, #6]
    m->I1_last = Filter_Step(&m->I1_filter, raw_I1);
 8014ce2:	68fb      	ldr	r3, [r7, #12]
 8014ce4:	897a      	ldrh	r2, [r7, #10]
 8014ce6:	4611      	mov	r1, r2
 8014ce8:	4618      	mov	r0, r3
 8014cea:	f7ff ff31 	bl	8014b50 <Filter_Step>
 8014cee:	4603      	mov	r3, r0
 8014cf0:	b21a      	sxth	r2, r3
 8014cf2:	68fb      	ldr	r3, [r7, #12]
 8014cf4:	861a      	strh	r2, [r3, #48]	@ 0x30
    m->I2_last = Filter_Step(&m->I2_filter, raw_I2);
 8014cf6:	68fb      	ldr	r3, [r7, #12]
 8014cf8:	3318      	adds	r3, #24
 8014cfa:	893a      	ldrh	r2, [r7, #8]
 8014cfc:	4611      	mov	r1, r2
 8014cfe:	4618      	mov	r0, r3
 8014d00:	f7ff ff26 	bl	8014b50 <Filter_Step>
 8014d04:	4603      	mov	r3, r0
 8014d06:	b21a      	sxth	r2, r3
 8014d08:	68fb      	ldr	r3, [r7, #12]
 8014d0a:	865a      	strh	r2, [r3, #50]	@ 0x32
    m->U1_last = raw_U1;
 8014d0c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8014d10:	68fb      	ldr	r3, [r7, #12]
 8014d12:	869a      	strh	r2, [r3, #52]	@ 0x34
    m->U2_last = raw_U2;
 8014d14:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014d18:	68fb      	ldr	r3, [r7, #12]
 8014d1a:	86da      	strh	r2, [r3, #54]	@ 0x36

    float angle_rad = atan2f((float) m->I1_last - MIDDLE_VALUE,
 8014d1c:	68fb      	ldr	r3, [r7, #12]
 8014d1e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8014d22:	ee07 3a90 	vmov	s15, r3
 8014d26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014d2a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8014d90 <Motor_HandleSample+0xc8>
 8014d2e:	ee37 7ac7 	vsub.f32	s14, s15, s14
                             (float) m->I2_last - MIDDLE_VALUE);
 8014d32:	68fb      	ldr	r3, [r7, #12]
 8014d34:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8014d38:	ee07 3a90 	vmov	s15, r3
 8014d3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    float angle_rad = atan2f((float) m->I1_last - MIDDLE_VALUE,
 8014d40:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8014d90 <Motor_HandleSample+0xc8>
 8014d44:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014d48:	eef0 0a67 	vmov.f32	s1, s15
 8014d4c:	eeb0 0a47 	vmov.f32	s0, s14
 8014d50:	f000 fcf6 	bl	8015740 <atan2f>
 8014d54:	ed87 0a05 	vstr	s0, [r7, #20]
    m->angle_deg = (int16_t) (angle_rad * (180.0f / M_PI));
 8014d58:	6978      	ldr	r0, [r7, #20]
 8014d5a:	f7f7 fe13 	bl	800c984 <__aeabi_f2d>
 8014d5e:	a30a      	add	r3, pc, #40	@ (adr r3, 8014d88 <Motor_HandleSample+0xc0>)
 8014d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d64:	f7f7 fb80 	bl	800c468 <__aeabi_dmul>
 8014d68:	4602      	mov	r2, r0
 8014d6a:	460b      	mov	r3, r1
 8014d6c:	4610      	mov	r0, r2
 8014d6e:	4619      	mov	r1, r3
 8014d70:	f7f7 fe60 	bl	800ca34 <__aeabi_d2iz>
 8014d74:	4603      	mov	r3, r0
 8014d76:	b21a      	sxth	r2, r3
 8014d78:	68fb      	ldr	r3, [r7, #12]
 8014d7a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
}
 8014d7e:	bf00      	nop
 8014d80:	3718      	adds	r7, #24
 8014d82:	46bd      	mov	sp, r7
 8014d84:	bd80      	pop	{r7, pc}
 8014d86:	bf00      	nop
 8014d88:	1a63c1f8 	.word	0x1a63c1f8
 8014d8c:	404ca5dc 	.word	0x404ca5dc
 8014d90:	45002000 	.word	0x45002000

08014d94 <StepCounter_Update>:

/* Step counter --------------------------------------------------------------*/
static void StepCounter_Update(MotorProbe_t *m)
{
 8014d94:	b480      	push	{r7}
 8014d96:	b085      	sub	sp, #20
 8014d98:	af00      	add	r7, sp, #0
 8014d9a:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < STEP_ANGLES_COUNT; i++)
 8014d9c:	2300      	movs	r3, #0
 8014d9e:	73fb      	strb	r3, [r7, #15]
 8014da0:	e051      	b.n	8014e46 <StepCounter_Update+0xb2>
    {
        if (abs(m->angle_deg - step_angles[i]) <= STEP_TOLERANCE)
 8014da2:	687b      	ldr	r3, [r7, #4]
 8014da4:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8014da8:	4619      	mov	r1, r3
 8014daa:	7bfb      	ldrb	r3, [r7, #15]
 8014dac:	4a2b      	ldr	r2, [pc, #172]	@ (8014e5c <StepCounter_Update+0xc8>)
 8014dae:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8014db2:	1acb      	subs	r3, r1, r3
 8014db4:	f113 0f04 	cmn.w	r3, #4
 8014db8:	db42      	blt.n	8014e40 <StepCounter_Update+0xac>
 8014dba:	687b      	ldr	r3, [r7, #4]
 8014dbc:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8014dc0:	4619      	mov	r1, r3
 8014dc2:	7bfb      	ldrb	r3, [r7, #15]
 8014dc4:	4a25      	ldr	r2, [pc, #148]	@ (8014e5c <StepCounter_Update+0xc8>)
 8014dc6:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8014dca:	1acb      	subs	r3, r1, r3
 8014dcc:	2b04      	cmp	r3, #4
 8014dce:	dc37      	bgt.n	8014e40 <StepCounter_Update+0xac>
        {
            if (abs(m->last_step_angle) == abs(step_angles[i]))
 8014dd0:	687b      	ldr	r3, [r7, #4]
 8014dd2:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	@ 0x4a
 8014dd6:	2b00      	cmp	r3, #0
 8014dd8:	bfb8      	it	lt
 8014dda:	425b      	neglt	r3, r3
 8014ddc:	b29a      	uxth	r2, r3
 8014dde:	7bfb      	ldrb	r3, [r7, #15]
 8014de0:	491e      	ldr	r1, [pc, #120]	@ (8014e5c <StepCounter_Update+0xc8>)
 8014de2:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8014de6:	2b00      	cmp	r3, #0
 8014de8:	bfb8      	it	lt
 8014dea:	425b      	neglt	r3, r3
 8014dec:	b29b      	uxth	r3, r3
 8014dee:	429a      	cmp	r2, r3
 8014df0:	d02d      	beq.n	8014e4e <StepCounter_Update+0xba>
                return;

            if (m->dir == DIR_CW)
 8014df2:	687b      	ldr	r3, [r7, #4]
 8014df4:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8014df8:	2b01      	cmp	r3, #1
 8014dfa:	d10a      	bne.n	8014e12 <StepCounter_Update+0x7e>
                m->step_count++;
 8014dfc:	687b      	ldr	r3, [r7, #4]
 8014dfe:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	@ 0x48
 8014e02:	b29b      	uxth	r3, r3
 8014e04:	3301      	adds	r3, #1
 8014e06:	b29b      	uxth	r3, r3
 8014e08:	b21a      	sxth	r2, r3
 8014e0a:	687b      	ldr	r3, [r7, #4]
 8014e0c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8014e10:	e00e      	b.n	8014e30 <StepCounter_Update+0x9c>
            else if (m->dir == DIR_CCW)
 8014e12:	687b      	ldr	r3, [r7, #4]
 8014e14:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8014e18:	2b02      	cmp	r3, #2
 8014e1a:	d109      	bne.n	8014e30 <StepCounter_Update+0x9c>
                m->step_count--;                // -- zmna
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	@ 0x48
 8014e22:	b29b      	uxth	r3, r3
 8014e24:	3b01      	subs	r3, #1
 8014e26:	b29b      	uxth	r3, r3
 8014e28:	b21a      	sxth	r2, r3
 8014e2a:	687b      	ldr	r3, [r7, #4]
 8014e2c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48

            m->last_step_angle = step_angles[i];
 8014e30:	7bfb      	ldrb	r3, [r7, #15]
 8014e32:	4a0a      	ldr	r2, [pc, #40]	@ (8014e5c <StepCounter_Update+0xc8>)
 8014e34:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            return;
 8014e3e:	e007      	b.n	8014e50 <StepCounter_Update+0xbc>
    for (uint8_t i = 0; i < STEP_ANGLES_COUNT; i++)
 8014e40:	7bfb      	ldrb	r3, [r7, #15]
 8014e42:	3301      	adds	r3, #1
 8014e44:	73fb      	strb	r3, [r7, #15]
 8014e46:	7bfb      	ldrb	r3, [r7, #15]
 8014e48:	2b04      	cmp	r3, #4
 8014e4a:	d9aa      	bls.n	8014da2 <StepCounter_Update+0xe>
 8014e4c:	e000      	b.n	8014e50 <StepCounter_Update+0xbc>
                return;
 8014e4e:	bf00      	nop
        }
    }

}
 8014e50:	3714      	adds	r7, #20
 8014e52:	46bd      	mov	sp, r7
 8014e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e58:	4770      	bx	lr
 8014e5a:	bf00      	nop
 8014e5c:	08015c68 	.word	0x08015c68

08014e60 <Motor_StallVoltageCheck>:
    stall = (stall1 == 1 && stall2 == 1) ? 1 : 0;
}

/* Detekce zastaven motoru na zklad nzkho napt -------------------------*/
static void Motor_StallVoltageCheck(MotorProbe_t *m, uint16_t *adc_sample)
{
 8014e60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8014e64:	b098      	sub	sp, #96	@ 0x60
 8014e66:	af00      	add	r7, sp, #0
 8014e68:	6578      	str	r0, [r7, #84]	@ 0x54
 8014e6a:	6539      	str	r1, [r7, #80]	@ 0x50
    static int16_t lowVoltageBuf[MAX_SAMPLES];
    static uint16_t writeIndex = 0;
    static uint16_t sampleCount = 0;
    static int64_t runningSum = 0;

    int16_t valueA = (int16_t) adc_sample[ADC_CHANNEL_IA1];
 8014e6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014e6e:	3302      	adds	r3, #2
 8014e70:	881b      	ldrh	r3, [r3, #0]
 8014e72:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    int16_t valueB = (int16_t) adc_sample[ADC_CHANNEL_IA2];
 8014e76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014e78:	881b      	ldrh	r3, [r3, #0]
 8014e7a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

    if (valueA < LOW_VOLTAGE_LIMIT)
 8014e7e:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	@ 0x5e
 8014e82:	f240 73d4 	movw	r3, #2004	@ 0x7d4
 8014e86:	429a      	cmp	r2, r3
 8014e88:	dc72      	bgt.n	8014f70 <Motor_StallVoltageCheck+0x110>
    {
        if (valueA < PEAK_THRESHOLD)
 8014e8a:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 8014e8e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8014e92:	da03      	bge.n	8014e9c <Motor_StallVoltageCheck+0x3c>
            valueA = PEAK_VALUE;
 8014e94:	f64e 4378 	movw	r3, #60536	@ 0xec78
 8014e98:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e

        if (sampleCount < MAX_SAMPLES)
 8014e9c:	4b8b      	ldr	r3, [pc, #556]	@ (80150cc <Motor_StallVoltageCheck+0x26c>)
 8014e9e:	881b      	ldrh	r3, [r3, #0]
 8014ea0:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8014ea4:	d221      	bcs.n	8014eea <Motor_StallVoltageCheck+0x8a>
        {
            lowVoltageBuf[writeIndex] = valueA;
 8014ea6:	4b8a      	ldr	r3, [pc, #552]	@ (80150d0 <Motor_StallVoltageCheck+0x270>)
 8014ea8:	881b      	ldrh	r3, [r3, #0]
 8014eaa:	4619      	mov	r1, r3
 8014eac:	4a89      	ldr	r2, [pc, #548]	@ (80150d4 <Motor_StallVoltageCheck+0x274>)
 8014eae:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8014eb2:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
            runningSum += valueA;
 8014eb6:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 8014eba:	17da      	asrs	r2, r3, #31
 8014ebc:	4698      	mov	r8, r3
 8014ebe:	4691      	mov	r9, r2
 8014ec0:	4b85      	ldr	r3, [pc, #532]	@ (80150d8 <Motor_StallVoltageCheck+0x278>)
 8014ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ec6:	eb18 0102 	adds.w	r1, r8, r2
 8014eca:	64b9      	str	r1, [r7, #72]	@ 0x48
 8014ecc:	eb49 0303 	adc.w	r3, r9, r3
 8014ed0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8014ed2:	4b81      	ldr	r3, [pc, #516]	@ (80150d8 <Motor_StallVoltageCheck+0x278>)
 8014ed4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8014ed8:	e9c3 1200 	strd	r1, r2, [r3]
            sampleCount++;
 8014edc:	4b7b      	ldr	r3, [pc, #492]	@ (80150cc <Motor_StallVoltageCheck+0x26c>)
 8014ede:	881b      	ldrh	r3, [r3, #0]
 8014ee0:	3301      	adds	r3, #1
 8014ee2:	b29b      	uxth	r3, r3
 8014ee4:	4a79      	ldr	r2, [pc, #484]	@ (80150cc <Motor_StallVoltageCheck+0x26c>)
 8014ee6:	8013      	strh	r3, [r2, #0]
 8014ee8:	e031      	b.n	8014f4e <Motor_StallVoltageCheck+0xee>
        }
        else
        {
            runningSum -= lowVoltageBuf[writeIndex];
 8014eea:	4b7b      	ldr	r3, [pc, #492]	@ (80150d8 <Motor_StallVoltageCheck+0x278>)
 8014eec:	e9d3 0100 	ldrd	r0, r1, [r3]
 8014ef0:	4b77      	ldr	r3, [pc, #476]	@ (80150d0 <Motor_StallVoltageCheck+0x270>)
 8014ef2:	881b      	ldrh	r3, [r3, #0]
 8014ef4:	461a      	mov	r2, r3
 8014ef6:	4b77      	ldr	r3, [pc, #476]	@ (80150d4 <Motor_StallVoltageCheck+0x274>)
 8014ef8:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8014efc:	b21b      	sxth	r3, r3
 8014efe:	17da      	asrs	r2, r3, #31
 8014f00:	461c      	mov	r4, r3
 8014f02:	4615      	mov	r5, r2
 8014f04:	ebb0 0a04 	subs.w	sl, r0, r4
 8014f08:	eb61 0b05 	sbc.w	fp, r1, r5
 8014f0c:	4b72      	ldr	r3, [pc, #456]	@ (80150d8 <Motor_StallVoltageCheck+0x278>)
 8014f0e:	e9c3 ab00 	strd	sl, fp, [r3]
            lowVoltageBuf[writeIndex] = valueA;
 8014f12:	4b6f      	ldr	r3, [pc, #444]	@ (80150d0 <Motor_StallVoltageCheck+0x270>)
 8014f14:	881b      	ldrh	r3, [r3, #0]
 8014f16:	4619      	mov	r1, r3
 8014f18:	4a6e      	ldr	r2, [pc, #440]	@ (80150d4 <Motor_StallVoltageCheck+0x274>)
 8014f1a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8014f1e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
            runningSum += valueA;
 8014f22:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 8014f26:	17da      	asrs	r2, r3, #31
 8014f28:	643b      	str	r3, [r7, #64]	@ 0x40
 8014f2a:	647a      	str	r2, [r7, #68]	@ 0x44
 8014f2c:	4b6a      	ldr	r3, [pc, #424]	@ (80150d8 <Motor_StallVoltageCheck+0x278>)
 8014f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f32:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8014f36:	4621      	mov	r1, r4
 8014f38:	1889      	adds	r1, r1, r2
 8014f3a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8014f3c:	4629      	mov	r1, r5
 8014f3e:	eb43 0101 	adc.w	r1, r3, r1
 8014f42:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8014f44:	4b64      	ldr	r3, [pc, #400]	@ (80150d8 <Motor_StallVoltageCheck+0x278>)
 8014f46:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8014f4a:	e9c3 1200 	strd	r1, r2, [r3]
        }

        writeIndex = (writeIndex + 1) % MAX_SAMPLES;
 8014f4e:	4b60      	ldr	r3, [pc, #384]	@ (80150d0 <Motor_StallVoltageCheck+0x270>)
 8014f50:	881b      	ldrh	r3, [r3, #0]
 8014f52:	1c59      	adds	r1, r3, #1
 8014f54:	4b61      	ldr	r3, [pc, #388]	@ (80150dc <Motor_StallVoltageCheck+0x27c>)
 8014f56:	fb83 2301 	smull	r2, r3, r3, r1
 8014f5a:	119a      	asrs	r2, r3, #6
 8014f5c:	17cb      	asrs	r3, r1, #31
 8014f5e:	1ad3      	subs	r3, r2, r3
 8014f60:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8014f64:	fb02 f303 	mul.w	r3, r2, r3
 8014f68:	1acb      	subs	r3, r1, r3
 8014f6a:	b29b      	uxth	r3, r3
 8014f6c:	4a58      	ldr	r2, [pc, #352]	@ (80150d0 <Motor_StallVoltageCheck+0x270>)
 8014f6e:	8013      	strh	r3, [r2, #0]
    }

    if (valueB < LOW_VOLTAGE_LIMIT_B)
 8014f70:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	@ 0x5c
 8014f74:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8014f78:	da7c      	bge.n	8015074 <Motor_StallVoltageCheck+0x214>
    {
        if (valueB < PEAK_THRESHOLD)
 8014f7a:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	@ 0x5c
 8014f7e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8014f82:	da03      	bge.n	8014f8c <Motor_StallVoltageCheck+0x12c>
            valueB = PEAK_VALUE;
 8014f84:	f64e 4378 	movw	r3, #60536	@ 0xec78
 8014f88:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

        if (sampleCount < MAX_SAMPLES)
 8014f8c:	4b4f      	ldr	r3, [pc, #316]	@ (80150cc <Motor_StallVoltageCheck+0x26c>)
 8014f8e:	881b      	ldrh	r3, [r3, #0]
 8014f90:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8014f94:	d224      	bcs.n	8014fe0 <Motor_StallVoltageCheck+0x180>
        {
            lowVoltageBuf[writeIndex] = valueB;
 8014f96:	4b4e      	ldr	r3, [pc, #312]	@ (80150d0 <Motor_StallVoltageCheck+0x270>)
 8014f98:	881b      	ldrh	r3, [r3, #0]
 8014f9a:	4619      	mov	r1, r3
 8014f9c:	4a4d      	ldr	r2, [pc, #308]	@ (80150d4 <Motor_StallVoltageCheck+0x274>)
 8014f9e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8014fa2:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
            runningSum += valueB;
 8014fa6:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	@ 0x5c
 8014faa:	17da      	asrs	r2, r3, #31
 8014fac:	633b      	str	r3, [r7, #48]	@ 0x30
 8014fae:	637a      	str	r2, [r7, #52]	@ 0x34
 8014fb0:	4b49      	ldr	r3, [pc, #292]	@ (80150d8 <Motor_StallVoltageCheck+0x278>)
 8014fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fb6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8014fba:	4621      	mov	r1, r4
 8014fbc:	1889      	adds	r1, r1, r2
 8014fbe:	62b9      	str	r1, [r7, #40]	@ 0x28
 8014fc0:	4629      	mov	r1, r5
 8014fc2:	eb43 0101 	adc.w	r1, r3, r1
 8014fc6:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8014fc8:	4b43      	ldr	r3, [pc, #268]	@ (80150d8 <Motor_StallVoltageCheck+0x278>)
 8014fca:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8014fce:	e9c3 1200 	strd	r1, r2, [r3]
            sampleCount++;
 8014fd2:	4b3e      	ldr	r3, [pc, #248]	@ (80150cc <Motor_StallVoltageCheck+0x26c>)
 8014fd4:	881b      	ldrh	r3, [r3, #0]
 8014fd6:	3301      	adds	r3, #1
 8014fd8:	b29a      	uxth	r2, r3
 8014fda:	4b3c      	ldr	r3, [pc, #240]	@ (80150cc <Motor_StallVoltageCheck+0x26c>)
 8014fdc:	801a      	strh	r2, [r3, #0]
 8014fde:	e038      	b.n	8015052 <Motor_StallVoltageCheck+0x1f2>
        }
        else
        {
            runningSum -= lowVoltageBuf[writeIndex];
 8014fe0:	4b3d      	ldr	r3, [pc, #244]	@ (80150d8 <Motor_StallVoltageCheck+0x278>)
 8014fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fe6:	493a      	ldr	r1, [pc, #232]	@ (80150d0 <Motor_StallVoltageCheck+0x270>)
 8014fe8:	8809      	ldrh	r1, [r1, #0]
 8014fea:	4608      	mov	r0, r1
 8014fec:	4939      	ldr	r1, [pc, #228]	@ (80150d4 <Motor_StallVoltageCheck+0x274>)
 8014fee:	f931 1010 	ldrsh.w	r1, [r1, r0, lsl #1]
 8014ff2:	b209      	sxth	r1, r1
 8014ff4:	17c8      	asrs	r0, r1, #31
 8014ff6:	6239      	str	r1, [r7, #32]
 8014ff8:	6278      	str	r0, [r7, #36]	@ 0x24
 8014ffa:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8014ffe:	4621      	mov	r1, r4
 8015000:	1a51      	subs	r1, r2, r1
 8015002:	61b9      	str	r1, [r7, #24]
 8015004:	4629      	mov	r1, r5
 8015006:	eb63 0301 	sbc.w	r3, r3, r1
 801500a:	61fb      	str	r3, [r7, #28]
 801500c:	4b32      	ldr	r3, [pc, #200]	@ (80150d8 <Motor_StallVoltageCheck+0x278>)
 801500e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8015012:	e9c3 1200 	strd	r1, r2, [r3]
            lowVoltageBuf[writeIndex] = valueB;
 8015016:	4b2e      	ldr	r3, [pc, #184]	@ (80150d0 <Motor_StallVoltageCheck+0x270>)
 8015018:	881b      	ldrh	r3, [r3, #0]
 801501a:	4619      	mov	r1, r3
 801501c:	4a2d      	ldr	r2, [pc, #180]	@ (80150d4 <Motor_StallVoltageCheck+0x274>)
 801501e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8015022:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
            runningSum += valueB;
 8015026:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	@ 0x5c
 801502a:	17da      	asrs	r2, r3, #31
 801502c:	613b      	str	r3, [r7, #16]
 801502e:	617a      	str	r2, [r7, #20]
 8015030:	4b29      	ldr	r3, [pc, #164]	@ (80150d8 <Motor_StallVoltageCheck+0x278>)
 8015032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015036:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 801503a:	4621      	mov	r1, r4
 801503c:	1889      	adds	r1, r1, r2
 801503e:	60b9      	str	r1, [r7, #8]
 8015040:	4629      	mov	r1, r5
 8015042:	eb43 0101 	adc.w	r1, r3, r1
 8015046:	60f9      	str	r1, [r7, #12]
 8015048:	4b23      	ldr	r3, [pc, #140]	@ (80150d8 <Motor_StallVoltageCheck+0x278>)
 801504a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 801504e:	e9c3 1200 	strd	r1, r2, [r3]
        }

        writeIndex = (writeIndex + 1) % MAX_SAMPLES;
 8015052:	4b1f      	ldr	r3, [pc, #124]	@ (80150d0 <Motor_StallVoltageCheck+0x270>)
 8015054:	881b      	ldrh	r3, [r3, #0]
 8015056:	3301      	adds	r3, #1
 8015058:	4a20      	ldr	r2, [pc, #128]	@ (80150dc <Motor_StallVoltageCheck+0x27c>)
 801505a:	fb82 1203 	smull	r1, r2, r2, r3
 801505e:	1191      	asrs	r1, r2, #6
 8015060:	17da      	asrs	r2, r3, #31
 8015062:	1a8a      	subs	r2, r1, r2
 8015064:	f44f 7116 	mov.w	r1, #600	@ 0x258
 8015068:	fb01 f202 	mul.w	r2, r1, r2
 801506c:	1a9a      	subs	r2, r3, r2
 801506e:	b292      	uxth	r2, r2
 8015070:	4b17      	ldr	r3, [pc, #92]	@ (80150d0 <Motor_StallVoltageCheck+0x270>)
 8015072:	801a      	strh	r2, [r3, #0]
    }

    if (sampleCount >= AVG_THRESHOLD)
 8015074:	4b15      	ldr	r3, [pc, #84]	@ (80150cc <Motor_StallVoltageCheck+0x26c>)
 8015076:	881b      	ldrh	r3, [r3, #0]
 8015078:	2b31      	cmp	r3, #49	@ 0x31
 801507a:	d921      	bls.n	80150c0 <Motor_StallVoltageCheck+0x260>
    {
        int16_t average = (int16_t) (runningSum / sampleCount);
 801507c:	4b16      	ldr	r3, [pc, #88]	@ (80150d8 <Motor_StallVoltageCheck+0x278>)
 801507e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8015082:	4b12      	ldr	r3, [pc, #72]	@ (80150cc <Motor_StallVoltageCheck+0x26c>)
 8015084:	881b      	ldrh	r3, [r3, #0]
 8015086:	b29b      	uxth	r3, r3
 8015088:	2200      	movs	r2, #0
 801508a:	603b      	str	r3, [r7, #0]
 801508c:	607a      	str	r2, [r7, #4]
 801508e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015092:	f7f7 fcf7 	bl	800ca84 <__aeabi_ldivmod>
 8015096:	4602      	mov	r2, r0
 8015098:	460b      	mov	r3, r1
 801509a:	4613      	mov	r3, r2
 801509c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

        pocty = average;
 80150a0:	f9b7 305a 	ldrsh.w	r3, [r7, #90]	@ 0x5a
 80150a4:	4a0e      	ldr	r2, [pc, #56]	@ (80150e0 <Motor_StallVoltageCheck+0x280>)
 80150a6:	6013      	str	r3, [r2, #0]
        stall = (average < 1750) ? 1 : 0;
 80150a8:	f9b7 305a 	ldrsh.w	r3, [r7, #90]	@ 0x5a
 80150ac:	f240 62d5 	movw	r2, #1749	@ 0x6d5
 80150b0:	4293      	cmp	r3, r2
 80150b2:	bfd4      	ite	le
 80150b4:	2301      	movle	r3, #1
 80150b6:	2300      	movgt	r3, #0
 80150b8:	b2db      	uxtb	r3, r3
 80150ba:	461a      	mov	r2, r3
 80150bc:	4b09      	ldr	r3, [pc, #36]	@ (80150e4 <Motor_StallVoltageCheck+0x284>)
 80150be:	601a      	str	r2, [r3, #0]
    }
}
 80150c0:	bf00      	nop
 80150c2:	3760      	adds	r7, #96	@ 0x60
 80150c4:	46bd      	mov	sp, r7
 80150c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80150ca:	bf00      	nop
 80150cc:	20003c70 	.word	0x20003c70
 80150d0:	20003c72 	.word	0x20003c72
 80150d4:	20003c74 	.word	0x20003c74
 80150d8:	20004128 	.word	0x20004128
 80150dc:	1b4e81b5 	.word	0x1b4e81b5
 80150e0:	20003c50 	.word	0x20003c50
 80150e4:	20003c4c 	.word	0x20003c4c

080150e8 <Motor_StepDetectionAndUpdate>:

/* Motor step detection & update ---------------------------------------------*/
static void Motor_StepDetectionAndUpdate(MotorProbe_t *m, uint16_t *adc_sample)
{
 80150e8:	b580      	push	{r7, lr}
 80150ea:	b084      	sub	sp, #16
 80150ec:	af00      	add	r7, sp, #0
 80150ee:	6078      	str	r0, [r7, #4]
 80150f0:	6039      	str	r1, [r7, #0]
    const int16_t hysteresis = 20;//20
 80150f2:	2314      	movs	r3, #20
 80150f4:	81fb      	strh	r3, [r7, #14]
    if (abs(m->I1_last - MIDDLE_VALUE) > hysteresis &&
 80150f6:	687b      	ldr	r3, [r7, #4]
 80150f8:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80150fc:	f6a3 0302 	subw	r3, r3, #2050	@ 0x802
 8015100:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8015104:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8015108:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801510c:	429a      	cmp	r2, r3
 801510e:	dd2c      	ble.n	801516a <Motor_StepDetectionAndUpdate+0x82>
        abs(m->I2_last - MIDDLE_VALUE) > hysteresis)
 8015110:	687b      	ldr	r3, [r7, #4]
 8015112:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8015116:	f6a3 0302 	subw	r3, r3, #2050	@ 0x802
 801511a:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 801511e:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8015122:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
    if (abs(m->I1_last - MIDDLE_VALUE) > hysteresis &&
 8015126:	429a      	cmp	r2, r3
 8015128:	dd1f      	ble.n	801516a <Motor_StepDetectionAndUpdate+0x82>
    {
        step_state = STEP_ACTIVE;
 801512a:	4b19      	ldr	r3, [pc, #100]	@ (8015190 <Motor_StepDetectionAndUpdate+0xa8>)
 801512c:	2201      	movs	r2, #1
 801512e:	701a      	strb	r2, [r3, #0]

        AngleBufferFIFO_Add(&angle_buffer, m->angle_deg);
 8015130:	687b      	ldr	r3, [r7, #4]
 8015132:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8015136:	4619      	mov	r1, r3
 8015138:	4816      	ldr	r0, [pc, #88]	@ (8015194 <Motor_StepDetectionAndUpdate+0xac>)
 801513a:	f7ff fc7b 	bl	8014a34 <AngleBufferFIFO_Add>
        m->dir = Detect_RotationDirection(&angle_buffer);
 801513e:	4815      	ldr	r0, [pc, #84]	@ (8015194 <Motor_StepDetectionAndUpdate+0xac>)
 8015140:	f7ff fcbd 	bl	8014abe <Detect_RotationDirection>
 8015144:	4603      	mov	r3, r0
 8015146:	461a      	mov	r2, r3
 8015148:	687b      	ldr	r3, [r7, #4]
 801514a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

        if (m->dir == DIR_CW || m->dir == DIR_CCW)
 801514e:	687b      	ldr	r3, [r7, #4]
 8015150:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8015154:	2b01      	cmp	r3, #1
 8015156:	d004      	beq.n	8015162 <Motor_StepDetectionAndUpdate+0x7a>
 8015158:	687b      	ldr	r3, [r7, #4]
 801515a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 801515e:	2b02      	cmp	r3, #2
 8015160:	d107      	bne.n	8015172 <Motor_StepDetectionAndUpdate+0x8a>
            StepCounter_Update(m);
 8015162:	6878      	ldr	r0, [r7, #4]
 8015164:	f7ff fe16 	bl	8014d94 <StepCounter_Update>
        if (m->dir == DIR_CW || m->dir == DIR_CCW)
 8015168:	e003      	b.n	8015172 <Motor_StepDetectionAndUpdate+0x8a>

    }
    else
    {
        step_state = STEP_IDLE;
 801516a:	4b09      	ldr	r3, [pc, #36]	@ (8015190 <Motor_StepDetectionAndUpdate+0xa8>)
 801516c:	2200      	movs	r2, #0
 801516e:	701a      	strb	r2, [r3, #0]
 8015170:	e000      	b.n	8015174 <Motor_StepDetectionAndUpdate+0x8c>
        if (m->dir == DIR_CW || m->dir == DIR_CCW)
 8015172:	bf00      	nop
    Voltage_avg_process();

#endif

#if(MOTOR ==0)
    Motor_StallVoltageCheck(&motorA, adc_sample);
 8015174:	6839      	ldr	r1, [r7, #0]
 8015176:	4808      	ldr	r0, [pc, #32]	@ (8015198 <Motor_StepDetectionAndUpdate+0xb0>)
 8015178:	f7ff fe72 	bl	8014e60 <Motor_StallVoltageCheck>
#endif

    kroky = motorA.step_count;
 801517c:	4b06      	ldr	r3, [pc, #24]	@ (8015198 <Motor_StepDetectionAndUpdate+0xb0>)
 801517e:	f9b3 2048 	ldrsh.w	r2, [r3, #72]	@ 0x48
 8015182:	4b06      	ldr	r3, [pc, #24]	@ (801519c <Motor_StepDetectionAndUpdate+0xb4>)
 8015184:	801a      	strh	r2, [r3, #0]
}
 8015186:	bf00      	nop
 8015188:	3710      	adds	r7, #16
 801518a:	46bd      	mov	sp, r7
 801518c:	bd80      	pop	{r7, pc}
 801518e:	bf00      	nop
 8015190:	20003c54 	.word	0x20003c54
 8015194:	20003c20 	.word	0x20003c20
 8015198:	20003a08 	.word	0x20003a08
 801519c:	20003c64 	.word	0x20003c64

080151a0 <Probe_WriteToSharedMemory>:

void Probe_WriteToSharedMemory(void)
{
 80151a0:	b480      	push	{r7}
 80151a2:	af00      	add	r7, sp, #0
    CONF_INT(CONF_STPMEA_STEPS) = (int32_t) motorA.step_count;
 80151a4:	4b08      	ldr	r3, [pc, #32]	@ (80151c8 <Probe_WriteToSharedMemory+0x28>)
 80151a6:	f9b3 2048 	ldrsh.w	r2, [r3, #72]	@ 0x48
 80151aa:	4b08      	ldr	r3, [pc, #32]	@ (80151cc <Probe_WriteToSharedMemory+0x2c>)
 80151ac:	695b      	ldr	r3, [r3, #20]
 80151ae:	601a      	str	r2, [r3, #0]
    CONF_INT(CONF_STPMEA_STALL) = (int32_t) stall;
 80151b0:	4b07      	ldr	r3, [pc, #28]	@ (80151d0 <Probe_WriteToSharedMemory+0x30>)
 80151b2:	681a      	ldr	r2, [r3, #0]
 80151b4:	4b05      	ldr	r3, [pc, #20]	@ (80151cc <Probe_WriteToSharedMemory+0x2c>)
 80151b6:	695b      	ldr	r3, [r3, #20]
 80151b8:	3304      	adds	r3, #4
 80151ba:	601a      	str	r2, [r3, #0]
}
 80151bc:	bf00      	nop
 80151be:	46bd      	mov	sp, r7
 80151c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151c4:	4770      	bx	lr
 80151c6:	bf00      	nop
 80151c8:	20003a08 	.word	0x20003a08
 80151cc:	08015a98 	.word	0x08015a98
 80151d0:	20003c4c 	.word	0x20003c4c

080151d4 <StartAdcMeasurement>:

/* ADC measurement start -----------------------------------------------------*/
void StartAdcMeasurement(void)
{
 80151d4:	b580      	push	{r7, lr}
 80151d6:	af00      	add	r7, sp, #0
    if (adc_ready)
 80151d8:	4b0a      	ldr	r3, [pc, #40]	@ (8015204 <StartAdcMeasurement+0x30>)
 80151da:	781b      	ldrb	r3, [r3, #0]
 80151dc:	b2db      	uxtb	r3, r3
 80151de:	2b00      	cmp	r3, #0
 80151e0:	d008      	beq.n	80151f4 <StartAdcMeasurement+0x20>
    {
        adc_ready = 0;
 80151e2:	4b08      	ldr	r3, [pc, #32]	@ (8015204 <StartAdcMeasurement+0x30>)
 80151e4:	2200      	movs	r2, #0
 80151e6:	701a      	strb	r2, [r3, #0]
        if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_values, ADC_CHANNEL_COUNT) != HAL_OK)
 80151e8:	2204      	movs	r2, #4
 80151ea:	4907      	ldr	r1, [pc, #28]	@ (8015208 <StartAdcMeasurement+0x34>)
 80151ec:	4807      	ldr	r0, [pc, #28]	@ (801520c <StartAdcMeasurement+0x38>)
 80151ee:	f7fa fdad 	bl	800fd4c <HAL_ADC_Start_DMA>
    }
    else
    {
        adc_ready_counter++;
    }
}
 80151f2:	e005      	b.n	8015200 <StartAdcMeasurement+0x2c>
        adc_ready_counter++;
 80151f4:	4b06      	ldr	r3, [pc, #24]	@ (8015210 <StartAdcMeasurement+0x3c>)
 80151f6:	881b      	ldrh	r3, [r3, #0]
 80151f8:	3301      	adds	r3, #1
 80151fa:	b29a      	uxth	r2, r3
 80151fc:	4b04      	ldr	r3, [pc, #16]	@ (8015210 <StartAdcMeasurement+0x3c>)
 80151fe:	801a      	strh	r2, [r3, #0]
}
 8015200:	bf00      	nop
 8015202:	bd80      	pop	{r7, pc}
 8015204:	200000c9 	.word	0x200000c9
 8015208:	20003c58 	.word	0x20003c58
 801520c:	200008f8 	.word	0x200008f8
 8015210:	20003c60 	.word	0x20003c60

08015214 <DirCurrentDetection>:

void DirCurrentDetection(void)
{
 8015214:	b480      	push	{r7}
 8015216:	b083      	sub	sp, #12
 8015218:	af00      	add	r7, sp, #0
    static uint16_t lastValueA = 0;
    static uint16_t lastValueB = 0;
    static uint16_t counter = 0;
    counter++;
 801521a:	4b1b      	ldr	r3, [pc, #108]	@ (8015288 <DirCurrentDetection+0x74>)
 801521c:	881b      	ldrh	r3, [r3, #0]
 801521e:	3301      	adds	r3, #1
 8015220:	b29a      	uxth	r2, r3
 8015222:	4b19      	ldr	r3, [pc, #100]	@ (8015288 <DirCurrentDetection+0x74>)
 8015224:	801a      	strh	r2, [r3, #0]
    if (counter > 50)
 8015226:	4b18      	ldr	r3, [pc, #96]	@ (8015288 <DirCurrentDetection+0x74>)
 8015228:	881b      	ldrh	r3, [r3, #0]
 801522a:	2b32      	cmp	r3, #50	@ 0x32
 801522c:	d926      	bls.n	801527c <DirCurrentDetection+0x68>
    {
        uint16_t rawA = adc_values[ADC_CHANNEL_IB1];
 801522e:	4b17      	ldr	r3, [pc, #92]	@ (801528c <DirCurrentDetection+0x78>)
 8015230:	88db      	ldrh	r3, [r3, #6]
 8015232:	80fb      	strh	r3, [r7, #6]
        uint16_t rawB = adc_values[ADC_CHANNEL_IB2];
 8015234:	4b15      	ldr	r3, [pc, #84]	@ (801528c <DirCurrentDetection+0x78>)
 8015236:	889b      	ldrh	r3, [r3, #4]
 8015238:	80bb      	strh	r3, [r7, #4]

        if (rawA > lastValueA)
 801523a:	4b15      	ldr	r3, [pc, #84]	@ (8015290 <DirCurrentDetection+0x7c>)
 801523c:	881b      	ldrh	r3, [r3, #0]
 801523e:	88fa      	ldrh	r2, [r7, #6]
 8015240:	429a      	cmp	r2, r3
 8015242:	d903      	bls.n	801524c <DirCurrentDetection+0x38>
            motorA.CurrentDirectionA = 1;
 8015244:	4b13      	ldr	r3, [pc, #76]	@ (8015294 <DirCurrentDetection+0x80>)
 8015246:	2201      	movs	r2, #1
 8015248:	64da      	str	r2, [r3, #76]	@ 0x4c
 801524a:	e002      	b.n	8015252 <DirCurrentDetection+0x3e>
        else
            motorA.CurrentDirectionA = 0;
 801524c:	4b11      	ldr	r3, [pc, #68]	@ (8015294 <DirCurrentDetection+0x80>)
 801524e:	2200      	movs	r2, #0
 8015250:	64da      	str	r2, [r3, #76]	@ 0x4c
        lastValueA = rawA;
 8015252:	4a0f      	ldr	r2, [pc, #60]	@ (8015290 <DirCurrentDetection+0x7c>)
 8015254:	88fb      	ldrh	r3, [r7, #6]
 8015256:	8013      	strh	r3, [r2, #0]

        if (rawB > lastValueB)
 8015258:	4b0f      	ldr	r3, [pc, #60]	@ (8015298 <DirCurrentDetection+0x84>)
 801525a:	881b      	ldrh	r3, [r3, #0]
 801525c:	88ba      	ldrh	r2, [r7, #4]
 801525e:	429a      	cmp	r2, r3
 8015260:	d903      	bls.n	801526a <DirCurrentDetection+0x56>
            motorA.CurrentDirectionB = 1;
 8015262:	4b0c      	ldr	r3, [pc, #48]	@ (8015294 <DirCurrentDetection+0x80>)
 8015264:	2201      	movs	r2, #1
 8015266:	651a      	str	r2, [r3, #80]	@ 0x50
 8015268:	e002      	b.n	8015270 <DirCurrentDetection+0x5c>
        else
            motorA.CurrentDirectionB = 0;
 801526a:	4b0a      	ldr	r3, [pc, #40]	@ (8015294 <DirCurrentDetection+0x80>)
 801526c:	2200      	movs	r2, #0
 801526e:	651a      	str	r2, [r3, #80]	@ 0x50
        lastValueB = rawB;
 8015270:	4a09      	ldr	r2, [pc, #36]	@ (8015298 <DirCurrentDetection+0x84>)
 8015272:	88bb      	ldrh	r3, [r7, #4]
 8015274:	8013      	strh	r3, [r2, #0]

        counter = 0;
 8015276:	4b04      	ldr	r3, [pc, #16]	@ (8015288 <DirCurrentDetection+0x74>)
 8015278:	2200      	movs	r2, #0
 801527a:	801a      	strh	r2, [r3, #0]
    }
}
 801527c:	bf00      	nop
 801527e:	370c      	adds	r7, #12
 8015280:	46bd      	mov	sp, r7
 8015282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015286:	4770      	bx	lr
 8015288:	20004130 	.word	0x20004130
 801528c:	20003c58 	.word	0x20003c58
 8015290:	20004132 	.word	0x20004132
 8015294:	20003a08 	.word	0x20003a08
 8015298:	20004134 	.word	0x20004134

0801529c <Capture_HandleSample>:

/* Capture handler -----------------------------------------------------------*/
static inline void Capture_HandleSample(uint16_t adc_sample[])
{
 801529c:	b580      	push	{r7, lr}
 801529e:	b084      	sub	sp, #16
 80152a0:	af02      	add	r7, sp, #8
 80152a2:	6078      	str	r0, [r7, #4]
    /* Motor A = IA1 + IA2 */
    Motor_HandleSample(&motorA, adc_sample[ADC_CHANNEL_IB1],
 80152a4:	687b      	ldr	r3, [r7, #4]
 80152a6:	3306      	adds	r3, #6
 80152a8:	8819      	ldrh	r1, [r3, #0]
                       adc_sample[ADC_CHANNEL_IB2], adc_sample[ADC_CHANNEL_IA1],
 80152aa:	687b      	ldr	r3, [r7, #4]
 80152ac:	3304      	adds	r3, #4
    Motor_HandleSample(&motorA, adc_sample[ADC_CHANNEL_IB1],
 80152ae:	881a      	ldrh	r2, [r3, #0]
                       adc_sample[ADC_CHANNEL_IB2], adc_sample[ADC_CHANNEL_IA1],
 80152b0:	687b      	ldr	r3, [r7, #4]
 80152b2:	3302      	adds	r3, #2
    Motor_HandleSample(&motorA, adc_sample[ADC_CHANNEL_IB1],
 80152b4:	8818      	ldrh	r0, [r3, #0]
 80152b6:	687b      	ldr	r3, [r7, #4]
 80152b8:	881b      	ldrh	r3, [r3, #0]
 80152ba:	9300      	str	r3, [sp, #0]
 80152bc:	4603      	mov	r3, r0
 80152be:	4877      	ldr	r0, [pc, #476]	@ (801549c <Capture_HandleSample+0x200>)
 80152c0:	f7ff fd02 	bl	8014cc8 <Motor_HandleSample>
                       adc_sample[ADC_CHANNEL_IA2]);
    DirCurrentDetection();
 80152c4:	f7ff ffa6 	bl	8015214 <DirCurrentDetection>
    Motor_StepDetectionAndUpdate(&motorA, adc_sample);
 80152c8:	6879      	ldr	r1, [r7, #4]
 80152ca:	4874      	ldr	r0, [pc, #464]	@ (801549c <Capture_HandleSample+0x200>)
 80152cc:	f7ff ff0c 	bl	80150e8 <Motor_StepDetectionAndUpdate>
    Probe_WriteToSharedMemory();
 80152d0:	f7ff ff66 	bl	80151a0 <Probe_WriteToSharedMemory>

#if (BUFFERING == 1)
    switch (capture_state)
 80152d4:	4b72      	ldr	r3, [pc, #456]	@ (80154a0 <Capture_HandleSample+0x204>)
 80152d6:	781b      	ldrb	r3, [r3, #0]
 80152d8:	b2db      	uxtb	r3, r3
 80152da:	2b00      	cmp	r3, #0
 80152dc:	d002      	beq.n	80152e4 <Capture_HandleSample+0x48>
 80152de:	2b01      	cmp	r3, #1
 80152e0:	d05c      	beq.n	801539c <Capture_HandleSample+0x100>
            }
            break;

        case CAPT_DONE:
        default:
            break;
 80152e2:	e0d6      	b.n	8015492 <Capture_HandleSample+0x1f6>
            if ((abs(adc_sample[ADC_CHANNEL_IA1] - TRIGGER_THRESHOLD) > 50) ||
 80152e4:	687b      	ldr	r3, [r7, #4]
 80152e6:	3302      	adds	r3, #2
 80152e8:	881b      	ldrh	r3, [r3, #0]
 80152ea:	f2a3 73fd 	subw	r3, r3, #2045	@ 0x7fd
 80152ee:	2b00      	cmp	r3, #0
 80152f0:	bfb8      	it	lt
 80152f2:	425b      	neglt	r3, r3
 80152f4:	2b32      	cmp	r3, #50	@ 0x32
 80152f6:	dc0a      	bgt.n	801530e <Capture_HandleSample+0x72>
                (abs(adc_sample[ADC_CHANNEL_IB2] - TRIGGER_THRESHOLD) > 50))
 80152f8:	687b      	ldr	r3, [r7, #4]
 80152fa:	3304      	adds	r3, #4
 80152fc:	881b      	ldrh	r3, [r3, #0]
 80152fe:	f2a3 73fd 	subw	r3, r3, #2045	@ 0x7fd
 8015302:	2b00      	cmp	r3, #0
 8015304:	bfb8      	it	lt
 8015306:	425b      	neglt	r3, r3
            if ((abs(adc_sample[ADC_CHANNEL_IA1] - TRIGGER_THRESHOLD) > 50) ||
 8015308:	2b32      	cmp	r3, #50	@ 0x32
 801530a:	f340 80bf 	ble.w	801548c <Capture_HandleSample+0x1f0>
                capture_state = CAPT_CAPTURING;
 801530e:	4b64      	ldr	r3, [pc, #400]	@ (80154a0 <Capture_HandleSample+0x204>)
 8015310:	2201      	movs	r2, #1
 8015312:	701a      	strb	r2, [r3, #0]
                capture_count = 0;
 8015314:	4b63      	ldr	r3, [pc, #396]	@ (80154a4 <Capture_HandleSample+0x208>)
 8015316:	2200      	movs	r2, #0
 8015318:	601a      	str	r2, [r3, #0]
                Filter_Reset(&motorA.I1_filter);
 801531a:	4860      	ldr	r0, [pc, #384]	@ (801549c <Capture_HandleSample+0x200>)
 801531c:	f7ff fbfd 	bl	8014b1a <Filter_Reset>
                Filter_Reset(&motorA.I2_filter);
 8015320:	4861      	ldr	r0, [pc, #388]	@ (80154a8 <Capture_HandleSample+0x20c>)
 8015322:	f7ff fbfa 	bl	8014b1a <Filter_Reset>
                capture_buffer[capture_count] = adc_sample[ADC_CHANNEL_IB1];
 8015326:	4b5f      	ldr	r3, [pc, #380]	@ (80154a4 <Capture_HandleSample+0x208>)
 8015328:	681b      	ldr	r3, [r3, #0]
 801532a:	687a      	ldr	r2, [r7, #4]
 801532c:	88d1      	ldrh	r1, [r2, #6]
 801532e:	4a5f      	ldr	r2, [pc, #380]	@ (80154ac <Capture_HandleSample+0x210>)
 8015330:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                capture_buffer_ch2[capture_count] = adc_sample[ADC_CHANNEL_IB2];
 8015334:	4b5b      	ldr	r3, [pc, #364]	@ (80154a4 <Capture_HandleSample+0x208>)
 8015336:	681b      	ldr	r3, [r3, #0]
 8015338:	687a      	ldr	r2, [r7, #4]
 801533a:	8891      	ldrh	r1, [r2, #4]
 801533c:	4a5c      	ldr	r2, [pc, #368]	@ (80154b0 <Capture_HandleSample+0x214>)
 801533e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                if (voltageBuf.activeU1 || voltageBuf.activeU2)
 8015342:	4b5c      	ldr	r3, [pc, #368]	@ (80154b4 <Capture_HandleSample+0x218>)
 8015344:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
 8015348:	2b00      	cmp	r3, #0
 801534a:	d104      	bne.n	8015356 <Capture_HandleSample+0xba>
 801534c:	4b59      	ldr	r3, [pc, #356]	@ (80154b4 <Capture_HandleSample+0x218>)
 801534e:	f893 316d 	ldrb.w	r3, [r3, #365]	@ 0x16d
 8015352:	2b00      	cmp	r3, #0
 8015354:	d00e      	beq.n	8015374 <Capture_HandleSample+0xd8>
                    Ucapture_buffer[capture_count] = adc_sample[ADC_CHANNEL_IA1];
 8015356:	4b53      	ldr	r3, [pc, #332]	@ (80154a4 <Capture_HandleSample+0x208>)
 8015358:	681b      	ldr	r3, [r3, #0]
 801535a:	687a      	ldr	r2, [r7, #4]
 801535c:	8851      	ldrh	r1, [r2, #2]
 801535e:	4a56      	ldr	r2, [pc, #344]	@ (80154b8 <Capture_HandleSample+0x21c>)
 8015360:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                    Ucapture_buffer_ch2[capture_count] = adc_sample[ADC_CHANNEL_IA2];
 8015364:	4b4f      	ldr	r3, [pc, #316]	@ (80154a4 <Capture_HandleSample+0x208>)
 8015366:	681b      	ldr	r3, [r3, #0]
 8015368:	687a      	ldr	r2, [r7, #4]
 801536a:	8811      	ldrh	r1, [r2, #0]
 801536c:	4a53      	ldr	r2, [pc, #332]	@ (80154bc <Capture_HandleSample+0x220>)
 801536e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8015372:	e00d      	b.n	8015390 <Capture_HandleSample+0xf4>
                    Ucapture_buffer[capture_count] = adc_sample[ADC_CHANNEL_IA1];
 8015374:	4b4b      	ldr	r3, [pc, #300]	@ (80154a4 <Capture_HandleSample+0x208>)
 8015376:	681b      	ldr	r3, [r3, #0]
 8015378:	687a      	ldr	r2, [r7, #4]
 801537a:	8851      	ldrh	r1, [r2, #2]
 801537c:	4a4e      	ldr	r2, [pc, #312]	@ (80154b8 <Capture_HandleSample+0x21c>)
 801537e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                    Ucapture_buffer_ch2[capture_count] = adc_sample[ADC_CHANNEL_IA2];
 8015382:	4b48      	ldr	r3, [pc, #288]	@ (80154a4 <Capture_HandleSample+0x208>)
 8015384:	681b      	ldr	r3, [r3, #0]
 8015386:	687a      	ldr	r2, [r7, #4]
 8015388:	8811      	ldrh	r1, [r2, #0]
 801538a:	4a4c      	ldr	r2, [pc, #304]	@ (80154bc <Capture_HandleSample+0x220>)
 801538c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                capture_count++;
 8015390:	4b44      	ldr	r3, [pc, #272]	@ (80154a4 <Capture_HandleSample+0x208>)
 8015392:	681b      	ldr	r3, [r3, #0]
 8015394:	3301      	adds	r3, #1
 8015396:	4a43      	ldr	r2, [pc, #268]	@ (80154a4 <Capture_HandleSample+0x208>)
 8015398:	6013      	str	r3, [r2, #0]
            break;
 801539a:	e077      	b.n	801548c <Capture_HandleSample+0x1f0>
            if (capture_count < CAPTURE_SAMPLES)
 801539c:	4b41      	ldr	r3, [pc, #260]	@ (80154a4 <Capture_HandleSample+0x208>)
 801539e:	681b      	ldr	r3, [r3, #0]
 80153a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80153a4:	d274      	bcs.n	8015490 <Capture_HandleSample+0x1f4>
                sample_divider++;
 80153a6:	4b46      	ldr	r3, [pc, #280]	@ (80154c0 <Capture_HandleSample+0x224>)
 80153a8:	881b      	ldrh	r3, [r3, #0]
 80153aa:	3301      	adds	r3, #1
 80153ac:	b29a      	uxth	r2, r3
 80153ae:	4b44      	ldr	r3, [pc, #272]	@ (80154c0 <Capture_HandleSample+0x224>)
 80153b0:	801a      	strh	r2, [r3, #0]
                if (sample_divider >= 1000)
 80153b2:	4b43      	ldr	r3, [pc, #268]	@ (80154c0 <Capture_HandleSample+0x224>)
 80153b4:	881b      	ldrh	r3, [r3, #0]
 80153b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80153ba:	d369      	bcc.n	8015490 <Capture_HandleSample+0x1f4>
                    if ((sample_divider % 10) == 0)
 80153bc:	4b40      	ldr	r3, [pc, #256]	@ (80154c0 <Capture_HandleSample+0x224>)
 80153be:	881a      	ldrh	r2, [r3, #0]
 80153c0:	4b40      	ldr	r3, [pc, #256]	@ (80154c4 <Capture_HandleSample+0x228>)
 80153c2:	fba3 1302 	umull	r1, r3, r3, r2
 80153c6:	08d9      	lsrs	r1, r3, #3
 80153c8:	460b      	mov	r3, r1
 80153ca:	009b      	lsls	r3, r3, #2
 80153cc:	440b      	add	r3, r1
 80153ce:	005b      	lsls	r3, r3, #1
 80153d0:	1ad3      	subs	r3, r2, r3
 80153d2:	b29b      	uxth	r3, r3
 80153d4:	2b00      	cmp	r3, #0
 80153d6:	d15b      	bne.n	8015490 <Capture_HandleSample+0x1f4>
                        capture_buffer[capture_count] = adc_sample[ADC_CHANNEL_IB1];
 80153d8:	4b32      	ldr	r3, [pc, #200]	@ (80154a4 <Capture_HandleSample+0x208>)
 80153da:	681b      	ldr	r3, [r3, #0]
 80153dc:	687a      	ldr	r2, [r7, #4]
 80153de:	88d1      	ldrh	r1, [r2, #6]
 80153e0:	4a32      	ldr	r2, [pc, #200]	@ (80154ac <Capture_HandleSample+0x210>)
 80153e2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        capture_buffer_ch2[capture_count] = adc_sample[ADC_CHANNEL_IB2];
 80153e6:	4b2f      	ldr	r3, [pc, #188]	@ (80154a4 <Capture_HandleSample+0x208>)
 80153e8:	681b      	ldr	r3, [r3, #0]
 80153ea:	687a      	ldr	r2, [r7, #4]
 80153ec:	8891      	ldrh	r1, [r2, #4]
 80153ee:	4a30      	ldr	r2, [pc, #192]	@ (80154b0 <Capture_HandleSample+0x214>)
 80153f0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        if (voltageBuf.activeU1 || voltageBuf.activeU2)
 80153f4:	4b2f      	ldr	r3, [pc, #188]	@ (80154b4 <Capture_HandleSample+0x218>)
 80153f6:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
 80153fa:	2b00      	cmp	r3, #0
 80153fc:	d104      	bne.n	8015408 <Capture_HandleSample+0x16c>
 80153fe:	4b2d      	ldr	r3, [pc, #180]	@ (80154b4 <Capture_HandleSample+0x218>)
 8015400:	f893 316d 	ldrb.w	r3, [r3, #365]	@ 0x16d
 8015404:	2b00      	cmp	r3, #0
 8015406:	d012      	beq.n	801542e <Capture_HandleSample+0x192>
                            Ucapture_buffer[capture_count] = motorA.U2_last_filtered;
 8015408:	4b24      	ldr	r3, [pc, #144]	@ (801549c <Capture_HandleSample+0x200>)
 801540a:	f9b3 203a 	ldrsh.w	r2, [r3, #58]	@ 0x3a
 801540e:	4b25      	ldr	r3, [pc, #148]	@ (80154a4 <Capture_HandleSample+0x208>)
 8015410:	681b      	ldr	r3, [r3, #0]
 8015412:	b291      	uxth	r1, r2
 8015414:	4a28      	ldr	r2, [pc, #160]	@ (80154b8 <Capture_HandleSample+0x21c>)
 8015416:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                            Ucapture_buffer_ch2[capture_count] = motorA.U1_last_filtered;
 801541a:	4b20      	ldr	r3, [pc, #128]	@ (801549c <Capture_HandleSample+0x200>)
 801541c:	f9b3 2038 	ldrsh.w	r2, [r3, #56]	@ 0x38
 8015420:	4b20      	ldr	r3, [pc, #128]	@ (80154a4 <Capture_HandleSample+0x208>)
 8015422:	681b      	ldr	r3, [r3, #0]
 8015424:	b291      	uxth	r1, r2
 8015426:	4a25      	ldr	r2, [pc, #148]	@ (80154bc <Capture_HandleSample+0x220>)
 8015428:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 801542c:	e00d      	b.n	801544a <Capture_HandleSample+0x1ae>
                            Ucapture_buffer[capture_count] = adc_sample[ADC_CHANNEL_IA1];
 801542e:	4b1d      	ldr	r3, [pc, #116]	@ (80154a4 <Capture_HandleSample+0x208>)
 8015430:	681b      	ldr	r3, [r3, #0]
 8015432:	687a      	ldr	r2, [r7, #4]
 8015434:	8851      	ldrh	r1, [r2, #2]
 8015436:	4a20      	ldr	r2, [pc, #128]	@ (80154b8 <Capture_HandleSample+0x21c>)
 8015438:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                            Ucapture_buffer_ch2[capture_count] = adc_sample[ADC_CHANNEL_IA2];
 801543c:	4b19      	ldr	r3, [pc, #100]	@ (80154a4 <Capture_HandleSample+0x208>)
 801543e:	681b      	ldr	r3, [r3, #0]
 8015440:	687a      	ldr	r2, [r7, #4]
 8015442:	8811      	ldrh	r1, [r2, #0]
 8015444:	4a1d      	ldr	r2, [pc, #116]	@ (80154bc <Capture_HandleSample+0x220>)
 8015446:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        capture_buffer_angle[capture_count] = motorA.angle_deg;
 801544a:	4b16      	ldr	r3, [pc, #88]	@ (80154a4 <Capture_HandleSample+0x208>)
 801544c:	681b      	ldr	r3, [r3, #0]
 801544e:	4a13      	ldr	r2, [pc, #76]	@ (801549c <Capture_HandleSample+0x200>)
 8015450:	f9b2 1044 	ldrsh.w	r1, [r2, #68]	@ 0x44
 8015454:	4a1c      	ldr	r2, [pc, #112]	@ (80154c8 <Capture_HandleSample+0x22c>)
 8015456:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        capture_buffer_steps[capture_count] = motorA.step_count;
 801545a:	4b12      	ldr	r3, [pc, #72]	@ (80154a4 <Capture_HandleSample+0x208>)
 801545c:	681b      	ldr	r3, [r3, #0]
 801545e:	4a0f      	ldr	r2, [pc, #60]	@ (801549c <Capture_HandleSample+0x200>)
 8015460:	f9b2 1048 	ldrsh.w	r1, [r2, #72]	@ 0x48
 8015464:	4a19      	ldr	r2, [pc, #100]	@ (80154cc <Capture_HandleSample+0x230>)
 8015466:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        capture_count++;
 801546a:	4b0e      	ldr	r3, [pc, #56]	@ (80154a4 <Capture_HandleSample+0x208>)
 801546c:	681b      	ldr	r3, [r3, #0]
 801546e:	3301      	adds	r3, #1
 8015470:	4a0c      	ldr	r2, [pc, #48]	@ (80154a4 <Capture_HandleSample+0x208>)
 8015472:	6013      	str	r3, [r2, #0]
                        if (capture_count >= CAPTURE_SAMPLES)
 8015474:	4b0b      	ldr	r3, [pc, #44]	@ (80154a4 <Capture_HandleSample+0x208>)
 8015476:	681b      	ldr	r3, [r3, #0]
 8015478:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801547c:	d308      	bcc.n	8015490 <Capture_HandleSample+0x1f4>
                            capture_state = CAPT_DONE;
 801547e:	4b08      	ldr	r3, [pc, #32]	@ (80154a0 <Capture_HandleSample+0x204>)
 8015480:	2202      	movs	r2, #2
 8015482:	701a      	strb	r2, [r3, #0]
                            capture_ready = 1;
 8015484:	4b12      	ldr	r3, [pc, #72]	@ (80154d0 <Capture_HandleSample+0x234>)
 8015486:	2201      	movs	r2, #1
 8015488:	701a      	strb	r2, [r3, #0]
            break;
 801548a:	e001      	b.n	8015490 <Capture_HandleSample+0x1f4>
            break;
 801548c:	bf00      	nop
 801548e:	e000      	b.n	8015492 <Capture_HandleSample+0x1f6>
            break;
 8015490:	bf00      	nop
    }
#endif
}
 8015492:	bf00      	nop
 8015494:	3708      	adds	r7, #8
 8015496:	46bd      	mov	sp, r7
 8015498:	bd80      	pop	{r7, pc}
 801549a:	bf00      	nop
 801549c:	20003a08 	.word	0x20003a08
 80154a0:	20000b1c 	.word	0x20000b1c
 80154a4:	20000b20 	.word	0x20000b20
 80154a8:	20003a20 	.word	0x20003a20
 80154ac:	20000b24 	.word	0x20000b24
 80154b0:	200012f4 	.word	0x200012f4
 80154b4:	20003ab0 	.word	0x20003ab0
 80154b8:	20001ac4 	.word	0x20001ac4
 80154bc:	20002294 	.word	0x20002294
 80154c0:	20003c62 	.word	0x20003c62
 80154c4:	cccccccd 	.word	0xcccccccd
 80154c8:	20002a64 	.word	0x20002a64
 80154cc:	20003234 	.word	0x20003234
 80154d0:	20003a04 	.word	0x20003a04

080154d4 <HAL_ADC_ConvCpltCallback>:

/* Callback functions --------------------------------------------------------*/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80154d4:	b580      	push	{r7, lr}
 80154d6:	b084      	sub	sp, #16
 80154d8:	af00      	add	r7, sp, #0
 80154da:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 80154dc:	687b      	ldr	r3, [r7, #4]
 80154de:	681b      	ldr	r3, [r3, #0]
 80154e0:	4a19      	ldr	r2, [pc, #100]	@ (8015548 <HAL_ADC_ConvCpltCallback+0x74>)
 80154e2:	4293      	cmp	r3, r2
 80154e4:	d12b      	bne.n	801553e <HAL_ADC_ConvCpltCallback+0x6a>
    {
        /* === TADY ODETI OFFSETY JET PED ZPRACOVNM === */
        for (uint8_t ch = 0; ch < ADC_CHANNEL_COUNT; ch++)
 80154e6:	2300      	movs	r3, #0
 80154e8:	73fb      	strb	r3, [r7, #15]
 80154ea:	e01f      	b.n	801552c <HAL_ADC_ConvCpltCallback+0x58>
        {
            int32_t v = (int32_t)adc_values[ch] - (int32_t)adc_offset[ch];
 80154ec:	7bfb      	ldrb	r3, [r7, #15]
 80154ee:	4a17      	ldr	r2, [pc, #92]	@ (801554c <HAL_ADC_ConvCpltCallback+0x78>)
 80154f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80154f4:	4619      	mov	r1, r3
 80154f6:	7bfb      	ldrb	r3, [r7, #15]
 80154f8:	4a15      	ldr	r2, [pc, #84]	@ (8015550 <HAL_ADC_ConvCpltCallback+0x7c>)
 80154fa:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80154fe:	1acb      	subs	r3, r1, r3
 8015500:	60bb      	str	r3, [r7, #8]

            /* saturace do rozsahu 12-bit ADC */
            if (v < 0) v = 0;
 8015502:	68bb      	ldr	r3, [r7, #8]
 8015504:	2b00      	cmp	r3, #0
 8015506:	da01      	bge.n	801550c <HAL_ADC_ConvCpltCallback+0x38>
 8015508:	2300      	movs	r3, #0
 801550a:	60bb      	str	r3, [r7, #8]
            if (v > 4095) v = 4095;
 801550c:	68bb      	ldr	r3, [r7, #8]
 801550e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015512:	db02      	blt.n	801551a <HAL_ADC_ConvCpltCallback+0x46>
 8015514:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8015518:	60bb      	str	r3, [r7, #8]

            adc_values[ch] = (uint16_t)v;
 801551a:	7bfb      	ldrb	r3, [r7, #15]
 801551c:	68ba      	ldr	r2, [r7, #8]
 801551e:	b291      	uxth	r1, r2
 8015520:	4a0a      	ldr	r2, [pc, #40]	@ (801554c <HAL_ADC_ConvCpltCallback+0x78>)
 8015522:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (uint8_t ch = 0; ch < ADC_CHANNEL_COUNT; ch++)
 8015526:	7bfb      	ldrb	r3, [r7, #15]
 8015528:	3301      	adds	r3, #1
 801552a:	73fb      	strb	r3, [r7, #15]
 801552c:	7bfb      	ldrb	r3, [r7, #15]
 801552e:	2b03      	cmp	r3, #3
 8015530:	d9dc      	bls.n	80154ec <HAL_ADC_ConvCpltCallback+0x18>
        }

        Capture_HandleSample(adc_values);
 8015532:	4806      	ldr	r0, [pc, #24]	@ (801554c <HAL_ADC_ConvCpltCallback+0x78>)
 8015534:	f7ff feb2 	bl	801529c <Capture_HandleSample>
        adc_ready = 1;
 8015538:	4b06      	ldr	r3, [pc, #24]	@ (8015554 <HAL_ADC_ConvCpltCallback+0x80>)
 801553a:	2201      	movs	r2, #1
 801553c:	701a      	strb	r2, [r3, #0]
    }
}
 801553e:	bf00      	nop
 8015540:	3710      	adds	r7, #16
 8015542:	46bd      	mov	sp, r7
 8015544:	bd80      	pop	{r7, pc}
 8015546:	bf00      	nop
 8015548:	40012000 	.word	0x40012000
 801554c:	20003c58 	.word	0x20003c58
 8015550:	20003c68 	.word	0x20003c68
 8015554:	200000c9 	.word	0x200000c9

08015558 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8015558:	b480      	push	{r7}
 801555a:	b083      	sub	sp, #12
 801555c:	af00      	add	r7, sp, #0
 801555e:	4603      	mov	r3, r0
 8015560:	80fb      	strh	r3, [r7, #6]
#if (BUFFERING == 1)
    if (GPIO_Pin == button_Pin)
 8015562:	88fb      	ldrh	r3, [r7, #6]
 8015564:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8015568:	d102      	bne.n	8015570 <HAL_GPIO_EXTI_Callback+0x18>
    {
        capture_state = CAPT_WAIT_TRIGGER;
 801556a:	4b04      	ldr	r3, [pc, #16]	@ (801557c <HAL_GPIO_EXTI_Callback+0x24>)
 801556c:	2200      	movs	r2, #0
 801556e:	701a      	strb	r2, [r3, #0]
    }
#endif
}
 8015570:	bf00      	nop
 8015572:	370c      	adds	r7, #12
 8015574:	46bd      	mov	sp, r7
 8015576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801557a:	4770      	bx	lr
 801557c:	20000b1c 	.word	0x20000b1c

08015580 <Switch_Init>:
/* Private function prototypes -----------------------------------------------*/
/* Functions -----------------------------------------------------------------*/


void Switch_Init(void)
{
 8015580:	b580      	push	{r7, lr}
 8015582:	b086      	sub	sp, #24
 8015584:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8015586:	463b      	mov	r3, r7
 8015588:	2200      	movs	r2, #0
 801558a:	601a      	str	r2, [r3, #0]
 801558c:	605a      	str	r2, [r3, #4]
 801558e:	609a      	str	r2, [r3, #8]
 8015590:	60da      	str	r2, [r3, #12]
 8015592:	611a      	str	r2, [r3, #16]

  /* Configure all GPIO pins */
  for (int i = 0 ; i < SWITCH_NUMBER; i++)
 8015594:	2300      	movs	r3, #0
 8015596:	617b      	str	r3, [r7, #20]
 8015598:	e014      	b.n	80155c4 <Switch_Init+0x44>
  {
    GPIO_InitStruct.Pin = Switch_Pin[i];
 801559a:	4a0e      	ldr	r2, [pc, #56]	@ (80155d4 <Switch_Init+0x54>)
 801559c:	697b      	ldr	r3, [r7, #20]
 801559e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80155a2:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80155a4:	2300      	movs	r3, #0
 80155a6:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80155a8:	2301      	movs	r3, #1
 80155aa:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(Switch_Port[i], &GPIO_InitStruct);
 80155ac:	4a0a      	ldr	r2, [pc, #40]	@ (80155d8 <Switch_Init+0x58>)
 80155ae:	697b      	ldr	r3, [r7, #20]
 80155b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80155b4:	463a      	mov	r2, r7
 80155b6:	4611      	mov	r1, r2
 80155b8:	4618      	mov	r0, r3
 80155ba:	f7fc f811 	bl	80115e0 <HAL_GPIO_Init>
  for (int i = 0 ; i < SWITCH_NUMBER; i++)
 80155be:	697b      	ldr	r3, [r7, #20]
 80155c0:	3301      	adds	r3, #1
 80155c2:	617b      	str	r3, [r7, #20]
 80155c4:	697b      	ldr	r3, [r7, #20]
 80155c6:	2b04      	cmp	r3, #4
 80155c8:	dde7      	ble.n	801559a <Switch_Init+0x1a>
  }

  return;
 80155ca:	bf00      	nop
}
 80155cc:	3718      	adds	r7, #24
 80155ce:	46bd      	mov	sp, r7
 80155d0:	bd80      	pop	{r7, pc}
 80155d2:	bf00      	nop
 80155d4:	08015c74 	.word	0x08015c74
 80155d8:	200000cc 	.word	0x200000cc

080155dc <Switch_GetAll>:


uint16_t Switch_GetAll(void)
{
 80155dc:	b580      	push	{r7, lr}
 80155de:	b082      	sub	sp, #8
 80155e0:	af00      	add	r7, sp, #0
  uint16_t val = 0;
 80155e2:	2300      	movs	r3, #0
 80155e4:	80fb      	strh	r3, [r7, #6]

  /* Read input states on all GPIO pins */
  for (int i = 0; i < SWITCH_NUMBER; i++)
 80155e6:	2300      	movs	r3, #0
 80155e8:	603b      	str	r3, [r7, #0]
 80155ea:	e01b      	b.n	8015624 <Switch_GetAll+0x48>
  {
    if (HAL_GPIO_ReadPin(Switch_Port[i], Switch_Pin[i]) == 0)
 80155ec:	4a2c      	ldr	r2, [pc, #176]	@ (80156a0 <Switch_GetAll+0xc4>)
 80155ee:	683b      	ldr	r3, [r7, #0]
 80155f0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80155f4:	492b      	ldr	r1, [pc, #172]	@ (80156a4 <Switch_GetAll+0xc8>)
 80155f6:	683b      	ldr	r3, [r7, #0]
 80155f8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80155fc:	4619      	mov	r1, r3
 80155fe:	4610      	mov	r0, r2
 8015600:	f7fc f982 	bl	8011908 <HAL_GPIO_ReadPin>
 8015604:	4603      	mov	r3, r0
 8015606:	2b00      	cmp	r3, #0
 8015608:	d109      	bne.n	801561e <Switch_GetAll+0x42>
    {
      val |= (1 << i);
 801560a:	2201      	movs	r2, #1
 801560c:	683b      	ldr	r3, [r7, #0]
 801560e:	fa02 f303 	lsl.w	r3, r2, r3
 8015612:	b21a      	sxth	r2, r3
 8015614:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8015618:	4313      	orrs	r3, r2
 801561a:	b21b      	sxth	r3, r3
 801561c:	80fb      	strh	r3, [r7, #6]
  for (int i = 0; i < SWITCH_NUMBER; i++)
 801561e:	683b      	ldr	r3, [r7, #0]
 8015620:	3301      	adds	r3, #1
 8015622:	603b      	str	r3, [r7, #0]
 8015624:	683b      	ldr	r3, [r7, #0]
 8015626:	2b04      	cmp	r3, #4
 8015628:	dde0      	ble.n	80155ec <Switch_GetAll+0x10>
    }
  }

  /* Did the value change */
  if (val != sw.value)
 801562a:	4b1f      	ldr	r3, [pc, #124]	@ (80156a8 <Switch_GetAll+0xcc>)
 801562c:	881b      	ldrh	r3, [r3, #0]
 801562e:	88fa      	ldrh	r2, [r7, #6]
 8015630:	429a      	cmp	r2, r3
 8015632:	d018      	beq.n	8015666 <Switch_GetAll+0x8a>
  {
    /* New value is read */
    if (val != sw.valueToDebounce)
 8015634:	4b1c      	ldr	r3, [pc, #112]	@ (80156a8 <Switch_GetAll+0xcc>)
 8015636:	885b      	ldrh	r3, [r3, #2]
 8015638:	88fa      	ldrh	r2, [r7, #6]
 801563a:	429a      	cmp	r2, r3
 801563c:	d005      	beq.n	801564a <Switch_GetAll+0x6e>
    {
      /* New value is not debouncing, start it */
      sw.debounceCount = 0;
 801563e:	4b1a      	ldr	r3, [pc, #104]	@ (80156a8 <Switch_GetAll+0xcc>)
 8015640:	2200      	movs	r2, #0
 8015642:	809a      	strh	r2, [r3, #4]
      sw.valueToDebounce = val;
 8015644:	4a18      	ldr	r2, [pc, #96]	@ (80156a8 <Switch_GetAll+0xcc>)
 8015646:	88fb      	ldrh	r3, [r7, #6]
 8015648:	8053      	strh	r3, [r2, #2]
    }

    /* Increment debounce counter */
    sw.debounceCount++;
 801564a:	4b17      	ldr	r3, [pc, #92]	@ (80156a8 <Switch_GetAll+0xcc>)
 801564c:	889b      	ldrh	r3, [r3, #4]
 801564e:	3301      	adds	r3, #1
 8015650:	b29a      	uxth	r2, r3
 8015652:	4b15      	ldr	r3, [pc, #84]	@ (80156a8 <Switch_GetAll+0xcc>)
 8015654:	809a      	strh	r2, [r3, #4]

    /* Debouncing ended, we have new value */
    if (sw.debounceCount > SW_DEBOUNCE_COUNT)
 8015656:	4b14      	ldr	r3, [pc, #80]	@ (80156a8 <Switch_GetAll+0xcc>)
 8015658:	889b      	ldrh	r3, [r3, #4]
 801565a:	2b0f      	cmp	r3, #15
 801565c:	d906      	bls.n	801566c <Switch_GetAll+0x90>
    {
      sw.value = val;
 801565e:	4a12      	ldr	r2, [pc, #72]	@ (80156a8 <Switch_GetAll+0xcc>)
 8015660:	88fb      	ldrh	r3, [r7, #6]
 8015662:	8013      	strh	r3, [r2, #0]
 8015664:	e002      	b.n	801566c <Switch_GetAll+0x90>
    }
  }
  else
  {
    sw.debounceCount = 0;
 8015666:	4b10      	ldr	r3, [pc, #64]	@ (80156a8 <Switch_GetAll+0xcc>)
 8015668:	2200      	movs	r2, #0
 801566a:	809a      	strh	r2, [r3, #4]
  }

  /* Is push button pressed? */
  if (sw.value & (1 << 9))
 801566c:	4b0e      	ldr	r3, [pc, #56]	@ (80156a8 <Switch_GetAll+0xcc>)
 801566e:	881b      	ldrh	r3, [r3, #0]
 8015670:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8015674:	2b00      	cmp	r3, #0
 8015676:	d005      	beq.n	8015684 <Switch_GetAll+0xa8>
  {
    sw.btnPressed++;
 8015678:	4b0b      	ldr	r3, [pc, #44]	@ (80156a8 <Switch_GetAll+0xcc>)
 801567a:	68db      	ldr	r3, [r3, #12]
 801567c:	3301      	adds	r3, #1
 801567e:	4a0a      	ldr	r2, [pc, #40]	@ (80156a8 <Switch_GetAll+0xcc>)
 8015680:	60d3      	str	r3, [r2, #12]
 8015682:	e006      	b.n	8015692 <Switch_GetAll+0xb6>
  }
  else
  {
    sw.btnReleased = sw.btnPressed;
 8015684:	4b08      	ldr	r3, [pc, #32]	@ (80156a8 <Switch_GetAll+0xcc>)
 8015686:	68db      	ldr	r3, [r3, #12]
 8015688:	4a07      	ldr	r2, [pc, #28]	@ (80156a8 <Switch_GetAll+0xcc>)
 801568a:	6113      	str	r3, [r2, #16]
    sw.btnPressed = 0;
 801568c:	4b06      	ldr	r3, [pc, #24]	@ (80156a8 <Switch_GetAll+0xcc>)
 801568e:	2200      	movs	r2, #0
 8015690:	60da      	str	r2, [r3, #12]
  }

  return sw.value;
 8015692:	4b05      	ldr	r3, [pc, #20]	@ (80156a8 <Switch_GetAll+0xcc>)
 8015694:	881b      	ldrh	r3, [r3, #0]
}
 8015696:	4618      	mov	r0, r3
 8015698:	3708      	adds	r7, #8
 801569a:	46bd      	mov	sp, r7
 801569c:	bd80      	pop	{r7, pc}
 801569e:	bf00      	nop
 80156a0:	200000cc 	.word	0x200000cc
 80156a4:	08015c74 	.word	0x08015c74
 80156a8:	20004138 	.word	0x20004138

080156ac <memcmp>:
 80156ac:	b510      	push	{r4, lr}
 80156ae:	3901      	subs	r1, #1
 80156b0:	4402      	add	r2, r0
 80156b2:	4290      	cmp	r0, r2
 80156b4:	d101      	bne.n	80156ba <memcmp+0xe>
 80156b6:	2000      	movs	r0, #0
 80156b8:	e005      	b.n	80156c6 <memcmp+0x1a>
 80156ba:	7803      	ldrb	r3, [r0, #0]
 80156bc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80156c0:	42a3      	cmp	r3, r4
 80156c2:	d001      	beq.n	80156c8 <memcmp+0x1c>
 80156c4:	1b18      	subs	r0, r3, r4
 80156c6:	bd10      	pop	{r4, pc}
 80156c8:	3001      	adds	r0, #1
 80156ca:	e7f2      	b.n	80156b2 <memcmp+0x6>

080156cc <memset>:
 80156cc:	4402      	add	r2, r0
 80156ce:	4603      	mov	r3, r0
 80156d0:	4293      	cmp	r3, r2
 80156d2:	d100      	bne.n	80156d6 <memset+0xa>
 80156d4:	4770      	bx	lr
 80156d6:	f803 1b01 	strb.w	r1, [r3], #1
 80156da:	e7f9      	b.n	80156d0 <memset+0x4>

080156dc <__libc_init_array>:
 80156dc:	b570      	push	{r4, r5, r6, lr}
 80156de:	4d0d      	ldr	r5, [pc, #52]	@ (8015714 <__libc_init_array+0x38>)
 80156e0:	4c0d      	ldr	r4, [pc, #52]	@ (8015718 <__libc_init_array+0x3c>)
 80156e2:	1b64      	subs	r4, r4, r5
 80156e4:	10a4      	asrs	r4, r4, #2
 80156e6:	2600      	movs	r6, #0
 80156e8:	42a6      	cmp	r6, r4
 80156ea:	d109      	bne.n	8015700 <__libc_init_array+0x24>
 80156ec:	4d0b      	ldr	r5, [pc, #44]	@ (801571c <__libc_init_array+0x40>)
 80156ee:	4c0c      	ldr	r4, [pc, #48]	@ (8015720 <__libc_init_array+0x44>)
 80156f0:	f000 f9a4 	bl	8015a3c <_init>
 80156f4:	1b64      	subs	r4, r4, r5
 80156f6:	10a4      	asrs	r4, r4, #2
 80156f8:	2600      	movs	r6, #0
 80156fa:	42a6      	cmp	r6, r4
 80156fc:	d105      	bne.n	801570a <__libc_init_array+0x2e>
 80156fe:	bd70      	pop	{r4, r5, r6, pc}
 8015700:	f855 3b04 	ldr.w	r3, [r5], #4
 8015704:	4798      	blx	r3
 8015706:	3601      	adds	r6, #1
 8015708:	e7ee      	b.n	80156e8 <__libc_init_array+0xc>
 801570a:	f855 3b04 	ldr.w	r3, [r5], #4
 801570e:	4798      	blx	r3
 8015710:	3601      	adds	r6, #1
 8015712:	e7f2      	b.n	80156fa <__libc_init_array+0x1e>
 8015714:	08015cc0 	.word	0x08015cc0
 8015718:	08015cc0 	.word	0x08015cc0
 801571c:	08015cc0 	.word	0x08015cc0
 8015720:	08015cc4 	.word	0x08015cc4

08015724 <memcpy>:
 8015724:	440a      	add	r2, r1
 8015726:	4291      	cmp	r1, r2
 8015728:	f100 33ff 	add.w	r3, r0, #4294967295
 801572c:	d100      	bne.n	8015730 <memcpy+0xc>
 801572e:	4770      	bx	lr
 8015730:	b510      	push	{r4, lr}
 8015732:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015736:	f803 4f01 	strb.w	r4, [r3, #1]!
 801573a:	4291      	cmp	r1, r2
 801573c:	d1f9      	bne.n	8015732 <memcpy+0xe>
 801573e:	bd10      	pop	{r4, pc}

08015740 <atan2f>:
 8015740:	f000 b800 	b.w	8015744 <__ieee754_atan2f>

08015744 <__ieee754_atan2f>:
 8015744:	ee10 2a90 	vmov	r2, s1
 8015748:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 801574c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8015750:	b510      	push	{r4, lr}
 8015752:	eef0 7a40 	vmov.f32	s15, s0
 8015756:	d806      	bhi.n	8015766 <__ieee754_atan2f+0x22>
 8015758:	ee10 0a10 	vmov	r0, s0
 801575c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8015760:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8015764:	d904      	bls.n	8015770 <__ieee754_atan2f+0x2c>
 8015766:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801576a:	eeb0 0a67 	vmov.f32	s0, s15
 801576e:	bd10      	pop	{r4, pc}
 8015770:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8015774:	d103      	bne.n	801577e <__ieee754_atan2f+0x3a>
 8015776:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801577a:	f000 b883 	b.w	8015884 <atanf>
 801577e:	1794      	asrs	r4, r2, #30
 8015780:	f004 0402 	and.w	r4, r4, #2
 8015784:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8015788:	b943      	cbnz	r3, 801579c <__ieee754_atan2f+0x58>
 801578a:	2c02      	cmp	r4, #2
 801578c:	d05e      	beq.n	801584c <__ieee754_atan2f+0x108>
 801578e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8015860 <__ieee754_atan2f+0x11c>
 8015792:	2c03      	cmp	r4, #3
 8015794:	bf08      	it	eq
 8015796:	eef0 7a47 	vmoveq.f32	s15, s14
 801579a:	e7e6      	b.n	801576a <__ieee754_atan2f+0x26>
 801579c:	b941      	cbnz	r1, 80157b0 <__ieee754_atan2f+0x6c>
 801579e:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8015864 <__ieee754_atan2f+0x120>
 80157a2:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8015868 <__ieee754_atan2f+0x124>
 80157a6:	2800      	cmp	r0, #0
 80157a8:	bfb8      	it	lt
 80157aa:	eef0 7a47 	vmovlt.f32	s15, s14
 80157ae:	e7dc      	b.n	801576a <__ieee754_atan2f+0x26>
 80157b0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80157b4:	d110      	bne.n	80157d8 <__ieee754_atan2f+0x94>
 80157b6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80157ba:	f104 34ff 	add.w	r4, r4, #4294967295
 80157be:	d107      	bne.n	80157d0 <__ieee754_atan2f+0x8c>
 80157c0:	2c02      	cmp	r4, #2
 80157c2:	d846      	bhi.n	8015852 <__ieee754_atan2f+0x10e>
 80157c4:	4b29      	ldr	r3, [pc, #164]	@ (801586c <__ieee754_atan2f+0x128>)
 80157c6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80157ca:	edd3 7a00 	vldr	s15, [r3]
 80157ce:	e7cc      	b.n	801576a <__ieee754_atan2f+0x26>
 80157d0:	2c02      	cmp	r4, #2
 80157d2:	d841      	bhi.n	8015858 <__ieee754_atan2f+0x114>
 80157d4:	4b26      	ldr	r3, [pc, #152]	@ (8015870 <__ieee754_atan2f+0x12c>)
 80157d6:	e7f6      	b.n	80157c6 <__ieee754_atan2f+0x82>
 80157d8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80157dc:	d0df      	beq.n	801579e <__ieee754_atan2f+0x5a>
 80157de:	1a5b      	subs	r3, r3, r1
 80157e0:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80157e4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80157e8:	da1a      	bge.n	8015820 <__ieee754_atan2f+0xdc>
 80157ea:	2a00      	cmp	r2, #0
 80157ec:	da01      	bge.n	80157f2 <__ieee754_atan2f+0xae>
 80157ee:	313c      	adds	r1, #60	@ 0x3c
 80157f0:	db19      	blt.n	8015826 <__ieee754_atan2f+0xe2>
 80157f2:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80157f6:	f000 f919 	bl	8015a2c <fabsf>
 80157fa:	f000 f843 	bl	8015884 <atanf>
 80157fe:	eef0 7a40 	vmov.f32	s15, s0
 8015802:	2c01      	cmp	r4, #1
 8015804:	d012      	beq.n	801582c <__ieee754_atan2f+0xe8>
 8015806:	2c02      	cmp	r4, #2
 8015808:	d017      	beq.n	801583a <__ieee754_atan2f+0xf6>
 801580a:	2c00      	cmp	r4, #0
 801580c:	d0ad      	beq.n	801576a <__ieee754_atan2f+0x26>
 801580e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8015874 <__ieee754_atan2f+0x130>
 8015812:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015816:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8015878 <__ieee754_atan2f+0x134>
 801581a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801581e:	e7a4      	b.n	801576a <__ieee754_atan2f+0x26>
 8015820:	eddf 7a10 	vldr	s15, [pc, #64]	@ 8015864 <__ieee754_atan2f+0x120>
 8015824:	e7ed      	b.n	8015802 <__ieee754_atan2f+0xbe>
 8015826:	eddf 7a15 	vldr	s15, [pc, #84]	@ 801587c <__ieee754_atan2f+0x138>
 801582a:	e7ea      	b.n	8015802 <__ieee754_atan2f+0xbe>
 801582c:	ee17 3a90 	vmov	r3, s15
 8015830:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8015834:	ee07 3a90 	vmov	s15, r3
 8015838:	e797      	b.n	801576a <__ieee754_atan2f+0x26>
 801583a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8015874 <__ieee754_atan2f+0x130>
 801583e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015842:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8015878 <__ieee754_atan2f+0x134>
 8015846:	ee77 7a67 	vsub.f32	s15, s14, s15
 801584a:	e78e      	b.n	801576a <__ieee754_atan2f+0x26>
 801584c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8015878 <__ieee754_atan2f+0x134>
 8015850:	e78b      	b.n	801576a <__ieee754_atan2f+0x26>
 8015852:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8015880 <__ieee754_atan2f+0x13c>
 8015856:	e788      	b.n	801576a <__ieee754_atan2f+0x26>
 8015858:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801587c <__ieee754_atan2f+0x138>
 801585c:	e785      	b.n	801576a <__ieee754_atan2f+0x26>
 801585e:	bf00      	nop
 8015860:	c0490fdb 	.word	0xc0490fdb
 8015864:	3fc90fdb 	.word	0x3fc90fdb
 8015868:	bfc90fdb 	.word	0xbfc90fdb
 801586c:	08015c8c 	.word	0x08015c8c
 8015870:	08015c80 	.word	0x08015c80
 8015874:	33bbbd2e 	.word	0x33bbbd2e
 8015878:	40490fdb 	.word	0x40490fdb
 801587c:	00000000 	.word	0x00000000
 8015880:	3f490fdb 	.word	0x3f490fdb

08015884 <atanf>:
 8015884:	b538      	push	{r3, r4, r5, lr}
 8015886:	ee10 5a10 	vmov	r5, s0
 801588a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801588e:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8015892:	eef0 7a40 	vmov.f32	s15, s0
 8015896:	d310      	bcc.n	80158ba <atanf+0x36>
 8015898:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 801589c:	d904      	bls.n	80158a8 <atanf+0x24>
 801589e:	ee70 7a00 	vadd.f32	s15, s0, s0
 80158a2:	eeb0 0a67 	vmov.f32	s0, s15
 80158a6:	bd38      	pop	{r3, r4, r5, pc}
 80158a8:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80159e0 <atanf+0x15c>
 80158ac:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80159e4 <atanf+0x160>
 80158b0:	2d00      	cmp	r5, #0
 80158b2:	bfc8      	it	gt
 80158b4:	eef0 7a47 	vmovgt.f32	s15, s14
 80158b8:	e7f3      	b.n	80158a2 <atanf+0x1e>
 80158ba:	4b4b      	ldr	r3, [pc, #300]	@ (80159e8 <atanf+0x164>)
 80158bc:	429c      	cmp	r4, r3
 80158be:	d810      	bhi.n	80158e2 <atanf+0x5e>
 80158c0:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80158c4:	d20a      	bcs.n	80158dc <atanf+0x58>
 80158c6:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80159ec <atanf+0x168>
 80158ca:	ee30 7a07 	vadd.f32	s14, s0, s14
 80158ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80158d2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80158d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80158da:	dce2      	bgt.n	80158a2 <atanf+0x1e>
 80158dc:	f04f 33ff 	mov.w	r3, #4294967295
 80158e0:	e013      	b.n	801590a <atanf+0x86>
 80158e2:	f000 f8a3 	bl	8015a2c <fabsf>
 80158e6:	4b42      	ldr	r3, [pc, #264]	@ (80159f0 <atanf+0x16c>)
 80158e8:	429c      	cmp	r4, r3
 80158ea:	d84f      	bhi.n	801598c <atanf+0x108>
 80158ec:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80158f0:	429c      	cmp	r4, r3
 80158f2:	d841      	bhi.n	8015978 <atanf+0xf4>
 80158f4:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80158f8:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80158fc:	eea0 7a27 	vfma.f32	s14, s0, s15
 8015900:	2300      	movs	r3, #0
 8015902:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015906:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801590a:	1c5a      	adds	r2, r3, #1
 801590c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8015910:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80159f4 <atanf+0x170>
 8015914:	eddf 5a38 	vldr	s11, [pc, #224]	@ 80159f8 <atanf+0x174>
 8015918:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 80159fc <atanf+0x178>
 801591c:	ee66 6a06 	vmul.f32	s13, s12, s12
 8015920:	eee6 5a87 	vfma.f32	s11, s13, s14
 8015924:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8015a00 <atanf+0x17c>
 8015928:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801592c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8015a04 <atanf+0x180>
 8015930:	eee7 5a26 	vfma.f32	s11, s14, s13
 8015934:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8015a08 <atanf+0x184>
 8015938:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801593c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8015a0c <atanf+0x188>
 8015940:	eee7 5a26 	vfma.f32	s11, s14, s13
 8015944:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8015a10 <atanf+0x18c>
 8015948:	eea6 5a87 	vfma.f32	s10, s13, s14
 801594c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8015a14 <atanf+0x190>
 8015950:	eea5 7a26 	vfma.f32	s14, s10, s13
 8015954:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8015a18 <atanf+0x194>
 8015958:	eea7 5a26 	vfma.f32	s10, s14, s13
 801595c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8015a1c <atanf+0x198>
 8015960:	eea5 7a26 	vfma.f32	s14, s10, s13
 8015964:	ee27 7a26 	vmul.f32	s14, s14, s13
 8015968:	eea5 7a86 	vfma.f32	s14, s11, s12
 801596c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8015970:	d121      	bne.n	80159b6 <atanf+0x132>
 8015972:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015976:	e794      	b.n	80158a2 <atanf+0x1e>
 8015978:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801597c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8015980:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015984:	2301      	movs	r3, #1
 8015986:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801598a:	e7be      	b.n	801590a <atanf+0x86>
 801598c:	4b24      	ldr	r3, [pc, #144]	@ (8015a20 <atanf+0x19c>)
 801598e:	429c      	cmp	r4, r3
 8015990:	d80b      	bhi.n	80159aa <atanf+0x126>
 8015992:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8015996:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801599a:	eea0 7a27 	vfma.f32	s14, s0, s15
 801599e:	2302      	movs	r3, #2
 80159a0:	ee70 6a67 	vsub.f32	s13, s0, s15
 80159a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80159a8:	e7af      	b.n	801590a <atanf+0x86>
 80159aa:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80159ae:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80159b2:	2303      	movs	r3, #3
 80159b4:	e7a9      	b.n	801590a <atanf+0x86>
 80159b6:	4a1b      	ldr	r2, [pc, #108]	@ (8015a24 <atanf+0x1a0>)
 80159b8:	491b      	ldr	r1, [pc, #108]	@ (8015a28 <atanf+0x1a4>)
 80159ba:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80159be:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80159c2:	edd3 6a00 	vldr	s13, [r3]
 80159c6:	ee37 7a66 	vsub.f32	s14, s14, s13
 80159ca:	2d00      	cmp	r5, #0
 80159cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80159d0:	edd2 7a00 	vldr	s15, [r2]
 80159d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80159d8:	bfb8      	it	lt
 80159da:	eef1 7a67 	vneglt.f32	s15, s15
 80159de:	e760      	b.n	80158a2 <atanf+0x1e>
 80159e0:	bfc90fdb 	.word	0xbfc90fdb
 80159e4:	3fc90fdb 	.word	0x3fc90fdb
 80159e8:	3edfffff 	.word	0x3edfffff
 80159ec:	7149f2ca 	.word	0x7149f2ca
 80159f0:	3f97ffff 	.word	0x3f97ffff
 80159f4:	3c8569d7 	.word	0x3c8569d7
 80159f8:	3d4bda59 	.word	0x3d4bda59
 80159fc:	bd6ef16b 	.word	0xbd6ef16b
 8015a00:	3d886b35 	.word	0x3d886b35
 8015a04:	3dba2e6e 	.word	0x3dba2e6e
 8015a08:	3e124925 	.word	0x3e124925
 8015a0c:	3eaaaaab 	.word	0x3eaaaaab
 8015a10:	bd15a221 	.word	0xbd15a221
 8015a14:	bd9d8795 	.word	0xbd9d8795
 8015a18:	bde38e38 	.word	0xbde38e38
 8015a1c:	be4ccccd 	.word	0xbe4ccccd
 8015a20:	401bffff 	.word	0x401bffff
 8015a24:	08015ca8 	.word	0x08015ca8
 8015a28:	08015c98 	.word	0x08015c98

08015a2c <fabsf>:
 8015a2c:	ee10 3a10 	vmov	r3, s0
 8015a30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015a34:	ee00 3a10 	vmov	s0, r3
 8015a38:	4770      	bx	lr
	...

08015a3c <_init>:
 8015a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015a3e:	bf00      	nop
 8015a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015a42:	bc08      	pop	{r3}
 8015a44:	469e      	mov	lr, r3
 8015a46:	4770      	bx	lr

08015a48 <_fini>:
 8015a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015a4a:	bf00      	nop
 8015a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015a4e:	bc08      	pop	{r3}
 8015a50:	469e      	mov	lr, r3
 8015a52:	4770      	bx	lr
