{"Source Block": ["hdl/library/common/ad_mem.v@62:72@HdlIdDef", "\n  input           clkb;\n  input   [AW:0]  addrb;\n  output  [DW:0]  doutb;\n\n  reg     [DW:0]  m_ram[0:((2**ADDR_WIDTH)-1)];\n  reg     [DW:0]  doutb;\n\n  always @(posedge clka) begin\n    if (wea == 1'b1) begin\n      m_ram[addra] <= dina;\n"], "Clone Blocks": [["hdl/library/common/ad_mem.v@65:79", "  output  [DW:0]  doutb;\n\n  reg     [DW:0]  m_ram[0:((2**ADDR_WIDTH)-1)];\n  reg     [DW:0]  doutb;\n\n  always @(posedge clka) begin\n    if (wea == 1'b1) begin\n      m_ram[addra] <= dina;\n    end\n  end\n\n  always @(posedge clkb) begin\n    doutb <= m_ram[addrb];\n  end\n\n"]], "Diff Content": {"Delete": [[67, "  reg     [DW:0]  m_ram[0:((2**ADDR_WIDTH)-1)];\n"]], "Add": [[67, "  reg     [DW:0]  m_ram[0:((2**ADDRESS_WIDTH)-1)];\n"]]}}