

================================================================
== Vitis HLS Report for 'model_test'
================================================================
* Date:           Tue Apr  1 19:25:56 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        model_test_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.625 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline |
    |   min   |   max   |    min   |    max   |  min |  max |   Type   |
    +---------+---------+----------+----------+------+------+----------+
    |     1467|     1467|  7.335 us|  7.335 us|  1456|  1456|  dataflow|
    +---------+---------+----------+----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                                         |                                                                        |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                                 Instance                                |                                 Module                                 |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config9_U0   |zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config9_s   |      497|      497|  2.485 us|  2.485 us|   497|   497|       no|
        |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_28_13_5_3_0_2u_config2_U0    |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_28_13_5_3_0_2u_config2_s    |     1455|     1455|  7.275 us|  7.275 us|  1455|  1455|       no|
        |relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0      |relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s      |      403|      403|  2.015 us|  2.015 us|   403|   403|       no|
        |pooling2d_cl_array_ap_ufixed_2u_array_ap_ufixed_6_0_4_0_0_2u_config5_U0  |pooling2d_cl_array_ap_ufixed_2u_array_ap_ufixed_6_0_4_0_0_2u_config5_s  |      404|      404|  2.020 us|  2.020 us|   404|   404|       no|
        |dense_array_ap_ufixed_2u_array_ap_fixed_19_8_5_3_0_1u_config7_U0         |dense_array_ap_ufixed_2u_array_ap_fixed_19_8_5_3_0_1u_config7_s         |       31|       31|  0.155 us|  0.155 us|    31|    31|       no|
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        5|      -|      389|      309|     -|
|Instance             |        -|      3|     2691|     7684|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        5|      3|     3080|     7995|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                 Instance                                |                                 Module                                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_28_13_5_3_0_2u_config2_U0    |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_28_13_5_3_0_2u_config2_s    |        0|   3|  1263|  3204|    0|
    |dense_array_ap_ufixed_2u_array_ap_fixed_19_8_5_3_0_1u_config7_U0         |dense_array_ap_ufixed_2u_array_ap_fixed_19_8_5_3_0_1u_config7_s         |        0|   0|   396|  1761|    0|
    |pooling2d_cl_array_ap_ufixed_2u_array_ap_ufixed_6_0_4_0_0_2u_config5_U0  |pooling2d_cl_array_ap_ufixed_2u_array_ap_ufixed_6_0_4_0_0_2u_config5_s  |        0|   0|   897|  1915|    0|
    |relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0      |relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s      |        0|   0|    27|   311|    0|
    |zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config9_U0   |zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config9_s   |        0|   0|   108|   493|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                    |                                                                        |        0|   3|  2691|  7684|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+-----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+-----+----+-----+------+-----+---------+
    |layer2_out_U  |        2|  159|   0|    -|   400|   56|    22400|
    |layer4_out_U  |        1|   63|   0|    -|   400|   12|     4800|
    |layer5_out_U  |        0|    8|   0|    -|    25|   12|      300|
    |layer9_out_U  |        2|  159|   0|    -|   484|   48|    23232|
    +--------------+---------+-----+----+-----+------+-----+---------+
    |Total         |        5|  389|   0|    0|  1309|  128|    50732|
    +--------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|x_in_TDATA         |   in|   48|        axis|          x_in|       pointer|
|x_in_TVALID        |   in|    1|        axis|          x_in|       pointer|
|x_in_TREADY        |  out|    1|        axis|          x_in|       pointer|
|layer7_out_TDATA   |  out|   32|        axis|    layer7_out|       pointer|
|layer7_out_TVALID  |  out|    1|        axis|    layer7_out|       pointer|
|layer7_out_TREADY  |   in|    1|        axis|    layer7_out|       pointer|
|ap_clk             |   in|    1|  ap_ctrl_hs|    model_test|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|    model_test|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|    model_test|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|    model_test|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|    model_test|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|    model_test|  return value|
+-------------------+-----+-----+------------+--------------+--------------+

