Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Feb  9 20:46:33 2019
| Host         : LAPTOP-QIAK00UP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                                 Enable Signal                                |                                       Set/Reset Signal                                      | Slice Load Count | Bel Load Count |
+------------------------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+----------------+
|  m_axis_aclk_IBUF_BUFG |                                                                              |                                                                                             |                2 |              2 |
|  m_axis_aclk_IBUF_BUFG | design_1_i/sample_generator_0/U0/sample_generator_v1_0_M_AXIS_inst/counterR0 | design_1_i/sample_generator_0/U0/sample_generator_v1_0_M_AXIS_inst/packetCounter[7]_i_1_n_0 |                2 |              8 |
|  m_axis_aclk_IBUF_BUFG | design_1_i/sample_generator_0/U0/sample_generator_v1_0_M_AXIS_inst/p_0_in    | design_1_i/sample_generator_0/U0/sample_generator_v1_0_M_AXIS_inst/clear                    |                2 |              8 |
|  m_axis_aclk_IBUF_BUFG | design_1_i/sample_generator_0/U0/sample_generator_v1_0_M_AXIS_inst/counterR0 | design_1_i/sample_generator_0/U0/sample_generator_v1_0_M_AXIS_inst/clear                    |                8 |             32 |
+------------------------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+----------------+


