// Seed: 3929194741
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_18;
  ;
  assign id_14 = id_4;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output wor id_2,
    input wire id_3,
    output wand id_4,
    input tri id_5,
    input uwire id_6,
    inout logic id_7,
    input wand id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply1 id_11,
    output logic id_12,
    output tri id_13
);
  wire id_15;
  always @(posedge 1) begin : LABEL_0
    if (1) id_7 = 1'b0;
    else id_12 = -1;
  end
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
