
---------- Begin Simulation Statistics ----------
final_tick                                 2385718000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91477                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866784                       # Number of bytes of host memory used
host_op_rate                                    94579                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.93                       # Real time elapsed on the host
host_tick_rate                              218234907                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1033929                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002386                       # Number of seconds simulated
sim_ticks                                  2385718000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.743966                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   85698                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                87676                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2291                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            113296                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                579                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1381                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              802                       # Number of indirect misses.
system.cpu.branchPred.lookups                  121182                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2761                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          213                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    300315                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   299946                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1777                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     102118                       # Number of branches committed
system.cpu.commit.bw_lim_events                 43589                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           77453                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000217                       # Number of instructions committed
system.cpu.commit.committedOps                1034146                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4677576                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.221086                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.050286                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4361522     93.24%     93.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       123075      2.63%     95.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        37517      0.80%     96.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        40459      0.86%     97.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        27105      0.58%     98.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        20468      0.44%     98.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        11699      0.25%     98.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12142      0.26%     99.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        43589      0.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4677576                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1944                       # Number of function calls committed.
system.cpu.commit.int_insts                    938116                       # Number of committed integer instructions.
system.cpu.commit.loads                         14759                       # Number of loads committed
system.cpu.commit.membars                         100                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           396501     38.34%     38.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             174      0.02%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              4      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           2813      0.27%     38.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult          2810      0.27%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            15      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             52      0.01%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           14759      1.43%     40.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         616942     59.66%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1034146                       # Class of committed instruction
system.cpu.commit.refs                         631701                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     28978                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1033929                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.771438                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.771438                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               4374515                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   539                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                82747                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1134708                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   146534                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    125409                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3033                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1808                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 39383                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      121182                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    176272                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4407349                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1771                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1150410                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            96                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    7124                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.025397                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             277802                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              89038                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.241103                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4688874                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.254321                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.274187                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4472319     95.38%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    10275      0.22%     95.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8400      0.18%     95.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    64724      1.38%     97.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     4724      0.10%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    17690      0.38%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     7464      0.16%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     7121      0.15%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    96157      2.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4688874                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           82564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2060                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   109886                       # Number of branches executed
system.cpu.iew.exec_nop                           271                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.232486                       # Inst execution rate
system.cpu.iew.exec_refs                       675018                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     656240                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    8709                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 18559                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                195                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               397                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               658318                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1116250                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 18778                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2546                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1109291                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                747896                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3033                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                747054                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         46638                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              331                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          489                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3800                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        41376                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             22                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1701                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            359                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    826530                       # num instructions consuming a value
system.cpu.iew.wb_count                       1086861                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.336549                       # average fanout of values written-back
system.cpu.iew.wb_producers                    278168                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.227785                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1107187                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2363455                       # number of integer regfile reads
system.cpu.int_regfile_writes                  340145                       # number of integer regfile writes
system.cpu.ipc                               0.209580                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.209580                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                429206     38.60%     38.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  177      0.02%     38.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    25      0.00%     38.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   5      0.00%     38.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     38.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                3046      0.27%     38.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               3040      0.27%     39.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     39.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     39.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 21      0.00%     39.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     39.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  57      0.01%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     39.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                19247      1.73%     40.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              656940     59.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1111837                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       89571                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.080561                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1739      1.94%      1.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    11      0.01%      1.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      1.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    300      0.33%      2.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 87518     97.71%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1169940                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            6939638                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1056260                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1163729                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1115784                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1111837                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 195                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           82050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               462                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             33                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        73006                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4688874                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.237122                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.013448                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4348625     92.74%     92.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              110434      2.36%     95.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               45205      0.96%     96.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               27927      0.60%     96.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               36780      0.78%     97.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               64171      1.37%     98.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               38281      0.82%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               10057      0.21%     99.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                7394      0.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4688874                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.233019                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  31449                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              62943                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        30601                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             34322                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                26                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              201                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                18559                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              658318                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1092500                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6031                       # number of misc regfile writes
system.cpu.numCycles                          4771438                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  755824                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                605959                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     40                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   167121                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2790829                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1123183                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              666625                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    143492                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                3596904                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3033                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3603400                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    60666                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          2381920                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          16004                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                597                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    284299                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            196                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            31736                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      5729401                       # The number of ROB reads
system.cpu.rob.rob_writes                     2234526                       # The number of ROB writes
system.cpu.timesIdled                            3814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    30987                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    6176                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        42109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        117051                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        78465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           64                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       158022                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             64                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                975                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41216                       # Transaction distribution
system.membus.trans_dist::CleanEvict              893                       # Transaction distribution
system.membus.trans_dist::ReadExReq             73861                       # Transaction distribution
system.membus.trans_dist::ReadExResp            73860                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           975                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           106                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       191886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 191886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7427264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7427264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74942                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74942    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74942                       # Request fanout histogram
system.membus.reqLayer0.occupancy           299492000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          389505000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2385718000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5579                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       114310                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5270                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1058                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            73872                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           73868                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5334                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          245                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          106                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        15938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       221637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                237575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       678656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9421248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10099904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           42173                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2637824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           121730                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000633                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025143                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 121653     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     77      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             121730                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          157375000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         111224995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8001000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2385718000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4478                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  134                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4612                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4478                       # number of overall hits
system.l2.overall_hits::.cpu.data                 134                       # number of overall hits
system.l2.overall_hits::total                    4612                       # number of overall hits
system.l2.demand_misses::.cpu.inst                856                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              73983                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74839                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               856                       # number of overall misses
system.l2.overall_misses::.cpu.data             73983                       # number of overall misses
system.l2.overall_misses::total                 74839                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66231500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   7044806000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7111037500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66231500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   7044806000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7111037500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5334                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74117                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                79451                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5334                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74117                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               79451                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.160480                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998192                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.941952                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.160480                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998192                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.941952                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77373.247664                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95221.956395                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95017.804888                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77373.247664                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95221.956395                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95017.804888                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41216                       # number of writebacks
system.l2.writebacks::total                     41216                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         73983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74839                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        73983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74839                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     57671500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6305015501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6362687001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     57671500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6305015501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6362687001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.160480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.941952                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.160480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.941952                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67373.247664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85222.490315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85018.332701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67373.247664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85222.490315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85018.332701                       # average overall mshr miss latency
system.l2.replacements                          42173                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        73094                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73094                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        73094                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73094                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5257                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5257                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5257                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5257                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           73864                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               73864                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7034966500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7034966500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         73872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             73872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95242.154500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95242.154500                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        73864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          73864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6296366001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6296366001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85242.689280                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85242.689280                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4478                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4478                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          856                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              856                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66231500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66231500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5334                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5334                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.160480                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.160480                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77373.247664                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77373.247664                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          856                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          856                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     57671500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57671500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.160480                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.160480                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67373.247664                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67373.247664                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9839500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9839500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.485714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.485714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82684.873950                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82684.873950                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8649500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8649500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.485714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.485714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72684.873950                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72684.873950                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          106                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             106                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          106                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          106                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2021500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2021500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19070.754717                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19070.754717                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2385718000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25697.720044                       # Cycle average of tags in use
system.l2.tags.total_refs                      157899                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74941                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.106977                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.140203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       309.239325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25352.340516                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.773692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.784232                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          287                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2622                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        26212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3647                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1339013                       # Number of tag accesses
system.l2.tags.data_accesses                  1339013                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2385718000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          54784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4734656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4789440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2637824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2637824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           73979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41216                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          22963318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1984583258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2007546575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     22963318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22963318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1105673009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1105673009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1105673009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         22963318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1984583258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3113219584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     73980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000170794500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2560                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2561                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              172270                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              38718                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74836                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41216                       # Number of write requests accepted
system.mem_ctrls.readBursts                     74836                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2580                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1825232000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  374180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3228407000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24389.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43139.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    63114                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34470                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 74836                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41216                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   23512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   18247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    402.803712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   284.424173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   300.905285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3027     16.43%     16.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3342     18.14%     34.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3567     19.36%     53.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1749      9.49%     63.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1463      7.94%     71.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1696      9.20%     80.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1839      9.98%     90.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          212      1.15%     91.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1532      8.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18427                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.221398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.422463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    633.028119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2560     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2561                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.087109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.080960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.471781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2448     95.62%     95.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               53      2.07%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19      0.74%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               34      1.33%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.08%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2560                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4789504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2635904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4789504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2637824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2007.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1104.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2007.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1105.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2385704500                       # Total gap between requests
system.mem_ctrls.avgGap                      20557.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4734720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2635904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 22963317.542140349746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1984610083.840587854385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1104868219.965645551682                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        73980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22438500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3205968500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37602464750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26213.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43335.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    912326.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             69022380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             36663495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           264151440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          105611040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     188079840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1036127760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         43587360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1743243315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        730.699653                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    101703250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     79560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2204454750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             62617800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             33266970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           270177600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          109364220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     188079840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        971131800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         98320800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1732959030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        726.388882                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    244701750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     79560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2061456250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2385718000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       170445                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           170445                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       170445                       # number of overall hits
system.cpu.icache.overall_hits::total          170445                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5827                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5827                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5827                       # number of overall misses
system.cpu.icache.overall_misses::total          5827                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    144076999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    144076999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    144076999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    144076999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       176272                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       176272                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       176272                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       176272                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.033057                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.033057                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.033057                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.033057                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24725.759224                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24725.759224                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24725.759224                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24725.759224                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          723                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5270                       # number of writebacks
system.cpu.icache.writebacks::total              5270                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          493                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          493                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          493                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          493                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         5334                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5334                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5334                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5334                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    122862000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    122862000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    122862000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    122862000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.030260                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.030260                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.030260                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.030260                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23033.745782                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23033.745782                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23033.745782                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23033.745782                       # average overall mshr miss latency
system.cpu.icache.replacements                   5270                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       170445                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          170445                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5827                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5827                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    144076999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    144076999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       176272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       176272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.033057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.033057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24725.759224                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24725.759224                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          493                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          493                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5334                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5334                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    122862000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    122862000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.030260                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.030260                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23033.745782                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23033.745782                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2385718000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.929812                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              175779                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5334                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             32.954443                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.929812                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998903                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998903                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            357878                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           357878                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2385718000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2385718000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2385718000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2385718000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2385718000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       474255                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           474255                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       474319                       # number of overall hits
system.cpu.dcache.overall_hits::total          474319                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       159494                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         159494                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       159499                       # number of overall misses
system.cpu.dcache.overall_misses::total        159499                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9882087762                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9882087762                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9882087762                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9882087762                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       633749                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       633749                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       633818                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       633818                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.251667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.251667                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.251648                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.251648                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61958.993830                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61958.993830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61957.051530                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61957.051530                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3147539                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             47051                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.896325                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73094                       # number of writebacks
system.cpu.dcache.writebacks::total             73094                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        85277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        85277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        85277                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        85277                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        74217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74222                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74222                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7237275129                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7237275129                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7237694129                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7237694129                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.117108                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.117108                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.117103                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.117103                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 97515.058935                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 97515.058935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 97514.135014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 97514.135014                       # average overall mshr miss latency
system.cpu.dcache.replacements                  73195                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        16463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           16463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23850500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23850500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        16922                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        16922                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51961.873638                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51961.873638                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          239                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          239                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11138000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11138000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46602.510460                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46602.510460                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       457772                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         457772                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       158934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       158934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9855015812                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9855015812                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       616706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       616706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.257714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.257714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62006.970264                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62006.970264                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        85057                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        85057                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        73877                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        73877                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7223016679                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7223016679                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.119793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.119793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97770.844498                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97770.844498                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       419000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       419000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        83800                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        83800                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3221450                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3221450                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31895.544554                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31895.544554                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3120450                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3120450                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30895.544554                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30895.544554                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          131                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007576                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007576                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007576                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007576                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2385718000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           985.659691                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              548769                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             74219                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.393915                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   985.659691                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.962558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.962558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          289                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          735                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1342319                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1342319                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2385718000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2385718000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
