--------------------------------------------------------------------------------
Release 13.2 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/Software/xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml dlx_toplevel.twx dlx_toplevel.ncd -o dlx_toplevel.twr
dlx_toplevel.pcf -ucf dlx_toplevel.ucf

Design file:              dlx_toplevel.ncd
Physical constraint file: dlx_toplevel.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLK0_BUF" TS_clk HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLK0_BUF" TS_clk HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Logical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT0_BUF"         TS_Inst_DCM_100_CLK0_BUF HIGH 50%;

 21468 paths analyzed, 472 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.627ns.
--------------------------------------------------------------------------------

Paths for end point uTx/pipeline_serial (SLICE_X27Y74.B6), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtrien_data_out (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.143ns (Levels of Logic = 2)
  Clock Path Skew:      -4.260ns (1.617 - 5.877)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtrien_data_out to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y71.BQ      Tcko                  0.450   Mtrien_data_out
                                                       Mtrien_data_out
    SLICE_X28Y74.A3      net (fanout=4)        1.185   Mtrien_data_out
    SLICE_X28Y74.A       Tilo                  0.094   Mtridata_data_out<7>
                                                       uTx/mux4_lut
    SLICE_X27Y74.B6      net (fanout=1)        0.387   uTx/data_67
    SLICE_X27Y74.CLK     Tas                   0.027   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      2.143ns (0.571ns logic, 1.572ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_6 (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.614ns (Levels of Logic = 2)
  Clock Path Skew:      -4.278ns (1.617 - 5.895)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_6 to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y74.CQ      Tcko                  0.471   Mtridata_data_out<7>
                                                       Mtridata_data_out_6
    SLICE_X28Y74.A2      net (fanout=1)        0.635   Mtridata_data_out<6>
    SLICE_X28Y74.A       Tilo                  0.094   Mtridata_data_out<7>
                                                       uTx/mux4_lut
    SLICE_X27Y74.B6      net (fanout=1)        0.387   uTx/data_67
    SLICE_X27Y74.CLK     Tas                   0.027   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.614ns (0.592ns logic, 1.022ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_7 (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.512ns (Levels of Logic = 2)
  Clock Path Skew:      -4.278ns (1.617 - 5.895)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_7 to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y74.DQ      Tcko                  0.471   Mtridata_data_out<7>
                                                       Mtridata_data_out_7
    SLICE_X28Y74.A4      net (fanout=1)        0.533   Mtridata_data_out<7>
    SLICE_X28Y74.A       Tilo                  0.094   Mtridata_data_out<7>
                                                       uTx/mux4_lut
    SLICE_X27Y74.B6      net (fanout=1)        0.387   uTx/data_67
    SLICE_X27Y74.CLK     Tas                   0.027   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.512ns (0.592ns logic, 0.920ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point uTx/pipeline_serial (SLICE_X27Y74.B3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtrien_data_out (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.057ns (Levels of Logic = 2)
  Clock Path Skew:      -4.260ns (1.617 - 5.877)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtrien_data_out to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y71.BQ      Tcko                  0.450   Mtrien_data_out
                                                       Mtrien_data_out
    SLICE_X27Y74.C2      net (fanout=4)        1.054   Mtrien_data_out
    SLICE_X27Y74.C       Tilo                  0.094   serial0_out_OBUF
                                                       uTx/mux1_lut
    SLICE_X27Y74.B3      net (fanout=1)        0.432   uTx/data_01
    SLICE_X27Y74.CLK     Tas                   0.027   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      2.057ns (0.571ns logic, 1.486ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_1 (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.575ns (Levels of Logic = 2)
  Clock Path Skew:      -4.339ns (1.617 - 5.956)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_1 to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y73.BQ      Tcko                  0.450   Mtridata_data_out<3>
                                                       Mtridata_data_out_1
    SLICE_X27Y74.C3      net (fanout=1)        0.572   Mtridata_data_out<1>
    SLICE_X27Y74.C       Tilo                  0.094   serial0_out_OBUF
                                                       uTx/mux1_lut
    SLICE_X27Y74.B3      net (fanout=1)        0.432   uTx/data_01
    SLICE_X27Y74.CLK     Tas                   0.027   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.575ns (0.571ns logic, 1.004ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_0 (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.378ns (Levels of Logic = 2)
  Clock Path Skew:      -4.339ns (1.617 - 5.956)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_0 to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y73.AQ      Tcko                  0.450   Mtridata_data_out<3>
                                                       Mtridata_data_out_0
    SLICE_X27Y74.C5      net (fanout=1)        0.375   Mtridata_data_out<0>
    SLICE_X27Y74.C       Tilo                  0.094   serial0_out_OBUF
                                                       uTx/mux1_lut
    SLICE_X27Y74.B3      net (fanout=1)        0.432   uTx/data_01
    SLICE_X27Y74.CLK     Tas                   0.027   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.378ns (0.571ns logic, 0.807ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point uTx/pipeline_serial (SLICE_X27Y74.B5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtrien_data_out (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.990ns (Levels of Logic = 2)
  Clock Path Skew:      -4.260ns (1.617 - 5.877)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtrien_data_out to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y71.BQ      Tcko                  0.450   Mtrien_data_out
                                                       Mtrien_data_out
    SLICE_X29Y74.D5      net (fanout=4)        0.953   Mtrien_data_out
    SLICE_X29Y74.D       Tilo                  0.094   uTx/data_45
                                                       uTx/mux3_lut
    SLICE_X27Y74.B5      net (fanout=1)        0.466   uTx/data_45
    SLICE_X27Y74.CLK     Tas                   0.027   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.990ns (0.571ns logic, 1.419ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_5 (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.689ns (Levels of Logic = 2)
  Clock Path Skew:      -4.278ns (1.617 - 5.895)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_5 to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y74.BQ      Tcko                  0.471   Mtridata_data_out<7>
                                                       Mtridata_data_out_5
    SLICE_X29Y74.D3      net (fanout=1)        0.631   Mtridata_data_out<5>
    SLICE_X29Y74.D       Tilo                  0.094   uTx/data_45
                                                       uTx/mux3_lut
    SLICE_X27Y74.B5      net (fanout=1)        0.466   uTx/data_45
    SLICE_X27Y74.CLK     Tas                   0.027   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.689ns (0.592ns logic, 1.097ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_4 (FF)
  Destination:          uTx/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.663ns (Levels of Logic = 2)
  Clock Path Skew:      -4.278ns (1.617 - 5.895)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_4 to uTx/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y74.AQ      Tcko                  0.471   Mtridata_data_out<7>
                                                       Mtridata_data_out_4
    SLICE_X29Y74.D2      net (fanout=1)        0.605   Mtridata_data_out<4>
    SLICE_X29Y74.D       Tilo                  0.094   uTx/data_45
                                                       uTx/mux3_lut
    SLICE_X27Y74.B5      net (fanout=1)        0.466   uTx/data_45
    SLICE_X27Y74.CLK     Tas                   0.027   serial0_out_OBUF
                                                       uTx/mux7_muxf6
                                                       uTx/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.663ns (0.592ns logic, 1.071ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uDebouncer/dataDebounced_1 (SLICE_X7Y87.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uDebouncer/lastDataSource_1 (FF)
  Destination:          uDebouncer/dataDebounced_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.136 - 0.151)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uDebouncer/lastDataSource_1 to uDebouncer/dataDebounced_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y87.AQ       Tcko                  0.414   uDebouncer/lastDataSource<1>
                                                       uDebouncer/lastDataSource_1
    SLICE_X7Y87.BX       net (fanout=2)        0.156   uDebouncer/lastDataSource<1>
    SLICE_X7Y87.CLK      Tckdi       (-Th)     0.231   uDebouncer/dataDebounced<3>
                                                       uDebouncer/dataDebounced_1
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.183ns logic, 0.156ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point uDebouncer/dataDebounced_0 (SLICE_X7Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uDebouncer/lastDataSource_0 (FF)
  Destination:          uDebouncer/dataDebounced_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.136 - 0.121)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uDebouncer/lastDataSource_0 to uDebouncer/dataDebounced_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y88.AQ       Tcko                  0.414   uDebouncer/lastDataSource<0>
                                                       uDebouncer/lastDataSource_0
    SLICE_X7Y87.AX       net (fanout=3)        0.286   uDebouncer/lastDataSource<0>
    SLICE_X7Y87.CLK      Tckdi       (-Th)     0.229   uDebouncer/dataDebounced<3>
                                                       uDebouncer/dataDebounced_0
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.185ns logic, 0.286ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point uDebouncer/dataDebounced_2 (SLICE_X7Y87.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uDebouncer/lastDataSource_2 (FF)
  Destination:          uDebouncer/dataDebounced_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.136 - 0.114)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uDebouncer/lastDataSource_2 to uDebouncer/dataDebounced_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.DQ       Tcko                  0.414   uDebouncer/lastDataSource<2>
                                                       uDebouncer/lastDataSource_2
    SLICE_X7Y87.CX       net (fanout=2)        0.292   uDebouncer/lastDataSource<2>
    SLICE_X7Y87.CLK      Tckdi       (-Th)     0.218   uDebouncer/dataDebounced<3>
                                                       uDebouncer/dataDebounced_2
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.196ns logic, 0.292ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X2Y27.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X2Y27.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X2Y27.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT1_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT1_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.8 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT1_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT1_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.278ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X2Y27.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 10.278ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X2Y27.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 10.278ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X2Y27.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT2_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT2_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.666666667 HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT2_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT2_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.666666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.778ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X2Y27.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 12.778ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X2Y27.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 12.778ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X2Y27.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT3_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT3_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.5 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT3_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT3_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X2Y27.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X2Y27.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X2Y27.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT4_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT4_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.4 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT4_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT4_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X2Y27.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X2Y27.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X2Y27.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT5_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%;

 13526826 paths analyzed, 14730 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.428ns.
--------------------------------------------------------------------------------

Paths for end point dataack_ports_2 (SLICE_X36Y71.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uRx/strobe_reg (FF)
  Destination:          dataack_ports_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.070ns (Levels of Logic = 1)
  Clock Path Skew:      3.795ns (5.426 - 1.631)
  Source Clock:         CLK_100 rising at 30.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: uRx/strobe_reg to dataack_ports_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y70.AQ      Tcko                  0.471   write_buffer
                                                       uRx/strobe_reg
    SLICE_X36Y71.C2      net (fanout=4)        6.590   write_buffer
    SLICE_X36Y71.CLK     Tas                   0.009   dataack_ports<2>
                                                       dataack_ports_2_mux00001
                                                       dataack_ports_2
    -------------------------------------------------  ---------------------------
    Total                                      7.070ns (0.480ns logic, 6.590ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------

Paths for end point Mtridata_datadbi_ports<2>_7 (SLICE_X30Y61.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uRx/data_loop[7].data_reg (FF)
  Destination:          Mtridata_datadbi_ports<2>_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.811ns (Levels of Logic = 0)
  Clock Path Skew:      3.791ns (5.495 - 1.704)
  Source Clock:         CLK_100 rising at 30.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: uRx/data_loop[7].data_reg to Mtridata_datadbi_ports<2>_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.AQ      Tcko                  0.471   data_in<7>
                                                       uRx/data_loop[7].data_reg
    SLICE_X30Y61.DX      net (fanout=2)        6.345   data_in<7>
    SLICE_X30Y61.CLK     Tdick                -0.005   Mtridata_datadbi_ports<2><7>
                                                       Mtridata_datadbi_ports<2>_7
    -------------------------------------------------  ---------------------------
    Total                                      6.811ns (0.466ns logic, 6.345ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------

Paths for end point Mtridata_data_out_4 (SLICE_X28Y74.CE), 1774 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uTx/Tx_complete_reg (FF)
  Destination:          Mtridata_data_out_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.733ns (Levels of Logic = 1)
  Clock Path Skew:      3.791ns (5.486 - 1.695)
  Source Clock:         CLK_100 rising at 30.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: uTx/Tx_complete_reg to Mtridata_data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y72.DQ      Tcko                  0.471   Tx_complete
                                                       uTx/Tx_complete_reg
    SLICE_X30Y72.A3      net (fanout=5)        0.619   Tx_complete
    SLICE_X30Y72.A       Tilo                  0.094   Mtridata_data_out_not0001
                                                       Mtridata_data_out_not00011
    SLICE_X28Y74.CE      net (fanout=2)        5.323   Mtridata_data_out_not0001
    SLICE_X28Y74.CLK     Tceck                 0.226   Mtridata_data_out<7>
                                                       Mtridata_data_out_4
    -------------------------------------------------  ---------------------------
    Total                                      6.733ns (0.791ns logic, 5.942ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_15 (FF)
  Destination:          Mtridata_data_out_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.237ns (Levels of Logic = 7)
  Clock Path Skew:      -0.291ns (1.252 - 1.543)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_15 to Mtridata_data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y37.DQ      Tcko                  0.471   CPU0/UA_PREG01/DOUT<15>
                                                       CPU0/UA_PREG01/DOUT_15
    SLICE_X32Y54.D2      net (fanout=259)      1.862   CPU0/UA_PREG01/DOUT<15>
    SLICE_X32Y54.COUT    Topcyd                0.384   CPU0/UA_PREG01/DOUT_26_1
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<3>3
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_2
    SLICE_X32Y55.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>3
    SLICE_X32Y55.CMUX    Tcinc                 0.358   reset_switch
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_1
    SLICE_X36Y53.B4      net (fanout=1)        0.689   uMM/selector_isInRangeOfSpecificPort_3_cmp_ge0001
    SLICE_X36Y53.B       Tilo                  0.094   CPU0/UA_PREG09/DOUT<29>
                                                       uMM/selector_isInRangeOfSpecificPort_3_and0000
    SLICE_X38Y57.C2      net (fanout=11)       1.124   uMM/selector_isInRangeOfSpecificPort<3>
    SLICE_X38Y57.C       Tilo                  0.094   uMM/selector<0>
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X38Y57.D5      net (fanout=36)       0.305   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X38Y57.D       Tilo                  0.094   uMM/selector<0>
                                                       uMM/selector<0>
    SLICE_X31Y71.A4      net (fanout=40)       1.474   uMM/selector<0>
    SLICE_X31Y71.A       Tilo                  0.094   Mtrien_data_out
                                                       uMM/Req2ports_2_mux00001
    SLICE_X30Y72.A4      net (fanout=9)        0.551   datareq_ports<2>
    SLICE_X30Y72.A       Tilo                  0.094   Mtridata_data_out_not0001
                                                       Mtridata_data_out_not00011
    SLICE_X28Y74.CE      net (fanout=2)        5.323   Mtridata_data_out_not0001
    SLICE_X28Y74.CLK     Tceck                 0.226   Mtridata_data_out<7>
                                                       Mtridata_data_out_4
    -------------------------------------------------  ---------------------------
    Total                                     13.237ns (1.909ns logic, 11.328ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_14 (FF)
  Destination:          Mtridata_data_out_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.129ns (Levels of Logic = 7)
  Clock Path Skew:      -0.291ns (1.252 - 1.543)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_14 to Mtridata_data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y37.CQ      Tcko                  0.471   CPU0/UA_PREG01/DOUT<15>
                                                       CPU0/UA_PREG01/DOUT_14
    SLICE_X33Y53.C2      net (fanout=259)      1.651   CPU0/UA_PREG01/DOUT<14>
    SLICE_X33Y53.COUT    Topcyc                0.423   CPU0/UA_PREG01/DOUT_9_1
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<2>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_3
    SLICE_X33Y54.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>4
    SLICE_X33Y54.CMUX    Tcinc                 0.352   CPU0/UA_PREG01/DOUT_24_1
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_2
    SLICE_X37Y54.A4      net (fanout=1)        0.504   uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001
    SLICE_X37Y54.A       Tilo                  0.094   N516
                                                       uMM/selector_isInRangeOfSpecificPort_4_and0000
    SLICE_X38Y57.C1      net (fanout=12)       1.379   uMM/selector_isInRangeOfSpecificPort<4>
    SLICE_X38Y57.C       Tilo                  0.094   uMM/selector<0>
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X38Y57.D5      net (fanout=36)       0.305   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X38Y57.D       Tilo                  0.094   uMM/selector<0>
                                                       uMM/selector<0>
    SLICE_X31Y71.A4      net (fanout=40)       1.474   uMM/selector<0>
    SLICE_X31Y71.A       Tilo                  0.094   Mtrien_data_out
                                                       uMM/Req2ports_2_mux00001
    SLICE_X30Y72.A4      net (fanout=9)        0.551   datareq_ports<2>
    SLICE_X30Y72.A       Tilo                  0.094   Mtridata_data_out_not0001
                                                       Mtridata_data_out_not00011
    SLICE_X28Y74.CE      net (fanout=2)        5.323   Mtridata_data_out_not0001
    SLICE_X28Y74.CLK     Tceck                 0.226   Mtridata_data_out<7>
                                                       Mtridata_data_out_4
    -------------------------------------------------  ---------------------------
    Total                                     13.129ns (1.942ns logic, 11.187ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT5_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X2Y25.DIADIU8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2c_interface/i2c_bus_data_out_4 (FF)
  Destination:          i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 0)
  Clock Path Skew:      0.166ns (0.653 - 0.487)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i2c_interface/i2c_bus_data_out_4 to i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y128.BQ        Tcko                  0.414   i2c_interface/i2c_bus_data_out<6>
                                                          i2c_interface/i2c_bus_data_out_4
    RAMB36_X2Y25.DIADIU8    net (fanout=2)        0.308   i2c_interface/i2c_bus_data_out<4>
    RAMB36_X2Y25.CLKARDCLKU Trckd_DIA   (-Th)     0.286   AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.436ns (0.128ns logic, 0.308ns route)
                                                          (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point CPU0/UA_PREG12/DOUT_4 (SLICE_X42Y31.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU0/UA_PREG11/DOUT_4 (FF)
  Destination:          CPU0/UA_PREG12/DOUT_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.349ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.157 - 0.122)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU0/UA_PREG11/DOUT_4 to CPU0/UA_PREG12/DOUT_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y31.AQ      Tcko                  0.414   CPU0/UA_PREG11/DOUT<4>
                                                       CPU0/UA_PREG11/DOUT_4
    SLICE_X42Y31.BX      net (fanout=1)        0.166   CPU0/UA_PREG11/DOUT<4>
    SLICE_X42Y31.CLK     Tckdi       (-Th)     0.231   CPU0/UA_PREG12/DOUT<4>
                                                       CPU0/UA_PREG12/DOUT_4
    -------------------------------------------------  ---------------------------
    Total                                      0.349ns (0.183ns logic, 0.166ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X1Y7.ADDRAU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.326ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU0/UA_PREG01/DOUT_6 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 0)
  Clock Path Skew:      0.208ns (0.790 - 0.582)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU0/UA_PREG01/DOUT_6 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X29Y36.CQ        Tcko                  0.414   CPU0/UA_PREG01/DOUT<7>
                                                         CPU0/UA_PREG01/DOUT_6
    RAMB36_X1Y7.ADDRAU5    net (fanout=256)      0.414   CPU0/UA_PREG01/DOUT<6>
    RAMB36_X1Y7.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                         BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        0.534ns (0.120ns logic, 0.414ns route)
                                                         (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT5_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X2Y27.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X2Y27.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X2Y27.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      8.332ns|      6.627ns|            0|            0|            0|     13548294|
| TS_Inst_DCM_100_CLK0_BUF      |     10.000ns|      4.000ns|      6.627ns|            0|            0|            0|     13548294|
|  TS_Inst_DCM_100_CLKOUT0_BUF  |     10.000ns|      6.627ns|          N/A|            0|            0|        21468|            0|
|  TS_Inst_DCM_100_CLKOUT1_BUF  |     12.500ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  TS_Inst_DCM_100_CLKOUT2_BUF  |     15.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  TS_Inst_DCM_100_CLKOUT3_BUF  |     20.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  TS_Inst_DCM_100_CLKOUT4_BUF  |     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  TS_Inst_DCM_100_CLKOUT5_BUF  |     40.000ns|     17.428ns|          N/A|            0|            0|     13526826|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   17.428|    6.204|    6.422|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13548294 paths, 0 nets, and 27631 connections

Design statistics:
   Minimum period:  17.428ns{1}   (Maximum frequency:  57.379MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 15 18:32:27 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 372 MB



