/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 288 216)
	(text "ram_sdport_separaterwclock_rdaclr_w8d16" (rect 15 -1 189 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 200 20 212)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "data[7..0]" (rect 0 0 36 12)(font "Arial" (font_size 8)))
		(text "data[7..0]" (rect 4 61 64 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 96 72)(line_width 3))
	)
	(port
		(pt 0 88)
		(input)
		(text "wraddress[3..0]" (rect 0 0 61 12)(font "Arial" (font_size 8)))
		(text "wraddress[3..0]" (rect 4 77 94 88)(font "Arial" (font_size 8)))
		(line (pt 0 88)(pt 96 88)(line_width 3))
	)
	(port
		(pt 0 104)
		(input)
		(text "rdaddress[3..0]" (rect 0 0 60 12)(font "Arial" (font_size 8)))
		(text "rdaddress[3..0]" (rect 4 93 94 104)(font "Arial" (font_size 8)))
		(line (pt 0 104)(pt 96 104)(line_width 3))
	)
	(port
		(pt 0 120)
		(input)
		(text "wren" (rect 0 0 18 12)(font "Arial" (font_size 8)))
		(text "wren" (rect 4 109 28 120)(font "Arial" (font_size 8)))
		(line (pt 0 120)(pt 96 120)(line_width 1))
	)
	(port
		(pt 0 136)
		(input)
		(text "wrclock" (rect 0 0 29 12)(font "Arial" (font_size 8)))
		(text "wrclock" (rect 4 125 46 136)(font "Arial" (font_size 8)))
		(line (pt 0 136)(pt 96 136)(line_width 1))
	)
	(port
		(pt 0 152)
		(input)
		(text "rdclock" (rect 0 0 28 12)(font "Arial" (font_size 8)))
		(text "rdclock" (rect 4 141 46 152)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 96 152)(line_width 1))
	)
	(port
		(pt 0 168)
		(input)
		(text "rden" (rect 0 0 17 12)(font "Arial" (font_size 8)))
		(text "rden" (rect 4 157 28 168)(font "Arial" (font_size 8)))
		(line (pt 0 168)(pt 96 168)(line_width 1))
	)
	(port
		(pt 0 184)
		(input)
		(text "rd_aclr" (rect 0 0 28 12)(font "Arial" (font_size 8)))
		(text "rd_aclr" (rect 4 173 46 184)(font "Arial" (font_size 8)))
		(line (pt 0 184)(pt 96 184)(line_width 1))
	)
	(port
		(pt 288 72)
		(output)
		(text "q[7..0]" (rect 0 0 24 12)(font "Arial" (font_size 8)))
		(text "q[7..0]" (rect 256 61 298 72)(font "Arial" (font_size 8)))
		(line (pt 288 72)(pt 192 72)(line_width 3))
	)
	(drawing
		(text "ram_input" (rect 38 43 130 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "datain" (rect 101 67 238 144)(font "Arial" (color 0 0 0)))
		(text "wraddress" (rect 101 83 256 176)(font "Arial" (color 0 0 0)))
		(text "rdaddress" (rect 101 99 256 208)(font "Arial" (color 0 0 0)))
		(text "wren" (rect 101 115 226 240)(font "Arial" (color 0 0 0)))
		(text "wrclock" (rect 101 131 244 272)(font "Arial" (color 0 0 0)))
		(text "rdclock" (rect 101 147 244 304)(font "Arial" (color 0 0 0)))
		(text "rden" (rect 101 163 226 336)(font "Arial" (color 0 0 0)))
		(text "rd_aclr" (rect 101 179 244 368)(font "Arial" (color 0 0 0)))
		(text "ram_output" (rect 193 43 446 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "dataout" (rect 158 67 358 144)(font "Arial" (color 0 0 0)))
		(text " ram_sdport_separaterwclock_rdaclr_w8d16 " (rect 98 200 442 410)(font "Arial" ))
		(line (pt 96 32)(pt 192 32)(line_width 1))
		(line (pt 192 32)(pt 192 200)(line_width 1))
		(line (pt 96 200)(pt 192 200)(line_width 1))
		(line (pt 96 32)(pt 96 200)(line_width 1))
		(line (pt 97 52)(pt 97 188)(line_width 1))
		(line (pt 98 52)(pt 98 188)(line_width 1))
		(line (pt 191 52)(pt 191 76)(line_width 1))
		(line (pt 190 52)(pt 190 76)(line_width 1))
		(line (pt 0 0)(pt 288 0)(line_width 1))
		(line (pt 288 0)(pt 288 216)(line_width 1))
		(line (pt 0 216)(pt 288 216)(line_width 1))
		(line (pt 0 0)(pt 0 216)(line_width 1))
	)
)
