$date
	Wed Dec 27 13:22:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ha_tb $end
$var wire 1 ! SUM $end
$var wire 1 " CARRY $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module ha_inst $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " Carry $end
$var wire 1 ! Sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1#
#20
0!
1"
1$
#30
1!
0"
0#
#40
