Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 11 01:37:06 2025
| Host         : LAPTOP-MS0PAGLN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 99 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Clock/slow_clock/clk_out_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Tube/divclk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Tube/sel_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Tube/sel_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Tube/sel_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Tube/sel_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Tube/sel_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Tube/sel_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Tube/sel_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Tube/sel_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 394 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.930        0.000                      0                14992        0.276        0.000                      0                14992        2.633        0.000                       0                  7350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                             ------------       ----------      --------------
Clock/clk_generator/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk                 {0.000 21.739}     43.478          23.000          
  clkfbout_cpuclk                 {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clock/clk_generator/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk                       2.930        0.000                      0                14992        0.276        0.000                      0                14992       21.239        0.000                       0                  7346  
  clkfbout_cpuclk                                                                                                                                                                   2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clock/clk_generator/inst/clk_in1
  To Clock:  Clock/clk_generator/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock/clk_generator/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock/clk_generator/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        2.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Led/led_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.080ns  (logic 5.851ns (32.362%)  route 12.229ns (67.638%))
  Logic Levels:           17  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 23.193 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.882     5.943    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X28Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.067 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=49, routed)          2.249     8.316    Decoder/douta[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.440 r  Decoder/i__carry_i_41/O
                         net (fo=1, routed)           1.119     9.558    IFetch/registers_reg[7][3]
    SLICE_X43Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.682 r  IFetch/i__carry_i_14/O
                         net (fo=138, routed)         0.828    10.511    IFetch/led_reg[0]_3
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.124    10.635 r  IFetch/i__carry_i_6/O
                         net (fo=1, routed)           0.000    10.635    ALU/S[3]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.011 r  ALU/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    11.020    ALU/_inferred__0/i__carry_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  ALU/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    ALU/_inferred__0/i__carry__0_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  ALU/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.254    ALU/_inferred__0/i__carry__1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  ALU/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.371    ALU/_inferred__0/i__carry__2_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  ALU/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    ALU/_inferred__0/i__carry__3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  ALU/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.605    ALU/_inferred__0/i__carry__4_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.928 r  ALU/_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           1.021    12.948    IFetch/data2[25]
    SLICE_X43Y37         LUT4 (Prop_lut4_I2_O)        0.334    13.282 r  IFetch/registers[31][25]_i_6/O
                         net (fo=1, routed)           0.803    14.085    IFetch/registers[31][25]_i_6_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.326    14.411 f  IFetch/registers[31][25]_i_5/O
                         net (fo=6, routed)           1.276    15.687    IFetch/registers[31][25]_i_5_n_0
    SLICE_X50Y31         LUT4 (Prop_lut4_I3_O)        0.150    15.837 f  IFetch/udram_i_215/O
                         net (fo=1, routed)           0.661    16.498    IFetch/udram_i_215_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.328    16.826 r  IFetch/udram_i_50/O
                         net (fo=23, routed)          0.874    17.700    IFetch/udram_i_50_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.119    17.819 r  IFetch/led[15]_i_3/O
                         net (fo=4, routed)           0.687    18.506    IFetch/led[15]_i_3_n_0
    SLICE_X53Y36         LUT5 (Prop_lut5_I3_O)        0.360    18.866 r  IFetch/led[1]_i_1/O
                         net (fo=1, routed)           0.820    19.687    Led/E[1]
    SLICE_X53Y47         FDCE                                         r  Led/led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.453    23.193    Led/CLK
    SLICE_X53Y47         FDCE                                         r  Led/led_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.003    23.196    
                         clock uncertainty           -0.175    23.021    
    SLICE_X53Y47         FDCE (Setup_fdce_C_CE)      -0.404    22.617    Led/led_reg[1]
  -------------------------------------------------------------------
                         required time                         22.617    
                         arrival time                         -19.687    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.934ns  (logic 5.496ns (30.645%)  route 12.438ns (69.355%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 23.217 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.882     5.943    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X28Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.067 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=49, routed)          2.249     8.316    Decoder/douta[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.440 r  Decoder/i__carry_i_41/O
                         net (fo=1, routed)           1.119     9.558    IFetch/registers_reg[7][3]
    SLICE_X43Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.682 r  IFetch/i__carry_i_14/O
                         net (fo=138, routed)         0.828    10.511    IFetch/led_reg[0]_3
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.124    10.635 r  IFetch/i__carry_i_6/O
                         net (fo=1, routed)           0.000    10.635    ALU/S[3]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.011 r  ALU/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    11.020    ALU/_inferred__0/i__carry_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  ALU/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    ALU/_inferred__0/i__carry__0_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  ALU/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.254    ALU/_inferred__0/i__carry__1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  ALU/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.371    ALU/_inferred__0/i__carry__2_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  ALU/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    ALU/_inferred__0/i__carry__3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  ALU/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.605    ALU/_inferred__0/i__carry__4_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.928 f  ALU/_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           1.021    12.948    IFetch/data2[25]
    SLICE_X43Y37         LUT4 (Prop_lut4_I2_O)        0.334    13.282 f  IFetch/registers[31][25]_i_6/O
                         net (fo=1, routed)           0.803    14.085    IFetch/registers[31][25]_i_6_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.326    14.411 r  IFetch/registers[31][25]_i_5/O
                         net (fo=6, routed)           1.276    15.687    IFetch/registers[31][25]_i_5_n_0
    SLICE_X50Y31         LUT4 (Prop_lut4_I3_O)        0.150    15.837 r  IFetch/udram_i_215/O
                         net (fo=1, routed)           0.661    16.498    IFetch/udram_i_215_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.328    16.826 f  IFetch/udram_i_50/O
                         net (fo=23, routed)          0.874    17.700    IFetch/udram_i_50_n_0
    SLICE_X53Y36         LUT2 (Prop_lut2_I1_O)        0.124    17.824 r  IFetch/udram_i_2/O
                         net (fo=15, routed)          1.717    19.541    DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y12         RAMB36E1                                     r  DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.478    23.217    DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005    23.212    
                         clock uncertainty           -0.175    23.038    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.506    DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.506    
                         arrival time                         -19.541    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Led/led_reg[10]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.021ns  (logic 5.817ns (32.279%)  route 12.204ns (67.721%))
  Logic Levels:           17  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 23.182 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.882     5.943    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X28Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.067 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=49, routed)          2.249     8.316    Decoder/douta[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.440 r  Decoder/i__carry_i_41/O
                         net (fo=1, routed)           1.119     9.558    IFetch/registers_reg[7][3]
    SLICE_X43Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.682 r  IFetch/i__carry_i_14/O
                         net (fo=138, routed)         0.828    10.511    IFetch/led_reg[0]_3
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.124    10.635 r  IFetch/i__carry_i_6/O
                         net (fo=1, routed)           0.000    10.635    ALU/S[3]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.011 r  ALU/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    11.020    ALU/_inferred__0/i__carry_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  ALU/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    ALU/_inferred__0/i__carry__0_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  ALU/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.254    ALU/_inferred__0/i__carry__1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  ALU/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.371    ALU/_inferred__0/i__carry__2_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  ALU/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    ALU/_inferred__0/i__carry__3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  ALU/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.605    ALU/_inferred__0/i__carry__4_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.928 r  ALU/_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           1.021    12.948    IFetch/data2[25]
    SLICE_X43Y37         LUT4 (Prop_lut4_I2_O)        0.334    13.282 r  IFetch/registers[31][25]_i_6/O
                         net (fo=1, routed)           0.803    14.085    IFetch/registers[31][25]_i_6_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.326    14.411 f  IFetch/registers[31][25]_i_5/O
                         net (fo=6, routed)           1.276    15.687    IFetch/registers[31][25]_i_5_n_0
    SLICE_X50Y31         LUT4 (Prop_lut4_I3_O)        0.150    15.837 f  IFetch/udram_i_215/O
                         net (fo=1, routed)           0.661    16.498    IFetch/udram_i_215_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.328    16.826 r  IFetch/udram_i_50/O
                         net (fo=23, routed)          0.874    17.700    IFetch/udram_i_50_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.119    17.819 r  IFetch/led[15]_i_3/O
                         net (fo=4, routed)           0.772    18.591    IFetch/led[15]_i_3_n_0
    SLICE_X53Y44         LUT5 (Prop_lut5_I0_O)        0.326    18.917 r  IFetch/led[15]_i_1/O
                         net (fo=8, routed)           0.711    19.628    Led/E[3]
    SLICE_X54Y51         FDCE                                         r  Led/led_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.443    23.182    Led/CLK
    SLICE_X54Y51         FDCE                                         r  Led/led_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.005    23.177    
                         clock uncertainty           -0.175    23.002    
    SLICE_X54Y51         FDCE (Setup_fdce_C_CE)      -0.366    22.636    Led/led_reg[10]
  -------------------------------------------------------------------
                         required time                         22.636    
                         arrival time                         -19.628    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Led/led_reg[12]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.021ns  (logic 5.817ns (32.279%)  route 12.204ns (67.721%))
  Logic Levels:           17  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 23.182 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.882     5.943    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X28Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.067 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=49, routed)          2.249     8.316    Decoder/douta[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.440 r  Decoder/i__carry_i_41/O
                         net (fo=1, routed)           1.119     9.558    IFetch/registers_reg[7][3]
    SLICE_X43Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.682 r  IFetch/i__carry_i_14/O
                         net (fo=138, routed)         0.828    10.511    IFetch/led_reg[0]_3
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.124    10.635 r  IFetch/i__carry_i_6/O
                         net (fo=1, routed)           0.000    10.635    ALU/S[3]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.011 r  ALU/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    11.020    ALU/_inferred__0/i__carry_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  ALU/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    ALU/_inferred__0/i__carry__0_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  ALU/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.254    ALU/_inferred__0/i__carry__1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  ALU/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.371    ALU/_inferred__0/i__carry__2_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  ALU/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    ALU/_inferred__0/i__carry__3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  ALU/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.605    ALU/_inferred__0/i__carry__4_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.928 r  ALU/_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           1.021    12.948    IFetch/data2[25]
    SLICE_X43Y37         LUT4 (Prop_lut4_I2_O)        0.334    13.282 r  IFetch/registers[31][25]_i_6/O
                         net (fo=1, routed)           0.803    14.085    IFetch/registers[31][25]_i_6_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.326    14.411 f  IFetch/registers[31][25]_i_5/O
                         net (fo=6, routed)           1.276    15.687    IFetch/registers[31][25]_i_5_n_0
    SLICE_X50Y31         LUT4 (Prop_lut4_I3_O)        0.150    15.837 f  IFetch/udram_i_215/O
                         net (fo=1, routed)           0.661    16.498    IFetch/udram_i_215_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.328    16.826 r  IFetch/udram_i_50/O
                         net (fo=23, routed)          0.874    17.700    IFetch/udram_i_50_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.119    17.819 r  IFetch/led[15]_i_3/O
                         net (fo=4, routed)           0.772    18.591    IFetch/led[15]_i_3_n_0
    SLICE_X53Y44         LUT5 (Prop_lut5_I0_O)        0.326    18.917 r  IFetch/led[15]_i_1/O
                         net (fo=8, routed)           0.711    19.628    Led/E[3]
    SLICE_X54Y51         FDCE                                         r  Led/led_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.443    23.182    Led/CLK
    SLICE_X54Y51         FDCE                                         r  Led/led_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.005    23.177    
                         clock uncertainty           -0.175    23.002    
    SLICE_X54Y51         FDCE (Setup_fdce_C_CE)      -0.366    22.636    Led/led_reg[12]
  -------------------------------------------------------------------
                         required time                         22.636    
                         arrival time                         -19.628    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Led/led_reg[13]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.021ns  (logic 5.817ns (32.279%)  route 12.204ns (67.721%))
  Logic Levels:           17  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 23.182 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.882     5.943    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X28Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.067 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=49, routed)          2.249     8.316    Decoder/douta[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.440 r  Decoder/i__carry_i_41/O
                         net (fo=1, routed)           1.119     9.558    IFetch/registers_reg[7][3]
    SLICE_X43Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.682 r  IFetch/i__carry_i_14/O
                         net (fo=138, routed)         0.828    10.511    IFetch/led_reg[0]_3
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.124    10.635 r  IFetch/i__carry_i_6/O
                         net (fo=1, routed)           0.000    10.635    ALU/S[3]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.011 r  ALU/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    11.020    ALU/_inferred__0/i__carry_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  ALU/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    ALU/_inferred__0/i__carry__0_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  ALU/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.254    ALU/_inferred__0/i__carry__1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  ALU/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.371    ALU/_inferred__0/i__carry__2_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  ALU/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    ALU/_inferred__0/i__carry__3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  ALU/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.605    ALU/_inferred__0/i__carry__4_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.928 r  ALU/_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           1.021    12.948    IFetch/data2[25]
    SLICE_X43Y37         LUT4 (Prop_lut4_I2_O)        0.334    13.282 r  IFetch/registers[31][25]_i_6/O
                         net (fo=1, routed)           0.803    14.085    IFetch/registers[31][25]_i_6_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.326    14.411 f  IFetch/registers[31][25]_i_5/O
                         net (fo=6, routed)           1.276    15.687    IFetch/registers[31][25]_i_5_n_0
    SLICE_X50Y31         LUT4 (Prop_lut4_I3_O)        0.150    15.837 f  IFetch/udram_i_215/O
                         net (fo=1, routed)           0.661    16.498    IFetch/udram_i_215_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.328    16.826 r  IFetch/udram_i_50/O
                         net (fo=23, routed)          0.874    17.700    IFetch/udram_i_50_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.119    17.819 r  IFetch/led[15]_i_3/O
                         net (fo=4, routed)           0.772    18.591    IFetch/led[15]_i_3_n_0
    SLICE_X53Y44         LUT5 (Prop_lut5_I0_O)        0.326    18.917 r  IFetch/led[15]_i_1/O
                         net (fo=8, routed)           0.711    19.628    Led/E[3]
    SLICE_X54Y51         FDCE                                         r  Led/led_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.443    23.182    Led/CLK
    SLICE_X54Y51         FDCE                                         r  Led/led_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.005    23.177    
                         clock uncertainty           -0.175    23.002    
    SLICE_X54Y51         FDCE (Setup_fdce_C_CE)      -0.366    22.636    Led/led_reg[13]
  -------------------------------------------------------------------
                         required time                         22.636    
                         arrival time                         -19.628    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Led/led_reg[14]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.021ns  (logic 5.817ns (32.279%)  route 12.204ns (67.721%))
  Logic Levels:           17  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 23.182 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.882     5.943    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X28Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.067 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=49, routed)          2.249     8.316    Decoder/douta[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.440 r  Decoder/i__carry_i_41/O
                         net (fo=1, routed)           1.119     9.558    IFetch/registers_reg[7][3]
    SLICE_X43Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.682 r  IFetch/i__carry_i_14/O
                         net (fo=138, routed)         0.828    10.511    IFetch/led_reg[0]_3
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.124    10.635 r  IFetch/i__carry_i_6/O
                         net (fo=1, routed)           0.000    10.635    ALU/S[3]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.011 r  ALU/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    11.020    ALU/_inferred__0/i__carry_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  ALU/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    ALU/_inferred__0/i__carry__0_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  ALU/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.254    ALU/_inferred__0/i__carry__1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  ALU/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.371    ALU/_inferred__0/i__carry__2_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  ALU/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    ALU/_inferred__0/i__carry__3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  ALU/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.605    ALU/_inferred__0/i__carry__4_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.928 r  ALU/_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           1.021    12.948    IFetch/data2[25]
    SLICE_X43Y37         LUT4 (Prop_lut4_I2_O)        0.334    13.282 r  IFetch/registers[31][25]_i_6/O
                         net (fo=1, routed)           0.803    14.085    IFetch/registers[31][25]_i_6_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.326    14.411 f  IFetch/registers[31][25]_i_5/O
                         net (fo=6, routed)           1.276    15.687    IFetch/registers[31][25]_i_5_n_0
    SLICE_X50Y31         LUT4 (Prop_lut4_I3_O)        0.150    15.837 f  IFetch/udram_i_215/O
                         net (fo=1, routed)           0.661    16.498    IFetch/udram_i_215_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.328    16.826 r  IFetch/udram_i_50/O
                         net (fo=23, routed)          0.874    17.700    IFetch/udram_i_50_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.119    17.819 r  IFetch/led[15]_i_3/O
                         net (fo=4, routed)           0.772    18.591    IFetch/led[15]_i_3_n_0
    SLICE_X53Y44         LUT5 (Prop_lut5_I0_O)        0.326    18.917 r  IFetch/led[15]_i_1/O
                         net (fo=8, routed)           0.711    19.628    Led/E[3]
    SLICE_X54Y51         FDCE                                         r  Led/led_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.443    23.182    Led/CLK
    SLICE_X54Y51         FDCE                                         r  Led/led_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.005    23.177    
                         clock uncertainty           -0.175    23.002    
    SLICE_X54Y51         FDCE (Setup_fdce_C_CE)      -0.366    22.636    Led/led_reg[14]
  -------------------------------------------------------------------
                         required time                         22.636    
                         arrival time                         -19.628    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Led/led_reg[15]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.021ns  (logic 5.817ns (32.279%)  route 12.204ns (67.721%))
  Logic Levels:           17  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 23.182 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.882     5.943    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X28Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.067 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=49, routed)          2.249     8.316    Decoder/douta[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.440 r  Decoder/i__carry_i_41/O
                         net (fo=1, routed)           1.119     9.558    IFetch/registers_reg[7][3]
    SLICE_X43Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.682 r  IFetch/i__carry_i_14/O
                         net (fo=138, routed)         0.828    10.511    IFetch/led_reg[0]_3
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.124    10.635 r  IFetch/i__carry_i_6/O
                         net (fo=1, routed)           0.000    10.635    ALU/S[3]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.011 r  ALU/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    11.020    ALU/_inferred__0/i__carry_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  ALU/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    ALU/_inferred__0/i__carry__0_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  ALU/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.254    ALU/_inferred__0/i__carry__1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  ALU/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.371    ALU/_inferred__0/i__carry__2_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  ALU/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    ALU/_inferred__0/i__carry__3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  ALU/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.605    ALU/_inferred__0/i__carry__4_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.928 r  ALU/_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           1.021    12.948    IFetch/data2[25]
    SLICE_X43Y37         LUT4 (Prop_lut4_I2_O)        0.334    13.282 r  IFetch/registers[31][25]_i_6/O
                         net (fo=1, routed)           0.803    14.085    IFetch/registers[31][25]_i_6_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.326    14.411 f  IFetch/registers[31][25]_i_5/O
                         net (fo=6, routed)           1.276    15.687    IFetch/registers[31][25]_i_5_n_0
    SLICE_X50Y31         LUT4 (Prop_lut4_I3_O)        0.150    15.837 f  IFetch/udram_i_215/O
                         net (fo=1, routed)           0.661    16.498    IFetch/udram_i_215_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.328    16.826 r  IFetch/udram_i_50/O
                         net (fo=23, routed)          0.874    17.700    IFetch/udram_i_50_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.119    17.819 r  IFetch/led[15]_i_3/O
                         net (fo=4, routed)           0.772    18.591    IFetch/led[15]_i_3_n_0
    SLICE_X53Y44         LUT5 (Prop_lut5_I0_O)        0.326    18.917 r  IFetch/led[15]_i_1/O
                         net (fo=8, routed)           0.711    19.628    Led/E[3]
    SLICE_X54Y51         FDCE                                         r  Led/led_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.443    23.182    Led/CLK
    SLICE_X54Y51         FDCE                                         r  Led/led_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.005    23.177    
                         clock uncertainty           -0.175    23.002    
    SLICE_X54Y51         FDCE (Setup_fdce_C_CE)      -0.366    22.636    Led/led_reg[15]
  -------------------------------------------------------------------
                         required time                         22.636    
                         arrival time                         -19.628    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Led/led_reg[8]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.021ns  (logic 5.817ns (32.279%)  route 12.204ns (67.721%))
  Logic Levels:           17  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 23.182 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.882     5.943    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X28Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.067 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=49, routed)          2.249     8.316    Decoder/douta[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.440 r  Decoder/i__carry_i_41/O
                         net (fo=1, routed)           1.119     9.558    IFetch/registers_reg[7][3]
    SLICE_X43Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.682 r  IFetch/i__carry_i_14/O
                         net (fo=138, routed)         0.828    10.511    IFetch/led_reg[0]_3
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.124    10.635 r  IFetch/i__carry_i_6/O
                         net (fo=1, routed)           0.000    10.635    ALU/S[3]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.011 r  ALU/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    11.020    ALU/_inferred__0/i__carry_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  ALU/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    ALU/_inferred__0/i__carry__0_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  ALU/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.254    ALU/_inferred__0/i__carry__1_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  ALU/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.371    ALU/_inferred__0/i__carry__2_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  ALU/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    ALU/_inferred__0/i__carry__3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  ALU/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.605    ALU/_inferred__0/i__carry__4_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.928 r  ALU/_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           1.021    12.948    IFetch/data2[25]
    SLICE_X43Y37         LUT4 (Prop_lut4_I2_O)        0.334    13.282 r  IFetch/registers[31][25]_i_6/O
                         net (fo=1, routed)           0.803    14.085    IFetch/registers[31][25]_i_6_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.326    14.411 f  IFetch/registers[31][25]_i_5/O
                         net (fo=6, routed)           1.276    15.687    IFetch/registers[31][25]_i_5_n_0
    SLICE_X50Y31         LUT4 (Prop_lut4_I3_O)        0.150    15.837 f  IFetch/udram_i_215/O
                         net (fo=1, routed)           0.661    16.498    IFetch/udram_i_215_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.328    16.826 r  IFetch/udram_i_50/O
                         net (fo=23, routed)          0.874    17.700    IFetch/udram_i_50_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I1_O)        0.119    17.819 r  IFetch/led[15]_i_3/O
                         net (fo=4, routed)           0.772    18.591    IFetch/led[15]_i_3_n_0
    SLICE_X53Y44         LUT5 (Prop_lut5_I0_O)        0.326    18.917 r  IFetch/led[15]_i_1/O
                         net (fo=8, routed)           0.711    19.628    Led/E[3]
    SLICE_X54Y51         FDCE                                         r  Led/led_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.443    23.182    Led/CLK
    SLICE_X54Y51         FDCE                                         r  Led/led_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.005    23.177    
                         clock uncertainty           -0.175    23.002    
    SLICE_X54Y51         FDCE (Setup_fdce_C_CE)      -0.366    22.636    Led/led_reg[8]
  -------------------------------------------------------------------
                         required time                         22.636    
                         arrival time                         -19.628    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.425ns  (logic 5.596ns (30.372%)  route 12.829ns (69.628%))
  Logic Levels:           19  (CARRY4=8 LUT4=3 LUT6=8)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 23.176 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.882     5.943    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X28Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.067 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=49, routed)          2.249     8.316    Decoder/douta[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.440 r  Decoder/i__carry_i_41/O
                         net (fo=1, routed)           1.119     9.558    IFetch/registers_reg[7][3]
    SLICE_X43Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.682 r  IFetch/i__carry_i_14/O
                         net (fo=138, routed)         1.484    11.167    Decoder/registers_reg[31][3]_1
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.124    11.291 f  Decoder/udram_i_616/O
                         net (fo=4, routed)           0.668    11.959    Decoder/udram_i_616_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.124    12.083 f  Decoder/registers[31][19]_i_16/O
                         net (fo=2, routed)           0.823    12.907    Decoder/registers_reg[31][19]_1
    SLICE_X38Y35         LUT4 (Prop_lut4_I0_O)        0.124    13.031 f  Decoder/registers[31][19]_i_9/O
                         net (fo=1, routed)           0.779    13.810    IFetch/registers_reg[23][1]_48
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.934 f  IFetch/registers[31][19]_i_5/O
                         net (fo=7, routed)           1.214    15.147    IFetch/registers[31][19]_i_5_n_0
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.150    15.297 r  IFetch/pc[31]_i_27/O
                         net (fo=1, routed)           0.819    16.116    IFetch/pc[31]_i_27_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.332    16.448 r  IFetch/pc[31]_i_23/O
                         net (fo=3, routed)           0.441    16.889    IFetch/pc[31]_i_23_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.013 r  IFetch/pc[31]_i_12/O
                         net (fo=31, routed)          0.962    17.975    IFetch/pc[31]_i_12_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I2_O)        0.124    18.099 r  IFetch/pc[3]_i_5/O
                         net (fo=1, routed)           0.379    18.479    IFetch/pc[3]_i_5_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.005 r  IFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.005    IFetch/pc_reg[3]_i_1_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  IFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.119    IFetch/pc_reg[7]_i_1_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  IFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    IFetch/pc_reg[11]_i_1_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.347 r  IFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.356    IFetch/pc_reg[15]_i_1_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.470 r  IFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.470    IFetch/pc_reg[19]_i_1_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.584 r  IFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.584    IFetch/pc_reg[23]_i_1_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.698 r  IFetch/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.698    IFetch/pc_reg[27]_i_1_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.032 r  IFetch/pc_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.032    IFetch/pc_reg[31]_i_1_n_6
    SLICE_X47Y28         FDCE                                         r  IFetch/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.436    23.176    IFetch/CLK
    SLICE_X47Y28         FDCE                                         r  IFetch/pc_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.003    23.179    
                         clock uncertainty           -0.175    23.004    
    SLICE_X47Y28         FDCE (Setup_fdce_C_D)        0.065    23.069    IFetch/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         23.069    
                         arrival time                         -20.032    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.404ns  (logic 5.575ns (30.293%)  route 12.829ns (69.707%))
  Logic Levels:           19  (CARRY4=8 LUT4=3 LUT6=8)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 23.176 - 21.739 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.607     1.607    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.882     5.943    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X28Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.067 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=49, routed)          2.249     8.316    Decoder/douta[8]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.440 r  Decoder/i__carry_i_41/O
                         net (fo=1, routed)           1.119     9.558    IFetch/registers_reg[7][3]
    SLICE_X43Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.682 r  IFetch/i__carry_i_14/O
                         net (fo=138, routed)         1.484    11.167    Decoder/registers_reg[31][3]_1
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.124    11.291 f  Decoder/udram_i_616/O
                         net (fo=4, routed)           0.668    11.959    Decoder/udram_i_616_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.124    12.083 f  Decoder/registers[31][19]_i_16/O
                         net (fo=2, routed)           0.823    12.907    Decoder/registers_reg[31][19]_1
    SLICE_X38Y35         LUT4 (Prop_lut4_I0_O)        0.124    13.031 f  Decoder/registers[31][19]_i_9/O
                         net (fo=1, routed)           0.779    13.810    IFetch/registers_reg[23][1]_48
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.934 f  IFetch/registers[31][19]_i_5/O
                         net (fo=7, routed)           1.214    15.147    IFetch/registers[31][19]_i_5_n_0
    SLICE_X49Y29         LUT4 (Prop_lut4_I2_O)        0.150    15.297 r  IFetch/pc[31]_i_27/O
                         net (fo=1, routed)           0.819    16.116    IFetch/pc[31]_i_27_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.332    16.448 r  IFetch/pc[31]_i_23/O
                         net (fo=3, routed)           0.441    16.889    IFetch/pc[31]_i_23_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124    17.013 r  IFetch/pc[31]_i_12/O
                         net (fo=31, routed)          0.962    17.975    IFetch/pc[31]_i_12_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I2_O)        0.124    18.099 r  IFetch/pc[3]_i_5/O
                         net (fo=1, routed)           0.379    18.479    IFetch/pc[3]_i_5_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.005 r  IFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.005    IFetch/pc_reg[3]_i_1_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.119 r  IFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.119    IFetch/pc_reg[7]_i_1_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.233 r  IFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    IFetch/pc_reg[11]_i_1_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.347 r  IFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    19.356    IFetch/pc_reg[15]_i_1_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.470 r  IFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.470    IFetch/pc_reg[19]_i_1_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.584 r  IFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.584    IFetch/pc_reg[23]_i_1_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.698 r  IFetch/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.698    IFetch/pc_reg[27]_i_1_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.011 r  IFetch/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.011    IFetch/pc_reg[31]_i_1_n_4
    SLICE_X47Y28         FDCE                                         r  IFetch/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        1.436    23.176    IFetch/CLK
    SLICE_X47Y28         FDCE                                         r  IFetch/pc_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.003    23.179    
                         clock uncertainty           -0.175    23.004    
    SLICE_X47Y28         FDCE (Setup_fdce_C_D)        0.065    23.069    IFetch/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         23.069    
                         arrival time                         -20.011    
  -------------------------------------------------------------------
                         slack                                  3.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[28]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.388ns  (logic 0.261ns (67.216%)  route 0.127ns (32.784%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 22.561 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.554    22.293    IFetch/CLK
    SLICE_X47Y28         FDCE                                         r  IFetch/pc_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDCE (Prop_fdce_C_Q)         0.146    22.439 r  IFetch/pc_reg[28]/Q
                         net (fo=4, routed)           0.127    22.566    IFetch/pc_reg_n_0_[28]
    SLICE_X47Y28         LUT6 (Prop_lut6_I1_O)        0.045    22.611 r  IFetch/pc[31]_i_9/O
                         net (fo=1, routed)           0.000    22.611    IFetch/pc[31]_i_9_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    22.681 r  IFetch/pc_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.681    IFetch/pc_reg[31]_i_1_n_7
    SLICE_X47Y28         FDCE                                         r  IFetch/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.822    22.561    IFetch/CLK
    SLICE_X47Y28         FDCE                                         r  IFetch/pc_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.268    22.293    
    SLICE_X47Y28         FDCE (Hold_fdce_C_D)         0.112    22.405    IFetch/pc_reg[28]
  -------------------------------------------------------------------
                         required time                        -22.405    
                         arrival time                          22.681    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Tube/seq_write_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Tube/seq_write_index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.554     0.554    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.562     0.562    Tube/CLK
    SLICE_X30Y52         FDCE                                         r  Tube/seq_write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDCE (Prop_fdce_C_Q)         0.164     0.726 f  Tube/seq_write_index_reg[0]/Q
                         net (fo=113, routed)         0.187     0.913    IFetch/seq_write_index_reg[0][0]
    SLICE_X30Y52         LUT2 (Prop_lut2_I1_O)        0.045     0.958 r  IFetch/seq_write_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.958    Tube/D[0]
    SLICE_X30Y52         FDCE                                         r  Tube/seq_write_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.822     0.822    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.830     0.830    Tube/CLK
    SLICE_X30Y52         FDCE                                         r  Tube/seq_write_index_reg[0]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X30Y52         FDCE (Hold_fdce_C_D)         0.120     0.682    Tube/seq_write_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[27]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[27]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.424ns  (logic 0.254ns (59.872%)  route 0.170ns (40.128%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 22.560 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.554    22.293    IFetch/CLK
    SLICE_X47Y27         FDCE                                         r  IFetch/pc_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.146    22.439 r  IFetch/pc_reg[27]/Q
                         net (fo=4, routed)           0.170    22.609    IFetch/pc_reg_n_0_[27]
    SLICE_X47Y27         LUT6 (Prop_lut6_I1_O)        0.045    22.654 r  IFetch/pc[27]_i_6/O
                         net (fo=1, routed)           0.000    22.654    IFetch/pc[27]_i_6_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    22.717 r  IFetch/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.717    IFetch/pc_reg[27]_i_1_n_4
    SLICE_X47Y27         FDCE                                         r  IFetch/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.821    22.560    IFetch/CLK
    SLICE_X47Y27         FDCE                                         r  IFetch/pc_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.267    22.293    
    SLICE_X47Y27         FDCE (Hold_fdce_C_D)         0.112    22.405    IFetch/pc_reg[27]
  -------------------------------------------------------------------
                         required time                        -22.405    
                         arrival time                          22.717    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[28]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.424ns  (logic 0.297ns (69.998%)  route 0.127ns (30.002%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 22.561 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.554    22.293    IFetch/CLK
    SLICE_X47Y28         FDCE                                         r  IFetch/pc_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDCE (Prop_fdce_C_Q)         0.146    22.439 r  IFetch/pc_reg[28]/Q
                         net (fo=4, routed)           0.127    22.566    IFetch/pc_reg_n_0_[28]
    SLICE_X47Y28         LUT6 (Prop_lut6_I1_O)        0.045    22.611 r  IFetch/pc[31]_i_9/O
                         net (fo=1, routed)           0.000    22.611    IFetch/pc[31]_i_9_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    22.717 r  IFetch/pc_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.717    IFetch/pc_reg[31]_i_1_n_6
    SLICE_X47Y28         FDCE                                         r  IFetch/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.822    22.561    IFetch/CLK
    SLICE_X47Y28         FDCE                                         r  IFetch/pc_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.268    22.293    
    SLICE_X47Y28         FDCE (Hold_fdce_C_D)         0.112    22.405    IFetch/pc_reg[29]
  -------------------------------------------------------------------
                         required time                        -22.405    
                         arrival time                          22.717    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.429ns  (logic 0.261ns (60.805%)  route 0.168ns (39.195%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 22.557 - 21.739 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 22.290 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.551    22.290    IFetch/CLK
    SLICE_X47Y25         FDCE                                         r  IFetch/pc_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.146    22.436 r  IFetch/pc_reg[16]/Q
                         net (fo=4, routed)           0.168    22.604    IFetch/pc_reg_n_0_[16]
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.045    22.649 r  IFetch/pc[19]_i_9/O
                         net (fo=1, routed)           0.000    22.649    IFetch/pc[19]_i_9_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    22.719 r  IFetch/pc_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.719    IFetch/pc_reg[19]_i_1_n_7
    SLICE_X47Y25         FDCE                                         r  IFetch/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.818    22.557    IFetch/CLK
    SLICE_X47Y25         FDCE                                         r  IFetch/pc_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.267    22.290    
    SLICE_X47Y25         FDCE (Hold_fdce_C_D)         0.112    22.402    IFetch/pc_reg[16]
  -------------------------------------------------------------------
                         required time                        -22.402    
                         arrival time                          22.719    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.429ns  (logic 0.261ns (60.805%)  route 0.168ns (39.195%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 22.558 - 21.739 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 22.291 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.552    22.291    IFetch/CLK
    SLICE_X47Y26         FDCE                                         r  IFetch/pc_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDCE (Prop_fdce_C_Q)         0.146    22.437 r  IFetch/pc_reg[20]/Q
                         net (fo=4, routed)           0.168    22.605    IFetch/pc_reg_n_0_[20]
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.045    22.650 r  IFetch/pc[23]_i_9/O
                         net (fo=1, routed)           0.000    22.650    IFetch/pc[23]_i_9_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    22.720 r  IFetch/pc_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.720    IFetch/pc_reg[23]_i_1_n_7
    SLICE_X47Y26         FDCE                                         r  IFetch/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.819    22.558    IFetch/CLK
    SLICE_X47Y26         FDCE                                         r  IFetch/pc_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.267    22.291    
    SLICE_X47Y26         FDCE (Hold_fdce_C_D)         0.112    22.403    IFetch/pc_reg[20]
  -------------------------------------------------------------------
                         required time                        -22.403    
                         arrival time                          22.720    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.435ns  (logic 0.254ns (58.336%)  route 0.181ns (41.664%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 22.557 - 21.739 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 22.290 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.551    22.290    IFetch/CLK
    SLICE_X47Y25         FDCE                                         r  IFetch/pc_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.146    22.436 r  IFetch/pc_reg[19]/Q
                         net (fo=4, routed)           0.181    22.617    IFetch/pc_reg_n_0_[19]
    SLICE_X47Y25         LUT6 (Prop_lut6_I1_O)        0.045    22.662 r  IFetch/pc[19]_i_6/O
                         net (fo=1, routed)           0.000    22.662    IFetch/pc[19]_i_6_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    22.725 r  IFetch/pc_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.725    IFetch/pc_reg[19]_i_1_n_4
    SLICE_X47Y25         FDCE                                         r  IFetch/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.818    22.557    IFetch/CLK
    SLICE_X47Y25         FDCE                                         r  IFetch/pc_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.267    22.290    
    SLICE_X47Y25         FDCE (Hold_fdce_C_D)         0.112    22.402    IFetch/pc_reg[19]
  -------------------------------------------------------------------
                         required time                        -22.402    
                         arrival time                          22.725    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.435ns  (logic 0.254ns (58.336%)  route 0.181ns (41.664%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 22.561 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.554    22.293    IFetch/CLK
    SLICE_X47Y28         FDCE                                         r  IFetch/pc_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDCE (Prop_fdce_C_Q)         0.146    22.439 r  IFetch/pc_reg[31]/Q
                         net (fo=3, routed)           0.181    22.620    IFetch/pc_reg_n_0_[31]
    SLICE_X47Y28         LUT6 (Prop_lut6_I1_O)        0.045    22.665 r  IFetch/pc[31]_i_6/O
                         net (fo=1, routed)           0.000    22.665    IFetch/pc[31]_i_6_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    22.728 r  IFetch/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.728    IFetch/pc_reg[31]_i_1_n_4
    SLICE_X47Y28         FDCE                                         r  IFetch/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.822    22.561    IFetch/CLK
    SLICE_X47Y28         FDCE                                         r  IFetch/pc_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.268    22.293    
    SLICE_X47Y28         FDCE (Hold_fdce_C_D)         0.112    22.405    IFetch/pc_reg[31]
  -------------------------------------------------------------------
                         required time                        -22.405    
                         arrival time                          22.728    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.448ns  (logic 0.254ns (56.754%)  route 0.194ns (43.245%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 22.558 - 21.739 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 22.291 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.552    22.291    IFetch/CLK
    SLICE_X47Y23         FDCE                                         r  IFetch/pc_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDCE (Prop_fdce_C_Q)         0.146    22.437 r  IFetch/pc_reg[11]/Q
                         net (fo=19, routed)          0.194    22.630    IFetch/addra[9]
    SLICE_X47Y23         LUT6 (Prop_lut6_I1_O)        0.045    22.675 r  IFetch/pc[11]_i_6/O
                         net (fo=1, routed)           0.000    22.675    IFetch/pc[11]_i_6_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    22.738 r  IFetch/pc_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.738    IFetch/pc_reg[11]_i_1_n_4
    SLICE_X47Y23         FDCE                                         r  IFetch/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.819    22.558    IFetch/CLK
    SLICE_X47Y23         FDCE                                         r  IFetch/pc_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.267    22.291    
    SLICE_X47Y23         FDCE (Hold_fdce_C_D)         0.112    22.403    IFetch/pc_reg[11]
  -------------------------------------------------------------------
                         required time                        -22.403    
                         arrival time                          22.738    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.453ns  (logic 0.261ns (57.674%)  route 0.192ns (42.326%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 22.557 - 21.739 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 22.290 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.551    22.290    IFetch/CLK
    SLICE_X47Y24         FDCE                                         r  IFetch/pc_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDCE (Prop_fdce_C_Q)         0.146    22.436 r  IFetch/pc_reg[12]/Q
                         net (fo=19, routed)          0.192    22.627    IFetch/addra[10]
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.045    22.672 r  IFetch/pc[15]_i_9/O
                         net (fo=1, routed)           0.000    22.672    IFetch/pc[15]_i_9_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    22.742 r  IFetch/pc_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.742    IFetch/pc_reg[15]_i_1_n_7
    SLICE_X47Y24         FDCE                                         r  IFetch/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=7344, routed)        0.818    22.557    IFetch/CLK
    SLICE_X47Y24         FDCE                                         r  IFetch/pc_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.267    22.290    
    SLICE_X47Y24         FDCE (Hold_fdce_C_D)         0.112    22.402    IFetch/pc_reg[12]
  -------------------------------------------------------------------
                         required time                        -22.402    
                         arrival time                          22.742    
  -------------------------------------------------------------------
                         slack                                  0.341    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y9     DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y9     DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y5     DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y5     DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y10    DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y10    DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y3     IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y3     IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y0     IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y0     IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y44    Led/led_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y51    Led/led_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y50    Led/led_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y51    Led/led_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y51    Led/led_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y51    Led/led_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y51    Led/led_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X53Y47    Led/led_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X53Y48    Led/led_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X55Y50    Led/led_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X56Y44    Tube/sequence_reg[10][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X38Y29    Tube/sequence_reg[10][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X15Y27    Tube/sequence_reg[10][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X56Y44    Tube/sequence_reg[10][18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X56Y44    Tube/sequence_reg[10][19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X56Y44    Tube/sequence_reg[10][26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X56Y44    Tube/sequence_reg[10][27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X15Y27    Tube/sequence_reg[10][31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X38Y29    Tube/sequence_reg[10][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X39Y29    Tube/sequence_reg[48][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Clock/clk_generator/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3   Clock/clk_generator/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKFBOUT



