{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643875795808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643875795809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 16:09:55 2022 " "Processing started: Thu Feb 03 16:09:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643875795809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643875795809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643875795809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1643875796772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_altera/ag16ksde176_demoboard/src/remote_reconf.v 2 2 " "Found 2 design units, including 2 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/remote_reconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 remote_reconf_rmtupdt_51n " "Found entity 1: remote_reconf_rmtupdt_51n" {  } { { "../src/remote_reconf.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875796957 ""} { "Info" "ISGN_ENTITY_NAME" "2 remote_reconf " "Found entity 2: remote_reconf" {  } { { "../src/remote_reconf.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875796957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875796957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_altera/ag16ksde176_demoboard/src/ram_two_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/ram_two_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_two_port " "Found entity 1: ram_two_port" {  } { { "../src/ram_two_port.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ram_two_port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875796968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875796968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_altera/ag16ksde176_demoboard/src/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../src/pll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875796976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875796976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_altera/ag16ksde176_demoboard/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875796987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875796987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PU pu alta_sim.v(205) " "Verilog HDL Declaration information at alta_sim.v(205): object \"PU\" differs only in case from object \"pu\" in the same scope" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 205 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1643875796992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "initVal initval alta_sim.v(2619) " "Verilog HDL Declaration information at alta_sim.v(2619): object \"initVal\" differs only in case from object \"initval\" in the same scope" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2619 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1643875796997 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alta_sim.v(3246) " "Verilog HDL warning at alta_sim.v(3246): extended using \"x\" or \"z\"" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3246 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1643875796998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "initVal initval alta_sim.v(3297) " "Verilog HDL Declaration information at alta_sim.v(3297): object \"initVal\" differs only in case from object \"initval\" in the same scope" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1643875796998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_altera/ag16ksde176_demoboard/src/alta_sim.v 45 45 " "Found 45 design units, including 45 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/alta_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 alta_slice " "Found entity 1: alta_slice" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "2 alta_clkenctrl_rst " "Found entity 2: alta_clkenctrl_rst" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "3 alta_clkenctrl " "Found entity 3: alta_clkenctrl" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "4 alta_asyncctrl " "Found entity 4: alta_asyncctrl" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "5 alta_syncctrl " "Found entity 5: alta_syncctrl" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "6 alta_io_gclk " "Found entity 6: alta_io_gclk" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "7 alta_gclksel " "Found entity 7: alta_gclksel" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "8 alta_gclkgen " "Found entity 8: alta_gclkgen" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "9 alta_gclkgen0 " "Found entity 9: alta_gclkgen0" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "10 alta_gclkgen2 " "Found entity 10: alta_gclkgen2" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "11 alta_io " "Found entity 11: alta_io" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "12 alta_rio " "Found entity 12: alta_rio" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "13 alta_srff " "Found entity 13: alta_srff" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "14 alta_dff " "Found entity 14: alta_dff" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "15 alta_ufm_gddd " "Found entity 15: alta_ufm_gddd" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "16 alta_dff_stall " "Found entity 16: alta_dff_stall" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 352 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "17 alta_srlat " "Found entity 17: alta_srlat" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "18 alta_dio " "Found entity 18: alta_dio" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "19 alta_ufms " "Found entity 19: alta_ufms" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "20 alta_ufms_sim " "Found entity 20: alta_ufms_sim" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "21 alta_pll " "Found entity 21: alta_pll" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 854 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "22 alta_pllx " "Found entity 22: alta_pllx" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "23 pll_clk_trim " "Found entity 23: pll_clk_trim" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 1937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "24 alta_pllv " "Found entity 24: alta_pllv" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "25 alta_pllve " "Found entity 25: alta_pllve" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2051 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "26 alta_sram " "Found entity 26: alta_sram" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "27 alta_dpram16x4 " "Found entity 27: alta_dpram16x4" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "28 alta_spram16x4 " "Found entity 28: alta_spram16x4" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "29 alta_bram_pulse_generator " "Found entity 29: alta_bram_pulse_generator" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "30 alta_bram " "Found entity 30: alta_bram" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "31 alta_ram4k " "Found entity 31: alta_ram4k" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "32 alta_boot " "Found entity 32: alta_boot" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2689 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "33 alta_osc " "Found entity 33: alta_osc" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "34 alta_ufml " "Found entity 34: alta_ufml" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "35 alta_jtag " "Found entity 35: alta_jtag" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2727 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "36 alta_mult " "Found entity 36: alta_mult" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "37 alta_i2c " "Found entity 37: alta_i2c" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "38 alta_spi " "Found entity 38: alta_spi" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "39 alta_irda " "Found entity 39: alta_irda" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2916 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "40 alta_bram9k " "Found entity 40: alta_bram9k" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "41 alta_ram9k " "Found entity 41: alta_ram9k" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "42 alta_mcu " "Found entity 42: alta_mcu" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "43 alta_mcu_m3 " "Found entity 43: alta_mcu_m3" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "44 alta_remote " "Found entity 44: alta_remote" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""} { "Info" "ISGN_ENTITY_NAME" "45 alta_saradc " "Found entity 45: alta_saradc" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875797001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_altera/ag16ksde176_demoboard/src/ahb2ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/ahb2ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb2ram " "Found entity 1: ahb2ram" {  } { { "../src/ahb2ram.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ahb2ram.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875797011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_altera/ag16ksde176_demoboard/src/reset_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/reset_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_module " "Found entity 1: reset_module" {  } { { "../src/reset_module.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/reset_module.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875797019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga_altera/ag16ksde176_demoboard/src/printer_io.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga_altera/ag16ksde176_demoboard/src/printer_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 printer_io " "Found entity 1: printer_io" {  } { { "../src/printer_io.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/printer_io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875797026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875797026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FLASH_IO2_WPN top.v(90) " "Verilog HDL Implicit Net warning at top.v(90): created implicit net for \"FLASH_IO2_WPN\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875797026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FLASH_IO3_HOLDN top.v(91) " "Verilog HDL Implicit Net warning at top.v(91): created implicit net for \"FLASH_IO3_HOLDN\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875797027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SWDO top.v(421) " "Verilog HDL Implicit Net warning at top.v(421): created implicit net for \"SWDO\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 421 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875797027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SWDOEN top.v(422) " "Verilog HDL Implicit Net warning at top.v(422): created implicit net for \"SWDOEN\"" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 422 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875797027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ena_reg alta_sim.v(161) " "Verilog HDL Implicit Net warning at alta_sim.v(161): created implicit net for \"ena_reg\"" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875797027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ena_int alta_sim.v(185) " "Verilog HDL Implicit Net warning at alta_sim.v(185): created implicit net for \"ena_int\"" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875797027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ena_reg alta_sim.v(186) " "Verilog HDL Implicit Net warning at alta_sim.v(186): created implicit net for \"ena_reg\"" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875797027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outreg_h alta_sim.v(450) " "Verilog HDL Implicit Net warning at alta_sim.v(450): created implicit net for \"outreg_h\"" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 450 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875797027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outreg_l alta_sim.v(451) " "Verilog HDL Implicit Net warning at alta_sim.v(451): created implicit net for \"outreg_l\"" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 451 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875797027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oe_reg_h alta_sim.v(459) " "Verilog HDL Implicit Net warning at alta_sim.v(459): created implicit net for \"oe_reg_h\"" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 459 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875797027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oe_reg_l alta_sim.v(460) " "Verilog HDL Implicit Net warning at alta_sim.v(460): created implicit net for \"oe_reg_l\"" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 460 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875797027 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alta_bram_pulse_generator alta_sim.v(2329) " "Verilog HDL Parameter Declaration warning at alta_sim.v(2329): Parameter Declaration in module \"alta_bram_pulse_generator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 2329 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1643875797044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1643875799966 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FLASH_IO2_WPN top.v(90) " "Verilog HDL or VHDL warning at top.v(90): object \"FLASH_IO2_WPN\" assigned a value but never read" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1643875799970 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FLASH_IO3_HOLDN top.v(91) " "Verilog HDL or VHDL warning at top.v(91): object \"FLASH_IO3_HOLDN\" assigned a value but never read" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1643875799970 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_sync3 top.v(136) " "Verilog HDL or VHDL warning at top.v(136): object \"rst_sync3\" assigned a value but never read" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1643875799970 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(256) " "Verilog HDL assignment warning at top.v(256): truncated value with size 32 to match size of target (4)" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1643875799970 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IO_KEYOUT top.v(28) " "Output port \"IO_KEYOUT\" at top.v(28) has no driver" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875799971 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_module reset_module:rst_mod " "Elaborating entity \"reset_module\" for hierarchy \"reset_module:rst_mod\"" {  } { { "../src/top.v" "rst_mod" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875799975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../src/top.v" "pll_inst" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875799981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../src/pll.v" "altpll_component" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/pll.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../src/pll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/pll.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875800083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 5 " "Parameter \"clk4_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800084 ""}  } { { "../src/pll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/pll.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1643875800084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875800185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875800185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/13_1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb2ram ahb2ram:u_ahb2ram " "Elaborating entity \"ahb2ram\" for hierarchy \"ahb2ram:u_ahb2ram\"" {  } { { "../src/top.v" "u_ahb2ram" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800192 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 ahb2ram.v(189) " "Verilog HDL assignment warning at ahb2ram.v(189): truncated value with size 12 to match size of target (1)" {  } { { "../src/ahb2ram.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ahb2ram.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1643875800194 "|top|ahb2ram:u_ahb2ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_two_port ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port " "Elaborating entity \"ram_two_port\" for hierarchy \"ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\"" {  } { { "../src/ahb2ram.v" "u1_ram_two_port" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ahb2ram.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\|altsyncram:altsyncram_component\"" {  } { { "../src/ram_two_port.v" "altsyncram_component" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ram_two_port.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\|altsyncram:altsyncram_component\"" {  } { { "../src/ram_two_port.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ram_two_port.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875800270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\|altsyncram:altsyncram_component " "Instantiated megafunction \"ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800271 ""}  } { { "../src/ram_two_port.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/ram_two_port.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1643875800271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1mf2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1mf2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1mf2 " "Found entity 1: altsyncram_1mf2" {  } { { "db/altsyncram_1mf2.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/altsyncram_1mf2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875800367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875800367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1mf2 ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\|altsyncram:altsyncram_component\|altsyncram_1mf2:auto_generated " "Elaborating entity \"altsyncram_1mf2\" for hierarchy \"ahb2ram:u_ahb2ram\|ram_two_port:u1_ram_two_port\|altsyncram:altsyncram_component\|altsyncram_1mf2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remote_reconf remote_reconf:remote_reconf_inst " "Elaborating entity \"remote_reconf\" for hierarchy \"remote_reconf:remote_reconf_inst\"" {  } { { "../src/top.v" "remote_reconf_inst" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remote_reconf_rmtupdt_51n remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component " "Elaborating entity \"remote_reconf_rmtupdt_51n\" for hierarchy \"remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\"" {  } { { "../src/remote_reconf.v" "remote_reconf_rmtupdt_51n_component" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr5 " "Elaborating entity \"lpm_counter\" for hierarchy \"remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr5\"" {  } { { "../src/remote_reconf.v" "cntr5" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr5 " "Elaborated megafunction instantiation \"remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr5\"" {  } { { "../src/remote_reconf.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 705 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875800441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr5 " "Instantiated megafunction \"remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800441 ""}  } { { "../src/remote_reconf.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 705 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1643875800441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_paj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_paj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_paj " "Found entity 1: cntr_paj" {  } { { "db/cntr_paj.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/cntr_paj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875800533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875800533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_paj remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr5\|cntr_paj:auto_generated " "Elaborating entity \"cntr_paj\" for hierarchy \"remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr5\|cntr_paj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/altera/13_1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr6 " "Elaborating entity \"lpm_counter\" for hierarchy \"remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr6\"" {  } { { "../src/remote_reconf.v" "cntr6" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr6 " "Elaborated megafunction instantiation \"remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr6\"" {  } { { "../src/remote_reconf.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 735 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875800546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr6 " "Instantiated megafunction \"remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800546 ""}  } { { "../src/remote_reconf.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 735 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1643875800546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oaj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oaj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oaj " "Found entity 1: cntr_oaj" {  } { { "db/cntr_oaj.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/cntr_oaj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875800633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875800633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oaj remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr6\|cntr_oaj:auto_generated " "Elaborating entity \"cntr_oaj\" for hierarchy \"remote_reconf:remote_reconf_inst\|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component\|lpm_counter:cntr6\|cntr_oaj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/altera/13_1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alta_mcu_m3 alta_mcu_m3:mcu_inst " "Elaborating entity \"alta_mcu_m3\" for hierarchy \"alta_mcu_m3:mcu_inst\"" {  } { { "../src/top.v" "mcu_inst" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800641 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HTRANS_EXT alta_sim.v(3534) " "Output port \"HTRANS_EXT\" at alta_sim.v(3534) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3534 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800643 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HADDR_EXT alta_sim.v(3535) " "Output port \"HADDR_EXT\" at alta_sim.v(3535) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3535 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800643 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HWDATA_EXT alta_sim.v(3538) " "Output port \"HWDATA_EXT\" at alta_sim.v(3538) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3538 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800643 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSIZE_EXT alta_sim.v(3539) " "Output port \"HSIZE_EXT\" at alta_sim.v(3539) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3539 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800643 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HRESP_EXTM alta_sim.v(3542) " "Output port \"HRESP_EXTM\" at alta_sim.v(3542) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3542 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800643 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HRDATA_EXTM alta_sim.v(3544) " "Output port \"HRDATA_EXTM\" at alta_sim.v(3544) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3544 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800643 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EXT_RAM_RDATA alta_sim.v(3564) " "Output port \"EXT_RAM_RDATA\" at alta_sim.v(3564) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3564 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800643 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_O alta_sim.v(3583) " "Output port \"GPIO0_O\" at alta_sim.v(3583) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3583 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800643 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_O alta_sim.v(3584) " "Output port \"GPIO1_O\" at alta_sim.v(3584) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3584 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800644 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO2_O alta_sim.v(3585) " "Output port \"GPIO2_O\" at alta_sim.v(3585) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3585 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800644 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nGPEN0 alta_sim.v(3586) " "Output port \"nGPEN0\" at alta_sim.v(3586) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3586 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800644 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nGPEN1 alta_sim.v(3587) " "Output port \"nGPEN1\" at alta_sim.v(3587) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3587 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800644 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nGPEN2 alta_sim.v(3589) " "Output port \"nGPEN2\" at alta_sim.v(3589) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3589 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800644 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SWDO alta_sim.v(3522) " "Output port \"SWDO\" at alta_sim.v(3522) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3522 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800644 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SWDOEN alta_sim.v(3523) " "Output port \"SWDOEN\" at alta_sim.v(3523) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3523 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800644 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HWRITE_EXT alta_sim.v(3536) " "Output port \"HWRITE_EXT\" at alta_sim.v(3536) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3536 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800644 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSEL_EXT alta_sim.v(3537) " "Output port \"HSEL_EXT\" at alta_sim.v(3537) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3537 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800645 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HREADY_IN_EXT alta_sim.v(3540) " "Output port \"HREADY_IN_EXT\" at alta_sim.v(3540) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3540 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800645 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HREADY_OUT_EXTM alta_sim.v(3543) " "Output port \"HREADY_OUT_EXTM\" at alta_sim.v(3543) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3543 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800646 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_SCK alta_sim.v(3556) " "Output port \"FLASH_SCK\" at alta_sim.v(3556) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3556 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800646 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_CS_n alta_sim.v(3557) " "Output port \"FLASH_CS_n\" at alta_sim.v(3557) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3557 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800646 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD alta_sim.v(3559) " "Output port \"UART_TXD\" at alta_sim.v(3559) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3559 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800646 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS_n alta_sim.v(3560) " "Output port \"UART_RTS_n\" at alta_sim.v(3560) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3560 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800646 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "JTDO alta_sim.v(3562) " "Output port \"JTDO\" at alta_sim.v(3562) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3562 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800646 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_IO0_SI alta_sim.v(3567) " "Output port \"FLASH_IO0_SI\" at alta_sim.v(3567) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3567 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800646 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_IO1_SO alta_sim.v(3568) " "Output port \"FLASH_IO1_SO\" at alta_sim.v(3568) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3568 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800646 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_IO2_WPn alta_sim.v(3569) " "Output port \"FLASH_IO2_WPn\" at alta_sim.v(3569) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3569 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800646 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_IO3_HOLDn alta_sim.v(3570) " "Output port \"FLASH_IO3_HOLDn\" at alta_sim.v(3570) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3570 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800646 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_SI_OE alta_sim.v(3575) " "Output port \"FLASH_SI_OE\" at alta_sim.v(3575) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3575 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800646 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_SO_OE alta_sim.v(3576) " "Output port \"FLASH_SO_OE\" at alta_sim.v(3576) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3576 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800647 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WPn_IO2_OE alta_sim.v(3577) " "Output port \"WPn_IO2_OE\" at alta_sim.v(3577) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3577 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800647 "|top|alta_mcu_m3:mcu_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HOLDn_IO3_OE alta_sim.v(3578) " "Output port \"HOLDn_IO3_OE\" at alta_sim.v(3578) has no driver" {  } { { "../src/alta_sim.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/alta_sim.v" 3578 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643875800647 "|top|alta_mcu_m3:mcu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printer_io printer_io:printer_io " "Elaborating entity \"printer_io\" for hierarchy \"printer_io:printer_io\"" {  } { { "../src/top.v" "printer_io" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643875800651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sr14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sr14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sr14 " "Found entity 1: altsyncram_sr14" {  } { { "db/altsyncram_sr14.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/altsyncram_sr14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875802439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875802439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875802698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875802698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875802841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875802841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/cntr_jgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875802972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875802972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875803071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875803071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875803204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875803204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875803341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875803341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875803431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875803431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875803569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875803569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643875803659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643875803659 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643875803800 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "0 " "0 design partitions require synthesis" {  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1643875804212 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "4 " "4 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1643875804212 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1643875804212 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "alta_mcu_m3:mcu_inst " "Partition \"alta_mcu_m3:mcu_inst\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1643875804212 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1643875804212 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Quartus II" 0 -1 1643875804212 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1643875804368 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/output_files/top.map.smsg " "Generated suppressed messages file E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1643875804592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643875804637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 16:10:04 2022 " "Processing ended: Thu Feb 03 16:10:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643875804637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643875804637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643875804637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643875804637 ""}
