{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1516943023801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516943023803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 26 02:03:43 2018 " "Processing started: Fri Jan 26 02:03:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516943023803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516943023803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemoryController -c MemoryController " "Command: quartus_map --read_settings_files=on --write_settings_files=off MemoryController -c MemoryController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516943023803 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1516943024184 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1516943024185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGASincController.v 1 1 " "Found 1 design units, including 1 entities, in source file VGASincController.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGASincController " "Found entity 1: VGASincController" {  } { { "VGASincController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGASincController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516943040089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516943040089 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting an operand VGADataController.v(28) " "Verilog HDL syntax error at VGADataController.v(28) near text: \"begin\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1516943040090 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "VGADataController VGADataController.v(1) " "Ignored design unit \"VGADataController\" at VGADataController.v(1) due to previous errors" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1516943040091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGADataController.v 0 0 " "Found 0 design units, including 0 entities, in source file VGADataController.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516943040091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryController.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoryController.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516943040092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516943040092 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \";\" BufferFIFOMemory.v(10) " "Verilog HDL syntax error at BufferFIFOMemory.v(10) near text: \"always\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "BufferFIFOMemory.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/BufferFIFOMemory.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1516943040092 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "BufferFIFOMemory BufferFIFOMemory.v(1) " "Ignored design unit \"BufferFIFOMemory\" at BufferFIFOMemory.v(1) due to previous errors" {  } { { "BufferFIFOMemory.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/BufferFIFOMemory.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1516943040092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BufferFIFOMemory.v 0 0 " "Found 0 design units, including 0 entities, in source file BufferFIFOMemory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516943040092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFOEmpty.v 1 1 " "Found 1 design units, including 1 entities, in source file FIFOEmpty.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFOEmpty " "Found entity 1: FIFOEmpty" {  } { { "FIFOEmpty.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/FIFOEmpty.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516943040093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516943040093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFOFull.v 1 1 " "Found 1 design units, including 1 entities, in source file FIFOFull.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFOFull " "Found entity 1: FIFOFull" {  } { { "FIFOFull.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/FIFOFull.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516943040094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516943040094 ""}
{ "Error" "EVRFX_VERI_MIXED_BY_NAME_BY_ORDER_PORT_CONNECT" "VGAController.v(10) " "Verilog HDL Module Instantiation error at VGAController.v(10): cannot connect instance ports both by order and by name" {  } { { "VGAController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGAController.v" 10 0 0 } }  } 0 10267 "Verilog HDL Module Instantiation error at %1!s!: cannot connect instance ports both by order and by name" 0 0 "Analysis & Synthesis" 0 -1 1516943040094 ""}
{ "Error" "EVRFX_VERI_MIXED_BY_NAME_BY_ORDER_PORT_CONNECT" "VGAController.v(11) " "Verilog HDL Module Instantiation error at VGAController.v(11): cannot connect instance ports both by order and by name" {  } { { "VGAController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGAController.v" 11 0 0 } }  } 0 10267 "Verilog HDL Module Instantiation error at %1!s!: cannot connect instance ports both by order and by name" 0 0 "Analysis & Synthesis" 0 -1 1516943040094 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "VGAController VGAController.v(1) " "Ignored design unit \"VGAController\" at VGAController.v(1) due to previous errors" {  } { { "VGAController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGAController.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1516943040094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGAController.v 0 0 " "Found 0 design units, including 0 entities, in source file VGAController.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516943040094 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "942 " "Peak virtual memory: 942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516943040147 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 26 02:04:00 2018 " "Processing ended: Fri Jan 26 02:04:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516943040147 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516943040147 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516943040147 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1516943040147 ""}
