// Seed: 4287346549
module module_0 (
    input tri1 id_0,
    output wire id_1,
    output wor id_2,
    input supply0 id_3,
    input wor id_4,
    input wor id_5,
    input tri id_6,
    output tri0 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input wand id_10,
    output uwire id_11,
    input tri0 id_12,
    output supply0 id_13,
    input tri0 id_14,
    input wand id_15,
    input tri1 id_16,
    input wand id_17,
    input supply1 id_18,
    output tri0 id_19,
    output uwire id_20,
    input wand id_21,
    output wand id_22,
    input tri id_23,
    output tri1 id_24,
    output supply0 id_25
    , id_28,
    output tri1 id_26
);
  wire id_29;
  wire id_30;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input wor id_4,
    input wor id_5,
    output wire id_6
);
  assign id_3 = id_2;
  module_0(
      id_0,
      id_3,
      id_6,
      id_2,
      id_5,
      id_0,
      id_1,
      id_3,
      id_2,
      id_3,
      id_0,
      id_6,
      id_4,
      id_6,
      id_1,
      id_1,
      id_1,
      id_5,
      id_2,
      id_6,
      id_3,
      id_5,
      id_6,
      id_4,
      id_6,
      id_3,
      id_6
  );
  assign id_3 = 1'b0;
  assign id_3 = 1 >> id_0;
  wire id_8;
endmodule
