#   VHDL descriptions code made between 03/09/2018 and 10/09/2018.
#
#   Description:
#       half_adder.vhd => VHDL description for a half adder circuit;
#       ha_tb.vhd      => VHDL testbench for the half adder;
#       full_adder.vhd => VHDL description for a full adder circuit;
#       fa_tb1.vhd     => VHDL testbench for the full adder;
#       fa_4bits.vhd   => VHDL description for a 4 bits full adder circuit;
#       fa_4bits_tb.vhd=> VHDL testbench for the 4 bits full adder.
#
#   @author: Gustavo Henrique Leal
#   @author: Rafael Almeida de Bem
#   @author: Frederico Balve