// Seed: 1534157524
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4,
    output id_5,
    input id_6,
    input logic id_7
);
  type_11(
      (id_6), 1'b0
  );
  logic id_8;
  assign id_4 = 1;
endmodule
