<stg><name>padv4_Pipeline_VITIS_LOOP_215_3</name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %iter = alloca i32 1

]]></Node>
<StgValue><ssdm name="iter"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %iter_0_lcssa_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iter_0_lcssa

]]></Node>
<StgValue><ssdm name="iter_0_lcssa_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i32 %iter_0_lcssa_read, i32 %iter

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %iter_load = load i32 %iter

]]></Node>
<StgValue><ssdm name="iter_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="32">
<![CDATA[
:1 %empty = trunc i32 %iter_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %iter_1 = add i32 %iter_load, i32 1

]]></Node>
<StgValue><ssdm name="iter_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %iter_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="32">
<![CDATA[
:5 %trunc_ln215 = trunc i32 %iter_1

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="17" op_0_bw="17" op_1_bw="8" op_2_bw="9">
<![CDATA[
:6 %p_and_f7_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 0, i9 %trunc_ln215

]]></Node>
<StgValue><ssdm name="p_and_f7_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7 %xor_ln215 = xor i9 %empty, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln215"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="17" op_0_bw="17" op_1_bw="8" op_2_bw="9">
<![CDATA[
:8 %p_and_t9_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 0, i9 %xor_ln215

]]></Node>
<StgValue><ssdm name="p_and_t9_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:9 %sub_ln215 = sub i17 0, i17 %p_and_t9_cast

]]></Node>
<StgValue><ssdm name="sub_ln215"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
:10 %select_ln215 = select i1 %tmp, i17 %sub_ln215, i17 %p_and_f7_cast

]]></Node>
<StgValue><ssdm name="select_ln215"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="17">
<![CDATA[
:11 %trunc_ln215_1 = trunc i17 %select_ln215

]]></Node>
<StgValue><ssdm name="trunc_ln215_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:12 %icmp_ln215 = icmp_eq  i10 %trunc_ln215_1, i10 447

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln215 = br i1 %icmp_ln215, void, void %.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="32">
<![CDATA[
:0 %empty_42 = trunc i32 %iter_load

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %add_ln208_1 = add i16 %empty_42, i16 1

]]></Node>
<StgValue><ssdm name="add_ln208_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln216_1 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %iter_load, i32 9, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln216_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %add_ln216 = add i7 %trunc_ln216_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln216"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %trunc_ln216_2 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %add_ln208_1, i32 9, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln216_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:6 %select_ln216 = select i1 %tmp, i7 %add_ln216, i7 %trunc_ln216_2

]]></Node>
<StgValue><ssdm name="select_ln216"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="7">
<![CDATA[
:7 %zext_ln216 = zext i7 %select_ln216

]]></Node>
<StgValue><ssdm name="zext_ln216"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
:8 %tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 %select_ln216, i9 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="16">
<![CDATA[
:9 %zext_ln216_1 = zext i16 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln216_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %add_ln216_1 = add i17 %zext_ln216_1, i17 %zext_ln216

]]></Node>
<StgValue><ssdm name="add_ln216_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:11 %add_ln216_2 = add i17 %add_ln216_1, i17 %select_ln215

]]></Node>
<StgValue><ssdm name="add_ln216_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:15 %store_ln215 = store i32 %iter_1, i32 %iter

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0">
<![CDATA[
.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2 %specloopname_ln216 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln216"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="17">
<![CDATA[
:12 %zext_ln216_2 = zext i17 %add_ln216_2

]]></Node>
<StgValue><ssdm name="zext_ln216_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %messageBlocks_addr = getelementptr i5 %messageBlocks, i64 0, i64 %zext_ln216_2

]]></Node>
<StgValue><ssdm name="messageBlocks_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="5" op_1_bw="17">
<![CDATA[
:14 %store_ln216 = store i5 16, i17 %messageBlocks_addr

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:16 %br_ln215 = br void

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
