$date
	Sun Oct 23 09:04:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#314685
b111 !
1"
#314686
b111 &
b111 %
1$
#314687
0"
#314690
b10110 &
b10110 %
#314694
b1011 &
b1011 %
#314698
b100010 &
b100010 %
#314702
b10001 &
b10001 %
#314706
b110100 &
b110100 %
#314710
b11010 &
b11010 %
#314714
b1101 &
b1101 %
#314718
b101000 &
b101000 %
#314722
b10100 &
b10100 %
#314726
b1010 &
b1010 %
#314730
b101 &
b101 %
#314734
b10000 &
b10000 %
#314738
b1000 &
b1000 %
#314742
b100 &
b100 %
#314746
b10 &
b10 %
#314750
b1 &
1#
b1 %
#314754
b0 &
b0 %
0#
0$
#1276368
b10110 !
1"
#1276370
b10110 &
b10110 %
1$
#1276371
0"
#1276374
b1011 &
b1011 %
#1276378
b100010 &
b100010 %
#1276382
b10001 &
b10001 %
#1276386
b110100 &
b110100 %
#1276390
b11010 &
b11010 %
#1276394
b1101 &
b1101 %
#1276398
b101000 &
b101000 %
#1276402
b10100 &
b10100 %
#1276406
b1010 &
b1010 %
#1276410
b101 &
b101 %
#1276414
b10000 &
b10000 %
#1276418
b1000 &
b1000 %
#1276422
b100 &
b100 %
#1276426
b10 &
b10 %
#1276430
b1 &
1#
b1 %
#1276434
b0 &
b0 %
0#
0$
#2311477
b100 !
1"
#2311478
b100 &
b100 %
1$
#2311479
0"
#2311482
b10 &
b10 %
#2311486
b1 &
1#
b1 %
#2311490
b0 &
b0 %
0#
0$
#4500012
