
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.82

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.28 source latency counter_reg[2]$_SDFFE_PP0P_/CLK ^
  -0.29 target latency counter_reg[7]$_SDFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: sync_rst (input port clocked by core_clock)
Endpoint: counter_reg[2]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ sync_rst (in)
                                         sync_rst (net)
                  0.00    0.00    0.20 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.11    0.22    0.21    0.41 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net2 (net)
                  0.22    0.00    0.41 ^ _45_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.00    0.06    0.05    0.45 v _45_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _02_ (net)
                  0.06    0.00    0.45 v counter_reg[2]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.45   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.03    0.10    0.15    0.28 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clk (net)
                  0.10    0.00    0.28 ^ counter_reg[2]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.28   clock reconvergence pessimism
                          0.09    0.37   library hold time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: counter_reg[4]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.03    0.11    0.16    0.29 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.11    0.00    0.29 ^ counter_reg[4]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.06    0.15    0.46    0.74 v counter_reg[4]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         net7 (net)
                  0.15    0.00    0.74 v _36_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.03    0.13    0.27    1.01 v _36_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _10_ (net)
                  0.13    0.00    1.01 v _37_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.02    0.11    0.26    1.28 v _37_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         net11 (net)
                  0.11    0.00    1.28 v output11/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.71    1.98 v output11/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         tc (net)
                  0.15    0.00    1.98 v tc (out)
                                  1.98   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                  7.82   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: counter_reg[4]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.03    0.11    0.16    0.29 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.11    0.00    0.29 ^ counter_reg[4]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.06    0.15    0.46    0.74 v counter_reg[4]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         net7 (net)
                  0.15    0.00    0.74 v _36_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.03    0.13    0.27    1.01 v _36_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _10_ (net)
                  0.13    0.00    1.01 v _37_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.02    0.11    0.26    1.28 v _37_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         net11 (net)
                  0.11    0.00    1.28 v output11/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.71    1.98 v output11/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         tc (net)
                  0.15    0.00    1.98 v tc (out)
                                  1.98   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                  7.82   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.463453769683838

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8798

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.28665927052497864

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9820

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[4]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.15    0.28 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.28 ^ counter_reg[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.48    0.76 v counter_reg[0]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.25    1.02 v _67_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.22    1.24 v _51_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.26    1.51 ^ _52_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.13    1.64 ^ _53_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    1.64 ^ counter_reg[4]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.64   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.16   10.29 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00   10.29 ^ counter_reg[4]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.29   clock reconvergence pessimism
  -0.10   10.19   library setup time
          10.19   data required time
---------------------------------------------------------
          10.19   data required time
          -1.64   data arrival time
---------------------------------------------------------
           8.55   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[6]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.16    0.29 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.29 ^ counter_reg[6]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.43    0.71 v counter_reg[6]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.12    0.84 ^ _61_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.05    0.89 v _63_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.00    0.89 v counter_reg[6]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.89   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.16    0.29 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.29 ^ counter_reg[6]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.29   clock reconvergence pessimism
   0.09    0.38   library hold time
           0.38   data required time
---------------------------------------------------------
           0.38   data required time
          -0.89   data arrival time
---------------------------------------------------------
           0.51   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2841

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2841

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.9850

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.8150

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
393.702771

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.03e-04   3.59e-05   4.75e-09   7.39e-04  48.1%
Combinational          1.40e-04   5.72e-05   9.55e-09   1.97e-04  12.8%
Clock                  3.22e-04   2.77e-04   4.86e-09   5.99e-04  39.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.17e-03   3.70e-04   1.92e-08   1.54e-03 100.0%
                          75.9%      24.1%       0.0%
