Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,83
design__inferred_latch__count,0
design__instance__count,1250
design__instance__area,18140.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0005132636288180947
power__switching__total,0.00011111440835520625
power__leakage__total,8.29659484224976E-7
power__total,0.0006252076709643006
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2588641874127573
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26407490830390223
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1016343704630041
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.648147664995522
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.101634
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.272097269084429
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2828502789824006
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5863152351802153
timing__setup__ws__corner:nom_slow_1p08V_125C,9.69219221202951
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.586315
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.690964
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26402067390761547
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.27135697235067197
timing__hold__ws__corner:nom_typ_1p20V_25C,0.277427921821201
timing__setup__ws__corner:nom_typ_1p20V_25C,11.596024912961289
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.277428
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2588641874127573
clock__skew__worst_setup,0.26407490830390223
timing__hold__ws,0.1016343704630041
timing__setup__ws,9.69219221202951
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.101634
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.690964
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1250
design__instance__area__stdcell,18140.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.626795
design__instance__utilization__stdcell,0.626795
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,8
design__instance__area__class:buffer,58.0608
design__instance__count__class:inverter,25
design__instance__area__class:inverter,143.338
design__instance__count__class:sequential_cell,138
design__instance__area__class:sequential_cell,6510.07
design__instance__count__class:multi_input_combinational_cell,798
design__instance__area__class:multi_input_combinational_cell,7803.73
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,222
design__instance__area__class:timing_repair_buffer,3126.21
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,26762.3
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,10
design__instance__area__class:clock_inverter,54.432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,133
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1397
route__net__special,2
route__drc_errors__iter:0,464
route__wirelength__iter:0,29989
route__drc_errors__iter:1,266
route__wirelength__iter:1,29874
route__drc_errors__iter:2,197
route__wirelength__iter:2,29802
route__drc_errors__iter:3,9
route__wirelength__iter:3,29627
route__drc_errors__iter:4,0
route__wirelength__iter:4,29621
route__drc_errors,0
route__wirelength,29621
route__vias,7156
route__vias__singlecut,7156
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,353.39
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,149
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,149
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,149
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,149
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000183689
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000186516
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000571449
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000186516
design_powergrid__voltage__worst,0.0000186516
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000186516
design_powergrid__drop__worst__net:VPWR,0.0000183689
design_powergrid__voltage__worst__net:VGND,0.0000186516
design_powergrid__drop__worst__net:VGND,0.0000186516
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000071500000000000001529050323856306903280710685066878795623779296875
ir__drop__worst,0.000018400000000000000014398204850607498883618973195552825927734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
