
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.630507                       # Number of seconds simulated
sim_ticks                                1630507461500                       # Number of ticks simulated
final_tick                               1630507461500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 214095                       # Simulator instruction rate (inst/s)
host_op_rate                                   352558                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              698167501                       # Simulator tick rate (ticks/s)
host_mem_usage                                 834040                       # Number of bytes of host memory used
host_seconds                                  2335.41                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          119872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       537323648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          537443520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       119872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        119872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534325888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534325888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8395682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8397555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8348842                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8348842                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              73518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          329543814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             329617332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         73518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            73518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       327705270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            327705270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       327705270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             73518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         329543814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            657322603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8397555                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8348842                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8397555                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8348842                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              537360384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   83136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534307776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               537443520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534325888                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1299                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   263                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        31353                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            525448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            536191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            523664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            524054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           523972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           524375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           523995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            521985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521700                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1630494687500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8397555                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8348842                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8396255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 518726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 520854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 520855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 520853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 520850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 520850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 520848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 520853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 524205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 520847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 520863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 520961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 520847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 520847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 520847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 520847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1422712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    753.257272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   553.562442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.168829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       202377     14.22%     14.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        58311      4.10%     18.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        62294      4.38%     22.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56200      3.95%     26.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        44553      3.13%     29.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        69503      4.89%     34.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        42746      3.00%     37.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        54994      3.87%     41.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       831734     58.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1422712                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       520847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.120377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.070003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.484935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        520841    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        520847                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       520847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.028813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.026965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.254618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           514037     98.69%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.00%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5405      1.04%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1393      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        520847                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  88557693000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            245987493000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41981280000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10547.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29297.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       329.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       327.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    329.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    327.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7622291                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7699812                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.23                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      97363.91                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5412022560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2952988500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             32792596200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27053410320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         106496532480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         415812416760                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         613554237750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1204074204570                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            738.467818                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1013726321750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   54446080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  562330898250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5343680160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2915698500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             32698200600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27045252000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         106496532480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         398241049275                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         628967718000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1201708131015                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            737.016688                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1039479590500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   54446080000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  536577629500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       3261014923                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3261014923                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements           8978156                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.488700                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           262695367                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8979180                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.256053                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7171468500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.488700                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999501                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999501                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          528                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         280653727                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        280653727                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    156696192                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       156696192                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    105999175                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      105999175                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     262695367                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        262695367                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    262695367                       # number of overall hits
system.cpu.dcache.overall_hits::total       262695367                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       518186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        518186                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8460994                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8460994                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8979180                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8979180                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8979180                       # number of overall misses
system.cpu.dcache.overall_misses::total       8979180                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  14199792000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14199792000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 678082899500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 678082899500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 692282691500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 692282691500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 692282691500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 692282691500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003296                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003296                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.073921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073921                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.033051                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033051                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.033051                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033051                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27402.886222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27402.886222                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80142.226729                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80142.226729                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 77098.653942                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77098.653942                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 77098.653942                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77098.653942                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      8707517                       # number of writebacks
system.cpu.dcache.writebacks::total           8707517                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       518186                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       518186                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8460994                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8460994                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8979180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8979180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8979180                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8979180                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  13681606000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13681606000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 669621905500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 669621905500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 683303511500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 683303511500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 683303511500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 683303511500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003296                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003296                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.073921                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073921                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.033051                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033051                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.033051                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033051                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26402.886222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26402.886222                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79142.226729                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79142.226729                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76098.653942                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76098.653942                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76098.653942                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76098.653942                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              2613                       # number of replacements
system.cpu.icache.tags.tagsinuse           791.510970                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           675350027                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3635                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          185790.929023                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   791.510970                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.772960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.772960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1022                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5402832931                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5402832931                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    675350027                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       675350027                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     675350027                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        675350027                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    675350027                       # number of overall hits
system.cpu.icache.overall_hits::total       675350027                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         3635                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3635                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         3635                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3635                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         3635                       # number of overall misses
system.cpu.icache.overall_misses::total          3635                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    179779500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179779500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    179779500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179779500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    179779500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179779500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49457.909216                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49457.909216                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 49457.909216                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49457.909216                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 49457.909216                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49457.909216                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks         2613                       # number of writebacks
system.cpu.icache.writebacks::total              2613                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3635                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3635                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3635                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3635                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3635                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3635                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    176144500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    176144500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    176144500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    176144500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    176144500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    176144500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48457.909216                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48457.909216                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48457.909216                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48457.909216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48457.909216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48457.909216                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   8419112                       # number of replacements
system.l2.tags.tagsinuse                 15696.240835                       # Cycle average of tags in use
system.l2.tags.total_refs                     1037467                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8435322                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.122991                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10453.968858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         93.656610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5148.615368                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.638060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.314247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.958023                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          920                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15146                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.989380                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  34859899                       # Number of tag accesses
system.l2.tags.data_accesses                 34859899                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      8707517                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8707517                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2613                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2613                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             162966                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                162966                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1762                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         420532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            420532                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1762                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                583498                       # number of demand (read+write) hits
system.l2.demand_hits::total                   585260                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1762                       # number of overall hits
system.l2.overall_hits::cpu.data               583498                       # number of overall hits
system.l2.overall_hits::total                  585260                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8298028                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8298028                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1873                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        97654                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           97654                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1873                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8395682                       # number of demand (read+write) misses
system.l2.demand_misses::total                8397555                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1873                       # number of overall misses
system.l2.overall_misses::cpu.data            8395682                       # number of overall misses
system.l2.overall_misses::total               8397555                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 655219268000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  655219268000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    152163000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    152163000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   8488727000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8488727000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     152163000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  663707995000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     663860158000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    152163000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 663707995000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    663860158000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8707517                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8707517                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2613                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2613                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8460994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8460994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         3635                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3635                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       518186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        518186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              3635                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8979180                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8982815                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             3635                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8979180                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8982815                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.980739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.980739                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.515268                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.515268                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.188454                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.188454                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.515268                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.935017                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.934847                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.515268                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.935017                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.934847                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78960.840817                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78960.840817                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 81240.256273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81240.256273                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86926.567268                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86926.567268                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 81240.256273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 79053.493808                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79053.981546                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 81240.256273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 79053.493808                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79053.981546                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              8348842                       # number of writebacks
system.l2.writebacks::total                   8348842                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        17123                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         17123                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8298028                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8298028                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1873                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        97654                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        97654                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8395682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8397555                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8395682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8397555                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 572238988000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 572238988000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    133433000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133433000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   7512187000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7512187000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    133433000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 579751175000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 579884608000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    133433000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 579751175000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 579884608000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.980739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.980739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.515268                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.515268                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.188454                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.188454                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.515268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.935017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.934847                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.515268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.935017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.934847                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68960.840817                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68960.840817                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71240.256273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71240.256273                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76926.567268                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76926.567268                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 71240.256273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 69053.493808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69053.981546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 71240.256273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 69053.493808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69053.981546                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              99527                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8348842                       # Transaction distribution
system.membus.trans_dist::CleanEvict            31353                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8298028                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8298028                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         99527                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25175305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25175305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25175305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1071769408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1071769408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1071769408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          16777750                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16777750    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16777750                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50173172500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44194242500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     17963584                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      8980769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          56040                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        56039                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            521821                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17056359                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2613                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          340908                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8460994                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8460994                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3635                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       518186                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26936515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26946398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       399872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1131948608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1132348480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8419112                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         17401927                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003220                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056659                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17345886     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  56040      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17401927                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        17691922000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5452500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13468770000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
