<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Speedster7t_2D_Network_on_Chip_User_Guide_UG089</title><link href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/navigation.css" rel="stylesheet" type="text/css"/><link href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/document.css" rel="stylesheet" type="text/css"/><meta name="author" content="Achronix Semiconductor Corp"/><meta name="keywords" content="Speedster preliminary"/><meta name="description" content="Speedster FPGAs"/></head><body><p class="top_nav"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part1.htm">Next &gt;</a></p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="672" height="1" alt="image" src="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/Image_001.png"/></span></p><p style="padding-top: 32pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Speedster7t 2D Network on Chip User Guide (UG089)</p><h1 style="padding-top: 39pt;padding-left: 342pt;text-indent: 0pt;text-align: left;">Speedster FPGAs</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 2pt;text-align: left;"><span><img width="672" height="3" alt="image" src="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/Image_002.png"/></span></p><h2 style="padding-top: 12pt;text-indent: 0pt;text-align: right;">Preliminary Data</h2><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><span><img width="333" height="96" alt="image" src="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/Image_003.png"/></span></p><p style="padding-top: 18pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s2" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Copyrights, Trademarks and Disclaimers</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="672" height="1" alt="image" src="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/Image_004.png"/></span></p><p style="padding-top: 9pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Copyright Â© 2023 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedster and VectorPath are registered trademarks, and Speedcore and Speedchip are trademarks of Achronix Semiconductor Corporation. All other trademarks are the property of their prospective owners. All specifications subject to change without notice.</p><p style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a href="http://www.achronix.com/legal" class="s3" target="_blank">NOTICE of DISCLAIMER: The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at http://www.achronix.com/legal.</a></p><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><h3 style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Preliminary Data</h3><p style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">This document contains preliminary information and is subject to change without notice. Information provided herein is based on internal engineering specifications and/or initial characterization data.</p><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><h3 style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Achronix Semiconductor Corporation</h3><p style="padding-top: 6pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">2903 Bunker Hill Lane Santa Clara, CA 95054 USA</p><p style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a href="http://www.achronix.com/" class="s3" target="_blank">Website: </a><a href="mailto:info@achronix.com" class="s3" target="_blank">www.achronix.com E-mail : info@achronix.com</a></p><p style="padding-top: 17pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="672" height="1" alt="image" src="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/Image_005.png"/></span></p><p class="s4" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Table of Contents</p><p style="padding-top: 15pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part1.htm#bookmark2" class="s5">Chapter - 1: Introduction</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part1.htm#bookmark2" class="s6">                                        </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part1.htm#bookmark2" class="s5">7</a></p><p style="padding-top: 5pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part2.htm#bookmark3" class="s7">2D NoC Features</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part2.htm#bookmark3" class="s8">                                              </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part2.htm#bookmark3" class="s7">8</a></p><p style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part3.htm#bookmark19" class="s5">Chapter - 2: Speedster7t Peripheral 2D NoC</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part3.htm#bookmark19" class="s6">                          </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part3.htm#bookmark19" class="s5">10</a></p><p style="padding-top: 5pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part4.htm#bookmark20" class="s7">Peripheral 2D NoC Features</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part4.htm#bookmark20" class="s8">                                      </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part4.htm#bookmark20" class="s7">10</a></p><p style="padding-top: 6pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part5.htm#bookmark21" class="s7">Modes of Operation</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part5.htm#bookmark21" class="s8">                                            </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part5.htm#bookmark21" class="s7">11</a></p><p style="padding-top: 6pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part6.htm#bookmark22" class="s7">Connections to 2D NoC Peripheral Ring</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part6.htm#bookmark22" class="s8">                                </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part6.htm#bookmark22" class="s7">12</a></p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part7.htm#bookmark23" class="s9">FPGA Fabric Logic to GDDR6 or DDR4 Subsystems</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part7.htm#bookmark23" class="a">                          </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part7.htm#bookmark23" class="s9">12</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part8.htm#bookmark24" class="s9">PCIe to GDDR6 or DDR4 Subsytems</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part8.htm#bookmark24" class="a">                                   </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part8.htm#bookmark24" class="s9">12</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part9.htm#bookmark25" class="s9">PCIe Endpoint to PCIe Endpoint</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part9.htm#bookmark25" class="a">                                      </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part9.htm#bookmark25" class="s9">12</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part10.htm#bookmark26" class="s9">PCIe Endpoint to FCU</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part10.htm#bookmark26" class="a">                                            </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part10.htm#bookmark26" class="s9">12</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part11.htm#bookmark27" class="s9">PCIe Endpoint to/from FPGA Fabric Logic</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part11.htm#bookmark27" class="a">                                </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part11.htm#bookmark27" class="s9">13</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part12.htm#bookmark28" class="s9">FCU to All Endpoints</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part12.htm#bookmark28" class="a">                                            </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part12.htm#bookmark28" class="s9">13</a></p><p style="padding-top: 8pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part13.htm#bookmark29" class="s7">Additional Features</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part13.htm#bookmark29" class="s8">                                            </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part13.htm#bookmark29" class="s7">13</a></p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part14.htm#bookmark30" class="s9">Addressing</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part14.htm#bookmark30" class="a">                                                  </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part14.htm#bookmark30" class="s9">13</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part15.htm#bookmark31" class="s9">Clock Domain Crossing</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part15.htm#bookmark31" class="a">                                           </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part15.htm#bookmark31" class="s9">13</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part16.htm#bookmark32" class="s9">Transaction Arbitration</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part16.htm#bookmark32" class="a">                                           </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part16.htm#bookmark32" class="s9">13</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part17.htm#bookmark33" class="s9">Functional Prior to Configuration</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part17.htm#bookmark33" class="a">                                     </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part17.htm#bookmark33" class="s9">14</a></p><p style="padding-top: 9pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part18.htm#bookmark43" class="s5">Chapter - 3: Speedster7t 2D NoC Rows and Columns</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part18.htm#bookmark43" class="s6">                     </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part18.htm#bookmark43" class="s5">15</a></p><p style="padding-top: 5pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part19.htm#bookmark44" class="s7">Structure and Performance</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part19.htm#bookmark44" class="s8">                                       </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part19.htm#bookmark44" class="s7">15</a></p><p style="padding-top: 6pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part20.htm#bookmark46" class="s7">Modes of Operation</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part20.htm#bookmark46" class="s8">                                            </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part20.htm#bookmark46" class="s7">16</a></p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part21.htm#bookmark47" class="s9">AXI Mode</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part21.htm#bookmark47" class="a">                                                   </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part21.htm#bookmark47" class="s9">17</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part22.htm#bookmark48" class="s9">Data Streaming</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part22.htm#bookmark48" class="a">                                               </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part22.htm#bookmark48" class="s9">17</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part23.htm#bookmark49" class="s9">Ethernet Packet Transfers</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part23.htm#bookmark49" class="a">                                         </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part23.htm#bookmark49" class="s9">18</a></p><p style="padding-top: 8pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part24.htm#bookmark50" class="s7">Additional Features</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part24.htm#bookmark50" class="s8">                                            </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part24.htm#bookmark50" class="s7">18</a></p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part25.htm#bookmark51" class="s9">Clock Domain Crossing</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part25.htm#bookmark51" class="a">                                           </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part25.htm#bookmark51" class="s9">18</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part26.htm#bookmark52" class="s9">Transaction Arbitration</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part26.htm#bookmark52" class="a">                                           </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part26.htm#bookmark52" class="s9">18</a></p><p style="padding-top: 9pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part27.htm#bookmark59" class="s5">Chapter - 4: Speedster7t 2D NoC Access Point</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part27.htm#bookmark59" class="s6">                         </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part27.htm#bookmark59" class="s5">20</a></p><p style="padding-top: 5pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part28.htm#bookmark60" class="s7">AXI Responder NAP</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part28.htm#bookmark60" class="s8">                                           </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part28.htm#bookmark60" class="s7">21</a></p><p style="padding-top: 6pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part29.htm#bookmark61" class="s7">AXI Initiator NAP</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part29.htm#bookmark61" class="s8">                                              </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part29.htm#bookmark61" class="s7">22</a></p><p style="padding-top: 6pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part30.htm#bookmark62" class="s7">Horizontal NAP</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part30.htm#bookmark62" class="s8">                                              </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part30.htm#bookmark62" class="s7">23</a></p><p style="padding-top: 6pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part31.htm#bookmark63" class="s7">Vertical NAP</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part31.htm#bookmark63" class="s8">                                                </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part31.htm#bookmark63" class="s7">24</a></p><p style="padding-top: 10pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part32.htm#bookmark64" class="s7">Ethernet NAP</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part32.htm#bookmark64" class="s8">                                               </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part32.htm#bookmark64" class="s7">25</a></p><p style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part33.htm#bookmark74" class="s5">Chapter - 5: Speedster7t 2D NoC Connectivity</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part33.htm#bookmark74" class="s6">                         </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part33.htm#bookmark74" class="s5">26</a></p><p style="padding-top: 5pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part34.htm#bookmark75" class="s7">Interface-only Connections</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part34.htm#bookmark75" class="s8">                                       </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part34.htm#bookmark75" class="s7">26</a></p><p style="padding-top: 6pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part35.htm#bookmark76" class="s7">Interface-to-Fabric Connections</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part35.htm#bookmark76" class="s8">                                    </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part35.htm#bookmark76" class="s7">27</a></p><p style="padding-top: 6pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part36.htm#bookmark77" class="s7">Ethernet-to-Fabric Connections</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part36.htm#bookmark77" class="s8">                                     </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part36.htm#bookmark77" class="s7">28</a></p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part37.htm#bookmark78" class="s9">Packet Mode</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part37.htm#bookmark78" class="a">                                                 </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part37.htm#bookmark78" class="s9">29</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part38.htm#bookmark79" class="s9">Quad-Segmented Mode</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part38.htm#bookmark79" class="a">                                          </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part38.htm#bookmark79" class="s9">31</a></p><p style="padding-top: 8pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part39.htm#bookmark80" class="s7">Fabric-to-Fabric Connections</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part39.htm#bookmark80" class="s8">                                      </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part39.htm#bookmark80" class="s7">32</a></p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part40.htm#bookmark81" class="s9">AXI Transactions</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part40.htm#bookmark81" class="a">                                              </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part40.htm#bookmark81" class="s9">33</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part41.htm#bookmark82" class="s9">Data Streaming</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part41.htm#bookmark82" class="a">                                               </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part41.htm#bookmark82" class="s9">33</a></p><p style="padding-top: 9pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part42.htm#bookmark96" class="s5">Chapter - 6: Speedster7t 2D NoC Address Mapping</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part42.htm#bookmark96" class="s6">                      </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part42.htm#bookmark96" class="s5">36</a></p><p style="padding-top: 5pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part43.htm#bookmark97" class="s7">Global Address Map</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part43.htm#bookmark97" class="s8">                                           </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part43.htm#bookmark97" class="s7">36</a></p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part44.htm#bookmark98" class="s9">PCIe</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part44.htm#bookmark98" class="a">                                                      </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part44.htm#bookmark98" class="s9">37</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part45.htm#bookmark99" class="s9">DDR4</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part45.htm#bookmark99" class="a">                                                     </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part45.htm#bookmark99" class="s9">37</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part46.htm#bookmark100" class="s9">GDDR6</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part46.htm#bookmark100" class="a">                                                    </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part46.htm#bookmark100" class="s9">37</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part47.htm#bookmark101" class="s9">NAP</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part47.htm#bookmark101" class="a">                                                      </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part47.htm#bookmark101" class="s9">38</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part48.htm#bookmark102" class="s9">CSR Space</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part48.htm#bookmark102" class="a">                                                  </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part48.htm#bookmark102" class="s9">39</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part49.htm#bookmark103" class="s9">FCU</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part49.htm#bookmark103" class="a">                                                      </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part49.htm#bookmark103" class="s9">39</a></p><p style="padding-top: 8pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part50.htm#bookmark104" class="s7">Control and Status Register Space</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part50.htm#bookmark104" class="s8">                                   </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part50.htm#bookmark104" class="s7">39</a></p><p style="padding-top: 6pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part51.htm#bookmark106" class="s7">Address Translation</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part51.htm#bookmark106" class="s8">                                            </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part51.htm#bookmark106" class="s7">40</a></p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part52.htm#bookmark107" class="s9">DDR4</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part52.htm#bookmark107" class="a">                                                     </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part52.htm#bookmark107" class="s9">41</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part53.htm#bookmark108" class="s9">GDDR6</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part53.htm#bookmark108" class="a">                                                    </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part53.htm#bookmark108" class="s9">41</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part54.htm#bookmark109" class="s9">NAP</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part54.htm#bookmark109" class="a">                                                      </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part54.htm#bookmark109" class="s9">41</a></p><p style="padding-top: 9pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part55.htm#bookmark119" class="s5">Chapter - 7: Speedster7t 2D NoC Performance</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part55.htm#bookmark119" class="s6">                         </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part55.htm#bookmark119" class="s5">42</a></p><p style="padding-top: 5pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part56.htm#bookmark120" class="s7">Latency and Performance</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part56.htm#bookmark120" class="s8">                                        </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part56.htm#bookmark120" class="s7">42</a></p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part57.htm#bookmark121" class="s9">Latency</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part57.htm#bookmark121" class="a">                                                    </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part57.htm#bookmark121" class="s9">42</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part58.htm#bookmark122" class="s9">AXI Burst Transactions</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part58.htm#bookmark122" class="a">                                           </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part58.htm#bookmark122" class="s9">42</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part59.htm#bookmark123" class="s9">NAP Buffering</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part59.htm#bookmark123" class="a">                                                </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part59.htm#bookmark123" class="s9">43</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part60.htm#bookmark124" class="s9">Outstanding Transactions Table</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part60.htm#bookmark124" class="a">                                      </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part60.htm#bookmark124" class="s9">43</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part61.htm#bookmark125" class="s9">Flits and AXI Protocol</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part61.htm#bookmark125" class="a">                                            </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part61.htm#bookmark125" class="s9">43</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part62.htm#bookmark126" class="s9">AXI Responses</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part62.htm#bookmark126" class="a">                                               </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part62.htm#bookmark126" class="s9">44</a></p><p style="padding-top: 7pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part63.htm#bookmark127" class="s7">Power</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part63.htm#bookmark127" class="s8">                                                    </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part63.htm#bookmark127" class="s7">45</a></p><p style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part64.htm#bookmark137" class="s5">Chapter - 8: Speedster7t 2D NoC Simulation Support</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part64.htm#bookmark137" class="s6">                     </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part64.htm#bookmark137" class="s5">46</a></p><p style="padding-top: 5pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part65.htm#bookmark138" class="s7">NAP Bus Functional Model</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part65.htm#bookmark138" class="s8">                                       </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part65.htm#bookmark138" class="s7">46</a></p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part66.htm#bookmark139" class="s9">ACX_NAP_AXI_SLAVE Responder Macro</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part66.htm#bookmark139" class="a">                               </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part66.htm#bookmark139" class="s9">47</a></p><p style="padding-top: 6pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part67.htm#bookmark140" class="s9">ACX_NAP_AXI_MASTER Initiator Macro</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part67.htm#bookmark140" class="a">                                </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part67.htm#bookmark140" class="s9">48</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part68.htm#bookmark141" class="s9">ACX_NAP_HORIZONTAL Macro</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part68.htm#bookmark141" class="a">                                     </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part68.htm#bookmark141" class="s9">48</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part69.htm#bookmark142" class="s9">ACX_NAP_VERTICAL Macro</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part69.htm#bookmark142" class="a">                                       </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part69.htm#bookmark142" class="s9">49</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part70.htm#bookmark143" class="s9">ACX_NAP_ETHERNET Macro</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part70.htm#bookmark143" class="a">                                      </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part70.htm#bookmark143" class="s9">49</a></p><p style="padding-top: 8pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part71.htm#bookmark144" class="s7">Simulating 2D NoC with DSM</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part71.htm#bookmark144" class="s8">                                      </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part71.htm#bookmark144" class="s7">50</a></p><p style="padding-top: 6pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part72.htm#bookmark145" class="s7">Cycle-Accurate Simulations of Interface Subsystems</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part72.htm#bookmark145" class="s8">                        </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part72.htm#bookmark145" class="s7">50</a></p><p style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part73.htm#bookmark152" class="s5">Chapter - 9: Speedster7t 2D NoC Software Support</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part73.htm#bookmark152" class="s6">                      </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part73.htm#bookmark152" class="s5">51</a></p><p style="padding-top: 5pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part74.htm#bookmark153" class="s7">Create Clocks and Configure the PLL</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part74.htm#bookmark153" class="s8">                                 </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part74.htm#bookmark153" class="s7">51</a></p><p style="padding-top: 6pt;padding-left: 14pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part75.htm#bookmark154" class="s7">Configure the 2D NoC</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part75.htm#bookmark154" class="s8">                                          </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part75.htm#bookmark154" class="s7">52</a></p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part76.htm#bookmark155" class="s9">Top-Level Configuration</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part76.htm#bookmark155" class="a">                                          </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part76.htm#bookmark155" class="s9">52</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part77.htm#bookmark156" class="s9">Individual Sections Clocking</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part77.htm#bookmark156" class="a">                                        </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part77.htm#bookmark156" class="s9">53</a></p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part78.htm#bookmark157" class="s9">Access Controls</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part78.htm#bookmark157" class="a">                                               </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part78.htm#bookmark157" class="s9">54</a></p><p style="padding-top: 9pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part79.htm#bookmark159" class="s5">Revision History</a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part79.htm#bookmark159" class="s6">                                            </a><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part79.htm#bookmark159" class="s5">56</a></p><p style="padding-top: 12pt;text-indent: 0pt;text-align: left;"><br/></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part1.htm">Introduction</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part2.htm">2D NoC Features</a><a class="toc0" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part3.htm">Speedster7t Peripheral 2D NoC</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part4.htm">Peripheral 2D NoC Features</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part5.htm">Modes of Operation</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part6.htm">Connections to 2D NoC Peripheral Ring</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part7.htm">FPGA Fabric Logic to GDDR6 or DDR4 Subsystems</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part8.htm">PCIe to GDDR6 or DDR4 Subsytems</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part9.htm">PCIe Endpoint to PCIe Endpoint</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part10.htm">PCIe Endpoint to FCU</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part11.htm">PCIe Endpoint to/from FPGA Fabric Logic</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part12.htm">FCU to All Endpoints</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part13.htm">Additional Features</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part14.htm">Addressing</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part15.htm">Clock Domain Crossing</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part16.htm">Transaction Arbitration</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part17.htm">Functional Prior to Configuration</a><a class="toc0" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part18.htm">Speedster7t 2D NoC Rows and Columns</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part19.htm">Structure and Performance</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part20.htm">Modes of Operation</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part21.htm">AXI Mode</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part22.htm">Data Streaming</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part23.htm">Ethernet Packet Transfers</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part24.htm">Additional Features</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part25.htm">Clock Domain Crossing</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part26.htm">Transaction Arbitration</a><a class="toc0" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part27.htm">Speedster7t 2D NoC Access Point</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part28.htm">AXI Responder NAP</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part29.htm">AXI Initiator NAP</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part30.htm">Horizontal NAP</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part31.htm">Vertical NAP</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part32.htm">Ethernet NAP</a><a class="toc0" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part33.htm">Speedster7t 2D NoC Connectivity</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part34.htm">Interface-only Connections</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part35.htm">Interface-to-Fabric Connections</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part36.htm">Ethernet-to-Fabric Connections</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part37.htm">Packet Mode</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part38.htm">Quad-Segmented Mode</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part39.htm">Fabric-to-Fabric Connections</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part40.htm">AXI Transactions</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part41.htm">Data Streaming</a><a class="toc0" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part42.htm">Speedster7t 2D NoC Address Mapping</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part43.htm">Global Address Map</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part44.htm">PCIe</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part45.htm">DDR4</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part46.htm">GDDR6</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part47.htm">NAP</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part48.htm">CSR Space</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part49.htm">FCU</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part50.htm">Control and Status Register Space</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part51.htm">Address Translation</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part52.htm">DDR4</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part53.htm">GDDR6</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part54.htm">NAP</a><a class="toc0" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part55.htm">Speedster7t 2D NoC Performance</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part56.htm">Latency and Performance</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part57.htm">Latency</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part58.htm">AXI Burst Transactions</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part59.htm">NAP Buffering</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part60.htm">Outstanding Transactions Table</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part61.htm">Flits and AXI Protocol</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part62.htm">AXI Responses</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part63.htm">Power</a><a class="toc0" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part64.htm">Speedster7t 2D NoC Simulation Support</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part65.htm">NAP Bus Functional Model</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part66.htm">ACX_NAP_AXI_SLAVE Responder Macro</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part67.htm">ACX_NAP_AXI_MASTER Initiator Macro</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part68.htm">ACX_NAP_HORIZONTAL Macro</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part69.htm">ACX_NAP_VERTICAL Macro</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part70.htm">ACX_NAP_ETHERNET Macro</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part71.htm">Simulating 2D NoC with DSM</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part72.htm">Cycle-Accurate Simulations of Interface Subsystems</a><a class="toc0" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part73.htm">Speedster7t 2D NoC Software Support</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part74.htm">Create Clocks and Configure the PLL</a><a class="toc1" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part75.htm">Configure the 2D NoC</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part76.htm">Top-Level Configuration</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part77.htm">Individual Sections Clocking</a><a class="toc2" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part78.htm">Access Controls</a><a class="toc0" href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part79.htm">Revision History</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="Speedster7t_2D_Network_on_Chip_User_Guide_UG089_files/part1.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
