INFO: [VRFC 10-163] Analyzing VHDL file "/home/hsjang0918/Desktop/2023_dsd_final_project-nexys/src/tb/pool/ip/axi_vdma_0/sim/axi_vdma_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_vdma_0'
