<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel_pm.c source code [linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="cparams,ilk_wm_maximums "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c'; var root_path = '../../../../..'; var data_path = '../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-5.3.1</a>/<a href='../../..'>drivers</a>/<a href='../..'>gpu</a>/<a href='..'>drm</a>/<a href='./'>i915</a>/<a href='intel_pm.c.html'>intel_pm.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright Â© 2012 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="5">5</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="6">6</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="7">7</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="8">8</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="9">9</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * The above copyright notice and this permission notice (including the next</i></td></tr>
<tr><th id="12">12</th><td><i> * paragraph) shall be included in all copies or substantial portions of the</i></td></tr>
<tr><th id="13">13</th><td><i> * Software.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="17">17</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="18">18</th><td><i> * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</i></td></tr>
<tr><th id="19">19</th><td><i> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</i></td></tr>
<tr><th id="20">20</th><td><i> * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS</i></td></tr>
<tr><th id="21">21</th><td><i> * IN THE SOFTWARE.</i></td></tr>
<tr><th id="22">22</th><td><i> *</i></td></tr>
<tr><th id="23">23</th><td><i> * Authors:</i></td></tr>
<tr><th id="24">24</th><td><i> *    Eugeni Dodonov &lt;eugeni.dodonov@intel.com&gt;</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/linux/cpufreq.h.html">&lt;linux/cpufreq.h&gt;</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/linux/module.h.html">&lt;linux/module.h&gt;</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../include/linux/pm_runtime.h.html">&lt;linux/pm_runtime.h&gt;</a></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../include/drm/drm_atomic_helper.h.html">&lt;drm/drm_atomic_helper.h&gt;</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../include/drm/drm_fourcc.h.html">&lt;drm/drm_fourcc.h&gt;</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../include/drm/drm_plane_helper.h.html">&lt;drm/drm_plane_helper.h&gt;</a></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="display/intel_atomic.h.html">"display/intel_atomic.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="display/intel_fbc.h.html">"display/intel_fbc.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="display/intel_sprite.h.html">"display/intel_sprite.h"</a></u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="i915_drv.h.html">"i915_drv.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="i915_irq.h.html">"i915_irq.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="intel_drv.h.html">"intel_drv.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="intel_pm.h.html">"intel_pm.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="intel_sideband.h.html">"intel_sideband.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../platform/x86/intel_ips.h.html">"../../../platform/x86/intel_ips.h"</a></u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i class="doc" data-doc="gen9_init_clock_gating">/**</i></td></tr>
<tr><th id="48">48</th><td><i class="doc" data-doc="gen9_init_clock_gating"> * DOC: RC6</i></td></tr>
<tr><th id="49">49</th><td><i class="doc" data-doc="gen9_init_clock_gating"> *</i></td></tr>
<tr><th id="50">50</th><td><i class="doc" data-doc="gen9_init_clock_gating"> * RC6 is a special power stage which allows the GPU to enter an very</i></td></tr>
<tr><th id="51">51</th><td><i class="doc" data-doc="gen9_init_clock_gating"> * low-voltage mode when idle, using down to 0V while at this stage.  This</i></td></tr>
<tr><th id="52">52</th><td><i class="doc" data-doc="gen9_init_clock_gating"> * stage is entered automatically when the GPU is idle when RC6 support is</i></td></tr>
<tr><th id="53">53</th><td><i class="doc" data-doc="gen9_init_clock_gating"> * enabled, and as soon as new workload arises GPU wakes up automatically as well.</i></td></tr>
<tr><th id="54">54</th><td><i class="doc" data-doc="gen9_init_clock_gating"> *</i></td></tr>
<tr><th id="55">55</th><td><i class="doc" data-doc="gen9_init_clock_gating"> * There are different RC6 modes available in Intel GPU, which differentiate</i></td></tr>
<tr><th id="56">56</th><td><i class="doc" data-doc="gen9_init_clock_gating"> * among each other with the latency required to enter and leave RC6 and</i></td></tr>
<tr><th id="57">57</th><td><i class="doc" data-doc="gen9_init_clock_gating"> * voltage consumed by the GPU in different states.</i></td></tr>
<tr><th id="58">58</th><td><i class="doc" data-doc="gen9_init_clock_gating"> *</i></td></tr>
<tr><th id="59">59</th><td><i class="doc" data-doc="gen9_init_clock_gating"> * The combination of the following flags define which states GPU is allowed</i></td></tr>
<tr><th id="60">60</th><td><i class="doc" data-doc="gen9_init_clock_gating"> * to enter, while RC6 is the normal RC6 state, RC6p is the deep RC6, and</i></td></tr>
<tr><th id="61">61</th><td><i class="doc" data-doc="gen9_init_clock_gating"> * RC6pp is deepest RC6. Their support by hardware varies according to the</i></td></tr>
<tr><th id="62">62</th><td><i class="doc" data-doc="gen9_init_clock_gating"> * GPU, BIOS, chipset and platform. RC6 is usually the safest one and the one</i></td></tr>
<tr><th id="63">63</th><td><i class="doc" data-doc="gen9_init_clock_gating"> * which brings the most power savings; deeper states save more power, but</i></td></tr>
<tr><th id="64">64</th><td><i class="doc" data-doc="gen9_init_clock_gating"> * require higher latency to switch to and wake up.</i></td></tr>
<tr><th id="65">65</th><td><i class="doc" data-doc="gen9_init_clock_gating"> */</i></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen9_init_clock_gating" title='gen9_init_clock_gating' data-type='void gen9_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="gen9_init_clock_gating" data-ref-filename="gen9_init_clock_gating">gen9_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="1dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1dev_priv" data-ref-filename="1dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="68">68</th><td>{</td></tr>
<tr><th id="69">69</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2246" title="((&amp;(dev_priv)-&gt;__info)-&gt;has_llc)" data-ref="_M/HAS_LLC">HAS_LLC</a>(<a class="local col1 ref" href="#1dev_priv" title='dev_priv' data-ref="1dev_priv" data-ref-filename="1dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="70">70</th><td>		<i>/*</i></td></tr>
<tr><th id="71">71</th><td><i>		 * WaCompressedResourceDisplayNewHashMode:skl,kbl</i></td></tr>
<tr><th id="72">72</th><td><i>		 * Display WA #0390: skl,kbl</i></td></tr>
<tr><th id="73">73</th><td><i>		 *</i></td></tr>
<tr><th id="74">74</th><td><i>		 * Must match Sampler, Pixel Back End, and Media. See</i></td></tr>
<tr><th id="75">75</th><td><i>		 * WaCompressedResourceSamplerPbeMediaNewHashMode.</i></td></tr>
<tr><th id="76">76</th><td><i>		 */</i></td></tr>
<tr><th id="77">77</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42080) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42080) }))) | (1 &lt;&lt; 15)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7540" title="((const i915_reg_t){ .reg = (0x42080) })" data-ref="_M/CHICKEN_PAR1_1">CHICKEN_PAR1_1</a>,</td></tr>
<tr><th id="78">78</th><td>			   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42080) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7540" title="((const i915_reg_t){ .reg = (0x42080) })" data-ref="_M/CHICKEN_PAR1_1">CHICKEN_PAR1_1</a>) |</td></tr>
<tr><th id="79">79</th><td>			   <a class="macro" href="i915_reg.h.html#7541" title="(1 &lt;&lt; 15)" data-ref="_M/SKL_DE_COMPRESSED_HASH_MODE">SKL_DE_COMPRESSED_HASH_MODE</a>);</td></tr>
<tr><th id="80">80</th><td>	}</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>	<i>/* See Bspec note for PSR2_CTL bit 31, Wa#828:skl,bxt,kbl,cfl */</i></td></tr>
<tr><th id="83">83</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42080) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42080) }))) | (1 &lt;&lt; 3)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7540" title="((const i915_reg_t){ .reg = (0x42080) })" data-ref="_M/CHICKEN_PAR1_1">CHICKEN_PAR1_1</a>,</td></tr>
<tr><th id="84">84</th><td>		   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42080) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7540" title="((const i915_reg_t){ .reg = (0x42080) })" data-ref="_M/CHICKEN_PAR1_1">CHICKEN_PAR1_1</a>) | <a class="macro" href="i915_reg.h.html#7544" title="(1 &lt;&lt; 3)" data-ref="_M/SKL_EDP_PSR_FIX_RDWRAP">SKL_EDP_PSR_FIX_RDWRAP</a>);</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>	<i>/* WaEnableChickenDCPR:skl,bxt,kbl,glk,cfl */</i></td></tr>
<tr><th id="87">87</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46430) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46430) }))) | (1 &lt;&lt; 13)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7595" title="((const i915_reg_t){ .reg = (0x46430) })" data-ref="_M/GEN8_CHICKEN_DCPR_1">GEN8_CHICKEN_DCPR_1</a>,</td></tr>
<tr><th id="88">88</th><td>		   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46430) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7595" title="((const i915_reg_t){ .reg = (0x46430) })" data-ref="_M/GEN8_CHICKEN_DCPR_1">GEN8_CHICKEN_DCPR_1</a>) | <a class="macro" href="i915_reg.h.html#7597" title="(1 &lt;&lt; 13)" data-ref="_M/MASK_WAKEMEM">MASK_WAKEMEM</a>);</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>	<i>/* WaFbcTurnOffFbcWatermark:skl,bxt,kbl,cfl */</i></td></tr>
<tr><th id="91">91</th><td>	<i>/* WaFbcWakeMemOn:skl,bxt,kbl,glk,cfl */</i></td></tr>
<tr><th id="92">92</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45000) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45000) }))) | (1 &lt;&lt; 15) | (1 &lt;&lt; 31)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7577" title="((const i915_reg_t){ .reg = (0x45000) })" data-ref="_M/DISP_ARB_CTL">DISP_ARB_CTL</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7577" title="((const i915_reg_t){ .reg = (0x45000) })" data-ref="_M/DISP_ARB_CTL">DISP_ARB_CTL</a>) |</td></tr>
<tr><th id="93">93</th><td>		   <a class="macro" href="i915_reg.h.html#7580" title="(1 &lt;&lt; 15)" data-ref="_M/DISP_FBC_WM_DIS">DISP_FBC_WM_DIS</a> |</td></tr>
<tr><th id="94">94</th><td>		   <a class="macro" href="i915_reg.h.html#7578" title="(1 &lt;&lt; 31)" data-ref="_M/DISP_FBC_MEMORY_WAKE">DISP_FBC_MEMORY_WAKE</a>);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>	<i>/* WaFbcHighMemBwCorruptionAvoidance:skl,bxt,kbl,cfl */</i></td></tr>
<tr><th id="97">97</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x43224) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x43224) }))) | (1 &lt;&lt; 8)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3171" title="((const i915_reg_t){ .reg = (0x43224) })" data-ref="_M/ILK_DPFC_CHICKEN">ILK_DPFC_CHICKEN</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x43224) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3171" title="((const i915_reg_t){ .reg = (0x43224) })" data-ref="_M/ILK_DPFC_CHICKEN">ILK_DPFC_CHICKEN</a>) |</td></tr>
<tr><th id="98">98</th><td>		   <a class="macro" href="i915_reg.h.html#3172" title="(1 &lt;&lt; 8)" data-ref="_M/ILK_DPFC_DISABLE_DUMMY0">ILK_DPFC_DISABLE_DUMMY0</a>);</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2122" title="IS_PLATFORM(dev_priv, INTEL_SKYLAKE)" data-ref="_M/IS_SKYLAKE">IS_SKYLAKE</a>(<a class="local col1 ref" href="#1dev_priv" title='dev_priv' data-ref="1dev_priv" data-ref-filename="1dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="101">101</th><td>		<i>/* WaDisableDopClockGating */</i></td></tr>
<tr><th id="102">102</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9424) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9424) }))) &amp; ~(1 &lt;&lt; 0)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8867" title="((const i915_reg_t){ .reg = (0x9424) })" data-ref="_M/GEN7_MISCCPCTL">GEN7_MISCCPCTL</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9424) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8867" title="((const i915_reg_t){ .reg = (0x9424) })" data-ref="_M/GEN7_MISCCPCTL">GEN7_MISCCPCTL</a>)</td></tr>
<tr><th id="103">103</th><td>			   &amp; ~<a class="macro" href="i915_reg.h.html#8868" title="(1 &lt;&lt; 0)" data-ref="_M/GEN7_DOP_CLOCK_GATE_ENABLE">GEN7_DOP_CLOCK_GATE_ENABLE</a>);</td></tr>
<tr><th id="104">104</th><td>	}</td></tr>
<tr><th id="105">105</th><td>}</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="bxt_init_clock_gating" title='bxt_init_clock_gating' data-type='void bxt_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="bxt_init_clock_gating" data-ref-filename="bxt_init_clock_gating">bxt_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="2dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="2dev_priv" data-ref-filename="2dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="108">108</th><td>{</td></tr>
<tr><th id="109">109</th><td>	<a class="tu ref fn" href="#gen9_init_clock_gating" title='gen9_init_clock_gating' data-use='c' data-ref="gen9_init_clock_gating" data-ref-filename="gen9_init_clock_gating">gen9_init_clock_gating</a>(<a class="local col2 ref" href="#2dev_priv" title='dev_priv' data-ref="2dev_priv" data-ref-filename="2dev_priv">dev_priv</a>);</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>	<i>/* WaDisableSDEUnitClockGating:bxt */</i></td></tr>
<tr><th id="112">112</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9430) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9430) }))) | (1 &lt;&lt; 14)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8631" title="((const i915_reg_t){ .reg = (0x9430) })" data-ref="_M/GEN8_UCGCTL6">GEN8_UCGCTL6</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9430) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8631" title="((const i915_reg_t){ .reg = (0x9430) })" data-ref="_M/GEN8_UCGCTL6">GEN8_UCGCTL6</a>) |</td></tr>
<tr><th id="113">113</th><td>		   <a class="macro" href="i915_reg.h.html#8633" title="(1 &lt;&lt; 14)" data-ref="_M/GEN8_SDEUNIT_CLOCK_GATE_DISABLE">GEN8_SDEUNIT_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>	<i>/*</i></td></tr>
<tr><th id="116">116</th><td><i>	 * FIXME:</i></td></tr>
<tr><th id="117">117</th><td><i>	 * GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ applies on 3x6 GT SKUs only.</i></td></tr>
<tr><th id="118">118</th><td><i>	 */</i></td></tr>
<tr><th id="119">119</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9430) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9430) }))) | (1 &lt;&lt; 28)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8631" title="((const i915_reg_t){ .reg = (0x9430) })" data-ref="_M/GEN8_UCGCTL6">GEN8_UCGCTL6</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9430) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8631" title="((const i915_reg_t){ .reg = (0x9430) })" data-ref="_M/GEN8_UCGCTL6">GEN8_UCGCTL6</a>) |</td></tr>
<tr><th id="120">120</th><td>		   <a class="macro" href="i915_reg.h.html#8634" title="(1 &lt;&lt; 28)" data-ref="_M/GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ">GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ</a>);</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>	<i>/*</i></td></tr>
<tr><th id="123">123</th><td><i>	 * Wa: Backlight PWM may stop in the asserted state, causing backlight</i></td></tr>
<tr><th id="124">124</th><td><i>	 * to stay fully on.</i></td></tr>
<tr><th id="125">125</th><td><i>	 */</i></td></tr>
<tr><th id="126">126</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46530) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46530) }))) | (1 &lt;&lt; 13) | (1 &lt;&lt; 14)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#4052" title="((const i915_reg_t){ .reg = (0x46530) })" data-ref="_M/GEN9_CLKGATE_DIS_0">GEN9_CLKGATE_DIS_0</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46530) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#4052" title="((const i915_reg_t){ .reg = (0x46530) })" data-ref="_M/GEN9_CLKGATE_DIS_0">GEN9_CLKGATE_DIS_0</a>) |</td></tr>
<tr><th id="127">127</th><td>		   <a class="macro" href="i915_reg.h.html#4055" title="(1 &lt;&lt; 13)" data-ref="_M/PWM1_GATING_DIS">PWM1_GATING_DIS</a> | <a class="macro" href="i915_reg.h.html#4054" title="(1 &lt;&lt; 14)" data-ref="_M/PWM2_GATING_DIS">PWM2_GATING_DIS</a>);</td></tr>
<tr><th id="128">128</th><td>}</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="glk_init_clock_gating" title='glk_init_clock_gating' data-type='void glk_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="glk_init_clock_gating" data-ref-filename="glk_init_clock_gating">glk_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="3dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="3dev_priv" data-ref-filename="3dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="131">131</th><td>{</td></tr>
<tr><th id="132">132</th><td>	<a class="tu ref fn" href="#gen9_init_clock_gating" title='gen9_init_clock_gating' data-use='c' data-ref="gen9_init_clock_gating" data-ref-filename="gen9_init_clock_gating">gen9_init_clock_gating</a>(<a class="local col3 ref" href="#3dev_priv" title='dev_priv' data-ref="3dev_priv" data-ref-filename="3dev_priv">dev_priv</a>);</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>	<i>/*</i></td></tr>
<tr><th id="135">135</th><td><i>	 * WaDisablePWMClockGating:glk</i></td></tr>
<tr><th id="136">136</th><td><i>	 * Backlight PWM may stop in the asserted state, causing backlight</i></td></tr>
<tr><th id="137">137</th><td><i>	 * to stay fully on.</i></td></tr>
<tr><th id="138">138</th><td><i>	 */</i></td></tr>
<tr><th id="139">139</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46530) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46530) }))) | (1 &lt;&lt; 13) | (1 &lt;&lt; 14)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#4052" title="((const i915_reg_t){ .reg = (0x46530) })" data-ref="_M/GEN9_CLKGATE_DIS_0">GEN9_CLKGATE_DIS_0</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46530) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#4052" title="((const i915_reg_t){ .reg = (0x46530) })" data-ref="_M/GEN9_CLKGATE_DIS_0">GEN9_CLKGATE_DIS_0</a>) |</td></tr>
<tr><th id="140">140</th><td>		   <a class="macro" href="i915_reg.h.html#4055" title="(1 &lt;&lt; 13)" data-ref="_M/PWM1_GATING_DIS">PWM1_GATING_DIS</a> | <a class="macro" href="i915_reg.h.html#4054" title="(1 &lt;&lt; 14)" data-ref="_M/PWM2_GATING_DIS">PWM2_GATING_DIS</a>);</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>	<i>/* WaDDIIOTimeout:glk */</i></td></tr>
<tr><th id="143">143</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2210" title="(IS_PLATFORM(dev_priv, INTEL_GEMINILAKE) &amp;&amp; (((dev_priv)-&gt;drm.pdev-&gt;revision) &gt;= (0) &amp;&amp; ((dev_priv)-&gt;drm.pdev-&gt;revision) &lt;= (0x1)))" data-ref="_M/IS_GLK_REVID">IS_GLK_REVID</a>(<a class="local col3 ref" href="#3dev_priv" title='dev_priv' data-ref="3dev_priv" data-ref-filename="3dev_priv">dev_priv</a>, <var>0</var>, <a class="macro" href="i915_drv.h.html#2208" title="0x1" data-ref="_M/GLK_REVID_A1">GLK_REVID_A1</a>)) {</td></tr>
<tr><th id="144">144</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="4val" title='val' data-type='u32' data-ref="4val" data-ref-filename="4val">val</dfn> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42084) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7549" title="((const i915_reg_t){ .reg = (0x42084) })" data-ref="_M/CHICKEN_MISC_2">CHICKEN_MISC_2</a>);</td></tr>
<tr><th id="145">145</th><td>		<a class="local col4 ref" href="#4val" title='val' data-ref="4val" data-ref-filename="4val">val</a> &amp;= ~(<a class="macro" href="i915_reg.h.html#7553" title="(1 &lt;&lt; 10)" data-ref="_M/GLK_CL0_PWR_DOWN">GLK_CL0_PWR_DOWN</a> |</td></tr>
<tr><th id="146">146</th><td>			 <a class="macro" href="i915_reg.h.html#7552" title="(1 &lt;&lt; 11)" data-ref="_M/GLK_CL1_PWR_DOWN">GLK_CL1_PWR_DOWN</a> |</td></tr>
<tr><th id="147">147</th><td>			 <a class="macro" href="i915_reg.h.html#7551" title="(1 &lt;&lt; 12)" data-ref="_M/GLK_CL2_PWR_DOWN">GLK_CL2_PWR_DOWN</a>);</td></tr>
<tr><th id="148">148</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42084) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7549" title="((const i915_reg_t){ .reg = (0x42084) })" data-ref="_M/CHICKEN_MISC_2">CHICKEN_MISC_2</a>, <a class="local col4 ref" href="#4val" title='val' data-ref="4val" data-ref-filename="4val">val</a>);</td></tr>
<tr><th id="149">149</th><td>	}</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>}</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="i915_pineview_get_mem_freq" title='i915_pineview_get_mem_freq' data-type='void i915_pineview_get_mem_freq(struct drm_i915_private * dev_priv)' data-ref="i915_pineview_get_mem_freq" data-ref-filename="i915_pineview_get_mem_freq">i915_pineview_get_mem_freq</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="5dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="5dev_priv" data-ref-filename="5dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="154">154</th><td>{</td></tr>
<tr><th id="155">155</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="6tmp" title='tmp' data-type='u32' data-ref="6tmp" data-ref-filename="6tmp">tmp</dfn>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>	<a class="local col6 ref" href="#6tmp" title='tmp' data-ref="6tmp" data-ref-filename="6tmp">tmp</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x10000 + 0xc00) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3679" title="((const i915_reg_t){ .reg = (0x10000 + 0xc00) })" data-ref="_M/CLKCFG">CLKCFG</a>);</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>	<b>switch</b> (<a class="local col6 ref" href="#6tmp" title='tmp' data-ref="6tmp" data-ref-filename="6tmp">tmp</a> &amp; <a class="macro" href="i915_reg.h.html#3693" title="(7 &lt;&lt; 0)" data-ref="_M/CLKCFG_FSB_MASK">CLKCFG_FSB_MASK</a>) {</td></tr>
<tr><th id="160">160</th><td>	<b>case</b> <a class="macro" href="i915_reg.h.html#3681" title="(1 &lt;&lt; 0)" data-ref="_M/CLKCFG_FSB_533">CLKCFG_FSB_533</a>:</td></tr>
<tr><th id="161">161</th><td>		<a class="local col5 ref" href="#5dev_priv" title='dev_priv' data-ref="5dev_priv" data-ref-filename="5dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::fsb_freq" title='drm_i915_private::fsb_freq' data-ref="drm_i915_private::fsb_freq" data-ref-filename="drm_i915_private..fsb_freq">fsb_freq</a> = <var>533</var>; <i>/* 133*4 */</i></td></tr>
<tr><th id="162">162</th><td>		<b>break</b>;</td></tr>
<tr><th id="163">163</th><td>	<b>case</b> <a class="macro" href="i915_reg.h.html#3683" title="(2 &lt;&lt; 0)" data-ref="_M/CLKCFG_FSB_800">CLKCFG_FSB_800</a>:</td></tr>
<tr><th id="164">164</th><td>		<a class="local col5 ref" href="#5dev_priv" title='dev_priv' data-ref="5dev_priv" data-ref-filename="5dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::fsb_freq" title='drm_i915_private::fsb_freq' data-ref="drm_i915_private::fsb_freq" data-ref-filename="drm_i915_private..fsb_freq">fsb_freq</a> = <var>800</var>; <i>/* 200*4 */</i></td></tr>
<tr><th id="165">165</th><td>		<b>break</b>;</td></tr>
<tr><th id="166">166</th><td>	<b>case</b> <a class="macro" href="i915_reg.h.html#3682" title="(3 &lt;&lt; 0)" data-ref="_M/CLKCFG_FSB_667">CLKCFG_FSB_667</a>:</td></tr>
<tr><th id="167">167</th><td>		<a class="local col5 ref" href="#5dev_priv" title='dev_priv' data-ref="5dev_priv" data-ref-filename="5dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::fsb_freq" title='drm_i915_private::fsb_freq' data-ref="drm_i915_private::fsb_freq" data-ref-filename="drm_i915_private..fsb_freq">fsb_freq</a> =  <var>667</var>; <i>/* 167*4 */</i></td></tr>
<tr><th id="168">168</th><td>		<b>break</b>;</td></tr>
<tr><th id="169">169</th><td>	<b>case</b> <a class="macro" href="i915_reg.h.html#3680" title="(5 &lt;&lt; 0)" data-ref="_M/CLKCFG_FSB_400">CLKCFG_FSB_400</a>:</td></tr>
<tr><th id="170">170</th><td>		<a class="local col5 ref" href="#5dev_priv" title='dev_priv' data-ref="5dev_priv" data-ref-filename="5dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::fsb_freq" title='drm_i915_private::fsb_freq' data-ref="drm_i915_private::fsb_freq" data-ref-filename="drm_i915_private..fsb_freq">fsb_freq</a> = <var>400</var>; <i>/* 100*4 */</i></td></tr>
<tr><th id="171">171</th><td>		<b>break</b>;</td></tr>
<tr><th id="172">172</th><td>	}</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>	<b>switch</b> (<a class="local col6 ref" href="#6tmp" title='tmp' data-ref="6tmp" data-ref-filename="6tmp">tmp</a> &amp; <a class="macro" href="i915_reg.h.html#3697" title="(7 &lt;&lt; 4)" data-ref="_M/CLKCFG_MEM_MASK">CLKCFG_MEM_MASK</a>) {</td></tr>
<tr><th id="175">175</th><td>	<b>case</b> <a class="macro" href="i915_reg.h.html#3694" title="(1 &lt;&lt; 4)" data-ref="_M/CLKCFG_MEM_533">CLKCFG_MEM_533</a>:</td></tr>
<tr><th id="176">176</th><td>		<a class="local col5 ref" href="#5dev_priv" title='dev_priv' data-ref="5dev_priv" data-ref-filename="5dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a> = <var>533</var>;</td></tr>
<tr><th id="177">177</th><td>		<b>break</b>;</td></tr>
<tr><th id="178">178</th><td>	<b>case</b> <a class="macro" href="i915_reg.h.html#3695" title="(2 &lt;&lt; 4)" data-ref="_M/CLKCFG_MEM_667">CLKCFG_MEM_667</a>:</td></tr>
<tr><th id="179">179</th><td>		<a class="local col5 ref" href="#5dev_priv" title='dev_priv' data-ref="5dev_priv" data-ref-filename="5dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a> = <var>667</var>;</td></tr>
<tr><th id="180">180</th><td>		<b>break</b>;</td></tr>
<tr><th id="181">181</th><td>	<b>case</b> <a class="macro" href="i915_reg.h.html#3696" title="(3 &lt;&lt; 4)" data-ref="_M/CLKCFG_MEM_800">CLKCFG_MEM_800</a>:</td></tr>
<tr><th id="182">182</th><td>		<a class="local col5 ref" href="#5dev_priv" title='dev_priv' data-ref="5dev_priv" data-ref-filename="5dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a> = <var>800</var>;</td></tr>
<tr><th id="183">183</th><td>		<b>break</b>;</td></tr>
<tr><th id="184">184</th><td>	}</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>	<i>/* detect pineview DDR3 setting */</i></td></tr>
<tr><th id="187">187</th><td>	<a class="local col6 ref" href="#6tmp" title='tmp' data-ref="6tmp" data-ref-filename="6tmp">tmp</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x10000 + 0x1a8) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3642" title="((const i915_reg_t){ .reg = (0x10000 + 0x1a8) })" data-ref="_M/CSHRDDR3CTL">CSHRDDR3CTL</a>);</td></tr>
<tr><th id="188">188</th><td>	<a class="local col5 ref" href="#5dev_priv" title='dev_priv' data-ref="5dev_priv" data-ref-filename="5dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::is_ddr3" title='drm_i915_private::is_ddr3' data-ref="drm_i915_private::is_ddr3" data-ref-filename="drm_i915_private..is_ddr3">is_ddr3</a> = (<a class="local col6 ref" href="#6tmp" title='tmp' data-ref="6tmp" data-ref-filename="6tmp">tmp</a> &amp; <a class="macro" href="i915_reg.h.html#3643" title="(1 &lt;&lt; 2)" data-ref="_M/CSHRDDR3CTL_DDR3">CSHRDDR3CTL_DDR3</a>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="189">189</th><td>}</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="i915_ironlake_get_mem_freq" title='i915_ironlake_get_mem_freq' data-type='void i915_ironlake_get_mem_freq(struct drm_i915_private * dev_priv)' data-ref="i915_ironlake_get_mem_freq" data-ref-filename="i915_ironlake_get_mem_freq">i915_ironlake_get_mem_freq</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="7dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="192">192</th><td>{</td></tr>
<tr><th id="193">193</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col8 decl" id="8ddrpll" title='ddrpll' data-type='u16' data-ref="8ddrpll" data-ref-filename="8ddrpll">ddrpll</dfn>, <dfn class="local col9 decl" id="9csipll" title='csipll' data-type='u16' data-ref="9csipll" data-ref-filename="9csipll">csipll</dfn>;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>	<a class="local col8 ref" href="#8ddrpll" title='ddrpll' data-ref="8ddrpll" data-ref-filename="8ddrpll">ddrpll</a> = <a class="ref fn" href="intel_uncore.h.html#295" title='intel_uncore_read16' data-ref="intel_uncore_read16" data-ref-filename="intel_uncore_read16">intel_uncore_read16</a>(&amp;<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3925" title="((const i915_reg_t){ .reg = (0X12c20) })" data-ref="_M/DDRMPLL1">DDRMPLL1</a>);</td></tr>
<tr><th id="196">196</th><td>	<a class="local col9 ref" href="#9csipll" title='csipll' data-ref="9csipll" data-ref-filename="9csipll">csipll</a> = <a class="ref fn" href="intel_uncore.h.html#295" title='intel_uncore_read16' data-ref="intel_uncore_read16" data-ref-filename="intel_uncore_read16">intel_uncore_read16</a>(&amp;<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3924" title="((const i915_reg_t){ .reg = (0x12c10) })" data-ref="_M/CSIPLL0">CSIPLL0</a>);</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>	<b>switch</b> (<a class="local col8 ref" href="#8ddrpll" title='ddrpll' data-ref="8ddrpll" data-ref-filename="8ddrpll">ddrpll</a> &amp; <var>0xff</var>) {</td></tr>
<tr><th id="199">199</th><td>	<b>case</b> <var>0xc</var>:</td></tr>
<tr><th id="200">200</th><td>		<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a> = <var>800</var>;</td></tr>
<tr><th id="201">201</th><td>		<b>break</b>;</td></tr>
<tr><th id="202">202</th><td>	<b>case</b> <var>0x10</var>:</td></tr>
<tr><th id="203">203</th><td>		<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a> = <var>1066</var>;</td></tr>
<tr><th id="204">204</th><td>		<b>break</b>;</td></tr>
<tr><th id="205">205</th><td>	<b>case</b> <var>0x14</var>:</td></tr>
<tr><th id="206">206</th><td>		<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a> = <var>1333</var>;</td></tr>
<tr><th id="207">207</th><td>		<b>break</b>;</td></tr>
<tr><th id="208">208</th><td>	<b>case</b> <var>0x18</var>:</td></tr>
<tr><th id="209">209</th><td>		<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a> = <var>1600</var>;</td></tr>
<tr><th id="210">210</th><td>		<b>break</b>;</td></tr>
<tr><th id="211">211</th><td>	<b>default</b>:</td></tr>
<tr><th id="212">212</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;unknown memory frequency 0x%02x\n&quot;, ddrpll &amp; 0xff)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"unknown memory frequency 0x%02x\n"</q>,</td></tr>
<tr><th id="213">213</th><td>				 <a class="local col8 ref" href="#8ddrpll" title='ddrpll' data-ref="8ddrpll" data-ref-filename="8ddrpll">ddrpll</a> &amp; <var>0xff</var>);</td></tr>
<tr><th id="214">214</th><td>		<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a> = <var>0</var>;</td></tr>
<tr><th id="215">215</th><td>		<b>break</b>;</td></tr>
<tr><th id="216">216</th><td>	}</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>	<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::r_t" title='intel_ilk_power_mgmt::r_t' data-ref="intel_ilk_power_mgmt::r_t" data-ref-filename="intel_ilk_power_mgmt..r_t">r_t</a> = <a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a>;</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>	<b>switch</b> (<a class="local col9 ref" href="#9csipll" title='csipll' data-ref="9csipll" data-ref-filename="9csipll">csipll</a> &amp; <var>0x3ff</var>) {</td></tr>
<tr><th id="221">221</th><td>	<b>case</b> <var>0x00c</var>:</td></tr>
<tr><th id="222">222</th><td>		<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::fsb_freq" title='drm_i915_private::fsb_freq' data-ref="drm_i915_private::fsb_freq" data-ref-filename="drm_i915_private..fsb_freq">fsb_freq</a> = <var>3200</var>;</td></tr>
<tr><th id="223">223</th><td>		<b>break</b>;</td></tr>
<tr><th id="224">224</th><td>	<b>case</b> <var>0x00e</var>:</td></tr>
<tr><th id="225">225</th><td>		<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::fsb_freq" title='drm_i915_private::fsb_freq' data-ref="drm_i915_private::fsb_freq" data-ref-filename="drm_i915_private..fsb_freq">fsb_freq</a> = <var>3733</var>;</td></tr>
<tr><th id="226">226</th><td>		<b>break</b>;</td></tr>
<tr><th id="227">227</th><td>	<b>case</b> <var>0x010</var>:</td></tr>
<tr><th id="228">228</th><td>		<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::fsb_freq" title='drm_i915_private::fsb_freq' data-ref="drm_i915_private::fsb_freq" data-ref-filename="drm_i915_private..fsb_freq">fsb_freq</a> = <var>4266</var>;</td></tr>
<tr><th id="229">229</th><td>		<b>break</b>;</td></tr>
<tr><th id="230">230</th><td>	<b>case</b> <var>0x012</var>:</td></tr>
<tr><th id="231">231</th><td>		<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::fsb_freq" title='drm_i915_private::fsb_freq' data-ref="drm_i915_private::fsb_freq" data-ref-filename="drm_i915_private..fsb_freq">fsb_freq</a> = <var>4800</var>;</td></tr>
<tr><th id="232">232</th><td>		<b>break</b>;</td></tr>
<tr><th id="233">233</th><td>	<b>case</b> <var>0x014</var>:</td></tr>
<tr><th id="234">234</th><td>		<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::fsb_freq" title='drm_i915_private::fsb_freq' data-ref="drm_i915_private::fsb_freq" data-ref-filename="drm_i915_private..fsb_freq">fsb_freq</a> = <var>5333</var>;</td></tr>
<tr><th id="235">235</th><td>		<b>break</b>;</td></tr>
<tr><th id="236">236</th><td>	<b>case</b> <var>0x016</var>:</td></tr>
<tr><th id="237">237</th><td>		<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::fsb_freq" title='drm_i915_private::fsb_freq' data-ref="drm_i915_private::fsb_freq" data-ref-filename="drm_i915_private..fsb_freq">fsb_freq</a> = <var>5866</var>;</td></tr>
<tr><th id="238">238</th><td>		<b>break</b>;</td></tr>
<tr><th id="239">239</th><td>	<b>case</b> <var>0x018</var>:</td></tr>
<tr><th id="240">240</th><td>		<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::fsb_freq" title='drm_i915_private::fsb_freq' data-ref="drm_i915_private::fsb_freq" data-ref-filename="drm_i915_private..fsb_freq">fsb_freq</a> = <var>6400</var>;</td></tr>
<tr><th id="241">241</th><td>		<b>break</b>;</td></tr>
<tr><th id="242">242</th><td>	<b>default</b>:</td></tr>
<tr><th id="243">243</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;unknown fsb frequency 0x%04x\n&quot;, csipll &amp; 0x3ff)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"unknown fsb frequency 0x%04x\n"</q>,</td></tr>
<tr><th id="244">244</th><td>				 <a class="local col9 ref" href="#9csipll" title='csipll' data-ref="9csipll" data-ref-filename="9csipll">csipll</a> &amp; <var>0x3ff</var>);</td></tr>
<tr><th id="245">245</th><td>		<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::fsb_freq" title='drm_i915_private::fsb_freq' data-ref="drm_i915_private::fsb_freq" data-ref-filename="drm_i915_private..fsb_freq">fsb_freq</a> = <var>0</var>;</td></tr>
<tr><th id="246">246</th><td>		<b>break</b>;</td></tr>
<tr><th id="247">247</th><td>	}</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>	<b>if</b> (<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::fsb_freq" title='drm_i915_private::fsb_freq' data-ref="drm_i915_private::fsb_freq" data-ref-filename="drm_i915_private..fsb_freq">fsb_freq</a> == <var>3200</var>) {</td></tr>
<tr><th id="250">250</th><td>		<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::c_m" title='intel_ilk_power_mgmt::c_m' data-ref="intel_ilk_power_mgmt::c_m" data-ref-filename="intel_ilk_power_mgmt..c_m">c_m</a> = <var>0</var>;</td></tr>
<tr><th id="251">251</th><td>	} <b>else</b> <b>if</b> (<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::fsb_freq" title='drm_i915_private::fsb_freq' data-ref="drm_i915_private::fsb_freq" data-ref-filename="drm_i915_private..fsb_freq">fsb_freq</a> &gt; <var>3200</var> &amp;&amp; <a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::fsb_freq" title='drm_i915_private::fsb_freq' data-ref="drm_i915_private::fsb_freq" data-ref-filename="drm_i915_private..fsb_freq">fsb_freq</a> &lt;= <var>4800</var>) {</td></tr>
<tr><th id="252">252</th><td>		<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::c_m" title='intel_ilk_power_mgmt::c_m' data-ref="intel_ilk_power_mgmt::c_m" data-ref-filename="intel_ilk_power_mgmt..c_m">c_m</a> = <var>1</var>;</td></tr>
<tr><th id="253">253</th><td>	} <b>else</b> {</td></tr>
<tr><th id="254">254</th><td>		<a class="local col7 ref" href="#7dev_priv" title='dev_priv' data-ref="7dev_priv" data-ref-filename="7dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::c_m" title='intel_ilk_power_mgmt::c_m' data-ref="intel_ilk_power_mgmt::c_m" data-ref-filename="intel_ilk_power_mgmt..c_m">c_m</a> = <var>2</var>;</td></tr>
<tr><th id="255">255</th><td>	}</td></tr>
<tr><th id="256">256</th><td>}</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#cxsr_latency" title='cxsr_latency' data-ref="cxsr_latency" data-ref-filename="cxsr_latency">cxsr_latency</a> <dfn class="tu decl def" id="cxsr_latency_table" title='cxsr_latency_table' data-type='const struct cxsr_latency [30]' data-ref="cxsr_latency_table" data-ref-filename="cxsr_latency_table">cxsr_latency_table</dfn>[] = {</td></tr>
<tr><th id="259">259</th><td>	{<var>1</var>, <var>0</var>, <var>800</var>, <var>400</var>, <var>3382</var>, <var>33382</var>, <var>3983</var>, <var>33983</var>},    <i>/* DDR2-400 SC */</i></td></tr>
<tr><th id="260">260</th><td>	{<var>1</var>, <var>0</var>, <var>800</var>, <var>667</var>, <var>3354</var>, <var>33354</var>, <var>3807</var>, <var>33807</var>},    <i>/* DDR2-667 SC */</i></td></tr>
<tr><th id="261">261</th><td>	{<var>1</var>, <var>0</var>, <var>800</var>, <var>800</var>, <var>3347</var>, <var>33347</var>, <var>3763</var>, <var>33763</var>},    <i>/* DDR2-800 SC */</i></td></tr>
<tr><th id="262">262</th><td>	{<var>1</var>, <var>1</var>, <var>800</var>, <var>667</var>, <var>6420</var>, <var>36420</var>, <var>6873</var>, <var>36873</var>},    <i>/* DDR3-667 SC */</i></td></tr>
<tr><th id="263">263</th><td>	{<var>1</var>, <var>1</var>, <var>800</var>, <var>800</var>, <var>5902</var>, <var>35902</var>, <var>6318</var>, <var>36318</var>},    <i>/* DDR3-800 SC */</i></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>	{<var>1</var>, <var>0</var>, <var>667</var>, <var>400</var>, <var>3400</var>, <var>33400</var>, <var>4021</var>, <var>34021</var>},    <i>/* DDR2-400 SC */</i></td></tr>
<tr><th id="266">266</th><td>	{<var>1</var>, <var>0</var>, <var>667</var>, <var>667</var>, <var>3372</var>, <var>33372</var>, <var>3845</var>, <var>33845</var>},    <i>/* DDR2-667 SC */</i></td></tr>
<tr><th id="267">267</th><td>	{<var>1</var>, <var>0</var>, <var>667</var>, <var>800</var>, <var>3386</var>, <var>33386</var>, <var>3822</var>, <var>33822</var>},    <i>/* DDR2-800 SC */</i></td></tr>
<tr><th id="268">268</th><td>	{<var>1</var>, <var>1</var>, <var>667</var>, <var>667</var>, <var>6438</var>, <var>36438</var>, <var>6911</var>, <var>36911</var>},    <i>/* DDR3-667 SC */</i></td></tr>
<tr><th id="269">269</th><td>	{<var>1</var>, <var>1</var>, <var>667</var>, <var>800</var>, <var>5941</var>, <var>35941</var>, <var>6377</var>, <var>36377</var>},    <i>/* DDR3-800 SC */</i></td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>	{<var>1</var>, <var>0</var>, <var>400</var>, <var>400</var>, <var>3472</var>, <var>33472</var>, <var>4173</var>, <var>34173</var>},    <i>/* DDR2-400 SC */</i></td></tr>
<tr><th id="272">272</th><td>	{<var>1</var>, <var>0</var>, <var>400</var>, <var>667</var>, <var>3443</var>, <var>33443</var>, <var>3996</var>, <var>33996</var>},    <i>/* DDR2-667 SC */</i></td></tr>
<tr><th id="273">273</th><td>	{<var>1</var>, <var>0</var>, <var>400</var>, <var>800</var>, <var>3430</var>, <var>33430</var>, <var>3946</var>, <var>33946</var>},    <i>/* DDR2-800 SC */</i></td></tr>
<tr><th id="274">274</th><td>	{<var>1</var>, <var>1</var>, <var>400</var>, <var>667</var>, <var>6509</var>, <var>36509</var>, <var>7062</var>, <var>37062</var>},    <i>/* DDR3-667 SC */</i></td></tr>
<tr><th id="275">275</th><td>	{<var>1</var>, <var>1</var>, <var>400</var>, <var>800</var>, <var>5985</var>, <var>35985</var>, <var>6501</var>, <var>36501</var>},    <i>/* DDR3-800 SC */</i></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>	{<var>0</var>, <var>0</var>, <var>800</var>, <var>400</var>, <var>3438</var>, <var>33438</var>, <var>4065</var>, <var>34065</var>},    <i>/* DDR2-400 SC */</i></td></tr>
<tr><th id="278">278</th><td>	{<var>0</var>, <var>0</var>, <var>800</var>, <var>667</var>, <var>3410</var>, <var>33410</var>, <var>3889</var>, <var>33889</var>},    <i>/* DDR2-667 SC */</i></td></tr>
<tr><th id="279">279</th><td>	{<var>0</var>, <var>0</var>, <var>800</var>, <var>800</var>, <var>3403</var>, <var>33403</var>, <var>3845</var>, <var>33845</var>},    <i>/* DDR2-800 SC */</i></td></tr>
<tr><th id="280">280</th><td>	{<var>0</var>, <var>1</var>, <var>800</var>, <var>667</var>, <var>6476</var>, <var>36476</var>, <var>6955</var>, <var>36955</var>},    <i>/* DDR3-667 SC */</i></td></tr>
<tr><th id="281">281</th><td>	{<var>0</var>, <var>1</var>, <var>800</var>, <var>800</var>, <var>5958</var>, <var>35958</var>, <var>6400</var>, <var>36400</var>},    <i>/* DDR3-800 SC */</i></td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>	{<var>0</var>, <var>0</var>, <var>667</var>, <var>400</var>, <var>3456</var>, <var>33456</var>, <var>4103</var>, <var>34106</var>},    <i>/* DDR2-400 SC */</i></td></tr>
<tr><th id="284">284</th><td>	{<var>0</var>, <var>0</var>, <var>667</var>, <var>667</var>, <var>3428</var>, <var>33428</var>, <var>3927</var>, <var>33927</var>},    <i>/* DDR2-667 SC */</i></td></tr>
<tr><th id="285">285</th><td>	{<var>0</var>, <var>0</var>, <var>667</var>, <var>800</var>, <var>3443</var>, <var>33443</var>, <var>3905</var>, <var>33905</var>},    <i>/* DDR2-800 SC */</i></td></tr>
<tr><th id="286">286</th><td>	{<var>0</var>, <var>1</var>, <var>667</var>, <var>667</var>, <var>6494</var>, <var>36494</var>, <var>6993</var>, <var>36993</var>},    <i>/* DDR3-667 SC */</i></td></tr>
<tr><th id="287">287</th><td>	{<var>0</var>, <var>1</var>, <var>667</var>, <var>800</var>, <var>5998</var>, <var>35998</var>, <var>6460</var>, <var>36460</var>},    <i>/* DDR3-800 SC */</i></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>	{<var>0</var>, <var>0</var>, <var>400</var>, <var>400</var>, <var>3528</var>, <var>33528</var>, <var>4255</var>, <var>34255</var>},    <i>/* DDR2-400 SC */</i></td></tr>
<tr><th id="290">290</th><td>	{<var>0</var>, <var>0</var>, <var>400</var>, <var>667</var>, <var>3500</var>, <var>33500</var>, <var>4079</var>, <var>34079</var>},    <i>/* DDR2-667 SC */</i></td></tr>
<tr><th id="291">291</th><td>	{<var>0</var>, <var>0</var>, <var>400</var>, <var>800</var>, <var>3487</var>, <var>33487</var>, <var>4029</var>, <var>34029</var>},    <i>/* DDR2-800 SC */</i></td></tr>
<tr><th id="292">292</th><td>	{<var>0</var>, <var>1</var>, <var>400</var>, <var>667</var>, <var>6566</var>, <var>36566</var>, <var>7145</var>, <var>37145</var>},    <i>/* DDR3-667 SC */</i></td></tr>
<tr><th id="293">293</th><td>	{<var>0</var>, <var>1</var>, <var>400</var>, <var>800</var>, <var>6042</var>, <var>36042</var>, <var>6584</var>, <var>36584</var>},    <i>/* DDR3-800 SC */</i></td></tr>
<tr><th id="294">294</th><td>};</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#cxsr_latency" title='cxsr_latency' data-ref="cxsr_latency" data-ref-filename="cxsr_latency">cxsr_latency</a> *<dfn class="tu decl def fn" id="intel_get_cxsr_latency" title='intel_get_cxsr_latency' data-type='const struct cxsr_latency * intel_get_cxsr_latency(bool is_desktop, bool is_ddr3, int fsb, int mem)' data-ref="intel_get_cxsr_latency" data-ref-filename="intel_get_cxsr_latency">intel_get_cxsr_latency</dfn>(<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col0 decl" id="10is_desktop" title='is_desktop' data-type='bool' data-ref="10is_desktop" data-ref-filename="10is_desktop">is_desktop</dfn>,</td></tr>
<tr><th id="297">297</th><td>							 <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col1 decl" id="11is_ddr3" title='is_ddr3' data-type='bool' data-ref="11is_ddr3" data-ref-filename="11is_ddr3">is_ddr3</dfn>,</td></tr>
<tr><th id="298">298</th><td>							 <em>int</em> <dfn class="local col2 decl" id="12fsb" title='fsb' data-type='int' data-ref="12fsb" data-ref-filename="12fsb">fsb</dfn>,</td></tr>
<tr><th id="299">299</th><td>							 <em>int</em> <dfn class="local col3 decl" id="13mem" title='mem' data-type='int' data-ref="13mem" data-ref-filename="13mem">mem</dfn>)</td></tr>
<tr><th id="300">300</th><td>{</td></tr>
<tr><th id="301">301</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#cxsr_latency" title='cxsr_latency' data-ref="cxsr_latency" data-ref-filename="cxsr_latency">cxsr_latency</a> *<dfn class="local col4 decl" id="14latency" title='latency' data-type='const struct cxsr_latency *' data-ref="14latency" data-ref-filename="14latency">latency</dfn>;</td></tr>
<tr><th id="302">302</th><td>	<em>int</em> <dfn class="local col5 decl" id="15i" title='i' data-type='int' data-ref="15i" data-ref-filename="15i">i</dfn>;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>	<b>if</b> (<a class="local col2 ref" href="#12fsb" title='fsb' data-ref="12fsb" data-ref-filename="12fsb">fsb</a> == <var>0</var> || <a class="local col3 ref" href="#13mem" title='mem' data-ref="13mem" data-ref-filename="13mem">mem</a> == <var>0</var>)</td></tr>
<tr><th id="305">305</th><td>		<b>return</b> <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>;</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>	<b>for</b> (<a class="local col5 ref" href="#15i" title='i' data-ref="15i" data-ref-filename="15i">i</a> = <var>0</var>; <a class="local col5 ref" href="#15i" title='i' data-ref="15i" data-ref-filename="15i">i</a> &lt; <a class="macro" href="../../../../include/linux/kernel.h.html#47" title="(sizeof(cxsr_latency_table) / sizeof((cxsr_latency_table)[0]) + (sizeof(struct { int:(-!!(__builtin_types_compatible_p(typeof((cxsr_latency_table)), typeof(&amp;(cxsr_latency_table)[0])))); })))" data-ref="_M/ARRAY_SIZE">ARRAY_SIZE</a>(<a class="tu ref" href="#cxsr_latency_table" title='cxsr_latency_table' data-use='r' data-ref="cxsr_latency_table" data-ref-filename="cxsr_latency_table">cxsr_latency_table</a>); <a class="local col5 ref" href="#15i" title='i' data-ref="15i" data-ref-filename="15i">i</a>++) {</td></tr>
<tr><th id="308">308</th><td>		<a class="local col4 ref" href="#14latency" title='latency' data-ref="14latency" data-ref-filename="14latency">latency</a> = &amp;<a class="tu ref" href="#cxsr_latency_table" title='cxsr_latency_table' data-use='a' data-ref="cxsr_latency_table" data-ref-filename="cxsr_latency_table">cxsr_latency_table</a>[<a class="local col5 ref" href="#15i" title='i' data-ref="15i" data-ref-filename="15i">i</a>];</td></tr>
<tr><th id="309">309</th><td>		<b>if</b> (<a class="local col0 ref" href="#10is_desktop" title='is_desktop' data-ref="10is_desktop" data-ref-filename="10is_desktop">is_desktop</a> == <a class="local col4 ref" href="#14latency" title='latency' data-ref="14latency" data-ref-filename="14latency">latency</a>-&gt;<a class="ref field" href="intel_drv.h.html#cxsr_latency::is_desktop" title='cxsr_latency::is_desktop' data-ref="cxsr_latency::is_desktop" data-ref-filename="cxsr_latency..is_desktop">is_desktop</a> &amp;&amp;</td></tr>
<tr><th id="310">310</th><td>		    <a class="local col1 ref" href="#11is_ddr3" title='is_ddr3' data-ref="11is_ddr3" data-ref-filename="11is_ddr3">is_ddr3</a> == <a class="local col4 ref" href="#14latency" title='latency' data-ref="14latency" data-ref-filename="14latency">latency</a>-&gt;<a class="ref field" href="intel_drv.h.html#cxsr_latency::is_ddr3" title='cxsr_latency::is_ddr3' data-ref="cxsr_latency::is_ddr3" data-ref-filename="cxsr_latency..is_ddr3">is_ddr3</a> &amp;&amp;</td></tr>
<tr><th id="311">311</th><td>		    <a class="local col2 ref" href="#12fsb" title='fsb' data-ref="12fsb" data-ref-filename="12fsb">fsb</a> == <a class="local col4 ref" href="#14latency" title='latency' data-ref="14latency" data-ref-filename="14latency">latency</a>-&gt;<a class="ref field" href="intel_drv.h.html#cxsr_latency::fsb_freq" title='cxsr_latency::fsb_freq' data-ref="cxsr_latency::fsb_freq" data-ref-filename="cxsr_latency..fsb_freq">fsb_freq</a> &amp;&amp; <a class="local col3 ref" href="#13mem" title='mem' data-ref="13mem" data-ref-filename="13mem">mem</a> == <a class="local col4 ref" href="#14latency" title='latency' data-ref="14latency" data-ref-filename="14latency">latency</a>-&gt;<a class="ref field" href="intel_drv.h.html#cxsr_latency::mem_freq" title='cxsr_latency::mem_freq' data-ref="cxsr_latency::mem_freq" data-ref-filename="cxsr_latency..mem_freq">mem_freq</a>)</td></tr>
<tr><th id="312">312</th><td>			<b>return</b> <a class="local col4 ref" href="#14latency" title='latency' data-ref="14latency" data-ref-filename="14latency">latency</a>;</td></tr>
<tr><th id="313">313</th><td>	}</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Unknown FSB/MEM found, disable CxSR\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Unknown FSB/MEM found, disable CxSR\n"</q>);</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>;</td></tr>
<tr><th id="318">318</th><td>}</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="chv_set_memory_dvfs" title='chv_set_memory_dvfs' data-type='void chv_set_memory_dvfs(struct drm_i915_private * dev_priv, bool enable)' data-ref="chv_set_memory_dvfs" data-ref-filename="chv_set_memory_dvfs">chv_set_memory_dvfs</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="16dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="16dev_priv" data-ref-filename="16dev_priv">dev_priv</dfn>, <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col7 decl" id="17enable" title='enable' data-type='bool' data-ref="17enable" data-ref-filename="17enable">enable</dfn>)</td></tr>
<tr><th id="321">321</th><td>{</td></tr>
<tr><th id="322">322</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col8 decl" id="18val" title='val' data-type='u32' data-ref="18val" data-ref-filename="18val">val</dfn>;</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>	<a class="ref fn" href="intel_sideband.h.html#vlv_punit_get" title='vlv_punit_get' data-ref="vlv_punit_get" data-ref-filename="vlv_punit_get">vlv_punit_get</a>(<a class="local col6 ref" href="#16dev_priv" title='dev_priv' data-ref="16dev_priv" data-ref-filename="16dev_priv">dev_priv</a>);</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>	<a class="local col8 ref" href="#18val" title='val' data-ref="18val" data-ref-filename="18val">val</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col6 ref" href="#16dev_priv" title='dev_priv' data-ref="16dev_priv" data-ref-filename="16dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1225" title="0x139" data-ref="_M/PUNIT_REG_DDR_SETUP2">PUNIT_REG_DDR_SETUP2</a>);</td></tr>
<tr><th id="327">327</th><td>	<b>if</b> (<a class="local col7 ref" href="#17enable" title='enable' data-ref="17enable" data-ref-filename="17enable">enable</a>)</td></tr>
<tr><th id="328">328</th><td>		<a class="local col8 ref" href="#18val" title='val' data-ref="18val" data-ref-filename="18val">val</a> &amp;= ~<a class="macro" href="i915_reg.h.html#1228" title="(1 &lt;&lt; 0)" data-ref="_M/FORCE_DDR_HIGH_FREQ">FORCE_DDR_HIGH_FREQ</a>;</td></tr>
<tr><th id="329">329</th><td>	<b>else</b></td></tr>
<tr><th id="330">330</th><td>		<a class="local col8 ref" href="#18val" title='val' data-ref="18val" data-ref-filename="18val">val</a> |= <a class="macro" href="i915_reg.h.html#1228" title="(1 &lt;&lt; 0)" data-ref="_M/FORCE_DDR_HIGH_FREQ">FORCE_DDR_HIGH_FREQ</a>;</td></tr>
<tr><th id="331">331</th><td>	<a class="local col8 ref" href="#18val" title='val' data-ref="18val" data-ref-filename="18val">val</a> &amp;= ~<a class="macro" href="i915_reg.h.html#1227" title="(1 &lt;&lt; 1)" data-ref="_M/FORCE_DDR_LOW_FREQ">FORCE_DDR_LOW_FREQ</a>;</td></tr>
<tr><th id="332">332</th><td>	<a class="local col8 ref" href="#18val" title='val' data-ref="18val" data-ref-filename="18val">val</a> |= <a class="macro" href="i915_reg.h.html#1226" title="(1 &lt;&lt; 8)" data-ref="_M/FORCE_DDR_FREQ_REQ_ACK">FORCE_DDR_FREQ_REQ_ACK</a>;</td></tr>
<tr><th id="333">333</th><td>	<a class="ref fn" href="intel_sideband.h.html#vlv_punit_write" title='vlv_punit_write' data-ref="vlv_punit_write" data-ref-filename="vlv_punit_write">vlv_punit_write</a>(<a class="local col6 ref" href="#16dev_priv" title='dev_priv' data-ref="16dev_priv" data-ref-filename="16dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1225" title="0x139" data-ref="_M/PUNIT_REG_DDR_SETUP2">PUNIT_REG_DDR_SETUP2</a>, <a class="local col8 ref" href="#18val" title='val' data-ref="18val" data-ref-filename="18val">val</a>);</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>	<b>if</b> (<a class="macro" href="i915_utils.h.html#285" title="({ const ktime_t end__ = ((ktime_get_raw()) + (1000ll * (((3) * 1000)))); long wait__ = ((10)); int ret__; do { _cond_resched(); } while (0); for (;;) { const bool expired__ = ktime_after(ktime_get_raw(), end__); ; __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); if ((((vlv_punit_read(dev_priv, 0x139) &amp; (1 &lt;&lt; 8)) == 0))) { ret__ = 0; break; } if (expired__) { ret__ = -110; break; } usleep_range(wait__, wait__ * 2); if (wait__ &lt; ((1000))) wait__ &lt;&lt;= 1; } ret__; })" data-ref="_M/wait_for">wait_for</a>((<a class="ref fn" href="intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col6 ref" href="#16dev_priv" title='dev_priv' data-ref="16dev_priv" data-ref-filename="16dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1225" title="0x139" data-ref="_M/PUNIT_REG_DDR_SETUP2">PUNIT_REG_DDR_SETUP2</a>) &amp;</td></tr>
<tr><th id="336">336</th><td>		      <a class="macro" href="i915_reg.h.html#1226" title="(1 &lt;&lt; 8)" data-ref="_M/FORCE_DDR_FREQ_REQ_ACK">FORCE_DDR_FREQ_REQ_ACK</a>) == <var>0</var>, <var>3</var>))</td></tr>
<tr><th id="337">337</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;timed out waiting for Punit DDR DVFS request\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"timed out waiting for Punit DDR DVFS request\n"</q>);</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>	<a class="ref fn" href="intel_sideband.h.html#vlv_punit_put" title='vlv_punit_put' data-ref="vlv_punit_put" data-ref-filename="vlv_punit_put">vlv_punit_put</a>(<a class="local col6 ref" href="#16dev_priv" title='dev_priv' data-ref="16dev_priv" data-ref-filename="16dev_priv">dev_priv</a>);</td></tr>
<tr><th id="340">340</th><td>}</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="chv_set_memory_pm5" title='chv_set_memory_pm5' data-type='void chv_set_memory_pm5(struct drm_i915_private * dev_priv, bool enable)' data-ref="chv_set_memory_pm5" data-ref-filename="chv_set_memory_pm5">chv_set_memory_pm5</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="19dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="19dev_priv" data-ref-filename="19dev_priv">dev_priv</dfn>, <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col0 decl" id="20enable" title='enable' data-type='bool' data-ref="20enable" data-ref-filename="20enable">enable</dfn>)</td></tr>
<tr><th id="343">343</th><td>{</td></tr>
<tr><th id="344">344</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="21val" title='val' data-type='u32' data-ref="21val" data-ref-filename="21val">val</dfn>;</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>	<a class="ref fn" href="intel_sideband.h.html#vlv_punit_get" title='vlv_punit_get' data-ref="vlv_punit_get" data-ref-filename="vlv_punit_get">vlv_punit_get</a>(<a class="local col9 ref" href="#19dev_priv" title='dev_priv' data-ref="19dev_priv" data-ref-filename="19dev_priv">dev_priv</a>);</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>	<a class="local col1 ref" href="#21val" title='val' data-ref="21val" data-ref-filename="21val">val</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col9 ref" href="#19dev_priv" title='dev_priv' data-ref="19dev_priv" data-ref-filename="19dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1136" title="0x36" data-ref="_M/PUNIT_REG_DSPSSPM">PUNIT_REG_DSPSSPM</a>);</td></tr>
<tr><th id="349">349</th><td>	<b>if</b> (<a class="local col0 ref" href="#20enable" title='enable' data-ref="20enable" data-ref-filename="20enable">enable</a>)</td></tr>
<tr><th id="350">350</th><td>		<a class="local col1 ref" href="#21val" title='val' data-ref="21val" data-ref-filename="21val">val</a> |= <a class="macro" href="i915_reg.h.html#1147" title="(1 &lt;&lt; 6)" data-ref="_M/DSP_MAXFIFO_PM5_ENABLE">DSP_MAXFIFO_PM5_ENABLE</a>;</td></tr>
<tr><th id="351">351</th><td>	<b>else</b></td></tr>
<tr><th id="352">352</th><td>		<a class="local col1 ref" href="#21val" title='val' data-ref="21val" data-ref-filename="21val">val</a> &amp;= ~<a class="macro" href="i915_reg.h.html#1147" title="(1 &lt;&lt; 6)" data-ref="_M/DSP_MAXFIFO_PM5_ENABLE">DSP_MAXFIFO_PM5_ENABLE</a>;</td></tr>
<tr><th id="353">353</th><td>	<a class="ref fn" href="intel_sideband.h.html#vlv_punit_write" title='vlv_punit_write' data-ref="vlv_punit_write" data-ref-filename="vlv_punit_write">vlv_punit_write</a>(<a class="local col9 ref" href="#19dev_priv" title='dev_priv' data-ref="19dev_priv" data-ref-filename="19dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1136" title="0x36" data-ref="_M/PUNIT_REG_DSPSSPM">PUNIT_REG_DSPSSPM</a>, <a class="local col1 ref" href="#21val" title='val' data-ref="21val" data-ref-filename="21val">val</a>);</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>	<a class="ref fn" href="intel_sideband.h.html#vlv_punit_put" title='vlv_punit_put' data-ref="vlv_punit_put" data-ref-filename="vlv_punit_put">vlv_punit_put</a>(<a class="local col9 ref" href="#19dev_priv" title='dev_priv' data-ref="19dev_priv" data-ref-filename="19dev_priv">dev_priv</a>);</td></tr>
<tr><th id="356">356</th><td>}</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/FW_WM" data-ref="_M/FW_WM">FW_WM</dfn>(value, plane) \</u></td></tr>
<tr><th id="359">359</th><td><u>	(((value) &lt;&lt; DSPFW_ ## plane ## _SHIFT) &amp; DSPFW_ ## plane ## _MASK)</u></td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="_intel_set_memory_cxsr" title='_intel_set_memory_cxsr' data-type='bool _intel_set_memory_cxsr(struct drm_i915_private * dev_priv, bool enable)' data-ref="_intel_set_memory_cxsr" data-ref-filename="_intel_set_memory_cxsr">_intel_set_memory_cxsr</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="22dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="22dev_priv" data-ref-filename="22dev_priv">dev_priv</dfn>, <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col3 decl" id="23enable" title='enable' data-type='bool' data-ref="23enable" data-ref-filename="23enable">enable</dfn>)</td></tr>
<tr><th id="362">362</th><td>{</td></tr>
<tr><th id="363">363</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col4 decl" id="24was_enabled" title='was_enabled' data-type='bool' data-ref="24was_enabled" data-ref-filename="24was_enabled">was_enabled</dfn>;</td></tr>
<tr><th id="364">364</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="25val" title='val' data-type='u32' data-ref="25val" data-ref-filename="25val">val</dfn>;</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col2 ref" href="#22dev_priv" title='dev_priv' data-ref="22dev_priv" data-ref-filename="22dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col2 ref" href="#22dev_priv" title='dev_priv' data-ref="22dev_priv" data-ref-filename="22dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="367">367</th><td>		<a class="local col4 ref" href="#24was_enabled" title='was_enabled' data-ref="24was_enabled" data-ref-filename="24was_enabled">was_enabled</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x6500) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3575" title="((const i915_reg_t){ .reg = (0x180000 + 0x6500) })" data-ref="_M/FW_BLC_SELF_VLV">FW_BLC_SELF_VLV</a>) &amp; <a class="macro" href="i915_reg.h.html#3576" title="(1 &lt;&lt; 15)" data-ref="_M/FW_CSPWRDWNEN">FW_CSPWRDWNEN</a>;</td></tr>
<tr><th id="368">368</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x6500) })), (enable ? (1 &lt;&lt; 15) : 0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3575" title="((const i915_reg_t){ .reg = (0x180000 + 0x6500) })" data-ref="_M/FW_BLC_SELF_VLV">FW_BLC_SELF_VLV</a>, <a class="local col3 ref" href="#23enable" title='enable' data-ref="23enable" data-ref-filename="23enable">enable</a> ? <a class="macro" href="i915_reg.h.html#3576" title="(1 &lt;&lt; 15)" data-ref="_M/FW_CSPWRDWNEN">FW_CSPWRDWNEN</a> : <var>0</var>);</td></tr>
<tr><th id="369">369</th><td>		<a class="macro" href="i915_drv.h.html#2765" title="((void)intel_uncore_read_notrace(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x6500) }))))" data-ref="_M/POSTING_READ">POSTING_READ</a>(<a class="macro" href="i915_reg.h.html#3575" title="((const i915_reg_t){ .reg = (0x180000 + 0x6500) })" data-ref="_M/FW_BLC_SELF_VLV">FW_BLC_SELF_VLV</a>);</td></tr>
<tr><th id="370">370</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2109" title="(IS_PLATFORM(dev_priv, INTEL_G45) || IS_PLATFORM(dev_priv, INTEL_GM45))" data-ref="_M/IS_G4X">IS_G4X</a>(<a class="local col2 ref" href="#22dev_priv" title='dev_priv' data-ref="22dev_priv" data-ref-filename="22dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2106" title="IS_PLATFORM(dev_priv, INTEL_I965GM)" data-ref="_M/IS_I965GM">IS_I965GM</a>(<a class="local col2 ref" href="#22dev_priv" title='dev_priv' data-ref="22dev_priv" data-ref-filename="22dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="371">371</th><td>		<a class="local col4 ref" href="#24was_enabled" title='was_enabled' data-ref="24was_enabled" data-ref-filename="24was_enabled">was_enabled</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20e0) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#2770" title="((const i915_reg_t){ .reg = (0x20e0) })" data-ref="_M/FW_BLC_SELF">FW_BLC_SELF</a>) &amp; <a class="macro" href="i915_reg.h.html#2773" title="(1 &lt;&lt; 15)" data-ref="_M/FW_BLC_SELF_EN">FW_BLC_SELF_EN</a>;</td></tr>
<tr><th id="372">372</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20e0) })), (enable ? (1 &lt;&lt; 15) : 0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2770" title="((const i915_reg_t){ .reg = (0x20e0) })" data-ref="_M/FW_BLC_SELF">FW_BLC_SELF</a>, <a class="local col3 ref" href="#23enable" title='enable' data-ref="23enable" data-ref-filename="23enable">enable</a> ? <a class="macro" href="i915_reg.h.html#2773" title="(1 &lt;&lt; 15)" data-ref="_M/FW_BLC_SELF_EN">FW_BLC_SELF_EN</a> : <var>0</var>);</td></tr>
<tr><th id="373">373</th><td>		<a class="macro" href="i915_drv.h.html#2765" title="((void)intel_uncore_read_notrace(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20e0) }))))" data-ref="_M/POSTING_READ">POSTING_READ</a>(<a class="macro" href="i915_reg.h.html#2770" title="((const i915_reg_t){ .reg = (0x20e0) })" data-ref="_M/FW_BLC_SELF">FW_BLC_SELF</a>);</td></tr>
<tr><th id="374">374</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2110" title="IS_PLATFORM(dev_priv, INTEL_PINEVIEW)" data-ref="_M/IS_PINEVIEW">IS_PINEVIEW</a>(<a class="local col2 ref" href="#22dev_priv" title='dev_priv' data-ref="22dev_priv" data-ref-filename="22dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="375">375</th><td>		<a class="local col5 ref" href="#25val" title='val' data-ref="25val" data-ref-filename="25val">val</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5916" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })" data-ref="_M/DSPFW3">DSPFW3</a>);</td></tr>
<tr><th id="376">376</th><td>		<a class="local col4 ref" href="#24was_enabled" title='was_enabled' data-ref="24was_enabled" data-ref-filename="24was_enabled">was_enabled</a> = <a class="local col5 ref" href="#25val" title='val' data-ref="25val" data-ref-filename="25val">val</a> &amp; <a class="macro" href="i915_reg.h.html#5918" title="(1 &lt;&lt; 30)" data-ref="_M/PINEVIEW_SELF_REFRESH_EN">PINEVIEW_SELF_REFRESH_EN</a>;</td></tr>
<tr><th id="377">377</th><td>		<b>if</b> (<a class="local col3 ref" href="#23enable" title='enable' data-ref="23enable" data-ref-filename="23enable">enable</a>)</td></tr>
<tr><th id="378">378</th><td>			<a class="local col5 ref" href="#25val" title='val' data-ref="25val" data-ref-filename="25val">val</a> |= <a class="macro" href="i915_reg.h.html#5918" title="(1 &lt;&lt; 30)" data-ref="_M/PINEVIEW_SELF_REFRESH_EN">PINEVIEW_SELF_REFRESH_EN</a>;</td></tr>
<tr><th id="379">379</th><td>		<b>else</b></td></tr>
<tr><th id="380">380</th><td>			<a class="local col5 ref" href="#25val" title='val' data-ref="25val" data-ref-filename="25val">val</a> &amp;= ~<a class="macro" href="i915_reg.h.html#5918" title="(1 &lt;&lt; 30)" data-ref="_M/PINEVIEW_SELF_REFRESH_EN">PINEVIEW_SELF_REFRESH_EN</a>;</td></tr>
<tr><th id="381">381</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5916" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })" data-ref="_M/DSPFW3">DSPFW3</a>, <a class="local col5 ref" href="#25val" title='val' data-ref="25val" data-ref-filename="25val">val</a>);</td></tr>
<tr><th id="382">382</th><td>		<a class="macro" href="i915_drv.h.html#2765" title="((void)intel_uncore_read_notrace(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) }))))" data-ref="_M/POSTING_READ">POSTING_READ</a>(<a class="macro" href="i915_reg.h.html#5916" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })" data-ref="_M/DSPFW3">DSPFW3</a>);</td></tr>
<tr><th id="383">383</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2103" title="IS_PLATFORM(dev_priv, INTEL_I945G)" data-ref="_M/IS_I945G">IS_I945G</a>(<a class="local col2 ref" href="#22dev_priv" title='dev_priv' data-ref="22dev_priv" data-ref-filename="22dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2104" title="IS_PLATFORM(dev_priv, INTEL_I945GM)" data-ref="_M/IS_I945GM">IS_I945GM</a>(<a class="local col2 ref" href="#22dev_priv" title='dev_priv' data-ref="22dev_priv" data-ref-filename="22dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="384">384</th><td>		<a class="local col4 ref" href="#24was_enabled" title='was_enabled' data-ref="24was_enabled" data-ref-filename="24was_enabled">was_enabled</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20e0) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#2770" title="((const i915_reg_t){ .reg = (0x20e0) })" data-ref="_M/FW_BLC_SELF">FW_BLC_SELF</a>) &amp; <a class="macro" href="i915_reg.h.html#2773" title="(1 &lt;&lt; 15)" data-ref="_M/FW_BLC_SELF_EN">FW_BLC_SELF_EN</a>;</td></tr>
<tr><th id="385">385</th><td>		<a class="local col5 ref" href="#25val" title='val' data-ref="25val" data-ref-filename="25val">val</a> = <a class="local col3 ref" href="#23enable" title='enable' data-ref="23enable" data-ref-filename="23enable">enable</a> ? <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 15)) _a = ((1 &lt;&lt; 15)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_385(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_385(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_385(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_385(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_385(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_385(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2773" title="(1 &lt;&lt; 15)" data-ref="_M/FW_BLC_SELF_EN">FW_BLC_SELF_EN</a>) :</td></tr>
<tr><th id="386">386</th><td>			       <a class="macro" href="i915_reg.h.html#271" title="(({ if (__builtin_constant_p(((1 &lt;&lt; 15)))) do { extern void __compiletime_assert_386(void) ; if (!(!(((((1 &lt;&lt; 15))) &amp; 0xffff0000)))) __compiletime_assert_386(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_386(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_386(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 15))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_386(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 15)))))) __compiletime_assert_386(); } while (0); ((((1 &lt;&lt; 15))) &lt;&lt; 16 | (0)); }))" data-ref="_M/_MASKED_BIT_DISABLE">_MASKED_BIT_DISABLE</a>(<a class="macro" href="i915_reg.h.html#2773" title="(1 &lt;&lt; 15)" data-ref="_M/FW_BLC_SELF_EN">FW_BLC_SELF_EN</a>);</td></tr>
<tr><th id="387">387</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20e0) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2770" title="((const i915_reg_t){ .reg = (0x20e0) })" data-ref="_M/FW_BLC_SELF">FW_BLC_SELF</a>, <a class="local col5 ref" href="#25val" title='val' data-ref="25val" data-ref-filename="25val">val</a>);</td></tr>
<tr><th id="388">388</th><td>		<a class="macro" href="i915_drv.h.html#2765" title="((void)intel_uncore_read_notrace(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20e0) }))))" data-ref="_M/POSTING_READ">POSTING_READ</a>(<a class="macro" href="i915_reg.h.html#2770" title="((const i915_reg_t){ .reg = (0x20e0) })" data-ref="_M/FW_BLC_SELF">FW_BLC_SELF</a>);</td></tr>
<tr><th id="389">389</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2102" title="IS_PLATFORM(dev_priv, INTEL_I915GM)" data-ref="_M/IS_I915GM">IS_I915GM</a>(<a class="local col2 ref" href="#22dev_priv" title='dev_priv' data-ref="22dev_priv" data-ref-filename="22dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="390">390</th><td>		<i>/*</i></td></tr>
<tr><th id="391">391</th><td><i>		 * FIXME can't find a bit like this for 915G, and</i></td></tr>
<tr><th id="392">392</th><td><i>		 * and yet it does have the related watermark in</i></td></tr>
<tr><th id="393">393</th><td><i>		 * FW_BLC_SELF. What's going on?</i></td></tr>
<tr><th id="394">394</th><td><i>		 */</i></td></tr>
<tr><th id="395">395</th><td>		<a class="local col4 ref" href="#24was_enabled" title='was_enabled' data-ref="24was_enabled" data-ref-filename="24was_enabled">was_enabled</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20c0) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#2755" title="((const i915_reg_t){ .reg = (0x20c0) })" data-ref="_M/INSTPM">INSTPM</a>) &amp; <a class="macro" href="i915_reg.h.html#2756" title="(1 &lt;&lt; 12)" data-ref="_M/INSTPM_SELF_EN">INSTPM_SELF_EN</a>;</td></tr>
<tr><th id="396">396</th><td>		<a class="local col5 ref" href="#25val" title='val' data-ref="25val" data-ref-filename="25val">val</a> = <a class="local col3 ref" href="#23enable" title='enable' data-ref="23enable" data-ref-filename="23enable">enable</a> ? <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 12)) _a = ((1 &lt;&lt; 12)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_396(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_396(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_396(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_396(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_396(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_396(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2756" title="(1 &lt;&lt; 12)" data-ref="_M/INSTPM_SELF_EN">INSTPM_SELF_EN</a>) :</td></tr>
<tr><th id="397">397</th><td>			       <a class="macro" href="i915_reg.h.html#271" title="(({ if (__builtin_constant_p(((1 &lt;&lt; 12)))) do { extern void __compiletime_assert_397(void) ; if (!(!(((((1 &lt;&lt; 12))) &amp; 0xffff0000)))) __compiletime_assert_397(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_397(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_397(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 12))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_397(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 12)))))) __compiletime_assert_397(); } while (0); ((((1 &lt;&lt; 12))) &lt;&lt; 16 | (0)); }))" data-ref="_M/_MASKED_BIT_DISABLE">_MASKED_BIT_DISABLE</a>(<a class="macro" href="i915_reg.h.html#2756" title="(1 &lt;&lt; 12)" data-ref="_M/INSTPM_SELF_EN">INSTPM_SELF_EN</a>);</td></tr>
<tr><th id="398">398</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20c0) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2755" title="((const i915_reg_t){ .reg = (0x20c0) })" data-ref="_M/INSTPM">INSTPM</a>, <a class="local col5 ref" href="#25val" title='val' data-ref="25val" data-ref-filename="25val">val</a>);</td></tr>
<tr><th id="399">399</th><td>		<a class="macro" href="i915_drv.h.html#2765" title="((void)intel_uncore_read_notrace(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20c0) }))))" data-ref="_M/POSTING_READ">POSTING_READ</a>(<a class="macro" href="i915_reg.h.html#2755" title="((const i915_reg_t){ .reg = (0x20c0) })" data-ref="_M/INSTPM">INSTPM</a>);</td></tr>
<tr><th id="400">400</th><td>	} <b>else</b> {</td></tr>
<tr><th id="401">401</th><td>		<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="402">402</th><td>	}</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>	<a class="ref fn" href="i915_trace.h.html#145" title='trace_intel_memory_cxsr' data-ref="trace_intel_memory_cxsr" data-ref-filename="trace_intel_memory_cxsr">trace_intel_memory_cxsr</a>(<a class="local col2 ref" href="#22dev_priv" title='dev_priv' data-ref="22dev_priv" data-ref-filename="22dev_priv">dev_priv</a>, <a class="local col4 ref" href="#24was_enabled" title='was_enabled' data-ref="24was_enabled" data-ref-filename="24was_enabled">was_enabled</a>, <a class="local col3 ref" href="#23enable" title='enable' data-ref="23enable" data-ref-filename="23enable">enable</a>);</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;memory self-refresh is %s (was %s)\n&quot;, enableddisabled(enable), enableddisabled(was_enabled))" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"memory self-refresh is %s (was %s)\n"</q>,</td></tr>
<tr><th id="407">407</th><td>		      <a class="ref fn" href="i915_utils.h.html#enableddisabled" title='enableddisabled' data-ref="enableddisabled" data-ref-filename="enableddisabled">enableddisabled</a>(<a class="local col3 ref" href="#23enable" title='enable' data-ref="23enable" data-ref-filename="23enable">enable</a>),</td></tr>
<tr><th id="408">408</th><td>		      <a class="ref fn" href="i915_utils.h.html#enableddisabled" title='enableddisabled' data-ref="enableddisabled" data-ref-filename="enableddisabled">enableddisabled</a>(<a class="local col4 ref" href="#24was_enabled" title='was_enabled' data-ref="24was_enabled" data-ref-filename="24was_enabled">was_enabled</a>));</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>	<b>return</b> <a class="local col4 ref" href="#24was_enabled" title='was_enabled' data-ref="24was_enabled" data-ref-filename="24was_enabled">was_enabled</a>;</td></tr>
<tr><th id="411">411</th><td>}</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><i class="doc">/**</i></td></tr>
<tr><th id="414">414</th><td><i class="doc"> * intel_set_memory_cxsr - Configure CxSR state</i></td></tr>
<tr><th id="415">415</th><td><i class="doc"> * <span class="command">@dev</span>_<span class="verb">priv: i915 device</span></i></td></tr>
<tr><th id="416">416</th><td><i class="doc"> *<span class="command"> @enable</span>: Allow vs. disallow CxSR</i></td></tr>
<tr><th id="417">417</th><td><i class="doc"> *</i></td></tr>
<tr><th id="418">418</th><td><i class="doc"> * Allow or disallow the system to enter a special CxSR</i></td></tr>
<tr><th id="419">419</th><td><i class="doc"> * (C-state self refresh) state. What typically happens in CxSR mode</i></td></tr>
<tr><th id="420">420</th><td><i class="doc"> * is that several display FIFOs may get combined into a single larger</i></td></tr>
<tr><th id="421">421</th><td><i class="doc"> * FIFO for a particular plane (so called max FIFO mode) to allow the</i></td></tr>
<tr><th id="422">422</th><td><i class="doc"> * system to defer memory fetches longer, and the memory will enter</i></td></tr>
<tr><th id="423">423</th><td><i class="doc"> * self refresh.</i></td></tr>
<tr><th id="424">424</th><td><i class="doc"> *</i></td></tr>
<tr><th id="425">425</th><td><i class="doc"> * Note that enabling CxSR does not guarantee that the system enter</i></td></tr>
<tr><th id="426">426</th><td><i class="doc"> * this special mode, nor does it guarantee that the system stays</i></td></tr>
<tr><th id="427">427</th><td><i class="doc"> * in that mode once entered. So this just allows/disallows the system</i></td></tr>
<tr><th id="428">428</th><td><i class="doc"> * to autonomously utilize the CxSR mode. Other factors such as core</i></td></tr>
<tr><th id="429">429</th><td><i class="doc"> * C-states will affect when/if the system actually enters/exits the</i></td></tr>
<tr><th id="430">430</th><td><i class="doc"> * CxSR mode.</i></td></tr>
<tr><th id="431">431</th><td><i class="doc"> *</i></td></tr>
<tr><th id="432">432</th><td><i class="doc"> * Note that on VLV/CHV this actually only controls the max FIFO mode,</i></td></tr>
<tr><th id="433">433</th><td><i class="doc"> * and the system is free to enter/exit memory self refresh at any time</i></td></tr>
<tr><th id="434">434</th><td><i class="doc"> * even when the use of CxSR has been disallowed.</i></td></tr>
<tr><th id="435">435</th><td><i class="doc"> *</i></td></tr>
<tr><th id="436">436</th><td><i class="doc"> * While the system is actually in the CxSR/max FIFO mode, some plane</i></td></tr>
<tr><th id="437">437</th><td><i class="doc"> * control registers will not get latched on vblank. Thus in order to</i></td></tr>
<tr><th id="438">438</th><td><i class="doc"> * guarantee the system will respond to changes in the plane registers</i></td></tr>
<tr><th id="439">439</th><td><i class="doc"> * we must always disallow CxSR prior to making changes to those registers.</i></td></tr>
<tr><th id="440">440</th><td><i class="doc"> * Unfortunately the system will re-evaluate the CxSR conditions at</i></td></tr>
<tr><th id="441">441</th><td><i class="doc"> * frame start which happens after vblank start (which is when the plane</i></td></tr>
<tr><th id="442">442</th><td><i class="doc"> * registers would get latched), so we can't proceed with the plane update</i></td></tr>
<tr><th id="443">443</th><td><i class="doc"> * during the same frame where we disallowed CxSR.</i></td></tr>
<tr><th id="444">444</th><td><i class="doc"> *</i></td></tr>
<tr><th id="445">445</th><td><i class="doc"> * Certain platforms also have a deeper HPLL SR mode. Fortunately the</i></td></tr>
<tr><th id="446">446</th><td><i class="doc"> * HPLL SR mode depends on CxSR itself, so we don't have to hand hold</i></td></tr>
<tr><th id="447">447</th><td><i class="doc"> * the hardware w.r.t. HPLL SR when writing to plane registers.</i></td></tr>
<tr><th id="448">448</th><td><i class="doc"> * Disallowing just CxSR is sufficient.</i></td></tr>
<tr><th id="449">449</th><td><i class="doc"> */</i></td></tr>
<tr><th id="450">450</th><td><a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl def fn" id="intel_set_memory_cxsr" title='intel_set_memory_cxsr' data-ref="intel_set_memory_cxsr" data-ref-filename="intel_set_memory_cxsr">intel_set_memory_cxsr</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="26dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="26dev_priv" data-ref-filename="26dev_priv">dev_priv</dfn>, <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col7 decl" id="27enable" title='enable' data-type='bool' data-ref="27enable" data-ref-filename="27enable">enable</dfn>)</td></tr>
<tr><th id="451">451</th><td>{</td></tr>
<tr><th id="452">452</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col8 decl" id="28ret" title='ret' data-type='bool' data-ref="28ret" data-ref-filename="28ret">ret</dfn>;</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_lock" title='mutex_lock' data-ref="mutex_lock" data-ref-filename="mutex_lock">mutex_lock</a>(&amp;<a class="local col6 ref" href="#26dev_priv" title='dev_priv' data-ref="26dev_priv" data-ref-filename="26dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="455">455</th><td>	<a class="local col8 ref" href="#28ret" title='ret' data-ref="28ret" data-ref-filename="28ret">ret</a> = <a class="tu ref fn" href="#_intel_set_memory_cxsr" title='_intel_set_memory_cxsr' data-use='c' data-ref="_intel_set_memory_cxsr" data-ref-filename="_intel_set_memory_cxsr">_intel_set_memory_cxsr</a>(<a class="local col6 ref" href="#26dev_priv" title='dev_priv' data-ref="26dev_priv" data-ref-filename="26dev_priv">dev_priv</a>, <a class="local col7 ref" href="#27enable" title='enable' data-ref="27enable" data-ref-filename="27enable">enable</a>);</td></tr>
<tr><th id="456">456</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col6 ref" href="#26dev_priv" title='dev_priv' data-ref="26dev_priv" data-ref-filename="26dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col6 ref" href="#26dev_priv" title='dev_priv' data-ref="26dev_priv" data-ref-filename="26dev_priv">dev_priv</a>))</td></tr>
<tr><th id="457">457</th><td>		<a class="local col6 ref" href="#26dev_priv" title='dev_priv' data-ref="26dev_priv" data-ref-filename="26dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymousstruct)::(anonymous)::vlv" title='drm_i915_private::(anonymous struct)::(anonymous union)::vlv' data-ref="drm_i915_private::(anonymousstruct)::(anonymous)::vlv" data-ref-filename="drm_i915_private..(anonymousstruct)..(anonymous)..vlv">vlv</a>.<a class="ref field" href="i915_drv.h.html#vlv_wm_values::cxsr" title='vlv_wm_values::cxsr' data-ref="vlv_wm_values::cxsr" data-ref-filename="vlv_wm_values..cxsr">cxsr</a> = <a class="local col7 ref" href="#27enable" title='enable' data-ref="27enable" data-ref-filename="27enable">enable</a>;</td></tr>
<tr><th id="458">458</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2109" title="(IS_PLATFORM(dev_priv, INTEL_G45) || IS_PLATFORM(dev_priv, INTEL_GM45))" data-ref="_M/IS_G4X">IS_G4X</a>(<a class="local col6 ref" href="#26dev_priv" title='dev_priv' data-ref="26dev_priv" data-ref-filename="26dev_priv">dev_priv</a>))</td></tr>
<tr><th id="459">459</th><td>		<a class="local col6 ref" href="#26dev_priv" title='dev_priv' data-ref="26dev_priv" data-ref-filename="26dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymousstruct)::(anonymous)::g4x" title='drm_i915_private::(anonymous struct)::(anonymous union)::g4x' data-ref="drm_i915_private::(anonymousstruct)::(anonymous)::g4x" data-ref-filename="drm_i915_private..(anonymousstruct)..(anonymous)..g4x">g4x</a>.<a class="ref field" href="i915_drv.h.html#g4x_wm_values::cxsr" title='g4x_wm_values::cxsr' data-ref="g4x_wm_values::cxsr" data-ref-filename="g4x_wm_values..cxsr">cxsr</a> = <a class="local col7 ref" href="#27enable" title='enable' data-ref="27enable" data-ref-filename="27enable">enable</a>;</td></tr>
<tr><th id="460">460</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_unlock" title='mutex_unlock' data-ref="mutex_unlock" data-ref-filename="mutex_unlock">mutex_unlock</a>(&amp;<a class="local col6 ref" href="#26dev_priv" title='dev_priv' data-ref="26dev_priv" data-ref-filename="26dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>	<b>return</b> <a class="local col8 ref" href="#28ret" title='ret' data-ref="28ret" data-ref-filename="28ret">ret</a>;</td></tr>
<tr><th id="463">463</th><td>}</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td><i  data-doc="pessimal_latency_ns">/*</i></td></tr>
<tr><th id="466">466</th><td><i  data-doc="pessimal_latency_ns"> * Latency for FIFO fetches is dependent on several factors:</i></td></tr>
<tr><th id="467">467</th><td><i  data-doc="pessimal_latency_ns"> *   - memory configuration (speed, channels)</i></td></tr>
<tr><th id="468">468</th><td><i  data-doc="pessimal_latency_ns"> *   - chipset</i></td></tr>
<tr><th id="469">469</th><td><i  data-doc="pessimal_latency_ns"> *   - current MCH state</i></td></tr>
<tr><th id="470">470</th><td><i  data-doc="pessimal_latency_ns"> * It can be fairly high in some situations, so here we assume a fairly</i></td></tr>
<tr><th id="471">471</th><td><i  data-doc="pessimal_latency_ns"> * pessimal value.  It's a tradeoff between extra memory fetches (if we</i></td></tr>
<tr><th id="472">472</th><td><i  data-doc="pessimal_latency_ns"> * set this value too high, the FIFO will fetch frequently to stay full)</i></td></tr>
<tr><th id="473">473</th><td><i  data-doc="pessimal_latency_ns"> * and power consumption (set it too low to save power and we might see</i></td></tr>
<tr><th id="474">474</th><td><i  data-doc="pessimal_latency_ns"> * FIFO underruns and display "flicker").</i></td></tr>
<tr><th id="475">475</th><td><i  data-doc="pessimal_latency_ns"> *</i></td></tr>
<tr><th id="476">476</th><td><i  data-doc="pessimal_latency_ns"> * A value of 5us seems to be a good balance; safe for very low end</i></td></tr>
<tr><th id="477">477</th><td><i  data-doc="pessimal_latency_ns"> * platforms but not overly aggressive on lower latency configs.</i></td></tr>
<tr><th id="478">478</th><td><i  data-doc="pessimal_latency_ns"> */</i></td></tr>
<tr><th id="479">479</th><td><em>static</em> <em>const</em> <em>int</em> <dfn class="tu decl def" id="pessimal_latency_ns" title='pessimal_latency_ns' data-type='const int' data-ref="pessimal_latency_ns" data-ref-filename="pessimal_latency_ns">pessimal_latency_ns</dfn> = <var>5000</var>;</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/VLV_FIFO_START" data-ref="_M/VLV_FIFO_START">VLV_FIFO_START</dfn>(dsparb, dsparb2, lo_shift, hi_shift) \</u></td></tr>
<tr><th id="482">482</th><td><u>	((((dsparb) &gt;&gt; (lo_shift)) &amp; 0xff) | ((((dsparb2) &gt;&gt; (hi_shift)) &amp; 0x1) &lt;&lt; 8))</u></td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vlv_get_fifo_size" title='vlv_get_fifo_size' data-type='void vlv_get_fifo_size(struct intel_crtc_state * crtc_state)' data-ref="vlv_get_fifo_size" data-ref-filename="vlv_get_fifo_size">vlv_get_fifo_size</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col9 decl" id="29crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="29crtc_state" data-ref-filename="29crtc_state">crtc_state</dfn>)</td></tr>
<tr><th id="485">485</th><td>{</td></tr>
<tr><th id="486">486</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col0 decl" id="30crtc" title='crtc' data-type='struct intel_crtc *' data-ref="30crtc" data-ref-filename="30crtc">crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(crtc_state-&gt;base.crtc); do { extern void __compiletime_assert_486(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(void))))) __compiletime_assert_486(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col9 ref" href="#29crtc_state" title='crtc_state' data-ref="29crtc_state" data-ref-filename="29crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="487">487</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="31dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="31dev_priv" data-ref-filename="31dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col0 ref" href="#30crtc" title='crtc' data-ref="30crtc" data-ref-filename="30crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="488">488</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#vlv_fifo_state" title='vlv_fifo_state' data-ref="vlv_fifo_state" data-ref-filename="vlv_fifo_state">vlv_fifo_state</a> *<dfn class="local col2 decl" id="32fifo_state" title='fifo_state' data-type='struct vlv_fifo_state *' data-ref="32fifo_state" data-ref-filename="32fifo_state">fifo_state</dfn> = &amp;<a class="local col9 ref" href="#29crtc_state" title='crtc_state' data-ref="29crtc_state" data-ref-filename="29crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::fifo_state" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::fifo_state' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::fifo_state" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..fifo_state">fifo_state</a>;</td></tr>
<tr><th id="489">489</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col3 decl" id="33pipe" title='pipe' data-type='enum pipe' data-ref="33pipe" data-ref-filename="33pipe">pipe</dfn> = <a class="local col0 ref" href="#30crtc" title='crtc' data-ref="30crtc" data-ref-filename="30crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::pipe" title='intel_crtc::pipe' data-ref="intel_crtc::pipe" data-ref-filename="intel_crtc..pipe">pipe</a>;</td></tr>
<tr><th id="490">490</th><td>	<em>int</em> <dfn class="local col4 decl" id="34sprite0_start" title='sprite0_start' data-type='int' data-ref="34sprite0_start" data-ref-filename="34sprite0_start">sprite0_start</dfn>, <dfn class="local col5 decl" id="35sprite1_start" title='sprite1_start' data-type='int' data-ref="35sprite1_start" data-ref-filename="35sprite1_start">sprite1_start</dfn>;</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>	<b>switch</b> (<a class="local col3 ref" href="#33pipe" title='pipe' data-ref="33pipe" data-ref-filename="33pipe">pipe</a>) {</td></tr>
<tr><th id="493">493</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="36dsparb" title='dsparb' data-type='u32' data-ref="36dsparb" data-ref-filename="36dsparb">dsparb</dfn>, <dfn class="local col7 decl" id="37dsparb2" title='dsparb2' data-type='u32' data-ref="37dsparb2" data-ref-filename="37dsparb2">dsparb2</dfn>, <dfn class="local col8 decl" id="38dsparb3" title='dsparb3' data-type='u32' data-ref="38dsparb3" data-ref-filename="38dsparb3">dsparb3</dfn>;</td></tr>
<tr><th id="494">494</th><td>	<b>case</b> <a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>:</td></tr>
<tr><th id="495">495</th><td>		<a class="local col6 ref" href="#36dsparb" title='dsparb' data-ref="36dsparb" data-ref-filename="36dsparb">dsparb</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5854" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) })" data-ref="_M/DSPARB">DSPARB</a>);</td></tr>
<tr><th id="496">496</th><td>		<a class="local col7 ref" href="#37dsparb2" title='dsparb2' data-ref="37dsparb2" data-ref-filename="37dsparb2">dsparb2</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x70060) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5869" title="((const i915_reg_t){ .reg = (0x180000 + 0x70060) })" data-ref="_M/DSPARB2">DSPARB2</a>);</td></tr>
<tr><th id="497">497</th><td>		<a class="local col4 ref" href="#34sprite0_start" title='sprite0_start' data-ref="34sprite0_start" data-ref-filename="34sprite0_start">sprite0_start</a> = <a class="macro" href="#481" title="((((dsparb) &gt;&gt; (0)) &amp; 0xff) | ((((dsparb2) &gt;&gt; (0)) &amp; 0x1) &lt;&lt; 8))" data-ref="_M/VLV_FIFO_START">VLV_FIFO_START</a>(<a class="local col6 ref" href="#36dsparb" title='dsparb' data-ref="36dsparb" data-ref-filename="36dsparb">dsparb</a>, <a class="local col7 ref" href="#37dsparb2" title='dsparb2' data-ref="37dsparb2" data-ref-filename="37dsparb2">dsparb2</a>, <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="498">498</th><td>		<a class="local col5 ref" href="#35sprite1_start" title='sprite1_start' data-ref="35sprite1_start" data-ref-filename="35sprite1_start">sprite1_start</a> = <a class="macro" href="#481" title="((((dsparb) &gt;&gt; (8)) &amp; 0xff) | ((((dsparb2) &gt;&gt; (4)) &amp; 0x1) &lt;&lt; 8))" data-ref="_M/VLV_FIFO_START">VLV_FIFO_START</a>(<a class="local col6 ref" href="#36dsparb" title='dsparb' data-ref="36dsparb" data-ref-filename="36dsparb">dsparb</a>, <a class="local col7 ref" href="#37dsparb2" title='dsparb2' data-ref="37dsparb2" data-ref-filename="37dsparb2">dsparb2</a>, <var>8</var>, <var>4</var>);</td></tr>
<tr><th id="499">499</th><td>		<b>break</b>;</td></tr>
<tr><th id="500">500</th><td>	<b>case</b> <a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>:</td></tr>
<tr><th id="501">501</th><td>		<a class="local col6 ref" href="#36dsparb" title='dsparb' data-ref="36dsparb" data-ref-filename="36dsparb">dsparb</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5854" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) })" data-ref="_M/DSPARB">DSPARB</a>);</td></tr>
<tr><th id="502">502</th><td>		<a class="local col7 ref" href="#37dsparb2" title='dsparb2' data-ref="37dsparb2" data-ref-filename="37dsparb2">dsparb2</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x70060) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5869" title="((const i915_reg_t){ .reg = (0x180000 + 0x70060) })" data-ref="_M/DSPARB2">DSPARB2</a>);</td></tr>
<tr><th id="503">503</th><td>		<a class="local col4 ref" href="#34sprite0_start" title='sprite0_start' data-ref="34sprite0_start" data-ref-filename="34sprite0_start">sprite0_start</a> = <a class="macro" href="#481" title="((((dsparb) &gt;&gt; (16)) &amp; 0xff) | ((((dsparb2) &gt;&gt; (8)) &amp; 0x1) &lt;&lt; 8))" data-ref="_M/VLV_FIFO_START">VLV_FIFO_START</a>(<a class="local col6 ref" href="#36dsparb" title='dsparb' data-ref="36dsparb" data-ref-filename="36dsparb">dsparb</a>, <a class="local col7 ref" href="#37dsparb2" title='dsparb2' data-ref="37dsparb2" data-ref-filename="37dsparb2">dsparb2</a>, <var>16</var>, <var>8</var>);</td></tr>
<tr><th id="504">504</th><td>		<a class="local col5 ref" href="#35sprite1_start" title='sprite1_start' data-ref="35sprite1_start" data-ref-filename="35sprite1_start">sprite1_start</a> = <a class="macro" href="#481" title="((((dsparb) &gt;&gt; (24)) &amp; 0xff) | ((((dsparb2) &gt;&gt; (12)) &amp; 0x1) &lt;&lt; 8))" data-ref="_M/VLV_FIFO_START">VLV_FIFO_START</a>(<a class="local col6 ref" href="#36dsparb" title='dsparb' data-ref="36dsparb" data-ref-filename="36dsparb">dsparb</a>, <a class="local col7 ref" href="#37dsparb2" title='dsparb2' data-ref="37dsparb2" data-ref-filename="37dsparb2">dsparb2</a>, <var>24</var>, <var>12</var>);</td></tr>
<tr><th id="505">505</th><td>		<b>break</b>;</td></tr>
<tr><th id="506">506</th><td>	<b>case</b> <a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>:</td></tr>
<tr><th id="507">507</th><td>		<a class="local col7 ref" href="#37dsparb2" title='dsparb2' data-ref="37dsparb2" data-ref-filename="37dsparb2">dsparb2</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x70060) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5869" title="((const i915_reg_t){ .reg = (0x180000 + 0x70060) })" data-ref="_M/DSPARB2">DSPARB2</a>);</td></tr>
<tr><th id="508">508</th><td>		<a class="local col8 ref" href="#38dsparb3" title='dsparb3' data-ref="38dsparb3" data-ref-filename="38dsparb3">dsparb3</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x7006c) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5882" title="((const i915_reg_t){ .reg = (0x180000 + 0x7006c) })" data-ref="_M/DSPARB3">DSPARB3</a>);</td></tr>
<tr><th id="509">509</th><td>		<a class="local col4 ref" href="#34sprite0_start" title='sprite0_start' data-ref="34sprite0_start" data-ref-filename="34sprite0_start">sprite0_start</a> = <a class="macro" href="#481" title="((((dsparb3) &gt;&gt; (0)) &amp; 0xff) | ((((dsparb2) &gt;&gt; (16)) &amp; 0x1) &lt;&lt; 8))" data-ref="_M/VLV_FIFO_START">VLV_FIFO_START</a>(<a class="local col8 ref" href="#38dsparb3" title='dsparb3' data-ref="38dsparb3" data-ref-filename="38dsparb3">dsparb3</a>, <a class="local col7 ref" href="#37dsparb2" title='dsparb2' data-ref="37dsparb2" data-ref-filename="37dsparb2">dsparb2</a>, <var>0</var>, <var>16</var>);</td></tr>
<tr><th id="510">510</th><td>		<a class="local col5 ref" href="#35sprite1_start" title='sprite1_start' data-ref="35sprite1_start" data-ref-filename="35sprite1_start">sprite1_start</a> = <a class="macro" href="#481" title="((((dsparb3) &gt;&gt; (8)) &amp; 0xff) | ((((dsparb2) &gt;&gt; (20)) &amp; 0x1) &lt;&lt; 8))" data-ref="_M/VLV_FIFO_START">VLV_FIFO_START</a>(<a class="local col8 ref" href="#38dsparb3" title='dsparb3' data-ref="38dsparb3" data-ref-filename="38dsparb3">dsparb3</a>, <a class="local col7 ref" href="#37dsparb2" title='dsparb2' data-ref="37dsparb2" data-ref-filename="37dsparb2">dsparb2</a>, <var>8</var>, <var>20</var>);</td></tr>
<tr><th id="511">511</th><td>		<b>break</b>;</td></tr>
<tr><th id="512">512</th><td>	<b>default</b>:</td></tr>
<tr><th id="513">513</th><td>		<a class="macro" href="i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;pipe&quot;, (long)(pipe)); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (513), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (211)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="local col3 ref" href="#33pipe" title='pipe' data-ref="33pipe" data-ref-filename="33pipe">pipe</a>);</td></tr>
<tr><th id="514">514</th><td>		<b>return</b>;</td></tr>
<tr><th id="515">515</th><td>	}</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>	<a class="local col2 ref" href="#32fifo_state" title='fifo_state' data-ref="32fifo_state" data-ref-filename="32fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] = <a class="local col4 ref" href="#34sprite0_start" title='sprite0_start' data-ref="34sprite0_start" data-ref-filename="34sprite0_start">sprite0_start</a>;</td></tr>
<tr><th id="518">518</th><td>	<a class="local col2 ref" href="#32fifo_state" title='fifo_state' data-ref="32fifo_state" data-ref-filename="32fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] = <a class="local col5 ref" href="#35sprite1_start" title='sprite1_start' data-ref="35sprite1_start" data-ref-filename="35sprite1_start">sprite1_start</a> - <a class="local col4 ref" href="#34sprite0_start" title='sprite0_start' data-ref="34sprite0_start" data-ref-filename="34sprite0_start">sprite0_start</a>;</td></tr>
<tr><th id="519">519</th><td>	<a class="local col2 ref" href="#32fifo_state" title='fifo_state' data-ref="32fifo_state" data-ref-filename="32fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] = <var>511</var> - <a class="local col5 ref" href="#35sprite1_start" title='sprite1_start' data-ref="35sprite1_start" data-ref-filename="35sprite1_start">sprite1_start</a>;</td></tr>
<tr><th id="520">520</th><td>	<a class="local col2 ref" href="#32fifo_state" title='fifo_state' data-ref="32fifo_state" data-ref-filename="32fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>] = <var>63</var>;</td></tr>
<tr><th id="521">521</th><td>}</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="i9xx_get_fifo_size" title='i9xx_get_fifo_size' data-type='int i9xx_get_fifo_size(struct drm_i915_private * dev_priv, enum i9xx_plane_id i9xx_plane)' data-ref="i9xx_get_fifo_size" data-ref-filename="i9xx_get_fifo_size">i9xx_get_fifo_size</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="39dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="39dev_priv" data-ref-filename="39dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="524">524</th><td>			      <b>enum</b> <a class="type" href="display/intel_display.h.html#i9xx_plane_id" title='i9xx_plane_id' data-ref="i9xx_plane_id" data-ref-filename="i9xx_plane_id">i9xx_plane_id</a> <dfn class="local col0 decl" id="40i9xx_plane" title='i9xx_plane' data-type='enum i9xx_plane_id' data-ref="40i9xx_plane" data-ref-filename="40i9xx_plane">i9xx_plane</dfn>)</td></tr>
<tr><th id="525">525</th><td>{</td></tr>
<tr><th id="526">526</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="41dsparb" title='dsparb' data-type='u32' data-ref="41dsparb" data-ref-filename="41dsparb">dsparb</dfn> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5854" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) })" data-ref="_M/DSPARB">DSPARB</a>);</td></tr>
<tr><th id="527">527</th><td>	<em>int</em> <dfn class="local col2 decl" id="42size" title='size' data-type='int' data-ref="42size" data-ref-filename="42size">size</dfn>;</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>	<a class="local col2 ref" href="#42size" title='size' data-ref="42size" data-ref-filename="42size">size</a> = <a class="local col1 ref" href="#41dsparb" title='dsparb' data-ref="41dsparb" data-ref-filename="41dsparb">dsparb</a> &amp; <var>0x7f</var>;</td></tr>
<tr><th id="530">530</th><td>	<b>if</b> (<a class="local col0 ref" href="#40i9xx_plane" title='i9xx_plane' data-ref="40i9xx_plane" data-ref-filename="40i9xx_plane">i9xx_plane</a> == <a class="enum" href="display/intel_display.h.html#PLANE_B" title='PLANE_B' data-ref="PLANE_B" data-ref-filename="PLANE_B">PLANE_B</a>)</td></tr>
<tr><th id="531">531</th><td>		<a class="local col2 ref" href="#42size" title='size' data-ref="42size" data-ref-filename="42size">size</a> = ((<a class="local col1 ref" href="#41dsparb" title='dsparb' data-ref="41dsparb" data-ref-filename="41dsparb">dsparb</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#5856" title="7" data-ref="_M/DSPARB_CSTART_SHIFT">DSPARB_CSTART_SHIFT</a>) &amp; <var>0x7f</var>) - <a class="local col2 ref" href="#42size" title='size' data-ref="42size" data-ref-filename="42size">size</a>;</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;FIFO size - (0x%08x) %c: %d\n&quot;, dsparb, ((i9xx_plane) + &apos;A&apos;), size)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"FIFO size - (0x%08x) %c: %d\n"</q>,</td></tr>
<tr><th id="534">534</th><td>		      <a class="local col1 ref" href="#41dsparb" title='dsparb' data-ref="41dsparb" data-ref-filename="41dsparb">dsparb</a>, plane_name(<a class="local col0 ref" href="#40i9xx_plane" title='i9xx_plane' data-ref="40i9xx_plane" data-ref-filename="40i9xx_plane">i9xx_plane</a>), <a class="local col2 ref" href="#42size" title='size' data-ref="42size" data-ref-filename="42size">size</a>);</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td>	<b>return</b> <a class="local col2 ref" href="#42size" title='size' data-ref="42size" data-ref-filename="42size">size</a>;</td></tr>
<tr><th id="537">537</th><td>}</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="i830_get_fifo_size" title='i830_get_fifo_size' data-type='int i830_get_fifo_size(struct drm_i915_private * dev_priv, enum i9xx_plane_id i9xx_plane)' data-ref="i830_get_fifo_size" data-ref-filename="i830_get_fifo_size">i830_get_fifo_size</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="43dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="43dev_priv" data-ref-filename="43dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="540">540</th><td>			      <b>enum</b> <a class="type" href="display/intel_display.h.html#i9xx_plane_id" title='i9xx_plane_id' data-ref="i9xx_plane_id" data-ref-filename="i9xx_plane_id">i9xx_plane_id</a> <dfn class="local col4 decl" id="44i9xx_plane" title='i9xx_plane' data-type='enum i9xx_plane_id' data-ref="44i9xx_plane" data-ref-filename="44i9xx_plane">i9xx_plane</dfn>)</td></tr>
<tr><th id="541">541</th><td>{</td></tr>
<tr><th id="542">542</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="45dsparb" title='dsparb' data-type='u32' data-ref="45dsparb" data-ref-filename="45dsparb">dsparb</dfn> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5854" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) })" data-ref="_M/DSPARB">DSPARB</a>);</td></tr>
<tr><th id="543">543</th><td>	<em>int</em> <dfn class="local col6 decl" id="46size" title='size' data-type='int' data-ref="46size" data-ref-filename="46size">size</dfn>;</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>	<a class="local col6 ref" href="#46size" title='size' data-ref="46size" data-ref-filename="46size">size</a> = <a class="local col5 ref" href="#45dsparb" title='dsparb' data-ref="45dsparb" data-ref-filename="45dsparb">dsparb</a> &amp; <var>0x1ff</var>;</td></tr>
<tr><th id="546">546</th><td>	<b>if</b> (<a class="local col4 ref" href="#44i9xx_plane" title='i9xx_plane' data-ref="44i9xx_plane" data-ref-filename="44i9xx_plane">i9xx_plane</a> == <a class="enum" href="display/intel_display.h.html#PLANE_B" title='PLANE_B' data-ref="PLANE_B" data-ref-filename="PLANE_B">PLANE_B</a>)</td></tr>
<tr><th id="547">547</th><td>		<a class="local col6 ref" href="#46size" title='size' data-ref="46size" data-ref-filename="46size">size</a> = ((<a class="local col5 ref" href="#45dsparb" title='dsparb' data-ref="45dsparb" data-ref-filename="45dsparb">dsparb</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#5859" title="9" data-ref="_M/DSPARB_BEND_SHIFT">DSPARB_BEND_SHIFT</a>) &amp; <var>0x1ff</var>) - <a class="local col6 ref" href="#46size" title='size' data-ref="46size" data-ref-filename="46size">size</a>;</td></tr>
<tr><th id="548">548</th><td>	<a class="local col6 ref" href="#46size" title='size' data-ref="46size" data-ref-filename="46size">size</a> &gt;&gt;= <var>1</var>; <i>/* Convert to cachelines */</i></td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;FIFO size - (0x%08x) %c: %d\n&quot;, dsparb, ((i9xx_plane) + &apos;A&apos;), size)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"FIFO size - (0x%08x) %c: %d\n"</q>,</td></tr>
<tr><th id="551">551</th><td>		      <a class="local col5 ref" href="#45dsparb" title='dsparb' data-ref="45dsparb" data-ref-filename="45dsparb">dsparb</a>, plane_name(<a class="local col4 ref" href="#44i9xx_plane" title='i9xx_plane' data-ref="44i9xx_plane" data-ref-filename="44i9xx_plane">i9xx_plane</a>), <a class="local col6 ref" href="#46size" title='size' data-ref="46size" data-ref-filename="46size">size</a>);</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>	<b>return</b> <a class="local col6 ref" href="#46size" title='size' data-ref="46size" data-ref-filename="46size">size</a>;</td></tr>
<tr><th id="554">554</th><td>}</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="i845_get_fifo_size" title='i845_get_fifo_size' data-type='int i845_get_fifo_size(struct drm_i915_private * dev_priv, enum i9xx_plane_id i9xx_plane)' data-ref="i845_get_fifo_size" data-ref-filename="i845_get_fifo_size">i845_get_fifo_size</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="47dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="47dev_priv" data-ref-filename="47dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="557">557</th><td>			      <b>enum</b> <a class="type" href="display/intel_display.h.html#i9xx_plane_id" title='i9xx_plane_id' data-ref="i9xx_plane_id" data-ref-filename="i9xx_plane_id">i9xx_plane_id</a> <dfn class="local col8 decl" id="48i9xx_plane" title='i9xx_plane' data-type='enum i9xx_plane_id' data-ref="48i9xx_plane" data-ref-filename="48i9xx_plane">i9xx_plane</dfn>)</td></tr>
<tr><th id="558">558</th><td>{</td></tr>
<tr><th id="559">559</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="49dsparb" title='dsparb' data-type='u32' data-ref="49dsparb" data-ref-filename="49dsparb">dsparb</dfn> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5854" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) })" data-ref="_M/DSPARB">DSPARB</a>);</td></tr>
<tr><th id="560">560</th><td>	<em>int</em> <dfn class="local col0 decl" id="50size" title='size' data-type='int' data-ref="50size" data-ref-filename="50size">size</dfn>;</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>	<a class="local col0 ref" href="#50size" title='size' data-ref="50size" data-ref-filename="50size">size</a> = <a class="local col9 ref" href="#49dsparb" title='dsparb' data-ref="49dsparb" data-ref-filename="49dsparb">dsparb</a> &amp; <var>0x7f</var>;</td></tr>
<tr><th id="563">563</th><td>	<a class="local col0 ref" href="#50size" title='size' data-ref="50size" data-ref-filename="50size">size</a> &gt;&gt;= <var>2</var>; <i>/* Convert to cachelines */</i></td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;FIFO size - (0x%08x) %c: %d\n&quot;, dsparb, ((i9xx_plane) + &apos;A&apos;), size)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"FIFO size - (0x%08x) %c: %d\n"</q>,</td></tr>
<tr><th id="566">566</th><td>		      <a class="local col9 ref" href="#49dsparb" title='dsparb' data-ref="49dsparb" data-ref-filename="49dsparb">dsparb</a>, plane_name(<a class="local col8 ref" href="#48i9xx_plane" title='i9xx_plane' data-ref="48i9xx_plane" data-ref-filename="48i9xx_plane">i9xx_plane</a>), <a class="local col0 ref" href="#50size" title='size' data-ref="50size" data-ref-filename="50size">size</a>);</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>	<b>return</b> <a class="local col0 ref" href="#50size" title='size' data-ref="50size" data-ref-filename="50size">size</a>;</td></tr>
<tr><th id="569">569</th><td>}</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><i  data-doc="pineview_display_wm">/* Pineview has different values for various configs */</i></td></tr>
<tr><th id="572">572</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_watermark_params" title='intel_watermark_params' data-ref="intel_watermark_params" data-ref-filename="intel_watermark_params">intel_watermark_params</a> <dfn class="tu decl def" id="pineview_display_wm" title='pineview_display_wm' data-type='const struct intel_watermark_params' data-ref="pineview_display_wm" data-ref-filename="pineview_display_wm">pineview_display_wm</dfn> = {</td></tr>
<tr><th id="573">573</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::fifo_size" title='intel_watermark_params::fifo_size' data-ref="intel_watermark_params::fifo_size" data-ref-filename="intel_watermark_params..fifo_size">fifo_size</a> = <a class="macro" href="i915_reg.h.html#6052" title="512" data-ref="_M/PINEVIEW_DISPLAY_FIFO">PINEVIEW_DISPLAY_FIFO</a>,</td></tr>
<tr><th id="574">574</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::max_wm" title='intel_watermark_params::max_wm' data-ref="intel_watermark_params::max_wm" data-ref-filename="intel_watermark_params..max_wm">max_wm</a> = <a class="macro" href="i915_reg.h.html#6054" title="0x1ff" data-ref="_M/PINEVIEW_MAX_WM">PINEVIEW_MAX_WM</a>,</td></tr>
<tr><th id="575">575</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::default_wm" title='intel_watermark_params::default_wm' data-ref="intel_watermark_params::default_wm" data-ref-filename="intel_watermark_params..default_wm">default_wm</a> = <a class="macro" href="i915_reg.h.html#6055" title="0x3f" data-ref="_M/PINEVIEW_DFT_WM">PINEVIEW_DFT_WM</a>,</td></tr>
<tr><th id="576">576</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::guard_size" title='intel_watermark_params::guard_size' data-ref="intel_watermark_params::guard_size" data-ref-filename="intel_watermark_params..guard_size">guard_size</a> = <a class="macro" href="i915_reg.h.html#6057" title="10" data-ref="_M/PINEVIEW_GUARD_WM">PINEVIEW_GUARD_WM</a>,</td></tr>
<tr><th id="577">577</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::cacheline_size" title='intel_watermark_params::cacheline_size' data-ref="intel_watermark_params::cacheline_size" data-ref-filename="intel_watermark_params..cacheline_size">cacheline_size</a> = <a class="macro" href="i915_reg.h.html#6053" title="64" data-ref="_M/PINEVIEW_FIFO_LINE_SIZE">PINEVIEW_FIFO_LINE_SIZE</a>,</td></tr>
<tr><th id="578">578</th><td>};</td></tr>
<tr><th id="579">579</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_watermark_params" title='intel_watermark_params' data-ref="intel_watermark_params" data-ref-filename="intel_watermark_params">intel_watermark_params</a> <dfn class="tu decl def" id="pineview_display_hplloff_wm" title='pineview_display_hplloff_wm' data-type='const struct intel_watermark_params' data-ref="pineview_display_hplloff_wm" data-ref-filename="pineview_display_hplloff_wm">pineview_display_hplloff_wm</dfn> = {</td></tr>
<tr><th id="580">580</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::fifo_size" title='intel_watermark_params::fifo_size' data-ref="intel_watermark_params::fifo_size" data-ref-filename="intel_watermark_params..fifo_size">fifo_size</a> = <a class="macro" href="i915_reg.h.html#6052" title="512" data-ref="_M/PINEVIEW_DISPLAY_FIFO">PINEVIEW_DISPLAY_FIFO</a>,</td></tr>
<tr><th id="581">581</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::max_wm" title='intel_watermark_params::max_wm' data-ref="intel_watermark_params::max_wm" data-ref-filename="intel_watermark_params..max_wm">max_wm</a> = <a class="macro" href="i915_reg.h.html#6054" title="0x1ff" data-ref="_M/PINEVIEW_MAX_WM">PINEVIEW_MAX_WM</a>,</td></tr>
<tr><th id="582">582</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::default_wm" title='intel_watermark_params::default_wm' data-ref="intel_watermark_params::default_wm" data-ref-filename="intel_watermark_params..default_wm">default_wm</a> = <a class="macro" href="i915_reg.h.html#6056" title="0" data-ref="_M/PINEVIEW_DFT_HPLLOFF_WM">PINEVIEW_DFT_HPLLOFF_WM</a>,</td></tr>
<tr><th id="583">583</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::guard_size" title='intel_watermark_params::guard_size' data-ref="intel_watermark_params::guard_size" data-ref-filename="intel_watermark_params..guard_size">guard_size</a> = <a class="macro" href="i915_reg.h.html#6057" title="10" data-ref="_M/PINEVIEW_GUARD_WM">PINEVIEW_GUARD_WM</a>,</td></tr>
<tr><th id="584">584</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::cacheline_size" title='intel_watermark_params::cacheline_size' data-ref="intel_watermark_params::cacheline_size" data-ref-filename="intel_watermark_params..cacheline_size">cacheline_size</a> = <a class="macro" href="i915_reg.h.html#6053" title="64" data-ref="_M/PINEVIEW_FIFO_LINE_SIZE">PINEVIEW_FIFO_LINE_SIZE</a>,</td></tr>
<tr><th id="585">585</th><td>};</td></tr>
<tr><th id="586">586</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_watermark_params" title='intel_watermark_params' data-ref="intel_watermark_params" data-ref-filename="intel_watermark_params">intel_watermark_params</a> <dfn class="tu decl def" id="pineview_cursor_wm" title='pineview_cursor_wm' data-type='const struct intel_watermark_params' data-ref="pineview_cursor_wm" data-ref-filename="pineview_cursor_wm">pineview_cursor_wm</dfn> = {</td></tr>
<tr><th id="587">587</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::fifo_size" title='intel_watermark_params::fifo_size' data-ref="intel_watermark_params::fifo_size" data-ref-filename="intel_watermark_params..fifo_size">fifo_size</a> = <a class="macro" href="i915_reg.h.html#6058" title="64" data-ref="_M/PINEVIEW_CURSOR_FIFO">PINEVIEW_CURSOR_FIFO</a>,</td></tr>
<tr><th id="588">588</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::max_wm" title='intel_watermark_params::max_wm' data-ref="intel_watermark_params::max_wm" data-ref-filename="intel_watermark_params..max_wm">max_wm</a> = <a class="macro" href="i915_reg.h.html#6059" title="0x3f" data-ref="_M/PINEVIEW_CURSOR_MAX_WM">PINEVIEW_CURSOR_MAX_WM</a>,</td></tr>
<tr><th id="589">589</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::default_wm" title='intel_watermark_params::default_wm' data-ref="intel_watermark_params::default_wm" data-ref-filename="intel_watermark_params..default_wm">default_wm</a> = <a class="macro" href="i915_reg.h.html#6060" title="0" data-ref="_M/PINEVIEW_CURSOR_DFT_WM">PINEVIEW_CURSOR_DFT_WM</a>,</td></tr>
<tr><th id="590">590</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::guard_size" title='intel_watermark_params::guard_size' data-ref="intel_watermark_params::guard_size" data-ref-filename="intel_watermark_params..guard_size">guard_size</a> = <a class="macro" href="i915_reg.h.html#6061" title="5" data-ref="_M/PINEVIEW_CURSOR_GUARD_WM">PINEVIEW_CURSOR_GUARD_WM</a>,</td></tr>
<tr><th id="591">591</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::cacheline_size" title='intel_watermark_params::cacheline_size' data-ref="intel_watermark_params::cacheline_size" data-ref-filename="intel_watermark_params..cacheline_size">cacheline_size</a> = <a class="macro" href="i915_reg.h.html#6053" title="64" data-ref="_M/PINEVIEW_FIFO_LINE_SIZE">PINEVIEW_FIFO_LINE_SIZE</a>,</td></tr>
<tr><th id="592">592</th><td>};</td></tr>
<tr><th id="593">593</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_watermark_params" title='intel_watermark_params' data-ref="intel_watermark_params" data-ref-filename="intel_watermark_params">intel_watermark_params</a> <dfn class="tu decl def" id="pineview_cursor_hplloff_wm" title='pineview_cursor_hplloff_wm' data-type='const struct intel_watermark_params' data-ref="pineview_cursor_hplloff_wm" data-ref-filename="pineview_cursor_hplloff_wm">pineview_cursor_hplloff_wm</dfn> = {</td></tr>
<tr><th id="594">594</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::fifo_size" title='intel_watermark_params::fifo_size' data-ref="intel_watermark_params::fifo_size" data-ref-filename="intel_watermark_params..fifo_size">fifo_size</a> = <a class="macro" href="i915_reg.h.html#6058" title="64" data-ref="_M/PINEVIEW_CURSOR_FIFO">PINEVIEW_CURSOR_FIFO</a>,</td></tr>
<tr><th id="595">595</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::max_wm" title='intel_watermark_params::max_wm' data-ref="intel_watermark_params::max_wm" data-ref-filename="intel_watermark_params..max_wm">max_wm</a> = <a class="macro" href="i915_reg.h.html#6059" title="0x3f" data-ref="_M/PINEVIEW_CURSOR_MAX_WM">PINEVIEW_CURSOR_MAX_WM</a>,</td></tr>
<tr><th id="596">596</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::default_wm" title='intel_watermark_params::default_wm' data-ref="intel_watermark_params::default_wm" data-ref-filename="intel_watermark_params..default_wm">default_wm</a> = <a class="macro" href="i915_reg.h.html#6060" title="0" data-ref="_M/PINEVIEW_CURSOR_DFT_WM">PINEVIEW_CURSOR_DFT_WM</a>,</td></tr>
<tr><th id="597">597</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::guard_size" title='intel_watermark_params::guard_size' data-ref="intel_watermark_params::guard_size" data-ref-filename="intel_watermark_params..guard_size">guard_size</a> = <a class="macro" href="i915_reg.h.html#6061" title="5" data-ref="_M/PINEVIEW_CURSOR_GUARD_WM">PINEVIEW_CURSOR_GUARD_WM</a>,</td></tr>
<tr><th id="598">598</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::cacheline_size" title='intel_watermark_params::cacheline_size' data-ref="intel_watermark_params::cacheline_size" data-ref-filename="intel_watermark_params..cacheline_size">cacheline_size</a> = <a class="macro" href="i915_reg.h.html#6053" title="64" data-ref="_M/PINEVIEW_FIFO_LINE_SIZE">PINEVIEW_FIFO_LINE_SIZE</a>,</td></tr>
<tr><th id="599">599</th><td>};</td></tr>
<tr><th id="600">600</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_watermark_params" title='intel_watermark_params' data-ref="intel_watermark_params" data-ref-filename="intel_watermark_params">intel_watermark_params</a> <dfn class="tu decl def" id="i965_cursor_wm_info" title='i965_cursor_wm_info' data-type='const struct intel_watermark_params' data-ref="i965_cursor_wm_info" data-ref-filename="i965_cursor_wm_info">i965_cursor_wm_info</dfn> = {</td></tr>
<tr><th id="601">601</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::fifo_size" title='intel_watermark_params::fifo_size' data-ref="intel_watermark_params::fifo_size" data-ref-filename="intel_watermark_params..fifo_size">fifo_size</a> = <a class="macro" href="i915_reg.h.html#6064" title="64" data-ref="_M/I965_CURSOR_FIFO">I965_CURSOR_FIFO</a>,</td></tr>
<tr><th id="602">602</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::max_wm" title='intel_watermark_params::max_wm' data-ref="intel_watermark_params::max_wm" data-ref-filename="intel_watermark_params..max_wm">max_wm</a> = <a class="macro" href="i915_reg.h.html#6065" title="32" data-ref="_M/I965_CURSOR_MAX_WM">I965_CURSOR_MAX_WM</a>,</td></tr>
<tr><th id="603">603</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::default_wm" title='intel_watermark_params::default_wm' data-ref="intel_watermark_params::default_wm" data-ref-filename="intel_watermark_params..default_wm">default_wm</a> = <a class="macro" href="i915_reg.h.html#6066" title="8" data-ref="_M/I965_CURSOR_DFT_WM">I965_CURSOR_DFT_WM</a>,</td></tr>
<tr><th id="604">604</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::guard_size" title='intel_watermark_params::guard_size' data-ref="intel_watermark_params::guard_size" data-ref-filename="intel_watermark_params..guard_size">guard_size</a> = <var>2</var>,</td></tr>
<tr><th id="605">605</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::cacheline_size" title='intel_watermark_params::cacheline_size' data-ref="intel_watermark_params::cacheline_size" data-ref-filename="intel_watermark_params..cacheline_size">cacheline_size</a> = <a class="macro" href="i915_reg.h.html#6037" title="64" data-ref="_M/I915_FIFO_LINE_SIZE">I915_FIFO_LINE_SIZE</a>,</td></tr>
<tr><th id="606">606</th><td>};</td></tr>
<tr><th id="607">607</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_watermark_params" title='intel_watermark_params' data-ref="intel_watermark_params" data-ref-filename="intel_watermark_params">intel_watermark_params</a> <dfn class="tu decl def" id="i945_wm_info" title='i945_wm_info' data-type='const struct intel_watermark_params' data-ref="i945_wm_info" data-ref-filename="i945_wm_info">i945_wm_info</dfn> = {</td></tr>
<tr><th id="608">608</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::fifo_size" title='intel_watermark_params::fifo_size' data-ref="intel_watermark_params::fifo_size" data-ref-filename="intel_watermark_params..fifo_size">fifo_size</a> = <a class="macro" href="i915_reg.h.html#6043" title="127" data-ref="_M/I945_FIFO_SIZE">I945_FIFO_SIZE</a>,</td></tr>
<tr><th id="609">609</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::max_wm" title='intel_watermark_params::max_wm' data-ref="intel_watermark_params::max_wm" data-ref-filename="intel_watermark_params..max_wm">max_wm</a> = <a class="macro" href="i915_reg.h.html#6050" title="0x3f" data-ref="_M/I915_MAX_WM">I915_MAX_WM</a>,</td></tr>
<tr><th id="610">610</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::default_wm" title='intel_watermark_params::default_wm' data-ref="intel_watermark_params::default_wm" data-ref-filename="intel_watermark_params..default_wm">default_wm</a> = <var>1</var>,</td></tr>
<tr><th id="611">611</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::guard_size" title='intel_watermark_params::guard_size' data-ref="intel_watermark_params::guard_size" data-ref-filename="intel_watermark_params..guard_size">guard_size</a> = <var>2</var>,</td></tr>
<tr><th id="612">612</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::cacheline_size" title='intel_watermark_params::cacheline_size' data-ref="intel_watermark_params::cacheline_size" data-ref-filename="intel_watermark_params..cacheline_size">cacheline_size</a> = <a class="macro" href="i915_reg.h.html#6037" title="64" data-ref="_M/I915_FIFO_LINE_SIZE">I915_FIFO_LINE_SIZE</a>,</td></tr>
<tr><th id="613">613</th><td>};</td></tr>
<tr><th id="614">614</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_watermark_params" title='intel_watermark_params' data-ref="intel_watermark_params" data-ref-filename="intel_watermark_params">intel_watermark_params</a> <dfn class="tu decl def" id="i915_wm_info" title='i915_wm_info' data-type='const struct intel_watermark_params' data-ref="i915_wm_info" data-ref-filename="i915_wm_info">i915_wm_info</dfn> = {</td></tr>
<tr><th id="615">615</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::fifo_size" title='intel_watermark_params::fifo_size' data-ref="intel_watermark_params::fifo_size" data-ref-filename="intel_watermark_params..fifo_size">fifo_size</a> = <a class="macro" href="i915_reg.h.html#6044" title="95" data-ref="_M/I915_FIFO_SIZE">I915_FIFO_SIZE</a>,</td></tr>
<tr><th id="616">616</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::max_wm" title='intel_watermark_params::max_wm' data-ref="intel_watermark_params::max_wm" data-ref-filename="intel_watermark_params..max_wm">max_wm</a> = <a class="macro" href="i915_reg.h.html#6050" title="0x3f" data-ref="_M/I915_MAX_WM">I915_MAX_WM</a>,</td></tr>
<tr><th id="617">617</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::default_wm" title='intel_watermark_params::default_wm' data-ref="intel_watermark_params::default_wm" data-ref-filename="intel_watermark_params..default_wm">default_wm</a> = <var>1</var>,</td></tr>
<tr><th id="618">618</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::guard_size" title='intel_watermark_params::guard_size' data-ref="intel_watermark_params::guard_size" data-ref-filename="intel_watermark_params..guard_size">guard_size</a> = <var>2</var>,</td></tr>
<tr><th id="619">619</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::cacheline_size" title='intel_watermark_params::cacheline_size' data-ref="intel_watermark_params::cacheline_size" data-ref-filename="intel_watermark_params..cacheline_size">cacheline_size</a> = <a class="macro" href="i915_reg.h.html#6037" title="64" data-ref="_M/I915_FIFO_LINE_SIZE">I915_FIFO_LINE_SIZE</a>,</td></tr>
<tr><th id="620">620</th><td>};</td></tr>
<tr><th id="621">621</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_watermark_params" title='intel_watermark_params' data-ref="intel_watermark_params" data-ref-filename="intel_watermark_params">intel_watermark_params</a> <dfn class="tu decl def" id="i830_a_wm_info" title='i830_a_wm_info' data-type='const struct intel_watermark_params' data-ref="i830_a_wm_info" data-ref-filename="i830_a_wm_info">i830_a_wm_info</dfn> = {</td></tr>
<tr><th id="622">622</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::fifo_size" title='intel_watermark_params::fifo_size' data-ref="intel_watermark_params::fifo_size" data-ref-filename="intel_watermark_params..fifo_size">fifo_size</a> = <a class="macro" href="i915_reg.h.html#6045" title="127" data-ref="_M/I855GM_FIFO_SIZE">I855GM_FIFO_SIZE</a>,</td></tr>
<tr><th id="623">623</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::max_wm" title='intel_watermark_params::max_wm' data-ref="intel_watermark_params::max_wm" data-ref-filename="intel_watermark_params..max_wm">max_wm</a> = <a class="macro" href="i915_reg.h.html#6050" title="0x3f" data-ref="_M/I915_MAX_WM">I915_MAX_WM</a>,</td></tr>
<tr><th id="624">624</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::default_wm" title='intel_watermark_params::default_wm' data-ref="intel_watermark_params::default_wm" data-ref-filename="intel_watermark_params..default_wm">default_wm</a> = <var>1</var>,</td></tr>
<tr><th id="625">625</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::guard_size" title='intel_watermark_params::guard_size' data-ref="intel_watermark_params::guard_size" data-ref-filename="intel_watermark_params..guard_size">guard_size</a> = <var>2</var>,</td></tr>
<tr><th id="626">626</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::cacheline_size" title='intel_watermark_params::cacheline_size' data-ref="intel_watermark_params::cacheline_size" data-ref-filename="intel_watermark_params..cacheline_size">cacheline_size</a> = <a class="macro" href="i915_reg.h.html#6038" title="32" data-ref="_M/I830_FIFO_LINE_SIZE">I830_FIFO_LINE_SIZE</a>,</td></tr>
<tr><th id="627">627</th><td>};</td></tr>
<tr><th id="628">628</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_watermark_params" title='intel_watermark_params' data-ref="intel_watermark_params" data-ref-filename="intel_watermark_params">intel_watermark_params</a> <dfn class="tu decl def" id="i830_bc_wm_info" title='i830_bc_wm_info' data-type='const struct intel_watermark_params' data-ref="i830_bc_wm_info" data-ref-filename="i830_bc_wm_info">i830_bc_wm_info</dfn> = {</td></tr>
<tr><th id="629">629</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::fifo_size" title='intel_watermark_params::fifo_size' data-ref="intel_watermark_params::fifo_size" data-ref-filename="intel_watermark_params..fifo_size">fifo_size</a> = <a class="macro" href="i915_reg.h.html#6045" title="127" data-ref="_M/I855GM_FIFO_SIZE">I855GM_FIFO_SIZE</a>,</td></tr>
<tr><th id="630">630</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::max_wm" title='intel_watermark_params::max_wm' data-ref="intel_watermark_params::max_wm" data-ref-filename="intel_watermark_params..max_wm">max_wm</a> = <a class="macro" href="i915_reg.h.html#6050" title="0x3f" data-ref="_M/I915_MAX_WM">I915_MAX_WM</a>/<var>2</var>,</td></tr>
<tr><th id="631">631</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::default_wm" title='intel_watermark_params::default_wm' data-ref="intel_watermark_params::default_wm" data-ref-filename="intel_watermark_params..default_wm">default_wm</a> = <var>1</var>,</td></tr>
<tr><th id="632">632</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::guard_size" title='intel_watermark_params::guard_size' data-ref="intel_watermark_params::guard_size" data-ref-filename="intel_watermark_params..guard_size">guard_size</a> = <var>2</var>,</td></tr>
<tr><th id="633">633</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::cacheline_size" title='intel_watermark_params::cacheline_size' data-ref="intel_watermark_params::cacheline_size" data-ref-filename="intel_watermark_params..cacheline_size">cacheline_size</a> = <a class="macro" href="i915_reg.h.html#6038" title="32" data-ref="_M/I830_FIFO_LINE_SIZE">I830_FIFO_LINE_SIZE</a>,</td></tr>
<tr><th id="634">634</th><td>};</td></tr>
<tr><th id="635">635</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_watermark_params" title='intel_watermark_params' data-ref="intel_watermark_params" data-ref-filename="intel_watermark_params">intel_watermark_params</a> <dfn class="tu decl def" id="i845_wm_info" title='i845_wm_info' data-type='const struct intel_watermark_params' data-ref="i845_wm_info" data-ref-filename="i845_wm_info">i845_wm_info</dfn> = {</td></tr>
<tr><th id="636">636</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::fifo_size" title='intel_watermark_params::fifo_size' data-ref="intel_watermark_params::fifo_size" data-ref-filename="intel_watermark_params..fifo_size">fifo_size</a> = <a class="macro" href="i915_reg.h.html#6046" title="95" data-ref="_M/I830_FIFO_SIZE">I830_FIFO_SIZE</a>,</td></tr>
<tr><th id="637">637</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::max_wm" title='intel_watermark_params::max_wm' data-ref="intel_watermark_params::max_wm" data-ref-filename="intel_watermark_params..max_wm">max_wm</a> = <a class="macro" href="i915_reg.h.html#6050" title="0x3f" data-ref="_M/I915_MAX_WM">I915_MAX_WM</a>,</td></tr>
<tr><th id="638">638</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::default_wm" title='intel_watermark_params::default_wm' data-ref="intel_watermark_params::default_wm" data-ref-filename="intel_watermark_params..default_wm">default_wm</a> = <var>1</var>,</td></tr>
<tr><th id="639">639</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::guard_size" title='intel_watermark_params::guard_size' data-ref="intel_watermark_params::guard_size" data-ref-filename="intel_watermark_params..guard_size">guard_size</a> = <var>2</var>,</td></tr>
<tr><th id="640">640</th><td>	.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::cacheline_size" title='intel_watermark_params::cacheline_size' data-ref="intel_watermark_params::cacheline_size" data-ref-filename="intel_watermark_params..cacheline_size">cacheline_size</a> = <a class="macro" href="i915_reg.h.html#6038" title="32" data-ref="_M/I830_FIFO_LINE_SIZE">I830_FIFO_LINE_SIZE</a>,</td></tr>
<tr><th id="641">641</th><td>};</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td><i class="doc" data-doc="intel_wm_method1">/**</i></td></tr>
<tr><th id="644">644</th><td><i class="doc" data-doc="intel_wm_method1"> * intel_wm_method1 - Method 1 / "small buffer" watermark formula</i></td></tr>
<tr><th id="645">645</th><td><i class="doc" data-doc="intel_wm_method1"> *<span class="command"> @pixel</span>_rate: Pipe pixel rate in kHz</i></td></tr>
<tr><th id="646">646</th><td><i class="doc" data-doc="intel_wm_method1"> *<span class="command"> @cpp</span>: Plane bytes per pixel</i></td></tr>
<tr><th id="647">647</th><td><i class="doc" data-doc="intel_wm_method1"> *<span class="command"> @latency</span>: Memory wakeup latency in 0.1us units</i></td></tr>
<tr><th id="648">648</th><td><i class="doc" data-doc="intel_wm_method1"> *</i></td></tr>
<tr><th id="649">649</th><td><i class="doc" data-doc="intel_wm_method1"> * Compute the watermark using the method 1 or "small buffer"</i></td></tr>
<tr><th id="650">650</th><td><i class="doc" data-doc="intel_wm_method1"> * formula. The caller may additonally add extra cachelines</i></td></tr>
<tr><th id="651">651</th><td><i class="doc" data-doc="intel_wm_method1"> * to account for TLB misses and clock crossings.</i></td></tr>
<tr><th id="652">652</th><td><i class="doc" data-doc="intel_wm_method1"> *</i></td></tr>
<tr><th id="653">653</th><td><i class="doc" data-doc="intel_wm_method1"> * This method is concerned with the short term drain rate</i></td></tr>
<tr><th id="654">654</th><td><i class="doc" data-doc="intel_wm_method1"> * of the FIFO, ie. it does not account for blanking periods</i></td></tr>
<tr><th id="655">655</th><td><i class="doc" data-doc="intel_wm_method1"> * which would effectively reduce the average drain rate across</i></td></tr>
<tr><th id="656">656</th><td><i class="doc" data-doc="intel_wm_method1"> * a longer period. The name "small" refers to the fact the</i></td></tr>
<tr><th id="657">657</th><td><i class="doc" data-doc="intel_wm_method1"> * FIFO is relatively small compared to the amount of data</i></td></tr>
<tr><th id="658">658</th><td><i class="doc" data-doc="intel_wm_method1"> * fetched.</i></td></tr>
<tr><th id="659">659</th><td><i class="doc" data-doc="intel_wm_method1"> *</i></td></tr>
<tr><th id="660">660</th><td><i class="doc" data-doc="intel_wm_method1"> * The FIFO level vs. time graph might look something like:</i></td></tr>
<tr><th id="661">661</th><td><i class="doc" data-doc="intel_wm_method1"> *</i></td></tr>
<tr><th id="662">662</th><td><i class="doc" data-doc="intel_wm_method1"> *   |\   |\</i></td></tr>
<tr><th id="663">663</th><td><i class="doc" data-doc="intel_wm_method1"> *   | \  | \</i></td></tr>
<tr><th id="664">664</th><td><i class="doc" data-doc="intel_wm_method1"> * __---__---__ (- plane active, _ blanking)</i></td></tr>
<tr><th id="665">665</th><td><i class="doc" data-doc="intel_wm_method1"> * -&gt; time</i></td></tr>
<tr><th id="666">666</th><td><i class="doc" data-doc="intel_wm_method1"> *</i></td></tr>
<tr><th id="667">667</th><td><i class="doc" data-doc="intel_wm_method1"> * or perhaps like this:</i></td></tr>
<tr><th id="668">668</th><td><i class="doc" data-doc="intel_wm_method1"> *</i></td></tr>
<tr><th id="669">669</th><td><i class="doc" data-doc="intel_wm_method1"> *   |\|\  |\|\</i></td></tr>
<tr><th id="670">670</th><td><i class="doc" data-doc="intel_wm_method1"> * __----__----__ (- plane active, _ blanking)</i></td></tr>
<tr><th id="671">671</th><td><i class="doc" data-doc="intel_wm_method1"> * -&gt; time</i></td></tr>
<tr><th id="672">672</th><td><i class="doc" data-doc="intel_wm_method1"> *</i></td></tr>
<tr><th id="673">673</th><td><i class="doc" data-doc="intel_wm_method1"> * Returns:</i></td></tr>
<tr><th id="674">674</th><td><i class="doc" data-doc="intel_wm_method1"> * The watermark in bytes</i></td></tr>
<tr><th id="675">675</th><td><i class="doc" data-doc="intel_wm_method1"> */</i></td></tr>
<tr><th id="676">676</th><td><em>static</em> <em>unsigned</em> <em>int</em> <dfn class="tu decl def fn" id="intel_wm_method1" title='intel_wm_method1' data-type='unsigned int intel_wm_method1(unsigned int pixel_rate, unsigned int cpp, unsigned int latency)' data-ref="intel_wm_method1" data-ref-filename="intel_wm_method1">intel_wm_method1</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="51pixel_rate" title='pixel_rate' data-type='unsigned int' data-ref="51pixel_rate" data-ref-filename="51pixel_rate">pixel_rate</dfn>,</td></tr>
<tr><th id="677">677</th><td>				     <em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="52cpp" title='cpp' data-type='unsigned int' data-ref="52cpp" data-ref-filename="52cpp">cpp</dfn>,</td></tr>
<tr><th id="678">678</th><td>				     <em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="53latency" title='latency' data-type='unsigned int' data-ref="53latency" data-ref-filename="53latency">latency</dfn>)</td></tr>
<tr><th id="679">679</th><td>{</td></tr>
<tr><th id="680">680</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col4 decl" id="54ret" title='ret' data-type='u64' data-ref="54ret" data-ref-filename="54ret">ret</dfn>;</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>	<a class="local col4 ref" href="#54ret" title='ret' data-ref="54ret" data-ref-filename="54ret">ret</a> = <a class="ref fn" href="../../../../include/linux/math64.h.html#mul_u32_u32" title='mul_u32_u32' data-ref="mul_u32_u32" data-ref-filename="mul_u32_u32">mul_u32_u32</a>(<a class="local col1 ref" href="#51pixel_rate" title='pixel_rate' data-ref="51pixel_rate" data-ref-filename="51pixel_rate">pixel_rate</a>, <a class="local col2 ref" href="#52cpp" title='cpp' data-ref="52cpp" data-ref-filename="52cpp">cpp</a> * <a class="local col3 ref" href="#53latency" title='latency' data-ref="53latency" data-ref-filename="53latency">latency</a>);</td></tr>
<tr><th id="683">683</th><td>	<a class="local col4 ref" href="#54ret" title='ret' data-ref="54ret" data-ref-filename="54ret">ret</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#98" title="({ unsigned long long _tmp = ((unsigned long long)(ret) + (10000) - 1); ({ uint32_t __base = ((10000)); uint32_t __rem; __rem = ((uint64_t)(_tmp)) % __base; (_tmp) = ((uint64_t)(_tmp)) / __base; __rem; }); _tmp; })" data-ref="_M/DIV_ROUND_UP_ULL">DIV_ROUND_UP_ULL</a>(<a class="local col4 ref" href="#54ret" title='ret' data-ref="54ret" data-ref-filename="54ret">ret</a>, <var>10000</var>);</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>	<b>return</b> <a class="local col4 ref" href="#54ret" title='ret' data-ref="54ret" data-ref-filename="54ret">ret</a>;</td></tr>
<tr><th id="686">686</th><td>}</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td><i class="doc" data-doc="intel_wm_method2">/**</i></td></tr>
<tr><th id="689">689</th><td><i class="doc" data-doc="intel_wm_method2"> * intel_wm_method2 - Method 2 / "large buffer" watermark formula</i></td></tr>
<tr><th id="690">690</th><td><i class="doc" data-doc="intel_wm_method2"> *<span class="command"> @pixel</span>_rate: Pipe pixel rate in kHz</i></td></tr>
<tr><th id="691">691</th><td><i class="doc" data-doc="intel_wm_method2"> *<span class="command"> @htotal</span>: Pipe horizontal total</i></td></tr>
<tr><th id="692">692</th><td><i class="doc" data-doc="intel_wm_method2"> *<span class="command"> @width</span>: Plane width in pixels</i></td></tr>
<tr><th id="693">693</th><td><i class="doc" data-doc="intel_wm_method2"> *<span class="command"> @cpp</span>: Plane bytes per pixel</i></td></tr>
<tr><th id="694">694</th><td><i class="doc" data-doc="intel_wm_method2"> *<span class="command"> @latency</span>: Memory wakeup latency in 0.1us units</i></td></tr>
<tr><th id="695">695</th><td><i class="doc" data-doc="intel_wm_method2"> *</i></td></tr>
<tr><th id="696">696</th><td><i class="doc" data-doc="intel_wm_method2"> * Compute the watermark using the method 2 or "large buffer"</i></td></tr>
<tr><th id="697">697</th><td><i class="doc" data-doc="intel_wm_method2"> * formula. The caller may additonally add extra cachelines</i></td></tr>
<tr><th id="698">698</th><td><i class="doc" data-doc="intel_wm_method2"> * to account for TLB misses and clock crossings.</i></td></tr>
<tr><th id="699">699</th><td><i class="doc" data-doc="intel_wm_method2"> *</i></td></tr>
<tr><th id="700">700</th><td><i class="doc" data-doc="intel_wm_method2"> * This method is concerned with the long term drain rate</i></td></tr>
<tr><th id="701">701</th><td><i class="doc" data-doc="intel_wm_method2"> * of the FIFO, ie. it does account for blanking periods</i></td></tr>
<tr><th id="702">702</th><td><i class="doc" data-doc="intel_wm_method2"> * which effectively reduce the average drain rate across</i></td></tr>
<tr><th id="703">703</th><td><i class="doc" data-doc="intel_wm_method2"> * a longer period. The name "large" refers to the fact the</i></td></tr>
<tr><th id="704">704</th><td><i class="doc" data-doc="intel_wm_method2"> * FIFO is relatively large compared to the amount of data</i></td></tr>
<tr><th id="705">705</th><td><i class="doc" data-doc="intel_wm_method2"> * fetched.</i></td></tr>
<tr><th id="706">706</th><td><i class="doc" data-doc="intel_wm_method2"> *</i></td></tr>
<tr><th id="707">707</th><td><i class="doc" data-doc="intel_wm_method2"> * The FIFO level vs. time graph might look something like:</i></td></tr>
<tr><th id="708">708</th><td><i class="doc" data-doc="intel_wm_method2"> *</i></td></tr>
<tr><th id="709">709</th><td><i class="doc" data-doc="intel_wm_method2"> *    |\___       |\___</i></td></tr>
<tr><th id="710">710</th><td><i class="doc" data-doc="intel_wm_method2"> *    |    \___   |    \___</i></td></tr>
<tr><th id="711">711</th><td><i class="doc" data-doc="intel_wm_method2"> *    |        \  |        \</i></td></tr>
<tr><th id="712">712</th><td><i class="doc" data-doc="intel_wm_method2"> * __ --__--__--__--__--__--__ (- plane active, _ blanking)</i></td></tr>
<tr><th id="713">713</th><td><i class="doc" data-doc="intel_wm_method2"> * -&gt; time</i></td></tr>
<tr><th id="714">714</th><td><i class="doc" data-doc="intel_wm_method2"> *</i></td></tr>
<tr><th id="715">715</th><td><i class="doc" data-doc="intel_wm_method2"> * Returns:</i></td></tr>
<tr><th id="716">716</th><td><i class="doc" data-doc="intel_wm_method2"> * The watermark in bytes</i></td></tr>
<tr><th id="717">717</th><td><i class="doc" data-doc="intel_wm_method2"> */</i></td></tr>
<tr><th id="718">718</th><td><em>static</em> <em>unsigned</em> <em>int</em> <dfn class="tu decl def fn" id="intel_wm_method2" title='intel_wm_method2' data-type='unsigned int intel_wm_method2(unsigned int pixel_rate, unsigned int htotal, unsigned int width, unsigned int cpp, unsigned int latency)' data-ref="intel_wm_method2" data-ref-filename="intel_wm_method2">intel_wm_method2</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="55pixel_rate" title='pixel_rate' data-type='unsigned int' data-ref="55pixel_rate" data-ref-filename="55pixel_rate">pixel_rate</dfn>,</td></tr>
<tr><th id="719">719</th><td>				     <em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="56htotal" title='htotal' data-type='unsigned int' data-ref="56htotal" data-ref-filename="56htotal">htotal</dfn>,</td></tr>
<tr><th id="720">720</th><td>				     <em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="57width" title='width' data-type='unsigned int' data-ref="57width" data-ref-filename="57width">width</dfn>,</td></tr>
<tr><th id="721">721</th><td>				     <em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="58cpp" title='cpp' data-type='unsigned int' data-ref="58cpp" data-ref-filename="58cpp">cpp</dfn>,</td></tr>
<tr><th id="722">722</th><td>				     <em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="59latency" title='latency' data-type='unsigned int' data-ref="59latency" data-ref-filename="59latency">latency</dfn>)</td></tr>
<tr><th id="723">723</th><td>{</td></tr>
<tr><th id="724">724</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="60ret" title='ret' data-type='unsigned int' data-ref="60ret" data-ref-filename="60ret">ret</dfn>;</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>	<i>/*</i></td></tr>
<tr><th id="727">727</th><td><i>	 * FIXME remove once all users are computing</i></td></tr>
<tr><th id="728">728</th><td><i>	 * watermarks in the correct place.</i></td></tr>
<tr><th id="729">729</th><td><i>	 */</i></td></tr>
<tr><th id="730">730</th><td>	<b>if</b> (<a class="macro" href="i915_utils.h.html#47" title="({ static bool __attribute__((__section__(&quot;.data.once&quot;))) __warned; int __ret_warn_once = !!((htotal == 0)); if (__builtin_expect(!!(__ret_warn_once &amp;&amp; !__warned), 0)) { __warned = true; ({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON_ONCE(&quot; &quot;htotal == 0&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (730), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (213)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); }); } __builtin_expect(!!(__ret_warn_once), 0); })" data-ref="_M/WARN_ON_ONCE">WARN_ON_ONCE</a>(<a class="local col6 ref" href="#56htotal" title='htotal' data-ref="56htotal" data-ref-filename="56htotal">htotal</a> == <var>0</var>))</td></tr>
<tr><th id="731">731</th><td>		<a class="local col6 ref" href="#56htotal" title='htotal' data-ref="56htotal" data-ref-filename="56htotal">htotal</a> = <var>1</var>;</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>	<a class="local col0 ref" href="#60ret" title='ret' data-ref="60ret" data-ref-filename="60ret">ret</a> = (<a class="local col9 ref" href="#59latency" title='latency' data-ref="59latency" data-ref-filename="59latency">latency</a> * <a class="local col5 ref" href="#55pixel_rate" title='pixel_rate' data-ref="55pixel_rate" data-ref-filename="55pixel_rate">pixel_rate</a>) / (<a class="local col6 ref" href="#56htotal" title='htotal' data-ref="56htotal" data-ref-filename="56htotal">htotal</a> * <var>10000</var>);</td></tr>
<tr><th id="734">734</th><td>	<a class="local col0 ref" href="#60ret" title='ret' data-ref="60ret" data-ref-filename="60ret">ret</a> = (<a class="local col0 ref" href="#60ret" title='ret' data-ref="60ret" data-ref-filename="60ret">ret</a> + <var>1</var>) * <a class="local col7 ref" href="#57width" title='width' data-ref="57width" data-ref-filename="57width">width</a> * <a class="local col8 ref" href="#58cpp" title='cpp' data-ref="58cpp" data-ref-filename="58cpp">cpp</a>;</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>	<b>return</b> <a class="local col0 ref" href="#60ret" title='ret' data-ref="60ret" data-ref-filename="60ret">ret</a>;</td></tr>
<tr><th id="737">737</th><td>}</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td><i class="doc" data-doc="intel_calculate_wm">/**</i></td></tr>
<tr><th id="740">740</th><td><i class="doc" data-doc="intel_calculate_wm"> * intel_calculate_wm - calculate watermark level</i></td></tr>
<tr><th id="741">741</th><td><i class="doc" data-doc="intel_calculate_wm"> *<span class="command"> @pixel</span>_rate: pixel clock</i></td></tr>
<tr><th id="742">742</th><td><i class="doc" data-doc="intel_calculate_wm"> *<span class="command"> @wm</span><span class="arg">:</span> chip FIFO params</i></td></tr>
<tr><th id="743">743</th><td><i class="doc" data-doc="intel_calculate_wm"> *<span class="command"> @fifo</span>_size: size of the FIFO buffer</i></td></tr>
<tr><th id="744">744</th><td><i class="doc" data-doc="intel_calculate_wm"> *<span class="command"> @cpp</span>: bytes per pixel</i></td></tr>
<tr><th id="745">745</th><td><i class="doc" data-doc="intel_calculate_wm"> *<span class="command"> @latency</span>_ns: memory latency for the platform</i></td></tr>
<tr><th id="746">746</th><td><i class="doc" data-doc="intel_calculate_wm"> *</i></td></tr>
<tr><th id="747">747</th><td><i class="doc" data-doc="intel_calculate_wm"> * Calculate the watermark level (the level at which the display plane will</i></td></tr>
<tr><th id="748">748</th><td><i class="doc" data-doc="intel_calculate_wm"> * start fetching from memory again).  Each chip has a different display</i></td></tr>
<tr><th id="749">749</th><td><i class="doc" data-doc="intel_calculate_wm"> * FIFO size and allocation, so the caller needs to figure that out and pass</i></td></tr>
<tr><th id="750">750</th><td><i class="doc" data-doc="intel_calculate_wm"> * in the correct intel_watermark_params structure.</i></td></tr>
<tr><th id="751">751</th><td><i class="doc" data-doc="intel_calculate_wm"> *</i></td></tr>
<tr><th id="752">752</th><td><i class="doc" data-doc="intel_calculate_wm"> * As the pixel clock runs, the FIFO will be drained at a rate that depends</i></td></tr>
<tr><th id="753">753</th><td><i class="doc" data-doc="intel_calculate_wm"> * on the pixel size.  When it reaches the watermark level, it'll start</i></td></tr>
<tr><th id="754">754</th><td><i class="doc" data-doc="intel_calculate_wm"> * fetching FIFO line sized based chunks from memory until the FIFO fills</i></td></tr>
<tr><th id="755">755</th><td><i class="doc" data-doc="intel_calculate_wm"> * past the watermark point.  If the FIFO drains completely, a FIFO underrun</i></td></tr>
<tr><th id="756">756</th><td><i class="doc" data-doc="intel_calculate_wm"> * will occur, and a display engine hang could result.</i></td></tr>
<tr><th id="757">757</th><td><i class="doc" data-doc="intel_calculate_wm"> */</i></td></tr>
<tr><th id="758">758</th><td><em>static</em> <em>unsigned</em> <em>int</em> <dfn class="tu decl def fn" id="intel_calculate_wm" title='intel_calculate_wm' data-type='unsigned int intel_calculate_wm(int pixel_rate, const struct intel_watermark_params * wm, int fifo_size, int cpp, unsigned int latency_ns)' data-ref="intel_calculate_wm" data-ref-filename="intel_calculate_wm">intel_calculate_wm</dfn>(<em>int</em> <dfn class="local col1 decl" id="61pixel_rate" title='pixel_rate' data-type='int' data-ref="61pixel_rate" data-ref-filename="61pixel_rate">pixel_rate</dfn>,</td></tr>
<tr><th id="759">759</th><td>				       <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_watermark_params" title='intel_watermark_params' data-ref="intel_watermark_params" data-ref-filename="intel_watermark_params">intel_watermark_params</a> *<dfn class="local col2 decl" id="62wm" title='wm' data-type='const struct intel_watermark_params *' data-ref="62wm" data-ref-filename="62wm">wm</dfn>,</td></tr>
<tr><th id="760">760</th><td>				       <em>int</em> <dfn class="local col3 decl" id="63fifo_size" title='fifo_size' data-type='int' data-ref="63fifo_size" data-ref-filename="63fifo_size">fifo_size</dfn>, <em>int</em> <dfn class="local col4 decl" id="64cpp" title='cpp' data-type='int' data-ref="64cpp" data-ref-filename="64cpp">cpp</dfn>,</td></tr>
<tr><th id="761">761</th><td>				       <em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="65latency_ns" title='latency_ns' data-type='unsigned int' data-ref="65latency_ns" data-ref-filename="65latency_ns">latency_ns</dfn>)</td></tr>
<tr><th id="762">762</th><td>{</td></tr>
<tr><th id="763">763</th><td>	<em>int</em> <dfn class="local col6 decl" id="66entries" title='entries' data-type='int' data-ref="66entries" data-ref-filename="66entries">entries</dfn>, <dfn class="local col7 decl" id="67wm_size" title='wm_size' data-type='int' data-ref="67wm_size" data-ref-filename="67wm_size">wm_size</dfn>;</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>	<i>/*</i></td></tr>
<tr><th id="766">766</th><td><i>	 * Note: we need to make sure we don't overflow for various clock &amp;</i></td></tr>
<tr><th id="767">767</th><td><i>	 * latency values.</i></td></tr>
<tr><th id="768">768</th><td><i>	 * clocks go from a few thousand to several hundred thousand.</i></td></tr>
<tr><th id="769">769</th><td><i>	 * latency is usually a few thousand</i></td></tr>
<tr><th id="770">770</th><td><i>	 */</i></td></tr>
<tr><th id="771">771</th><td>	<a class="local col6 ref" href="#66entries" title='entries' data-ref="66entries" data-ref-filename="66entries">entries</a> = <a class="tu ref fn" href="#intel_wm_method1" title='intel_wm_method1' data-use='c' data-ref="intel_wm_method1" data-ref-filename="intel_wm_method1">intel_wm_method1</a>(<a class="local col1 ref" href="#61pixel_rate" title='pixel_rate' data-ref="61pixel_rate" data-ref-filename="61pixel_rate">pixel_rate</a>, <a class="local col4 ref" href="#64cpp" title='cpp' data-ref="64cpp" data-ref-filename="64cpp">cpp</a>,</td></tr>
<tr><th id="772">772</th><td>				   <a class="local col5 ref" href="#65latency_ns" title='latency_ns' data-ref="65latency_ns" data-ref-filename="65latency_ns">latency_ns</a> / <var>100</var>);</td></tr>
<tr><th id="773">773</th><td>	<a class="local col6 ref" href="#66entries" title='entries' data-ref="66entries" data-ref-filename="66entries">entries</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col6 ref" href="#66entries" title='entries' data-ref="66entries" data-ref-filename="66entries">entries</a>, <a class="local col2 ref" href="#62wm" title='wm' data-ref="62wm" data-ref-filename="62wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_watermark_params::cacheline_size" title='intel_watermark_params::cacheline_size' data-ref="intel_watermark_params::cacheline_size" data-ref-filename="intel_watermark_params..cacheline_size">cacheline_size</a>) +</td></tr>
<tr><th id="774">774</th><td>		<a class="local col2 ref" href="#62wm" title='wm' data-ref="62wm" data-ref-filename="62wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_watermark_params::guard_size" title='intel_watermark_params::guard_size' data-ref="intel_watermark_params::guard_size" data-ref-filename="intel_watermark_params..guard_size">guard_size</a>;</td></tr>
<tr><th id="775">775</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;FIFO entries required for mode: %d\n&quot;, entries)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"FIFO entries required for mode: %d\n"</q>, <a class="local col6 ref" href="#66entries" title='entries' data-ref="66entries" data-ref-filename="66entries">entries</a>);</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>	<a class="local col7 ref" href="#67wm_size" title='wm_size' data-ref="67wm_size" data-ref-filename="67wm_size">wm_size</a> = <a class="local col3 ref" href="#63fifo_size" title='fifo_size' data-ref="63fifo_size" data-ref-filename="63fifo_size">fifo_size</a> - <a class="local col6 ref" href="#66entries" title='entries' data-ref="66entries" data-ref-filename="66entries">entries</a>;</td></tr>
<tr><th id="778">778</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;FIFO watermark level: %d\n&quot;, wm_size)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"FIFO watermark level: %d\n"</q>, <a class="local col7 ref" href="#67wm_size" title='wm_size' data-ref="67wm_size" data-ref-filename="67wm_size">wm_size</a>);</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td>	<i>/* Don't promote wm_size to unsigned... */</i></td></tr>
<tr><th id="781">781</th><td>	<b>if</b> (<a class="local col7 ref" href="#67wm_size" title='wm_size' data-ref="67wm_size" data-ref-filename="67wm_size">wm_size</a> &gt; <a class="local col2 ref" href="#62wm" title='wm' data-ref="62wm" data-ref-filename="62wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_watermark_params::max_wm" title='intel_watermark_params::max_wm' data-ref="intel_watermark_params::max_wm" data-ref-filename="intel_watermark_params..max_wm">max_wm</a>)</td></tr>
<tr><th id="782">782</th><td>		<a class="local col7 ref" href="#67wm_size" title='wm_size' data-ref="67wm_size" data-ref-filename="67wm_size">wm_size</a> = <a class="local col2 ref" href="#62wm" title='wm' data-ref="62wm" data-ref-filename="62wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_watermark_params::max_wm" title='intel_watermark_params::max_wm' data-ref="intel_watermark_params::max_wm" data-ref-filename="intel_watermark_params..max_wm">max_wm</a>;</td></tr>
<tr><th id="783">783</th><td>	<b>if</b> (<a class="local col7 ref" href="#67wm_size" title='wm_size' data-ref="67wm_size" data-ref-filename="67wm_size">wm_size</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="784">784</th><td>		<a class="local col7 ref" href="#67wm_size" title='wm_size' data-ref="67wm_size" data-ref-filename="67wm_size">wm_size</a> = <a class="local col2 ref" href="#62wm" title='wm' data-ref="62wm" data-ref-filename="62wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_watermark_params::default_wm" title='intel_watermark_params::default_wm' data-ref="intel_watermark_params::default_wm" data-ref-filename="intel_watermark_params..default_wm">default_wm</a>;</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>	<i>/*</i></td></tr>
<tr><th id="787">787</th><td><i>	 * Bspec seems to indicate that the value shouldn't be lower than</i></td></tr>
<tr><th id="788">788</th><td><i>	 * 'burst size + 1'. Certainly 830 is quite unhappy with low values.</i></td></tr>
<tr><th id="789">789</th><td><i>	 * Lets go for 8 which is the burst size since certain platforms</i></td></tr>
<tr><th id="790">790</th><td><i>	 * already use a hardcoded 8 (which is what the spec says should be</i></td></tr>
<tr><th id="791">791</th><td><i>	 * done).</i></td></tr>
<tr><th id="792">792</th><td><i>	 */</i></td></tr>
<tr><th id="793">793</th><td>	<b>if</b> (<a class="local col7 ref" href="#67wm_size" title='wm_size' data-ref="67wm_size" data-ref-filename="67wm_size">wm_size</a> &lt;= <var>8</var>)</td></tr>
<tr><th id="794">794</th><td>		<a class="local col7 ref" href="#67wm_size" title='wm_size' data-ref="67wm_size" data-ref-filename="67wm_size">wm_size</a> = <var>8</var>;</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>	<b>return</b> <a class="local col7 ref" href="#67wm_size" title='wm_size' data-ref="67wm_size" data-ref-filename="67wm_size">wm_size</a>;</td></tr>
<tr><th id="797">797</th><td>}</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="is_disabling" title='is_disabling' data-type='bool is_disabling(int old, int new, int threshold)' data-ref="is_disabling" data-ref-filename="is_disabling">is_disabling</dfn>(<em>int</em> <dfn class="local col8 decl" id="68old" title='old' data-type='int' data-ref="68old" data-ref-filename="68old">old</dfn>, <em>int</em> <dfn class="local col9 decl" id="69new" title='new' data-type='int' data-ref="69new" data-ref-filename="69new">new</dfn>, <em>int</em> <dfn class="local col0 decl" id="70threshold" title='threshold' data-type='int' data-ref="70threshold" data-ref-filename="70threshold">threshold</dfn>)</td></tr>
<tr><th id="800">800</th><td>{</td></tr>
<tr><th id="801">801</th><td>	<b>return</b> <a class="local col8 ref" href="#68old" title='old' data-ref="68old" data-ref-filename="68old">old</a> &gt;= <a class="local col0 ref" href="#70threshold" title='threshold' data-ref="70threshold" data-ref-filename="70threshold">threshold</a> &amp;&amp; <a class="local col9 ref" href="#69new" title='new' data-ref="69new" data-ref-filename="69new">new</a> &lt; <a class="local col0 ref" href="#70threshold" title='threshold' data-ref="70threshold" data-ref-filename="70threshold">threshold</a>;</td></tr>
<tr><th id="802">802</th><td>}</td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="is_enabling" title='is_enabling' data-type='bool is_enabling(int old, int new, int threshold)' data-ref="is_enabling" data-ref-filename="is_enabling">is_enabling</dfn>(<em>int</em> <dfn class="local col1 decl" id="71old" title='old' data-type='int' data-ref="71old" data-ref-filename="71old">old</dfn>, <em>int</em> <dfn class="local col2 decl" id="72new" title='new' data-type='int' data-ref="72new" data-ref-filename="72new">new</dfn>, <em>int</em> <dfn class="local col3 decl" id="73threshold" title='threshold' data-type='int' data-ref="73threshold" data-ref-filename="73threshold">threshold</dfn>)</td></tr>
<tr><th id="805">805</th><td>{</td></tr>
<tr><th id="806">806</th><td>	<b>return</b> <a class="local col1 ref" href="#71old" title='old' data-ref="71old" data-ref-filename="71old">old</a> &lt; <a class="local col3 ref" href="#73threshold" title='threshold' data-ref="73threshold" data-ref-filename="73threshold">threshold</a> &amp;&amp; <a class="local col2 ref" href="#72new" title='new' data-ref="72new" data-ref-filename="72new">new</a> &gt;= <a class="local col3 ref" href="#73threshold" title='threshold' data-ref="73threshold" data-ref-filename="73threshold">threshold</a>;</td></tr>
<tr><th id="807">807</th><td>}</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="intel_wm_num_levels" title='intel_wm_num_levels' data-type='int intel_wm_num_levels(struct drm_i915_private * dev_priv)' data-ref="intel_wm_num_levels" data-ref-filename="intel_wm_num_levels">intel_wm_num_levels</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="74dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="74dev_priv" data-ref-filename="74dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="810">810</th><td>{</td></tr>
<tr><th id="811">811</th><td>	<b>return</b> <a class="local col4 ref" href="#74dev_priv" title='dev_priv' data-ref="74dev_priv" data-ref-filename="74dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::max_level" title='drm_i915_private::(anonymous struct)::max_level' data-ref="drm_i915_private::(anonymous)::max_level" data-ref-filename="drm_i915_private..(anonymous)..max_level">max_level</a> + <var>1</var>;</td></tr>
<tr><th id="812">812</th><td>}</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="intel_wm_plane_visible" title='intel_wm_plane_visible' data-type='bool intel_wm_plane_visible(const struct intel_crtc_state * crtc_state, const struct intel_plane_state * plane_state)' data-ref="intel_wm_plane_visible" data-ref-filename="intel_wm_plane_visible">intel_wm_plane_visible</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col5 decl" id="75crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="75crtc_state" data-ref-filename="75crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="815">815</th><td>				   <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col6 decl" id="76plane_state" title='plane_state' data-type='const struct intel_plane_state *' data-ref="76plane_state" data-ref-filename="76plane_state">plane_state</dfn>)</td></tr>
<tr><th id="816">816</th><td>{</td></tr>
<tr><th id="817">817</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col7 decl" id="77plane" title='plane' data-type='struct intel_plane *' data-ref="77plane" data-ref-filename="77plane">plane</dfn> = <a class="macro" href="intel_drv.h.html#1053" title="({ void *__mptr = (void *)(plane_state-&gt;base.plane); do { extern void __compiletime_assert_817(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(plane_state-&gt;base.plane)), typeof(((struct intel_plane *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(plane_state-&gt;base.plane)), typeof(void))))) __compiletime_assert_817(); } while (0); ((struct intel_plane *)(__mptr - __builtin_offsetof(struct intel_plane, base))); })" data-ref="_M/to_intel_plane">to_intel_plane</a>(<a class="local col6 ref" href="#76plane_state" title='plane_state' data-ref="76plane_state" data-ref-filename="76plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::plane" title='drm_plane_state::plane' data-ref="drm_plane_state::plane" data-ref-filename="drm_plane_state..plane">plane</a>);</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td>	<i>/* FIXME check the 'enable' instead */</i></td></tr>
<tr><th id="820">820</th><td>	<b>if</b> (!<a class="local col5 ref" href="#75crtc_state" title='crtc_state' data-ref="75crtc_state" data-ref-filename="75crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::active" title='drm_crtc_state::active' data-ref="drm_crtc_state::active" data-ref-filename="drm_crtc_state..active">active</a>)</td></tr>
<tr><th id="821">821</th><td>		<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td>	<i>/*</i></td></tr>
<tr><th id="824">824</th><td><i>	 * Treat cursor with fb as always visible since cursor updates</i></td></tr>
<tr><th id="825">825</th><td><i>	 * can happen faster than the vrefresh rate, and the current</i></td></tr>
<tr><th id="826">826</th><td><i>	 * watermark code doesn't handle that correctly. Cursor updates</i></td></tr>
<tr><th id="827">827</th><td><i>	 * which set/clear the fb or change the cursor size are going</i></td></tr>
<tr><th id="828">828</th><td><i>	 * to get throttled by intel_legacy_cursor_update() to work</i></td></tr>
<tr><th id="829">829</th><td><i>	 * around this problem with the watermark code.</i></td></tr>
<tr><th id="830">830</th><td><i>	 */</i></td></tr>
<tr><th id="831">831</th><td>	<b>if</b> (<a class="local col7 ref" href="#77plane" title='plane' data-ref="77plane" data-ref-filename="77plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a> == <a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>)</td></tr>
<tr><th id="832">832</th><td>		<b>return</b> <a class="local col6 ref" href="#76plane_state" title='plane_state' data-ref="76plane_state" data-ref-filename="76plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a> != <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>;</td></tr>
<tr><th id="833">833</th><td>	<b>else</b></td></tr>
<tr><th id="834">834</th><td>		<b>return</b> <a class="local col6 ref" href="#76plane_state" title='plane_state' data-ref="76plane_state" data-ref-filename="76plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::visible" title='drm_plane_state::visible' data-ref="drm_plane_state::visible" data-ref-filename="drm_plane_state..visible">visible</a>;</td></tr>
<tr><th id="835">835</th><td>}</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td><em>static</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="tu decl def fn" id="single_enabled_crtc" title='single_enabled_crtc' data-type='struct intel_crtc * single_enabled_crtc(struct drm_i915_private * dev_priv)' data-ref="single_enabled_crtc" data-ref-filename="single_enabled_crtc">single_enabled_crtc</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="78dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="78dev_priv" data-ref-filename="78dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="838">838</th><td>{</td></tr>
<tr><th id="839">839</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col9 decl" id="79crtc" title='crtc' data-type='struct intel_crtc *' data-ref="79crtc" data-ref-filename="79crtc">crtc</dfn>, *<dfn class="local col0 decl" id="80enabled" title='enabled' data-type='struct intel_crtc *' data-ref="80enabled" data-ref-filename="80enabled">enabled</dfn> = <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>;</td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td>	<a class="macro" href="display/intel_display.h.html#278" title="for (crtc = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next); do { extern void __compiletime_assert_841(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(((typeof(*crtc) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(void))))) __compiletime_assert_841(); } while (0); ((typeof(*crtc) *)(__mptr - __builtin_offsetof(typeof(*crtc), base.head))); }); &amp;crtc-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list); crtc = ({ void *__mptr = (void *)((crtc)-&gt;base.head.next); do { extern void __compiletime_assert_841(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(((typeof(*(crtc)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_841(); } while (0); ((typeof(*(crtc)) *)(__mptr - __builtin_offsetof(typeof(*(crtc)), base.head))); }))" data-ref="_M/for_each_intel_crtc">for_each_intel_crtc</a>(&amp;<a class="local col8 ref" href="#78dev_priv" title='dev_priv' data-ref="78dev_priv" data-ref-filename="78dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col9 ref" href="#79crtc" title='crtc' data-ref="79crtc" data-ref-filename="79crtc">crtc</a>) {</td></tr>
<tr><th id="842">842</th><td>		<b>if</b> (<a class="ref fn" href="intel_drv.h.html#intel_crtc_active" title='intel_crtc_active' data-ref="intel_crtc_active" data-ref-filename="intel_crtc_active">intel_crtc_active</a>(<a class="local col9 ref" href="#79crtc" title='crtc' data-ref="79crtc" data-ref-filename="79crtc">crtc</a>)) {</td></tr>
<tr><th id="843">843</th><td>			<b>if</b> (<a class="local col0 ref" href="#80enabled" title='enabled' data-ref="80enabled" data-ref-filename="80enabled">enabled</a>)</td></tr>
<tr><th id="844">844</th><td>				<b>return</b> <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>;</td></tr>
<tr><th id="845">845</th><td>			<a class="local col0 ref" href="#80enabled" title='enabled' data-ref="80enabled" data-ref-filename="80enabled">enabled</a> = <a class="local col9 ref" href="#79crtc" title='crtc' data-ref="79crtc" data-ref-filename="79crtc">crtc</a>;</td></tr>
<tr><th id="846">846</th><td>		}</td></tr>
<tr><th id="847">847</th><td>	}</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>	<b>return</b> <a class="local col0 ref" href="#80enabled" title='enabled' data-ref="80enabled" data-ref-filename="80enabled">enabled</a>;</td></tr>
<tr><th id="850">850</th><td>}</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="pineview_update_wm" title='pineview_update_wm' data-type='void pineview_update_wm(struct intel_crtc * unused_crtc)' data-ref="pineview_update_wm" data-ref-filename="pineview_update_wm">pineview_update_wm</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col1 decl" id="81unused_crtc" title='unused_crtc' data-type='struct intel_crtc *' data-ref="81unused_crtc" data-ref-filename="81unused_crtc">unused_crtc</dfn>)</td></tr>
<tr><th id="853">853</th><td>{</td></tr>
<tr><th id="854">854</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="82dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="82dev_priv" data-ref-filename="82dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col1 ref" href="#81unused_crtc" title='unused_crtc' data-ref="81unused_crtc" data-ref-filename="81unused_crtc">unused_crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="855">855</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col3 decl" id="83crtc" title='crtc' data-type='struct intel_crtc *' data-ref="83crtc" data-ref-filename="83crtc">crtc</dfn>;</td></tr>
<tr><th id="856">856</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#cxsr_latency" title='cxsr_latency' data-ref="cxsr_latency" data-ref-filename="cxsr_latency">cxsr_latency</a> *<dfn class="local col4 decl" id="84latency" title='latency' data-type='const struct cxsr_latency *' data-ref="84latency" data-ref-filename="84latency">latency</dfn>;</td></tr>
<tr><th id="857">857</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="85reg" title='reg' data-type='u32' data-ref="85reg" data-ref-filename="85reg">reg</dfn>;</td></tr>
<tr><th id="858">858</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="86wm" title='wm' data-type='unsigned int' data-ref="86wm" data-ref-filename="86wm">wm</dfn>;</td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td>	<a class="local col4 ref" href="#84latency" title='latency' data-ref="84latency" data-ref-filename="84latency">latency</a> = <a class="tu ref fn" href="#intel_get_cxsr_latency" title='intel_get_cxsr_latency' data-use='c' data-ref="intel_get_cxsr_latency" data-ref-filename="intel_get_cxsr_latency">intel_get_cxsr_latency</a>(!<a class="macro" href="i915_drv.h.html#2095" title="((&amp;(dev_priv)-&gt;__info)-&gt;is_mobile)" data-ref="_M/IS_MOBILE">IS_MOBILE</a>(<a class="local col2 ref" href="#82dev_priv" title='dev_priv' data-ref="82dev_priv" data-ref-filename="82dev_priv">dev_priv</a>),</td></tr>
<tr><th id="861">861</th><td>					 <a class="local col2 ref" href="#82dev_priv" title='dev_priv' data-ref="82dev_priv" data-ref-filename="82dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::is_ddr3" title='drm_i915_private::is_ddr3' data-ref="drm_i915_private::is_ddr3" data-ref-filename="drm_i915_private..is_ddr3">is_ddr3</a>,</td></tr>
<tr><th id="862">862</th><td>					 <a class="local col2 ref" href="#82dev_priv" title='dev_priv' data-ref="82dev_priv" data-ref-filename="82dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::fsb_freq" title='drm_i915_private::fsb_freq' data-ref="drm_i915_private::fsb_freq" data-ref-filename="drm_i915_private..fsb_freq">fsb_freq</a>,</td></tr>
<tr><th id="863">863</th><td>					 <a class="local col2 ref" href="#82dev_priv" title='dev_priv' data-ref="82dev_priv" data-ref-filename="82dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a>);</td></tr>
<tr><th id="864">864</th><td>	<b>if</b> (!<a class="local col4 ref" href="#84latency" title='latency' data-ref="84latency" data-ref-filename="84latency">latency</a>) {</td></tr>
<tr><th id="865">865</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Unknown FSB/MEM found, disable CxSR\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Unknown FSB/MEM found, disable CxSR\n"</q>);</td></tr>
<tr><th id="866">866</th><td>		<a class="ref fn" href="#intel_set_memory_cxsr" title='intel_set_memory_cxsr' data-ref="intel_set_memory_cxsr" data-ref-filename="intel_set_memory_cxsr">intel_set_memory_cxsr</a>(<a class="local col2 ref" href="#82dev_priv" title='dev_priv' data-ref="82dev_priv" data-ref-filename="82dev_priv">dev_priv</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>);</td></tr>
<tr><th id="867">867</th><td>		<b>return</b>;</td></tr>
<tr><th id="868">868</th><td>	}</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>	<a class="local col3 ref" href="#83crtc" title='crtc' data-ref="83crtc" data-ref-filename="83crtc">crtc</a> = <a class="tu ref fn" href="#single_enabled_crtc" title='single_enabled_crtc' data-use='c' data-ref="single_enabled_crtc" data-ref-filename="single_enabled_crtc">single_enabled_crtc</a>(<a class="local col2 ref" href="#82dev_priv" title='dev_priv' data-ref="82dev_priv" data-ref-filename="82dev_priv">dev_priv</a>);</td></tr>
<tr><th id="871">871</th><td>	<b>if</b> (<a class="local col3 ref" href="#83crtc" title='crtc' data-ref="83crtc" data-ref-filename="83crtc">crtc</a>) {</td></tr>
<tr><th id="872">872</th><td>		<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_modes.h.html#drm_display_mode" title='drm_display_mode' data-ref="drm_display_mode" data-ref-filename="drm_display_mode">drm_display_mode</a> *<dfn class="local col7 decl" id="87adjusted_mode" title='adjusted_mode' data-type='const struct drm_display_mode *' data-ref="87adjusted_mode" data-ref-filename="87adjusted_mode">adjusted_mode</dfn> =</td></tr>
<tr><th id="873">873</th><td>			&amp;<a class="local col3 ref" href="#83crtc" title='crtc' data-ref="83crtc" data-ref-filename="83crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::config" title='intel_crtc::config' data-ref="intel_crtc::config" data-ref-filename="intel_crtc..config">config</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>;</td></tr>
<tr><th id="874">874</th><td>		<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer" title='drm_framebuffer' data-ref="drm_framebuffer" data-ref-filename="drm_framebuffer">drm_framebuffer</a> *<dfn class="local col8 decl" id="88fb" title='fb' data-type='const struct drm_framebuffer *' data-ref="88fb" data-ref-filename="88fb">fb</dfn> =</td></tr>
<tr><th id="875">875</th><td>			<a class="local col3 ref" href="#83crtc" title='crtc' data-ref="83crtc" data-ref-filename="83crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::primary" title='drm_crtc::primary' data-ref="drm_crtc::primary" data-ref-filename="drm_crtc..primary">primary</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::state" title='drm_plane::state' data-ref="drm_plane::state" data-ref-filename="drm_plane..state">state</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>;</td></tr>
<tr><th id="876">876</th><td>		<em>int</em> <dfn class="local col9 decl" id="89cpp" title='cpp' data-type='int' data-ref="89cpp" data-ref-filename="89cpp">cpp</dfn> = <a class="local col8 ref" href="#88fb" title='fb' data-ref="88fb" data-ref-filename="88fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::(anonymous)::cpp" title='drm_format_info::(anonymous union)::cpp' data-ref="drm_format_info::(anonymous)::cpp" data-ref-filename="drm_format_info..(anonymous)..cpp">cpp</a>[<var>0</var>];</td></tr>
<tr><th id="877">877</th><td>		<em>int</em> <dfn class="local col0 decl" id="90clock" title='clock' data-type='int' data-ref="90clock" data-ref-filename="90clock">clock</dfn> = <a class="local col7 ref" href="#87adjusted_mode" title='adjusted_mode' data-ref="87adjusted_mode" data-ref-filename="87adjusted_mode">adjusted_mode</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_clock" title='drm_display_mode::crtc_clock' data-ref="drm_display_mode::crtc_clock" data-ref-filename="drm_display_mode..crtc_clock">crtc_clock</a>;</td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td>		<i>/* Display SR */</i></td></tr>
<tr><th id="880">880</th><td>		<a class="local col6 ref" href="#86wm" title='wm' data-ref="86wm" data-ref-filename="86wm">wm</a> = <a class="tu ref fn" href="#intel_calculate_wm" title='intel_calculate_wm' data-use='c' data-ref="intel_calculate_wm" data-ref-filename="intel_calculate_wm">intel_calculate_wm</a>(<a class="local col0 ref" href="#90clock" title='clock' data-ref="90clock" data-ref-filename="90clock">clock</a>, &amp;<a class="tu ref" href="#pineview_display_wm" title='pineview_display_wm' data-use='a' data-ref="pineview_display_wm" data-ref-filename="pineview_display_wm">pineview_display_wm</a>,</td></tr>
<tr><th id="881">881</th><td>					<a class="tu ref" href="#pineview_display_wm" title='pineview_display_wm' data-use='m' data-ref="pineview_display_wm" data-ref-filename="pineview_display_wm">pineview_display_wm</a>.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::fifo_size" title='intel_watermark_params::fifo_size' data-ref="intel_watermark_params::fifo_size" data-ref-filename="intel_watermark_params..fifo_size">fifo_size</a>,</td></tr>
<tr><th id="882">882</th><td>					<a class="local col9 ref" href="#89cpp" title='cpp' data-ref="89cpp" data-ref-filename="89cpp">cpp</a>, <a class="local col4 ref" href="#84latency" title='latency' data-ref="84latency" data-ref-filename="84latency">latency</a>-&gt;<a class="ref field" href="intel_drv.h.html#cxsr_latency::display_sr" title='cxsr_latency::display_sr' data-ref="cxsr_latency::display_sr" data-ref-filename="cxsr_latency..display_sr">display_sr</a>);</td></tr>
<tr><th id="883">883</th><td>		<a class="local col5 ref" href="#85reg" title='reg' data-ref="85reg" data-ref-filename="85reg">reg</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70034) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5889" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70034) })" data-ref="_M/DSPFW1">DSPFW1</a>);</td></tr>
<tr><th id="884">884</th><td>		<a class="local col5 ref" href="#85reg" title='reg' data-ref="85reg" data-ref-filename="85reg">reg</a> &amp;= ~<a class="macro" href="i915_reg.h.html#5891" title="(0x1ff &lt;&lt; 23)" data-ref="_M/DSPFW_SR_MASK">DSPFW_SR_MASK</a>;</td></tr>
<tr><th id="885">885</th><td>		<a class="local col5 ref" href="#85reg" title='reg' data-ref="85reg" data-ref-filename="85reg">reg</a> |= <a class="macro" href="#358" title="(((wm) &lt;&lt; 23) &amp; (0x1ff &lt;&lt; 23))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col6 ref" href="#86wm" title='wm' data-ref="86wm" data-ref-filename="86wm">wm</a>, SR);</td></tr>
<tr><th id="886">886</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70034) })), (reg))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5889" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70034) })" data-ref="_M/DSPFW1">DSPFW1</a>, <a class="local col5 ref" href="#85reg" title='reg' data-ref="85reg" data-ref-filename="85reg">reg</a>);</td></tr>
<tr><th id="887">887</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;DSPFW1 register is %x\n&quot;, reg)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"DSPFW1 register is %x\n"</q>, <a class="local col5 ref" href="#85reg" title='reg' data-ref="85reg" data-ref-filename="85reg">reg</a>);</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td>		<i>/* cursor SR */</i></td></tr>
<tr><th id="890">890</th><td>		<a class="local col6 ref" href="#86wm" title='wm' data-ref="86wm" data-ref-filename="86wm">wm</a> = <a class="tu ref fn" href="#intel_calculate_wm" title='intel_calculate_wm' data-use='c' data-ref="intel_calculate_wm" data-ref-filename="intel_calculate_wm">intel_calculate_wm</a>(<a class="local col0 ref" href="#90clock" title='clock' data-ref="90clock" data-ref-filename="90clock">clock</a>, &amp;<a class="tu ref" href="#pineview_cursor_wm" title='pineview_cursor_wm' data-use='a' data-ref="pineview_cursor_wm" data-ref-filename="pineview_cursor_wm">pineview_cursor_wm</a>,</td></tr>
<tr><th id="891">891</th><td>					<a class="tu ref" href="#pineview_display_wm" title='pineview_display_wm' data-use='m' data-ref="pineview_display_wm" data-ref-filename="pineview_display_wm">pineview_display_wm</a>.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::fifo_size" title='intel_watermark_params::fifo_size' data-ref="intel_watermark_params::fifo_size" data-ref-filename="intel_watermark_params..fifo_size">fifo_size</a>,</td></tr>
<tr><th id="892">892</th><td>					<var>4</var>, <a class="local col4 ref" href="#84latency" title='latency' data-ref="84latency" data-ref-filename="84latency">latency</a>-&gt;<a class="ref field" href="intel_drv.h.html#cxsr_latency::cursor_sr" title='cxsr_latency::cursor_sr' data-ref="cxsr_latency::cursor_sr" data-ref-filename="cxsr_latency..cursor_sr">cursor_sr</a>);</td></tr>
<tr><th id="893">893</th><td>		<a class="local col5 ref" href="#85reg" title='reg' data-ref="85reg" data-ref-filename="85reg">reg</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5916" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })" data-ref="_M/DSPFW3">DSPFW3</a>);</td></tr>
<tr><th id="894">894</th><td>		<a class="local col5 ref" href="#85reg" title='reg' data-ref="85reg" data-ref-filename="85reg">reg</a> &amp;= ~<a class="macro" href="i915_reg.h.html#5920" title="(0x3f &lt;&lt; 24)" data-ref="_M/DSPFW_CURSOR_SR_MASK">DSPFW_CURSOR_SR_MASK</a>;</td></tr>
<tr><th id="895">895</th><td>		<a class="local col5 ref" href="#85reg" title='reg' data-ref="85reg" data-ref-filename="85reg">reg</a> |= <a class="macro" href="#358" title="(((wm) &lt;&lt; 24) &amp; (0x3f &lt;&lt; 24))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col6 ref" href="#86wm" title='wm' data-ref="86wm" data-ref-filename="86wm">wm</a>, CURSOR_SR);</td></tr>
<tr><th id="896">896</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })), (reg))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5916" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })" data-ref="_M/DSPFW3">DSPFW3</a>, <a class="local col5 ref" href="#85reg" title='reg' data-ref="85reg" data-ref-filename="85reg">reg</a>);</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>		<i>/* Display HPLL off SR */</i></td></tr>
<tr><th id="899">899</th><td>		<a class="local col6 ref" href="#86wm" title='wm' data-ref="86wm" data-ref-filename="86wm">wm</a> = <a class="tu ref fn" href="#intel_calculate_wm" title='intel_calculate_wm' data-use='c' data-ref="intel_calculate_wm" data-ref-filename="intel_calculate_wm">intel_calculate_wm</a>(<a class="local col0 ref" href="#90clock" title='clock' data-ref="90clock" data-ref-filename="90clock">clock</a>, &amp;<a class="tu ref" href="#pineview_display_hplloff_wm" title='pineview_display_hplloff_wm' data-use='a' data-ref="pineview_display_hplloff_wm" data-ref-filename="pineview_display_hplloff_wm">pineview_display_hplloff_wm</a>,</td></tr>
<tr><th id="900">900</th><td>					<a class="tu ref" href="#pineview_display_hplloff_wm" title='pineview_display_hplloff_wm' data-use='m' data-ref="pineview_display_hplloff_wm" data-ref-filename="pineview_display_hplloff_wm">pineview_display_hplloff_wm</a>.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::fifo_size" title='intel_watermark_params::fifo_size' data-ref="intel_watermark_params::fifo_size" data-ref-filename="intel_watermark_params..fifo_size">fifo_size</a>,</td></tr>
<tr><th id="901">901</th><td>					<a class="local col9 ref" href="#89cpp" title='cpp' data-ref="89cpp" data-ref-filename="89cpp">cpp</a>, <a class="local col4 ref" href="#84latency" title='latency' data-ref="84latency" data-ref-filename="84latency">latency</a>-&gt;<a class="ref field" href="intel_drv.h.html#cxsr_latency::display_hpll_disable" title='cxsr_latency::display_hpll_disable' data-ref="cxsr_latency::display_hpll_disable" data-ref-filename="cxsr_latency..display_hpll_disable">display_hpll_disable</a>);</td></tr>
<tr><th id="902">902</th><td>		<a class="local col5 ref" href="#85reg" title='reg' data-ref="85reg" data-ref-filename="85reg">reg</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5916" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })" data-ref="_M/DSPFW3">DSPFW3</a>);</td></tr>
<tr><th id="903">903</th><td>		<a class="local col5 ref" href="#85reg" title='reg' data-ref="85reg" data-ref-filename="85reg">reg</a> &amp;= ~<a class="macro" href="i915_reg.h.html#5924" title="(0x1ff &lt;&lt; 0)" data-ref="_M/DSPFW_HPLL_SR_MASK">DSPFW_HPLL_SR_MASK</a>;</td></tr>
<tr><th id="904">904</th><td>		<a class="local col5 ref" href="#85reg" title='reg' data-ref="85reg" data-ref-filename="85reg">reg</a> |= <a class="macro" href="#358" title="(((wm) &lt;&lt; 0) &amp; (0x1ff &lt;&lt; 0))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col6 ref" href="#86wm" title='wm' data-ref="86wm" data-ref-filename="86wm">wm</a>, HPLL_SR);</td></tr>
<tr><th id="905">905</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })), (reg))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5916" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })" data-ref="_M/DSPFW3">DSPFW3</a>, <a class="local col5 ref" href="#85reg" title='reg' data-ref="85reg" data-ref-filename="85reg">reg</a>);</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>		<i>/* cursor HPLL off SR */</i></td></tr>
<tr><th id="908">908</th><td>		<a class="local col6 ref" href="#86wm" title='wm' data-ref="86wm" data-ref-filename="86wm">wm</a> = <a class="tu ref fn" href="#intel_calculate_wm" title='intel_calculate_wm' data-use='c' data-ref="intel_calculate_wm" data-ref-filename="intel_calculate_wm">intel_calculate_wm</a>(<a class="local col0 ref" href="#90clock" title='clock' data-ref="90clock" data-ref-filename="90clock">clock</a>, &amp;<a class="tu ref" href="#pineview_cursor_hplloff_wm" title='pineview_cursor_hplloff_wm' data-use='a' data-ref="pineview_cursor_hplloff_wm" data-ref-filename="pineview_cursor_hplloff_wm">pineview_cursor_hplloff_wm</a>,</td></tr>
<tr><th id="909">909</th><td>					<a class="tu ref" href="#pineview_display_hplloff_wm" title='pineview_display_hplloff_wm' data-use='m' data-ref="pineview_display_hplloff_wm" data-ref-filename="pineview_display_hplloff_wm">pineview_display_hplloff_wm</a>.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::fifo_size" title='intel_watermark_params::fifo_size' data-ref="intel_watermark_params::fifo_size" data-ref-filename="intel_watermark_params..fifo_size">fifo_size</a>,</td></tr>
<tr><th id="910">910</th><td>					<var>4</var>, <a class="local col4 ref" href="#84latency" title='latency' data-ref="84latency" data-ref-filename="84latency">latency</a>-&gt;<a class="ref field" href="intel_drv.h.html#cxsr_latency::cursor_hpll_disable" title='cxsr_latency::cursor_hpll_disable' data-ref="cxsr_latency::cursor_hpll_disable" data-ref-filename="cxsr_latency..cursor_hpll_disable">cursor_hpll_disable</a>);</td></tr>
<tr><th id="911">911</th><td>		<a class="local col5 ref" href="#85reg" title='reg' data-ref="85reg" data-ref-filename="85reg">reg</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5916" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })" data-ref="_M/DSPFW3">DSPFW3</a>);</td></tr>
<tr><th id="912">912</th><td>		<a class="local col5 ref" href="#85reg" title='reg' data-ref="85reg" data-ref-filename="85reg">reg</a> &amp;= ~<a class="macro" href="i915_reg.h.html#5922" title="(0x3f &lt;&lt; 16)" data-ref="_M/DSPFW_HPLL_CURSOR_MASK">DSPFW_HPLL_CURSOR_MASK</a>;</td></tr>
<tr><th id="913">913</th><td>		<a class="local col5 ref" href="#85reg" title='reg' data-ref="85reg" data-ref-filename="85reg">reg</a> |= <a class="macro" href="#358" title="(((wm) &lt;&lt; 16) &amp; (0x3f &lt;&lt; 16))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col6 ref" href="#86wm" title='wm' data-ref="86wm" data-ref-filename="86wm">wm</a>, HPLL_CURSOR);</td></tr>
<tr><th id="914">914</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })), (reg))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5916" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })" data-ref="_M/DSPFW3">DSPFW3</a>, <a class="local col5 ref" href="#85reg" title='reg' data-ref="85reg" data-ref-filename="85reg">reg</a>);</td></tr>
<tr><th id="915">915</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;DSPFW3 register is %x\n&quot;, reg)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"DSPFW3 register is %x\n"</q>, <a class="local col5 ref" href="#85reg" title='reg' data-ref="85reg" data-ref-filename="85reg">reg</a>);</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td>		<a class="ref fn" href="#intel_set_memory_cxsr" title='intel_set_memory_cxsr' data-ref="intel_set_memory_cxsr" data-ref-filename="intel_set_memory_cxsr">intel_set_memory_cxsr</a>(<a class="local col2 ref" href="#82dev_priv" title='dev_priv' data-ref="82dev_priv" data-ref-filename="82dev_priv">dev_priv</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>);</td></tr>
<tr><th id="918">918</th><td>	} <b>else</b> {</td></tr>
<tr><th id="919">919</th><td>		<a class="ref fn" href="#intel_set_memory_cxsr" title='intel_set_memory_cxsr' data-ref="intel_set_memory_cxsr" data-ref-filename="intel_set_memory_cxsr">intel_set_memory_cxsr</a>(<a class="local col2 ref" href="#82dev_priv" title='dev_priv' data-ref="82dev_priv" data-ref-filename="82dev_priv">dev_priv</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>);</td></tr>
<tr><th id="920">920</th><td>	}</td></tr>
<tr><th id="921">921</th><td>}</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td><i  data-doc="g4x_tlb_miss_wa">/*</i></td></tr>
<tr><th id="924">924</th><td><i  data-doc="g4x_tlb_miss_wa"> * Documentation says:</i></td></tr>
<tr><th id="925">925</th><td><i  data-doc="g4x_tlb_miss_wa"> * "If the line size is small, the TLB fetches can get in the way of the</i></td></tr>
<tr><th id="926">926</th><td><i  data-doc="g4x_tlb_miss_wa"> *  data fetches, causing some lag in the pixel data return which is not</i></td></tr>
<tr><th id="927">927</th><td><i  data-doc="g4x_tlb_miss_wa"> *  accounted for in the above formulas. The following adjustment only</i></td></tr>
<tr><th id="928">928</th><td><i  data-doc="g4x_tlb_miss_wa"> *  needs to be applied if eight whole lines fit in the buffer at once.</i></td></tr>
<tr><th id="929">929</th><td><i  data-doc="g4x_tlb_miss_wa"> *  The WM is adjusted upwards by the difference between the FIFO size</i></td></tr>
<tr><th id="930">930</th><td><i  data-doc="g4x_tlb_miss_wa"> *  and the size of 8 whole lines. This adjustment is always performed</i></td></tr>
<tr><th id="931">931</th><td><i  data-doc="g4x_tlb_miss_wa"> *  in the actual pixel depth regardless of whether FBC is enabled or not."</i></td></tr>
<tr><th id="932">932</th><td><i  data-doc="g4x_tlb_miss_wa"> */</i></td></tr>
<tr><th id="933">933</th><td><em>static</em> <em>unsigned</em> <em>int</em> <dfn class="tu decl def fn" id="g4x_tlb_miss_wa" title='g4x_tlb_miss_wa' data-type='unsigned int g4x_tlb_miss_wa(int fifo_size, int width, int cpp)' data-ref="g4x_tlb_miss_wa" data-ref-filename="g4x_tlb_miss_wa">g4x_tlb_miss_wa</dfn>(<em>int</em> <dfn class="local col1 decl" id="91fifo_size" title='fifo_size' data-type='int' data-ref="91fifo_size" data-ref-filename="91fifo_size">fifo_size</dfn>, <em>int</em> <dfn class="local col2 decl" id="92width" title='width' data-type='int' data-ref="92width" data-ref-filename="92width">width</dfn>, <em>int</em> <dfn class="local col3 decl" id="93cpp" title='cpp' data-type='int' data-ref="93cpp" data-ref-filename="93cpp">cpp</dfn>)</td></tr>
<tr><th id="934">934</th><td>{</td></tr>
<tr><th id="935">935</th><td>	<em>int</em> <dfn class="local col4 decl" id="94tlb_miss" title='tlb_miss' data-type='int' data-ref="94tlb_miss" data-ref-filename="94tlb_miss">tlb_miss</dfn> = <a class="local col1 ref" href="#91fifo_size" title='fifo_size' data-ref="91fifo_size" data-ref-filename="91fifo_size">fifo_size</a> * <var>64</var> - <a class="local col2 ref" href="#92width" title='width' data-ref="92width" data-ref-filename="92width">width</a> * <a class="local col3 ref" href="#93cpp" title='cpp' data-ref="93cpp" data-ref-filename="93cpp">cpp</a> * <var>8</var>;</td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(0) *)1 == (typeof(tlb_miss) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(0) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(tlb_miss) * 0l)) : (int *)8))))), ((0) &gt; (tlb_miss) ? (0) : (tlb_miss)), ({ typeof(0) __UNIQUE_ID___x215 = (0); typeof(tlb_miss) __UNIQUE_ID___y216 = (tlb_miss); ((__UNIQUE_ID___x215) &gt; (__UNIQUE_ID___y216) ? (__UNIQUE_ID___x215) : (__UNIQUE_ID___y216)); }))" data-ref="_M/max">max</a>(<var>0</var>, <a class="local col4 ref" href="#94tlb_miss" title='tlb_miss' data-ref="94tlb_miss" data-ref-filename="94tlb_miss">tlb_miss</a>);</td></tr>
<tr><th id="938">938</th><td>}</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="g4x_write_wm_values" title='g4x_write_wm_values' data-type='void g4x_write_wm_values(struct drm_i915_private * dev_priv, const struct g4x_wm_values * wm)' data-ref="g4x_write_wm_values" data-ref-filename="g4x_write_wm_values">g4x_write_wm_values</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="95dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="95dev_priv" data-ref-filename="95dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="941">941</th><td>				<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#g4x_wm_values" title='g4x_wm_values' data-ref="g4x_wm_values" data-ref-filename="g4x_wm_values">g4x_wm_values</a> *<dfn class="local col6 decl" id="96wm" title='wm' data-type='const struct g4x_wm_values *' data-ref="96wm" data-ref-filename="96wm">wm</dfn>)</td></tr>
<tr><th id="942">942</th><td>{</td></tr>
<tr><th id="943">943</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col7 decl" id="97pipe" title='pipe' data-type='enum pipe' data-ref="97pipe" data-ref-filename="97pipe">pipe</dfn>;</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>	<a class="macro" href="display/intel_display.h.html#232" title="for ((pipe) = 0; (pipe) &lt; (&amp;(dev_priv)-&gt;__info)-&gt;num_pipes; (pipe)++)" data-ref="_M/for_each_pipe">for_each_pipe</a>(<a class="local col5 ref" href="#95dev_priv" title='dev_priv' data-ref="95dev_priv" data-ref-filename="95dev_priv">dev_priv</a>, <a class="local col7 ref" href="#97pipe" title='pipe' data-ref="97pipe" data-ref-filename="97pipe">pipe</a>)</td></tr>
<tr><th id="946">946</th><td>		<a class="ref fn" href="i915_trace.h.html#173" title='trace_g4x_wm' data-ref="trace_g4x_wm" data-ref-filename="trace_g4x_wm">trace_g4x_wm</a>(<a class="ref fn" href="intel_drv.h.html#intel_get_crtc_for_pipe" title='intel_get_crtc_for_pipe' data-ref="intel_get_crtc_for_pipe" data-ref-filename="intel_get_crtc_for_pipe">intel_get_crtc_for_pipe</a>(<a class="local col5 ref" href="#95dev_priv" title='dev_priv' data-ref="95dev_priv" data-ref-filename="95dev_priv">dev_priv</a>, <a class="local col7 ref" href="#97pipe" title='pipe' data-ref="97pipe" data-ref-filename="97pipe">pipe</a>), <a class="local col6 ref" href="#96wm" title='wm' data-ref="96wm" data-ref-filename="96wm">wm</a>);</td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70034) })), ((((wm-&gt;sr.plane) &lt;&lt; 23) &amp; (0x1ff &lt;&lt; 23)) | (((wm-&gt;pipe[PIPE_B].plane[PLANE_CURSOR]) &lt;&lt; 16) &amp; (0x3f &lt;&lt; 16)) | (((wm-&gt;pipe[PIPE_B].plane[PLANE_PRIMARY]) &lt;&lt; 8) &amp; (0x7f &lt;&lt; 8)) | (((wm-&gt;pipe[PIPE_A].plane[PLANE_PRIMARY]) &lt;&lt; 0) &amp; (0x7f &lt;&lt; 0))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5889" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70034) })" data-ref="_M/DSPFW1">DSPFW1</a>,</td></tr>
<tr><th id="949">949</th><td>		   <a class="macro" href="#358" title="(((wm-&gt;sr.plane) &lt;&lt; 23) &amp; (0x1ff &lt;&lt; 23))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col6 ref" href="#96wm" title='wm' data-ref="96wm" data-ref-filename="96wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::sr" title='g4x_wm_values::sr' data-ref="g4x_wm_values::sr" data-ref-filename="g4x_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a>, SR) |</td></tr>
<tr><th id="950">950</th><td>		   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_B].plane[PLANE_CURSOR]) &lt;&lt; 16) &amp; (0x3f &lt;&lt; 16))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col6 ref" href="#96wm" title='wm' data-ref="96wm" data-ref-filename="96wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::pipe" title='g4x_wm_values::pipe' data-ref="g4x_wm_values::pipe" data-ref-filename="g4x_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>], CURSORB) |</td></tr>
<tr><th id="951">951</th><td>		   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_B].plane[PLANE_PRIMARY]) &lt;&lt; 8) &amp; (0x7f &lt;&lt; 8))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col6 ref" href="#96wm" title='wm' data-ref="96wm" data-ref-filename="96wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::pipe" title='g4x_wm_values::pipe' data-ref="g4x_wm_values::pipe" data-ref-filename="g4x_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>], PLANEB) |</td></tr>
<tr><th id="952">952</th><td>		   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_A].plane[PLANE_PRIMARY]) &lt;&lt; 0) &amp; (0x7f &lt;&lt; 0))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col6 ref" href="#96wm" title='wm' data-ref="96wm" data-ref-filename="96wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::pipe" title='g4x_wm_values::pipe' data-ref="g4x_wm_values::pipe" data-ref-filename="g4x_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>], PLANEA));</td></tr>
<tr><th id="953">953</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70038) })), ((wm-&gt;fbc_en ? (1 &lt;&lt; 31) : 0) | (((wm-&gt;sr.fbc) &lt;&lt; 28) &amp; (0x7 &lt;&lt; 28)) | (((wm-&gt;hpll.fbc) &lt;&lt; 24) &amp; (0xf &lt;&lt; 24)) | (((wm-&gt;pipe[PIPE_B].plane[PLANE_SPRITE0]) &lt;&lt; (16)) &amp; (0x7f &lt;&lt; 16)) | (((wm-&gt;pipe[PIPE_A].plane[PLANE_CURSOR]) &lt;&lt; 8) &amp; (0x3f &lt;&lt; 8)) | (((wm-&gt;pipe[PIPE_A].plane[PLANE_SPRITE0]) &lt;&lt; 0) &amp; (0x7f &lt;&lt; 0))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5900" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70038) })" data-ref="_M/DSPFW2">DSPFW2</a>,</td></tr>
<tr><th id="954">954</th><td>		   (<a class="local col6 ref" href="#96wm" title='wm' data-ref="96wm" data-ref-filename="96wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::fbc_en" title='g4x_wm_values::fbc_en' data-ref="g4x_wm_values::fbc_en" data-ref-filename="g4x_wm_values..fbc_en">fbc_en</a> ? <a class="macro" href="i915_reg.h.html#5901" title="(1 &lt;&lt; 31)" data-ref="_M/DSPFW_FBC_SR_EN">DSPFW_FBC_SR_EN</a> : <var>0</var>) |</td></tr>
<tr><th id="955">955</th><td>		   <a class="macro" href="#358" title="(((wm-&gt;sr.fbc) &lt;&lt; 28) &amp; (0x7 &lt;&lt; 28))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col6 ref" href="#96wm" title='wm' data-ref="96wm" data-ref-filename="96wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::sr" title='g4x_wm_values::sr' data-ref="g4x_wm_values::sr" data-ref-filename="g4x_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a>, FBC_SR) |</td></tr>
<tr><th id="956">956</th><td>		   <a class="macro" href="#358" title="(((wm-&gt;hpll.fbc) &lt;&lt; 24) &amp; (0xf &lt;&lt; 24))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col6 ref" href="#96wm" title='wm' data-ref="96wm" data-ref-filename="96wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll" title='g4x_wm_values::hpll' data-ref="g4x_wm_values::hpll" data-ref-filename="g4x_wm_values..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a>, FBC_HPLL_SR) |</td></tr>
<tr><th id="957">957</th><td>		   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_B].plane[PLANE_SPRITE0]) &lt;&lt; (16)) &amp; (0x7f &lt;&lt; 16))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col6 ref" href="#96wm" title='wm' data-ref="96wm" data-ref-filename="96wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::pipe" title='g4x_wm_values::pipe' data-ref="g4x_wm_values::pipe" data-ref-filename="g4x_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>], SPRITEB) |</td></tr>
<tr><th id="958">958</th><td>		   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_A].plane[PLANE_CURSOR]) &lt;&lt; 8) &amp; (0x3f &lt;&lt; 8))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col6 ref" href="#96wm" title='wm' data-ref="96wm" data-ref-filename="96wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::pipe" title='g4x_wm_values::pipe' data-ref="g4x_wm_values::pipe" data-ref-filename="g4x_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>], CURSORA) |</td></tr>
<tr><th id="959">959</th><td>		   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_A].plane[PLANE_SPRITE0]) &lt;&lt; 0) &amp; (0x7f &lt;&lt; 0))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col6 ref" href="#96wm" title='wm' data-ref="96wm" data-ref-filename="96wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::pipe" title='g4x_wm_values::pipe' data-ref="g4x_wm_values::pipe" data-ref-filename="g4x_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>], SPRITEA));</td></tr>
<tr><th id="960">960</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })), ((wm-&gt;hpll_en ? (1 &lt;&lt; 31) : 0) | (((wm-&gt;sr.cursor) &lt;&lt; 24) &amp; (0x3f &lt;&lt; 24)) | (((wm-&gt;hpll.cursor) &lt;&lt; 16) &amp; (0x3f &lt;&lt; 16)) | (((wm-&gt;hpll.plane) &lt;&lt; 0) &amp; (0x1ff &lt;&lt; 0))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5916" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })" data-ref="_M/DSPFW3">DSPFW3</a>,</td></tr>
<tr><th id="961">961</th><td>		   (<a class="local col6 ref" href="#96wm" title='wm' data-ref="96wm" data-ref-filename="96wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll_en" title='g4x_wm_values::hpll_en' data-ref="g4x_wm_values::hpll_en" data-ref-filename="g4x_wm_values..hpll_en">hpll_en</a> ? <a class="macro" href="i915_reg.h.html#5917" title="(1 &lt;&lt; 31)" data-ref="_M/DSPFW_HPLL_SR_EN">DSPFW_HPLL_SR_EN</a> : <var>0</var>) |</td></tr>
<tr><th id="962">962</th><td>		   <a class="macro" href="#358" title="(((wm-&gt;sr.cursor) &lt;&lt; 24) &amp; (0x3f &lt;&lt; 24))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col6 ref" href="#96wm" title='wm' data-ref="96wm" data-ref-filename="96wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::sr" title='g4x_wm_values::sr' data-ref="g4x_wm_values::sr" data-ref-filename="g4x_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a>, CURSOR_SR) |</td></tr>
<tr><th id="963">963</th><td>		   <a class="macro" href="#358" title="(((wm-&gt;hpll.cursor) &lt;&lt; 16) &amp; (0x3f &lt;&lt; 16))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col6 ref" href="#96wm" title='wm' data-ref="96wm" data-ref-filename="96wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll" title='g4x_wm_values::hpll' data-ref="g4x_wm_values::hpll" data-ref-filename="g4x_wm_values..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a>, HPLL_CURSOR) |</td></tr>
<tr><th id="964">964</th><td>		   <a class="macro" href="#358" title="(((wm-&gt;hpll.plane) &lt;&lt; 0) &amp; (0x1ff &lt;&lt; 0))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col6 ref" href="#96wm" title='wm' data-ref="96wm" data-ref-filename="96wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll" title='g4x_wm_values::hpll' data-ref="g4x_wm_values::hpll" data-ref-filename="g4x_wm_values..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a>, HPLL_SR));</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>	<a class="macro" href="i915_drv.h.html#2765" title="((void)intel_uncore_read_notrace(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70034) }))))" data-ref="_M/POSTING_READ">POSTING_READ</a>(<a class="macro" href="i915_reg.h.html#5889" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70034) })" data-ref="_M/DSPFW1">DSPFW1</a>);</td></tr>
<tr><th id="967">967</th><td>}</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/FW_WM_VLV" data-ref="_M/FW_WM_VLV">FW_WM_VLV</dfn>(value, plane) \</u></td></tr>
<tr><th id="970">970</th><td><u>	(((value) &lt;&lt; DSPFW_ ## plane ## _SHIFT) &amp; DSPFW_ ## plane ## _MASK_VLV)</u></td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vlv_write_wm_values" title='vlv_write_wm_values' data-type='void vlv_write_wm_values(struct drm_i915_private * dev_priv, const struct vlv_wm_values * wm)' data-ref="vlv_write_wm_values" data-ref-filename="vlv_write_wm_values">vlv_write_wm_values</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="98dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="98dev_priv" data-ref-filename="98dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="973">973</th><td>				<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#vlv_wm_values" title='vlv_wm_values' data-ref="vlv_wm_values" data-ref-filename="vlv_wm_values">vlv_wm_values</a> *<dfn class="local col9 decl" id="99wm" title='wm' data-type='const struct vlv_wm_values *' data-ref="99wm" data-ref-filename="99wm">wm</dfn>)</td></tr>
<tr><th id="974">974</th><td>{</td></tr>
<tr><th id="975">975</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col0 decl" id="100pipe" title='pipe' data-type='enum pipe' data-ref="100pipe" data-ref-filename="100pipe">pipe</dfn>;</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td>	<a class="macro" href="display/intel_display.h.html#232" title="for ((pipe) = 0; (pipe) &lt; (&amp;(dev_priv)-&gt;__info)-&gt;num_pipes; (pipe)++)" data-ref="_M/for_each_pipe">for_each_pipe</a>(<a class="local col8 ref" href="#98dev_priv" title='dev_priv' data-ref="98dev_priv" data-ref-filename="98dev_priv">dev_priv</a>, <a class="local col0 ref" href="#100pipe" title='pipe' data-ref="100pipe" data-ref-filename="100pipe">pipe</a>) {</td></tr>
<tr><th id="978">978</th><td>		<a class="ref fn" href="i915_trace.h.html#221" title='trace_vlv_wm' data-ref="trace_vlv_wm" data-ref-filename="trace_vlv_wm">trace_vlv_wm</a>(<a class="ref fn" href="intel_drv.h.html#intel_get_crtc_for_pipe" title='intel_get_crtc_for_pipe' data-ref="intel_get_crtc_for_pipe" data-ref-filename="intel_get_crtc_for_pipe">intel_get_crtc_for_pipe</a>(<a class="local col8 ref" href="#98dev_priv" title='dev_priv' data-ref="98dev_priv" data-ref-filename="98dev_priv">dev_priv</a>, <a class="local col0 ref" href="#100pipe" title='pipe' data-ref="100pipe" data-ref-filename="100pipe">pipe</a>), <a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>);</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x70050 + 4 * (pipe)) })), ((wm-&gt;ddl[pipe].plane[PLANE_CURSOR] &lt;&lt; 24) | (wm-&gt;ddl[pipe].plane[PLANE_SPRITE1] &lt;&lt; (8 + 8 * (1))) | (wm-&gt;ddl[pipe].plane[PLANE_SPRITE0] &lt;&lt; (8 + 8 * (0))) | (wm-&gt;ddl[pipe].plane[PLANE_PRIMARY] &lt;&lt; 0)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6020" title="((const i915_reg_t){ .reg = (0x180000 + 0x70050 + 4 * (pipe)) })" data-ref="_M/VLV_DDL">VLV_DDL</a>(<a class="local col0 ref" href="#100pipe" title='pipe' data-ref="100pipe" data-ref-filename="100pipe">pipe</a>),</td></tr>
<tr><th id="981">981</th><td>			   (<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::ddl" title='vlv_wm_values::ddl' data-ref="vlv_wm_values::ddl" data-ref-filename="vlv_wm_values..ddl">ddl</a>[<a class="local col0 ref" href="#100pipe" title='pipe' data-ref="100pipe" data-ref-filename="100pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#vlv_wm_ddl_values::plane" title='vlv_wm_ddl_values::plane' data-ref="vlv_wm_ddl_values::plane" data-ref-filename="vlv_wm_ddl_values..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>] &lt;&lt; <a class="macro" href="i915_reg.h.html#6021" title="24" data-ref="_M/DDL_CURSOR_SHIFT">DDL_CURSOR_SHIFT</a>) |</td></tr>
<tr><th id="982">982</th><td>			   (<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::ddl" title='vlv_wm_values::ddl' data-ref="vlv_wm_values::ddl" data-ref-filename="vlv_wm_values..ddl">ddl</a>[<a class="local col0 ref" href="#100pipe" title='pipe' data-ref="100pipe" data-ref-filename="100pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#vlv_wm_ddl_values::plane" title='vlv_wm_ddl_values::plane' data-ref="vlv_wm_ddl_values::plane" data-ref-filename="vlv_wm_ddl_values..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] &lt;&lt; <a class="macro" href="i915_reg.h.html#6022" title="(8 + 8 * (1))" data-ref="_M/DDL_SPRITE_SHIFT">DDL_SPRITE_SHIFT</a>(<var>1</var>)) |</td></tr>
<tr><th id="983">983</th><td>			   (<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::ddl" title='vlv_wm_values::ddl' data-ref="vlv_wm_values::ddl" data-ref-filename="vlv_wm_values..ddl">ddl</a>[<a class="local col0 ref" href="#100pipe" title='pipe' data-ref="100pipe" data-ref-filename="100pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#vlv_wm_ddl_values::plane" title='vlv_wm_ddl_values::plane' data-ref="vlv_wm_ddl_values::plane" data-ref-filename="vlv_wm_ddl_values..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] &lt;&lt; <a class="macro" href="i915_reg.h.html#6022" title="(8 + 8 * (0))" data-ref="_M/DDL_SPRITE_SHIFT">DDL_SPRITE_SHIFT</a>(<var>0</var>)) |</td></tr>
<tr><th id="984">984</th><td>			   (<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::ddl" title='vlv_wm_values::ddl' data-ref="vlv_wm_values::ddl" data-ref-filename="vlv_wm_values..ddl">ddl</a>[<a class="local col0 ref" href="#100pipe" title='pipe' data-ref="100pipe" data-ref-filename="100pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#vlv_wm_ddl_values::plane" title='vlv_wm_ddl_values::plane' data-ref="vlv_wm_ddl_values::plane" data-ref-filename="vlv_wm_ddl_values..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] &lt;&lt; <a class="macro" href="i915_reg.h.html#6023" title="0" data-ref="_M/DDL_PLANE_SHIFT">DDL_PLANE_SHIFT</a>));</td></tr>
<tr><th id="985">985</th><td>	}</td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td>	<i>/*</i></td></tr>
<tr><th id="988">988</th><td><i>	 * Zero the (unused) WM1 watermarks, and also clear all the</i></td></tr>
<tr><th id="989">989</th><td><i>	 * high order bits so that there are no out of bounds values</i></td></tr>
<tr><th id="990">990</th><td><i>	 * present in the registers during the reprogramming.</i></td></tr>
<tr><th id="991">991</th><td><i>	 */</i></td></tr>
<tr><th id="992">992</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x70064) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5976" title="((const i915_reg_t){ .reg = (0x180000 + 0x70064) })" data-ref="_M/DSPHOWM">DSPHOWM</a>, <var>0</var>);</td></tr>
<tr><th id="993">993</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x70068) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5997" title="((const i915_reg_t){ .reg = (0x180000 + 0x70068) })" data-ref="_M/DSPHOWM1">DSPHOWM1</a>, <var>0</var>);</td></tr>
<tr><th id="994">994</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x70070) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5927" title="((const i915_reg_t){ .reg = (0x180000 + 0x70070) })" data-ref="_M/DSPFW4">DSPFW4</a>, <var>0</var>);</td></tr>
<tr><th id="995">995</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x70074) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5934" title="((const i915_reg_t){ .reg = (0x180000 + 0x70074) })" data-ref="_M/DSPFW5">DSPFW5</a>, <var>0</var>);</td></tr>
<tr><th id="996">996</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x70078) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5943" title="((const i915_reg_t){ .reg = (0x180000 + 0x70078) })" data-ref="_M/DSPFW6">DSPFW6</a>, <var>0</var>);</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70034) })), ((((wm-&gt;sr.plane) &lt;&lt; 23) &amp; (0x1ff &lt;&lt; 23)) | (((wm-&gt;pipe[PIPE_B].plane[PLANE_CURSOR]) &lt;&lt; 16) &amp; (0x3f &lt;&lt; 16)) | (((wm-&gt;pipe[PIPE_B].plane[PLANE_PRIMARY]) &lt;&lt; 8) &amp; (0xff &lt;&lt; 8)) | (((wm-&gt;pipe[PIPE_A].plane[PLANE_PRIMARY]) &lt;&lt; 0) &amp; (0xff &lt;&lt; 0))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5889" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70034) })" data-ref="_M/DSPFW1">DSPFW1</a>,</td></tr>
<tr><th id="999">999</th><td>		   <a class="macro" href="#358" title="(((wm-&gt;sr.plane) &lt;&lt; 23) &amp; (0x1ff &lt;&lt; 23))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::sr" title='vlv_wm_values::sr' data-ref="vlv_wm_values::sr" data-ref-filename="vlv_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a>, SR) |</td></tr>
<tr><th id="1000">1000</th><td>		   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_B].plane[PLANE_CURSOR]) &lt;&lt; 16) &amp; (0x3f &lt;&lt; 16))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>], CURSORB) |</td></tr>
<tr><th id="1001">1001</th><td>		   <a class="macro" href="#969" title="(((wm-&gt;pipe[PIPE_B].plane[PLANE_PRIMARY]) &lt;&lt; 8) &amp; (0xff &lt;&lt; 8))" data-ref="_M/FW_WM_VLV">FW_WM_VLV</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>], PLANEB) |</td></tr>
<tr><th id="1002">1002</th><td>		   <a class="macro" href="#969" title="(((wm-&gt;pipe[PIPE_A].plane[PLANE_PRIMARY]) &lt;&lt; 0) &amp; (0xff &lt;&lt; 0))" data-ref="_M/FW_WM_VLV">FW_WM_VLV</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>], PLANEA));</td></tr>
<tr><th id="1003">1003</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70038) })), ((((wm-&gt;pipe[PIPE_A].plane[PLANE_SPRITE1]) &lt;&lt; (16)) &amp; (0xff &lt;&lt; 16)) | (((wm-&gt;pipe[PIPE_A].plane[PLANE_CURSOR]) &lt;&lt; 8) &amp; (0x3f &lt;&lt; 8)) | (((wm-&gt;pipe[PIPE_A].plane[PLANE_SPRITE0]) &lt;&lt; 0) &amp; (0xff &lt;&lt; 0))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5900" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70038) })" data-ref="_M/DSPFW2">DSPFW2</a>,</td></tr>
<tr><th id="1004">1004</th><td>		   <a class="macro" href="#969" title="(((wm-&gt;pipe[PIPE_A].plane[PLANE_SPRITE1]) &lt;&lt; (16)) &amp; (0xff &lt;&lt; 16))" data-ref="_M/FW_WM_VLV">FW_WM_VLV</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>], SPRITEB) |</td></tr>
<tr><th id="1005">1005</th><td>		   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_A].plane[PLANE_CURSOR]) &lt;&lt; 8) &amp; (0x3f &lt;&lt; 8))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>], CURSORA) |</td></tr>
<tr><th id="1006">1006</th><td>		   <a class="macro" href="#969" title="(((wm-&gt;pipe[PIPE_A].plane[PLANE_SPRITE0]) &lt;&lt; 0) &amp; (0xff &lt;&lt; 0))" data-ref="_M/FW_WM_VLV">FW_WM_VLV</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>], SPRITEA));</td></tr>
<tr><th id="1007">1007</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })), ((((wm-&gt;sr.cursor) &lt;&lt; 24) &amp; (0x3f &lt;&lt; 24))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5916" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })" data-ref="_M/DSPFW3">DSPFW3</a>,</td></tr>
<tr><th id="1008">1008</th><td>		   <a class="macro" href="#358" title="(((wm-&gt;sr.cursor) &lt;&lt; 24) &amp; (0x3f &lt;&lt; 24))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::sr" title='vlv_wm_values::sr' data-ref="vlv_wm_values::sr" data-ref-filename="vlv_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a>, CURSOR_SR));</td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col8 ref" href="#98dev_priv" title='dev_priv' data-ref="98dev_priv" data-ref-filename="98dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="1011">1011</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x700b4) })), ((((wm-&gt;pipe[PIPE_B].plane[PLANE_SPRITE1]) &lt;&lt; 16) &amp; (0xff &lt;&lt; 16)) | (((wm-&gt;pipe[PIPE_B].plane[PLANE_SPRITE0]) &lt;&lt; 0) &amp; (0xff &lt;&lt; 0))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5947" title="((const i915_reg_t){ .reg = (0x180000 + 0x700b4) })" data-ref="_M/DSPFW7_CHV">DSPFW7_CHV</a>,</td></tr>
<tr><th id="1012">1012</th><td>			   <a class="macro" href="#969" title="(((wm-&gt;pipe[PIPE_B].plane[PLANE_SPRITE1]) &lt;&lt; 16) &amp; (0xff &lt;&lt; 16))" data-ref="_M/FW_WM_VLV">FW_WM_VLV</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>], SPRITED) |</td></tr>
<tr><th id="1013">1013</th><td>			   <a class="macro" href="#969" title="(((wm-&gt;pipe[PIPE_B].plane[PLANE_SPRITE0]) &lt;&lt; 0) &amp; (0xff &lt;&lt; 0))" data-ref="_M/FW_WM_VLV">FW_WM_VLV</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>], SPRITEC));</td></tr>
<tr><th id="1014">1014</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x700b8) })), ((((wm-&gt;pipe[PIPE_C].plane[PLANE_SPRITE1]) &lt;&lt; 16) &amp; (0xff &lt;&lt; 16)) | (((wm-&gt;pipe[PIPE_C].plane[PLANE_SPRITE0]) &lt;&lt; 0) &amp; (0xff &lt;&lt; 0))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5956" title="((const i915_reg_t){ .reg = (0x180000 + 0x700b8) })" data-ref="_M/DSPFW8_CHV">DSPFW8_CHV</a>,</td></tr>
<tr><th id="1015">1015</th><td>			   <a class="macro" href="#969" title="(((wm-&gt;pipe[PIPE_C].plane[PLANE_SPRITE1]) &lt;&lt; 16) &amp; (0xff &lt;&lt; 16))" data-ref="_M/FW_WM_VLV">FW_WM_VLV</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>], SPRITEF) |</td></tr>
<tr><th id="1016">1016</th><td>			   <a class="macro" href="#969" title="(((wm-&gt;pipe[PIPE_C].plane[PLANE_SPRITE0]) &lt;&lt; 0) &amp; (0xff &lt;&lt; 0))" data-ref="_M/FW_WM_VLV">FW_WM_VLV</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>], SPRITEE));</td></tr>
<tr><th id="1017">1017</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x7007c) })), ((((wm-&gt;pipe[PIPE_C].plane[PLANE_PRIMARY]) &lt;&lt; 16) &amp; (0xff &lt;&lt; 16)) | (((wm-&gt;pipe[PIPE_C].plane[PLANE_CURSOR]) &lt;&lt; 0) &amp; (0x3f &lt;&lt; 0))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5965" title="((const i915_reg_t){ .reg = (0x180000 + 0x7007c) })" data-ref="_M/DSPFW9_CHV">DSPFW9_CHV</a>,</td></tr>
<tr><th id="1018">1018</th><td>			   <a class="macro" href="#969" title="(((wm-&gt;pipe[PIPE_C].plane[PLANE_PRIMARY]) &lt;&lt; 16) &amp; (0xff &lt;&lt; 16))" data-ref="_M/FW_WM_VLV">FW_WM_VLV</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>], PLANEC) |</td></tr>
<tr><th id="1019">1019</th><td>			   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_C].plane[PLANE_CURSOR]) &lt;&lt; 0) &amp; (0x3f &lt;&lt; 0))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>], CURSORC));</td></tr>
<tr><th id="1020">1020</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x70064) })), ((((wm-&gt;sr.plane &gt;&gt; 9) &lt;&lt; 24) &amp; (3 &lt;&lt; 24)) | (((wm-&gt;pipe[PIPE_C].plane[PLANE_SPRITE1] &gt;&gt; 8) &lt;&lt; 23) &amp; (1 &lt;&lt; 23)) | (((wm-&gt;pipe[PIPE_C].plane[PLANE_SPRITE0] &gt;&gt; 8) &lt;&lt; 22) &amp; (1 &lt;&lt; 22)) | (((wm-&gt;pipe[PIPE_C].plane[PLANE_PRIMARY] &gt;&gt; 8) &lt;&lt; 21) &amp; (1 &lt;&lt; 21)) | (((wm-&gt;pipe[PIPE_B].plane[PLANE_SPRITE1] &gt;&gt; 8) &lt;&lt; 20) &amp; (1 &lt;&lt; 20)) | (((wm-&gt;pipe[PIPE_B].plane[PLANE_SPRITE0] &gt;&gt; 8) &lt;&lt; 16) &amp; (1 &lt;&lt; 16)) | (((wm-&gt;pipe[PIPE_B].plane[PLANE_PRIMARY] &gt;&gt; 8) &lt;&lt; 12) &amp; (1 &lt;&lt; 12)) | (((wm-&gt;pipe[PIPE_A].plane[PLANE_SPRITE1] &gt;&gt; 8) &lt;&lt; 8) &amp; (1 &lt;&lt; 8)) | (((wm-&gt;pipe[PIPE_A].plane[PLANE_SPRITE0] &gt;&gt; 8) &lt;&lt; 4) &amp; (1 &lt;&lt; 4)) | (((wm-&gt;pipe[PIPE_A].plane[PLANE_PRIMARY] &gt;&gt; 8) &lt;&lt; 0) &amp; (1 &lt;&lt; 0))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5976" title="((const i915_reg_t){ .reg = (0x180000 + 0x70064) })" data-ref="_M/DSPHOWM">DSPHOWM</a>,</td></tr>
<tr><th id="1021">1021</th><td>			   <a class="macro" href="#358" title="(((wm-&gt;sr.plane &gt;&gt; 9) &lt;&lt; 24) &amp; (3 &lt;&lt; 24))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::sr" title='vlv_wm_values::sr' data-ref="vlv_wm_values::sr" data-ref-filename="vlv_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> &gt;&gt; <var>9</var>, SR_HI) |</td></tr>
<tr><th id="1022">1022</th><td>			   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_C].plane[PLANE_SPRITE1] &gt;&gt; 8) &lt;&lt; 23) &amp; (1 &lt;&lt; 23))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] &gt;&gt; <var>8</var>, SPRITEF_HI) |</td></tr>
<tr><th id="1023">1023</th><td>			   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_C].plane[PLANE_SPRITE0] &gt;&gt; 8) &lt;&lt; 22) &amp; (1 &lt;&lt; 22))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] &gt;&gt; <var>8</var>, SPRITEE_HI) |</td></tr>
<tr><th id="1024">1024</th><td>			   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_C].plane[PLANE_PRIMARY] &gt;&gt; 8) &lt;&lt; 21) &amp; (1 &lt;&lt; 21))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] &gt;&gt; <var>8</var>, PLANEC_HI) |</td></tr>
<tr><th id="1025">1025</th><td>			   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_B].plane[PLANE_SPRITE1] &gt;&gt; 8) &lt;&lt; 20) &amp; (1 &lt;&lt; 20))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] &gt;&gt; <var>8</var>, SPRITED_HI) |</td></tr>
<tr><th id="1026">1026</th><td>			   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_B].plane[PLANE_SPRITE0] &gt;&gt; 8) &lt;&lt; 16) &amp; (1 &lt;&lt; 16))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] &gt;&gt; <var>8</var>, SPRITEC_HI) |</td></tr>
<tr><th id="1027">1027</th><td>			   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_B].plane[PLANE_PRIMARY] &gt;&gt; 8) &lt;&lt; 12) &amp; (1 &lt;&lt; 12))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] &gt;&gt; <var>8</var>, PLANEB_HI) |</td></tr>
<tr><th id="1028">1028</th><td>			   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_A].plane[PLANE_SPRITE1] &gt;&gt; 8) &lt;&lt; 8) &amp; (1 &lt;&lt; 8))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] &gt;&gt; <var>8</var>, SPRITEB_HI) |</td></tr>
<tr><th id="1029">1029</th><td>			   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_A].plane[PLANE_SPRITE0] &gt;&gt; 8) &lt;&lt; 4) &amp; (1 &lt;&lt; 4))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] &gt;&gt; <var>8</var>, SPRITEA_HI) |</td></tr>
<tr><th id="1030">1030</th><td>			   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_A].plane[PLANE_PRIMARY] &gt;&gt; 8) &lt;&lt; 0) &amp; (1 &lt;&lt; 0))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] &gt;&gt; <var>8</var>, PLANEA_HI));</td></tr>
<tr><th id="1031">1031</th><td>	} <b>else</b> {</td></tr>
<tr><th id="1032">1032</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x7007c) })), ((((wm-&gt;pipe[PIPE_B].plane[PLANE_SPRITE1]) &lt;&lt; 16) &amp; (0xff &lt;&lt; 16)) | (((wm-&gt;pipe[PIPE_B].plane[PLANE_SPRITE0]) &lt;&lt; 0) &amp; (0xff &lt;&lt; 0))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5946" title="((const i915_reg_t){ .reg = (0x180000 + 0x7007c) })" data-ref="_M/DSPFW7">DSPFW7</a>,</td></tr>
<tr><th id="1033">1033</th><td>			   <a class="macro" href="#969" title="(((wm-&gt;pipe[PIPE_B].plane[PLANE_SPRITE1]) &lt;&lt; 16) &amp; (0xff &lt;&lt; 16))" data-ref="_M/FW_WM_VLV">FW_WM_VLV</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>], SPRITED) |</td></tr>
<tr><th id="1034">1034</th><td>			   <a class="macro" href="#969" title="(((wm-&gt;pipe[PIPE_B].plane[PLANE_SPRITE0]) &lt;&lt; 0) &amp; (0xff &lt;&lt; 0))" data-ref="_M/FW_WM_VLV">FW_WM_VLV</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>], SPRITEC));</td></tr>
<tr><th id="1035">1035</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x70064) })), ((((wm-&gt;sr.plane &gt;&gt; 9) &lt;&lt; 24) &amp; (3 &lt;&lt; 24)) | (((wm-&gt;pipe[PIPE_B].plane[PLANE_SPRITE1] &gt;&gt; 8) &lt;&lt; 20) &amp; (1 &lt;&lt; 20)) | (((wm-&gt;pipe[PIPE_B].plane[PLANE_SPRITE0] &gt;&gt; 8) &lt;&lt; 16) &amp; (1 &lt;&lt; 16)) | (((wm-&gt;pipe[PIPE_B].plane[PLANE_PRIMARY] &gt;&gt; 8) &lt;&lt; 12) &amp; (1 &lt;&lt; 12)) | (((wm-&gt;pipe[PIPE_A].plane[PLANE_SPRITE1] &gt;&gt; 8) &lt;&lt; 8) &amp; (1 &lt;&lt; 8)) | (((wm-&gt;pipe[PIPE_A].plane[PLANE_SPRITE0] &gt;&gt; 8) &lt;&lt; 4) &amp; (1 &lt;&lt; 4)) | (((wm-&gt;pipe[PIPE_A].plane[PLANE_PRIMARY] &gt;&gt; 8) &lt;&lt; 0) &amp; (1 &lt;&lt; 0))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5976" title="((const i915_reg_t){ .reg = (0x180000 + 0x70064) })" data-ref="_M/DSPHOWM">DSPHOWM</a>,</td></tr>
<tr><th id="1036">1036</th><td>			   <a class="macro" href="#358" title="(((wm-&gt;sr.plane &gt;&gt; 9) &lt;&lt; 24) &amp; (3 &lt;&lt; 24))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::sr" title='vlv_wm_values::sr' data-ref="vlv_wm_values::sr" data-ref-filename="vlv_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> &gt;&gt; <var>9</var>, SR_HI) |</td></tr>
<tr><th id="1037">1037</th><td>			   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_B].plane[PLANE_SPRITE1] &gt;&gt; 8) &lt;&lt; 20) &amp; (1 &lt;&lt; 20))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] &gt;&gt; <var>8</var>, SPRITED_HI) |</td></tr>
<tr><th id="1038">1038</th><td>			   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_B].plane[PLANE_SPRITE0] &gt;&gt; 8) &lt;&lt; 16) &amp; (1 &lt;&lt; 16))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] &gt;&gt; <var>8</var>, SPRITEC_HI) |</td></tr>
<tr><th id="1039">1039</th><td>			   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_B].plane[PLANE_PRIMARY] &gt;&gt; 8) &lt;&lt; 12) &amp; (1 &lt;&lt; 12))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] &gt;&gt; <var>8</var>, PLANEB_HI) |</td></tr>
<tr><th id="1040">1040</th><td>			   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_A].plane[PLANE_SPRITE1] &gt;&gt; 8) &lt;&lt; 8) &amp; (1 &lt;&lt; 8))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] &gt;&gt; <var>8</var>, SPRITEB_HI) |</td></tr>
<tr><th id="1041">1041</th><td>			   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_A].plane[PLANE_SPRITE0] &gt;&gt; 8) &lt;&lt; 4) &amp; (1 &lt;&lt; 4))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] &gt;&gt; <var>8</var>, SPRITEA_HI) |</td></tr>
<tr><th id="1042">1042</th><td>			   <a class="macro" href="#358" title="(((wm-&gt;pipe[PIPE_A].plane[PLANE_PRIMARY] &gt;&gt; 8) &lt;&lt; 0) &amp; (1 &lt;&lt; 0))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col9 ref" href="#99wm" title='wm' data-ref="99wm" data-ref-filename="99wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] &gt;&gt; <var>8</var>, PLANEA_HI));</td></tr>
<tr><th id="1043">1043</th><td>	}</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td>	<a class="macro" href="i915_drv.h.html#2765" title="((void)intel_uncore_read_notrace(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70034) }))))" data-ref="_M/POSTING_READ">POSTING_READ</a>(<a class="macro" href="i915_reg.h.html#5889" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70034) })" data-ref="_M/DSPFW1">DSPFW1</a>);</td></tr>
<tr><th id="1046">1046</th><td>}</td></tr>
<tr><th id="1047">1047</th><td></td></tr>
<tr><th id="1048">1048</th><td><u>#undef <a class="macro" href="#969" data-ref="_M/FW_WM_VLV">FW_WM_VLV</a></u></td></tr>
<tr><th id="1049">1049</th><td></td></tr>
<tr><th id="1050">1050</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="g4x_setup_wm_latency" title='g4x_setup_wm_latency' data-type='void g4x_setup_wm_latency(struct drm_i915_private * dev_priv)' data-ref="g4x_setup_wm_latency" data-ref-filename="g4x_setup_wm_latency">g4x_setup_wm_latency</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="101dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="101dev_priv" data-ref-filename="101dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="1051">1051</th><td>{</td></tr>
<tr><th id="1052">1052</th><td>	<i>/* all latencies in usec */</i></td></tr>
<tr><th id="1053">1053</th><td>	<a class="local col1 ref" href="#101dev_priv" title='dev_priv' data-ref="101dev_priv" data-ref-filename="101dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>[<a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_NORMAL" title='G4X_WM_LEVEL_NORMAL' data-ref="G4X_WM_LEVEL_NORMAL" data-ref-filename="G4X_WM_LEVEL_NORMAL">G4X_WM_LEVEL_NORMAL</a>] = <var>5</var>;</td></tr>
<tr><th id="1054">1054</th><td>	<a class="local col1 ref" href="#101dev_priv" title='dev_priv' data-ref="101dev_priv" data-ref-filename="101dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>[<a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_SR" title='G4X_WM_LEVEL_SR' data-ref="G4X_WM_LEVEL_SR" data-ref-filename="G4X_WM_LEVEL_SR">G4X_WM_LEVEL_SR</a>] = <var>12</var>;</td></tr>
<tr><th id="1055">1055</th><td>	<a class="local col1 ref" href="#101dev_priv" title='dev_priv' data-ref="101dev_priv" data-ref-filename="101dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>[<a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_HPLL" title='G4X_WM_LEVEL_HPLL' data-ref="G4X_WM_LEVEL_HPLL" data-ref-filename="G4X_WM_LEVEL_HPLL">G4X_WM_LEVEL_HPLL</a>] = <var>35</var>;</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td>	<a class="local col1 ref" href="#101dev_priv" title='dev_priv' data-ref="101dev_priv" data-ref-filename="101dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::max_level" title='drm_i915_private::(anonymous struct)::max_level' data-ref="drm_i915_private::(anonymous)::max_level" data-ref-filename="drm_i915_private..(anonymous)..max_level">max_level</a> = <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_HPLL" title='G4X_WM_LEVEL_HPLL' data-ref="G4X_WM_LEVEL_HPLL" data-ref-filename="G4X_WM_LEVEL_HPLL">G4X_WM_LEVEL_HPLL</a>;</td></tr>
<tr><th id="1058">1058</th><td>}</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="g4x_plane_fifo_size" title='g4x_plane_fifo_size' data-type='int g4x_plane_fifo_size(enum plane_id plane_id, int level)' data-ref="g4x_plane_fifo_size" data-ref-filename="g4x_plane_fifo_size">g4x_plane_fifo_size</dfn>(<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col2 decl" id="102plane_id" title='plane_id' data-type='enum plane_id' data-ref="102plane_id" data-ref-filename="102plane_id">plane_id</dfn>, <em>int</em> <dfn class="local col3 decl" id="103level" title='level' data-type='int' data-ref="103level" data-ref-filename="103level">level</dfn>)</td></tr>
<tr><th id="1061">1061</th><td>{</td></tr>
<tr><th id="1062">1062</th><td>	<i>/*</i></td></tr>
<tr><th id="1063">1063</th><td><i>	 * DSPCNTR[13] supposedly controls whether the</i></td></tr>
<tr><th id="1064">1064</th><td><i>	 * primary plane can use the FIFO space otherwise</i></td></tr>
<tr><th id="1065">1065</th><td><i>	 * reserved for the sprite plane. It's not 100% clear</i></td></tr>
<tr><th id="1066">1066</th><td><i>	 * what the actual FIFO size is, but it looks like we</i></td></tr>
<tr><th id="1067">1067</th><td><i>	 * can happily set both primary and sprite watermarks</i></td></tr>
<tr><th id="1068">1068</th><td><i>	 * up to 127 cachelines. So that would seem to mean</i></td></tr>
<tr><th id="1069">1069</th><td><i>	 * that either DSPCNTR[13] doesn't do anything, or that</i></td></tr>
<tr><th id="1070">1070</th><td><i>	 * the total FIFO is &gt;= 256 cachelines in size. Either</i></td></tr>
<tr><th id="1071">1071</th><td><i>	 * way, we don't seem to have to worry about this</i></td></tr>
<tr><th id="1072">1072</th><td><i>	 * repartitioning as the maximum watermark value the</i></td></tr>
<tr><th id="1073">1073</th><td><i>	 * register can hold for each plane is lower than the</i></td></tr>
<tr><th id="1074">1074</th><td><i>	 * minimum FIFO size.</i></td></tr>
<tr><th id="1075">1075</th><td><i>	 */</i></td></tr>
<tr><th id="1076">1076</th><td>	<b>switch</b> (<a class="local col2 ref" href="#102plane_id" title='plane_id' data-ref="102plane_id" data-ref-filename="102plane_id">plane_id</a>) {</td></tr>
<tr><th id="1077">1077</th><td>	<b>case</b> <a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>:</td></tr>
<tr><th id="1078">1078</th><td>		<b>return</b> <var>63</var>;</td></tr>
<tr><th id="1079">1079</th><td>	<b>case</b> <a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>:</td></tr>
<tr><th id="1080">1080</th><td>		<b>return</b> <a class="local col3 ref" href="#103level" title='level' data-ref="103level" data-ref-filename="103level">level</a> == <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_NORMAL" title='G4X_WM_LEVEL_NORMAL' data-ref="G4X_WM_LEVEL_NORMAL" data-ref-filename="G4X_WM_LEVEL_NORMAL">G4X_WM_LEVEL_NORMAL</a> ? <var>127</var> : <var>511</var>;</td></tr>
<tr><th id="1081">1081</th><td>	<b>case</b> <a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>:</td></tr>
<tr><th id="1082">1082</th><td>		<b>return</b> <a class="local col3 ref" href="#103level" title='level' data-ref="103level" data-ref-filename="103level">level</a> == <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_NORMAL" title='G4X_WM_LEVEL_NORMAL' data-ref="G4X_WM_LEVEL_NORMAL" data-ref-filename="G4X_WM_LEVEL_NORMAL">G4X_WM_LEVEL_NORMAL</a> ? <var>127</var> : <var>0</var>;</td></tr>
<tr><th id="1083">1083</th><td>	<b>default</b>:</td></tr>
<tr><th id="1084">1084</th><td>		<a class="macro" href="i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;plane_id&quot;, (long)(plane_id)); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (1084), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (219)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="local col2 ref" href="#102plane_id" title='plane_id' data-ref="102plane_id" data-ref-filename="102plane_id">plane_id</a>);</td></tr>
<tr><th id="1085">1085</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1086">1086</th><td>	}</td></tr>
<tr><th id="1087">1087</th><td>}</td></tr>
<tr><th id="1088">1088</th><td></td></tr>
<tr><th id="1089">1089</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="g4x_fbc_fifo_size" title='g4x_fbc_fifo_size' data-type='int g4x_fbc_fifo_size(int level)' data-ref="g4x_fbc_fifo_size" data-ref-filename="g4x_fbc_fifo_size">g4x_fbc_fifo_size</dfn>(<em>int</em> <dfn class="local col4 decl" id="104level" title='level' data-type='int' data-ref="104level" data-ref-filename="104level">level</dfn>)</td></tr>
<tr><th id="1090">1090</th><td>{</td></tr>
<tr><th id="1091">1091</th><td>	<b>switch</b> (<a class="local col4 ref" href="#104level" title='level' data-ref="104level" data-ref-filename="104level">level</a>) {</td></tr>
<tr><th id="1092">1092</th><td>	<b>case</b> <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_SR" title='G4X_WM_LEVEL_SR' data-ref="G4X_WM_LEVEL_SR" data-ref-filename="G4X_WM_LEVEL_SR">G4X_WM_LEVEL_SR</a>:</td></tr>
<tr><th id="1093">1093</th><td>		<b>return</b> <var>7</var>;</td></tr>
<tr><th id="1094">1094</th><td>	<b>case</b> <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_HPLL" title='G4X_WM_LEVEL_HPLL' data-ref="G4X_WM_LEVEL_HPLL" data-ref-filename="G4X_WM_LEVEL_HPLL">G4X_WM_LEVEL_HPLL</a>:</td></tr>
<tr><th id="1095">1095</th><td>		<b>return</b> <var>15</var>;</td></tr>
<tr><th id="1096">1096</th><td>	<b>default</b>:</td></tr>
<tr><th id="1097">1097</th><td>		<a class="macro" href="i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;level&quot;, (long)(level)); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (1097), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (221)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="local col4 ref" href="#104level" title='level' data-ref="104level" data-ref-filename="104level">level</a>);</td></tr>
<tr><th id="1098">1098</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1099">1099</th><td>	}</td></tr>
<tr><th id="1100">1100</th><td>}</td></tr>
<tr><th id="1101">1101</th><td></td></tr>
<tr><th id="1102">1102</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="tu decl def fn" id="g4x_compute_wm" title='g4x_compute_wm' data-type='u16 g4x_compute_wm(const struct intel_crtc_state * crtc_state, const struct intel_plane_state * plane_state, int level)' data-ref="g4x_compute_wm" data-ref-filename="g4x_compute_wm">g4x_compute_wm</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col5 decl" id="105crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="105crtc_state" data-ref-filename="105crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="1103">1103</th><td>			  <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col6 decl" id="106plane_state" title='plane_state' data-type='const struct intel_plane_state *' data-ref="106plane_state" data-ref-filename="106plane_state">plane_state</dfn>,</td></tr>
<tr><th id="1104">1104</th><td>			  <em>int</em> <dfn class="local col7 decl" id="107level" title='level' data-type='int' data-ref="107level" data-ref-filename="107level">level</dfn>)</td></tr>
<tr><th id="1105">1105</th><td>{</td></tr>
<tr><th id="1106">1106</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col8 decl" id="108plane" title='plane' data-type='struct intel_plane *' data-ref="108plane" data-ref-filename="108plane">plane</dfn> = <a class="macro" href="intel_drv.h.html#1053" title="({ void *__mptr = (void *)(plane_state-&gt;base.plane); do { extern void __compiletime_assert_1106(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(plane_state-&gt;base.plane)), typeof(((struct intel_plane *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(plane_state-&gt;base.plane)), typeof(void))))) __compiletime_assert_1106(); } while (0); ((struct intel_plane *)(__mptr - __builtin_offsetof(struct intel_plane, base))); })" data-ref="_M/to_intel_plane">to_intel_plane</a>(<a class="local col6 ref" href="#106plane_state" title='plane_state' data-ref="106plane_state" data-ref-filename="106plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::plane" title='drm_plane_state::plane' data-ref="drm_plane_state::plane" data-ref-filename="drm_plane_state..plane">plane</a>);</td></tr>
<tr><th id="1107">1107</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="109dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="109dev_priv" data-ref-filename="109dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col8 ref" href="#108plane" title='plane' data-ref="108plane" data-ref-filename="108plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::dev" title='drm_plane::dev' data-ref="drm_plane::dev" data-ref-filename="drm_plane..dev">dev</a>);</td></tr>
<tr><th id="1108">1108</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_modes.h.html#drm_display_mode" title='drm_display_mode' data-ref="drm_display_mode" data-ref-filename="drm_display_mode">drm_display_mode</a> *<dfn class="local col0 decl" id="110adjusted_mode" title='adjusted_mode' data-type='const struct drm_display_mode *' data-ref="110adjusted_mode" data-ref-filename="110adjusted_mode">adjusted_mode</dfn> =</td></tr>
<tr><th id="1109">1109</th><td>		&amp;<a class="local col5 ref" href="#105crtc_state" title='crtc_state' data-ref="105crtc_state" data-ref-filename="105crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>;</td></tr>
<tr><th id="1110">1110</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="111latency" title='latency' data-type='unsigned int' data-ref="111latency" data-ref-filename="111latency">latency</dfn> = <a class="local col9 ref" href="#109dev_priv" title='dev_priv' data-ref="109dev_priv" data-ref-filename="109dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>[<a class="local col7 ref" href="#107level" title='level' data-ref="107level" data-ref-filename="107level">level</a>] * <var>10</var>;</td></tr>
<tr><th id="1111">1111</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="112clock" title='clock' data-type='unsigned int' data-ref="112clock" data-ref-filename="112clock">clock</dfn>, <dfn class="local col3 decl" id="113htotal" title='htotal' data-type='unsigned int' data-ref="113htotal" data-ref-filename="113htotal">htotal</dfn>, <dfn class="local col4 decl" id="114cpp" title='cpp' data-type='unsigned int' data-ref="114cpp" data-ref-filename="114cpp">cpp</dfn>, <dfn class="local col5 decl" id="115width" title='width' data-type='unsigned int' data-ref="115width" data-ref-filename="115width">width</dfn>, <dfn class="local col6 decl" id="116wm" title='wm' data-type='unsigned int' data-ref="116wm" data-ref-filename="116wm">wm</dfn>;</td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td>	<b>if</b> (<a class="local col1 ref" href="#111latency" title='latency' data-ref="111latency" data-ref-filename="111latency">latency</a> == <var>0</var>)</td></tr>
<tr><th id="1114">1114</th><td>		<b>return</b> <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>;</td></tr>
<tr><th id="1115">1115</th><td></td></tr>
<tr><th id="1116">1116</th><td>	<b>if</b> (!<a class="tu ref fn" href="#intel_wm_plane_visible" title='intel_wm_plane_visible' data-use='c' data-ref="intel_wm_plane_visible" data-ref-filename="intel_wm_plane_visible">intel_wm_plane_visible</a>(<a class="local col5 ref" href="#105crtc_state" title='crtc_state' data-ref="105crtc_state" data-ref-filename="105crtc_state">crtc_state</a>, <a class="local col6 ref" href="#106plane_state" title='plane_state' data-ref="106plane_state" data-ref-filename="106plane_state">plane_state</a>))</td></tr>
<tr><th id="1117">1117</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td>	<i>/*</i></td></tr>
<tr><th id="1120">1120</th><td><i>	 * Not 100% sure which way ELK should go here as the</i></td></tr>
<tr><th id="1121">1121</th><td><i>	 * spec only says CL/CTG should assume 32bpp and BW</i></td></tr>
<tr><th id="1122">1122</th><td><i>	 * doesn't need to. But as these things followed the</i></td></tr>
<tr><th id="1123">1123</th><td><i>	 * mobile vs. desktop lines on gen3 as well, let's</i></td></tr>
<tr><th id="1124">1124</th><td><i>	 * assume ELK doesn't need this.</i></td></tr>
<tr><th id="1125">1125</th><td><i>	 *</i></td></tr>
<tr><th id="1126">1126</th><td><i>	 * The spec also fails to list such a restriction for</i></td></tr>
<tr><th id="1127">1127</th><td><i>	 * the HPLL watermark, which seems a little strange.</i></td></tr>
<tr><th id="1128">1128</th><td><i>	 * Let's use 32bpp for the HPLL watermark as well.</i></td></tr>
<tr><th id="1129">1129</th><td><i>	 */</i></td></tr>
<tr><th id="1130">1130</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2108" title="IS_PLATFORM(dev_priv, INTEL_GM45)" data-ref="_M/IS_GM45">IS_GM45</a>(<a class="local col9 ref" href="#109dev_priv" title='dev_priv' data-ref="109dev_priv" data-ref-filename="109dev_priv">dev_priv</a>) &amp;&amp; <a class="local col8 ref" href="#108plane" title='plane' data-ref="108plane" data-ref-filename="108plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a> == <a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a> &amp;&amp;</td></tr>
<tr><th id="1131">1131</th><td>	    <a class="local col7 ref" href="#107level" title='level' data-ref="107level" data-ref-filename="107level">level</a> != <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_NORMAL" title='G4X_WM_LEVEL_NORMAL' data-ref="G4X_WM_LEVEL_NORMAL" data-ref-filename="G4X_WM_LEVEL_NORMAL">G4X_WM_LEVEL_NORMAL</a>)</td></tr>
<tr><th id="1132">1132</th><td>		<a class="local col4 ref" href="#114cpp" title='cpp' data-ref="114cpp" data-ref-filename="114cpp">cpp</a> = <var>4</var>;</td></tr>
<tr><th id="1133">1133</th><td>	<b>else</b></td></tr>
<tr><th id="1134">1134</th><td>		<a class="local col4 ref" href="#114cpp" title='cpp' data-ref="114cpp" data-ref-filename="114cpp">cpp</a> = <a class="local col6 ref" href="#106plane_state" title='plane_state' data-ref="106plane_state" data-ref-filename="106plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::(anonymous)::cpp" title='drm_format_info::(anonymous union)::cpp' data-ref="drm_format_info::(anonymous)::cpp" data-ref-filename="drm_format_info..(anonymous)..cpp">cpp</a>[<var>0</var>];</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>	<a class="local col2 ref" href="#112clock" title='clock' data-ref="112clock" data-ref-filename="112clock">clock</a> = <a class="local col0 ref" href="#110adjusted_mode" title='adjusted_mode' data-ref="110adjusted_mode" data-ref-filename="110adjusted_mode">adjusted_mode</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_clock" title='drm_display_mode::crtc_clock' data-ref="drm_display_mode::crtc_clock" data-ref-filename="drm_display_mode..crtc_clock">crtc_clock</a>;</td></tr>
<tr><th id="1137">1137</th><td>	<a class="local col3 ref" href="#113htotal" title='htotal' data-ref="113htotal" data-ref-filename="113htotal">htotal</a> = <a class="local col0 ref" href="#110adjusted_mode" title='adjusted_mode' data-ref="110adjusted_mode" data-ref-filename="110adjusted_mode">adjusted_mode</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_htotal" title='drm_display_mode::crtc_htotal' data-ref="drm_display_mode::crtc_htotal" data-ref-filename="drm_display_mode..crtc_htotal">crtc_htotal</a>;</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td>	<b>if</b> (<a class="local col8 ref" href="#108plane" title='plane' data-ref="108plane" data-ref-filename="108plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a> == <a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>)</td></tr>
<tr><th id="1140">1140</th><td>		<a class="local col5 ref" href="#115width" title='width' data-ref="115width" data-ref-filename="115width">width</a> = <a class="local col6 ref" href="#106plane_state" title='plane_state' data-ref="106plane_state" data-ref-filename="106plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::crtc_w" title='drm_plane_state::crtc_w' data-ref="drm_plane_state::crtc_w" data-ref-filename="drm_plane_state..crtc_w">crtc_w</a>;</td></tr>
<tr><th id="1141">1141</th><td>	<b>else</b></td></tr>
<tr><th id="1142">1142</th><td>		<a class="local col5 ref" href="#115width" title='width' data-ref="115width" data-ref-filename="115width">width</a> = <a class="ref fn" href="../../../../include/drm/drm_rect.h.html#drm_rect_width" title='drm_rect_width' data-ref="drm_rect_width" data-ref-filename="drm_rect_width">drm_rect_width</a>(&amp;<a class="local col6 ref" href="#106plane_state" title='plane_state' data-ref="106plane_state" data-ref-filename="106plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::dst" title='drm_plane_state::dst' data-ref="drm_plane_state::dst" data-ref-filename="drm_plane_state..dst">dst</a>);</td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td>	<b>if</b> (<a class="local col8 ref" href="#108plane" title='plane' data-ref="108plane" data-ref-filename="108plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a> == <a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>) {</td></tr>
<tr><th id="1145">1145</th><td>		<a class="local col6 ref" href="#116wm" title='wm' data-ref="116wm" data-ref-filename="116wm">wm</a> = <a class="tu ref fn" href="#intel_wm_method2" title='intel_wm_method2' data-use='c' data-ref="intel_wm_method2" data-ref-filename="intel_wm_method2">intel_wm_method2</a>(<a class="local col2 ref" href="#112clock" title='clock' data-ref="112clock" data-ref-filename="112clock">clock</a>, <a class="local col3 ref" href="#113htotal" title='htotal' data-ref="113htotal" data-ref-filename="113htotal">htotal</a>, <a class="local col5 ref" href="#115width" title='width' data-ref="115width" data-ref-filename="115width">width</a>, <a class="local col4 ref" href="#114cpp" title='cpp' data-ref="114cpp" data-ref-filename="114cpp">cpp</a>, <a class="local col1 ref" href="#111latency" title='latency' data-ref="111latency" data-ref-filename="111latency">latency</a>);</td></tr>
<tr><th id="1146">1146</th><td>	} <b>else</b> <b>if</b> (<a class="local col8 ref" href="#108plane" title='plane' data-ref="108plane" data-ref-filename="108plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a> == <a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a> &amp;&amp;</td></tr>
<tr><th id="1147">1147</th><td>		   <a class="local col7 ref" href="#107level" title='level' data-ref="107level" data-ref-filename="107level">level</a> == <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_NORMAL" title='G4X_WM_LEVEL_NORMAL' data-ref="G4X_WM_LEVEL_NORMAL" data-ref-filename="G4X_WM_LEVEL_NORMAL">G4X_WM_LEVEL_NORMAL</a>) {</td></tr>
<tr><th id="1148">1148</th><td>		<a class="local col6 ref" href="#116wm" title='wm' data-ref="116wm" data-ref-filename="116wm">wm</a> = <a class="tu ref fn" href="#intel_wm_method1" title='intel_wm_method1' data-use='c' data-ref="intel_wm_method1" data-ref-filename="intel_wm_method1">intel_wm_method1</a>(<a class="local col2 ref" href="#112clock" title='clock' data-ref="112clock" data-ref-filename="112clock">clock</a>, <a class="local col4 ref" href="#114cpp" title='cpp' data-ref="114cpp" data-ref-filename="114cpp">cpp</a>, <a class="local col1 ref" href="#111latency" title='latency' data-ref="111latency" data-ref-filename="111latency">latency</a>);</td></tr>
<tr><th id="1149">1149</th><td>	} <b>else</b> {</td></tr>
<tr><th id="1150">1150</th><td>		<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="117small" title='small' data-type='unsigned int' data-ref="117small" data-ref-filename="117small">small</dfn>, <dfn class="local col8 decl" id="118large" title='large' data-type='unsigned int' data-ref="118large" data-ref-filename="118large">large</dfn>;</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td>		<a class="local col7 ref" href="#117small" title='small' data-ref="117small" data-ref-filename="117small">small</a> = <a class="tu ref fn" href="#intel_wm_method1" title='intel_wm_method1' data-use='c' data-ref="intel_wm_method1" data-ref-filename="intel_wm_method1">intel_wm_method1</a>(<a class="local col2 ref" href="#112clock" title='clock' data-ref="112clock" data-ref-filename="112clock">clock</a>, <a class="local col4 ref" href="#114cpp" title='cpp' data-ref="114cpp" data-ref-filename="114cpp">cpp</a>, <a class="local col1 ref" href="#111latency" title='latency' data-ref="111latency" data-ref-filename="111latency">latency</a>);</td></tr>
<tr><th id="1153">1153</th><td>		<a class="local col8 ref" href="#118large" title='large' data-ref="118large" data-ref-filename="118large">large</a> = <a class="tu ref fn" href="#intel_wm_method2" title='intel_wm_method2' data-use='c' data-ref="intel_wm_method2" data-ref-filename="intel_wm_method2">intel_wm_method2</a>(<a class="local col2 ref" href="#112clock" title='clock' data-ref="112clock" data-ref-filename="112clock">clock</a>, <a class="local col3 ref" href="#113htotal" title='htotal' data-ref="113htotal" data-ref-filename="113htotal">htotal</a>, <a class="local col5 ref" href="#115width" title='width' data-ref="115width" data-ref-filename="115width">width</a>, <a class="local col4 ref" href="#114cpp" title='cpp' data-ref="114cpp" data-ref-filename="114cpp">cpp</a>, <a class="local col1 ref" href="#111latency" title='latency' data-ref="111latency" data-ref-filename="111latency">latency</a>);</td></tr>
<tr><th id="1154">1154</th><td></td></tr>
<tr><th id="1155">1155</th><td>		<a class="local col6 ref" href="#116wm" title='wm' data-ref="116wm" data-ref-filename="116wm">wm</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#854" title="__builtin_choose_expr(((!!(sizeof((typeof(small) *)1 == (typeof(large) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(small) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(large) * 0l)) : (int *)8))))), ((small) &lt; (large) ? (small) : (large)), ({ typeof(small) __UNIQUE_ID___x223 = (small); typeof(large) __UNIQUE_ID___y224 = (large); ((__UNIQUE_ID___x223) &lt; (__UNIQUE_ID___y224) ? (__UNIQUE_ID___x223) : (__UNIQUE_ID___y224)); }))" data-ref="_M/min">min</a>(<a class="local col7 ref" href="#117small" title='small' data-ref="117small" data-ref-filename="117small">small</a>, <a class="local col8 ref" href="#118large" title='large' data-ref="118large" data-ref-filename="118large">large</a>);</td></tr>
<tr><th id="1156">1156</th><td>	}</td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td>	<a class="local col6 ref" href="#116wm" title='wm' data-ref="116wm" data-ref-filename="116wm">wm</a> += <a class="tu ref fn" href="#g4x_tlb_miss_wa" title='g4x_tlb_miss_wa' data-use='c' data-ref="g4x_tlb_miss_wa" data-ref-filename="g4x_tlb_miss_wa">g4x_tlb_miss_wa</a>(<a class="tu ref fn" href="#g4x_plane_fifo_size" title='g4x_plane_fifo_size' data-use='c' data-ref="g4x_plane_fifo_size" data-ref-filename="g4x_plane_fifo_size">g4x_plane_fifo_size</a>(<a class="local col8 ref" href="#108plane" title='plane' data-ref="108plane" data-ref-filename="108plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>, <a class="local col7 ref" href="#107level" title='level' data-ref="107level" data-ref-filename="107level">level</a>),</td></tr>
<tr><th id="1159">1159</th><td>			      <a class="local col5 ref" href="#115width" title='width' data-ref="115width" data-ref-filename="115width">width</a>, <a class="local col4 ref" href="#114cpp" title='cpp' data-ref="114cpp" data-ref-filename="114cpp">cpp</a>);</td></tr>
<tr><th id="1160">1160</th><td></td></tr>
<tr><th id="1161">1161</th><td>	<a class="local col6 ref" href="#116wm" title='wm' data-ref="116wm" data-ref-filename="116wm">wm</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col6 ref" href="#116wm" title='wm' data-ref="116wm" data-ref-filename="116wm">wm</a>, <var>64</var>) + <var>2</var>;</td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/kernel.h.html#913" title="__builtin_choose_expr(((!!(sizeof((typeof((unsigned int)(wm)) *)1 == (typeof((unsigned int)(((unsigned short)~0U))) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((unsigned int)(wm)) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((unsigned int)(((unsigned short)~0U))) * 0l)) : (int *)8))))), (((unsigned int)(wm)) &lt; ((unsigned int)(((unsigned short)~0U))) ? ((unsigned int)(wm)) : ((unsigned int)(((unsigned short)~0U)))), ({ typeof((unsigned int)(wm)) __UNIQUE_ID___x227 = ((unsigned int)(wm)); typeof((unsigned int)(((unsigned short)~0U))) __UNIQUE_ID___y228 = ((unsigned int)(((unsigned short)~0U))); ((__UNIQUE_ID___x227) &lt; (__UNIQUE_ID___y228) ? (__UNIQUE_ID___x227) : (__UNIQUE_ID___y228)); }))" data-ref="_M/min_t">min_t</a>(<em>unsigned</em> <em>int</em>, <a class="local col6 ref" href="#116wm" title='wm' data-ref="116wm" data-ref-filename="116wm">wm</a>, <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>);</td></tr>
<tr><th id="1164">1164</th><td>}</td></tr>
<tr><th id="1165">1165</th><td></td></tr>
<tr><th id="1166">1166</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="g4x_raw_plane_wm_set" title='g4x_raw_plane_wm_set' data-type='bool g4x_raw_plane_wm_set(struct intel_crtc_state * crtc_state, int level, enum plane_id plane_id, u16 value)' data-ref="g4x_raw_plane_wm_set" data-ref-filename="g4x_raw_plane_wm_set">g4x_raw_plane_wm_set</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col9 decl" id="119crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="119crtc_state" data-ref-filename="119crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="1167">1167</th><td>				 <em>int</em> <dfn class="local col0 decl" id="120level" title='level' data-type='int' data-ref="120level" data-ref-filename="120level">level</dfn>, <b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col1 decl" id="121plane_id" title='plane_id' data-type='enum plane_id' data-ref="121plane_id" data-ref-filename="121plane_id">plane_id</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col2 decl" id="122value" title='value' data-type='u16' data-ref="122value" data-ref-filename="122value">value</dfn>)</td></tr>
<tr><th id="1168">1168</th><td>{</td></tr>
<tr><th id="1169">1169</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="123dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="123dev_priv" data-ref-filename="123dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col9 ref" href="#119crtc_state" title='crtc_state' data-ref="119crtc_state" data-ref-filename="119crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="1170">1170</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col4 decl" id="124dirty" title='dirty' data-type='bool' data-ref="124dirty" data-ref-filename="124dirty">dirty</dfn> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="1171">1171</th><td></td></tr>
<tr><th id="1172">1172</th><td>	<b>for</b> (; <a class="local col0 ref" href="#120level" title='level' data-ref="120level" data-ref-filename="120level">level</a> &lt; <a class="tu ref fn" href="#intel_wm_num_levels" title='intel_wm_num_levels' data-use='c' data-ref="intel_wm_num_levels" data-ref-filename="intel_wm_num_levels">intel_wm_num_levels</a>(<a class="local col3 ref" href="#123dev_priv" title='dev_priv' data-ref="123dev_priv" data-ref-filename="123dev_priv">dev_priv</a>); <a class="local col0 ref" href="#120level" title='level' data-ref="120level" data-ref-filename="120level">level</a>++) {</td></tr>
<tr><th id="1173">1173</th><td>		<b>struct</b> <a class="type" href="i915_drv.h.html#g4x_pipe_wm" title='g4x_pipe_wm' data-ref="g4x_pipe_wm" data-ref-filename="g4x_pipe_wm">g4x_pipe_wm</a> *<dfn class="local col5 decl" id="125raw" title='raw' data-type='struct g4x_pipe_wm *' data-ref="125raw" data-ref-filename="125raw">raw</dfn> = &amp;<a class="local col9 ref" href="#119crtc_state" title='crtc_state' data-ref="119crtc_state" data-ref-filename="119crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="local col0 ref" href="#120level" title='level' data-ref="120level" data-ref-filename="120level">level</a>];</td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td>		<a class="local col4 ref" href="#124dirty" title='dirty' data-ref="124dirty" data-ref-filename="124dirty">dirty</a> |= <a class="local col5 ref" href="#125raw" title='raw' data-ref="125raw" data-ref-filename="125raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col1 ref" href="#121plane_id" title='plane_id' data-ref="121plane_id" data-ref-filename="121plane_id">plane_id</a>] != <a class="local col2 ref" href="#122value" title='value' data-ref="122value" data-ref-filename="122value">value</a>;</td></tr>
<tr><th id="1176">1176</th><td>		<a class="local col5 ref" href="#125raw" title='raw' data-ref="125raw" data-ref-filename="125raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col1 ref" href="#121plane_id" title='plane_id' data-ref="121plane_id" data-ref-filename="121plane_id">plane_id</a>] = <a class="local col2 ref" href="#122value" title='value' data-ref="122value" data-ref-filename="122value">value</a>;</td></tr>
<tr><th id="1177">1177</th><td>	}</td></tr>
<tr><th id="1178">1178</th><td></td></tr>
<tr><th id="1179">1179</th><td>	<b>return</b> <a class="local col4 ref" href="#124dirty" title='dirty' data-ref="124dirty" data-ref-filename="124dirty">dirty</a>;</td></tr>
<tr><th id="1180">1180</th><td>}</td></tr>
<tr><th id="1181">1181</th><td></td></tr>
<tr><th id="1182">1182</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="g4x_raw_fbc_wm_set" title='g4x_raw_fbc_wm_set' data-type='bool g4x_raw_fbc_wm_set(struct intel_crtc_state * crtc_state, int level, u16 value)' data-ref="g4x_raw_fbc_wm_set" data-ref-filename="g4x_raw_fbc_wm_set">g4x_raw_fbc_wm_set</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col6 decl" id="126crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="126crtc_state" data-ref-filename="126crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="1183">1183</th><td>			       <em>int</em> <dfn class="local col7 decl" id="127level" title='level' data-type='int' data-ref="127level" data-ref-filename="127level">level</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col8 decl" id="128value" title='value' data-type='u16' data-ref="128value" data-ref-filename="128value">value</dfn>)</td></tr>
<tr><th id="1184">1184</th><td>{</td></tr>
<tr><th id="1185">1185</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="129dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="129dev_priv" data-ref-filename="129dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col6 ref" href="#126crtc_state" title='crtc_state' data-ref="126crtc_state" data-ref-filename="126crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="1186">1186</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col0 decl" id="130dirty" title='dirty' data-type='bool' data-ref="130dirty" data-ref-filename="130dirty">dirty</dfn> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="1187">1187</th><td></td></tr>
<tr><th id="1188">1188</th><td>	<i>/* NORMAL level doesn't have an FBC watermark */</i></td></tr>
<tr><th id="1189">1189</th><td>	<a class="local col7 ref" href="#127level" title='level' data-ref="127level" data-ref-filename="127level">level</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(level) *)1 == (typeof(G4X_WM_LEVEL_SR) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(level) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(G4X_WM_LEVEL_SR) * 0l)) : (int *)8))))), ((level) &gt; (G4X_WM_LEVEL_SR) ? (level) : (G4X_WM_LEVEL_SR)), ({ typeof(level) __UNIQUE_ID___x231 = (level); typeof(G4X_WM_LEVEL_SR) __UNIQUE_ID___y232 = (G4X_WM_LEVEL_SR); ((__UNIQUE_ID___x231) &gt; (__UNIQUE_ID___y232) ? (__UNIQUE_ID___x231) : (__UNIQUE_ID___y232)); }))" data-ref="_M/max">max</a>(<a class="local col7 ref" href="#127level" title='level' data-ref="127level" data-ref-filename="127level">level</a>, <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_SR" title='G4X_WM_LEVEL_SR' data-ref="G4X_WM_LEVEL_SR" data-ref-filename="G4X_WM_LEVEL_SR">G4X_WM_LEVEL_SR</a>);</td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td>	<b>for</b> (; <a class="local col7 ref" href="#127level" title='level' data-ref="127level" data-ref-filename="127level">level</a> &lt; <a class="tu ref fn" href="#intel_wm_num_levels" title='intel_wm_num_levels' data-use='c' data-ref="intel_wm_num_levels" data-ref-filename="intel_wm_num_levels">intel_wm_num_levels</a>(<a class="local col9 ref" href="#129dev_priv" title='dev_priv' data-ref="129dev_priv" data-ref-filename="129dev_priv">dev_priv</a>); <a class="local col7 ref" href="#127level" title='level' data-ref="127level" data-ref-filename="127level">level</a>++) {</td></tr>
<tr><th id="1192">1192</th><td>		<b>struct</b> <a class="type" href="i915_drv.h.html#g4x_pipe_wm" title='g4x_pipe_wm' data-ref="g4x_pipe_wm" data-ref-filename="g4x_pipe_wm">g4x_pipe_wm</a> *<dfn class="local col1 decl" id="131raw" title='raw' data-type='struct g4x_pipe_wm *' data-ref="131raw" data-ref-filename="131raw">raw</dfn> = &amp;<a class="local col6 ref" href="#126crtc_state" title='crtc_state' data-ref="126crtc_state" data-ref-filename="126crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="local col7 ref" href="#127level" title='level' data-ref="127level" data-ref-filename="127level">level</a>];</td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td>		<a class="local col0 ref" href="#130dirty" title='dirty' data-ref="130dirty" data-ref-filename="130dirty">dirty</a> |= <a class="local col1 ref" href="#131raw" title='raw' data-ref="131raw" data-ref-filename="131raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::fbc" title='g4x_pipe_wm::fbc' data-ref="g4x_pipe_wm::fbc" data-ref-filename="g4x_pipe_wm..fbc">fbc</a> != <a class="local col8 ref" href="#128value" title='value' data-ref="128value" data-ref-filename="128value">value</a>;</td></tr>
<tr><th id="1195">1195</th><td>		<a class="local col1 ref" href="#131raw" title='raw' data-ref="131raw" data-ref-filename="131raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::fbc" title='g4x_pipe_wm::fbc' data-ref="g4x_pipe_wm::fbc" data-ref-filename="g4x_pipe_wm..fbc">fbc</a> = <a class="local col8 ref" href="#128value" title='value' data-ref="128value" data-ref-filename="128value">value</a>;</td></tr>
<tr><th id="1196">1196</th><td>	}</td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td>	<b>return</b> <a class="local col0 ref" href="#130dirty" title='dirty' data-ref="130dirty" data-ref-filename="130dirty">dirty</a>;</td></tr>
<tr><th id="1199">1199</th><td>}</td></tr>
<tr><th id="1200">1200</th><td></td></tr>
<tr><th id="1201">1201</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <a class="tu decl fn" href="#ilk_compute_fbc_wm" title='ilk_compute_fbc_wm' data-type='u32 ilk_compute_fbc_wm(const struct intel_crtc_state * cstate, const struct intel_plane_state * pstate, u32 pri_val)' data-ref="ilk_compute_fbc_wm" data-ref-filename="ilk_compute_fbc_wm">ilk_compute_fbc_wm</a>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col2 decl" id="132cstate" title='cstate' data-type='const struct intel_crtc_state *' data-ref="132cstate" data-ref-filename="132cstate">cstate</dfn>,</td></tr>
<tr><th id="1202">1202</th><td>			      <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col3 decl" id="133pstate" title='pstate' data-type='const struct intel_plane_state *' data-ref="133pstate" data-ref-filename="133pstate">pstate</dfn>,</td></tr>
<tr><th id="1203">1203</th><td>			      <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="134pri_val" title='pri_val' data-type='u32' data-ref="134pri_val" data-ref-filename="134pri_val">pri_val</dfn>);</td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="g4x_raw_plane_wm_compute" title='g4x_raw_plane_wm_compute' data-type='bool g4x_raw_plane_wm_compute(struct intel_crtc_state * crtc_state, const struct intel_plane_state * plane_state)' data-ref="g4x_raw_plane_wm_compute" data-ref-filename="g4x_raw_plane_wm_compute">g4x_raw_plane_wm_compute</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col5 decl" id="135crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="135crtc_state" data-ref-filename="135crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="1206">1206</th><td>				     <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col6 decl" id="136plane_state" title='plane_state' data-type='const struct intel_plane_state *' data-ref="136plane_state" data-ref-filename="136plane_state">plane_state</dfn>)</td></tr>
<tr><th id="1207">1207</th><td>{</td></tr>
<tr><th id="1208">1208</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col7 decl" id="137plane" title='plane' data-type='struct intel_plane *' data-ref="137plane" data-ref-filename="137plane">plane</dfn> = <a class="macro" href="intel_drv.h.html#1053" title="({ void *__mptr = (void *)(plane_state-&gt;base.plane); do { extern void __compiletime_assert_1208(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(plane_state-&gt;base.plane)), typeof(((struct intel_plane *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(plane_state-&gt;base.plane)), typeof(void))))) __compiletime_assert_1208(); } while (0); ((struct intel_plane *)(__mptr - __builtin_offsetof(struct intel_plane, base))); })" data-ref="_M/to_intel_plane">to_intel_plane</a>(<a class="local col6 ref" href="#136plane_state" title='plane_state' data-ref="136plane_state" data-ref-filename="136plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::plane" title='drm_plane_state::plane' data-ref="drm_plane_state::plane" data-ref-filename="drm_plane_state..plane">plane</a>);</td></tr>
<tr><th id="1209">1209</th><td>	<em>int</em> <dfn class="local col8 decl" id="138num_levels" title='num_levels' data-type='int' data-ref="138num_levels" data-ref-filename="138num_levels">num_levels</dfn> = <a class="tu ref fn" href="#intel_wm_num_levels" title='intel_wm_num_levels' data-use='c' data-ref="intel_wm_num_levels" data-ref-filename="intel_wm_num_levels">intel_wm_num_levels</a>(<a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col7 ref" href="#137plane" title='plane' data-ref="137plane" data-ref-filename="137plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::dev" title='drm_plane::dev' data-ref="drm_plane::dev" data-ref-filename="drm_plane..dev">dev</a>));</td></tr>
<tr><th id="1210">1210</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col9 decl" id="139plane_id" title='plane_id' data-type='enum plane_id' data-ref="139plane_id" data-ref-filename="139plane_id">plane_id</dfn> = <a class="local col7 ref" href="#137plane" title='plane' data-ref="137plane" data-ref-filename="137plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>;</td></tr>
<tr><th id="1211">1211</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col0 decl" id="140dirty" title='dirty' data-type='bool' data-ref="140dirty" data-ref-filename="140dirty">dirty</dfn> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="1212">1212</th><td>	<em>int</em> <dfn class="local col1 decl" id="141level" title='level' data-type='int' data-ref="141level" data-ref-filename="141level">level</dfn>;</td></tr>
<tr><th id="1213">1213</th><td></td></tr>
<tr><th id="1214">1214</th><td>	<b>if</b> (!<a class="tu ref fn" href="#intel_wm_plane_visible" title='intel_wm_plane_visible' data-use='c' data-ref="intel_wm_plane_visible" data-ref-filename="intel_wm_plane_visible">intel_wm_plane_visible</a>(<a class="local col5 ref" href="#135crtc_state" title='crtc_state' data-ref="135crtc_state" data-ref-filename="135crtc_state">crtc_state</a>, <a class="local col6 ref" href="#136plane_state" title='plane_state' data-ref="136plane_state" data-ref-filename="136plane_state">plane_state</a>)) {</td></tr>
<tr><th id="1215">1215</th><td>		<a class="local col0 ref" href="#140dirty" title='dirty' data-ref="140dirty" data-ref-filename="140dirty">dirty</a> |= <a class="tu ref fn" href="#g4x_raw_plane_wm_set" title='g4x_raw_plane_wm_set' data-use='c' data-ref="g4x_raw_plane_wm_set" data-ref-filename="g4x_raw_plane_wm_set">g4x_raw_plane_wm_set</a>(<a class="local col5 ref" href="#135crtc_state" title='crtc_state' data-ref="135crtc_state" data-ref-filename="135crtc_state">crtc_state</a>, <var>0</var>, <a class="local col9 ref" href="#139plane_id" title='plane_id' data-ref="139plane_id" data-ref-filename="139plane_id">plane_id</a>, <var>0</var>);</td></tr>
<tr><th id="1216">1216</th><td>		<b>if</b> (<a class="local col9 ref" href="#139plane_id" title='plane_id' data-ref="139plane_id" data-ref-filename="139plane_id">plane_id</a> == <a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>)</td></tr>
<tr><th id="1217">1217</th><td>			<a class="local col0 ref" href="#140dirty" title='dirty' data-ref="140dirty" data-ref-filename="140dirty">dirty</a> |= <a class="tu ref fn" href="#g4x_raw_fbc_wm_set" title='g4x_raw_fbc_wm_set' data-use='c' data-ref="g4x_raw_fbc_wm_set" data-ref-filename="g4x_raw_fbc_wm_set">g4x_raw_fbc_wm_set</a>(<a class="local col5 ref" href="#135crtc_state" title='crtc_state' data-ref="135crtc_state" data-ref-filename="135crtc_state">crtc_state</a>, <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="1218">1218</th><td>		<b>goto</b> <a class="lbl" href="#142out" data-ref="142out" data-ref-filename="142out">out</a>;</td></tr>
<tr><th id="1219">1219</th><td>	}</td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td>	<b>for</b> (<a class="local col1 ref" href="#141level" title='level' data-ref="141level" data-ref-filename="141level">level</a> = <var>0</var>; <a class="local col1 ref" href="#141level" title='level' data-ref="141level" data-ref-filename="141level">level</a> &lt; <a class="local col8 ref" href="#138num_levels" title='num_levels' data-ref="138num_levels" data-ref-filename="138num_levels">num_levels</a>; <a class="local col1 ref" href="#141level" title='level' data-ref="141level" data-ref-filename="141level">level</a>++) {</td></tr>
<tr><th id="1222">1222</th><td>		<b>struct</b> <a class="type" href="i915_drv.h.html#g4x_pipe_wm" title='g4x_pipe_wm' data-ref="g4x_pipe_wm" data-ref-filename="g4x_pipe_wm">g4x_pipe_wm</a> *<dfn class="local col3 decl" id="143raw" title='raw' data-type='struct g4x_pipe_wm *' data-ref="143raw" data-ref-filename="143raw">raw</dfn> = &amp;<a class="local col5 ref" href="#135crtc_state" title='crtc_state' data-ref="135crtc_state" data-ref-filename="135crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="local col1 ref" href="#141level" title='level' data-ref="141level" data-ref-filename="141level">level</a>];</td></tr>
<tr><th id="1223">1223</th><td>		<em>int</em> <dfn class="local col4 decl" id="144wm" title='wm' data-type='int' data-ref="144wm" data-ref-filename="144wm">wm</dfn>, <dfn class="local col5 decl" id="145max_wm" title='max_wm' data-type='int' data-ref="145max_wm" data-ref-filename="145max_wm">max_wm</dfn>;</td></tr>
<tr><th id="1224">1224</th><td></td></tr>
<tr><th id="1225">1225</th><td>		<a class="local col4 ref" href="#144wm" title='wm' data-ref="144wm" data-ref-filename="144wm">wm</a> = <a class="tu ref fn" href="#g4x_compute_wm" title='g4x_compute_wm' data-use='c' data-ref="g4x_compute_wm" data-ref-filename="g4x_compute_wm">g4x_compute_wm</a>(<a class="local col5 ref" href="#135crtc_state" title='crtc_state' data-ref="135crtc_state" data-ref-filename="135crtc_state">crtc_state</a>, <a class="local col6 ref" href="#136plane_state" title='plane_state' data-ref="136plane_state" data-ref-filename="136plane_state">plane_state</a>, <a class="local col1 ref" href="#141level" title='level' data-ref="141level" data-ref-filename="141level">level</a>);</td></tr>
<tr><th id="1226">1226</th><td>		<a class="local col5 ref" href="#145max_wm" title='max_wm' data-ref="145max_wm" data-ref-filename="145max_wm">max_wm</a> = <a class="tu ref fn" href="#g4x_plane_fifo_size" title='g4x_plane_fifo_size' data-use='c' data-ref="g4x_plane_fifo_size" data-ref-filename="g4x_plane_fifo_size">g4x_plane_fifo_size</a>(<a class="local col9 ref" href="#139plane_id" title='plane_id' data-ref="139plane_id" data-ref-filename="139plane_id">plane_id</a>, <a class="local col1 ref" href="#141level" title='level' data-ref="141level" data-ref-filename="141level">level</a>);</td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td>		<b>if</b> (<a class="local col4 ref" href="#144wm" title='wm' data-ref="144wm" data-ref-filename="144wm">wm</a> &gt; <a class="local col5 ref" href="#145max_wm" title='max_wm' data-ref="145max_wm" data-ref-filename="145max_wm">max_wm</a>)</td></tr>
<tr><th id="1229">1229</th><td>			<b>break</b>;</td></tr>
<tr><th id="1230">1230</th><td></td></tr>
<tr><th id="1231">1231</th><td>		<a class="local col0 ref" href="#140dirty" title='dirty' data-ref="140dirty" data-ref-filename="140dirty">dirty</a> |= <a class="local col3 ref" href="#143raw" title='raw' data-ref="143raw" data-ref-filename="143raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col9 ref" href="#139plane_id" title='plane_id' data-ref="139plane_id" data-ref-filename="139plane_id">plane_id</a>] != <a class="local col4 ref" href="#144wm" title='wm' data-ref="144wm" data-ref-filename="144wm">wm</a>;</td></tr>
<tr><th id="1232">1232</th><td>		<a class="local col3 ref" href="#143raw" title='raw' data-ref="143raw" data-ref-filename="143raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col9 ref" href="#139plane_id" title='plane_id' data-ref="139plane_id" data-ref-filename="139plane_id">plane_id</a>] = <a class="local col4 ref" href="#144wm" title='wm' data-ref="144wm" data-ref-filename="144wm">wm</a>;</td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td>		<b>if</b> (<a class="local col9 ref" href="#139plane_id" title='plane_id' data-ref="139plane_id" data-ref-filename="139plane_id">plane_id</a> != <a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a> ||</td></tr>
<tr><th id="1235">1235</th><td>		    <a class="local col1 ref" href="#141level" title='level' data-ref="141level" data-ref-filename="141level">level</a> == <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_NORMAL" title='G4X_WM_LEVEL_NORMAL' data-ref="G4X_WM_LEVEL_NORMAL" data-ref-filename="G4X_WM_LEVEL_NORMAL">G4X_WM_LEVEL_NORMAL</a>)</td></tr>
<tr><th id="1236">1236</th><td>			<b>continue</b>;</td></tr>
<tr><th id="1237">1237</th><td></td></tr>
<tr><th id="1238">1238</th><td>		<a class="local col4 ref" href="#144wm" title='wm' data-ref="144wm" data-ref-filename="144wm">wm</a> = <a class="tu ref fn" href="#ilk_compute_fbc_wm" title='ilk_compute_fbc_wm' data-use='c' data-ref="ilk_compute_fbc_wm" data-ref-filename="ilk_compute_fbc_wm">ilk_compute_fbc_wm</a>(<a class="local col5 ref" href="#135crtc_state" title='crtc_state' data-ref="135crtc_state" data-ref-filename="135crtc_state">crtc_state</a>, <a class="local col6 ref" href="#136plane_state" title='plane_state' data-ref="136plane_state" data-ref-filename="136plane_state">plane_state</a>,</td></tr>
<tr><th id="1239">1239</th><td>					<a class="local col3 ref" href="#143raw" title='raw' data-ref="143raw" data-ref-filename="143raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col9 ref" href="#139plane_id" title='plane_id' data-ref="139plane_id" data-ref-filename="139plane_id">plane_id</a>]);</td></tr>
<tr><th id="1240">1240</th><td>		<a class="local col5 ref" href="#145max_wm" title='max_wm' data-ref="145max_wm" data-ref-filename="145max_wm">max_wm</a> = <a class="tu ref fn" href="#g4x_fbc_fifo_size" title='g4x_fbc_fifo_size' data-use='c' data-ref="g4x_fbc_fifo_size" data-ref-filename="g4x_fbc_fifo_size">g4x_fbc_fifo_size</a>(<a class="local col1 ref" href="#141level" title='level' data-ref="141level" data-ref-filename="141level">level</a>);</td></tr>
<tr><th id="1241">1241</th><td></td></tr>
<tr><th id="1242">1242</th><td>		<i>/*</i></td></tr>
<tr><th id="1243">1243</th><td><i>		 * FBC wm is not mandatory as we</i></td></tr>
<tr><th id="1244">1244</th><td><i>		 * can always just disable its use.</i></td></tr>
<tr><th id="1245">1245</th><td><i>		 */</i></td></tr>
<tr><th id="1246">1246</th><td>		<b>if</b> (<a class="local col4 ref" href="#144wm" title='wm' data-ref="144wm" data-ref-filename="144wm">wm</a> &gt; <a class="local col5 ref" href="#145max_wm" title='max_wm' data-ref="145max_wm" data-ref-filename="145max_wm">max_wm</a>)</td></tr>
<tr><th id="1247">1247</th><td>			<a class="local col4 ref" href="#144wm" title='wm' data-ref="144wm" data-ref-filename="144wm">wm</a> = <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>;</td></tr>
<tr><th id="1248">1248</th><td></td></tr>
<tr><th id="1249">1249</th><td>		<a class="local col0 ref" href="#140dirty" title='dirty' data-ref="140dirty" data-ref-filename="140dirty">dirty</a> |= <a class="local col3 ref" href="#143raw" title='raw' data-ref="143raw" data-ref-filename="143raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::fbc" title='g4x_pipe_wm::fbc' data-ref="g4x_pipe_wm::fbc" data-ref-filename="g4x_pipe_wm..fbc">fbc</a> != <a class="local col4 ref" href="#144wm" title='wm' data-ref="144wm" data-ref-filename="144wm">wm</a>;</td></tr>
<tr><th id="1250">1250</th><td>		<a class="local col3 ref" href="#143raw" title='raw' data-ref="143raw" data-ref-filename="143raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::fbc" title='g4x_pipe_wm::fbc' data-ref="g4x_pipe_wm::fbc" data-ref-filename="g4x_pipe_wm..fbc">fbc</a> = <a class="local col4 ref" href="#144wm" title='wm' data-ref="144wm" data-ref-filename="144wm">wm</a>;</td></tr>
<tr><th id="1251">1251</th><td>	}</td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td>	<i>/* mark watermarks as invalid */</i></td></tr>
<tr><th id="1254">1254</th><td>	<a class="local col0 ref" href="#140dirty" title='dirty' data-ref="140dirty" data-ref-filename="140dirty">dirty</a> |= <a class="tu ref fn" href="#g4x_raw_plane_wm_set" title='g4x_raw_plane_wm_set' data-use='c' data-ref="g4x_raw_plane_wm_set" data-ref-filename="g4x_raw_plane_wm_set">g4x_raw_plane_wm_set</a>(<a class="local col5 ref" href="#135crtc_state" title='crtc_state' data-ref="135crtc_state" data-ref-filename="135crtc_state">crtc_state</a>, <a class="local col1 ref" href="#141level" title='level' data-ref="141level" data-ref-filename="141level">level</a>, <a class="local col9 ref" href="#139plane_id" title='plane_id' data-ref="139plane_id" data-ref-filename="139plane_id">plane_id</a>, <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>);</td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td>	<b>if</b> (<a class="local col9 ref" href="#139plane_id" title='plane_id' data-ref="139plane_id" data-ref-filename="139plane_id">plane_id</a> == <a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>)</td></tr>
<tr><th id="1257">1257</th><td>		<a class="local col0 ref" href="#140dirty" title='dirty' data-ref="140dirty" data-ref-filename="140dirty">dirty</a> |= <a class="tu ref fn" href="#g4x_raw_fbc_wm_set" title='g4x_raw_fbc_wm_set' data-use='c' data-ref="g4x_raw_fbc_wm_set" data-ref-filename="g4x_raw_fbc_wm_set">g4x_raw_fbc_wm_set</a>(<a class="local col5 ref" href="#135crtc_state" title='crtc_state' data-ref="135crtc_state" data-ref-filename="135crtc_state">crtc_state</a>, <a class="local col1 ref" href="#141level" title='level' data-ref="141level" data-ref-filename="141level">level</a>, <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>);</td></tr>
<tr><th id="1258">1258</th><td></td></tr>
<tr><th id="1259">1259</th><td> <dfn class="lbl" id="142out" data-ref="142out" data-ref-filename="142out">out</dfn>:</td></tr>
<tr><th id="1260">1260</th><td>	<b>if</b> (<a class="local col0 ref" href="#140dirty" title='dirty' data-ref="140dirty" data-ref-filename="140dirty">dirty</a>) {</td></tr>
<tr><th id="1261">1261</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;%s watermarks: normal=%d, SR=%d, HPLL=%d\n&quot;, plane-&gt;base.name, crtc_state-&gt;wm.g4x.raw[G4X_WM_LEVEL_NORMAL].plane[plane_id], crtc_state-&gt;wm.g4x.raw[G4X_WM_LEVEL_SR].plane[plane_id], crtc_state-&gt;wm.g4x.raw[G4X_WM_LEVEL_HPLL].plane[plane_id])" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"%s watermarks: normal=%d, SR=%d, HPLL=%d\n"</q>,</td></tr>
<tr><th id="1262">1262</th><td>			      <a class="local col7 ref" href="#137plane" title='plane' data-ref="137plane" data-ref-filename="137plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::name" title='drm_plane::name' data-ref="drm_plane::name" data-ref-filename="drm_plane..name">name</a>,</td></tr>
<tr><th id="1263">1263</th><td>			      <a class="local col5 ref" href="#135crtc_state" title='crtc_state' data-ref="135crtc_state" data-ref-filename="135crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_NORMAL" title='G4X_WM_LEVEL_NORMAL' data-ref="G4X_WM_LEVEL_NORMAL" data-ref-filename="G4X_WM_LEVEL_NORMAL">G4X_WM_LEVEL_NORMAL</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col9 ref" href="#139plane_id" title='plane_id' data-ref="139plane_id" data-ref-filename="139plane_id">plane_id</a>],</td></tr>
<tr><th id="1264">1264</th><td>			      <a class="local col5 ref" href="#135crtc_state" title='crtc_state' data-ref="135crtc_state" data-ref-filename="135crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_SR" title='G4X_WM_LEVEL_SR' data-ref="G4X_WM_LEVEL_SR" data-ref-filename="G4X_WM_LEVEL_SR">G4X_WM_LEVEL_SR</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col9 ref" href="#139plane_id" title='plane_id' data-ref="139plane_id" data-ref-filename="139plane_id">plane_id</a>],</td></tr>
<tr><th id="1265">1265</th><td>			      <a class="local col5 ref" href="#135crtc_state" title='crtc_state' data-ref="135crtc_state" data-ref-filename="135crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_HPLL" title='G4X_WM_LEVEL_HPLL' data-ref="G4X_WM_LEVEL_HPLL" data-ref-filename="G4X_WM_LEVEL_HPLL">G4X_WM_LEVEL_HPLL</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col9 ref" href="#139plane_id" title='plane_id' data-ref="139plane_id" data-ref-filename="139plane_id">plane_id</a>]);</td></tr>
<tr><th id="1266">1266</th><td></td></tr>
<tr><th id="1267">1267</th><td>		<b>if</b> (<a class="local col9 ref" href="#139plane_id" title='plane_id' data-ref="139plane_id" data-ref-filename="139plane_id">plane_id</a> == <a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>)</td></tr>
<tr><th id="1268">1268</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;FBC watermarks: SR=%d, HPLL=%d\n&quot;, crtc_state-&gt;wm.g4x.raw[G4X_WM_LEVEL_SR].fbc, crtc_state-&gt;wm.g4x.raw[G4X_WM_LEVEL_HPLL].fbc)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"FBC watermarks: SR=%d, HPLL=%d\n"</q>,</td></tr>
<tr><th id="1269">1269</th><td>				      <a class="local col5 ref" href="#135crtc_state" title='crtc_state' data-ref="135crtc_state" data-ref-filename="135crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_SR" title='G4X_WM_LEVEL_SR' data-ref="G4X_WM_LEVEL_SR" data-ref-filename="G4X_WM_LEVEL_SR">G4X_WM_LEVEL_SR</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::fbc" title='g4x_pipe_wm::fbc' data-ref="g4x_pipe_wm::fbc" data-ref-filename="g4x_pipe_wm..fbc">fbc</a>,</td></tr>
<tr><th id="1270">1270</th><td>				      <a class="local col5 ref" href="#135crtc_state" title='crtc_state' data-ref="135crtc_state" data-ref-filename="135crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_HPLL" title='G4X_WM_LEVEL_HPLL' data-ref="G4X_WM_LEVEL_HPLL" data-ref-filename="G4X_WM_LEVEL_HPLL">G4X_WM_LEVEL_HPLL</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::fbc" title='g4x_pipe_wm::fbc' data-ref="g4x_pipe_wm::fbc" data-ref-filename="g4x_pipe_wm..fbc">fbc</a>);</td></tr>
<tr><th id="1271">1271</th><td>	}</td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td>	<b>return</b> <a class="local col0 ref" href="#140dirty" title='dirty' data-ref="140dirty" data-ref-filename="140dirty">dirty</a>;</td></tr>
<tr><th id="1274">1274</th><td>}</td></tr>
<tr><th id="1275">1275</th><td></td></tr>
<tr><th id="1276">1276</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="g4x_raw_plane_wm_is_valid" title='g4x_raw_plane_wm_is_valid' data-type='bool g4x_raw_plane_wm_is_valid(const struct intel_crtc_state * crtc_state, enum plane_id plane_id, int level)' data-ref="g4x_raw_plane_wm_is_valid" data-ref-filename="g4x_raw_plane_wm_is_valid">g4x_raw_plane_wm_is_valid</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col6 decl" id="146crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="146crtc_state" data-ref-filename="146crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="1277">1277</th><td>				      <b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col7 decl" id="147plane_id" title='plane_id' data-type='enum plane_id' data-ref="147plane_id" data-ref-filename="147plane_id">plane_id</dfn>, <em>int</em> <dfn class="local col8 decl" id="148level" title='level' data-type='int' data-ref="148level" data-ref-filename="148level">level</dfn>)</td></tr>
<tr><th id="1278">1278</th><td>{</td></tr>
<tr><th id="1279">1279</th><td>	<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#g4x_pipe_wm" title='g4x_pipe_wm' data-ref="g4x_pipe_wm" data-ref-filename="g4x_pipe_wm">g4x_pipe_wm</a> *<dfn class="local col9 decl" id="149raw" title='raw' data-type='const struct g4x_pipe_wm *' data-ref="149raw" data-ref-filename="149raw">raw</dfn> = &amp;<a class="local col6 ref" href="#146crtc_state" title='crtc_state' data-ref="146crtc_state" data-ref-filename="146crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="local col8 ref" href="#148level" title='level' data-ref="148level" data-ref-filename="148level">level</a>];</td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td>	<b>return</b> <a class="local col9 ref" href="#149raw" title='raw' data-ref="149raw" data-ref-filename="149raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col7 ref" href="#147plane_id" title='plane_id' data-ref="147plane_id" data-ref-filename="147plane_id">plane_id</a>] &lt;= <a class="tu ref fn" href="#g4x_plane_fifo_size" title='g4x_plane_fifo_size' data-use='c' data-ref="g4x_plane_fifo_size" data-ref-filename="g4x_plane_fifo_size">g4x_plane_fifo_size</a>(<a class="local col7 ref" href="#147plane_id" title='plane_id' data-ref="147plane_id" data-ref-filename="147plane_id">plane_id</a>, <a class="local col8 ref" href="#148level" title='level' data-ref="148level" data-ref-filename="148level">level</a>);</td></tr>
<tr><th id="1282">1282</th><td>}</td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="g4x_raw_crtc_wm_is_valid" title='g4x_raw_crtc_wm_is_valid' data-type='bool g4x_raw_crtc_wm_is_valid(const struct intel_crtc_state * crtc_state, int level)' data-ref="g4x_raw_crtc_wm_is_valid" data-ref-filename="g4x_raw_crtc_wm_is_valid">g4x_raw_crtc_wm_is_valid</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col0 decl" id="150crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="150crtc_state" data-ref-filename="150crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="1285">1285</th><td>				     <em>int</em> <dfn class="local col1 decl" id="151level" title='level' data-type='int' data-ref="151level" data-ref-filename="151level">level</dfn>)</td></tr>
<tr><th id="1286">1286</th><td>{</td></tr>
<tr><th id="1287">1287</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="152dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="152dev_priv" data-ref-filename="152dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col0 ref" href="#150crtc_state" title='crtc_state' data-ref="150crtc_state" data-ref-filename="150crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="1288">1288</th><td></td></tr>
<tr><th id="1289">1289</th><td>	<b>if</b> (<a class="local col1 ref" href="#151level" title='level' data-ref="151level" data-ref-filename="151level">level</a> &gt; <a class="local col2 ref" href="#152dev_priv" title='dev_priv' data-ref="152dev_priv" data-ref-filename="152dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::max_level" title='drm_i915_private::(anonymous struct)::max_level' data-ref="drm_i915_private::(anonymous)::max_level" data-ref-filename="drm_i915_private..(anonymous)..max_level">max_level</a>)</td></tr>
<tr><th id="1290">1290</th><td>		<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td>	<b>return</b> <a class="tu ref fn" href="#g4x_raw_plane_wm_is_valid" title='g4x_raw_plane_wm_is_valid' data-use='c' data-ref="g4x_raw_plane_wm_is_valid" data-ref-filename="g4x_raw_plane_wm_is_valid">g4x_raw_plane_wm_is_valid</a>(<a class="local col0 ref" href="#150crtc_state" title='crtc_state' data-ref="150crtc_state" data-ref-filename="150crtc_state">crtc_state</a>, <a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>, <a class="local col1 ref" href="#151level" title='level' data-ref="151level" data-ref-filename="151level">level</a>) &amp;&amp;</td></tr>
<tr><th id="1293">1293</th><td>		<a class="tu ref fn" href="#g4x_raw_plane_wm_is_valid" title='g4x_raw_plane_wm_is_valid' data-use='c' data-ref="g4x_raw_plane_wm_is_valid" data-ref-filename="g4x_raw_plane_wm_is_valid">g4x_raw_plane_wm_is_valid</a>(<a class="local col0 ref" href="#150crtc_state" title='crtc_state' data-ref="150crtc_state" data-ref-filename="150crtc_state">crtc_state</a>, <a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>, <a class="local col1 ref" href="#151level" title='level' data-ref="151level" data-ref-filename="151level">level</a>) &amp;&amp;</td></tr>
<tr><th id="1294">1294</th><td>		<a class="tu ref fn" href="#g4x_raw_plane_wm_is_valid" title='g4x_raw_plane_wm_is_valid' data-use='c' data-ref="g4x_raw_plane_wm_is_valid" data-ref-filename="g4x_raw_plane_wm_is_valid">g4x_raw_plane_wm_is_valid</a>(<a class="local col0 ref" href="#150crtc_state" title='crtc_state' data-ref="150crtc_state" data-ref-filename="150crtc_state">crtc_state</a>, <a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>, <a class="local col1 ref" href="#151level" title='level' data-ref="151level" data-ref-filename="151level">level</a>);</td></tr>
<tr><th id="1295">1295</th><td>}</td></tr>
<tr><th id="1296">1296</th><td></td></tr>
<tr><th id="1297">1297</th><td><i  data-doc="g4x_invalidate_wms">/* mark all levels starting from 'level' as invalid */</i></td></tr>
<tr><th id="1298">1298</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="g4x_invalidate_wms" title='g4x_invalidate_wms' data-type='void g4x_invalidate_wms(struct intel_crtc * crtc, struct g4x_wm_state * wm_state, int level)' data-ref="g4x_invalidate_wms" data-ref-filename="g4x_invalidate_wms">g4x_invalidate_wms</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col3 decl" id="153crtc" title='crtc' data-type='struct intel_crtc *' data-ref="153crtc" data-ref-filename="153crtc">crtc</dfn>,</td></tr>
<tr><th id="1299">1299</th><td>			       <b>struct</b> <a class="type" href="intel_drv.h.html#g4x_wm_state" title='g4x_wm_state' data-ref="g4x_wm_state" data-ref-filename="g4x_wm_state">g4x_wm_state</a> *<dfn class="local col4 decl" id="154wm_state" title='wm_state' data-type='struct g4x_wm_state *' data-ref="154wm_state" data-ref-filename="154wm_state">wm_state</dfn>, <em>int</em> <dfn class="local col5 decl" id="155level" title='level' data-type='int' data-ref="155level" data-ref-filename="155level">level</dfn>)</td></tr>
<tr><th id="1300">1300</th><td>{</td></tr>
<tr><th id="1301">1301</th><td>	<b>if</b> (<a class="local col5 ref" href="#155level" title='level' data-ref="155level" data-ref-filename="155level">level</a> &lt;= <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_NORMAL" title='G4X_WM_LEVEL_NORMAL' data-ref="G4X_WM_LEVEL_NORMAL" data-ref-filename="G4X_WM_LEVEL_NORMAL">G4X_WM_LEVEL_NORMAL</a>) {</td></tr>
<tr><th id="1302">1302</th><td>		<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col6 decl" id="156plane_id" title='plane_id' data-type='enum plane_id' data-ref="156plane_id" data-ref-filename="156plane_id">plane_id</dfn>;</td></tr>
<tr><th id="1303">1303</th><td></td></tr>
<tr><th id="1304">1304</th><td>		<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col3 ref" href="#153crtc" title='crtc' data-ref="153crtc" data-ref-filename="153crtc">crtc</a>, <a class="local col6 ref" href="#156plane_id" title='plane_id' data-ref="156plane_id" data-ref-filename="156plane_id">plane_id</a>)</td></tr>
<tr><th id="1305">1305</th><td>			<a class="local col4 ref" href="#154wm_state" title='wm_state' data-ref="154wm_state" data-ref-filename="154wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::wm" title='g4x_wm_state::wm' data-ref="g4x_wm_state::wm" data-ref-filename="g4x_wm_state..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col6 ref" href="#156plane_id" title='plane_id' data-ref="156plane_id" data-ref-filename="156plane_id">plane_id</a>] = <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>;</td></tr>
<tr><th id="1306">1306</th><td>	}</td></tr>
<tr><th id="1307">1307</th><td></td></tr>
<tr><th id="1308">1308</th><td>	<b>if</b> (<a class="local col5 ref" href="#155level" title='level' data-ref="155level" data-ref-filename="155level">level</a> &lt;= <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_SR" title='G4X_WM_LEVEL_SR' data-ref="G4X_WM_LEVEL_SR" data-ref-filename="G4X_WM_LEVEL_SR">G4X_WM_LEVEL_SR</a>) {</td></tr>
<tr><th id="1309">1309</th><td>		<a class="local col4 ref" href="#154wm_state" title='wm_state' data-ref="154wm_state" data-ref-filename="154wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::cxsr" title='g4x_wm_state::cxsr' data-ref="g4x_wm_state::cxsr" data-ref-filename="g4x_wm_state..cxsr">cxsr</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="1310">1310</th><td>		<a class="local col4 ref" href="#154wm_state" title='wm_state' data-ref="154wm_state" data-ref-filename="154wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a> = <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>;</td></tr>
<tr><th id="1311">1311</th><td>		<a class="local col4 ref" href="#154wm_state" title='wm_state' data-ref="154wm_state" data-ref-filename="154wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> = <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>;</td></tr>
<tr><th id="1312">1312</th><td>		<a class="local col4 ref" href="#154wm_state" title='wm_state' data-ref="154wm_state" data-ref-filename="154wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a> = <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>;</td></tr>
<tr><th id="1313">1313</th><td>	}</td></tr>
<tr><th id="1314">1314</th><td></td></tr>
<tr><th id="1315">1315</th><td>	<b>if</b> (<a class="local col5 ref" href="#155level" title='level' data-ref="155level" data-ref-filename="155level">level</a> &lt;= <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_HPLL" title='G4X_WM_LEVEL_HPLL' data-ref="G4X_WM_LEVEL_HPLL" data-ref-filename="G4X_WM_LEVEL_HPLL">G4X_WM_LEVEL_HPLL</a>) {</td></tr>
<tr><th id="1316">1316</th><td>		<a class="local col4 ref" href="#154wm_state" title='wm_state' data-ref="154wm_state" data-ref-filename="154wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll_en" title='g4x_wm_state::hpll_en' data-ref="g4x_wm_state::hpll_en" data-ref-filename="g4x_wm_state..hpll_en">hpll_en</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="1317">1317</th><td>		<a class="local col4 ref" href="#154wm_state" title='wm_state' data-ref="154wm_state" data-ref-filename="154wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a> = <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>;</td></tr>
<tr><th id="1318">1318</th><td>		<a class="local col4 ref" href="#154wm_state" title='wm_state' data-ref="154wm_state" data-ref-filename="154wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> = <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>;</td></tr>
<tr><th id="1319">1319</th><td>		<a class="local col4 ref" href="#154wm_state" title='wm_state' data-ref="154wm_state" data-ref-filename="154wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a> = <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>;</td></tr>
<tr><th id="1320">1320</th><td>	}</td></tr>
<tr><th id="1321">1321</th><td>}</td></tr>
<tr><th id="1322">1322</th><td></td></tr>
<tr><th id="1323">1323</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="g4x_compute_pipe_wm" title='g4x_compute_pipe_wm' data-type='int g4x_compute_pipe_wm(struct intel_crtc_state * crtc_state)' data-ref="g4x_compute_pipe_wm" data-ref-filename="g4x_compute_pipe_wm">g4x_compute_pipe_wm</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col7 decl" id="157crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="157crtc_state" data-ref-filename="157crtc_state">crtc_state</dfn>)</td></tr>
<tr><th id="1324">1324</th><td>{</td></tr>
<tr><th id="1325">1325</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col8 decl" id="158crtc" title='crtc' data-type='struct intel_crtc *' data-ref="158crtc" data-ref-filename="158crtc">crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(crtc_state-&gt;base.crtc); do { extern void __compiletime_assert_1325(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(void))))) __compiletime_assert_1325(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col7 ref" href="#157crtc_state" title='crtc_state' data-ref="157crtc_state" data-ref-filename="157crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="1326">1326</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col9 decl" id="159state" title='state' data-type='struct intel_atomic_state *' data-ref="159state" data-ref-filename="159state">state</dfn> =</td></tr>
<tr><th id="1327">1327</th><td>		<a class="macro" href="intel_drv.h.html#1047" title="({ void *__mptr = (void *)(crtc_state-&gt;base.state); do { extern void __compiletime_assert_1327(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.state)), typeof(((struct intel_atomic_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.state)), typeof(void))))) __compiletime_assert_1327(); } while (0); ((struct intel_atomic_state *)(__mptr - __builtin_offsetof(struct intel_atomic_state, base))); })" data-ref="_M/to_intel_atomic_state">to_intel_atomic_state</a>(<a class="local col7 ref" href="#157crtc_state" title='crtc_state' data-ref="157crtc_state" data-ref-filename="157crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::state" title='drm_crtc_state::state' data-ref="drm_crtc_state::state" data-ref-filename="drm_crtc_state..state">state</a>);</td></tr>
<tr><th id="1328">1328</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#g4x_wm_state" title='g4x_wm_state' data-ref="g4x_wm_state" data-ref-filename="g4x_wm_state">g4x_wm_state</a> *<dfn class="local col0 decl" id="160wm_state" title='wm_state' data-type='struct g4x_wm_state *' data-ref="160wm_state" data-ref-filename="160wm_state">wm_state</dfn> = &amp;<a class="local col7 ref" href="#157crtc_state" title='crtc_state' data-ref="157crtc_state" data-ref-filename="157crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="1329">1329</th><td>	<em>int</em> <dfn class="local col1 decl" id="161num_active_planes" title='num_active_planes' data-type='int' data-ref="161num_active_planes" data-ref-filename="161num_active_planes">num_active_planes</dfn> = <a class="macro" href="../../../../include/asm-generic/bitops/const_hweight.h.html#28" title="(__builtin_constant_p(crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) ? ((((unsigned int) ((!!((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &amp; (1ULL &lt;&lt; 0))) + (!!((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &amp; (1ULL &lt;&lt; 1))) + (!!((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &amp; (1ULL &lt;&lt; 2))) + (!!((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &amp; (1ULL &lt;&lt; 3))) + (!!((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &amp; (1ULL &lt;&lt; 4))) + (!!((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &amp; (1ULL &lt;&lt; 5))) + (!!((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &amp; (1ULL &lt;&lt; 6))) + (!!((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) : __arch_hweight32(crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))))" data-ref="_M/hweight32">hweight32</a>(<a class="local col7 ref" href="#157crtc_state" title='crtc_state' data-ref="157crtc_state" data-ref-filename="157crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::active_planes" title='intel_crtc_state::active_planes' data-ref="intel_crtc_state::active_planes" data-ref-filename="intel_crtc_state..active_planes">active_planes</a> &amp;</td></tr>
<tr><th id="1330">1330</th><td>					  ~<a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (PLANE_CURSOR))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>));</td></tr>
<tr><th id="1331">1331</th><td>	<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#g4x_pipe_wm" title='g4x_pipe_wm' data-ref="g4x_pipe_wm" data-ref-filename="g4x_pipe_wm">g4x_pipe_wm</a> *<dfn class="local col2 decl" id="162raw" title='raw' data-type='const struct g4x_pipe_wm *' data-ref="162raw" data-ref-filename="162raw">raw</dfn>;</td></tr>
<tr><th id="1332">1332</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col3 decl" id="163old_plane_state" title='old_plane_state' data-type='const struct intel_plane_state *' data-ref="163old_plane_state" data-ref-filename="163old_plane_state">old_plane_state</dfn>;</td></tr>
<tr><th id="1333">1333</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col4 decl" id="164new_plane_state" title='new_plane_state' data-type='const struct intel_plane_state *' data-ref="164new_plane_state" data-ref-filename="164new_plane_state">new_plane_state</dfn>;</td></tr>
<tr><th id="1334">1334</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col5 decl" id="165plane" title='plane' data-type='struct intel_plane *' data-ref="165plane" data-ref-filename="165plane">plane</dfn>;</td></tr>
<tr><th id="1335">1335</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col6 decl" id="166plane_id" title='plane_id' data-type='enum plane_id' data-ref="166plane_id" data-ref-filename="166plane_id">plane_id</dfn>;</td></tr>
<tr><th id="1336">1336</th><td>	<em>int</em> <dfn class="local col7 decl" id="167i" title='i' data-type='int' data-ref="167i" data-ref-filename="167i">i</dfn>, <dfn class="local col8 decl" id="168level" title='level' data-type='int' data-ref="168level" data-ref-filename="168level">level</dfn>;</td></tr>
<tr><th id="1337">1337</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="169dirty" title='dirty' data-type='unsigned int' data-ref="169dirty" data-ref-filename="169dirty">dirty</dfn> = <var>0</var>;</td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td>	<a class="macro" href="display/intel_display.h.html#333" title="for ((i) = 0; (i) &lt; (state)-&gt;base.dev-&gt;mode_config.num_total_plane &amp;&amp; ((plane) = ({ void *__mptr = (void *)((state)-&gt;base.planes[i].ptr); do { extern void __compiletime_assert_1341(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.planes[i].ptr)), typeof(((struct intel_plane *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.planes[i].ptr)), typeof(void))))) __compiletime_assert_1341(); } while (0); ((struct intel_plane *)(__mptr - __builtin_offsetof(struct intel_plane, base))); }), (old_plane_state) = ({ void *__mptr = (void *)((state)-&gt;base.planes[i].old_state); do { extern void __compiletime_assert_1341(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.planes[i].old_state)), typeof(((struct intel_plane_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.planes[i].old_state)), typeof(void))))) __compiletime_assert_1341(); } while (0); ((struct intel_plane_state *)(__mptr - __builtin_offsetof(struct intel_plane_state, base))); }), (new_plane_state) = ({ void *__mptr = (void *)((state)-&gt;base.planes[i].new_state); do { extern void __compiletime_assert_1341(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.planes[i].new_state)), typeof(((struct intel_plane_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.planes[i].new_state)), typeof(void))))) __compiletime_assert_1341(); } while (0); ((struct intel_plane_state *)(__mptr - __builtin_offsetof(struct intel_plane_state, base))); }), 1); (i)++) if (!(plane)) {} else" data-ref="_M/for_each_oldnew_intel_plane_in_state">for_each_oldnew_intel_plane_in_state</a>(<a class="local col9 ref" href="#159state" title='state' data-ref="159state" data-ref-filename="159state">state</a>, <a class="local col5 ref" href="#165plane" title='plane' data-ref="165plane" data-ref-filename="165plane">plane</a>,</td></tr>
<tr><th id="1340">1340</th><td>					     <a class="local col3 ref" href="#163old_plane_state" title='old_plane_state' data-ref="163old_plane_state" data-ref-filename="163old_plane_state">old_plane_state</a>,</td></tr>
<tr><th id="1341">1341</th><td>					     <a class="local col4 ref" href="#164new_plane_state" title='new_plane_state' data-ref="164new_plane_state" data-ref-filename="164new_plane_state">new_plane_state</a>, <a class="local col7 ref" href="#167i" title='i' data-ref="167i" data-ref-filename="167i">i</a>) {</td></tr>
<tr><th id="1342">1342</th><td>		<b>if</b> (<a class="local col4 ref" href="#164new_plane_state" title='new_plane_state' data-ref="164new_plane_state" data-ref-filename="164new_plane_state">new_plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::crtc" title='drm_plane_state::crtc' data-ref="drm_plane_state::crtc" data-ref-filename="drm_plane_state..crtc">crtc</a> != &amp;<a class="local col8 ref" href="#158crtc" title='crtc' data-ref="158crtc" data-ref-filename="158crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a> &amp;&amp;</td></tr>
<tr><th id="1343">1343</th><td>		    <a class="local col3 ref" href="#163old_plane_state" title='old_plane_state' data-ref="163old_plane_state" data-ref-filename="163old_plane_state">old_plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::crtc" title='drm_plane_state::crtc' data-ref="drm_plane_state::crtc" data-ref-filename="drm_plane_state..crtc">crtc</a> != &amp;<a class="local col8 ref" href="#158crtc" title='crtc' data-ref="158crtc" data-ref-filename="158crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>)</td></tr>
<tr><th id="1344">1344</th><td>			<b>continue</b>;</td></tr>
<tr><th id="1345">1345</th><td></td></tr>
<tr><th id="1346">1346</th><td>		<b>if</b> (<a class="tu ref fn" href="#g4x_raw_plane_wm_compute" title='g4x_raw_plane_wm_compute' data-use='c' data-ref="g4x_raw_plane_wm_compute" data-ref-filename="g4x_raw_plane_wm_compute">g4x_raw_plane_wm_compute</a>(<a class="local col7 ref" href="#157crtc_state" title='crtc_state' data-ref="157crtc_state" data-ref-filename="157crtc_state">crtc_state</a>, <a class="local col4 ref" href="#164new_plane_state" title='new_plane_state' data-ref="164new_plane_state" data-ref-filename="164new_plane_state">new_plane_state</a>))</td></tr>
<tr><th id="1347">1347</th><td>			<a class="local col9 ref" href="#169dirty" title='dirty' data-ref="169dirty" data-ref-filename="169dirty">dirty</a> |= <a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (plane-&gt;id))" data-ref="_M/BIT">BIT</a>(<a class="local col5 ref" href="#165plane" title='plane' data-ref="165plane" data-ref-filename="165plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>);</td></tr>
<tr><th id="1348">1348</th><td>	}</td></tr>
<tr><th id="1349">1349</th><td></td></tr>
<tr><th id="1350">1350</th><td>	<b>if</b> (!<a class="local col9 ref" href="#169dirty" title='dirty' data-ref="169dirty" data-ref-filename="169dirty">dirty</a>)</td></tr>
<tr><th id="1351">1351</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td>	<a class="local col8 ref" href="#168level" title='level' data-ref="168level" data-ref-filename="168level">level</a> = <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_NORMAL" title='G4X_WM_LEVEL_NORMAL' data-ref="G4X_WM_LEVEL_NORMAL" data-ref-filename="G4X_WM_LEVEL_NORMAL">G4X_WM_LEVEL_NORMAL</a>;</td></tr>
<tr><th id="1354">1354</th><td>	<b>if</b> (!<a class="tu ref fn" href="#g4x_raw_crtc_wm_is_valid" title='g4x_raw_crtc_wm_is_valid' data-use='c' data-ref="g4x_raw_crtc_wm_is_valid" data-ref-filename="g4x_raw_crtc_wm_is_valid">g4x_raw_crtc_wm_is_valid</a>(<a class="local col7 ref" href="#157crtc_state" title='crtc_state' data-ref="157crtc_state" data-ref-filename="157crtc_state">crtc_state</a>, <a class="local col8 ref" href="#168level" title='level' data-ref="168level" data-ref-filename="168level">level</a>))</td></tr>
<tr><th id="1355">1355</th><td>		<b>goto</b> <a class="lbl" href="#170out" data-ref="170out" data-ref-filename="170out">out</a>;</td></tr>
<tr><th id="1356">1356</th><td></td></tr>
<tr><th id="1357">1357</th><td>	<a class="local col2 ref" href="#162raw" title='raw' data-ref="162raw" data-ref-filename="162raw">raw</a> = &amp;<a class="local col7 ref" href="#157crtc_state" title='crtc_state' data-ref="157crtc_state" data-ref-filename="157crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="local col8 ref" href="#168level" title='level' data-ref="168level" data-ref-filename="168level">level</a>];</td></tr>
<tr><th id="1358">1358</th><td>	<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col8 ref" href="#158crtc" title='crtc' data-ref="158crtc" data-ref-filename="158crtc">crtc</a>, <a class="local col6 ref" href="#166plane_id" title='plane_id' data-ref="166plane_id" data-ref-filename="166plane_id">plane_id</a>)</td></tr>
<tr><th id="1359">1359</th><td>		<a class="local col0 ref" href="#160wm_state" title='wm_state' data-ref="160wm_state" data-ref-filename="160wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::wm" title='g4x_wm_state::wm' data-ref="g4x_wm_state::wm" data-ref-filename="g4x_wm_state..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col6 ref" href="#166plane_id" title='plane_id' data-ref="166plane_id" data-ref-filename="166plane_id">plane_id</a>] = <a class="local col2 ref" href="#162raw" title='raw' data-ref="162raw" data-ref-filename="162raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col6 ref" href="#166plane_id" title='plane_id' data-ref="166plane_id" data-ref-filename="166plane_id">plane_id</a>];</td></tr>
<tr><th id="1360">1360</th><td></td></tr>
<tr><th id="1361">1361</th><td>	<a class="local col8 ref" href="#168level" title='level' data-ref="168level" data-ref-filename="168level">level</a> = <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_SR" title='G4X_WM_LEVEL_SR' data-ref="G4X_WM_LEVEL_SR" data-ref-filename="G4X_WM_LEVEL_SR">G4X_WM_LEVEL_SR</a>;</td></tr>
<tr><th id="1362">1362</th><td></td></tr>
<tr><th id="1363">1363</th><td>	<b>if</b> (!<a class="tu ref fn" href="#g4x_raw_crtc_wm_is_valid" title='g4x_raw_crtc_wm_is_valid' data-use='c' data-ref="g4x_raw_crtc_wm_is_valid" data-ref-filename="g4x_raw_crtc_wm_is_valid">g4x_raw_crtc_wm_is_valid</a>(<a class="local col7 ref" href="#157crtc_state" title='crtc_state' data-ref="157crtc_state" data-ref-filename="157crtc_state">crtc_state</a>, <a class="local col8 ref" href="#168level" title='level' data-ref="168level" data-ref-filename="168level">level</a>))</td></tr>
<tr><th id="1364">1364</th><td>		<b>goto</b> <a class="lbl" href="#170out" data-ref="170out" data-ref-filename="170out">out</a>;</td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td>	<a class="local col2 ref" href="#162raw" title='raw' data-ref="162raw" data-ref-filename="162raw">raw</a> = &amp;<a class="local col7 ref" href="#157crtc_state" title='crtc_state' data-ref="157crtc_state" data-ref-filename="157crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="local col8 ref" href="#168level" title='level' data-ref="168level" data-ref-filename="168level">level</a>];</td></tr>
<tr><th id="1367">1367</th><td>	<a class="local col0 ref" href="#160wm_state" title='wm_state' data-ref="160wm_state" data-ref-filename="160wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> = <a class="local col2 ref" href="#162raw" title='raw' data-ref="162raw" data-ref-filename="162raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>];</td></tr>
<tr><th id="1368">1368</th><td>	<a class="local col0 ref" href="#160wm_state" title='wm_state' data-ref="160wm_state" data-ref-filename="160wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a> = <a class="local col2 ref" href="#162raw" title='raw' data-ref="162raw" data-ref-filename="162raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>];</td></tr>
<tr><th id="1369">1369</th><td>	<a class="local col0 ref" href="#160wm_state" title='wm_state' data-ref="160wm_state" data-ref-filename="160wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a> = <a class="local col2 ref" href="#162raw" title='raw' data-ref="162raw" data-ref-filename="162raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::fbc" title='g4x_pipe_wm::fbc' data-ref="g4x_pipe_wm::fbc" data-ref-filename="g4x_pipe_wm..fbc">fbc</a>;</td></tr>
<tr><th id="1370">1370</th><td></td></tr>
<tr><th id="1371">1371</th><td>	<a class="local col0 ref" href="#160wm_state" title='wm_state' data-ref="160wm_state" data-ref-filename="160wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::cxsr" title='g4x_wm_state::cxsr' data-ref="g4x_wm_state::cxsr" data-ref-filename="g4x_wm_state..cxsr">cxsr</a> = <a class="local col1 ref" href="#161num_active_planes" title='num_active_planes' data-ref="161num_active_planes" data-ref-filename="161num_active_planes">num_active_planes</a> == <a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (PLANE_PRIMARY))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>);</td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td>	<a class="local col8 ref" href="#168level" title='level' data-ref="168level" data-ref-filename="168level">level</a> = <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_HPLL" title='G4X_WM_LEVEL_HPLL' data-ref="G4X_WM_LEVEL_HPLL" data-ref-filename="G4X_WM_LEVEL_HPLL">G4X_WM_LEVEL_HPLL</a>;</td></tr>
<tr><th id="1374">1374</th><td></td></tr>
<tr><th id="1375">1375</th><td>	<b>if</b> (!<a class="tu ref fn" href="#g4x_raw_crtc_wm_is_valid" title='g4x_raw_crtc_wm_is_valid' data-use='c' data-ref="g4x_raw_crtc_wm_is_valid" data-ref-filename="g4x_raw_crtc_wm_is_valid">g4x_raw_crtc_wm_is_valid</a>(<a class="local col7 ref" href="#157crtc_state" title='crtc_state' data-ref="157crtc_state" data-ref-filename="157crtc_state">crtc_state</a>, <a class="local col8 ref" href="#168level" title='level' data-ref="168level" data-ref-filename="168level">level</a>))</td></tr>
<tr><th id="1376">1376</th><td>		<b>goto</b> <a class="lbl" href="#170out" data-ref="170out" data-ref-filename="170out">out</a>;</td></tr>
<tr><th id="1377">1377</th><td></td></tr>
<tr><th id="1378">1378</th><td>	<a class="local col2 ref" href="#162raw" title='raw' data-ref="162raw" data-ref-filename="162raw">raw</a> = &amp;<a class="local col7 ref" href="#157crtc_state" title='crtc_state' data-ref="157crtc_state" data-ref-filename="157crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="local col8 ref" href="#168level" title='level' data-ref="168level" data-ref-filename="168level">level</a>];</td></tr>
<tr><th id="1379">1379</th><td>	<a class="local col0 ref" href="#160wm_state" title='wm_state' data-ref="160wm_state" data-ref-filename="160wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> = <a class="local col2 ref" href="#162raw" title='raw' data-ref="162raw" data-ref-filename="162raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>];</td></tr>
<tr><th id="1380">1380</th><td>	<a class="local col0 ref" href="#160wm_state" title='wm_state' data-ref="160wm_state" data-ref-filename="160wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a> = <a class="local col2 ref" href="#162raw" title='raw' data-ref="162raw" data-ref-filename="162raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>];</td></tr>
<tr><th id="1381">1381</th><td>	<a class="local col0 ref" href="#160wm_state" title='wm_state' data-ref="160wm_state" data-ref-filename="160wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a> = <a class="local col2 ref" href="#162raw" title='raw' data-ref="162raw" data-ref-filename="162raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::fbc" title='g4x_pipe_wm::fbc' data-ref="g4x_pipe_wm::fbc" data-ref-filename="g4x_pipe_wm..fbc">fbc</a>;</td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td>	<a class="local col0 ref" href="#160wm_state" title='wm_state' data-ref="160wm_state" data-ref-filename="160wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll_en" title='g4x_wm_state::hpll_en' data-ref="g4x_wm_state::hpll_en" data-ref-filename="g4x_wm_state..hpll_en">hpll_en</a> = <a class="local col0 ref" href="#160wm_state" title='wm_state' data-ref="160wm_state" data-ref-filename="160wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::cxsr" title='g4x_wm_state::cxsr' data-ref="g4x_wm_state::cxsr" data-ref-filename="g4x_wm_state..cxsr">cxsr</a>;</td></tr>
<tr><th id="1384">1384</th><td></td></tr>
<tr><th id="1385">1385</th><td>	<a class="local col8 ref" href="#168level" title='level' data-ref="168level" data-ref-filename="168level">level</a>++;</td></tr>
<tr><th id="1386">1386</th><td></td></tr>
<tr><th id="1387">1387</th><td> <dfn class="lbl" id="170out" data-ref="170out" data-ref-filename="170out">out</dfn>:</td></tr>
<tr><th id="1388">1388</th><td>	<b>if</b> (<a class="local col8 ref" href="#168level" title='level' data-ref="168level" data-ref-filename="168level">level</a> == <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_NORMAL" title='G4X_WM_LEVEL_NORMAL' data-ref="G4X_WM_LEVEL_NORMAL" data-ref-filename="G4X_WM_LEVEL_NORMAL">G4X_WM_LEVEL_NORMAL</a>)</td></tr>
<tr><th id="1389">1389</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="1390">1390</th><td></td></tr>
<tr><th id="1391">1391</th><td>	<i>/* invalidate the higher levels */</i></td></tr>
<tr><th id="1392">1392</th><td>	<a class="tu ref fn" href="#g4x_invalidate_wms" title='g4x_invalidate_wms' data-use='c' data-ref="g4x_invalidate_wms" data-ref-filename="g4x_invalidate_wms">g4x_invalidate_wms</a>(<a class="local col8 ref" href="#158crtc" title='crtc' data-ref="158crtc" data-ref-filename="158crtc">crtc</a>, <a class="local col0 ref" href="#160wm_state" title='wm_state' data-ref="160wm_state" data-ref-filename="160wm_state">wm_state</a>, <a class="local col8 ref" href="#168level" title='level' data-ref="168level" data-ref-filename="168level">level</a>);</td></tr>
<tr><th id="1393">1393</th><td></td></tr>
<tr><th id="1394">1394</th><td>	<i>/*</i></td></tr>
<tr><th id="1395">1395</th><td><i>	 * Determine if the FBC watermark(s) can be used. IF</i></td></tr>
<tr><th id="1396">1396</th><td><i>	 * this isn't the case we prefer to disable the FBC</i></td></tr>
<tr><th id="1397">1397</th><td><i>	 ( watermark(s) rather than disable the SR/HPLL</i></td></tr>
<tr><th id="1398">1398</th><td><i>	 * level(s) entirely.</i></td></tr>
<tr><th id="1399">1399</th><td><i>	 */</i></td></tr>
<tr><th id="1400">1400</th><td>	<a class="local col0 ref" href="#160wm_state" title='wm_state' data-ref="160wm_state" data-ref-filename="160wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::fbc_en" title='g4x_wm_state::fbc_en' data-ref="g4x_wm_state::fbc_en" data-ref-filename="g4x_wm_state..fbc_en">fbc_en</a> = <a class="local col8 ref" href="#168level" title='level' data-ref="168level" data-ref-filename="168level">level</a> &gt; <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_NORMAL" title='G4X_WM_LEVEL_NORMAL' data-ref="G4X_WM_LEVEL_NORMAL" data-ref-filename="G4X_WM_LEVEL_NORMAL">G4X_WM_LEVEL_NORMAL</a>;</td></tr>
<tr><th id="1401">1401</th><td></td></tr>
<tr><th id="1402">1402</th><td>	<b>if</b> (<a class="local col8 ref" href="#168level" title='level' data-ref="168level" data-ref-filename="168level">level</a> &gt;= <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_SR" title='G4X_WM_LEVEL_SR' data-ref="G4X_WM_LEVEL_SR" data-ref-filename="G4X_WM_LEVEL_SR">G4X_WM_LEVEL_SR</a> &amp;&amp;</td></tr>
<tr><th id="1403">1403</th><td>	    <a class="local col0 ref" href="#160wm_state" title='wm_state' data-ref="160wm_state" data-ref-filename="160wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a> &gt; <a class="tu ref fn" href="#g4x_fbc_fifo_size" title='g4x_fbc_fifo_size' data-use='c' data-ref="g4x_fbc_fifo_size" data-ref-filename="g4x_fbc_fifo_size">g4x_fbc_fifo_size</a>(<a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_SR" title='G4X_WM_LEVEL_SR' data-ref="G4X_WM_LEVEL_SR" data-ref-filename="G4X_WM_LEVEL_SR">G4X_WM_LEVEL_SR</a>))</td></tr>
<tr><th id="1404">1404</th><td>		<a class="local col0 ref" href="#160wm_state" title='wm_state' data-ref="160wm_state" data-ref-filename="160wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::fbc_en" title='g4x_wm_state::fbc_en' data-ref="g4x_wm_state::fbc_en" data-ref-filename="g4x_wm_state..fbc_en">fbc_en</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="1405">1405</th><td>	<b>else</b> <b>if</b> (<a class="local col8 ref" href="#168level" title='level' data-ref="168level" data-ref-filename="168level">level</a> &gt;= <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_HPLL" title='G4X_WM_LEVEL_HPLL' data-ref="G4X_WM_LEVEL_HPLL" data-ref-filename="G4X_WM_LEVEL_HPLL">G4X_WM_LEVEL_HPLL</a> &amp;&amp;</td></tr>
<tr><th id="1406">1406</th><td>		 <a class="local col0 ref" href="#160wm_state" title='wm_state' data-ref="160wm_state" data-ref-filename="160wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a> &gt; <a class="tu ref fn" href="#g4x_fbc_fifo_size" title='g4x_fbc_fifo_size' data-use='c' data-ref="g4x_fbc_fifo_size" data-ref-filename="g4x_fbc_fifo_size">g4x_fbc_fifo_size</a>(<a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_HPLL" title='G4X_WM_LEVEL_HPLL' data-ref="G4X_WM_LEVEL_HPLL" data-ref-filename="G4X_WM_LEVEL_HPLL">G4X_WM_LEVEL_HPLL</a>))</td></tr>
<tr><th id="1407">1407</th><td>		<a class="local col0 ref" href="#160wm_state" title='wm_state' data-ref="160wm_state" data-ref-filename="160wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::fbc_en" title='g4x_wm_state::fbc_en' data-ref="g4x_wm_state::fbc_en" data-ref-filename="g4x_wm_state..fbc_en">fbc_en</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="1408">1408</th><td></td></tr>
<tr><th id="1409">1409</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1410">1410</th><td>}</td></tr>
<tr><th id="1411">1411</th><td></td></tr>
<tr><th id="1412">1412</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="g4x_compute_intermediate_wm" title='g4x_compute_intermediate_wm' data-type='int g4x_compute_intermediate_wm(struct intel_crtc_state * new_crtc_state)' data-ref="g4x_compute_intermediate_wm" data-ref-filename="g4x_compute_intermediate_wm">g4x_compute_intermediate_wm</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col1 decl" id="171new_crtc_state" title='new_crtc_state' data-type='struct intel_crtc_state *' data-ref="171new_crtc_state" data-ref-filename="171new_crtc_state">new_crtc_state</dfn>)</td></tr>
<tr><th id="1413">1413</th><td>{</td></tr>
<tr><th id="1414">1414</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col2 decl" id="172crtc" title='crtc' data-type='struct intel_crtc *' data-ref="172crtc" data-ref-filename="172crtc">crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(new_crtc_state-&gt;base.crtc); do { extern void __compiletime_assert_1414(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(new_crtc_state-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(new_crtc_state-&gt;base.crtc)), typeof(void))))) __compiletime_assert_1414(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col1 ref" href="#171new_crtc_state" title='new_crtc_state' data-ref="171new_crtc_state" data-ref-filename="171new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="1415">1415</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#g4x_wm_state" title='g4x_wm_state' data-ref="g4x_wm_state" data-ref-filename="g4x_wm_state">g4x_wm_state</a> *<dfn class="local col3 decl" id="173intermediate" title='intermediate' data-type='struct g4x_wm_state *' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</dfn> = &amp;<a class="local col1 ref" href="#171new_crtc_state" title='new_crtc_state' data-ref="171new_crtc_state" data-ref-filename="171new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::intermediate' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..intermediate">intermediate</a>;</td></tr>
<tr><th id="1416">1416</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#g4x_wm_state" title='g4x_wm_state' data-ref="g4x_wm_state" data-ref-filename="g4x_wm_state">g4x_wm_state</a> *<dfn class="local col4 decl" id="174optimal" title='optimal' data-type='const struct g4x_wm_state *' data-ref="174optimal" data-ref-filename="174optimal">optimal</dfn> = &amp;<a class="local col1 ref" href="#171new_crtc_state" title='new_crtc_state' data-ref="171new_crtc_state" data-ref-filename="171new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="1417">1417</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col5 decl" id="175intel_state" title='intel_state' data-type='struct intel_atomic_state *' data-ref="175intel_state" data-ref-filename="175intel_state">intel_state</dfn> =</td></tr>
<tr><th id="1418">1418</th><td>		<a class="macro" href="intel_drv.h.html#1047" title="({ void *__mptr = (void *)(new_crtc_state-&gt;base.state); do { extern void __compiletime_assert_1418(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(new_crtc_state-&gt;base.state)), typeof(((struct intel_atomic_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(new_crtc_state-&gt;base.state)), typeof(void))))) __compiletime_assert_1418(); } while (0); ((struct intel_atomic_state *)(__mptr - __builtin_offsetof(struct intel_atomic_state, base))); })" data-ref="_M/to_intel_atomic_state">to_intel_atomic_state</a>(<a class="local col1 ref" href="#171new_crtc_state" title='new_crtc_state' data-ref="171new_crtc_state" data-ref-filename="171new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::state" title='drm_crtc_state::state' data-ref="drm_crtc_state::state" data-ref-filename="drm_crtc_state..state">state</a>);</td></tr>
<tr><th id="1419">1419</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col6 decl" id="176old_crtc_state" title='old_crtc_state' data-type='const struct intel_crtc_state *' data-ref="176old_crtc_state" data-ref-filename="176old_crtc_state">old_crtc_state</dfn> =</td></tr>
<tr><th id="1420">1420</th><td>		<a class="ref fn" href="intel_drv.h.html#intel_atomic_get_old_crtc_state" title='intel_atomic_get_old_crtc_state' data-ref="intel_atomic_get_old_crtc_state" data-ref-filename="intel_atomic_get_old_crtc_state">intel_atomic_get_old_crtc_state</a>(<a class="local col5 ref" href="#175intel_state" title='intel_state' data-ref="175intel_state" data-ref-filename="175intel_state">intel_state</a>, <a class="local col2 ref" href="#172crtc" title='crtc' data-ref="172crtc" data-ref-filename="172crtc">crtc</a>);</td></tr>
<tr><th id="1421">1421</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#g4x_wm_state" title='g4x_wm_state' data-ref="g4x_wm_state" data-ref-filename="g4x_wm_state">g4x_wm_state</a> *<dfn class="local col7 decl" id="177active" title='active' data-type='const struct g4x_wm_state *' data-ref="177active" data-ref-filename="177active">active</dfn> = &amp;<a class="local col6 ref" href="#176old_crtc_state" title='old_crtc_state' data-ref="176old_crtc_state" data-ref-filename="176old_crtc_state">old_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="1422">1422</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col8 decl" id="178plane_id" title='plane_id' data-type='enum plane_id' data-ref="178plane_id" data-ref-filename="178plane_id">plane_id</dfn>;</td></tr>
<tr><th id="1423">1423</th><td></td></tr>
<tr><th id="1424">1424</th><td>	<b>if</b> (!<a class="local col1 ref" href="#171new_crtc_state" title='new_crtc_state' data-ref="171new_crtc_state" data-ref-filename="171new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::active" title='drm_crtc_state::active' data-ref="drm_crtc_state::active" data-ref-filename="drm_crtc_state..active">active</a> || <a class="ref fn" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_crtc_needs_modeset" title='drm_atomic_crtc_needs_modeset' data-ref="drm_atomic_crtc_needs_modeset" data-ref-filename="drm_atomic_crtc_needs_modeset">drm_atomic_crtc_needs_modeset</a>(&amp;<a class="local col1 ref" href="#171new_crtc_state" title='new_crtc_state' data-ref="171new_crtc_state" data-ref-filename="171new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>)) {</td></tr>
<tr><th id="1425">1425</th><td>		*<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a> = *<a class="local col4 ref" href="#174optimal" title='optimal' data-ref="174optimal" data-ref-filename="174optimal">optimal</a>;</td></tr>
<tr><th id="1426">1426</th><td></td></tr>
<tr><th id="1427">1427</th><td>		<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::cxsr" title='g4x_wm_state::cxsr' data-ref="g4x_wm_state::cxsr" data-ref-filename="g4x_wm_state..cxsr">cxsr</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="1428">1428</th><td>		<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll_en" title='g4x_wm_state::hpll_en' data-ref="g4x_wm_state::hpll_en" data-ref-filename="g4x_wm_state..hpll_en">hpll_en</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="1429">1429</th><td>		<b>goto</b> <a class="lbl" href="#179out" data-ref="179out" data-ref-filename="179out">out</a>;</td></tr>
<tr><th id="1430">1430</th><td>	}</td></tr>
<tr><th id="1431">1431</th><td></td></tr>
<tr><th id="1432">1432</th><td>	<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::cxsr" title='g4x_wm_state::cxsr' data-ref="g4x_wm_state::cxsr" data-ref-filename="g4x_wm_state..cxsr">cxsr</a> = <a class="local col4 ref" href="#174optimal" title='optimal' data-ref="174optimal" data-ref-filename="174optimal">optimal</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::cxsr" title='g4x_wm_state::cxsr' data-ref="g4x_wm_state::cxsr" data-ref-filename="g4x_wm_state..cxsr">cxsr</a> &amp;&amp; <a class="local col7 ref" href="#177active" title='active' data-ref="177active" data-ref-filename="177active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::cxsr" title='g4x_wm_state::cxsr' data-ref="g4x_wm_state::cxsr" data-ref-filename="g4x_wm_state..cxsr">cxsr</a> &amp;&amp;</td></tr>
<tr><th id="1433">1433</th><td>		!<a class="local col1 ref" href="#171new_crtc_state" title='new_crtc_state' data-ref="171new_crtc_state" data-ref-filename="171new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::disable_cxsr" title='intel_crtc_state::disable_cxsr' data-ref="intel_crtc_state::disable_cxsr" data-ref-filename="intel_crtc_state..disable_cxsr">disable_cxsr</a>;</td></tr>
<tr><th id="1434">1434</th><td>	<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll_en" title='g4x_wm_state::hpll_en' data-ref="g4x_wm_state::hpll_en" data-ref-filename="g4x_wm_state..hpll_en">hpll_en</a> = <a class="local col4 ref" href="#174optimal" title='optimal' data-ref="174optimal" data-ref-filename="174optimal">optimal</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll_en" title='g4x_wm_state::hpll_en' data-ref="g4x_wm_state::hpll_en" data-ref-filename="g4x_wm_state..hpll_en">hpll_en</a> &amp;&amp; <a class="local col7 ref" href="#177active" title='active' data-ref="177active" data-ref-filename="177active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll_en" title='g4x_wm_state::hpll_en' data-ref="g4x_wm_state::hpll_en" data-ref-filename="g4x_wm_state..hpll_en">hpll_en</a> &amp;&amp;</td></tr>
<tr><th id="1435">1435</th><td>		!<a class="local col1 ref" href="#171new_crtc_state" title='new_crtc_state' data-ref="171new_crtc_state" data-ref-filename="171new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::disable_cxsr" title='intel_crtc_state::disable_cxsr' data-ref="intel_crtc_state::disable_cxsr" data-ref-filename="intel_crtc_state..disable_cxsr">disable_cxsr</a>;</td></tr>
<tr><th id="1436">1436</th><td>	<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::fbc_en" title='g4x_wm_state::fbc_en' data-ref="g4x_wm_state::fbc_en" data-ref-filename="g4x_wm_state..fbc_en">fbc_en</a> = <a class="local col4 ref" href="#174optimal" title='optimal' data-ref="174optimal" data-ref-filename="174optimal">optimal</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::fbc_en" title='g4x_wm_state::fbc_en' data-ref="g4x_wm_state::fbc_en" data-ref-filename="g4x_wm_state..fbc_en">fbc_en</a> &amp;&amp; <a class="local col7 ref" href="#177active" title='active' data-ref="177active" data-ref-filename="177active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::fbc_en" title='g4x_wm_state::fbc_en' data-ref="g4x_wm_state::fbc_en" data-ref-filename="g4x_wm_state..fbc_en">fbc_en</a>;</td></tr>
<tr><th id="1437">1437</th><td></td></tr>
<tr><th id="1438">1438</th><td>	<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col2 ref" href="#172crtc" title='crtc' data-ref="172crtc" data-ref-filename="172crtc">crtc</a>, <a class="local col8 ref" href="#178plane_id" title='plane_id' data-ref="178plane_id" data-ref-filename="178plane_id">plane_id</a>) {</td></tr>
<tr><th id="1439">1439</th><td>		<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::wm" title='g4x_wm_state::wm' data-ref="g4x_wm_state::wm" data-ref-filename="g4x_wm_state..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col8 ref" href="#178plane_id" title='plane_id' data-ref="178plane_id" data-ref-filename="178plane_id">plane_id</a>] =</td></tr>
<tr><th id="1440">1440</th><td>			<a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(optimal-&gt;wm.plane[plane_id]) *)1 == (typeof(active-&gt;wm.plane[plane_id]) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(optimal-&gt;wm.plane[plane_id]) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(active-&gt;wm.plane[plane_id]) * 0l)) : (int *)8))))), ((optimal-&gt;wm.plane[plane_id]) &gt; (active-&gt;wm.plane[plane_id]) ? (optimal-&gt;wm.plane[plane_id]) : (active-&gt;wm.plane[plane_id])), ({ typeof(optimal-&gt;wm.plane[plane_id]) __UNIQUE_ID___x235 = (optimal-&gt;wm.plane[plane_id]); typeof(active-&gt;wm.plane[plane_id]) __UNIQUE_ID___y236 = (active-&gt;wm.plane[plane_id]); ((__UNIQUE_ID___x235) &gt; (__UNIQUE_ID___y236) ? (__UNIQUE_ID___x235) : (__UNIQUE_ID___y236)); }))" data-ref="_M/max">max</a>(<a class="local col4 ref" href="#174optimal" title='optimal' data-ref="174optimal" data-ref-filename="174optimal">optimal</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::wm" title='g4x_wm_state::wm' data-ref="g4x_wm_state::wm" data-ref-filename="g4x_wm_state..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col8 ref" href="#178plane_id" title='plane_id' data-ref="178plane_id" data-ref-filename="178plane_id">plane_id</a>],</td></tr>
<tr><th id="1441">1441</th><td>			    <a class="local col7 ref" href="#177active" title='active' data-ref="177active" data-ref-filename="177active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::wm" title='g4x_wm_state::wm' data-ref="g4x_wm_state::wm" data-ref-filename="g4x_wm_state..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col8 ref" href="#178plane_id" title='plane_id' data-ref="178plane_id" data-ref-filename="178plane_id">plane_id</a>]);</td></tr>
<tr><th id="1442">1442</th><td></td></tr>
<tr><th id="1443">1443</th><td>		<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((intermediate-&gt;wm.plane[plane_id] &gt; g4x_plane_fifo_size(plane_id, G4X_WM_LEVEL_NORMAL))); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;intermediate-&gt;wm.plane[plane_id] &gt; g4x_plane_fifo_size(plane_id, G4X_WM_LEVEL_NORMAL)&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (1444), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (239)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::wm" title='g4x_wm_state::wm' data-ref="g4x_wm_state::wm" data-ref-filename="g4x_wm_state..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col8 ref" href="#178plane_id" title='plane_id' data-ref="178plane_id" data-ref-filename="178plane_id">plane_id</a>] &gt;</td></tr>
<tr><th id="1444">1444</th><td>			<a class="tu ref fn" href="#g4x_plane_fifo_size" title='g4x_plane_fifo_size' data-use='c' data-ref="g4x_plane_fifo_size" data-ref-filename="g4x_plane_fifo_size">g4x_plane_fifo_size</a>(<a class="local col8 ref" href="#178plane_id" title='plane_id' data-ref="178plane_id" data-ref-filename="178plane_id">plane_id</a>, <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_NORMAL" title='G4X_WM_LEVEL_NORMAL' data-ref="G4X_WM_LEVEL_NORMAL" data-ref-filename="G4X_WM_LEVEL_NORMAL">G4X_WM_LEVEL_NORMAL</a>));</td></tr>
<tr><th id="1445">1445</th><td>	}</td></tr>
<tr><th id="1446">1446</th><td></td></tr>
<tr><th id="1447">1447</th><td>	<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(optimal-&gt;sr.plane) *)1 == (typeof(active-&gt;sr.plane) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(optimal-&gt;sr.plane) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(active-&gt;sr.plane) * 0l)) : (int *)8))))), ((optimal-&gt;sr.plane) &gt; (active-&gt;sr.plane) ? (optimal-&gt;sr.plane) : (active-&gt;sr.plane)), ({ typeof(optimal-&gt;sr.plane) __UNIQUE_ID___x241 = (optimal-&gt;sr.plane); typeof(active-&gt;sr.plane) __UNIQUE_ID___y242 = (active-&gt;sr.plane); ((__UNIQUE_ID___x241) &gt; (__UNIQUE_ID___y242) ? (__UNIQUE_ID___x241) : (__UNIQUE_ID___y242)); }))" data-ref="_M/max">max</a>(<a class="local col4 ref" href="#174optimal" title='optimal' data-ref="174optimal" data-ref-filename="174optimal">optimal</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a>,</td></tr>
<tr><th id="1448">1448</th><td>				     <a class="local col7 ref" href="#177active" title='active' data-ref="177active" data-ref-filename="177active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a>);</td></tr>
<tr><th id="1449">1449</th><td>	<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(optimal-&gt;sr.cursor) *)1 == (typeof(active-&gt;sr.cursor) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(optimal-&gt;sr.cursor) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(active-&gt;sr.cursor) * 0l)) : (int *)8))))), ((optimal-&gt;sr.cursor) &gt; (active-&gt;sr.cursor) ? (optimal-&gt;sr.cursor) : (active-&gt;sr.cursor)), ({ typeof(optimal-&gt;sr.cursor) __UNIQUE_ID___x245 = (optimal-&gt;sr.cursor); typeof(active-&gt;sr.cursor) __UNIQUE_ID___y246 = (active-&gt;sr.cursor); ((__UNIQUE_ID___x245) &gt; (__UNIQUE_ID___y246) ? (__UNIQUE_ID___x245) : (__UNIQUE_ID___y246)); }))" data-ref="_M/max">max</a>(<a class="local col4 ref" href="#174optimal" title='optimal' data-ref="174optimal" data-ref-filename="174optimal">optimal</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a>,</td></tr>
<tr><th id="1450">1450</th><td>				      <a class="local col7 ref" href="#177active" title='active' data-ref="177active" data-ref-filename="177active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a>);</td></tr>
<tr><th id="1451">1451</th><td>	<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(optimal-&gt;sr.fbc) *)1 == (typeof(active-&gt;sr.fbc) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(optimal-&gt;sr.fbc) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(active-&gt;sr.fbc) * 0l)) : (int *)8))))), ((optimal-&gt;sr.fbc) &gt; (active-&gt;sr.fbc) ? (optimal-&gt;sr.fbc) : (active-&gt;sr.fbc)), ({ typeof(optimal-&gt;sr.fbc) __UNIQUE_ID___x249 = (optimal-&gt;sr.fbc); typeof(active-&gt;sr.fbc) __UNIQUE_ID___y250 = (active-&gt;sr.fbc); ((__UNIQUE_ID___x249) &gt; (__UNIQUE_ID___y250) ? (__UNIQUE_ID___x249) : (__UNIQUE_ID___y250)); }))" data-ref="_M/max">max</a>(<a class="local col4 ref" href="#174optimal" title='optimal' data-ref="174optimal" data-ref-filename="174optimal">optimal</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a>,</td></tr>
<tr><th id="1452">1452</th><td>				   <a class="local col7 ref" href="#177active" title='active' data-ref="177active" data-ref-filename="177active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a>);</td></tr>
<tr><th id="1453">1453</th><td></td></tr>
<tr><th id="1454">1454</th><td>	<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(optimal-&gt;hpll.plane) *)1 == (typeof(active-&gt;hpll.plane) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(optimal-&gt;hpll.plane) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(active-&gt;hpll.plane) * 0l)) : (int *)8))))), ((optimal-&gt;hpll.plane) &gt; (active-&gt;hpll.plane) ? (optimal-&gt;hpll.plane) : (active-&gt;hpll.plane)), ({ typeof(optimal-&gt;hpll.plane) __UNIQUE_ID___x253 = (optimal-&gt;hpll.plane); typeof(active-&gt;hpll.plane) __UNIQUE_ID___y254 = (active-&gt;hpll.plane); ((__UNIQUE_ID___x253) &gt; (__UNIQUE_ID___y254) ? (__UNIQUE_ID___x253) : (__UNIQUE_ID___y254)); }))" data-ref="_M/max">max</a>(<a class="local col4 ref" href="#174optimal" title='optimal' data-ref="174optimal" data-ref-filename="174optimal">optimal</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a>,</td></tr>
<tr><th id="1455">1455</th><td>				       <a class="local col7 ref" href="#177active" title='active' data-ref="177active" data-ref-filename="177active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a>);</td></tr>
<tr><th id="1456">1456</th><td>	<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(optimal-&gt;hpll.cursor) *)1 == (typeof(active-&gt;hpll.cursor) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(optimal-&gt;hpll.cursor) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(active-&gt;hpll.cursor) * 0l)) : (int *)8))))), ((optimal-&gt;hpll.cursor) &gt; (active-&gt;hpll.cursor) ? (optimal-&gt;hpll.cursor) : (active-&gt;hpll.cursor)), ({ typeof(optimal-&gt;hpll.cursor) __UNIQUE_ID___x257 = (optimal-&gt;hpll.cursor); typeof(active-&gt;hpll.cursor) __UNIQUE_ID___y258 = (active-&gt;hpll.cursor); ((__UNIQUE_ID___x257) &gt; (__UNIQUE_ID___y258) ? (__UNIQUE_ID___x257) : (__UNIQUE_ID___y258)); }))" data-ref="_M/max">max</a>(<a class="local col4 ref" href="#174optimal" title='optimal' data-ref="174optimal" data-ref-filename="174optimal">optimal</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a>,</td></tr>
<tr><th id="1457">1457</th><td>					<a class="local col7 ref" href="#177active" title='active' data-ref="177active" data-ref-filename="177active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a>);</td></tr>
<tr><th id="1458">1458</th><td>	<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(optimal-&gt;hpll.fbc) *)1 == (typeof(active-&gt;hpll.fbc) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(optimal-&gt;hpll.fbc) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(active-&gt;hpll.fbc) * 0l)) : (int *)8))))), ((optimal-&gt;hpll.fbc) &gt; (active-&gt;hpll.fbc) ? (optimal-&gt;hpll.fbc) : (active-&gt;hpll.fbc)), ({ typeof(optimal-&gt;hpll.fbc) __UNIQUE_ID___x261 = (optimal-&gt;hpll.fbc); typeof(active-&gt;hpll.fbc) __UNIQUE_ID___y262 = (active-&gt;hpll.fbc); ((__UNIQUE_ID___x261) &gt; (__UNIQUE_ID___y262) ? (__UNIQUE_ID___x261) : (__UNIQUE_ID___y262)); }))" data-ref="_M/max">max</a>(<a class="local col4 ref" href="#174optimal" title='optimal' data-ref="174optimal" data-ref-filename="174optimal">optimal</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a>,</td></tr>
<tr><th id="1459">1459</th><td>				     <a class="local col7 ref" href="#177active" title='active' data-ref="177active" data-ref-filename="177active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a>);</td></tr>
<tr><th id="1460">1460</th><td></td></tr>
<tr><th id="1461">1461</th><td>	<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!(((intermediate-&gt;sr.plane &gt; g4x_plane_fifo_size(PLANE_PRIMARY, G4X_WM_LEVEL_SR) || intermediate-&gt;sr.cursor &gt; g4x_plane_fifo_size(PLANE_CURSOR, G4X_WM_LEVEL_SR)) &amp;&amp; intermediate-&gt;cxsr)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;(intermediate-&gt;sr.plane &gt; g4x_plane_fifo_size(PLANE_PRIMARY, G4X_WM_LEVEL_SR) || intermediate-&gt;sr.cursor &gt; g4x_plane_fifo_size(PLANE_CURSOR, G4X_WM_LEVEL_SR)) &amp;&amp; intermediate-&gt;cxsr&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (1465), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (265)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>((<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> &gt;</td></tr>
<tr><th id="1462">1462</th><td>		 <a class="tu ref fn" href="#g4x_plane_fifo_size" title='g4x_plane_fifo_size' data-use='c' data-ref="g4x_plane_fifo_size" data-ref-filename="g4x_plane_fifo_size">g4x_plane_fifo_size</a>(<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>, <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_SR" title='G4X_WM_LEVEL_SR' data-ref="G4X_WM_LEVEL_SR" data-ref-filename="G4X_WM_LEVEL_SR">G4X_WM_LEVEL_SR</a>) ||</td></tr>
<tr><th id="1463">1463</th><td>		 <a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a> &gt;</td></tr>
<tr><th id="1464">1464</th><td>		 <a class="tu ref fn" href="#g4x_plane_fifo_size" title='g4x_plane_fifo_size' data-use='c' data-ref="g4x_plane_fifo_size" data-ref-filename="g4x_plane_fifo_size">g4x_plane_fifo_size</a>(<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>, <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_SR" title='G4X_WM_LEVEL_SR' data-ref="G4X_WM_LEVEL_SR" data-ref-filename="G4X_WM_LEVEL_SR">G4X_WM_LEVEL_SR</a>)) &amp;&amp;</td></tr>
<tr><th id="1465">1465</th><td>		<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::cxsr" title='g4x_wm_state::cxsr' data-ref="g4x_wm_state::cxsr" data-ref-filename="g4x_wm_state..cxsr">cxsr</a>);</td></tr>
<tr><th id="1466">1466</th><td>	<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!(((intermediate-&gt;sr.plane &gt; g4x_plane_fifo_size(PLANE_PRIMARY, G4X_WM_LEVEL_HPLL) || intermediate-&gt;sr.cursor &gt; g4x_plane_fifo_size(PLANE_CURSOR, G4X_WM_LEVEL_HPLL)) &amp;&amp; intermediate-&gt;hpll_en)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;(intermediate-&gt;sr.plane &gt; g4x_plane_fifo_size(PLANE_PRIMARY, G4X_WM_LEVEL_HPLL) || intermediate-&gt;sr.cursor &gt; g4x_plane_fifo_size(PLANE_CURSOR, G4X_WM_LEVEL_HPLL)) &amp;&amp; intermediate-&gt;hpll_en&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (1470), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (267)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>((<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> &gt;</td></tr>
<tr><th id="1467">1467</th><td>		 <a class="tu ref fn" href="#g4x_plane_fifo_size" title='g4x_plane_fifo_size' data-use='c' data-ref="g4x_plane_fifo_size" data-ref-filename="g4x_plane_fifo_size">g4x_plane_fifo_size</a>(<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>, <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_HPLL" title='G4X_WM_LEVEL_HPLL' data-ref="G4X_WM_LEVEL_HPLL" data-ref-filename="G4X_WM_LEVEL_HPLL">G4X_WM_LEVEL_HPLL</a>) ||</td></tr>
<tr><th id="1468">1468</th><td>		 <a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a> &gt;</td></tr>
<tr><th id="1469">1469</th><td>		 <a class="tu ref fn" href="#g4x_plane_fifo_size" title='g4x_plane_fifo_size' data-use='c' data-ref="g4x_plane_fifo_size" data-ref-filename="g4x_plane_fifo_size">g4x_plane_fifo_size</a>(<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>, <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_HPLL" title='G4X_WM_LEVEL_HPLL' data-ref="G4X_WM_LEVEL_HPLL" data-ref-filename="G4X_WM_LEVEL_HPLL">G4X_WM_LEVEL_HPLL</a>)) &amp;&amp;</td></tr>
<tr><th id="1470">1470</th><td>		<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll_en" title='g4x_wm_state::hpll_en' data-ref="g4x_wm_state::hpll_en" data-ref-filename="g4x_wm_state..hpll_en">hpll_en</a>);</td></tr>
<tr><th id="1471">1471</th><td></td></tr>
<tr><th id="1472">1472</th><td>	<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((intermediate-&gt;sr.fbc &gt; g4x_fbc_fifo_size(1) &amp;&amp; intermediate-&gt;fbc_en &amp;&amp; intermediate-&gt;cxsr)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;intermediate-&gt;sr.fbc &gt; g4x_fbc_fifo_size(1) &amp;&amp; intermediate-&gt;fbc_en &amp;&amp; intermediate-&gt;cxsr&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (1473), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (269)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a> &gt; <a class="tu ref fn" href="#g4x_fbc_fifo_size" title='g4x_fbc_fifo_size' data-use='c' data-ref="g4x_fbc_fifo_size" data-ref-filename="g4x_fbc_fifo_size">g4x_fbc_fifo_size</a>(<var>1</var>) &amp;&amp;</td></tr>
<tr><th id="1473">1473</th><td>		<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::fbc_en" title='g4x_wm_state::fbc_en' data-ref="g4x_wm_state::fbc_en" data-ref-filename="g4x_wm_state..fbc_en">fbc_en</a> &amp;&amp; <a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::cxsr" title='g4x_wm_state::cxsr' data-ref="g4x_wm_state::cxsr" data-ref-filename="g4x_wm_state..cxsr">cxsr</a>);</td></tr>
<tr><th id="1474">1474</th><td>	<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((intermediate-&gt;hpll.fbc &gt; g4x_fbc_fifo_size(2) &amp;&amp; intermediate-&gt;fbc_en &amp;&amp; intermediate-&gt;hpll_en)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;intermediate-&gt;hpll.fbc &gt; g4x_fbc_fifo_size(2) &amp;&amp; intermediate-&gt;fbc_en &amp;&amp; intermediate-&gt;hpll_en&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (1475), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (271)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a> &gt; <a class="tu ref fn" href="#g4x_fbc_fifo_size" title='g4x_fbc_fifo_size' data-use='c' data-ref="g4x_fbc_fifo_size" data-ref-filename="g4x_fbc_fifo_size">g4x_fbc_fifo_size</a>(<var>2</var>) &amp;&amp;</td></tr>
<tr><th id="1475">1475</th><td>		<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::fbc_en" title='g4x_wm_state::fbc_en' data-ref="g4x_wm_state::fbc_en" data-ref-filename="g4x_wm_state..fbc_en">fbc_en</a> &amp;&amp; <a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll_en" title='g4x_wm_state::hpll_en' data-ref="g4x_wm_state::hpll_en" data-ref-filename="g4x_wm_state..hpll_en">hpll_en</a>);</td></tr>
<tr><th id="1476">1476</th><td></td></tr>
<tr><th id="1477">1477</th><td><dfn class="lbl" id="179out" data-ref="179out" data-ref-filename="179out">out</dfn>:</td></tr>
<tr><th id="1478">1478</th><td>	<i>/*</i></td></tr>
<tr><th id="1479">1479</th><td><i>	 * If our intermediate WM are identical to the final WM, then we can</i></td></tr>
<tr><th id="1480">1480</th><td><i>	 * omit the post-vblank programming; only update if it's different.</i></td></tr>
<tr><th id="1481">1481</th><td><i>	 */</i></td></tr>
<tr><th id="1482">1482</th><td>	<b>if</b> (<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memcmp" title='memcmp' data-ref="memcmp" data-ref-filename="memcmp">memcmp</a>(<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>, <a class="local col4 ref" href="#174optimal" title='optimal' data-ref="174optimal" data-ref-filename="174optimal">optimal</a>, <b>sizeof</b>(*<a class="local col3 ref" href="#173intermediate" title='intermediate' data-ref="173intermediate" data-ref-filename="173intermediate">intermediate</a>)) != <var>0</var>)</td></tr>
<tr><th id="1483">1483</th><td>		<a class="local col1 ref" href="#171new_crtc_state" title='new_crtc_state' data-ref="171new_crtc_state" data-ref-filename="171new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::need_postvbl_update" title='intel_crtc_wm_state::need_postvbl_update' data-ref="intel_crtc_wm_state::need_postvbl_update" data-ref-filename="intel_crtc_wm_state..need_postvbl_update">need_postvbl_update</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1486">1486</th><td>}</td></tr>
<tr><th id="1487">1487</th><td></td></tr>
<tr><th id="1488">1488</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="g4x_merge_wm" title='g4x_merge_wm' data-type='void g4x_merge_wm(struct drm_i915_private * dev_priv, struct g4x_wm_values * wm)' data-ref="g4x_merge_wm" data-ref-filename="g4x_merge_wm">g4x_merge_wm</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="180dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="180dev_priv" data-ref-filename="180dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="1489">1489</th><td>			 <b>struct</b> <a class="type" href="i915_drv.h.html#g4x_wm_values" title='g4x_wm_values' data-ref="g4x_wm_values" data-ref-filename="g4x_wm_values">g4x_wm_values</a> *<dfn class="local col1 decl" id="181wm" title='wm' data-type='struct g4x_wm_values *' data-ref="181wm" data-ref-filename="181wm">wm</dfn>)</td></tr>
<tr><th id="1490">1490</th><td>{</td></tr>
<tr><th id="1491">1491</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col2 decl" id="182crtc" title='crtc' data-type='struct intel_crtc *' data-ref="182crtc" data-ref-filename="182crtc">crtc</dfn>;</td></tr>
<tr><th id="1492">1492</th><td>	<em>int</em> <dfn class="local col3 decl" id="183num_active_crtcs" title='num_active_crtcs' data-type='int' data-ref="183num_active_crtcs" data-ref-filename="183num_active_crtcs">num_active_crtcs</dfn> = <var>0</var>;</td></tr>
<tr><th id="1493">1493</th><td></td></tr>
<tr><th id="1494">1494</th><td>	<a class="local col1 ref" href="#181wm" title='wm' data-ref="181wm" data-ref-filename="181wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::cxsr" title='g4x_wm_values::cxsr' data-ref="g4x_wm_values::cxsr" data-ref-filename="g4x_wm_values..cxsr">cxsr</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="1495">1495</th><td>	<a class="local col1 ref" href="#181wm" title='wm' data-ref="181wm" data-ref-filename="181wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll_en" title='g4x_wm_values::hpll_en' data-ref="g4x_wm_values::hpll_en" data-ref-filename="g4x_wm_values..hpll_en">hpll_en</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="1496">1496</th><td>	<a class="local col1 ref" href="#181wm" title='wm' data-ref="181wm" data-ref-filename="181wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::fbc_en" title='g4x_wm_values::fbc_en' data-ref="g4x_wm_values::fbc_en" data-ref-filename="g4x_wm_values..fbc_en">fbc_en</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="1497">1497</th><td></td></tr>
<tr><th id="1498">1498</th><td>	<a class="macro" href="display/intel_display.h.html#278" title="for (crtc = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next); do { extern void __compiletime_assert_1498(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(((typeof(*crtc) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(void))))) __compiletime_assert_1498(); } while (0); ((typeof(*crtc) *)(__mptr - __builtin_offsetof(typeof(*crtc), base.head))); }); &amp;crtc-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list); crtc = ({ void *__mptr = (void *)((crtc)-&gt;base.head.next); do { extern void __compiletime_assert_1498(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(((typeof(*(crtc)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_1498(); } while (0); ((typeof(*(crtc)) *)(__mptr - __builtin_offsetof(typeof(*(crtc)), base.head))); }))" data-ref="_M/for_each_intel_crtc">for_each_intel_crtc</a>(&amp;<a class="local col0 ref" href="#180dev_priv" title='dev_priv' data-ref="180dev_priv" data-ref-filename="180dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col2 ref" href="#182crtc" title='crtc' data-ref="182crtc" data-ref-filename="182crtc">crtc</a>) {</td></tr>
<tr><th id="1499">1499</th><td>		<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#g4x_wm_state" title='g4x_wm_state' data-ref="g4x_wm_state" data-ref-filename="g4x_wm_state">g4x_wm_state</a> *<dfn class="local col4 decl" id="184wm_state" title='wm_state' data-type='const struct g4x_wm_state *' data-ref="184wm_state" data-ref-filename="184wm_state">wm_state</dfn> = &amp;<a class="local col2 ref" href="#182crtc" title='crtc' data-ref="182crtc" data-ref-filename="182crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::g4x" title='intel_crtc::(anonymous struct)::(anonymous union)::g4x' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::g4x" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..g4x">g4x</a>;</td></tr>
<tr><th id="1500">1500</th><td></td></tr>
<tr><th id="1501">1501</th><td>		<b>if</b> (!<a class="local col2 ref" href="#182crtc" title='crtc' data-ref="182crtc" data-ref-filename="182crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::active" title='intel_crtc::active' data-ref="intel_crtc::active" data-ref-filename="intel_crtc..active">active</a>)</td></tr>
<tr><th id="1502">1502</th><td>			<b>continue</b>;</td></tr>
<tr><th id="1503">1503</th><td></td></tr>
<tr><th id="1504">1504</th><td>		<b>if</b> (!<a class="local col4 ref" href="#184wm_state" title='wm_state' data-ref="184wm_state" data-ref-filename="184wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::cxsr" title='g4x_wm_state::cxsr' data-ref="g4x_wm_state::cxsr" data-ref-filename="g4x_wm_state..cxsr">cxsr</a>)</td></tr>
<tr><th id="1505">1505</th><td>			<a class="local col1 ref" href="#181wm" title='wm' data-ref="181wm" data-ref-filename="181wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::cxsr" title='g4x_wm_values::cxsr' data-ref="g4x_wm_values::cxsr" data-ref-filename="g4x_wm_values..cxsr">cxsr</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="1506">1506</th><td>		<b>if</b> (!<a class="local col4 ref" href="#184wm_state" title='wm_state' data-ref="184wm_state" data-ref-filename="184wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll_en" title='g4x_wm_state::hpll_en' data-ref="g4x_wm_state::hpll_en" data-ref-filename="g4x_wm_state..hpll_en">hpll_en</a>)</td></tr>
<tr><th id="1507">1507</th><td>			<a class="local col1 ref" href="#181wm" title='wm' data-ref="181wm" data-ref-filename="181wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll_en" title='g4x_wm_values::hpll_en' data-ref="g4x_wm_values::hpll_en" data-ref-filename="g4x_wm_values..hpll_en">hpll_en</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="1508">1508</th><td>		<b>if</b> (!<a class="local col4 ref" href="#184wm_state" title='wm_state' data-ref="184wm_state" data-ref-filename="184wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::fbc_en" title='g4x_wm_state::fbc_en' data-ref="g4x_wm_state::fbc_en" data-ref-filename="g4x_wm_state..fbc_en">fbc_en</a>)</td></tr>
<tr><th id="1509">1509</th><td>			<a class="local col1 ref" href="#181wm" title='wm' data-ref="181wm" data-ref-filename="181wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::fbc_en" title='g4x_wm_values::fbc_en' data-ref="g4x_wm_values::fbc_en" data-ref-filename="g4x_wm_values..fbc_en">fbc_en</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="1510">1510</th><td></td></tr>
<tr><th id="1511">1511</th><td>		<a class="local col3 ref" href="#183num_active_crtcs" title='num_active_crtcs' data-ref="183num_active_crtcs" data-ref-filename="183num_active_crtcs">num_active_crtcs</a>++;</td></tr>
<tr><th id="1512">1512</th><td>	}</td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td>	<b>if</b> (<a class="local col3 ref" href="#183num_active_crtcs" title='num_active_crtcs' data-ref="183num_active_crtcs" data-ref-filename="183num_active_crtcs">num_active_crtcs</a> != <var>1</var>) {</td></tr>
<tr><th id="1515">1515</th><td>		<a class="local col1 ref" href="#181wm" title='wm' data-ref="181wm" data-ref-filename="181wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::cxsr" title='g4x_wm_values::cxsr' data-ref="g4x_wm_values::cxsr" data-ref-filename="g4x_wm_values..cxsr">cxsr</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="1516">1516</th><td>		<a class="local col1 ref" href="#181wm" title='wm' data-ref="181wm" data-ref-filename="181wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll_en" title='g4x_wm_values::hpll_en' data-ref="g4x_wm_values::hpll_en" data-ref-filename="g4x_wm_values..hpll_en">hpll_en</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="1517">1517</th><td>		<a class="local col1 ref" href="#181wm" title='wm' data-ref="181wm" data-ref-filename="181wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::fbc_en" title='g4x_wm_values::fbc_en' data-ref="g4x_wm_values::fbc_en" data-ref-filename="g4x_wm_values..fbc_en">fbc_en</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="1518">1518</th><td>	}</td></tr>
<tr><th id="1519">1519</th><td></td></tr>
<tr><th id="1520">1520</th><td>	<a class="macro" href="display/intel_display.h.html#278" title="for (crtc = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next); do { extern void __compiletime_assert_1520(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(((typeof(*crtc) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(void))))) __compiletime_assert_1520(); } while (0); ((typeof(*crtc) *)(__mptr - __builtin_offsetof(typeof(*crtc), base.head))); }); &amp;crtc-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list); crtc = ({ void *__mptr = (void *)((crtc)-&gt;base.head.next); do { extern void __compiletime_assert_1520(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(((typeof(*(crtc)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_1520(); } while (0); ((typeof(*(crtc)) *)(__mptr - __builtin_offsetof(typeof(*(crtc)), base.head))); }))" data-ref="_M/for_each_intel_crtc">for_each_intel_crtc</a>(&amp;<a class="local col0 ref" href="#180dev_priv" title='dev_priv' data-ref="180dev_priv" data-ref-filename="180dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col2 ref" href="#182crtc" title='crtc' data-ref="182crtc" data-ref-filename="182crtc">crtc</a>) {</td></tr>
<tr><th id="1521">1521</th><td>		<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#g4x_wm_state" title='g4x_wm_state' data-ref="g4x_wm_state" data-ref-filename="g4x_wm_state">g4x_wm_state</a> *<dfn class="local col5 decl" id="185wm_state" title='wm_state' data-type='const struct g4x_wm_state *' data-ref="185wm_state" data-ref-filename="185wm_state">wm_state</dfn> = &amp;<a class="local col2 ref" href="#182crtc" title='crtc' data-ref="182crtc" data-ref-filename="182crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::g4x" title='intel_crtc::(anonymous struct)::(anonymous union)::g4x' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::g4x" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..g4x">g4x</a>;</td></tr>
<tr><th id="1522">1522</th><td>		<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col6 decl" id="186pipe" title='pipe' data-type='enum pipe' data-ref="186pipe" data-ref-filename="186pipe">pipe</dfn> = <a class="local col2 ref" href="#182crtc" title='crtc' data-ref="182crtc" data-ref-filename="182crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::pipe" title='intel_crtc::pipe' data-ref="intel_crtc::pipe" data-ref-filename="intel_crtc..pipe">pipe</a>;</td></tr>
<tr><th id="1523">1523</th><td></td></tr>
<tr><th id="1524">1524</th><td>		<a class="local col1 ref" href="#181wm" title='wm' data-ref="181wm" data-ref-filename="181wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::pipe" title='g4x_wm_values::pipe' data-ref="g4x_wm_values::pipe" data-ref-filename="g4x_wm_values..pipe">pipe</a>[<a class="local col6 ref" href="#186pipe" title='pipe' data-ref="186pipe" data-ref-filename="186pipe">pipe</a>] = <a class="local col5 ref" href="#185wm_state" title='wm_state' data-ref="185wm_state" data-ref-filename="185wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::wm" title='g4x_wm_state::wm' data-ref="g4x_wm_state::wm" data-ref-filename="g4x_wm_state..wm">wm</a>;</td></tr>
<tr><th id="1525">1525</th><td>		<b>if</b> (<a class="local col2 ref" href="#182crtc" title='crtc' data-ref="182crtc" data-ref-filename="182crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::active" title='intel_crtc::active' data-ref="intel_crtc::active" data-ref-filename="intel_crtc..active">active</a> &amp;&amp; <a class="local col1 ref" href="#181wm" title='wm' data-ref="181wm" data-ref-filename="181wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::cxsr" title='g4x_wm_values::cxsr' data-ref="g4x_wm_values::cxsr" data-ref-filename="g4x_wm_values..cxsr">cxsr</a>)</td></tr>
<tr><th id="1526">1526</th><td>			<a class="local col1 ref" href="#181wm" title='wm' data-ref="181wm" data-ref-filename="181wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::sr" title='g4x_wm_values::sr' data-ref="g4x_wm_values::sr" data-ref-filename="g4x_wm_values..sr">sr</a> = <a class="local col5 ref" href="#185wm_state" title='wm_state' data-ref="185wm_state" data-ref-filename="185wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>;</td></tr>
<tr><th id="1527">1527</th><td>		<b>if</b> (<a class="local col2 ref" href="#182crtc" title='crtc' data-ref="182crtc" data-ref-filename="182crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::active" title='intel_crtc::active' data-ref="intel_crtc::active" data-ref-filename="intel_crtc..active">active</a> &amp;&amp; <a class="local col1 ref" href="#181wm" title='wm' data-ref="181wm" data-ref-filename="181wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll_en" title='g4x_wm_values::hpll_en' data-ref="g4x_wm_values::hpll_en" data-ref-filename="g4x_wm_values..hpll_en">hpll_en</a>)</td></tr>
<tr><th id="1528">1528</th><td>			<a class="local col1 ref" href="#181wm" title='wm' data-ref="181wm" data-ref-filename="181wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll" title='g4x_wm_values::hpll' data-ref="g4x_wm_values::hpll" data-ref-filename="g4x_wm_values..hpll">hpll</a> = <a class="local col5 ref" href="#185wm_state" title='wm_state' data-ref="185wm_state" data-ref-filename="185wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>;</td></tr>
<tr><th id="1529">1529</th><td>	}</td></tr>
<tr><th id="1530">1530</th><td>}</td></tr>
<tr><th id="1531">1531</th><td></td></tr>
<tr><th id="1532">1532</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="g4x_program_watermarks" title='g4x_program_watermarks' data-type='void g4x_program_watermarks(struct drm_i915_private * dev_priv)' data-ref="g4x_program_watermarks" data-ref-filename="g4x_program_watermarks">g4x_program_watermarks</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="187dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="187dev_priv" data-ref-filename="187dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="1533">1533</th><td>{</td></tr>
<tr><th id="1534">1534</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#g4x_wm_values" title='g4x_wm_values' data-ref="g4x_wm_values" data-ref-filename="g4x_wm_values">g4x_wm_values</a> *<dfn class="local col8 decl" id="188old_wm" title='old_wm' data-type='struct g4x_wm_values *' data-ref="188old_wm" data-ref-filename="188old_wm">old_wm</dfn> = &amp;<a class="local col7 ref" href="#187dev_priv" title='dev_priv' data-ref="187dev_priv" data-ref-filename="187dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymousstruct)::(anonymous)::g4x" title='drm_i915_private::(anonymous struct)::(anonymous union)::g4x' data-ref="drm_i915_private::(anonymousstruct)::(anonymous)::g4x" data-ref-filename="drm_i915_private..(anonymousstruct)..(anonymous)..g4x">g4x</a>;</td></tr>
<tr><th id="1535">1535</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#g4x_wm_values" title='g4x_wm_values' data-ref="g4x_wm_values" data-ref-filename="g4x_wm_values">g4x_wm_values</a> <dfn class="local col9 decl" id="189new_wm" title='new_wm' data-type='struct g4x_wm_values' data-ref="189new_wm" data-ref-filename="189new_wm">new_wm</dfn> = {};</td></tr>
<tr><th id="1536">1536</th><td></td></tr>
<tr><th id="1537">1537</th><td>	<a class="tu ref fn" href="#g4x_merge_wm" title='g4x_merge_wm' data-use='c' data-ref="g4x_merge_wm" data-ref-filename="g4x_merge_wm">g4x_merge_wm</a>(<a class="local col7 ref" href="#187dev_priv" title='dev_priv' data-ref="187dev_priv" data-ref-filename="187dev_priv">dev_priv</a>, &amp;<a class="local col9 ref" href="#189new_wm" title='new_wm' data-ref="189new_wm" data-ref-filename="189new_wm">new_wm</a>);</td></tr>
<tr><th id="1538">1538</th><td></td></tr>
<tr><th id="1539">1539</th><td>	<b>if</b> (<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memcmp" title='memcmp' data-ref="memcmp" data-ref-filename="memcmp">memcmp</a>(<a class="local col8 ref" href="#188old_wm" title='old_wm' data-ref="188old_wm" data-ref-filename="188old_wm">old_wm</a>, &amp;<a class="local col9 ref" href="#189new_wm" title='new_wm' data-ref="189new_wm" data-ref-filename="189new_wm">new_wm</a>, <b>sizeof</b>(<a class="local col9 ref" href="#189new_wm" title='new_wm' data-ref="189new_wm" data-ref-filename="189new_wm">new_wm</a>)) == <var>0</var>)</td></tr>
<tr><th id="1540">1540</th><td>		<b>return</b>;</td></tr>
<tr><th id="1541">1541</th><td></td></tr>
<tr><th id="1542">1542</th><td>	<b>if</b> (<a class="tu ref fn" href="#is_disabling" title='is_disabling' data-use='c' data-ref="is_disabling" data-ref-filename="is_disabling">is_disabling</a>(<a class="local col8 ref" href="#188old_wm" title='old_wm' data-ref="188old_wm" data-ref-filename="188old_wm">old_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::cxsr" title='g4x_wm_values::cxsr' data-ref="g4x_wm_values::cxsr" data-ref-filename="g4x_wm_values..cxsr">cxsr</a>, <a class="local col9 ref" href="#189new_wm" title='new_wm' data-ref="189new_wm" data-ref-filename="189new_wm">new_wm</a>.<a class="ref field" href="i915_drv.h.html#g4x_wm_values::cxsr" title='g4x_wm_values::cxsr' data-ref="g4x_wm_values::cxsr" data-ref-filename="g4x_wm_values..cxsr">cxsr</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>))</td></tr>
<tr><th id="1543">1543</th><td>		<a class="tu ref fn" href="#_intel_set_memory_cxsr" title='_intel_set_memory_cxsr' data-use='c' data-ref="_intel_set_memory_cxsr" data-ref-filename="_intel_set_memory_cxsr">_intel_set_memory_cxsr</a>(<a class="local col7 ref" href="#187dev_priv" title='dev_priv' data-ref="187dev_priv" data-ref-filename="187dev_priv">dev_priv</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>);</td></tr>
<tr><th id="1544">1544</th><td></td></tr>
<tr><th id="1545">1545</th><td>	<a class="tu ref fn" href="#g4x_write_wm_values" title='g4x_write_wm_values' data-use='c' data-ref="g4x_write_wm_values" data-ref-filename="g4x_write_wm_values">g4x_write_wm_values</a>(<a class="local col7 ref" href="#187dev_priv" title='dev_priv' data-ref="187dev_priv" data-ref-filename="187dev_priv">dev_priv</a>, &amp;<a class="local col9 ref" href="#189new_wm" title='new_wm' data-ref="189new_wm" data-ref-filename="189new_wm">new_wm</a>);</td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td>	<b>if</b> (<a class="tu ref fn" href="#is_enabling" title='is_enabling' data-use='c' data-ref="is_enabling" data-ref-filename="is_enabling">is_enabling</a>(<a class="local col8 ref" href="#188old_wm" title='old_wm' data-ref="188old_wm" data-ref-filename="188old_wm">old_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::cxsr" title='g4x_wm_values::cxsr' data-ref="g4x_wm_values::cxsr" data-ref-filename="g4x_wm_values..cxsr">cxsr</a>, <a class="local col9 ref" href="#189new_wm" title='new_wm' data-ref="189new_wm" data-ref-filename="189new_wm">new_wm</a>.<a class="ref field" href="i915_drv.h.html#g4x_wm_values::cxsr" title='g4x_wm_values::cxsr' data-ref="g4x_wm_values::cxsr" data-ref-filename="g4x_wm_values..cxsr">cxsr</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>))</td></tr>
<tr><th id="1548">1548</th><td>		<a class="tu ref fn" href="#_intel_set_memory_cxsr" title='_intel_set_memory_cxsr' data-use='c' data-ref="_intel_set_memory_cxsr" data-ref-filename="_intel_set_memory_cxsr">_intel_set_memory_cxsr</a>(<a class="local col7 ref" href="#187dev_priv" title='dev_priv' data-ref="187dev_priv" data-ref-filename="187dev_priv">dev_priv</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>);</td></tr>
<tr><th id="1549">1549</th><td></td></tr>
<tr><th id="1550">1550</th><td>	*<a class="local col8 ref" href="#188old_wm" title='old_wm' data-ref="188old_wm" data-ref-filename="188old_wm">old_wm</a> = <a class="local col9 ref" href="#189new_wm" title='new_wm' data-ref="189new_wm" data-ref-filename="189new_wm">new_wm</a>;</td></tr>
<tr><th id="1551">1551</th><td>}</td></tr>
<tr><th id="1552">1552</th><td></td></tr>
<tr><th id="1553">1553</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="g4x_initial_watermarks" title='g4x_initial_watermarks' data-type='void g4x_initial_watermarks(struct intel_atomic_state * state, struct intel_crtc_state * crtc_state)' data-ref="g4x_initial_watermarks" data-ref-filename="g4x_initial_watermarks">g4x_initial_watermarks</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col0 decl" id="190state" title='state' data-type='struct intel_atomic_state *' data-ref="190state" data-ref-filename="190state">state</dfn>,</td></tr>
<tr><th id="1554">1554</th><td>				   <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col1 decl" id="191crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="191crtc_state" data-ref-filename="191crtc_state">crtc_state</dfn>)</td></tr>
<tr><th id="1555">1555</th><td>{</td></tr>
<tr><th id="1556">1556</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="192dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="192dev_priv" data-ref-filename="192dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col1 ref" href="#191crtc_state" title='crtc_state' data-ref="191crtc_state" data-ref-filename="191crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="1557">1557</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col3 decl" id="193crtc" title='crtc' data-type='struct intel_crtc *' data-ref="193crtc" data-ref-filename="193crtc">crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(crtc_state-&gt;base.crtc); do { extern void __compiletime_assert_1557(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(void))))) __compiletime_assert_1557(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col1 ref" href="#191crtc_state" title='crtc_state' data-ref="191crtc_state" data-ref-filename="191crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_lock" title='mutex_lock' data-ref="mutex_lock" data-ref-filename="mutex_lock">mutex_lock</a>(&amp;<a class="local col2 ref" href="#192dev_priv" title='dev_priv' data-ref="192dev_priv" data-ref-filename="192dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="1560">1560</th><td>	<a class="local col3 ref" href="#193crtc" title='crtc' data-ref="193crtc" data-ref-filename="193crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::g4x" title='intel_crtc::(anonymous struct)::(anonymous union)::g4x' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::g4x" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..g4x">g4x</a> = <a class="local col1 ref" href="#191crtc_state" title='crtc_state' data-ref="191crtc_state" data-ref-filename="191crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::intermediate' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..intermediate">intermediate</a>;</td></tr>
<tr><th id="1561">1561</th><td>	<a class="tu ref fn" href="#g4x_program_watermarks" title='g4x_program_watermarks' data-use='c' data-ref="g4x_program_watermarks" data-ref-filename="g4x_program_watermarks">g4x_program_watermarks</a>(<a class="local col2 ref" href="#192dev_priv" title='dev_priv' data-ref="192dev_priv" data-ref-filename="192dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1562">1562</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_unlock" title='mutex_unlock' data-ref="mutex_unlock" data-ref-filename="mutex_unlock">mutex_unlock</a>(&amp;<a class="local col2 ref" href="#192dev_priv" title='dev_priv' data-ref="192dev_priv" data-ref-filename="192dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="1563">1563</th><td>}</td></tr>
<tr><th id="1564">1564</th><td></td></tr>
<tr><th id="1565">1565</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="g4x_optimize_watermarks" title='g4x_optimize_watermarks' data-type='void g4x_optimize_watermarks(struct intel_atomic_state * state, struct intel_crtc_state * crtc_state)' data-ref="g4x_optimize_watermarks" data-ref-filename="g4x_optimize_watermarks">g4x_optimize_watermarks</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col4 decl" id="194state" title='state' data-type='struct intel_atomic_state *' data-ref="194state" data-ref-filename="194state">state</dfn>,</td></tr>
<tr><th id="1566">1566</th><td>				    <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col5 decl" id="195crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="195crtc_state" data-ref-filename="195crtc_state">crtc_state</dfn>)</td></tr>
<tr><th id="1567">1567</th><td>{</td></tr>
<tr><th id="1568">1568</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="196dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="196dev_priv" data-ref-filename="196dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col5 ref" href="#195crtc_state" title='crtc_state' data-ref="195crtc_state" data-ref-filename="195crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="1569">1569</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col7 decl" id="197intel_crtc" title='intel_crtc' data-type='struct intel_crtc *' data-ref="197intel_crtc" data-ref-filename="197intel_crtc">intel_crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(crtc_state-&gt;base.crtc); do { extern void __compiletime_assert_1569(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(void))))) __compiletime_assert_1569(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col5 ref" href="#195crtc_state" title='crtc_state' data-ref="195crtc_state" data-ref-filename="195crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="1570">1570</th><td></td></tr>
<tr><th id="1571">1571</th><td>	<b>if</b> (!<a class="local col5 ref" href="#195crtc_state" title='crtc_state' data-ref="195crtc_state" data-ref-filename="195crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::need_postvbl_update" title='intel_crtc_wm_state::need_postvbl_update' data-ref="intel_crtc_wm_state::need_postvbl_update" data-ref-filename="intel_crtc_wm_state..need_postvbl_update">need_postvbl_update</a>)</td></tr>
<tr><th id="1572">1572</th><td>		<b>return</b>;</td></tr>
<tr><th id="1573">1573</th><td></td></tr>
<tr><th id="1574">1574</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_lock" title='mutex_lock' data-ref="mutex_lock" data-ref-filename="mutex_lock">mutex_lock</a>(&amp;<a class="local col6 ref" href="#196dev_priv" title='dev_priv' data-ref="196dev_priv" data-ref-filename="196dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="1575">1575</th><td>	<a class="local col7 ref" href="#197intel_crtc" title='intel_crtc' data-ref="197intel_crtc" data-ref-filename="197intel_crtc">intel_crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::g4x" title='intel_crtc::(anonymous struct)::(anonymous union)::g4x' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::g4x" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..g4x">g4x</a> = <a class="local col5 ref" href="#195crtc_state" title='crtc_state' data-ref="195crtc_state" data-ref-filename="195crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="1576">1576</th><td>	<a class="tu ref fn" href="#g4x_program_watermarks" title='g4x_program_watermarks' data-use='c' data-ref="g4x_program_watermarks" data-ref-filename="g4x_program_watermarks">g4x_program_watermarks</a>(<a class="local col6 ref" href="#196dev_priv" title='dev_priv' data-ref="196dev_priv" data-ref-filename="196dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1577">1577</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_unlock" title='mutex_unlock' data-ref="mutex_unlock" data-ref-filename="mutex_unlock">mutex_unlock</a>(&amp;<a class="local col6 ref" href="#196dev_priv" title='dev_priv' data-ref="196dev_priv" data-ref-filename="196dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="1578">1578</th><td>}</td></tr>
<tr><th id="1579">1579</th><td></td></tr>
<tr><th id="1580">1580</th><td><i  data-doc="vlv_wm_method2">/* latency must be in 0.1us units. */</i></td></tr>
<tr><th id="1581">1581</th><td><em>static</em> <em>unsigned</em> <em>int</em> <dfn class="tu decl def fn" id="vlv_wm_method2" title='vlv_wm_method2' data-type='unsigned int vlv_wm_method2(unsigned int pixel_rate, unsigned int htotal, unsigned int width, unsigned int cpp, unsigned int latency)' data-ref="vlv_wm_method2" data-ref-filename="vlv_wm_method2">vlv_wm_method2</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="198pixel_rate" title='pixel_rate' data-type='unsigned int' data-ref="198pixel_rate" data-ref-filename="198pixel_rate">pixel_rate</dfn>,</td></tr>
<tr><th id="1582">1582</th><td>				   <em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="199htotal" title='htotal' data-type='unsigned int' data-ref="199htotal" data-ref-filename="199htotal">htotal</dfn>,</td></tr>
<tr><th id="1583">1583</th><td>				   <em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="200width" title='width' data-type='unsigned int' data-ref="200width" data-ref-filename="200width">width</dfn>,</td></tr>
<tr><th id="1584">1584</th><td>				   <em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="201cpp" title='cpp' data-type='unsigned int' data-ref="201cpp" data-ref-filename="201cpp">cpp</dfn>,</td></tr>
<tr><th id="1585">1585</th><td>				   <em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="202latency" title='latency' data-type='unsigned int' data-ref="202latency" data-ref-filename="202latency">latency</dfn>)</td></tr>
<tr><th id="1586">1586</th><td>{</td></tr>
<tr><th id="1587">1587</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="203ret" title='ret' data-type='unsigned int' data-ref="203ret" data-ref-filename="203ret">ret</dfn>;</td></tr>
<tr><th id="1588">1588</th><td></td></tr>
<tr><th id="1589">1589</th><td>	<a class="local col3 ref" href="#203ret" title='ret' data-ref="203ret" data-ref-filename="203ret">ret</a> = <a class="tu ref fn" href="#intel_wm_method2" title='intel_wm_method2' data-use='c' data-ref="intel_wm_method2" data-ref-filename="intel_wm_method2">intel_wm_method2</a>(<a class="local col8 ref" href="#198pixel_rate" title='pixel_rate' data-ref="198pixel_rate" data-ref-filename="198pixel_rate">pixel_rate</a>, <a class="local col9 ref" href="#199htotal" title='htotal' data-ref="199htotal" data-ref-filename="199htotal">htotal</a>,</td></tr>
<tr><th id="1590">1590</th><td>			       <a class="local col0 ref" href="#200width" title='width' data-ref="200width" data-ref-filename="200width">width</a>, <a class="local col1 ref" href="#201cpp" title='cpp' data-ref="201cpp" data-ref-filename="201cpp">cpp</a>, <a class="local col2 ref" href="#202latency" title='latency' data-ref="202latency" data-ref-filename="202latency">latency</a>);</td></tr>
<tr><th id="1591">1591</th><td>	<a class="local col3 ref" href="#203ret" title='ret' data-ref="203ret" data-ref-filename="203ret">ret</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col3 ref" href="#203ret" title='ret' data-ref="203ret" data-ref-filename="203ret">ret</a>, <var>64</var>);</td></tr>
<tr><th id="1592">1592</th><td></td></tr>
<tr><th id="1593">1593</th><td>	<b>return</b> <a class="local col3 ref" href="#203ret" title='ret' data-ref="203ret" data-ref-filename="203ret">ret</a>;</td></tr>
<tr><th id="1594">1594</th><td>}</td></tr>
<tr><th id="1595">1595</th><td></td></tr>
<tr><th id="1596">1596</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vlv_setup_wm_latency" title='vlv_setup_wm_latency' data-type='void vlv_setup_wm_latency(struct drm_i915_private * dev_priv)' data-ref="vlv_setup_wm_latency" data-ref-filename="vlv_setup_wm_latency">vlv_setup_wm_latency</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="204dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="204dev_priv" data-ref-filename="204dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="1597">1597</th><td>{</td></tr>
<tr><th id="1598">1598</th><td>	<i>/* all latencies in usec */</i></td></tr>
<tr><th id="1599">1599</th><td>	<a class="local col4 ref" href="#204dev_priv" title='dev_priv' data-ref="204dev_priv" data-ref-filename="204dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>[<a class="enum" href="intel_drv.h.html#VLV_WM_LEVEL_PM2" title='VLV_WM_LEVEL_PM2' data-ref="VLV_WM_LEVEL_PM2" data-ref-filename="VLV_WM_LEVEL_PM2">VLV_WM_LEVEL_PM2</a>] = <var>3</var>;</td></tr>
<tr><th id="1600">1600</th><td></td></tr>
<tr><th id="1601">1601</th><td>	<a class="local col4 ref" href="#204dev_priv" title='dev_priv' data-ref="204dev_priv" data-ref-filename="204dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::max_level" title='drm_i915_private::(anonymous struct)::max_level' data-ref="drm_i915_private::(anonymous)::max_level" data-ref-filename="drm_i915_private..(anonymous)..max_level">max_level</a> = <a class="enum" href="intel_drv.h.html#VLV_WM_LEVEL_PM2" title='VLV_WM_LEVEL_PM2' data-ref="VLV_WM_LEVEL_PM2" data-ref-filename="VLV_WM_LEVEL_PM2">VLV_WM_LEVEL_PM2</a>;</td></tr>
<tr><th id="1602">1602</th><td></td></tr>
<tr><th id="1603">1603</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col4 ref" href="#204dev_priv" title='dev_priv' data-ref="204dev_priv" data-ref-filename="204dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="1604">1604</th><td>		<a class="local col4 ref" href="#204dev_priv" title='dev_priv' data-ref="204dev_priv" data-ref-filename="204dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>[<a class="enum" href="intel_drv.h.html#VLV_WM_LEVEL_PM5" title='VLV_WM_LEVEL_PM5' data-ref="VLV_WM_LEVEL_PM5" data-ref-filename="VLV_WM_LEVEL_PM5">VLV_WM_LEVEL_PM5</a>] = <var>12</var>;</td></tr>
<tr><th id="1605">1605</th><td>		<a class="local col4 ref" href="#204dev_priv" title='dev_priv' data-ref="204dev_priv" data-ref-filename="204dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>[<a class="enum" href="intel_drv.h.html#VLV_WM_LEVEL_DDR_DVFS" title='VLV_WM_LEVEL_DDR_DVFS' data-ref="VLV_WM_LEVEL_DDR_DVFS" data-ref-filename="VLV_WM_LEVEL_DDR_DVFS">VLV_WM_LEVEL_DDR_DVFS</a>] = <var>33</var>;</td></tr>
<tr><th id="1606">1606</th><td></td></tr>
<tr><th id="1607">1607</th><td>		<a class="local col4 ref" href="#204dev_priv" title='dev_priv' data-ref="204dev_priv" data-ref-filename="204dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::max_level" title='drm_i915_private::(anonymous struct)::max_level' data-ref="drm_i915_private::(anonymous)::max_level" data-ref-filename="drm_i915_private..(anonymous)..max_level">max_level</a> = <a class="enum" href="intel_drv.h.html#VLV_WM_LEVEL_DDR_DVFS" title='VLV_WM_LEVEL_DDR_DVFS' data-ref="VLV_WM_LEVEL_DDR_DVFS" data-ref-filename="VLV_WM_LEVEL_DDR_DVFS">VLV_WM_LEVEL_DDR_DVFS</a>;</td></tr>
<tr><th id="1608">1608</th><td>	}</td></tr>
<tr><th id="1609">1609</th><td>}</td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="tu decl def fn" id="vlv_compute_wm_level" title='vlv_compute_wm_level' data-type='u16 vlv_compute_wm_level(const struct intel_crtc_state * crtc_state, const struct intel_plane_state * plane_state, int level)' data-ref="vlv_compute_wm_level" data-ref-filename="vlv_compute_wm_level">vlv_compute_wm_level</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col5 decl" id="205crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="205crtc_state" data-ref-filename="205crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="1612">1612</th><td>				<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col6 decl" id="206plane_state" title='plane_state' data-type='const struct intel_plane_state *' data-ref="206plane_state" data-ref-filename="206plane_state">plane_state</dfn>,</td></tr>
<tr><th id="1613">1613</th><td>				<em>int</em> <dfn class="local col7 decl" id="207level" title='level' data-type='int' data-ref="207level" data-ref-filename="207level">level</dfn>)</td></tr>
<tr><th id="1614">1614</th><td>{</td></tr>
<tr><th id="1615">1615</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col8 decl" id="208plane" title='plane' data-type='struct intel_plane *' data-ref="208plane" data-ref-filename="208plane">plane</dfn> = <a class="macro" href="intel_drv.h.html#1053" title="({ void *__mptr = (void *)(plane_state-&gt;base.plane); do { extern void __compiletime_assert_1615(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(plane_state-&gt;base.plane)), typeof(((struct intel_plane *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(plane_state-&gt;base.plane)), typeof(void))))) __compiletime_assert_1615(); } while (0); ((struct intel_plane *)(__mptr - __builtin_offsetof(struct intel_plane, base))); })" data-ref="_M/to_intel_plane">to_intel_plane</a>(<a class="local col6 ref" href="#206plane_state" title='plane_state' data-ref="206plane_state" data-ref-filename="206plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::plane" title='drm_plane_state::plane' data-ref="drm_plane_state::plane" data-ref-filename="drm_plane_state..plane">plane</a>);</td></tr>
<tr><th id="1616">1616</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="209dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="209dev_priv" data-ref-filename="209dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col8 ref" href="#208plane" title='plane' data-ref="208plane" data-ref-filename="208plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::dev" title='drm_plane::dev' data-ref="drm_plane::dev" data-ref-filename="drm_plane..dev">dev</a>);</td></tr>
<tr><th id="1617">1617</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_modes.h.html#drm_display_mode" title='drm_display_mode' data-ref="drm_display_mode" data-ref-filename="drm_display_mode">drm_display_mode</a> *<dfn class="local col0 decl" id="210adjusted_mode" title='adjusted_mode' data-type='const struct drm_display_mode *' data-ref="210adjusted_mode" data-ref-filename="210adjusted_mode">adjusted_mode</dfn> =</td></tr>
<tr><th id="1618">1618</th><td>		&amp;<a class="local col5 ref" href="#205crtc_state" title='crtc_state' data-ref="205crtc_state" data-ref-filename="205crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>;</td></tr>
<tr><th id="1619">1619</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="211clock" title='clock' data-type='unsigned int' data-ref="211clock" data-ref-filename="211clock">clock</dfn>, <dfn class="local col2 decl" id="212htotal" title='htotal' data-type='unsigned int' data-ref="212htotal" data-ref-filename="212htotal">htotal</dfn>, <dfn class="local col3 decl" id="213cpp" title='cpp' data-type='unsigned int' data-ref="213cpp" data-ref-filename="213cpp">cpp</dfn>, <dfn class="local col4 decl" id="214width" title='width' data-type='unsigned int' data-ref="214width" data-ref-filename="214width">width</dfn>, <dfn class="local col5 decl" id="215wm" title='wm' data-type='unsigned int' data-ref="215wm" data-ref-filename="215wm">wm</dfn>;</td></tr>
<tr><th id="1620">1620</th><td></td></tr>
<tr><th id="1621">1621</th><td>	<b>if</b> (<a class="local col9 ref" href="#209dev_priv" title='dev_priv' data-ref="209dev_priv" data-ref-filename="209dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>[<a class="local col7 ref" href="#207level" title='level' data-ref="207level" data-ref-filename="207level">level</a>] == <var>0</var>)</td></tr>
<tr><th id="1622">1622</th><td>		<b>return</b> <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>;</td></tr>
<tr><th id="1623">1623</th><td></td></tr>
<tr><th id="1624">1624</th><td>	<b>if</b> (!<a class="tu ref fn" href="#intel_wm_plane_visible" title='intel_wm_plane_visible' data-use='c' data-ref="intel_wm_plane_visible" data-ref-filename="intel_wm_plane_visible">intel_wm_plane_visible</a>(<a class="local col5 ref" href="#205crtc_state" title='crtc_state' data-ref="205crtc_state" data-ref-filename="205crtc_state">crtc_state</a>, <a class="local col6 ref" href="#206plane_state" title='plane_state' data-ref="206plane_state" data-ref-filename="206plane_state">plane_state</a>))</td></tr>
<tr><th id="1625">1625</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1626">1626</th><td></td></tr>
<tr><th id="1627">1627</th><td>	<a class="local col3 ref" href="#213cpp" title='cpp' data-ref="213cpp" data-ref-filename="213cpp">cpp</a> = <a class="local col6 ref" href="#206plane_state" title='plane_state' data-ref="206plane_state" data-ref-filename="206plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::(anonymous)::cpp" title='drm_format_info::(anonymous union)::cpp' data-ref="drm_format_info::(anonymous)::cpp" data-ref-filename="drm_format_info..(anonymous)..cpp">cpp</a>[<var>0</var>];</td></tr>
<tr><th id="1628">1628</th><td>	<a class="local col1 ref" href="#211clock" title='clock' data-ref="211clock" data-ref-filename="211clock">clock</a> = <a class="local col0 ref" href="#210adjusted_mode" title='adjusted_mode' data-ref="210adjusted_mode" data-ref-filename="210adjusted_mode">adjusted_mode</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_clock" title='drm_display_mode::crtc_clock' data-ref="drm_display_mode::crtc_clock" data-ref-filename="drm_display_mode..crtc_clock">crtc_clock</a>;</td></tr>
<tr><th id="1629">1629</th><td>	<a class="local col2 ref" href="#212htotal" title='htotal' data-ref="212htotal" data-ref-filename="212htotal">htotal</a> = <a class="local col0 ref" href="#210adjusted_mode" title='adjusted_mode' data-ref="210adjusted_mode" data-ref-filename="210adjusted_mode">adjusted_mode</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_htotal" title='drm_display_mode::crtc_htotal' data-ref="drm_display_mode::crtc_htotal" data-ref-filename="drm_display_mode..crtc_htotal">crtc_htotal</a>;</td></tr>
<tr><th id="1630">1630</th><td>	<a class="local col4 ref" href="#214width" title='width' data-ref="214width" data-ref-filename="214width">width</a> = <a class="local col5 ref" href="#205crtc_state" title='crtc_state' data-ref="205crtc_state" data-ref-filename="205crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::pipe_src_w" title='intel_crtc_state::pipe_src_w' data-ref="intel_crtc_state::pipe_src_w" data-ref-filename="intel_crtc_state..pipe_src_w">pipe_src_w</a>;</td></tr>
<tr><th id="1631">1631</th><td></td></tr>
<tr><th id="1632">1632</th><td>	<b>if</b> (<a class="local col8 ref" href="#208plane" title='plane' data-ref="208plane" data-ref-filename="208plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a> == <a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>) {</td></tr>
<tr><th id="1633">1633</th><td>		<i>/*</i></td></tr>
<tr><th id="1634">1634</th><td><i>		 * FIXME the formula gives values that are</i></td></tr>
<tr><th id="1635">1635</th><td><i>		 * too big for the cursor FIFO, and hence we</i></td></tr>
<tr><th id="1636">1636</th><td><i>		 * would never be able to use cursors. For</i></td></tr>
<tr><th id="1637">1637</th><td><i>		 * now just hardcode the watermark.</i></td></tr>
<tr><th id="1638">1638</th><td><i>		 */</i></td></tr>
<tr><th id="1639">1639</th><td>		<a class="local col5 ref" href="#215wm" title='wm' data-ref="215wm" data-ref-filename="215wm">wm</a> = <var>63</var>;</td></tr>
<tr><th id="1640">1640</th><td>	} <b>else</b> {</td></tr>
<tr><th id="1641">1641</th><td>		<a class="local col5 ref" href="#215wm" title='wm' data-ref="215wm" data-ref-filename="215wm">wm</a> = <a class="tu ref fn" href="#vlv_wm_method2" title='vlv_wm_method2' data-use='c' data-ref="vlv_wm_method2" data-ref-filename="vlv_wm_method2">vlv_wm_method2</a>(<a class="local col1 ref" href="#211clock" title='clock' data-ref="211clock" data-ref-filename="211clock">clock</a>, <a class="local col2 ref" href="#212htotal" title='htotal' data-ref="212htotal" data-ref-filename="212htotal">htotal</a>, <a class="local col4 ref" href="#214width" title='width' data-ref="214width" data-ref-filename="214width">width</a>, <a class="local col3 ref" href="#213cpp" title='cpp' data-ref="213cpp" data-ref-filename="213cpp">cpp</a>,</td></tr>
<tr><th id="1642">1642</th><td>				    <a class="local col9 ref" href="#209dev_priv" title='dev_priv' data-ref="209dev_priv" data-ref-filename="209dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>[<a class="local col7 ref" href="#207level" title='level' data-ref="207level" data-ref-filename="207level">level</a>] * <var>10</var>);</td></tr>
<tr><th id="1643">1643</th><td>	}</td></tr>
<tr><th id="1644">1644</th><td></td></tr>
<tr><th id="1645">1645</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/kernel.h.html#913" title="__builtin_choose_expr(((!!(sizeof((typeof((unsigned int)(wm)) *)1 == (typeof((unsigned int)(((unsigned short)~0U))) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((unsigned int)(wm)) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((unsigned int)(((unsigned short)~0U))) * 0l)) : (int *)8))))), (((unsigned int)(wm)) &lt; ((unsigned int)(((unsigned short)~0U))) ? ((unsigned int)(wm)) : ((unsigned int)(((unsigned short)~0U)))), ({ typeof((unsigned int)(wm)) __UNIQUE_ID___x273 = ((unsigned int)(wm)); typeof((unsigned int)(((unsigned short)~0U))) __UNIQUE_ID___y274 = ((unsigned int)(((unsigned short)~0U))); ((__UNIQUE_ID___x273) &lt; (__UNIQUE_ID___y274) ? (__UNIQUE_ID___x273) : (__UNIQUE_ID___y274)); }))" data-ref="_M/min_t">min_t</a>(<em>unsigned</em> <em>int</em>, <a class="local col5 ref" href="#215wm" title='wm' data-ref="215wm" data-ref-filename="215wm">wm</a>, <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>);</td></tr>
<tr><th id="1646">1646</th><td>}</td></tr>
<tr><th id="1647">1647</th><td></td></tr>
<tr><th id="1648">1648</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="vlv_need_sprite0_fifo_workaround" title='vlv_need_sprite0_fifo_workaround' data-type='bool vlv_need_sprite0_fifo_workaround(unsigned int active_planes)' data-ref="vlv_need_sprite0_fifo_workaround" data-ref-filename="vlv_need_sprite0_fifo_workaround">vlv_need_sprite0_fifo_workaround</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="216active_planes" title='active_planes' data-type='unsigned int' data-ref="216active_planes" data-ref-filename="216active_planes">active_planes</dfn>)</td></tr>
<tr><th id="1649">1649</th><td>{</td></tr>
<tr><th id="1650">1650</th><td>	<b>return</b> (<a class="local col6 ref" href="#216active_planes" title='active_planes' data-ref="216active_planes" data-ref-filename="216active_planes">active_planes</a> &amp; (<a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (PLANE_SPRITE0))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>) |</td></tr>
<tr><th id="1651">1651</th><td>				 <a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (PLANE_SPRITE1))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>))) == <a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (PLANE_SPRITE1))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>);</td></tr>
<tr><th id="1652">1652</th><td>}</td></tr>
<tr><th id="1653">1653</th><td></td></tr>
<tr><th id="1654">1654</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="vlv_compute_fifo" title='vlv_compute_fifo' data-type='int vlv_compute_fifo(struct intel_crtc_state * crtc_state)' data-ref="vlv_compute_fifo" data-ref-filename="vlv_compute_fifo">vlv_compute_fifo</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col7 decl" id="217crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="217crtc_state" data-ref-filename="217crtc_state">crtc_state</dfn>)</td></tr>
<tr><th id="1655">1655</th><td>{</td></tr>
<tr><th id="1656">1656</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col8 decl" id="218crtc" title='crtc' data-type='struct intel_crtc *' data-ref="218crtc" data-ref-filename="218crtc">crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(crtc_state-&gt;base.crtc); do { extern void __compiletime_assert_1656(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(void))))) __compiletime_assert_1656(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col7 ref" href="#217crtc_state" title='crtc_state' data-ref="217crtc_state" data-ref-filename="217crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="1657">1657</th><td>	<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#g4x_pipe_wm" title='g4x_pipe_wm' data-ref="g4x_pipe_wm" data-ref-filename="g4x_pipe_wm">g4x_pipe_wm</a> *<dfn class="local col9 decl" id="219raw" title='raw' data-type='const struct g4x_pipe_wm *' data-ref="219raw" data-ref-filename="219raw">raw</dfn> =</td></tr>
<tr><th id="1658">1658</th><td>		&amp;<a class="local col7 ref" href="#217crtc_state" title='crtc_state' data-ref="217crtc_state" data-ref-filename="217crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="enum" href="intel_drv.h.html#VLV_WM_LEVEL_PM2" title='VLV_WM_LEVEL_PM2' data-ref="VLV_WM_LEVEL_PM2" data-ref-filename="VLV_WM_LEVEL_PM2">VLV_WM_LEVEL_PM2</a>];</td></tr>
<tr><th id="1659">1659</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#vlv_fifo_state" title='vlv_fifo_state' data-ref="vlv_fifo_state" data-ref-filename="vlv_fifo_state">vlv_fifo_state</a> *<dfn class="local col0 decl" id="220fifo_state" title='fifo_state' data-type='struct vlv_fifo_state *' data-ref="220fifo_state" data-ref-filename="220fifo_state">fifo_state</dfn> = &amp;<a class="local col7 ref" href="#217crtc_state" title='crtc_state' data-ref="217crtc_state" data-ref-filename="217crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::fifo_state" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::fifo_state' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::fifo_state" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..fifo_state">fifo_state</a>;</td></tr>
<tr><th id="1660">1660</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="221active_planes" title='active_planes' data-type='unsigned int' data-ref="221active_planes" data-ref-filename="221active_planes">active_planes</dfn> = <a class="local col7 ref" href="#217crtc_state" title='crtc_state' data-ref="217crtc_state" data-ref-filename="217crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::active_planes" title='intel_crtc_state::active_planes' data-ref="intel_crtc_state::active_planes" data-ref-filename="intel_crtc_state..active_planes">active_planes</a> &amp; ~<a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (PLANE_CURSOR))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>);</td></tr>
<tr><th id="1661">1661</th><td>	<em>int</em> <dfn class="local col2 decl" id="222num_active_planes" title='num_active_planes' data-type='int' data-ref="222num_active_planes" data-ref-filename="222num_active_planes">num_active_planes</dfn> = <a class="macro" href="../../../../include/asm-generic/bitops/const_hweight.h.html#28" title="(__builtin_constant_p(active_planes) ? ((((unsigned int) ((!!((active_planes) &amp; (1ULL &lt;&lt; 0))) + (!!((active_planes) &amp; (1ULL &lt;&lt; 1))) + (!!((active_planes) &amp; (1ULL &lt;&lt; 2))) + (!!((active_planes) &amp; (1ULL &lt;&lt; 3))) + (!!((active_planes) &amp; (1ULL &lt;&lt; 4))) + (!!((active_planes) &amp; (1ULL &lt;&lt; 5))) + (!!((active_planes) &amp; (1ULL &lt;&lt; 6))) + (!!((active_planes) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((active_planes) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((active_planes) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((active_planes) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((active_planes) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((active_planes) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((active_planes) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((active_planes) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((active_planes) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((active_planes) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((active_planes) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((active_planes) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((active_planes) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((active_planes) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((active_planes) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((active_planes) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((active_planes) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((active_planes) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((active_planes) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((active_planes) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((active_planes) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((active_planes) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((active_planes) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((active_planes) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((active_planes) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) : __arch_hweight32(active_planes))" data-ref="_M/hweight32">hweight32</a>(<a class="local col1 ref" href="#221active_planes" title='active_planes' data-ref="221active_planes" data-ref-filename="221active_planes">active_planes</a>);</td></tr>
<tr><th id="1662">1662</th><td>	<em>const</em> <em>int</em> <dfn class="local col3 decl" id="223fifo_size" title='fifo_size' data-type='const int' data-ref="223fifo_size" data-ref-filename="223fifo_size">fifo_size</dfn> = <var>511</var>;</td></tr>
<tr><th id="1663">1663</th><td>	<em>int</em> <dfn class="local col4 decl" id="224fifo_extra" title='fifo_extra' data-type='int' data-ref="224fifo_extra" data-ref-filename="224fifo_extra">fifo_extra</dfn>, <dfn class="local col5 decl" id="225fifo_left" title='fifo_left' data-type='int' data-ref="225fifo_left" data-ref-filename="225fifo_left">fifo_left</dfn> = <a class="local col3 ref" href="#223fifo_size" title='fifo_size' data-ref="223fifo_size" data-ref-filename="223fifo_size">fifo_size</a>;</td></tr>
<tr><th id="1664">1664</th><td>	<em>int</em> <dfn class="local col6 decl" id="226sprite0_fifo_extra" title='sprite0_fifo_extra' data-type='int' data-ref="226sprite0_fifo_extra" data-ref-filename="226sprite0_fifo_extra">sprite0_fifo_extra</dfn> = <var>0</var>;</td></tr>
<tr><th id="1665">1665</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="227total_rate" title='total_rate' data-type='unsigned int' data-ref="227total_rate" data-ref-filename="227total_rate">total_rate</dfn>;</td></tr>
<tr><th id="1666">1666</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col8 decl" id="228plane_id" title='plane_id' data-type='enum plane_id' data-ref="228plane_id" data-ref-filename="228plane_id">plane_id</dfn>;</td></tr>
<tr><th id="1667">1667</th><td></td></tr>
<tr><th id="1668">1668</th><td>	<i>/*</i></td></tr>
<tr><th id="1669">1669</th><td><i>	 * When enabling sprite0 after sprite1 has already been enabled</i></td></tr>
<tr><th id="1670">1670</th><td><i>	 * we tend to get an underrun unless sprite0 already has some</i></td></tr>
<tr><th id="1671">1671</th><td><i>	 * FIFO space allcoated. Hence we always allocate at least one</i></td></tr>
<tr><th id="1672">1672</th><td><i>	 * cacheline for sprite0 whenever sprite1 is enabled.</i></td></tr>
<tr><th id="1673">1673</th><td><i>	 *</i></td></tr>
<tr><th id="1674">1674</th><td><i>	 * All other plane enable sequences appear immune to this problem.</i></td></tr>
<tr><th id="1675">1675</th><td><i>	 */</i></td></tr>
<tr><th id="1676">1676</th><td>	<b>if</b> (<a class="tu ref fn" href="#vlv_need_sprite0_fifo_workaround" title='vlv_need_sprite0_fifo_workaround' data-use='c' data-ref="vlv_need_sprite0_fifo_workaround" data-ref-filename="vlv_need_sprite0_fifo_workaround">vlv_need_sprite0_fifo_workaround</a>(<a class="local col1 ref" href="#221active_planes" title='active_planes' data-ref="221active_planes" data-ref-filename="221active_planes">active_planes</a>))</td></tr>
<tr><th id="1677">1677</th><td>		<a class="local col6 ref" href="#226sprite0_fifo_extra" title='sprite0_fifo_extra' data-ref="226sprite0_fifo_extra" data-ref-filename="226sprite0_fifo_extra">sprite0_fifo_extra</a> = <var>1</var>;</td></tr>
<tr><th id="1678">1678</th><td></td></tr>
<tr><th id="1679">1679</th><td>	<a class="local col7 ref" href="#227total_rate" title='total_rate' data-ref="227total_rate" data-ref-filename="227total_rate">total_rate</a> = <a class="local col9 ref" href="#219raw" title='raw' data-ref="219raw" data-ref-filename="219raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] +</td></tr>
<tr><th id="1680">1680</th><td>		<a class="local col9 ref" href="#219raw" title='raw' data-ref="219raw" data-ref-filename="219raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] +</td></tr>
<tr><th id="1681">1681</th><td>		<a class="local col9 ref" href="#219raw" title='raw' data-ref="219raw" data-ref-filename="219raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] +</td></tr>
<tr><th id="1682">1682</th><td>		<a class="local col6 ref" href="#226sprite0_fifo_extra" title='sprite0_fifo_extra' data-ref="226sprite0_fifo_extra" data-ref-filename="226sprite0_fifo_extra">sprite0_fifo_extra</a>;</td></tr>
<tr><th id="1683">1683</th><td></td></tr>
<tr><th id="1684">1684</th><td>	<b>if</b> (<a class="local col7 ref" href="#227total_rate" title='total_rate' data-ref="227total_rate" data-ref-filename="227total_rate">total_rate</a> &gt; <a class="local col3 ref" href="#223fifo_size" title='fifo_size' data-ref="223fifo_size" data-ref-filename="223fifo_size">fifo_size</a>)</td></tr>
<tr><th id="1685">1685</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="1686">1686</th><td></td></tr>
<tr><th id="1687">1687</th><td>	<b>if</b> (<a class="local col7 ref" href="#227total_rate" title='total_rate' data-ref="227total_rate" data-ref-filename="227total_rate">total_rate</a> == <var>0</var>)</td></tr>
<tr><th id="1688">1688</th><td>		<a class="local col7 ref" href="#227total_rate" title='total_rate' data-ref="227total_rate" data-ref-filename="227total_rate">total_rate</a> = <var>1</var>;</td></tr>
<tr><th id="1689">1689</th><td></td></tr>
<tr><th id="1690">1690</th><td>	<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col8 ref" href="#218crtc" title='crtc' data-ref="218crtc" data-ref-filename="218crtc">crtc</a>, <a class="local col8 ref" href="#228plane_id" title='plane_id' data-ref="228plane_id" data-ref-filename="228plane_id">plane_id</a>) {</td></tr>
<tr><th id="1691">1691</th><td>		<em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="229rate" title='rate' data-type='unsigned int' data-ref="229rate" data-ref-filename="229rate">rate</dfn>;</td></tr>
<tr><th id="1692">1692</th><td></td></tr>
<tr><th id="1693">1693</th><td>		<b>if</b> ((<a class="local col1 ref" href="#221active_planes" title='active_planes' data-ref="221active_planes" data-ref-filename="221active_planes">active_planes</a> &amp; <a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (plane_id))" data-ref="_M/BIT">BIT</a>(<a class="local col8 ref" href="#228plane_id" title='plane_id' data-ref="228plane_id" data-ref-filename="228plane_id">plane_id</a>)) == <var>0</var>) {</td></tr>
<tr><th id="1694">1694</th><td>			<a class="local col0 ref" href="#220fifo_state" title='fifo_state' data-ref="220fifo_state" data-ref-filename="220fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="local col8 ref" href="#228plane_id" title='plane_id' data-ref="228plane_id" data-ref-filename="228plane_id">plane_id</a>] = <var>0</var>;</td></tr>
<tr><th id="1695">1695</th><td>			<b>continue</b>;</td></tr>
<tr><th id="1696">1696</th><td>		}</td></tr>
<tr><th id="1697">1697</th><td></td></tr>
<tr><th id="1698">1698</th><td>		<a class="local col9 ref" href="#229rate" title='rate' data-ref="229rate" data-ref-filename="229rate">rate</a> = <a class="local col9 ref" href="#219raw" title='raw' data-ref="219raw" data-ref-filename="219raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col8 ref" href="#228plane_id" title='plane_id' data-ref="228plane_id" data-ref-filename="228plane_id">plane_id</a>];</td></tr>
<tr><th id="1699">1699</th><td>		<a class="local col0 ref" href="#220fifo_state" title='fifo_state' data-ref="220fifo_state" data-ref-filename="220fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="local col8 ref" href="#228plane_id" title='plane_id' data-ref="228plane_id" data-ref-filename="228plane_id">plane_id</a>] = <a class="local col3 ref" href="#223fifo_size" title='fifo_size' data-ref="223fifo_size" data-ref-filename="223fifo_size">fifo_size</a> * <a class="local col9 ref" href="#229rate" title='rate' data-ref="229rate" data-ref-filename="229rate">rate</a> / <a class="local col7 ref" href="#227total_rate" title='total_rate' data-ref="227total_rate" data-ref-filename="227total_rate">total_rate</a>;</td></tr>
<tr><th id="1700">1700</th><td>		<a class="local col5 ref" href="#225fifo_left" title='fifo_left' data-ref="225fifo_left" data-ref-filename="225fifo_left">fifo_left</a> -= <a class="local col0 ref" href="#220fifo_state" title='fifo_state' data-ref="220fifo_state" data-ref-filename="220fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="local col8 ref" href="#228plane_id" title='plane_id' data-ref="228plane_id" data-ref-filename="228plane_id">plane_id</a>];</td></tr>
<tr><th id="1701">1701</th><td>	}</td></tr>
<tr><th id="1702">1702</th><td></td></tr>
<tr><th id="1703">1703</th><td>	<a class="local col0 ref" href="#220fifo_state" title='fifo_state' data-ref="220fifo_state" data-ref-filename="220fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] += <a class="local col6 ref" href="#226sprite0_fifo_extra" title='sprite0_fifo_extra' data-ref="226sprite0_fifo_extra" data-ref-filename="226sprite0_fifo_extra">sprite0_fifo_extra</a>;</td></tr>
<tr><th id="1704">1704</th><td>	<a class="local col5 ref" href="#225fifo_left" title='fifo_left' data-ref="225fifo_left" data-ref-filename="225fifo_left">fifo_left</a> -= <a class="local col6 ref" href="#226sprite0_fifo_extra" title='sprite0_fifo_extra' data-ref="226sprite0_fifo_extra" data-ref-filename="226sprite0_fifo_extra">sprite0_fifo_extra</a>;</td></tr>
<tr><th id="1705">1705</th><td></td></tr>
<tr><th id="1706">1706</th><td>	<a class="local col0 ref" href="#220fifo_state" title='fifo_state' data-ref="220fifo_state" data-ref-filename="220fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>] = <var>63</var>;</td></tr>
<tr><th id="1707">1707</th><td></td></tr>
<tr><th id="1708">1708</th><td>	<a class="local col4 ref" href="#224fifo_extra" title='fifo_extra' data-ref="224fifo_extra" data-ref-filename="224fifo_extra">fifo_extra</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col5 ref" href="#225fifo_left" title='fifo_left' data-ref="225fifo_left" data-ref-filename="225fifo_left">fifo_left</a>, <a class="local col2 ref" href="#222num_active_planes" title='num_active_planes' data-ref="222num_active_planes" data-ref-filename="222num_active_planes">num_active_planes</a> ?: <var>1</var>);</td></tr>
<tr><th id="1709">1709</th><td></td></tr>
<tr><th id="1710">1710</th><td>	<i>/* spread the remainder evenly */</i></td></tr>
<tr><th id="1711">1711</th><td>	<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col8 ref" href="#218crtc" title='crtc' data-ref="218crtc" data-ref-filename="218crtc">crtc</a>, <a class="local col8 ref" href="#228plane_id" title='plane_id' data-ref="228plane_id" data-ref-filename="228plane_id">plane_id</a>) {</td></tr>
<tr><th id="1712">1712</th><td>		<em>int</em> <dfn class="local col0 decl" id="230plane_extra" title='plane_extra' data-type='int' data-ref="230plane_extra" data-ref-filename="230plane_extra">plane_extra</dfn>;</td></tr>
<tr><th id="1713">1713</th><td></td></tr>
<tr><th id="1714">1714</th><td>		<b>if</b> (<a class="local col5 ref" href="#225fifo_left" title='fifo_left' data-ref="225fifo_left" data-ref-filename="225fifo_left">fifo_left</a> == <var>0</var>)</td></tr>
<tr><th id="1715">1715</th><td>			<b>break</b>;</td></tr>
<tr><th id="1716">1716</th><td></td></tr>
<tr><th id="1717">1717</th><td>		<b>if</b> ((<a class="local col1 ref" href="#221active_planes" title='active_planes' data-ref="221active_planes" data-ref-filename="221active_planes">active_planes</a> &amp; <a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (plane_id))" data-ref="_M/BIT">BIT</a>(<a class="local col8 ref" href="#228plane_id" title='plane_id' data-ref="228plane_id" data-ref-filename="228plane_id">plane_id</a>)) == <var>0</var>)</td></tr>
<tr><th id="1718">1718</th><td>			<b>continue</b>;</td></tr>
<tr><th id="1719">1719</th><td></td></tr>
<tr><th id="1720">1720</th><td>		<a class="local col0 ref" href="#230plane_extra" title='plane_extra' data-ref="230plane_extra" data-ref-filename="230plane_extra">plane_extra</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#854" title="__builtin_choose_expr(((!!(sizeof((typeof(fifo_extra) *)1 == (typeof(fifo_left) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(fifo_extra) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(fifo_left) * 0l)) : (int *)8))))), ((fifo_extra) &lt; (fifo_left) ? (fifo_extra) : (fifo_left)), ({ typeof(fifo_extra) __UNIQUE_ID___x277 = (fifo_extra); typeof(fifo_left) __UNIQUE_ID___y278 = (fifo_left); ((__UNIQUE_ID___x277) &lt; (__UNIQUE_ID___y278) ? (__UNIQUE_ID___x277) : (__UNIQUE_ID___y278)); }))" data-ref="_M/min">min</a>(<a class="local col4 ref" href="#224fifo_extra" title='fifo_extra' data-ref="224fifo_extra" data-ref-filename="224fifo_extra">fifo_extra</a>, <a class="local col5 ref" href="#225fifo_left" title='fifo_left' data-ref="225fifo_left" data-ref-filename="225fifo_left">fifo_left</a>);</td></tr>
<tr><th id="1721">1721</th><td>		<a class="local col0 ref" href="#220fifo_state" title='fifo_state' data-ref="220fifo_state" data-ref-filename="220fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="local col8 ref" href="#228plane_id" title='plane_id' data-ref="228plane_id" data-ref-filename="228plane_id">plane_id</a>] += <a class="local col0 ref" href="#230plane_extra" title='plane_extra' data-ref="230plane_extra" data-ref-filename="230plane_extra">plane_extra</a>;</td></tr>
<tr><th id="1722">1722</th><td>		<a class="local col5 ref" href="#225fifo_left" title='fifo_left' data-ref="225fifo_left" data-ref-filename="225fifo_left">fifo_left</a> -= <a class="local col0 ref" href="#230plane_extra" title='plane_extra' data-ref="230plane_extra" data-ref-filename="230plane_extra">plane_extra</a>;</td></tr>
<tr><th id="1723">1723</th><td>	}</td></tr>
<tr><th id="1724">1724</th><td></td></tr>
<tr><th id="1725">1725</th><td>	<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((active_planes != 0 &amp;&amp; fifo_left != 0)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;active_planes != 0 &amp;&amp; fifo_left != 0&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (1725), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (281)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col1 ref" href="#221active_planes" title='active_planes' data-ref="221active_planes" data-ref-filename="221active_planes">active_planes</a> != <var>0</var> &amp;&amp; <a class="local col5 ref" href="#225fifo_left" title='fifo_left' data-ref="225fifo_left" data-ref-filename="225fifo_left">fifo_left</a> != <var>0</var>);</td></tr>
<tr><th id="1726">1726</th><td></td></tr>
<tr><th id="1727">1727</th><td>	<i>/* give it all to the first plane if none are active */</i></td></tr>
<tr><th id="1728">1728</th><td>	<b>if</b> (<a class="local col1 ref" href="#221active_planes" title='active_planes' data-ref="221active_planes" data-ref-filename="221active_planes">active_planes</a> == <var>0</var>) {</td></tr>
<tr><th id="1729">1729</th><td>		<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((fifo_left != fifo_size)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;fifo_left != fifo_size&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (1729), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (283)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col5 ref" href="#225fifo_left" title='fifo_left' data-ref="225fifo_left" data-ref-filename="225fifo_left">fifo_left</a> != <a class="local col3 ref" href="#223fifo_size" title='fifo_size' data-ref="223fifo_size" data-ref-filename="223fifo_size">fifo_size</a>);</td></tr>
<tr><th id="1730">1730</th><td>		<a class="local col0 ref" href="#220fifo_state" title='fifo_state' data-ref="220fifo_state" data-ref-filename="220fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] = <a class="local col5 ref" href="#225fifo_left" title='fifo_left' data-ref="225fifo_left" data-ref-filename="225fifo_left">fifo_left</a>;</td></tr>
<tr><th id="1731">1731</th><td>	}</td></tr>
<tr><th id="1732">1732</th><td></td></tr>
<tr><th id="1733">1733</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1734">1734</th><td>}</td></tr>
<tr><th id="1735">1735</th><td></td></tr>
<tr><th id="1736">1736</th><td><i  data-doc="vlv_invalidate_wms">/* mark all levels starting from 'level' as invalid */</i></td></tr>
<tr><th id="1737">1737</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vlv_invalidate_wms" title='vlv_invalidate_wms' data-type='void vlv_invalidate_wms(struct intel_crtc * crtc, struct vlv_wm_state * wm_state, int level)' data-ref="vlv_invalidate_wms" data-ref-filename="vlv_invalidate_wms">vlv_invalidate_wms</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col1 decl" id="231crtc" title='crtc' data-type='struct intel_crtc *' data-ref="231crtc" data-ref-filename="231crtc">crtc</dfn>,</td></tr>
<tr><th id="1738">1738</th><td>			       <b>struct</b> <a class="type" href="intel_drv.h.html#vlv_wm_state" title='vlv_wm_state' data-ref="vlv_wm_state" data-ref-filename="vlv_wm_state">vlv_wm_state</a> *<dfn class="local col2 decl" id="232wm_state" title='wm_state' data-type='struct vlv_wm_state *' data-ref="232wm_state" data-ref-filename="232wm_state">wm_state</dfn>, <em>int</em> <dfn class="local col3 decl" id="233level" title='level' data-type='int' data-ref="233level" data-ref-filename="233level">level</dfn>)</td></tr>
<tr><th id="1739">1739</th><td>{</td></tr>
<tr><th id="1740">1740</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="234dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="234dev_priv" data-ref-filename="234dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col1 ref" href="#231crtc" title='crtc' data-ref="231crtc" data-ref-filename="231crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="1741">1741</th><td></td></tr>
<tr><th id="1742">1742</th><td>	<b>for</b> (; <a class="local col3 ref" href="#233level" title='level' data-ref="233level" data-ref-filename="233level">level</a> &lt; <a class="tu ref fn" href="#intel_wm_num_levels" title='intel_wm_num_levels' data-use='c' data-ref="intel_wm_num_levels" data-ref-filename="intel_wm_num_levels">intel_wm_num_levels</a>(<a class="local col4 ref" href="#234dev_priv" title='dev_priv' data-ref="234dev_priv" data-ref-filename="234dev_priv">dev_priv</a>); <a class="local col3 ref" href="#233level" title='level' data-ref="233level" data-ref-filename="233level">level</a>++) {</td></tr>
<tr><th id="1743">1743</th><td>		<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col5 decl" id="235plane_id" title='plane_id' data-type='enum plane_id' data-ref="235plane_id" data-ref-filename="235plane_id">plane_id</dfn>;</td></tr>
<tr><th id="1744">1744</th><td></td></tr>
<tr><th id="1745">1745</th><td>		<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col1 ref" href="#231crtc" title='crtc' data-ref="231crtc" data-ref-filename="231crtc">crtc</a>, <a class="local col5 ref" href="#235plane_id" title='plane_id' data-ref="235plane_id" data-ref-filename="235plane_id">plane_id</a>)</td></tr>
<tr><th id="1746">1746</th><td>			<a class="local col2 ref" href="#232wm_state" title='wm_state' data-ref="232wm_state" data-ref-filename="232wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::wm" title='vlv_wm_state::wm' data-ref="vlv_wm_state::wm" data-ref-filename="vlv_wm_state..wm">wm</a>[<a class="local col3 ref" href="#233level" title='level' data-ref="233level" data-ref-filename="233level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col5 ref" href="#235plane_id" title='plane_id' data-ref="235plane_id" data-ref-filename="235plane_id">plane_id</a>] = <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>;</td></tr>
<tr><th id="1747">1747</th><td></td></tr>
<tr><th id="1748">1748</th><td>		<a class="local col2 ref" href="#232wm_state" title='wm_state' data-ref="232wm_state" data-ref-filename="232wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::sr" title='vlv_wm_state::sr' data-ref="vlv_wm_state::sr" data-ref-filename="vlv_wm_state..sr">sr</a>[<a class="local col3 ref" href="#233level" title='level' data-ref="233level" data-ref-filename="233level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a> = <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>;</td></tr>
<tr><th id="1749">1749</th><td>		<a class="local col2 ref" href="#232wm_state" title='wm_state' data-ref="232wm_state" data-ref-filename="232wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::sr" title='vlv_wm_state::sr' data-ref="vlv_wm_state::sr" data-ref-filename="vlv_wm_state..sr">sr</a>[<a class="local col3 ref" href="#233level" title='level' data-ref="233level" data-ref-filename="233level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> = <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>;</td></tr>
<tr><th id="1750">1750</th><td>	}</td></tr>
<tr><th id="1751">1751</th><td>}</td></tr>
<tr><th id="1752">1752</th><td></td></tr>
<tr><th id="1753">1753</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="tu decl def fn" id="vlv_invert_wm_value" title='vlv_invert_wm_value' data-type='u16 vlv_invert_wm_value(u16 wm, u16 fifo_size)' data-ref="vlv_invert_wm_value" data-ref-filename="vlv_invert_wm_value">vlv_invert_wm_value</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col6 decl" id="236wm" title='wm' data-type='u16' data-ref="236wm" data-ref-filename="236wm">wm</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col7 decl" id="237fifo_size" title='fifo_size' data-type='u16' data-ref="237fifo_size" data-ref-filename="237fifo_size">fifo_size</dfn>)</td></tr>
<tr><th id="1754">1754</th><td>{</td></tr>
<tr><th id="1755">1755</th><td>	<b>if</b> (<a class="local col6 ref" href="#236wm" title='wm' data-ref="236wm" data-ref-filename="236wm">wm</a> &gt; <a class="local col7 ref" href="#237fifo_size" title='fifo_size' data-ref="237fifo_size" data-ref-filename="237fifo_size">fifo_size</a>)</td></tr>
<tr><th id="1756">1756</th><td>		<b>return</b> <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>;</td></tr>
<tr><th id="1757">1757</th><td>	<b>else</b></td></tr>
<tr><th id="1758">1758</th><td>		<b>return</b> <a class="local col7 ref" href="#237fifo_size" title='fifo_size' data-ref="237fifo_size" data-ref-filename="237fifo_size">fifo_size</a> - <a class="local col6 ref" href="#236wm" title='wm' data-ref="236wm" data-ref-filename="236wm">wm</a>;</td></tr>
<tr><th id="1759">1759</th><td>}</td></tr>
<tr><th id="1760">1760</th><td></td></tr>
<tr><th id="1761">1761</th><td><i  data-doc="vlv_raw_plane_wm_set">/*</i></td></tr>
<tr><th id="1762">1762</th><td><i  data-doc="vlv_raw_plane_wm_set"> * Starting from 'level' set all higher</i></td></tr>
<tr><th id="1763">1763</th><td><i  data-doc="vlv_raw_plane_wm_set"> * levels to 'value' in the "raw" watermarks.</i></td></tr>
<tr><th id="1764">1764</th><td><i  data-doc="vlv_raw_plane_wm_set"> */</i></td></tr>
<tr><th id="1765">1765</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="vlv_raw_plane_wm_set" title='vlv_raw_plane_wm_set' data-type='bool vlv_raw_plane_wm_set(struct intel_crtc_state * crtc_state, int level, enum plane_id plane_id, u16 value)' data-ref="vlv_raw_plane_wm_set" data-ref-filename="vlv_raw_plane_wm_set">vlv_raw_plane_wm_set</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col8 decl" id="238crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="238crtc_state" data-ref-filename="238crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="1766">1766</th><td>				 <em>int</em> <dfn class="local col9 decl" id="239level" title='level' data-type='int' data-ref="239level" data-ref-filename="239level">level</dfn>, <b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col0 decl" id="240plane_id" title='plane_id' data-type='enum plane_id' data-ref="240plane_id" data-ref-filename="240plane_id">plane_id</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col1 decl" id="241value" title='value' data-type='u16' data-ref="241value" data-ref-filename="241value">value</dfn>)</td></tr>
<tr><th id="1767">1767</th><td>{</td></tr>
<tr><th id="1768">1768</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="242dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="242dev_priv" data-ref-filename="242dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col8 ref" href="#238crtc_state" title='crtc_state' data-ref="238crtc_state" data-ref-filename="238crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="1769">1769</th><td>	<em>int</em> <dfn class="local col3 decl" id="243num_levels" title='num_levels' data-type='int' data-ref="243num_levels" data-ref-filename="243num_levels">num_levels</dfn> = <a class="tu ref fn" href="#intel_wm_num_levels" title='intel_wm_num_levels' data-use='c' data-ref="intel_wm_num_levels" data-ref-filename="intel_wm_num_levels">intel_wm_num_levels</a>(<a class="local col2 ref" href="#242dev_priv" title='dev_priv' data-ref="242dev_priv" data-ref-filename="242dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1770">1770</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col4 decl" id="244dirty" title='dirty' data-type='bool' data-ref="244dirty" data-ref-filename="244dirty">dirty</dfn> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="1771">1771</th><td></td></tr>
<tr><th id="1772">1772</th><td>	<b>for</b> (; <a class="local col9 ref" href="#239level" title='level' data-ref="239level" data-ref-filename="239level">level</a> &lt; <a class="local col3 ref" href="#243num_levels" title='num_levels' data-ref="243num_levels" data-ref-filename="243num_levels">num_levels</a>; <a class="local col9 ref" href="#239level" title='level' data-ref="239level" data-ref-filename="239level">level</a>++) {</td></tr>
<tr><th id="1773">1773</th><td>		<b>struct</b> <a class="type" href="i915_drv.h.html#g4x_pipe_wm" title='g4x_pipe_wm' data-ref="g4x_pipe_wm" data-ref-filename="g4x_pipe_wm">g4x_pipe_wm</a> *<dfn class="local col5 decl" id="245raw" title='raw' data-type='struct g4x_pipe_wm *' data-ref="245raw" data-ref-filename="245raw">raw</dfn> = &amp;<a class="local col8 ref" href="#238crtc_state" title='crtc_state' data-ref="238crtc_state" data-ref-filename="238crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="local col9 ref" href="#239level" title='level' data-ref="239level" data-ref-filename="239level">level</a>];</td></tr>
<tr><th id="1774">1774</th><td></td></tr>
<tr><th id="1775">1775</th><td>		<a class="local col4 ref" href="#244dirty" title='dirty' data-ref="244dirty" data-ref-filename="244dirty">dirty</a> |= <a class="local col5 ref" href="#245raw" title='raw' data-ref="245raw" data-ref-filename="245raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col0 ref" href="#240plane_id" title='plane_id' data-ref="240plane_id" data-ref-filename="240plane_id">plane_id</a>] != <a class="local col1 ref" href="#241value" title='value' data-ref="241value" data-ref-filename="241value">value</a>;</td></tr>
<tr><th id="1776">1776</th><td>		<a class="local col5 ref" href="#245raw" title='raw' data-ref="245raw" data-ref-filename="245raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col0 ref" href="#240plane_id" title='plane_id' data-ref="240plane_id" data-ref-filename="240plane_id">plane_id</a>] = <a class="local col1 ref" href="#241value" title='value' data-ref="241value" data-ref-filename="241value">value</a>;</td></tr>
<tr><th id="1777">1777</th><td>	}</td></tr>
<tr><th id="1778">1778</th><td></td></tr>
<tr><th id="1779">1779</th><td>	<b>return</b> <a class="local col4 ref" href="#244dirty" title='dirty' data-ref="244dirty" data-ref-filename="244dirty">dirty</a>;</td></tr>
<tr><th id="1780">1780</th><td>}</td></tr>
<tr><th id="1781">1781</th><td></td></tr>
<tr><th id="1782">1782</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="vlv_raw_plane_wm_compute" title='vlv_raw_plane_wm_compute' data-type='bool vlv_raw_plane_wm_compute(struct intel_crtc_state * crtc_state, const struct intel_plane_state * plane_state)' data-ref="vlv_raw_plane_wm_compute" data-ref-filename="vlv_raw_plane_wm_compute">vlv_raw_plane_wm_compute</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col6 decl" id="246crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="246crtc_state" data-ref-filename="246crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="1783">1783</th><td>				     <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col7 decl" id="247plane_state" title='plane_state' data-type='const struct intel_plane_state *' data-ref="247plane_state" data-ref-filename="247plane_state">plane_state</dfn>)</td></tr>
<tr><th id="1784">1784</th><td>{</td></tr>
<tr><th id="1785">1785</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col8 decl" id="248plane" title='plane' data-type='struct intel_plane *' data-ref="248plane" data-ref-filename="248plane">plane</dfn> = <a class="macro" href="intel_drv.h.html#1053" title="({ void *__mptr = (void *)(plane_state-&gt;base.plane); do { extern void __compiletime_assert_1785(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(plane_state-&gt;base.plane)), typeof(((struct intel_plane *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(plane_state-&gt;base.plane)), typeof(void))))) __compiletime_assert_1785(); } while (0); ((struct intel_plane *)(__mptr - __builtin_offsetof(struct intel_plane, base))); })" data-ref="_M/to_intel_plane">to_intel_plane</a>(<a class="local col7 ref" href="#247plane_state" title='plane_state' data-ref="247plane_state" data-ref-filename="247plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::plane" title='drm_plane_state::plane' data-ref="drm_plane_state::plane" data-ref-filename="drm_plane_state..plane">plane</a>);</td></tr>
<tr><th id="1786">1786</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col9 decl" id="249plane_id" title='plane_id' data-type='enum plane_id' data-ref="249plane_id" data-ref-filename="249plane_id">plane_id</dfn> = <a class="local col8 ref" href="#248plane" title='plane' data-ref="248plane" data-ref-filename="248plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>;</td></tr>
<tr><th id="1787">1787</th><td>	<em>int</em> <dfn class="local col0 decl" id="250num_levels" title='num_levels' data-type='int' data-ref="250num_levels" data-ref-filename="250num_levels">num_levels</dfn> = <a class="tu ref fn" href="#intel_wm_num_levels" title='intel_wm_num_levels' data-use='c' data-ref="intel_wm_num_levels" data-ref-filename="intel_wm_num_levels">intel_wm_num_levels</a>(<a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col8 ref" href="#248plane" title='plane' data-ref="248plane" data-ref-filename="248plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::dev" title='drm_plane::dev' data-ref="drm_plane::dev" data-ref-filename="drm_plane..dev">dev</a>));</td></tr>
<tr><th id="1788">1788</th><td>	<em>int</em> <dfn class="local col1 decl" id="251level" title='level' data-type='int' data-ref="251level" data-ref-filename="251level">level</dfn>;</td></tr>
<tr><th id="1789">1789</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col2 decl" id="252dirty" title='dirty' data-type='bool' data-ref="252dirty" data-ref-filename="252dirty">dirty</dfn> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="1790">1790</th><td></td></tr>
<tr><th id="1791">1791</th><td>	<b>if</b> (!<a class="tu ref fn" href="#intel_wm_plane_visible" title='intel_wm_plane_visible' data-use='c' data-ref="intel_wm_plane_visible" data-ref-filename="intel_wm_plane_visible">intel_wm_plane_visible</a>(<a class="local col6 ref" href="#246crtc_state" title='crtc_state' data-ref="246crtc_state" data-ref-filename="246crtc_state">crtc_state</a>, <a class="local col7 ref" href="#247plane_state" title='plane_state' data-ref="247plane_state" data-ref-filename="247plane_state">plane_state</a>)) {</td></tr>
<tr><th id="1792">1792</th><td>		<a class="local col2 ref" href="#252dirty" title='dirty' data-ref="252dirty" data-ref-filename="252dirty">dirty</a> |= <a class="tu ref fn" href="#vlv_raw_plane_wm_set" title='vlv_raw_plane_wm_set' data-use='c' data-ref="vlv_raw_plane_wm_set" data-ref-filename="vlv_raw_plane_wm_set">vlv_raw_plane_wm_set</a>(<a class="local col6 ref" href="#246crtc_state" title='crtc_state' data-ref="246crtc_state" data-ref-filename="246crtc_state">crtc_state</a>, <var>0</var>, <a class="local col9 ref" href="#249plane_id" title='plane_id' data-ref="249plane_id" data-ref-filename="249plane_id">plane_id</a>, <var>0</var>);</td></tr>
<tr><th id="1793">1793</th><td>		<b>goto</b> <a class="lbl" href="#253out" data-ref="253out" data-ref-filename="253out">out</a>;</td></tr>
<tr><th id="1794">1794</th><td>	}</td></tr>
<tr><th id="1795">1795</th><td></td></tr>
<tr><th id="1796">1796</th><td>	<b>for</b> (<a class="local col1 ref" href="#251level" title='level' data-ref="251level" data-ref-filename="251level">level</a> = <var>0</var>; <a class="local col1 ref" href="#251level" title='level' data-ref="251level" data-ref-filename="251level">level</a> &lt; <a class="local col0 ref" href="#250num_levels" title='num_levels' data-ref="250num_levels" data-ref-filename="250num_levels">num_levels</a>; <a class="local col1 ref" href="#251level" title='level' data-ref="251level" data-ref-filename="251level">level</a>++) {</td></tr>
<tr><th id="1797">1797</th><td>		<b>struct</b> <a class="type" href="i915_drv.h.html#g4x_pipe_wm" title='g4x_pipe_wm' data-ref="g4x_pipe_wm" data-ref-filename="g4x_pipe_wm">g4x_pipe_wm</a> *<dfn class="local col4 decl" id="254raw" title='raw' data-type='struct g4x_pipe_wm *' data-ref="254raw" data-ref-filename="254raw">raw</dfn> = &amp;<a class="local col6 ref" href="#246crtc_state" title='crtc_state' data-ref="246crtc_state" data-ref-filename="246crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="local col1 ref" href="#251level" title='level' data-ref="251level" data-ref-filename="251level">level</a>];</td></tr>
<tr><th id="1798">1798</th><td>		<em>int</em> <dfn class="local col5 decl" id="255wm" title='wm' data-type='int' data-ref="255wm" data-ref-filename="255wm">wm</dfn> = <a class="tu ref fn" href="#vlv_compute_wm_level" title='vlv_compute_wm_level' data-use='c' data-ref="vlv_compute_wm_level" data-ref-filename="vlv_compute_wm_level">vlv_compute_wm_level</a>(<a class="local col6 ref" href="#246crtc_state" title='crtc_state' data-ref="246crtc_state" data-ref-filename="246crtc_state">crtc_state</a>, <a class="local col7 ref" href="#247plane_state" title='plane_state' data-ref="247plane_state" data-ref-filename="247plane_state">plane_state</a>, <a class="local col1 ref" href="#251level" title='level' data-ref="251level" data-ref-filename="251level">level</a>);</td></tr>
<tr><th id="1799">1799</th><td>		<em>int</em> <dfn class="local col6 decl" id="256max_wm" title='max_wm' data-type='int' data-ref="256max_wm" data-ref-filename="256max_wm">max_wm</dfn> = <a class="local col9 ref" href="#249plane_id" title='plane_id' data-ref="249plane_id" data-ref-filename="249plane_id">plane_id</a> == <a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a> ? <var>63</var> : <var>511</var>;</td></tr>
<tr><th id="1800">1800</th><td></td></tr>
<tr><th id="1801">1801</th><td>		<b>if</b> (<a class="local col5 ref" href="#255wm" title='wm' data-ref="255wm" data-ref-filename="255wm">wm</a> &gt; <a class="local col6 ref" href="#256max_wm" title='max_wm' data-ref="256max_wm" data-ref-filename="256max_wm">max_wm</a>)</td></tr>
<tr><th id="1802">1802</th><td>			<b>break</b>;</td></tr>
<tr><th id="1803">1803</th><td></td></tr>
<tr><th id="1804">1804</th><td>		<a class="local col2 ref" href="#252dirty" title='dirty' data-ref="252dirty" data-ref-filename="252dirty">dirty</a> |= <a class="local col4 ref" href="#254raw" title='raw' data-ref="254raw" data-ref-filename="254raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col9 ref" href="#249plane_id" title='plane_id' data-ref="249plane_id" data-ref-filename="249plane_id">plane_id</a>] != <a class="local col5 ref" href="#255wm" title='wm' data-ref="255wm" data-ref-filename="255wm">wm</a>;</td></tr>
<tr><th id="1805">1805</th><td>		<a class="local col4 ref" href="#254raw" title='raw' data-ref="254raw" data-ref-filename="254raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col9 ref" href="#249plane_id" title='plane_id' data-ref="249plane_id" data-ref-filename="249plane_id">plane_id</a>] = <a class="local col5 ref" href="#255wm" title='wm' data-ref="255wm" data-ref-filename="255wm">wm</a>;</td></tr>
<tr><th id="1806">1806</th><td>	}</td></tr>
<tr><th id="1807">1807</th><td></td></tr>
<tr><th id="1808">1808</th><td>	<i>/* mark all higher levels as invalid */</i></td></tr>
<tr><th id="1809">1809</th><td>	<a class="local col2 ref" href="#252dirty" title='dirty' data-ref="252dirty" data-ref-filename="252dirty">dirty</a> |= <a class="tu ref fn" href="#vlv_raw_plane_wm_set" title='vlv_raw_plane_wm_set' data-use='c' data-ref="vlv_raw_plane_wm_set" data-ref-filename="vlv_raw_plane_wm_set">vlv_raw_plane_wm_set</a>(<a class="local col6 ref" href="#246crtc_state" title='crtc_state' data-ref="246crtc_state" data-ref-filename="246crtc_state">crtc_state</a>, <a class="local col1 ref" href="#251level" title='level' data-ref="251level" data-ref-filename="251level">level</a>, <a class="local col9 ref" href="#249plane_id" title='plane_id' data-ref="249plane_id" data-ref-filename="249plane_id">plane_id</a>, <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>);</td></tr>
<tr><th id="1810">1810</th><td></td></tr>
<tr><th id="1811">1811</th><td><dfn class="lbl" id="253out" data-ref="253out" data-ref-filename="253out">out</dfn>:</td></tr>
<tr><th id="1812">1812</th><td>	<b>if</b> (<a class="local col2 ref" href="#252dirty" title='dirty' data-ref="252dirty" data-ref-filename="252dirty">dirty</a>)</td></tr>
<tr><th id="1813">1813</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;%s watermarks: PM2=%d, PM5=%d, DDR DVFS=%d\n&quot;, plane-&gt;base.name, crtc_state-&gt;wm.vlv.raw[VLV_WM_LEVEL_PM2].plane[plane_id], crtc_state-&gt;wm.vlv.raw[VLV_WM_LEVEL_PM5].plane[plane_id], crtc_state-&gt;wm.vlv.raw[VLV_WM_LEVEL_DDR_DVFS].plane[plane_id])" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"%s watermarks: PM2=%d, PM5=%d, DDR DVFS=%d\n"</q>,</td></tr>
<tr><th id="1814">1814</th><td>			      <a class="local col8 ref" href="#248plane" title='plane' data-ref="248plane" data-ref-filename="248plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::name" title='drm_plane::name' data-ref="drm_plane::name" data-ref-filename="drm_plane..name">name</a>,</td></tr>
<tr><th id="1815">1815</th><td>			      <a class="local col6 ref" href="#246crtc_state" title='crtc_state' data-ref="246crtc_state" data-ref-filename="246crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="enum" href="intel_drv.h.html#VLV_WM_LEVEL_PM2" title='VLV_WM_LEVEL_PM2' data-ref="VLV_WM_LEVEL_PM2" data-ref-filename="VLV_WM_LEVEL_PM2">VLV_WM_LEVEL_PM2</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col9 ref" href="#249plane_id" title='plane_id' data-ref="249plane_id" data-ref-filename="249plane_id">plane_id</a>],</td></tr>
<tr><th id="1816">1816</th><td>			      <a class="local col6 ref" href="#246crtc_state" title='crtc_state' data-ref="246crtc_state" data-ref-filename="246crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="enum" href="intel_drv.h.html#VLV_WM_LEVEL_PM5" title='VLV_WM_LEVEL_PM5' data-ref="VLV_WM_LEVEL_PM5" data-ref-filename="VLV_WM_LEVEL_PM5">VLV_WM_LEVEL_PM5</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col9 ref" href="#249plane_id" title='plane_id' data-ref="249plane_id" data-ref-filename="249plane_id">plane_id</a>],</td></tr>
<tr><th id="1817">1817</th><td>			      <a class="local col6 ref" href="#246crtc_state" title='crtc_state' data-ref="246crtc_state" data-ref-filename="246crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="enum" href="intel_drv.h.html#VLV_WM_LEVEL_DDR_DVFS" title='VLV_WM_LEVEL_DDR_DVFS' data-ref="VLV_WM_LEVEL_DDR_DVFS" data-ref-filename="VLV_WM_LEVEL_DDR_DVFS">VLV_WM_LEVEL_DDR_DVFS</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col9 ref" href="#249plane_id" title='plane_id' data-ref="249plane_id" data-ref-filename="249plane_id">plane_id</a>]);</td></tr>
<tr><th id="1818">1818</th><td></td></tr>
<tr><th id="1819">1819</th><td>	<b>return</b> <a class="local col2 ref" href="#252dirty" title='dirty' data-ref="252dirty" data-ref-filename="252dirty">dirty</a>;</td></tr>
<tr><th id="1820">1820</th><td>}</td></tr>
<tr><th id="1821">1821</th><td></td></tr>
<tr><th id="1822">1822</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="vlv_raw_plane_wm_is_valid" title='vlv_raw_plane_wm_is_valid' data-type='bool vlv_raw_plane_wm_is_valid(const struct intel_crtc_state * crtc_state, enum plane_id plane_id, int level)' data-ref="vlv_raw_plane_wm_is_valid" data-ref-filename="vlv_raw_plane_wm_is_valid">vlv_raw_plane_wm_is_valid</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col7 decl" id="257crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="257crtc_state" data-ref-filename="257crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="1823">1823</th><td>				      <b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col8 decl" id="258plane_id" title='plane_id' data-type='enum plane_id' data-ref="258plane_id" data-ref-filename="258plane_id">plane_id</dfn>, <em>int</em> <dfn class="local col9 decl" id="259level" title='level' data-type='int' data-ref="259level" data-ref-filename="259level">level</dfn>)</td></tr>
<tr><th id="1824">1824</th><td>{</td></tr>
<tr><th id="1825">1825</th><td>	<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#g4x_pipe_wm" title='g4x_pipe_wm' data-ref="g4x_pipe_wm" data-ref-filename="g4x_pipe_wm">g4x_pipe_wm</a> *<dfn class="local col0 decl" id="260raw" title='raw' data-type='const struct g4x_pipe_wm *' data-ref="260raw" data-ref-filename="260raw">raw</dfn> =</td></tr>
<tr><th id="1826">1826</th><td>		&amp;<a class="local col7 ref" href="#257crtc_state" title='crtc_state' data-ref="257crtc_state" data-ref-filename="257crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="local col9 ref" href="#259level" title='level' data-ref="259level" data-ref-filename="259level">level</a>];</td></tr>
<tr><th id="1827">1827</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#vlv_fifo_state" title='vlv_fifo_state' data-ref="vlv_fifo_state" data-ref-filename="vlv_fifo_state">vlv_fifo_state</a> *<dfn class="local col1 decl" id="261fifo_state" title='fifo_state' data-type='const struct vlv_fifo_state *' data-ref="261fifo_state" data-ref-filename="261fifo_state">fifo_state</dfn> =</td></tr>
<tr><th id="1828">1828</th><td>		&amp;<a class="local col7 ref" href="#257crtc_state" title='crtc_state' data-ref="257crtc_state" data-ref-filename="257crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::fifo_state" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::fifo_state' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::fifo_state" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..fifo_state">fifo_state</a>;</td></tr>
<tr><th id="1829">1829</th><td></td></tr>
<tr><th id="1830">1830</th><td>	<b>return</b> <a class="local col0 ref" href="#260raw" title='raw' data-ref="260raw" data-ref-filename="260raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col8 ref" href="#258plane_id" title='plane_id' data-ref="258plane_id" data-ref-filename="258plane_id">plane_id</a>] &lt;= <a class="local col1 ref" href="#261fifo_state" title='fifo_state' data-ref="261fifo_state" data-ref-filename="261fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="local col8 ref" href="#258plane_id" title='plane_id' data-ref="258plane_id" data-ref-filename="258plane_id">plane_id</a>];</td></tr>
<tr><th id="1831">1831</th><td>}</td></tr>
<tr><th id="1832">1832</th><td></td></tr>
<tr><th id="1833">1833</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="vlv_raw_crtc_wm_is_valid" title='vlv_raw_crtc_wm_is_valid' data-type='bool vlv_raw_crtc_wm_is_valid(const struct intel_crtc_state * crtc_state, int level)' data-ref="vlv_raw_crtc_wm_is_valid" data-ref-filename="vlv_raw_crtc_wm_is_valid">vlv_raw_crtc_wm_is_valid</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col2 decl" id="262crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="262crtc_state" data-ref-filename="262crtc_state">crtc_state</dfn>, <em>int</em> <dfn class="local col3 decl" id="263level" title='level' data-type='int' data-ref="263level" data-ref-filename="263level">level</dfn>)</td></tr>
<tr><th id="1834">1834</th><td>{</td></tr>
<tr><th id="1835">1835</th><td>	<b>return</b> <a class="tu ref fn" href="#vlv_raw_plane_wm_is_valid" title='vlv_raw_plane_wm_is_valid' data-use='c' data-ref="vlv_raw_plane_wm_is_valid" data-ref-filename="vlv_raw_plane_wm_is_valid">vlv_raw_plane_wm_is_valid</a>(<a class="local col2 ref" href="#262crtc_state" title='crtc_state' data-ref="262crtc_state" data-ref-filename="262crtc_state">crtc_state</a>, <a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>, <a class="local col3 ref" href="#263level" title='level' data-ref="263level" data-ref-filename="263level">level</a>) &amp;&amp;</td></tr>
<tr><th id="1836">1836</th><td>		<a class="tu ref fn" href="#vlv_raw_plane_wm_is_valid" title='vlv_raw_plane_wm_is_valid' data-use='c' data-ref="vlv_raw_plane_wm_is_valid" data-ref-filename="vlv_raw_plane_wm_is_valid">vlv_raw_plane_wm_is_valid</a>(<a class="local col2 ref" href="#262crtc_state" title='crtc_state' data-ref="262crtc_state" data-ref-filename="262crtc_state">crtc_state</a>, <a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>, <a class="local col3 ref" href="#263level" title='level' data-ref="263level" data-ref-filename="263level">level</a>) &amp;&amp;</td></tr>
<tr><th id="1837">1837</th><td>		<a class="tu ref fn" href="#vlv_raw_plane_wm_is_valid" title='vlv_raw_plane_wm_is_valid' data-use='c' data-ref="vlv_raw_plane_wm_is_valid" data-ref-filename="vlv_raw_plane_wm_is_valid">vlv_raw_plane_wm_is_valid</a>(<a class="local col2 ref" href="#262crtc_state" title='crtc_state' data-ref="262crtc_state" data-ref-filename="262crtc_state">crtc_state</a>, <a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>, <a class="local col3 ref" href="#263level" title='level' data-ref="263level" data-ref-filename="263level">level</a>) &amp;&amp;</td></tr>
<tr><th id="1838">1838</th><td>		<a class="tu ref fn" href="#vlv_raw_plane_wm_is_valid" title='vlv_raw_plane_wm_is_valid' data-use='c' data-ref="vlv_raw_plane_wm_is_valid" data-ref-filename="vlv_raw_plane_wm_is_valid">vlv_raw_plane_wm_is_valid</a>(<a class="local col2 ref" href="#262crtc_state" title='crtc_state' data-ref="262crtc_state" data-ref-filename="262crtc_state">crtc_state</a>, <a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>, <a class="local col3 ref" href="#263level" title='level' data-ref="263level" data-ref-filename="263level">level</a>);</td></tr>
<tr><th id="1839">1839</th><td>}</td></tr>
<tr><th id="1840">1840</th><td></td></tr>
<tr><th id="1841">1841</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="vlv_compute_pipe_wm" title='vlv_compute_pipe_wm' data-type='int vlv_compute_pipe_wm(struct intel_crtc_state * crtc_state)' data-ref="vlv_compute_pipe_wm" data-ref-filename="vlv_compute_pipe_wm">vlv_compute_pipe_wm</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col4 decl" id="264crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="264crtc_state" data-ref-filename="264crtc_state">crtc_state</dfn>)</td></tr>
<tr><th id="1842">1842</th><td>{</td></tr>
<tr><th id="1843">1843</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col5 decl" id="265crtc" title='crtc' data-type='struct intel_crtc *' data-ref="265crtc" data-ref-filename="265crtc">crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(crtc_state-&gt;base.crtc); do { extern void __compiletime_assert_1843(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(void))))) __compiletime_assert_1843(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col4 ref" href="#264crtc_state" title='crtc_state' data-ref="264crtc_state" data-ref-filename="264crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="1844">1844</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="266dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="266dev_priv" data-ref-filename="266dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col5 ref" href="#265crtc" title='crtc' data-ref="265crtc" data-ref-filename="265crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="1845">1845</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col7 decl" id="267state" title='state' data-type='struct intel_atomic_state *' data-ref="267state" data-ref-filename="267state">state</dfn> =</td></tr>
<tr><th id="1846">1846</th><td>		<a class="macro" href="intel_drv.h.html#1047" title="({ void *__mptr = (void *)(crtc_state-&gt;base.state); do { extern void __compiletime_assert_1846(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.state)), typeof(((struct intel_atomic_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.state)), typeof(void))))) __compiletime_assert_1846(); } while (0); ((struct intel_atomic_state *)(__mptr - __builtin_offsetof(struct intel_atomic_state, base))); })" data-ref="_M/to_intel_atomic_state">to_intel_atomic_state</a>(<a class="local col4 ref" href="#264crtc_state" title='crtc_state' data-ref="264crtc_state" data-ref-filename="264crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::state" title='drm_crtc_state::state' data-ref="drm_crtc_state::state" data-ref-filename="drm_crtc_state..state">state</a>);</td></tr>
<tr><th id="1847">1847</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#vlv_wm_state" title='vlv_wm_state' data-ref="vlv_wm_state" data-ref-filename="vlv_wm_state">vlv_wm_state</a> *<dfn class="local col8 decl" id="268wm_state" title='wm_state' data-type='struct vlv_wm_state *' data-ref="268wm_state" data-ref-filename="268wm_state">wm_state</dfn> = &amp;<a class="local col4 ref" href="#264crtc_state" title='crtc_state' data-ref="264crtc_state" data-ref-filename="264crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="1848">1848</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#vlv_fifo_state" title='vlv_fifo_state' data-ref="vlv_fifo_state" data-ref-filename="vlv_fifo_state">vlv_fifo_state</a> *<dfn class="local col9 decl" id="269fifo_state" title='fifo_state' data-type='const struct vlv_fifo_state *' data-ref="269fifo_state" data-ref-filename="269fifo_state">fifo_state</dfn> =</td></tr>
<tr><th id="1849">1849</th><td>		&amp;<a class="local col4 ref" href="#264crtc_state" title='crtc_state' data-ref="264crtc_state" data-ref-filename="264crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::fifo_state" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::fifo_state' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::fifo_state" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..fifo_state">fifo_state</a>;</td></tr>
<tr><th id="1850">1850</th><td>	<em>int</em> <dfn class="local col0 decl" id="270num_active_planes" title='num_active_planes' data-type='int' data-ref="270num_active_planes" data-ref-filename="270num_active_planes">num_active_planes</dfn> = <a class="macro" href="../../../../include/asm-generic/bitops/const_hweight.h.html#28" title="(__builtin_constant_p(crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) ? ((((unsigned int) ((!!((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &amp; (1ULL &lt;&lt; 0))) + (!!((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &amp; (1ULL &lt;&lt; 1))) + (!!((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &amp; (1ULL &lt;&lt; 2))) + (!!((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &amp; (1ULL &lt;&lt; 3))) + (!!((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &amp; (1ULL &lt;&lt; 4))) + (!!((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &amp; (1ULL &lt;&lt; 5))) + (!!((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &amp; (1ULL &lt;&lt; 6))) + (!!((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) : __arch_hweight32(crtc_state-&gt;active_planes &amp; ~((((1UL))) &lt;&lt; (PLANE_CURSOR))))" data-ref="_M/hweight32">hweight32</a>(<a class="local col4 ref" href="#264crtc_state" title='crtc_state' data-ref="264crtc_state" data-ref-filename="264crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::active_planes" title='intel_crtc_state::active_planes' data-ref="intel_crtc_state::active_planes" data-ref-filename="intel_crtc_state..active_planes">active_planes</a> &amp;</td></tr>
<tr><th id="1851">1851</th><td>					  ~<a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (PLANE_CURSOR))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>));</td></tr>
<tr><th id="1852">1852</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col1 decl" id="271needs_modeset" title='needs_modeset' data-type='bool' data-ref="271needs_modeset" data-ref-filename="271needs_modeset">needs_modeset</dfn> = <a class="ref fn" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_crtc_needs_modeset" title='drm_atomic_crtc_needs_modeset' data-ref="drm_atomic_crtc_needs_modeset" data-ref-filename="drm_atomic_crtc_needs_modeset">drm_atomic_crtc_needs_modeset</a>(&amp;<a class="local col4 ref" href="#264crtc_state" title='crtc_state' data-ref="264crtc_state" data-ref-filename="264crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>);</td></tr>
<tr><th id="1853">1853</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col2 decl" id="272old_plane_state" title='old_plane_state' data-type='const struct intel_plane_state *' data-ref="272old_plane_state" data-ref-filename="272old_plane_state">old_plane_state</dfn>;</td></tr>
<tr><th id="1854">1854</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col3 decl" id="273new_plane_state" title='new_plane_state' data-type='const struct intel_plane_state *' data-ref="273new_plane_state" data-ref-filename="273new_plane_state">new_plane_state</dfn>;</td></tr>
<tr><th id="1855">1855</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col4 decl" id="274plane" title='plane' data-type='struct intel_plane *' data-ref="274plane" data-ref-filename="274plane">plane</dfn>;</td></tr>
<tr><th id="1856">1856</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col5 decl" id="275plane_id" title='plane_id' data-type='enum plane_id' data-ref="275plane_id" data-ref-filename="275plane_id">plane_id</dfn>;</td></tr>
<tr><th id="1857">1857</th><td>	<em>int</em> <dfn class="local col6 decl" id="276level" title='level' data-type='int' data-ref="276level" data-ref-filename="276level">level</dfn>, <dfn class="local col7 decl" id="277ret" title='ret' data-type='int' data-ref="277ret" data-ref-filename="277ret">ret</dfn>, <dfn class="local col8 decl" id="278i" title='i' data-type='int' data-ref="278i" data-ref-filename="278i">i</dfn>;</td></tr>
<tr><th id="1858">1858</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="279dirty" title='dirty' data-type='unsigned int' data-ref="279dirty" data-ref-filename="279dirty">dirty</dfn> = <var>0</var>;</td></tr>
<tr><th id="1859">1859</th><td></td></tr>
<tr><th id="1860">1860</th><td>	<a class="macro" href="display/intel_display.h.html#333" title="for ((i) = 0; (i) &lt; (state)-&gt;base.dev-&gt;mode_config.num_total_plane &amp;&amp; ((plane) = ({ void *__mptr = (void *)((state)-&gt;base.planes[i].ptr); do { extern void __compiletime_assert_1862(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.planes[i].ptr)), typeof(((struct intel_plane *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.planes[i].ptr)), typeof(void))))) __compiletime_assert_1862(); } while (0); ((struct intel_plane *)(__mptr - __builtin_offsetof(struct intel_plane, base))); }), (old_plane_state) = ({ void *__mptr = (void *)((state)-&gt;base.planes[i].old_state); do { extern void __compiletime_assert_1862(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.planes[i].old_state)), typeof(((struct intel_plane_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.planes[i].old_state)), typeof(void))))) __compiletime_assert_1862(); } while (0); ((struct intel_plane_state *)(__mptr - __builtin_offsetof(struct intel_plane_state, base))); }), (new_plane_state) = ({ void *__mptr = (void *)((state)-&gt;base.planes[i].new_state); do { extern void __compiletime_assert_1862(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.planes[i].new_state)), typeof(((struct intel_plane_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.planes[i].new_state)), typeof(void))))) __compiletime_assert_1862(); } while (0); ((struct intel_plane_state *)(__mptr - __builtin_offsetof(struct intel_plane_state, base))); }), 1); (i)++) if (!(plane)) {} else" data-ref="_M/for_each_oldnew_intel_plane_in_state">for_each_oldnew_intel_plane_in_state</a>(<a class="local col7 ref" href="#267state" title='state' data-ref="267state" data-ref-filename="267state">state</a>, <a class="local col4 ref" href="#274plane" title='plane' data-ref="274plane" data-ref-filename="274plane">plane</a>,</td></tr>
<tr><th id="1861">1861</th><td>					     <a class="local col2 ref" href="#272old_plane_state" title='old_plane_state' data-ref="272old_plane_state" data-ref-filename="272old_plane_state">old_plane_state</a>,</td></tr>
<tr><th id="1862">1862</th><td>					     <a class="local col3 ref" href="#273new_plane_state" title='new_plane_state' data-ref="273new_plane_state" data-ref-filename="273new_plane_state">new_plane_state</a>, <a class="local col8 ref" href="#278i" title='i' data-ref="278i" data-ref-filename="278i">i</a>) {</td></tr>
<tr><th id="1863">1863</th><td>		<b>if</b> (<a class="local col3 ref" href="#273new_plane_state" title='new_plane_state' data-ref="273new_plane_state" data-ref-filename="273new_plane_state">new_plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::crtc" title='drm_plane_state::crtc' data-ref="drm_plane_state::crtc" data-ref-filename="drm_plane_state..crtc">crtc</a> != &amp;<a class="local col5 ref" href="#265crtc" title='crtc' data-ref="265crtc" data-ref-filename="265crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a> &amp;&amp;</td></tr>
<tr><th id="1864">1864</th><td>		    <a class="local col2 ref" href="#272old_plane_state" title='old_plane_state' data-ref="272old_plane_state" data-ref-filename="272old_plane_state">old_plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::crtc" title='drm_plane_state::crtc' data-ref="drm_plane_state::crtc" data-ref-filename="drm_plane_state..crtc">crtc</a> != &amp;<a class="local col5 ref" href="#265crtc" title='crtc' data-ref="265crtc" data-ref-filename="265crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>)</td></tr>
<tr><th id="1865">1865</th><td>			<b>continue</b>;</td></tr>
<tr><th id="1866">1866</th><td></td></tr>
<tr><th id="1867">1867</th><td>		<b>if</b> (<a class="tu ref fn" href="#vlv_raw_plane_wm_compute" title='vlv_raw_plane_wm_compute' data-use='c' data-ref="vlv_raw_plane_wm_compute" data-ref-filename="vlv_raw_plane_wm_compute">vlv_raw_plane_wm_compute</a>(<a class="local col4 ref" href="#264crtc_state" title='crtc_state' data-ref="264crtc_state" data-ref-filename="264crtc_state">crtc_state</a>, <a class="local col3 ref" href="#273new_plane_state" title='new_plane_state' data-ref="273new_plane_state" data-ref-filename="273new_plane_state">new_plane_state</a>))</td></tr>
<tr><th id="1868">1868</th><td>			<a class="local col9 ref" href="#279dirty" title='dirty' data-ref="279dirty" data-ref-filename="279dirty">dirty</a> |= <a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (plane-&gt;id))" data-ref="_M/BIT">BIT</a>(<a class="local col4 ref" href="#274plane" title='plane' data-ref="274plane" data-ref-filename="274plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>);</td></tr>
<tr><th id="1869">1869</th><td>	}</td></tr>
<tr><th id="1870">1870</th><td></td></tr>
<tr><th id="1871">1871</th><td>	<i>/*</i></td></tr>
<tr><th id="1872">1872</th><td><i>	 * DSPARB registers may have been reset due to the</i></td></tr>
<tr><th id="1873">1873</th><td><i>	 * power well being turned off. Make sure we restore</i></td></tr>
<tr><th id="1874">1874</th><td><i>	 * them to a consistent state even if no primary/sprite</i></td></tr>
<tr><th id="1875">1875</th><td><i>	 * planes are initially active.</i></td></tr>
<tr><th id="1876">1876</th><td><i>	 */</i></td></tr>
<tr><th id="1877">1877</th><td>	<b>if</b> (<a class="local col1 ref" href="#271needs_modeset" title='needs_modeset' data-ref="271needs_modeset" data-ref-filename="271needs_modeset">needs_modeset</a>)</td></tr>
<tr><th id="1878">1878</th><td>		<a class="local col4 ref" href="#264crtc_state" title='crtc_state' data-ref="264crtc_state" data-ref-filename="264crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::fifo_changed" title='intel_crtc_state::fifo_changed' data-ref="intel_crtc_state::fifo_changed" data-ref-filename="intel_crtc_state..fifo_changed">fifo_changed</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="1879">1879</th><td></td></tr>
<tr><th id="1880">1880</th><td>	<b>if</b> (!<a class="local col9 ref" href="#279dirty" title='dirty' data-ref="279dirty" data-ref-filename="279dirty">dirty</a>)</td></tr>
<tr><th id="1881">1881</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1882">1882</th><td></td></tr>
<tr><th id="1883">1883</th><td>	<i>/* cursor changes don't warrant a FIFO recompute */</i></td></tr>
<tr><th id="1884">1884</th><td>	<b>if</b> (<a class="local col9 ref" href="#279dirty" title='dirty' data-ref="279dirty" data-ref-filename="279dirty">dirty</a> &amp; ~<a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (PLANE_CURSOR))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>)) {</td></tr>
<tr><th id="1885">1885</th><td>		<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col0 decl" id="280old_crtc_state" title='old_crtc_state' data-type='const struct intel_crtc_state *' data-ref="280old_crtc_state" data-ref-filename="280old_crtc_state">old_crtc_state</dfn> =</td></tr>
<tr><th id="1886">1886</th><td>			<a class="ref fn" href="intel_drv.h.html#intel_atomic_get_old_crtc_state" title='intel_atomic_get_old_crtc_state' data-ref="intel_atomic_get_old_crtc_state" data-ref-filename="intel_atomic_get_old_crtc_state">intel_atomic_get_old_crtc_state</a>(<a class="local col7 ref" href="#267state" title='state' data-ref="267state" data-ref-filename="267state">state</a>, <a class="local col5 ref" href="#265crtc" title='crtc' data-ref="265crtc" data-ref-filename="265crtc">crtc</a>);</td></tr>
<tr><th id="1887">1887</th><td>		<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#vlv_fifo_state" title='vlv_fifo_state' data-ref="vlv_fifo_state" data-ref-filename="vlv_fifo_state">vlv_fifo_state</a> *<dfn class="local col1 decl" id="281old_fifo_state" title='old_fifo_state' data-type='const struct vlv_fifo_state *' data-ref="281old_fifo_state" data-ref-filename="281old_fifo_state">old_fifo_state</dfn> =</td></tr>
<tr><th id="1888">1888</th><td>			&amp;<a class="local col0 ref" href="#280old_crtc_state" title='old_crtc_state' data-ref="280old_crtc_state" data-ref-filename="280old_crtc_state">old_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::fifo_state" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::fifo_state' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::fifo_state" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..fifo_state">fifo_state</a>;</td></tr>
<tr><th id="1889">1889</th><td></td></tr>
<tr><th id="1890">1890</th><td>		<a class="local col7 ref" href="#277ret" title='ret' data-ref="277ret" data-ref-filename="277ret">ret</a> = <a class="tu ref fn" href="#vlv_compute_fifo" title='vlv_compute_fifo' data-use='c' data-ref="vlv_compute_fifo" data-ref-filename="vlv_compute_fifo">vlv_compute_fifo</a>(<a class="local col4 ref" href="#264crtc_state" title='crtc_state' data-ref="264crtc_state" data-ref-filename="264crtc_state">crtc_state</a>);</td></tr>
<tr><th id="1891">1891</th><td>		<b>if</b> (<a class="local col7 ref" href="#277ret" title='ret' data-ref="277ret" data-ref-filename="277ret">ret</a>)</td></tr>
<tr><th id="1892">1892</th><td>			<b>return</b> <a class="local col7 ref" href="#277ret" title='ret' data-ref="277ret" data-ref-filename="277ret">ret</a>;</td></tr>
<tr><th id="1893">1893</th><td></td></tr>
<tr><th id="1894">1894</th><td>		<b>if</b> (<a class="local col1 ref" href="#271needs_modeset" title='needs_modeset' data-ref="271needs_modeset" data-ref-filename="271needs_modeset">needs_modeset</a> ||</td></tr>
<tr><th id="1895">1895</th><td>		    <a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memcmp" title='memcmp' data-ref="memcmp" data-ref-filename="memcmp">memcmp</a>(<a class="local col1 ref" href="#281old_fifo_state" title='old_fifo_state' data-ref="281old_fifo_state" data-ref-filename="281old_fifo_state">old_fifo_state</a>, <a class="local col9 ref" href="#269fifo_state" title='fifo_state' data-ref="269fifo_state" data-ref-filename="269fifo_state">fifo_state</a>,</td></tr>
<tr><th id="1896">1896</th><td>			   <b>sizeof</b>(*<a class="local col9 ref" href="#269fifo_state" title='fifo_state' data-ref="269fifo_state" data-ref-filename="269fifo_state">fifo_state</a>)) != <var>0</var>)</td></tr>
<tr><th id="1897">1897</th><td>			<a class="local col4 ref" href="#264crtc_state" title='crtc_state' data-ref="264crtc_state" data-ref-filename="264crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::fifo_changed" title='intel_crtc_state::fifo_changed' data-ref="intel_crtc_state::fifo_changed" data-ref-filename="intel_crtc_state..fifo_changed">fifo_changed</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="1898">1898</th><td>	}</td></tr>
<tr><th id="1899">1899</th><td></td></tr>
<tr><th id="1900">1900</th><td>	<i>/* initially allow all levels */</i></td></tr>
<tr><th id="1901">1901</th><td>	<a class="local col8 ref" href="#268wm_state" title='wm_state' data-ref="268wm_state" data-ref-filename="268wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::num_levels" title='vlv_wm_state::num_levels' data-ref="vlv_wm_state::num_levels" data-ref-filename="vlv_wm_state..num_levels">num_levels</a> = <a class="tu ref fn" href="#intel_wm_num_levels" title='intel_wm_num_levels' data-use='c' data-ref="intel_wm_num_levels" data-ref-filename="intel_wm_num_levels">intel_wm_num_levels</a>(<a class="local col6 ref" href="#266dev_priv" title='dev_priv' data-ref="266dev_priv" data-ref-filename="266dev_priv">dev_priv</a>);</td></tr>
<tr><th id="1902">1902</th><td>	<i>/*</i></td></tr>
<tr><th id="1903">1903</th><td><i>	 * Note that enabling cxsr with no primary/sprite planes</i></td></tr>
<tr><th id="1904">1904</th><td><i>	 * enabled can wedge the pipe. Hence we only allow cxsr</i></td></tr>
<tr><th id="1905">1905</th><td><i>	 * with exactly one enabled primary/sprite plane.</i></td></tr>
<tr><th id="1906">1906</th><td><i>	 */</i></td></tr>
<tr><th id="1907">1907</th><td>	<a class="local col8 ref" href="#268wm_state" title='wm_state' data-ref="268wm_state" data-ref-filename="268wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::cxsr" title='vlv_wm_state::cxsr' data-ref="vlv_wm_state::cxsr" data-ref-filename="vlv_wm_state..cxsr">cxsr</a> = <a class="local col5 ref" href="#265crtc" title='crtc' data-ref="265crtc" data-ref-filename="265crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::pipe" title='intel_crtc::pipe' data-ref="intel_crtc::pipe" data-ref-filename="intel_crtc..pipe">pipe</a> != <a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a> &amp;&amp; <a class="local col0 ref" href="#270num_active_planes" title='num_active_planes' data-ref="270num_active_planes" data-ref-filename="270num_active_planes">num_active_planes</a> == <var>1</var>;</td></tr>
<tr><th id="1908">1908</th><td></td></tr>
<tr><th id="1909">1909</th><td>	<b>for</b> (<a class="local col6 ref" href="#276level" title='level' data-ref="276level" data-ref-filename="276level">level</a> = <var>0</var>; <a class="local col6 ref" href="#276level" title='level' data-ref="276level" data-ref-filename="276level">level</a> &lt; <a class="local col8 ref" href="#268wm_state" title='wm_state' data-ref="268wm_state" data-ref-filename="268wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::num_levels" title='vlv_wm_state::num_levels' data-ref="vlv_wm_state::num_levels" data-ref-filename="vlv_wm_state..num_levels">num_levels</a>; <a class="local col6 ref" href="#276level" title='level' data-ref="276level" data-ref-filename="276level">level</a>++) {</td></tr>
<tr><th id="1910">1910</th><td>		<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#g4x_pipe_wm" title='g4x_pipe_wm' data-ref="g4x_pipe_wm" data-ref-filename="g4x_pipe_wm">g4x_pipe_wm</a> *<dfn class="local col2 decl" id="282raw" title='raw' data-type='const struct g4x_pipe_wm *' data-ref="282raw" data-ref-filename="282raw">raw</dfn> = &amp;<a class="local col4 ref" href="#264crtc_state" title='crtc_state' data-ref="264crtc_state" data-ref-filename="264crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="local col6 ref" href="#276level" title='level' data-ref="276level" data-ref-filename="276level">level</a>];</td></tr>
<tr><th id="1911">1911</th><td>		<em>const</em> <em>int</em> <dfn class="local col3 decl" id="283sr_fifo_size" title='sr_fifo_size' data-type='const int' data-ref="283sr_fifo_size" data-ref-filename="283sr_fifo_size">sr_fifo_size</dfn> = <a class="macro" href="i915_drv.h.html#2002" title="(&amp;(dev_priv)-&gt;__info)" data-ref="_M/INTEL_INFO">INTEL_INFO</a>(<a class="local col6 ref" href="#266dev_priv" title='dev_priv' data-ref="266dev_priv" data-ref-filename="266dev_priv">dev_priv</a>)-&gt;<a class="ref field" href="intel_device_info.h.html#intel_device_info::num_pipes" title='intel_device_info::num_pipes' data-ref="intel_device_info::num_pipes" data-ref-filename="intel_device_info..num_pipes">num_pipes</a> * <var>512</var> - <var>1</var>;</td></tr>
<tr><th id="1912">1912</th><td></td></tr>
<tr><th id="1913">1913</th><td>		<b>if</b> (!<a class="tu ref fn" href="#vlv_raw_crtc_wm_is_valid" title='vlv_raw_crtc_wm_is_valid' data-use='c' data-ref="vlv_raw_crtc_wm_is_valid" data-ref-filename="vlv_raw_crtc_wm_is_valid">vlv_raw_crtc_wm_is_valid</a>(<a class="local col4 ref" href="#264crtc_state" title='crtc_state' data-ref="264crtc_state" data-ref-filename="264crtc_state">crtc_state</a>, <a class="local col6 ref" href="#276level" title='level' data-ref="276level" data-ref-filename="276level">level</a>))</td></tr>
<tr><th id="1914">1914</th><td>			<b>break</b>;</td></tr>
<tr><th id="1915">1915</th><td></td></tr>
<tr><th id="1916">1916</th><td>		<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col5 ref" href="#265crtc" title='crtc' data-ref="265crtc" data-ref-filename="265crtc">crtc</a>, <a class="local col5 ref" href="#275plane_id" title='plane_id' data-ref="275plane_id" data-ref-filename="275plane_id">plane_id</a>) {</td></tr>
<tr><th id="1917">1917</th><td>			<a class="local col8 ref" href="#268wm_state" title='wm_state' data-ref="268wm_state" data-ref-filename="268wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::wm" title='vlv_wm_state::wm' data-ref="vlv_wm_state::wm" data-ref-filename="vlv_wm_state..wm">wm</a>[<a class="local col6 ref" href="#276level" title='level' data-ref="276level" data-ref-filename="276level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col5 ref" href="#275plane_id" title='plane_id' data-ref="275plane_id" data-ref-filename="275plane_id">plane_id</a>] =</td></tr>
<tr><th id="1918">1918</th><td>				<a class="tu ref fn" href="#vlv_invert_wm_value" title='vlv_invert_wm_value' data-use='c' data-ref="vlv_invert_wm_value" data-ref-filename="vlv_invert_wm_value">vlv_invert_wm_value</a>(<a class="local col2 ref" href="#282raw" title='raw' data-ref="282raw" data-ref-filename="282raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col5 ref" href="#275plane_id" title='plane_id' data-ref="275plane_id" data-ref-filename="275plane_id">plane_id</a>],</td></tr>
<tr><th id="1919">1919</th><td>						    <a class="local col9 ref" href="#269fifo_state" title='fifo_state' data-ref="269fifo_state" data-ref-filename="269fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="local col5 ref" href="#275plane_id" title='plane_id' data-ref="275plane_id" data-ref-filename="275plane_id">plane_id</a>]);</td></tr>
<tr><th id="1920">1920</th><td>		}</td></tr>
<tr><th id="1921">1921</th><td></td></tr>
<tr><th id="1922">1922</th><td>		<a class="local col8 ref" href="#268wm_state" title='wm_state' data-ref="268wm_state" data-ref-filename="268wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::sr" title='vlv_wm_state::sr' data-ref="vlv_wm_state::sr" data-ref-filename="vlv_wm_state..sr">sr</a>[<a class="local col6 ref" href="#276level" title='level' data-ref="276level" data-ref-filename="276level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> =</td></tr>
<tr><th id="1923">1923</th><td>			<a class="tu ref fn" href="#vlv_invert_wm_value" title='vlv_invert_wm_value' data-use='c' data-ref="vlv_invert_wm_value" data-ref-filename="vlv_invert_wm_value">vlv_invert_wm_value</a>(<a class="macro" href="../../../../include/linux/kernel.h.html#877" title="__builtin_choose_expr(((!!(sizeof((typeof((typeof(raw-&gt;plane[PLANE_PRIMARY]))__builtin_choose_expr(((!!(sizeof((typeof(raw-&gt;plane[PLANE_PRIMARY]) *)1 == (typeof(raw-&gt;plane[PLANE_SPRITE0]) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(raw-&gt;plane[PLANE_PRIMARY]) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(raw-&gt;plane[PLANE_SPRITE0]) * 0l)) : (int *)8))))), ((raw-&gt;plane[PLANE_PRIMARY]) &gt; (raw-&gt;plane[PLANE_SPRITE0]) ? (raw-&gt;plane[PLANE_PRIMARY]) : (raw-&gt;plane[PLANE_SPRITE0])), ({ typeof(raw-&gt;plane[PLANE_PRIMARY]) __UNIQUE_ID___x285 = (raw-&gt;plane[PLANE_PRIMARY]); typeof(raw-&gt;plane[PLANE_SPRITE0]) __UNIQUE_ID___y286 = (raw-&gt;plane[PLANE_SPRITE0]); ((__UNIQUE_ID___x285) &gt; (__UNIQUE_ID___y286) ? (__UNIQUE_ID___x285) : (__UNIQUE_ID___y286)); }))) *)1 == (typeof(raw-&gt;plane[PLANE_SPRITE1]) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((typeof(raw-&gt;plane[PLANE_PRIMARY]))__builtin_choose_expr(((!!(sizeof((typeof(raw-&gt;plane[PLANE_PRIMARY]) *)1 == (typeof(raw-&gt;plane[PLANE_SPRITE0]) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(raw-&gt;plane[PLANE_PRIMARY]) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(raw-&gt;plane[PLANE_SPRITE0]) * 0l)) : (int *)8))))), ((raw-&gt;plane[PLANE_PRIMARY]) &gt; (raw-&gt;plane[PLANE_SPRITE0]) ? (raw-&gt;plane[PLANE_PRIMARY]) : (raw-&gt;plane[PLANE_SPRITE0])), ({ typeof(raw-&gt;plane[PLANE_PRIMARY]) __UNIQUE_ID___x285 = (raw-&gt;plane[PLANE_PRIMARY]); typeof(raw-&gt;plane[PLANE_SPRITE0]) __UNIQUE_ID___y286 = (raw-&gt;plane[PLANE_SPRITE0]); ((__UNIQUE_ID___x285) &gt; (__UNIQUE_ID___y286) ? (__UNIQUE_ID___x285) : (__UNIQUE_ID___y286)); }))) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(raw-&gt;plane[PLANE_SPRITE1]) * 0l)) : (int *)8))))), (((typeof(raw-&gt;plane[PLANE_PRIMARY]))__builtin_choose_expr(((!!(sizeof((typeof(raw-&gt;plane[PLANE_PRIMARY]) *)1 == (typeof(raw-&gt;plane[PLANE_SPRITE0]) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(raw-&gt;plane[PLANE_PRIMARY]) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(raw-&gt;plane[PLANE_SPRITE0]) * 0l)) : (int *)8))))), ((raw-&gt;plane[PLANE_PRIMARY]) &gt; (raw-&gt;plane[PLANE_SPRITE0]) ? (raw-&gt;plane[PLANE_PRIMARY]) : (raw-&gt;plane[PLANE_SPRITE0])), ({ typeof(raw-&gt;plane[PLANE_PRIMARY]) __UNIQUE_ID___x285 = (raw-&gt;plane[PLANE_PRIMARY]); typeof(raw-&gt;plane[PLANE_SPRITE0]) __UNIQUE_ID___y286 = (raw-&gt;plane[PLANE_SPRITE0]); ((__UNIQUE_ID___x285) &gt; (__UNIQUE_ID___y286) ? (__UNIQUE_ID___x285) : (__UNIQUE_ID___y286)); }))) &gt; (raw-&gt;plane[PLANE_SPRITE1]) ? ((typeof(raw-&gt;plane[PLANE_PRIMARY]))__builtin_choose_expr(((!!(sizeof((typeof(raw-&gt;plane[PLANE_PRIMARY]) *)1 == (typeof(raw-&gt;plane[PLANE_SPRITE0]) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(raw-&gt;plane[PLANE_PRIMARY]) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(raw-&gt;plane[PLANE_SPRITE0]) * 0l)) : (int *)8))))), ((raw-&gt;plane[PLANE_PRIMARY]) &gt; (raw-&gt;plane[PLANE_SPRITE0]) ? (raw-&gt;plane[PLANE_PRIMARY]) : (raw-&gt;plane[PLANE_SPRITE0])), ({ typeof(raw-&gt;plane[PLANE_PRIMARY]) __UNIQUE_ID___x285 = (raw-&gt;plane[PLANE_PRIMARY]); typeof(raw-&gt;plane[PLANE_SPRITE0]) __UNIQUE_ID___y286 = (raw-&gt;plane[PLANE_SPRITE0]); ((__UNIQUE_ID___x285) &gt; (__UNIQUE_ID___y286) ? (__UNIQUE_ID___x285) : (__UNIQUE_ID___y286)); }))) : (raw-&gt;plane[PLANE_SPRITE1])), ({ typeof((typeof(raw-&gt;plane[PLANE_PRIMARY]))__builtin_choose_expr(((!!(sizeof((typeof(raw-&gt;plane[PLANE_PRIMARY]) *)1 == (typeof(raw-&gt;plane[PLANE_SPRITE0]) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(raw-&gt;plane[PLANE_PRIMARY]) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(raw-&gt;plane[PLANE_SPRITE0]) * 0l)) : (int *)8))))), ((raw-&gt;plane[PLANE_PRIMARY]) &gt; (raw-&gt;plane[PLANE_SPRITE0]) ? (raw-&gt;plane[PLANE_PRIMARY]) : (raw-&gt;plane[PLANE_SPRITE0])), ({ typeof(raw-&gt;plane[PLANE_PRIMARY]) __UNIQUE_ID___x285 = (raw-&gt;plane[PLANE_PRIMARY]); typeof(raw-&gt;plane[PLANE_SPRITE0]) __UNIQUE_ID___y286 = (raw-&gt;plane[PLANE_SPRITE0]); ((__UNIQUE_ID___x285) &gt; (__UNIQUE_ID___y286) ? (__UNIQUE_ID___x285) : (__UNIQUE_ID___y286)); }))) __UNIQUE_ID___x287 = ((typeof(raw-&gt;plane[PLANE_PRIMARY]))__builtin_choose_expr(((!!(sizeof((typeof(raw-&gt;plane[PLANE_PRIMARY]) *)1 == (typeof(raw-&gt;plane[PLANE_SPRITE0]) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(raw-&gt;plane[PLANE_PRIMARY]) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(raw-&gt;plane[PLANE_SPRITE0]) * 0l)) : (int *)8))))), ((raw-&gt;plane[PLANE_PRIMARY]) &gt; (raw-&gt;plane[PLANE_SPRITE0]) ? (raw-&gt;plane[PLANE_PRIMARY]) : (raw-&gt;plane[PLANE_SPRITE0])), ({ typeof(raw-&gt;plane[PLANE_PRIMARY]) __UNIQUE_ID___x285 = (raw-&gt;plane[PLANE_PRIMARY]); typeof(raw-&gt;plane[PLANE_SPRITE0]) __UNIQUE_ID___y286 = (raw-&gt;plane[PLANE_SPRITE0]); ((__UNIQUE_ID___x285) &gt; (__UNIQUE_ID___y286) ? (__UNIQUE_ID___x285) : (__UNIQUE_ID___y286)); }))); typeof(raw-&gt;plane[PLANE_SPRITE1]) __UNIQUE_ID___y288 = (raw-&gt;plane[PLANE_SPRITE1]); ((__UNIQUE_ID___x287) &gt; (__UNIQUE_ID___y288) ? (__UNIQUE_ID___x287) : (__UNIQUE_ID___y288)); }))" data-ref="_M/max3">max3</a>(<a class="local col2 ref" href="#282raw" title='raw' data-ref="282raw" data-ref-filename="282raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>],</td></tr>
<tr><th id="1924">1924</th><td>						 <a class="local col2 ref" href="#282raw" title='raw' data-ref="282raw" data-ref-filename="282raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>],</td></tr>
<tr><th id="1925">1925</th><td>						 <a class="local col2 ref" href="#282raw" title='raw' data-ref="282raw" data-ref-filename="282raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>]),</td></tr>
<tr><th id="1926">1926</th><td>					    <a class="local col3 ref" href="#283sr_fifo_size" title='sr_fifo_size' data-ref="283sr_fifo_size" data-ref-filename="283sr_fifo_size">sr_fifo_size</a>);</td></tr>
<tr><th id="1927">1927</th><td></td></tr>
<tr><th id="1928">1928</th><td>		<a class="local col8 ref" href="#268wm_state" title='wm_state' data-ref="268wm_state" data-ref-filename="268wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::sr" title='vlv_wm_state::sr' data-ref="vlv_wm_state::sr" data-ref-filename="vlv_wm_state..sr">sr</a>[<a class="local col6 ref" href="#276level" title='level' data-ref="276level" data-ref-filename="276level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a> =</td></tr>
<tr><th id="1929">1929</th><td>			<a class="tu ref fn" href="#vlv_invert_wm_value" title='vlv_invert_wm_value' data-use='c' data-ref="vlv_invert_wm_value" data-ref-filename="vlv_invert_wm_value">vlv_invert_wm_value</a>(<a class="local col2 ref" href="#282raw" title='raw' data-ref="282raw" data-ref-filename="282raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>],</td></tr>
<tr><th id="1930">1930</th><td>					    <var>63</var>);</td></tr>
<tr><th id="1931">1931</th><td>	}</td></tr>
<tr><th id="1932">1932</th><td></td></tr>
<tr><th id="1933">1933</th><td>	<b>if</b> (<a class="local col6 ref" href="#276level" title='level' data-ref="276level" data-ref-filename="276level">level</a> == <var>0</var>)</td></tr>
<tr><th id="1934">1934</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="1935">1935</th><td></td></tr>
<tr><th id="1936">1936</th><td>	<i>/* limit to only levels we can actually handle */</i></td></tr>
<tr><th id="1937">1937</th><td>	<a class="local col8 ref" href="#268wm_state" title='wm_state' data-ref="268wm_state" data-ref-filename="268wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::num_levels" title='vlv_wm_state::num_levels' data-ref="vlv_wm_state::num_levels" data-ref-filename="vlv_wm_state..num_levels">num_levels</a> = <a class="local col6 ref" href="#276level" title='level' data-ref="276level" data-ref-filename="276level">level</a>;</td></tr>
<tr><th id="1938">1938</th><td></td></tr>
<tr><th id="1939">1939</th><td>	<i>/* invalidate the higher levels */</i></td></tr>
<tr><th id="1940">1940</th><td>	<a class="tu ref fn" href="#vlv_invalidate_wms" title='vlv_invalidate_wms' data-use='c' data-ref="vlv_invalidate_wms" data-ref-filename="vlv_invalidate_wms">vlv_invalidate_wms</a>(<a class="local col5 ref" href="#265crtc" title='crtc' data-ref="265crtc" data-ref-filename="265crtc">crtc</a>, <a class="local col8 ref" href="#268wm_state" title='wm_state' data-ref="268wm_state" data-ref-filename="268wm_state">wm_state</a>, <a class="local col6 ref" href="#276level" title='level' data-ref="276level" data-ref-filename="276level">level</a>);</td></tr>
<tr><th id="1941">1941</th><td></td></tr>
<tr><th id="1942">1942</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1943">1943</th><td>}</td></tr>
<tr><th id="1944">1944</th><td></td></tr>
<tr><th id="1945">1945</th><td><u>#define <dfn class="macro" id="_M/VLV_FIFO" data-ref="_M/VLV_FIFO">VLV_FIFO</dfn>(plane, value) \</u></td></tr>
<tr><th id="1946">1946</th><td><u>	(((value) &lt;&lt; DSPARB_ ## plane ## _SHIFT_VLV) &amp; DSPARB_ ## plane ## _MASK_VLV)</u></td></tr>
<tr><th id="1947">1947</th><td></td></tr>
<tr><th id="1948">1948</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vlv_atomic_update_fifo" title='vlv_atomic_update_fifo' data-type='void vlv_atomic_update_fifo(struct intel_atomic_state * state, struct intel_crtc_state * crtc_state)' data-ref="vlv_atomic_update_fifo" data-ref-filename="vlv_atomic_update_fifo">vlv_atomic_update_fifo</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col4 decl" id="284state" title='state' data-type='struct intel_atomic_state *' data-ref="284state" data-ref-filename="284state">state</dfn>,</td></tr>
<tr><th id="1949">1949</th><td>				   <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col5 decl" id="285crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="285crtc_state" data-ref-filename="285crtc_state">crtc_state</dfn>)</td></tr>
<tr><th id="1950">1950</th><td>{</td></tr>
<tr><th id="1951">1951</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col6 decl" id="286crtc" title='crtc' data-type='struct intel_crtc *' data-ref="286crtc" data-ref-filename="286crtc">crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(crtc_state-&gt;base.crtc); do { extern void __compiletime_assert_1951(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(void))))) __compiletime_assert_1951(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col5 ref" href="#285crtc_state" title='crtc_state' data-ref="285crtc_state" data-ref-filename="285crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="1952">1952</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="287dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="287dev_priv" data-ref-filename="287dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col6 ref" href="#286crtc" title='crtc' data-ref="286crtc" data-ref-filename="286crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="1953">1953</th><td>	<b>struct</b> <a class="type" href="intel_uncore.h.html#intel_uncore" title='intel_uncore' data-ref="intel_uncore" data-ref-filename="intel_uncore">intel_uncore</a> *<dfn class="local col8 decl" id="288uncore" title='uncore' data-type='struct intel_uncore *' data-ref="288uncore" data-ref-filename="288uncore">uncore</dfn> = &amp;<a class="local col7 ref" href="#287dev_priv" title='dev_priv' data-ref="287dev_priv" data-ref-filename="287dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>;</td></tr>
<tr><th id="1954">1954</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#vlv_fifo_state" title='vlv_fifo_state' data-ref="vlv_fifo_state" data-ref-filename="vlv_fifo_state">vlv_fifo_state</a> *<dfn class="local col9 decl" id="289fifo_state" title='fifo_state' data-type='const struct vlv_fifo_state *' data-ref="289fifo_state" data-ref-filename="289fifo_state">fifo_state</dfn> =</td></tr>
<tr><th id="1955">1955</th><td>		&amp;<a class="local col5 ref" href="#285crtc_state" title='crtc_state' data-ref="285crtc_state" data-ref-filename="285crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::fifo_state" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::fifo_state' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::fifo_state" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..fifo_state">fifo_state</a>;</td></tr>
<tr><th id="1956">1956</th><td>	<em>int</em> <dfn class="local col0 decl" id="290sprite0_start" title='sprite0_start' data-type='int' data-ref="290sprite0_start" data-ref-filename="290sprite0_start">sprite0_start</dfn>, <dfn class="local col1 decl" id="291sprite1_start" title='sprite1_start' data-type='int' data-ref="291sprite1_start" data-ref-filename="291sprite1_start">sprite1_start</dfn>, <dfn class="local col2 decl" id="292fifo_size" title='fifo_size' data-type='int' data-ref="292fifo_size" data-ref-filename="292fifo_size">fifo_size</dfn>;</td></tr>
<tr><th id="1957">1957</th><td></td></tr>
<tr><th id="1958">1958</th><td>	<b>if</b> (!<a class="local col5 ref" href="#285crtc_state" title='crtc_state' data-ref="285crtc_state" data-ref-filename="285crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::fifo_changed" title='intel_crtc_state::fifo_changed' data-ref="intel_crtc_state::fifo_changed" data-ref-filename="intel_crtc_state..fifo_changed">fifo_changed</a>)</td></tr>
<tr><th id="1959">1959</th><td>		<b>return</b>;</td></tr>
<tr><th id="1960">1960</th><td></td></tr>
<tr><th id="1961">1961</th><td>	<a class="local col0 ref" href="#290sprite0_start" title='sprite0_start' data-ref="290sprite0_start" data-ref-filename="290sprite0_start">sprite0_start</a> = <a class="local col9 ref" href="#289fifo_state" title='fifo_state' data-ref="289fifo_state" data-ref-filename="289fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>];</td></tr>
<tr><th id="1962">1962</th><td>	<a class="local col1 ref" href="#291sprite1_start" title='sprite1_start' data-ref="291sprite1_start" data-ref-filename="291sprite1_start">sprite1_start</a> = <a class="local col9 ref" href="#289fifo_state" title='fifo_state' data-ref="289fifo_state" data-ref-filename="289fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] + <a class="local col0 ref" href="#290sprite0_start" title='sprite0_start' data-ref="290sprite0_start" data-ref-filename="290sprite0_start">sprite0_start</a>;</td></tr>
<tr><th id="1963">1963</th><td>	<a class="local col2 ref" href="#292fifo_size" title='fifo_size' data-ref="292fifo_size" data-ref-filename="292fifo_size">fifo_size</a> = <a class="local col9 ref" href="#289fifo_state" title='fifo_state' data-ref="289fifo_state" data-ref-filename="289fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] + <a class="local col1 ref" href="#291sprite1_start" title='sprite1_start' data-ref="291sprite1_start" data-ref-filename="291sprite1_start">sprite1_start</a>;</td></tr>
<tr><th id="1964">1964</th><td></td></tr>
<tr><th id="1965">1965</th><td>	<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((fifo_state-&gt;plane[PLANE_CURSOR] != 63)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;fifo_state-&gt;plane[PLANE_CURSOR] != 63&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (1965), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (293)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col9 ref" href="#289fifo_state" title='fifo_state' data-ref="289fifo_state" data-ref-filename="289fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>] != <var>63</var>);</td></tr>
<tr><th id="1966">1966</th><td>	<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((fifo_size != 511)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;fifo_size != 511&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (1966), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (295)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col2 ref" href="#292fifo_size" title='fifo_size' data-ref="292fifo_size" data-ref-filename="292fifo_size">fifo_size</a> != <var>511</var>);</td></tr>
<tr><th id="1967">1967</th><td></td></tr>
<tr><th id="1968">1968</th><td>	<a class="ref fn" href="i915_trace.h.html#260" title='trace_vlv_fifo_size' data-ref="trace_vlv_fifo_size" data-ref-filename="trace_vlv_fifo_size">trace_vlv_fifo_size</a>(<a class="local col6 ref" href="#286crtc" title='crtc' data-ref="286crtc" data-ref-filename="286crtc">crtc</a>, <a class="local col0 ref" href="#290sprite0_start" title='sprite0_start' data-ref="290sprite0_start" data-ref-filename="290sprite0_start">sprite0_start</a>, <a class="local col1 ref" href="#291sprite1_start" title='sprite1_start' data-ref="291sprite1_start" data-ref-filename="291sprite1_start">sprite1_start</a>, <a class="local col2 ref" href="#292fifo_size" title='fifo_size' data-ref="292fifo_size" data-ref-filename="292fifo_size">fifo_size</a>);</td></tr>
<tr><th id="1969">1969</th><td></td></tr>
<tr><th id="1970">1970</th><td>	<i>/*</i></td></tr>
<tr><th id="1971">1971</th><td><i>	 * uncore.lock serves a double purpose here. It allows us to</i></td></tr>
<tr><th id="1972">1972</th><td><i>	 * use the less expensive I915_{READ,WRITE}_FW() functions, and</i></td></tr>
<tr><th id="1973">1973</th><td><i>	 * it protects the DSPARB registers from getting clobbered by</i></td></tr>
<tr><th id="1974">1974</th><td><i>	 * parallel updates from multiple pipes.</i></td></tr>
<tr><th id="1975">1975</th><td><i>	 *</i></td></tr>
<tr><th id="1976">1976</th><td><i>	 * intel_pipe_update_start() has already disabled interrupts</i></td></tr>
<tr><th id="1977">1977</th><td><i>	 * for us, so a plain spin_lock() is sufficient here.</i></td></tr>
<tr><th id="1978">1978</th><td><i>	 */</i></td></tr>
<tr><th id="1979">1979</th><td>	<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_lock" title='spin_lock' data-ref="spin_lock" data-ref-filename="spin_lock">spin_lock</a>(&amp;<a class="local col8 ref" href="#288uncore" title='uncore' data-ref="288uncore" data-ref-filename="288uncore">uncore</a>-&gt;<a class="ref field" href="intel_uncore.h.html#intel_uncore::lock" title='intel_uncore::lock' data-ref="intel_uncore::lock" data-ref-filename="intel_uncore..lock">lock</a>);</td></tr>
<tr><th id="1980">1980</th><td></td></tr>
<tr><th id="1981">1981</th><td>	<b>switch</b> (<a class="local col6 ref" href="#286crtc" title='crtc' data-ref="286crtc" data-ref-filename="286crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::pipe" title='intel_crtc::pipe' data-ref="intel_crtc::pipe" data-ref-filename="intel_crtc..pipe">pipe</a>) {</td></tr>
<tr><th id="1982">1982</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col3 decl" id="293dsparb" title='dsparb' data-type='u32' data-ref="293dsparb" data-ref-filename="293dsparb">dsparb</dfn>, <dfn class="local col4 decl" id="294dsparb2" title='dsparb2' data-type='u32' data-ref="294dsparb2" data-ref-filename="294dsparb2">dsparb2</dfn>, <dfn class="local col5 decl" id="295dsparb3" title='dsparb3' data-type='u32' data-ref="295dsparb3" data-ref-filename="295dsparb3">dsparb3</dfn>;</td></tr>
<tr><th id="1983">1983</th><td>	<b>case</b> <a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>:</td></tr>
<tr><th id="1984">1984</th><td>		<a class="local col3 ref" href="#293dsparb" title='dsparb' data-ref="293dsparb" data-ref-filename="293dsparb">dsparb</a> = <a class="macro" href="intel_uncore.h.html#367" title="__raw_uncore_read32(uncore, ((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) }))" data-ref="_M/intel_uncore_read_fw">intel_uncore_read_fw</a>(<a class="local col8 ref" href="#288uncore" title='uncore' data-ref="288uncore" data-ref-filename="288uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#5854" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) })" data-ref="_M/DSPARB">DSPARB</a>);</td></tr>
<tr><th id="1985">1985</th><td>		<a class="local col4 ref" href="#294dsparb2" title='dsparb2' data-ref="294dsparb2" data-ref-filename="294dsparb2">dsparb2</a> = <a class="macro" href="intel_uncore.h.html#367" title="__raw_uncore_read32(uncore, ((const i915_reg_t){ .reg = (0x180000 + 0x70060) }))" data-ref="_M/intel_uncore_read_fw">intel_uncore_read_fw</a>(<a class="local col8 ref" href="#288uncore" title='uncore' data-ref="288uncore" data-ref-filename="288uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#5869" title="((const i915_reg_t){ .reg = (0x180000 + 0x70060) })" data-ref="_M/DSPARB2">DSPARB2</a>);</td></tr>
<tr><th id="1986">1986</th><td></td></tr>
<tr><th id="1987">1987</th><td>		<a class="local col3 ref" href="#293dsparb" title='dsparb' data-ref="293dsparb" data-ref-filename="293dsparb">dsparb</a> &amp;= ~(<a class="macro" href="#1945" title="(((0xff) &lt;&lt; 0) &amp; (0xff &lt;&lt; 0))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEA, <var>0xff</var>) |</td></tr>
<tr><th id="1988">1988</th><td>			    <a class="macro" href="#1945" title="(((0xff) &lt;&lt; 8) &amp; (0xff &lt;&lt; 8))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEB, <var>0xff</var>));</td></tr>
<tr><th id="1989">1989</th><td>		<a class="local col3 ref" href="#293dsparb" title='dsparb' data-ref="293dsparb" data-ref-filename="293dsparb">dsparb</a> |= (<a class="macro" href="#1945" title="(((sprite0_start) &lt;&lt; 0) &amp; (0xff &lt;&lt; 0))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEA, <a class="local col0 ref" href="#290sprite0_start" title='sprite0_start' data-ref="290sprite0_start" data-ref-filename="290sprite0_start">sprite0_start</a>) |</td></tr>
<tr><th id="1990">1990</th><td>			   <a class="macro" href="#1945" title="(((sprite1_start) &lt;&lt; 8) &amp; (0xff &lt;&lt; 8))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEB, <a class="local col1 ref" href="#291sprite1_start" title='sprite1_start' data-ref="291sprite1_start" data-ref-filename="291sprite1_start">sprite1_start</a>));</td></tr>
<tr><th id="1991">1991</th><td></td></tr>
<tr><th id="1992">1992</th><td>		<a class="local col4 ref" href="#294dsparb2" title='dsparb2' data-ref="294dsparb2" data-ref-filename="294dsparb2">dsparb2</a> &amp;= ~(<a class="macro" href="#1945" title="(((0x1) &lt;&lt; 0) &amp; (0x1 &lt;&lt; 0))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEA_HI, <var>0x1</var>) |</td></tr>
<tr><th id="1993">1993</th><td>			     <a class="macro" href="#1945" title="(((0x1) &lt;&lt; 4) &amp; (0x1 &lt;&lt; 4))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEB_HI, <var>0x1</var>));</td></tr>
<tr><th id="1994">1994</th><td>		<a class="local col4 ref" href="#294dsparb2" title='dsparb2' data-ref="294dsparb2" data-ref-filename="294dsparb2">dsparb2</a> |= (<a class="macro" href="#1945" title="(((sprite0_start &gt;&gt; 8) &lt;&lt; 0) &amp; (0x1 &lt;&lt; 0))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEA_HI, <a class="local col0 ref" href="#290sprite0_start" title='sprite0_start' data-ref="290sprite0_start" data-ref-filename="290sprite0_start">sprite0_start</a> &gt;&gt; <var>8</var>) |</td></tr>
<tr><th id="1995">1995</th><td>			   <a class="macro" href="#1945" title="(((sprite1_start &gt;&gt; 8) &lt;&lt; 4) &amp; (0x1 &lt;&lt; 4))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEB_HI, <a class="local col1 ref" href="#291sprite1_start" title='sprite1_start' data-ref="291sprite1_start" data-ref-filename="291sprite1_start">sprite1_start</a> &gt;&gt; <var>8</var>));</td></tr>
<tr><th id="1996">1996</th><td></td></tr>
<tr><th id="1997">1997</th><td>		<a class="macro" href="intel_uncore.h.html#368" title="__raw_uncore_write32(uncore, ((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) }), dsparb)" data-ref="_M/intel_uncore_write_fw">intel_uncore_write_fw</a>(<a class="local col8 ref" href="#288uncore" title='uncore' data-ref="288uncore" data-ref-filename="288uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#5854" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) })" data-ref="_M/DSPARB">DSPARB</a>, <a class="local col3 ref" href="#293dsparb" title='dsparb' data-ref="293dsparb" data-ref-filename="293dsparb">dsparb</a>);</td></tr>
<tr><th id="1998">1998</th><td>		<a class="macro" href="intel_uncore.h.html#368" title="__raw_uncore_write32(uncore, ((const i915_reg_t){ .reg = (0x180000 + 0x70060) }), dsparb2)" data-ref="_M/intel_uncore_write_fw">intel_uncore_write_fw</a>(<a class="local col8 ref" href="#288uncore" title='uncore' data-ref="288uncore" data-ref-filename="288uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#5869" title="((const i915_reg_t){ .reg = (0x180000 + 0x70060) })" data-ref="_M/DSPARB2">DSPARB2</a>, <a class="local col4 ref" href="#294dsparb2" title='dsparb2' data-ref="294dsparb2" data-ref-filename="294dsparb2">dsparb2</a>);</td></tr>
<tr><th id="1999">1999</th><td>		<b>break</b>;</td></tr>
<tr><th id="2000">2000</th><td>	<b>case</b> <a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>:</td></tr>
<tr><th id="2001">2001</th><td>		<a class="local col3 ref" href="#293dsparb" title='dsparb' data-ref="293dsparb" data-ref-filename="293dsparb">dsparb</a> = <a class="macro" href="intel_uncore.h.html#367" title="__raw_uncore_read32(uncore, ((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) }))" data-ref="_M/intel_uncore_read_fw">intel_uncore_read_fw</a>(<a class="local col8 ref" href="#288uncore" title='uncore' data-ref="288uncore" data-ref-filename="288uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#5854" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) })" data-ref="_M/DSPARB">DSPARB</a>);</td></tr>
<tr><th id="2002">2002</th><td>		<a class="local col4 ref" href="#294dsparb2" title='dsparb2' data-ref="294dsparb2" data-ref-filename="294dsparb2">dsparb2</a> = <a class="macro" href="intel_uncore.h.html#367" title="__raw_uncore_read32(uncore, ((const i915_reg_t){ .reg = (0x180000 + 0x70060) }))" data-ref="_M/intel_uncore_read_fw">intel_uncore_read_fw</a>(<a class="local col8 ref" href="#288uncore" title='uncore' data-ref="288uncore" data-ref-filename="288uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#5869" title="((const i915_reg_t){ .reg = (0x180000 + 0x70060) })" data-ref="_M/DSPARB2">DSPARB2</a>);</td></tr>
<tr><th id="2003">2003</th><td></td></tr>
<tr><th id="2004">2004</th><td>		<a class="local col3 ref" href="#293dsparb" title='dsparb' data-ref="293dsparb" data-ref-filename="293dsparb">dsparb</a> &amp;= ~(<a class="macro" href="#1945" title="(((0xff) &lt;&lt; 16) &amp; (0xff &lt;&lt; 16))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEC, <var>0xff</var>) |</td></tr>
<tr><th id="2005">2005</th><td>			    <a class="macro" href="#1945" title="(((0xff) &lt;&lt; 24) &amp; (0xff &lt;&lt; 24))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITED, <var>0xff</var>));</td></tr>
<tr><th id="2006">2006</th><td>		<a class="local col3 ref" href="#293dsparb" title='dsparb' data-ref="293dsparb" data-ref-filename="293dsparb">dsparb</a> |= (<a class="macro" href="#1945" title="(((sprite0_start) &lt;&lt; 16) &amp; (0xff &lt;&lt; 16))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEC, <a class="local col0 ref" href="#290sprite0_start" title='sprite0_start' data-ref="290sprite0_start" data-ref-filename="290sprite0_start">sprite0_start</a>) |</td></tr>
<tr><th id="2007">2007</th><td>			   <a class="macro" href="#1945" title="(((sprite1_start) &lt;&lt; 24) &amp; (0xff &lt;&lt; 24))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITED, <a class="local col1 ref" href="#291sprite1_start" title='sprite1_start' data-ref="291sprite1_start" data-ref-filename="291sprite1_start">sprite1_start</a>));</td></tr>
<tr><th id="2008">2008</th><td></td></tr>
<tr><th id="2009">2009</th><td>		<a class="local col4 ref" href="#294dsparb2" title='dsparb2' data-ref="294dsparb2" data-ref-filename="294dsparb2">dsparb2</a> &amp;= ~(<a class="macro" href="#1945" title="(((0xff) &lt;&lt; 8) &amp; (0x1 &lt;&lt; 8))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEC_HI, <var>0xff</var>) |</td></tr>
<tr><th id="2010">2010</th><td>			     <a class="macro" href="#1945" title="(((0xff) &lt;&lt; 12) &amp; (0x1 &lt;&lt; 12))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITED_HI, <var>0xff</var>));</td></tr>
<tr><th id="2011">2011</th><td>		<a class="local col4 ref" href="#294dsparb2" title='dsparb2' data-ref="294dsparb2" data-ref-filename="294dsparb2">dsparb2</a> |= (<a class="macro" href="#1945" title="(((sprite0_start &gt;&gt; 8) &lt;&lt; 8) &amp; (0x1 &lt;&lt; 8))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEC_HI, <a class="local col0 ref" href="#290sprite0_start" title='sprite0_start' data-ref="290sprite0_start" data-ref-filename="290sprite0_start">sprite0_start</a> &gt;&gt; <var>8</var>) |</td></tr>
<tr><th id="2012">2012</th><td>			   <a class="macro" href="#1945" title="(((sprite1_start &gt;&gt; 8) &lt;&lt; 12) &amp; (0x1 &lt;&lt; 12))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITED_HI, <a class="local col1 ref" href="#291sprite1_start" title='sprite1_start' data-ref="291sprite1_start" data-ref-filename="291sprite1_start">sprite1_start</a> &gt;&gt; <var>8</var>));</td></tr>
<tr><th id="2013">2013</th><td></td></tr>
<tr><th id="2014">2014</th><td>		<a class="macro" href="intel_uncore.h.html#368" title="__raw_uncore_write32(uncore, ((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) }), dsparb)" data-ref="_M/intel_uncore_write_fw">intel_uncore_write_fw</a>(<a class="local col8 ref" href="#288uncore" title='uncore' data-ref="288uncore" data-ref-filename="288uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#5854" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) })" data-ref="_M/DSPARB">DSPARB</a>, <a class="local col3 ref" href="#293dsparb" title='dsparb' data-ref="293dsparb" data-ref-filename="293dsparb">dsparb</a>);</td></tr>
<tr><th id="2015">2015</th><td>		<a class="macro" href="intel_uncore.h.html#368" title="__raw_uncore_write32(uncore, ((const i915_reg_t){ .reg = (0x180000 + 0x70060) }), dsparb2)" data-ref="_M/intel_uncore_write_fw">intel_uncore_write_fw</a>(<a class="local col8 ref" href="#288uncore" title='uncore' data-ref="288uncore" data-ref-filename="288uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#5869" title="((const i915_reg_t){ .reg = (0x180000 + 0x70060) })" data-ref="_M/DSPARB2">DSPARB2</a>, <a class="local col4 ref" href="#294dsparb2" title='dsparb2' data-ref="294dsparb2" data-ref-filename="294dsparb2">dsparb2</a>);</td></tr>
<tr><th id="2016">2016</th><td>		<b>break</b>;</td></tr>
<tr><th id="2017">2017</th><td>	<b>case</b> <a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>:</td></tr>
<tr><th id="2018">2018</th><td>		<a class="local col5 ref" href="#295dsparb3" title='dsparb3' data-ref="295dsparb3" data-ref-filename="295dsparb3">dsparb3</a> = <a class="macro" href="intel_uncore.h.html#367" title="__raw_uncore_read32(uncore, ((const i915_reg_t){ .reg = (0x180000 + 0x7006c) }))" data-ref="_M/intel_uncore_read_fw">intel_uncore_read_fw</a>(<a class="local col8 ref" href="#288uncore" title='uncore' data-ref="288uncore" data-ref-filename="288uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#5882" title="((const i915_reg_t){ .reg = (0x180000 + 0x7006c) })" data-ref="_M/DSPARB3">DSPARB3</a>);</td></tr>
<tr><th id="2019">2019</th><td>		<a class="local col4 ref" href="#294dsparb2" title='dsparb2' data-ref="294dsparb2" data-ref-filename="294dsparb2">dsparb2</a> = <a class="macro" href="intel_uncore.h.html#367" title="__raw_uncore_read32(uncore, ((const i915_reg_t){ .reg = (0x180000 + 0x70060) }))" data-ref="_M/intel_uncore_read_fw">intel_uncore_read_fw</a>(<a class="local col8 ref" href="#288uncore" title='uncore' data-ref="288uncore" data-ref-filename="288uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#5869" title="((const i915_reg_t){ .reg = (0x180000 + 0x70060) })" data-ref="_M/DSPARB2">DSPARB2</a>);</td></tr>
<tr><th id="2020">2020</th><td></td></tr>
<tr><th id="2021">2021</th><td>		<a class="local col5 ref" href="#295dsparb3" title='dsparb3' data-ref="295dsparb3" data-ref-filename="295dsparb3">dsparb3</a> &amp;= ~(<a class="macro" href="#1945" title="(((0xff) &lt;&lt; 0) &amp; (0xff &lt;&lt; 0))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEE, <var>0xff</var>) |</td></tr>
<tr><th id="2022">2022</th><td>			     <a class="macro" href="#1945" title="(((0xff) &lt;&lt; 8) &amp; (0xff &lt;&lt; 8))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEF, <var>0xff</var>));</td></tr>
<tr><th id="2023">2023</th><td>		<a class="local col5 ref" href="#295dsparb3" title='dsparb3' data-ref="295dsparb3" data-ref-filename="295dsparb3">dsparb3</a> |= (<a class="macro" href="#1945" title="(((sprite0_start) &lt;&lt; 0) &amp; (0xff &lt;&lt; 0))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEE, <a class="local col0 ref" href="#290sprite0_start" title='sprite0_start' data-ref="290sprite0_start" data-ref-filename="290sprite0_start">sprite0_start</a>) |</td></tr>
<tr><th id="2024">2024</th><td>			    <a class="macro" href="#1945" title="(((sprite1_start) &lt;&lt; 8) &amp; (0xff &lt;&lt; 8))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEF, <a class="local col1 ref" href="#291sprite1_start" title='sprite1_start' data-ref="291sprite1_start" data-ref-filename="291sprite1_start">sprite1_start</a>));</td></tr>
<tr><th id="2025">2025</th><td></td></tr>
<tr><th id="2026">2026</th><td>		<a class="local col4 ref" href="#294dsparb2" title='dsparb2' data-ref="294dsparb2" data-ref-filename="294dsparb2">dsparb2</a> &amp;= ~(<a class="macro" href="#1945" title="(((0xff) &lt;&lt; 16) &amp; (0x1 &lt;&lt; 16))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEE_HI, <var>0xff</var>) |</td></tr>
<tr><th id="2027">2027</th><td>			     <a class="macro" href="#1945" title="(((0xff) &lt;&lt; 20) &amp; (0x1 &lt;&lt; 20))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEF_HI, <var>0xff</var>));</td></tr>
<tr><th id="2028">2028</th><td>		<a class="local col4 ref" href="#294dsparb2" title='dsparb2' data-ref="294dsparb2" data-ref-filename="294dsparb2">dsparb2</a> |= (<a class="macro" href="#1945" title="(((sprite0_start &gt;&gt; 8) &lt;&lt; 16) &amp; (0x1 &lt;&lt; 16))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEE_HI, <a class="local col0 ref" href="#290sprite0_start" title='sprite0_start' data-ref="290sprite0_start" data-ref-filename="290sprite0_start">sprite0_start</a> &gt;&gt; <var>8</var>) |</td></tr>
<tr><th id="2029">2029</th><td>			   <a class="macro" href="#1945" title="(((sprite1_start &gt;&gt; 8) &lt;&lt; 20) &amp; (0x1 &lt;&lt; 20))" data-ref="_M/VLV_FIFO">VLV_FIFO</a>(SPRITEF_HI, <a class="local col1 ref" href="#291sprite1_start" title='sprite1_start' data-ref="291sprite1_start" data-ref-filename="291sprite1_start">sprite1_start</a> &gt;&gt; <var>8</var>));</td></tr>
<tr><th id="2030">2030</th><td></td></tr>
<tr><th id="2031">2031</th><td>		<a class="macro" href="intel_uncore.h.html#368" title="__raw_uncore_write32(uncore, ((const i915_reg_t){ .reg = (0x180000 + 0x7006c) }), dsparb3)" data-ref="_M/intel_uncore_write_fw">intel_uncore_write_fw</a>(<a class="local col8 ref" href="#288uncore" title='uncore' data-ref="288uncore" data-ref-filename="288uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#5882" title="((const i915_reg_t){ .reg = (0x180000 + 0x7006c) })" data-ref="_M/DSPARB3">DSPARB3</a>, <a class="local col5 ref" href="#295dsparb3" title='dsparb3' data-ref="295dsparb3" data-ref-filename="295dsparb3">dsparb3</a>);</td></tr>
<tr><th id="2032">2032</th><td>		<a class="macro" href="intel_uncore.h.html#368" title="__raw_uncore_write32(uncore, ((const i915_reg_t){ .reg = (0x180000 + 0x70060) }), dsparb2)" data-ref="_M/intel_uncore_write_fw">intel_uncore_write_fw</a>(<a class="local col8 ref" href="#288uncore" title='uncore' data-ref="288uncore" data-ref-filename="288uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#5869" title="((const i915_reg_t){ .reg = (0x180000 + 0x70060) })" data-ref="_M/DSPARB2">DSPARB2</a>, <a class="local col4 ref" href="#294dsparb2" title='dsparb2' data-ref="294dsparb2" data-ref-filename="294dsparb2">dsparb2</a>);</td></tr>
<tr><th id="2033">2033</th><td>		<b>break</b>;</td></tr>
<tr><th id="2034">2034</th><td>	<b>default</b>:</td></tr>
<tr><th id="2035">2035</th><td>		<b>break</b>;</td></tr>
<tr><th id="2036">2036</th><td>	}</td></tr>
<tr><th id="2037">2037</th><td></td></tr>
<tr><th id="2038">2038</th><td>	<a class="macro" href="intel_uncore.h.html#370" title="((void)__raw_uncore_read32(uncore, ((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) })))" data-ref="_M/intel_uncore_posting_read_fw">intel_uncore_posting_read_fw</a>(<a class="local col8 ref" href="#288uncore" title='uncore' data-ref="288uncore" data-ref-filename="288uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#5854" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70030) })" data-ref="_M/DSPARB">DSPARB</a>);</td></tr>
<tr><th id="2039">2039</th><td></td></tr>
<tr><th id="2040">2040</th><td>	<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_unlock" title='spin_unlock' data-ref="spin_unlock" data-ref-filename="spin_unlock">spin_unlock</a>(&amp;<a class="local col8 ref" href="#288uncore" title='uncore' data-ref="288uncore" data-ref-filename="288uncore">uncore</a>-&gt;<a class="ref field" href="intel_uncore.h.html#intel_uncore::lock" title='intel_uncore::lock' data-ref="intel_uncore::lock" data-ref-filename="intel_uncore..lock">lock</a>);</td></tr>
<tr><th id="2041">2041</th><td>}</td></tr>
<tr><th id="2042">2042</th><td></td></tr>
<tr><th id="2043">2043</th><td><u>#undef <a class="macro" href="#1945" data-ref="_M/VLV_FIFO">VLV_FIFO</a></u></td></tr>
<tr><th id="2044">2044</th><td></td></tr>
<tr><th id="2045">2045</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="vlv_compute_intermediate_wm" title='vlv_compute_intermediate_wm' data-type='int vlv_compute_intermediate_wm(struct intel_crtc_state * new_crtc_state)' data-ref="vlv_compute_intermediate_wm" data-ref-filename="vlv_compute_intermediate_wm">vlv_compute_intermediate_wm</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col6 decl" id="296new_crtc_state" title='new_crtc_state' data-type='struct intel_crtc_state *' data-ref="296new_crtc_state" data-ref-filename="296new_crtc_state">new_crtc_state</dfn>)</td></tr>
<tr><th id="2046">2046</th><td>{</td></tr>
<tr><th id="2047">2047</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col7 decl" id="297crtc" title='crtc' data-type='struct intel_crtc *' data-ref="297crtc" data-ref-filename="297crtc">crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(new_crtc_state-&gt;base.crtc); do { extern void __compiletime_assert_2047(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(new_crtc_state-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(new_crtc_state-&gt;base.crtc)), typeof(void))))) __compiletime_assert_2047(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col6 ref" href="#296new_crtc_state" title='new_crtc_state' data-ref="296new_crtc_state" data-ref-filename="296new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="2048">2048</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#vlv_wm_state" title='vlv_wm_state' data-ref="vlv_wm_state" data-ref-filename="vlv_wm_state">vlv_wm_state</a> *<dfn class="local col8 decl" id="298intermediate" title='intermediate' data-type='struct vlv_wm_state *' data-ref="298intermediate" data-ref-filename="298intermediate">intermediate</dfn> = &amp;<a class="local col6 ref" href="#296new_crtc_state" title='new_crtc_state' data-ref="296new_crtc_state" data-ref-filename="296new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::intermediate' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..intermediate">intermediate</a>;</td></tr>
<tr><th id="2049">2049</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#vlv_wm_state" title='vlv_wm_state' data-ref="vlv_wm_state" data-ref-filename="vlv_wm_state">vlv_wm_state</a> *<dfn class="local col9 decl" id="299optimal" title='optimal' data-type='const struct vlv_wm_state *' data-ref="299optimal" data-ref-filename="299optimal">optimal</dfn> = &amp;<a class="local col6 ref" href="#296new_crtc_state" title='new_crtc_state' data-ref="296new_crtc_state" data-ref-filename="296new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="2050">2050</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col0 decl" id="300intel_state" title='intel_state' data-type='struct intel_atomic_state *' data-ref="300intel_state" data-ref-filename="300intel_state">intel_state</dfn> =</td></tr>
<tr><th id="2051">2051</th><td>		<a class="macro" href="intel_drv.h.html#1047" title="({ void *__mptr = (void *)(new_crtc_state-&gt;base.state); do { extern void __compiletime_assert_2051(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(new_crtc_state-&gt;base.state)), typeof(((struct intel_atomic_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(new_crtc_state-&gt;base.state)), typeof(void))))) __compiletime_assert_2051(); } while (0); ((struct intel_atomic_state *)(__mptr - __builtin_offsetof(struct intel_atomic_state, base))); })" data-ref="_M/to_intel_atomic_state">to_intel_atomic_state</a>(<a class="local col6 ref" href="#296new_crtc_state" title='new_crtc_state' data-ref="296new_crtc_state" data-ref-filename="296new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::state" title='drm_crtc_state::state' data-ref="drm_crtc_state::state" data-ref-filename="drm_crtc_state..state">state</a>);</td></tr>
<tr><th id="2052">2052</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col1 decl" id="301old_crtc_state" title='old_crtc_state' data-type='const struct intel_crtc_state *' data-ref="301old_crtc_state" data-ref-filename="301old_crtc_state">old_crtc_state</dfn> =</td></tr>
<tr><th id="2053">2053</th><td>		<a class="ref fn" href="intel_drv.h.html#intel_atomic_get_old_crtc_state" title='intel_atomic_get_old_crtc_state' data-ref="intel_atomic_get_old_crtc_state" data-ref-filename="intel_atomic_get_old_crtc_state">intel_atomic_get_old_crtc_state</a>(<a class="local col0 ref" href="#300intel_state" title='intel_state' data-ref="300intel_state" data-ref-filename="300intel_state">intel_state</a>, <a class="local col7 ref" href="#297crtc" title='crtc' data-ref="297crtc" data-ref-filename="297crtc">crtc</a>);</td></tr>
<tr><th id="2054">2054</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#vlv_wm_state" title='vlv_wm_state' data-ref="vlv_wm_state" data-ref-filename="vlv_wm_state">vlv_wm_state</a> *<dfn class="local col2 decl" id="302active" title='active' data-type='const struct vlv_wm_state *' data-ref="302active" data-ref-filename="302active">active</dfn> = &amp;<a class="local col1 ref" href="#301old_crtc_state" title='old_crtc_state' data-ref="301old_crtc_state" data-ref-filename="301old_crtc_state">old_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="2055">2055</th><td>	<em>int</em> <dfn class="local col3 decl" id="303level" title='level' data-type='int' data-ref="303level" data-ref-filename="303level">level</dfn>;</td></tr>
<tr><th id="2056">2056</th><td></td></tr>
<tr><th id="2057">2057</th><td>	<b>if</b> (!<a class="local col6 ref" href="#296new_crtc_state" title='new_crtc_state' data-ref="296new_crtc_state" data-ref-filename="296new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::active" title='drm_crtc_state::active' data-ref="drm_crtc_state::active" data-ref-filename="drm_crtc_state..active">active</a> || <a class="ref fn" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_crtc_needs_modeset" title='drm_atomic_crtc_needs_modeset' data-ref="drm_atomic_crtc_needs_modeset" data-ref-filename="drm_atomic_crtc_needs_modeset">drm_atomic_crtc_needs_modeset</a>(&amp;<a class="local col6 ref" href="#296new_crtc_state" title='new_crtc_state' data-ref="296new_crtc_state" data-ref-filename="296new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>)) {</td></tr>
<tr><th id="2058">2058</th><td>		*<a class="local col8 ref" href="#298intermediate" title='intermediate' data-ref="298intermediate" data-ref-filename="298intermediate">intermediate</a> = *<a class="local col9 ref" href="#299optimal" title='optimal' data-ref="299optimal" data-ref-filename="299optimal">optimal</a>;</td></tr>
<tr><th id="2059">2059</th><td></td></tr>
<tr><th id="2060">2060</th><td>		<a class="local col8 ref" href="#298intermediate" title='intermediate' data-ref="298intermediate" data-ref-filename="298intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::cxsr" title='vlv_wm_state::cxsr' data-ref="vlv_wm_state::cxsr" data-ref-filename="vlv_wm_state..cxsr">cxsr</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="2061">2061</th><td>		<b>goto</b> <a class="lbl" href="#304out" data-ref="304out" data-ref-filename="304out">out</a>;</td></tr>
<tr><th id="2062">2062</th><td>	}</td></tr>
<tr><th id="2063">2063</th><td></td></tr>
<tr><th id="2064">2064</th><td>	<a class="local col8 ref" href="#298intermediate" title='intermediate' data-ref="298intermediate" data-ref-filename="298intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::num_levels" title='vlv_wm_state::num_levels' data-ref="vlv_wm_state::num_levels" data-ref-filename="vlv_wm_state..num_levels">num_levels</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#854" title="__builtin_choose_expr(((!!(sizeof((typeof(optimal-&gt;num_levels) *)1 == (typeof(active-&gt;num_levels) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(optimal-&gt;num_levels) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(active-&gt;num_levels) * 0l)) : (int *)8))))), ((optimal-&gt;num_levels) &lt; (active-&gt;num_levels) ? (optimal-&gt;num_levels) : (active-&gt;num_levels)), ({ typeof(optimal-&gt;num_levels) __UNIQUE_ID___x297 = (optimal-&gt;num_levels); typeof(active-&gt;num_levels) __UNIQUE_ID___y298 = (active-&gt;num_levels); ((__UNIQUE_ID___x297) &lt; (__UNIQUE_ID___y298) ? (__UNIQUE_ID___x297) : (__UNIQUE_ID___y298)); }))" data-ref="_M/min">min</a>(<a class="local col9 ref" href="#299optimal" title='optimal' data-ref="299optimal" data-ref-filename="299optimal">optimal</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::num_levels" title='vlv_wm_state::num_levels' data-ref="vlv_wm_state::num_levels" data-ref-filename="vlv_wm_state..num_levels">num_levels</a>, <a class="local col2 ref" href="#302active" title='active' data-ref="302active" data-ref-filename="302active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::num_levels" title='vlv_wm_state::num_levels' data-ref="vlv_wm_state::num_levels" data-ref-filename="vlv_wm_state..num_levels">num_levels</a>);</td></tr>
<tr><th id="2065">2065</th><td>	<a class="local col8 ref" href="#298intermediate" title='intermediate' data-ref="298intermediate" data-ref-filename="298intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::cxsr" title='vlv_wm_state::cxsr' data-ref="vlv_wm_state::cxsr" data-ref-filename="vlv_wm_state..cxsr">cxsr</a> = <a class="local col9 ref" href="#299optimal" title='optimal' data-ref="299optimal" data-ref-filename="299optimal">optimal</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::cxsr" title='vlv_wm_state::cxsr' data-ref="vlv_wm_state::cxsr" data-ref-filename="vlv_wm_state..cxsr">cxsr</a> &amp;&amp; <a class="local col2 ref" href="#302active" title='active' data-ref="302active" data-ref-filename="302active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::cxsr" title='vlv_wm_state::cxsr' data-ref="vlv_wm_state::cxsr" data-ref-filename="vlv_wm_state..cxsr">cxsr</a> &amp;&amp;</td></tr>
<tr><th id="2066">2066</th><td>		!<a class="local col6 ref" href="#296new_crtc_state" title='new_crtc_state' data-ref="296new_crtc_state" data-ref-filename="296new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::disable_cxsr" title='intel_crtc_state::disable_cxsr' data-ref="intel_crtc_state::disable_cxsr" data-ref-filename="intel_crtc_state..disable_cxsr">disable_cxsr</a>;</td></tr>
<tr><th id="2067">2067</th><td></td></tr>
<tr><th id="2068">2068</th><td>	<b>for</b> (<a class="local col3 ref" href="#303level" title='level' data-ref="303level" data-ref-filename="303level">level</a> = <var>0</var>; <a class="local col3 ref" href="#303level" title='level' data-ref="303level" data-ref-filename="303level">level</a> &lt; <a class="local col8 ref" href="#298intermediate" title='intermediate' data-ref="298intermediate" data-ref-filename="298intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::num_levels" title='vlv_wm_state::num_levels' data-ref="vlv_wm_state::num_levels" data-ref-filename="vlv_wm_state..num_levels">num_levels</a>; <a class="local col3 ref" href="#303level" title='level' data-ref="303level" data-ref-filename="303level">level</a>++) {</td></tr>
<tr><th id="2069">2069</th><td>		<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col5 decl" id="305plane_id" title='plane_id' data-type='enum plane_id' data-ref="305plane_id" data-ref-filename="305plane_id">plane_id</dfn>;</td></tr>
<tr><th id="2070">2070</th><td></td></tr>
<tr><th id="2071">2071</th><td>		<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col7 ref" href="#297crtc" title='crtc' data-ref="297crtc" data-ref-filename="297crtc">crtc</a>, <a class="local col5 ref" href="#305plane_id" title='plane_id' data-ref="305plane_id" data-ref-filename="305plane_id">plane_id</a>) {</td></tr>
<tr><th id="2072">2072</th><td>			<a class="local col8 ref" href="#298intermediate" title='intermediate' data-ref="298intermediate" data-ref-filename="298intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::wm" title='vlv_wm_state::wm' data-ref="vlv_wm_state::wm" data-ref-filename="vlv_wm_state..wm">wm</a>[<a class="local col3 ref" href="#303level" title='level' data-ref="303level" data-ref-filename="303level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col5 ref" href="#305plane_id" title='plane_id' data-ref="305plane_id" data-ref-filename="305plane_id">plane_id</a>] =</td></tr>
<tr><th id="2073">2073</th><td>				<a class="macro" href="../../../../include/linux/kernel.h.html#854" title="__builtin_choose_expr(((!!(sizeof((typeof(optimal-&gt;wm[level].plane[plane_id]) *)1 == (typeof(active-&gt;wm[level].plane[plane_id]) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(optimal-&gt;wm[level].plane[plane_id]) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(active-&gt;wm[level].plane[plane_id]) * 0l)) : (int *)8))))), ((optimal-&gt;wm[level].plane[plane_id]) &lt; (active-&gt;wm[level].plane[plane_id]) ? (optimal-&gt;wm[level].plane[plane_id]) : (active-&gt;wm[level].plane[plane_id])), ({ typeof(optimal-&gt;wm[level].plane[plane_id]) __UNIQUE_ID___x301 = (optimal-&gt;wm[level].plane[plane_id]); typeof(active-&gt;wm[level].plane[plane_id]) __UNIQUE_ID___y302 = (active-&gt;wm[level].plane[plane_id]); ((__UNIQUE_ID___x301) &lt; (__UNIQUE_ID___y302) ? (__UNIQUE_ID___x301) : (__UNIQUE_ID___y302)); }))" data-ref="_M/min">min</a>(<a class="local col9 ref" href="#299optimal" title='optimal' data-ref="299optimal" data-ref-filename="299optimal">optimal</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::wm" title='vlv_wm_state::wm' data-ref="vlv_wm_state::wm" data-ref-filename="vlv_wm_state..wm">wm</a>[<a class="local col3 ref" href="#303level" title='level' data-ref="303level" data-ref-filename="303level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col5 ref" href="#305plane_id" title='plane_id' data-ref="305plane_id" data-ref-filename="305plane_id">plane_id</a>],</td></tr>
<tr><th id="2074">2074</th><td>				    <a class="local col2 ref" href="#302active" title='active' data-ref="302active" data-ref-filename="302active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::wm" title='vlv_wm_state::wm' data-ref="vlv_wm_state::wm" data-ref-filename="vlv_wm_state..wm">wm</a>[<a class="local col3 ref" href="#303level" title='level' data-ref="303level" data-ref-filename="303level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col5 ref" href="#305plane_id" title='plane_id' data-ref="305plane_id" data-ref-filename="305plane_id">plane_id</a>]);</td></tr>
<tr><th id="2075">2075</th><td>		}</td></tr>
<tr><th id="2076">2076</th><td></td></tr>
<tr><th id="2077">2077</th><td>		<a class="local col8 ref" href="#298intermediate" title='intermediate' data-ref="298intermediate" data-ref-filename="298intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::sr" title='vlv_wm_state::sr' data-ref="vlv_wm_state::sr" data-ref-filename="vlv_wm_state..sr">sr</a>[<a class="local col3 ref" href="#303level" title='level' data-ref="303level" data-ref-filename="303level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#854" title="__builtin_choose_expr(((!!(sizeof((typeof(optimal-&gt;sr[level].plane) *)1 == (typeof(active-&gt;sr[level].plane) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(optimal-&gt;sr[level].plane) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(active-&gt;sr[level].plane) * 0l)) : (int *)8))))), ((optimal-&gt;sr[level].plane) &lt; (active-&gt;sr[level].plane) ? (optimal-&gt;sr[level].plane) : (active-&gt;sr[level].plane)), ({ typeof(optimal-&gt;sr[level].plane) __UNIQUE_ID___x305 = (optimal-&gt;sr[level].plane); typeof(active-&gt;sr[level].plane) __UNIQUE_ID___y306 = (active-&gt;sr[level].plane); ((__UNIQUE_ID___x305) &lt; (__UNIQUE_ID___y306) ? (__UNIQUE_ID___x305) : (__UNIQUE_ID___y306)); }))" data-ref="_M/min">min</a>(<a class="local col9 ref" href="#299optimal" title='optimal' data-ref="299optimal" data-ref-filename="299optimal">optimal</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::sr" title='vlv_wm_state::sr' data-ref="vlv_wm_state::sr" data-ref-filename="vlv_wm_state..sr">sr</a>[<a class="local col3 ref" href="#303level" title='level' data-ref="303level" data-ref-filename="303level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a>,</td></tr>
<tr><th id="2078">2078</th><td>						    <a class="local col2 ref" href="#302active" title='active' data-ref="302active" data-ref-filename="302active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::sr" title='vlv_wm_state::sr' data-ref="vlv_wm_state::sr" data-ref-filename="vlv_wm_state..sr">sr</a>[<a class="local col3 ref" href="#303level" title='level' data-ref="303level" data-ref-filename="303level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a>);</td></tr>
<tr><th id="2079">2079</th><td>		<a class="local col8 ref" href="#298intermediate" title='intermediate' data-ref="298intermediate" data-ref-filename="298intermediate">intermediate</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::sr" title='vlv_wm_state::sr' data-ref="vlv_wm_state::sr" data-ref-filename="vlv_wm_state..sr">sr</a>[<a class="local col3 ref" href="#303level" title='level' data-ref="303level" data-ref-filename="303level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#854" title="__builtin_choose_expr(((!!(sizeof((typeof(optimal-&gt;sr[level].cursor) *)1 == (typeof(active-&gt;sr[level].cursor) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(optimal-&gt;sr[level].cursor) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(active-&gt;sr[level].cursor) * 0l)) : (int *)8))))), ((optimal-&gt;sr[level].cursor) &lt; (active-&gt;sr[level].cursor) ? (optimal-&gt;sr[level].cursor) : (active-&gt;sr[level].cursor)), ({ typeof(optimal-&gt;sr[level].cursor) __UNIQUE_ID___x309 = (optimal-&gt;sr[level].cursor); typeof(active-&gt;sr[level].cursor) __UNIQUE_ID___y310 = (active-&gt;sr[level].cursor); ((__UNIQUE_ID___x309) &lt; (__UNIQUE_ID___y310) ? (__UNIQUE_ID___x309) : (__UNIQUE_ID___y310)); }))" data-ref="_M/min">min</a>(<a class="local col9 ref" href="#299optimal" title='optimal' data-ref="299optimal" data-ref-filename="299optimal">optimal</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::sr" title='vlv_wm_state::sr' data-ref="vlv_wm_state::sr" data-ref-filename="vlv_wm_state..sr">sr</a>[<a class="local col3 ref" href="#303level" title='level' data-ref="303level" data-ref-filename="303level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a>,</td></tr>
<tr><th id="2080">2080</th><td>						     <a class="local col2 ref" href="#302active" title='active' data-ref="302active" data-ref-filename="302active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::sr" title='vlv_wm_state::sr' data-ref="vlv_wm_state::sr" data-ref-filename="vlv_wm_state..sr">sr</a>[<a class="local col3 ref" href="#303level" title='level' data-ref="303level" data-ref-filename="303level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a>);</td></tr>
<tr><th id="2081">2081</th><td>	}</td></tr>
<tr><th id="2082">2082</th><td></td></tr>
<tr><th id="2083">2083</th><td>	<a class="tu ref fn" href="#vlv_invalidate_wms" title='vlv_invalidate_wms' data-use='c' data-ref="vlv_invalidate_wms" data-ref-filename="vlv_invalidate_wms">vlv_invalidate_wms</a>(<a class="local col7 ref" href="#297crtc" title='crtc' data-ref="297crtc" data-ref-filename="297crtc">crtc</a>, <a class="local col8 ref" href="#298intermediate" title='intermediate' data-ref="298intermediate" data-ref-filename="298intermediate">intermediate</a>, <a class="local col3 ref" href="#303level" title='level' data-ref="303level" data-ref-filename="303level">level</a>);</td></tr>
<tr><th id="2084">2084</th><td></td></tr>
<tr><th id="2085">2085</th><td><dfn class="lbl" id="304out" data-ref="304out" data-ref-filename="304out">out</dfn>:</td></tr>
<tr><th id="2086">2086</th><td>	<i>/*</i></td></tr>
<tr><th id="2087">2087</th><td><i>	 * If our intermediate WM are identical to the final WM, then we can</i></td></tr>
<tr><th id="2088">2088</th><td><i>	 * omit the post-vblank programming; only update if it's different.</i></td></tr>
<tr><th id="2089">2089</th><td><i>	 */</i></td></tr>
<tr><th id="2090">2090</th><td>	<b>if</b> (<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memcmp" title='memcmp' data-ref="memcmp" data-ref-filename="memcmp">memcmp</a>(<a class="local col8 ref" href="#298intermediate" title='intermediate' data-ref="298intermediate" data-ref-filename="298intermediate">intermediate</a>, <a class="local col9 ref" href="#299optimal" title='optimal' data-ref="299optimal" data-ref-filename="299optimal">optimal</a>, <b>sizeof</b>(*<a class="local col8 ref" href="#298intermediate" title='intermediate' data-ref="298intermediate" data-ref-filename="298intermediate">intermediate</a>)) != <var>0</var>)</td></tr>
<tr><th id="2091">2091</th><td>		<a class="local col6 ref" href="#296new_crtc_state" title='new_crtc_state' data-ref="296new_crtc_state" data-ref-filename="296new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::need_postvbl_update" title='intel_crtc_wm_state::need_postvbl_update' data-ref="intel_crtc_wm_state::need_postvbl_update" data-ref-filename="intel_crtc_wm_state..need_postvbl_update">need_postvbl_update</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="2092">2092</th><td></td></tr>
<tr><th id="2093">2093</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="2094">2094</th><td>}</td></tr>
<tr><th id="2095">2095</th><td></td></tr>
<tr><th id="2096">2096</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vlv_merge_wm" title='vlv_merge_wm' data-type='void vlv_merge_wm(struct drm_i915_private * dev_priv, struct vlv_wm_values * wm)' data-ref="vlv_merge_wm" data-ref-filename="vlv_merge_wm">vlv_merge_wm</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="306dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="306dev_priv" data-ref-filename="306dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="2097">2097</th><td>			 <b>struct</b> <a class="type" href="i915_drv.h.html#vlv_wm_values" title='vlv_wm_values' data-ref="vlv_wm_values" data-ref-filename="vlv_wm_values">vlv_wm_values</a> *<dfn class="local col7 decl" id="307wm" title='wm' data-type='struct vlv_wm_values *' data-ref="307wm" data-ref-filename="307wm">wm</dfn>)</td></tr>
<tr><th id="2098">2098</th><td>{</td></tr>
<tr><th id="2099">2099</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col8 decl" id="308crtc" title='crtc' data-type='struct intel_crtc *' data-ref="308crtc" data-ref-filename="308crtc">crtc</dfn>;</td></tr>
<tr><th id="2100">2100</th><td>	<em>int</em> <dfn class="local col9 decl" id="309num_active_crtcs" title='num_active_crtcs' data-type='int' data-ref="309num_active_crtcs" data-ref-filename="309num_active_crtcs">num_active_crtcs</dfn> = <var>0</var>;</td></tr>
<tr><th id="2101">2101</th><td></td></tr>
<tr><th id="2102">2102</th><td>	<a class="local col7 ref" href="#307wm" title='wm' data-ref="307wm" data-ref-filename="307wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a> = <a class="local col6 ref" href="#306dev_priv" title='dev_priv' data-ref="306dev_priv" data-ref-filename="306dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::max_level" title='drm_i915_private::(anonymous struct)::max_level' data-ref="drm_i915_private::(anonymous)::max_level" data-ref-filename="drm_i915_private..(anonymous)..max_level">max_level</a>;</td></tr>
<tr><th id="2103">2103</th><td>	<a class="local col7 ref" href="#307wm" title='wm' data-ref="307wm" data-ref-filename="307wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::cxsr" title='vlv_wm_values::cxsr' data-ref="vlv_wm_values::cxsr" data-ref-filename="vlv_wm_values..cxsr">cxsr</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="2104">2104</th><td></td></tr>
<tr><th id="2105">2105</th><td>	<a class="macro" href="display/intel_display.h.html#278" title="for (crtc = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next); do { extern void __compiletime_assert_2105(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(((typeof(*crtc) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(void))))) __compiletime_assert_2105(); } while (0); ((typeof(*crtc) *)(__mptr - __builtin_offsetof(typeof(*crtc), base.head))); }); &amp;crtc-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list); crtc = ({ void *__mptr = (void *)((crtc)-&gt;base.head.next); do { extern void __compiletime_assert_2105(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(((typeof(*(crtc)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_2105(); } while (0); ((typeof(*(crtc)) *)(__mptr - __builtin_offsetof(typeof(*(crtc)), base.head))); }))" data-ref="_M/for_each_intel_crtc">for_each_intel_crtc</a>(&amp;<a class="local col6 ref" href="#306dev_priv" title='dev_priv' data-ref="306dev_priv" data-ref-filename="306dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col8 ref" href="#308crtc" title='crtc' data-ref="308crtc" data-ref-filename="308crtc">crtc</a>) {</td></tr>
<tr><th id="2106">2106</th><td>		<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#vlv_wm_state" title='vlv_wm_state' data-ref="vlv_wm_state" data-ref-filename="vlv_wm_state">vlv_wm_state</a> *<dfn class="local col0 decl" id="310wm_state" title='wm_state' data-type='const struct vlv_wm_state *' data-ref="310wm_state" data-ref-filename="310wm_state">wm_state</dfn> = &amp;<a class="local col8 ref" href="#308crtc" title='crtc' data-ref="308crtc" data-ref-filename="308crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::vlv" title='intel_crtc::(anonymous struct)::(anonymous union)::vlv' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::vlv" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..vlv">vlv</a>;</td></tr>
<tr><th id="2107">2107</th><td></td></tr>
<tr><th id="2108">2108</th><td>		<b>if</b> (!<a class="local col8 ref" href="#308crtc" title='crtc' data-ref="308crtc" data-ref-filename="308crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::active" title='intel_crtc::active' data-ref="intel_crtc::active" data-ref-filename="intel_crtc..active">active</a>)</td></tr>
<tr><th id="2109">2109</th><td>			<b>continue</b>;</td></tr>
<tr><th id="2110">2110</th><td></td></tr>
<tr><th id="2111">2111</th><td>		<b>if</b> (!<a class="local col0 ref" href="#310wm_state" title='wm_state' data-ref="310wm_state" data-ref-filename="310wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::cxsr" title='vlv_wm_state::cxsr' data-ref="vlv_wm_state::cxsr" data-ref-filename="vlv_wm_state..cxsr">cxsr</a>)</td></tr>
<tr><th id="2112">2112</th><td>			<a class="local col7 ref" href="#307wm" title='wm' data-ref="307wm" data-ref-filename="307wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::cxsr" title='vlv_wm_values::cxsr' data-ref="vlv_wm_values::cxsr" data-ref-filename="vlv_wm_values..cxsr">cxsr</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="2113">2113</th><td></td></tr>
<tr><th id="2114">2114</th><td>		<a class="local col9 ref" href="#309num_active_crtcs" title='num_active_crtcs' data-ref="309num_active_crtcs" data-ref-filename="309num_active_crtcs">num_active_crtcs</a>++;</td></tr>
<tr><th id="2115">2115</th><td>		<a class="local col7 ref" href="#307wm" title='wm' data-ref="307wm" data-ref-filename="307wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#913" title="__builtin_choose_expr(((!!(sizeof((typeof((int)(wm-&gt;level)) *)1 == (typeof((int)(wm_state-&gt;num_levels - 1)) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((int)(wm-&gt;level)) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((int)(wm_state-&gt;num_levels - 1)) * 0l)) : (int *)8))))), (((int)(wm-&gt;level)) &lt; ((int)(wm_state-&gt;num_levels - 1)) ? ((int)(wm-&gt;level)) : ((int)(wm_state-&gt;num_levels - 1))), ({ typeof((int)(wm-&gt;level)) __UNIQUE_ID___x313 = ((int)(wm-&gt;level)); typeof((int)(wm_state-&gt;num_levels - 1)) __UNIQUE_ID___y314 = ((int)(wm_state-&gt;num_levels - 1)); ((__UNIQUE_ID___x313) &lt; (__UNIQUE_ID___y314) ? (__UNIQUE_ID___x313) : (__UNIQUE_ID___y314)); }))" data-ref="_M/min_t">min_t</a>(<em>int</em>, <a class="local col7 ref" href="#307wm" title='wm' data-ref="307wm" data-ref-filename="307wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a>, <a class="local col0 ref" href="#310wm_state" title='wm_state' data-ref="310wm_state" data-ref-filename="310wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::num_levels" title='vlv_wm_state::num_levels' data-ref="vlv_wm_state::num_levels" data-ref-filename="vlv_wm_state..num_levels">num_levels</a> - <var>1</var>);</td></tr>
<tr><th id="2116">2116</th><td>	}</td></tr>
<tr><th id="2117">2117</th><td></td></tr>
<tr><th id="2118">2118</th><td>	<b>if</b> (<a class="local col9 ref" href="#309num_active_crtcs" title='num_active_crtcs' data-ref="309num_active_crtcs" data-ref-filename="309num_active_crtcs">num_active_crtcs</a> != <var>1</var>)</td></tr>
<tr><th id="2119">2119</th><td>		<a class="local col7 ref" href="#307wm" title='wm' data-ref="307wm" data-ref-filename="307wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::cxsr" title='vlv_wm_values::cxsr' data-ref="vlv_wm_values::cxsr" data-ref-filename="vlv_wm_values..cxsr">cxsr</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="2120">2120</th><td></td></tr>
<tr><th id="2121">2121</th><td>	<b>if</b> (<a class="local col9 ref" href="#309num_active_crtcs" title='num_active_crtcs' data-ref="309num_active_crtcs" data-ref-filename="309num_active_crtcs">num_active_crtcs</a> &gt; <var>1</var>)</td></tr>
<tr><th id="2122">2122</th><td>		<a class="local col7 ref" href="#307wm" title='wm' data-ref="307wm" data-ref-filename="307wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a> = <a class="enum" href="intel_drv.h.html#VLV_WM_LEVEL_PM2" title='VLV_WM_LEVEL_PM2' data-ref="VLV_WM_LEVEL_PM2" data-ref-filename="VLV_WM_LEVEL_PM2">VLV_WM_LEVEL_PM2</a>;</td></tr>
<tr><th id="2123">2123</th><td></td></tr>
<tr><th id="2124">2124</th><td>	<a class="macro" href="display/intel_display.h.html#278" title="for (crtc = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next); do { extern void __compiletime_assert_2124(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(((typeof(*crtc) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(void))))) __compiletime_assert_2124(); } while (0); ((typeof(*crtc) *)(__mptr - __builtin_offsetof(typeof(*crtc), base.head))); }); &amp;crtc-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list); crtc = ({ void *__mptr = (void *)((crtc)-&gt;base.head.next); do { extern void __compiletime_assert_2124(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(((typeof(*(crtc)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_2124(); } while (0); ((typeof(*(crtc)) *)(__mptr - __builtin_offsetof(typeof(*(crtc)), base.head))); }))" data-ref="_M/for_each_intel_crtc">for_each_intel_crtc</a>(&amp;<a class="local col6 ref" href="#306dev_priv" title='dev_priv' data-ref="306dev_priv" data-ref-filename="306dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col8 ref" href="#308crtc" title='crtc' data-ref="308crtc" data-ref-filename="308crtc">crtc</a>) {</td></tr>
<tr><th id="2125">2125</th><td>		<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#vlv_wm_state" title='vlv_wm_state' data-ref="vlv_wm_state" data-ref-filename="vlv_wm_state">vlv_wm_state</a> *<dfn class="local col1 decl" id="311wm_state" title='wm_state' data-type='const struct vlv_wm_state *' data-ref="311wm_state" data-ref-filename="311wm_state">wm_state</dfn> = &amp;<a class="local col8 ref" href="#308crtc" title='crtc' data-ref="308crtc" data-ref-filename="308crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::vlv" title='intel_crtc::(anonymous struct)::(anonymous union)::vlv' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::vlv" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..vlv">vlv</a>;</td></tr>
<tr><th id="2126">2126</th><td>		<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col2 decl" id="312pipe" title='pipe' data-type='enum pipe' data-ref="312pipe" data-ref-filename="312pipe">pipe</dfn> = <a class="local col8 ref" href="#308crtc" title='crtc' data-ref="308crtc" data-ref-filename="308crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::pipe" title='intel_crtc::pipe' data-ref="intel_crtc::pipe" data-ref-filename="intel_crtc..pipe">pipe</a>;</td></tr>
<tr><th id="2127">2127</th><td></td></tr>
<tr><th id="2128">2128</th><td>		<a class="local col7 ref" href="#307wm" title='wm' data-ref="307wm" data-ref-filename="307wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="local col2 ref" href="#312pipe" title='pipe' data-ref="312pipe" data-ref-filename="312pipe">pipe</a>] = <a class="local col1 ref" href="#311wm_state" title='wm_state' data-ref="311wm_state" data-ref-filename="311wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::wm" title='vlv_wm_state::wm' data-ref="vlv_wm_state::wm" data-ref-filename="vlv_wm_state..wm">wm</a>[<a class="local col7 ref" href="#307wm" title='wm' data-ref="307wm" data-ref-filename="307wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a>];</td></tr>
<tr><th id="2129">2129</th><td>		<b>if</b> (<a class="local col8 ref" href="#308crtc" title='crtc' data-ref="308crtc" data-ref-filename="308crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::active" title='intel_crtc::active' data-ref="intel_crtc::active" data-ref-filename="intel_crtc..active">active</a> &amp;&amp; <a class="local col7 ref" href="#307wm" title='wm' data-ref="307wm" data-ref-filename="307wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::cxsr" title='vlv_wm_values::cxsr' data-ref="vlv_wm_values::cxsr" data-ref-filename="vlv_wm_values..cxsr">cxsr</a>)</td></tr>
<tr><th id="2130">2130</th><td>			<a class="local col7 ref" href="#307wm" title='wm' data-ref="307wm" data-ref-filename="307wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::sr" title='vlv_wm_values::sr' data-ref="vlv_wm_values::sr" data-ref-filename="vlv_wm_values..sr">sr</a> = <a class="local col1 ref" href="#311wm_state" title='wm_state' data-ref="311wm_state" data-ref-filename="311wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::sr" title='vlv_wm_state::sr' data-ref="vlv_wm_state::sr" data-ref-filename="vlv_wm_state..sr">sr</a>[<a class="local col7 ref" href="#307wm" title='wm' data-ref="307wm" data-ref-filename="307wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a>];</td></tr>
<tr><th id="2131">2131</th><td></td></tr>
<tr><th id="2132">2132</th><td>		<a class="local col7 ref" href="#307wm" title='wm' data-ref="307wm" data-ref-filename="307wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::ddl" title='vlv_wm_values::ddl' data-ref="vlv_wm_values::ddl" data-ref-filename="vlv_wm_values..ddl">ddl</a>[<a class="local col2 ref" href="#312pipe" title='pipe' data-ref="312pipe" data-ref-filename="312pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#vlv_wm_ddl_values::plane" title='vlv_wm_ddl_values::plane' data-ref="vlv_wm_ddl_values::plane" data-ref-filename="vlv_wm_ddl_values..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] = <a class="macro" href="i915_reg.h.html#6024" title="(1 &lt;&lt; 7)" data-ref="_M/DDL_PRECISION_HIGH">DDL_PRECISION_HIGH</a> | <var>2</var>;</td></tr>
<tr><th id="2133">2133</th><td>		<a class="local col7 ref" href="#307wm" title='wm' data-ref="307wm" data-ref-filename="307wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::ddl" title='vlv_wm_values::ddl' data-ref="vlv_wm_values::ddl" data-ref-filename="vlv_wm_values..ddl">ddl</a>[<a class="local col2 ref" href="#312pipe" title='pipe' data-ref="312pipe" data-ref-filename="312pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#vlv_wm_ddl_values::plane" title='vlv_wm_ddl_values::plane' data-ref="vlv_wm_ddl_values::plane" data-ref-filename="vlv_wm_ddl_values..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] = <a class="macro" href="i915_reg.h.html#6024" title="(1 &lt;&lt; 7)" data-ref="_M/DDL_PRECISION_HIGH">DDL_PRECISION_HIGH</a> | <var>2</var>;</td></tr>
<tr><th id="2134">2134</th><td>		<a class="local col7 ref" href="#307wm" title='wm' data-ref="307wm" data-ref-filename="307wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::ddl" title='vlv_wm_values::ddl' data-ref="vlv_wm_values::ddl" data-ref-filename="vlv_wm_values..ddl">ddl</a>[<a class="local col2 ref" href="#312pipe" title='pipe' data-ref="312pipe" data-ref-filename="312pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#vlv_wm_ddl_values::plane" title='vlv_wm_ddl_values::plane' data-ref="vlv_wm_ddl_values::plane" data-ref-filename="vlv_wm_ddl_values..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] = <a class="macro" href="i915_reg.h.html#6024" title="(1 &lt;&lt; 7)" data-ref="_M/DDL_PRECISION_HIGH">DDL_PRECISION_HIGH</a> | <var>2</var>;</td></tr>
<tr><th id="2135">2135</th><td>		<a class="local col7 ref" href="#307wm" title='wm' data-ref="307wm" data-ref-filename="307wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::ddl" title='vlv_wm_values::ddl' data-ref="vlv_wm_values::ddl" data-ref-filename="vlv_wm_values..ddl">ddl</a>[<a class="local col2 ref" href="#312pipe" title='pipe' data-ref="312pipe" data-ref-filename="312pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#vlv_wm_ddl_values::plane" title='vlv_wm_ddl_values::plane' data-ref="vlv_wm_ddl_values::plane" data-ref-filename="vlv_wm_ddl_values..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>] = <a class="macro" href="i915_reg.h.html#6024" title="(1 &lt;&lt; 7)" data-ref="_M/DDL_PRECISION_HIGH">DDL_PRECISION_HIGH</a> | <var>2</var>;</td></tr>
<tr><th id="2136">2136</th><td>	}</td></tr>
<tr><th id="2137">2137</th><td>}</td></tr>
<tr><th id="2138">2138</th><td></td></tr>
<tr><th id="2139">2139</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vlv_program_watermarks" title='vlv_program_watermarks' data-type='void vlv_program_watermarks(struct drm_i915_private * dev_priv)' data-ref="vlv_program_watermarks" data-ref-filename="vlv_program_watermarks">vlv_program_watermarks</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="313dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="313dev_priv" data-ref-filename="313dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="2140">2140</th><td>{</td></tr>
<tr><th id="2141">2141</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#vlv_wm_values" title='vlv_wm_values' data-ref="vlv_wm_values" data-ref-filename="vlv_wm_values">vlv_wm_values</a> *<dfn class="local col4 decl" id="314old_wm" title='old_wm' data-type='struct vlv_wm_values *' data-ref="314old_wm" data-ref-filename="314old_wm">old_wm</dfn> = &amp;<a class="local col3 ref" href="#313dev_priv" title='dev_priv' data-ref="313dev_priv" data-ref-filename="313dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymousstruct)::(anonymous)::vlv" title='drm_i915_private::(anonymous struct)::(anonymous union)::vlv' data-ref="drm_i915_private::(anonymousstruct)::(anonymous)::vlv" data-ref-filename="drm_i915_private..(anonymousstruct)..(anonymous)..vlv">vlv</a>;</td></tr>
<tr><th id="2142">2142</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#vlv_wm_values" title='vlv_wm_values' data-ref="vlv_wm_values" data-ref-filename="vlv_wm_values">vlv_wm_values</a> <dfn class="local col5 decl" id="315new_wm" title='new_wm' data-type='struct vlv_wm_values' data-ref="315new_wm" data-ref-filename="315new_wm">new_wm</dfn> = {};</td></tr>
<tr><th id="2143">2143</th><td></td></tr>
<tr><th id="2144">2144</th><td>	<a class="tu ref fn" href="#vlv_merge_wm" title='vlv_merge_wm' data-use='c' data-ref="vlv_merge_wm" data-ref-filename="vlv_merge_wm">vlv_merge_wm</a>(<a class="local col3 ref" href="#313dev_priv" title='dev_priv' data-ref="313dev_priv" data-ref-filename="313dev_priv">dev_priv</a>, &amp;<a class="local col5 ref" href="#315new_wm" title='new_wm' data-ref="315new_wm" data-ref-filename="315new_wm">new_wm</a>);</td></tr>
<tr><th id="2145">2145</th><td></td></tr>
<tr><th id="2146">2146</th><td>	<b>if</b> (<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memcmp" title='memcmp' data-ref="memcmp" data-ref-filename="memcmp">memcmp</a>(<a class="local col4 ref" href="#314old_wm" title='old_wm' data-ref="314old_wm" data-ref-filename="314old_wm">old_wm</a>, &amp;<a class="local col5 ref" href="#315new_wm" title='new_wm' data-ref="315new_wm" data-ref-filename="315new_wm">new_wm</a>, <b>sizeof</b>(<a class="local col5 ref" href="#315new_wm" title='new_wm' data-ref="315new_wm" data-ref-filename="315new_wm">new_wm</a>)) == <var>0</var>)</td></tr>
<tr><th id="2147">2147</th><td>		<b>return</b>;</td></tr>
<tr><th id="2148">2148</th><td></td></tr>
<tr><th id="2149">2149</th><td>	<b>if</b> (<a class="tu ref fn" href="#is_disabling" title='is_disabling' data-use='c' data-ref="is_disabling" data-ref-filename="is_disabling">is_disabling</a>(<a class="local col4 ref" href="#314old_wm" title='old_wm' data-ref="314old_wm" data-ref-filename="314old_wm">old_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a>, <a class="local col5 ref" href="#315new_wm" title='new_wm' data-ref="315new_wm" data-ref-filename="315new_wm">new_wm</a>.<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a>, <a class="enum" href="intel_drv.h.html#VLV_WM_LEVEL_DDR_DVFS" title='VLV_WM_LEVEL_DDR_DVFS' data-ref="VLV_WM_LEVEL_DDR_DVFS" data-ref-filename="VLV_WM_LEVEL_DDR_DVFS">VLV_WM_LEVEL_DDR_DVFS</a>))</td></tr>
<tr><th id="2150">2150</th><td>		<a class="tu ref fn" href="#chv_set_memory_dvfs" title='chv_set_memory_dvfs' data-use='c' data-ref="chv_set_memory_dvfs" data-ref-filename="chv_set_memory_dvfs">chv_set_memory_dvfs</a>(<a class="local col3 ref" href="#313dev_priv" title='dev_priv' data-ref="313dev_priv" data-ref-filename="313dev_priv">dev_priv</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>);</td></tr>
<tr><th id="2151">2151</th><td></td></tr>
<tr><th id="2152">2152</th><td>	<b>if</b> (<a class="tu ref fn" href="#is_disabling" title='is_disabling' data-use='c' data-ref="is_disabling" data-ref-filename="is_disabling">is_disabling</a>(<a class="local col4 ref" href="#314old_wm" title='old_wm' data-ref="314old_wm" data-ref-filename="314old_wm">old_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a>, <a class="local col5 ref" href="#315new_wm" title='new_wm' data-ref="315new_wm" data-ref-filename="315new_wm">new_wm</a>.<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a>, <a class="enum" href="intel_drv.h.html#VLV_WM_LEVEL_PM5" title='VLV_WM_LEVEL_PM5' data-ref="VLV_WM_LEVEL_PM5" data-ref-filename="VLV_WM_LEVEL_PM5">VLV_WM_LEVEL_PM5</a>))</td></tr>
<tr><th id="2153">2153</th><td>		<a class="tu ref fn" href="#chv_set_memory_pm5" title='chv_set_memory_pm5' data-use='c' data-ref="chv_set_memory_pm5" data-ref-filename="chv_set_memory_pm5">chv_set_memory_pm5</a>(<a class="local col3 ref" href="#313dev_priv" title='dev_priv' data-ref="313dev_priv" data-ref-filename="313dev_priv">dev_priv</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>);</td></tr>
<tr><th id="2154">2154</th><td></td></tr>
<tr><th id="2155">2155</th><td>	<b>if</b> (<a class="tu ref fn" href="#is_disabling" title='is_disabling' data-use='c' data-ref="is_disabling" data-ref-filename="is_disabling">is_disabling</a>(<a class="local col4 ref" href="#314old_wm" title='old_wm' data-ref="314old_wm" data-ref-filename="314old_wm">old_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::cxsr" title='vlv_wm_values::cxsr' data-ref="vlv_wm_values::cxsr" data-ref-filename="vlv_wm_values..cxsr">cxsr</a>, <a class="local col5 ref" href="#315new_wm" title='new_wm' data-ref="315new_wm" data-ref-filename="315new_wm">new_wm</a>.<a class="ref field" href="i915_drv.h.html#vlv_wm_values::cxsr" title='vlv_wm_values::cxsr' data-ref="vlv_wm_values::cxsr" data-ref-filename="vlv_wm_values..cxsr">cxsr</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>))</td></tr>
<tr><th id="2156">2156</th><td>		<a class="tu ref fn" href="#_intel_set_memory_cxsr" title='_intel_set_memory_cxsr' data-use='c' data-ref="_intel_set_memory_cxsr" data-ref-filename="_intel_set_memory_cxsr">_intel_set_memory_cxsr</a>(<a class="local col3 ref" href="#313dev_priv" title='dev_priv' data-ref="313dev_priv" data-ref-filename="313dev_priv">dev_priv</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>);</td></tr>
<tr><th id="2157">2157</th><td></td></tr>
<tr><th id="2158">2158</th><td>	<a class="tu ref fn" href="#vlv_write_wm_values" title='vlv_write_wm_values' data-use='c' data-ref="vlv_write_wm_values" data-ref-filename="vlv_write_wm_values">vlv_write_wm_values</a>(<a class="local col3 ref" href="#313dev_priv" title='dev_priv' data-ref="313dev_priv" data-ref-filename="313dev_priv">dev_priv</a>, &amp;<a class="local col5 ref" href="#315new_wm" title='new_wm' data-ref="315new_wm" data-ref-filename="315new_wm">new_wm</a>);</td></tr>
<tr><th id="2159">2159</th><td></td></tr>
<tr><th id="2160">2160</th><td>	<b>if</b> (<a class="tu ref fn" href="#is_enabling" title='is_enabling' data-use='c' data-ref="is_enabling" data-ref-filename="is_enabling">is_enabling</a>(<a class="local col4 ref" href="#314old_wm" title='old_wm' data-ref="314old_wm" data-ref-filename="314old_wm">old_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::cxsr" title='vlv_wm_values::cxsr' data-ref="vlv_wm_values::cxsr" data-ref-filename="vlv_wm_values..cxsr">cxsr</a>, <a class="local col5 ref" href="#315new_wm" title='new_wm' data-ref="315new_wm" data-ref-filename="315new_wm">new_wm</a>.<a class="ref field" href="i915_drv.h.html#vlv_wm_values::cxsr" title='vlv_wm_values::cxsr' data-ref="vlv_wm_values::cxsr" data-ref-filename="vlv_wm_values..cxsr">cxsr</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>))</td></tr>
<tr><th id="2161">2161</th><td>		<a class="tu ref fn" href="#_intel_set_memory_cxsr" title='_intel_set_memory_cxsr' data-use='c' data-ref="_intel_set_memory_cxsr" data-ref-filename="_intel_set_memory_cxsr">_intel_set_memory_cxsr</a>(<a class="local col3 ref" href="#313dev_priv" title='dev_priv' data-ref="313dev_priv" data-ref-filename="313dev_priv">dev_priv</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>);</td></tr>
<tr><th id="2162">2162</th><td></td></tr>
<tr><th id="2163">2163</th><td>	<b>if</b> (<a class="tu ref fn" href="#is_enabling" title='is_enabling' data-use='c' data-ref="is_enabling" data-ref-filename="is_enabling">is_enabling</a>(<a class="local col4 ref" href="#314old_wm" title='old_wm' data-ref="314old_wm" data-ref-filename="314old_wm">old_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a>, <a class="local col5 ref" href="#315new_wm" title='new_wm' data-ref="315new_wm" data-ref-filename="315new_wm">new_wm</a>.<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a>, <a class="enum" href="intel_drv.h.html#VLV_WM_LEVEL_PM5" title='VLV_WM_LEVEL_PM5' data-ref="VLV_WM_LEVEL_PM5" data-ref-filename="VLV_WM_LEVEL_PM5">VLV_WM_LEVEL_PM5</a>))</td></tr>
<tr><th id="2164">2164</th><td>		<a class="tu ref fn" href="#chv_set_memory_pm5" title='chv_set_memory_pm5' data-use='c' data-ref="chv_set_memory_pm5" data-ref-filename="chv_set_memory_pm5">chv_set_memory_pm5</a>(<a class="local col3 ref" href="#313dev_priv" title='dev_priv' data-ref="313dev_priv" data-ref-filename="313dev_priv">dev_priv</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>);</td></tr>
<tr><th id="2165">2165</th><td></td></tr>
<tr><th id="2166">2166</th><td>	<b>if</b> (<a class="tu ref fn" href="#is_enabling" title='is_enabling' data-use='c' data-ref="is_enabling" data-ref-filename="is_enabling">is_enabling</a>(<a class="local col4 ref" href="#314old_wm" title='old_wm' data-ref="314old_wm" data-ref-filename="314old_wm">old_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a>, <a class="local col5 ref" href="#315new_wm" title='new_wm' data-ref="315new_wm" data-ref-filename="315new_wm">new_wm</a>.<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a>, <a class="enum" href="intel_drv.h.html#VLV_WM_LEVEL_DDR_DVFS" title='VLV_WM_LEVEL_DDR_DVFS' data-ref="VLV_WM_LEVEL_DDR_DVFS" data-ref-filename="VLV_WM_LEVEL_DDR_DVFS">VLV_WM_LEVEL_DDR_DVFS</a>))</td></tr>
<tr><th id="2167">2167</th><td>		<a class="tu ref fn" href="#chv_set_memory_dvfs" title='chv_set_memory_dvfs' data-use='c' data-ref="chv_set_memory_dvfs" data-ref-filename="chv_set_memory_dvfs">chv_set_memory_dvfs</a>(<a class="local col3 ref" href="#313dev_priv" title='dev_priv' data-ref="313dev_priv" data-ref-filename="313dev_priv">dev_priv</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>);</td></tr>
<tr><th id="2168">2168</th><td></td></tr>
<tr><th id="2169">2169</th><td>	*<a class="local col4 ref" href="#314old_wm" title='old_wm' data-ref="314old_wm" data-ref-filename="314old_wm">old_wm</a> = <a class="local col5 ref" href="#315new_wm" title='new_wm' data-ref="315new_wm" data-ref-filename="315new_wm">new_wm</a>;</td></tr>
<tr><th id="2170">2170</th><td>}</td></tr>
<tr><th id="2171">2171</th><td></td></tr>
<tr><th id="2172">2172</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vlv_initial_watermarks" title='vlv_initial_watermarks' data-type='void vlv_initial_watermarks(struct intel_atomic_state * state, struct intel_crtc_state * crtc_state)' data-ref="vlv_initial_watermarks" data-ref-filename="vlv_initial_watermarks">vlv_initial_watermarks</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col6 decl" id="316state" title='state' data-type='struct intel_atomic_state *' data-ref="316state" data-ref-filename="316state">state</dfn>,</td></tr>
<tr><th id="2173">2173</th><td>				   <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col7 decl" id="317crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="317crtc_state" data-ref-filename="317crtc_state">crtc_state</dfn>)</td></tr>
<tr><th id="2174">2174</th><td>{</td></tr>
<tr><th id="2175">2175</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="318dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="318dev_priv" data-ref-filename="318dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col7 ref" href="#317crtc_state" title='crtc_state' data-ref="317crtc_state" data-ref-filename="317crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="2176">2176</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col9 decl" id="319crtc" title='crtc' data-type='struct intel_crtc *' data-ref="319crtc" data-ref-filename="319crtc">crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(crtc_state-&gt;base.crtc); do { extern void __compiletime_assert_2176(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(void))))) __compiletime_assert_2176(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col7 ref" href="#317crtc_state" title='crtc_state' data-ref="317crtc_state" data-ref-filename="317crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="2177">2177</th><td></td></tr>
<tr><th id="2178">2178</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_lock" title='mutex_lock' data-ref="mutex_lock" data-ref-filename="mutex_lock">mutex_lock</a>(&amp;<a class="local col8 ref" href="#318dev_priv" title='dev_priv' data-ref="318dev_priv" data-ref-filename="318dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="2179">2179</th><td>	<a class="local col9 ref" href="#319crtc" title='crtc' data-ref="319crtc" data-ref-filename="319crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::vlv" title='intel_crtc::(anonymous struct)::(anonymous union)::vlv' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::vlv" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..vlv">vlv</a> = <a class="local col7 ref" href="#317crtc_state" title='crtc_state' data-ref="317crtc_state" data-ref-filename="317crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::intermediate' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..intermediate">intermediate</a>;</td></tr>
<tr><th id="2180">2180</th><td>	<a class="tu ref fn" href="#vlv_program_watermarks" title='vlv_program_watermarks' data-use='c' data-ref="vlv_program_watermarks" data-ref-filename="vlv_program_watermarks">vlv_program_watermarks</a>(<a class="local col8 ref" href="#318dev_priv" title='dev_priv' data-ref="318dev_priv" data-ref-filename="318dev_priv">dev_priv</a>);</td></tr>
<tr><th id="2181">2181</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_unlock" title='mutex_unlock' data-ref="mutex_unlock" data-ref-filename="mutex_unlock">mutex_unlock</a>(&amp;<a class="local col8 ref" href="#318dev_priv" title='dev_priv' data-ref="318dev_priv" data-ref-filename="318dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="2182">2182</th><td>}</td></tr>
<tr><th id="2183">2183</th><td></td></tr>
<tr><th id="2184">2184</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vlv_optimize_watermarks" title='vlv_optimize_watermarks' data-type='void vlv_optimize_watermarks(struct intel_atomic_state * state, struct intel_crtc_state * crtc_state)' data-ref="vlv_optimize_watermarks" data-ref-filename="vlv_optimize_watermarks">vlv_optimize_watermarks</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col0 decl" id="320state" title='state' data-type='struct intel_atomic_state *' data-ref="320state" data-ref-filename="320state">state</dfn>,</td></tr>
<tr><th id="2185">2185</th><td>				    <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col1 decl" id="321crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="321crtc_state" data-ref-filename="321crtc_state">crtc_state</dfn>)</td></tr>
<tr><th id="2186">2186</th><td>{</td></tr>
<tr><th id="2187">2187</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="322dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="322dev_priv" data-ref-filename="322dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col1 ref" href="#321crtc_state" title='crtc_state' data-ref="321crtc_state" data-ref-filename="321crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="2188">2188</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col3 decl" id="323intel_crtc" title='intel_crtc' data-type='struct intel_crtc *' data-ref="323intel_crtc" data-ref-filename="323intel_crtc">intel_crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(crtc_state-&gt;base.crtc); do { extern void __compiletime_assert_2188(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(void))))) __compiletime_assert_2188(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col1 ref" href="#321crtc_state" title='crtc_state' data-ref="321crtc_state" data-ref-filename="321crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="2189">2189</th><td></td></tr>
<tr><th id="2190">2190</th><td>	<b>if</b> (!<a class="local col1 ref" href="#321crtc_state" title='crtc_state' data-ref="321crtc_state" data-ref-filename="321crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::need_postvbl_update" title='intel_crtc_wm_state::need_postvbl_update' data-ref="intel_crtc_wm_state::need_postvbl_update" data-ref-filename="intel_crtc_wm_state..need_postvbl_update">need_postvbl_update</a>)</td></tr>
<tr><th id="2191">2191</th><td>		<b>return</b>;</td></tr>
<tr><th id="2192">2192</th><td></td></tr>
<tr><th id="2193">2193</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_lock" title='mutex_lock' data-ref="mutex_lock" data-ref-filename="mutex_lock">mutex_lock</a>(&amp;<a class="local col2 ref" href="#322dev_priv" title='dev_priv' data-ref="322dev_priv" data-ref-filename="322dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="2194">2194</th><td>	<a class="local col3 ref" href="#323intel_crtc" title='intel_crtc' data-ref="323intel_crtc" data-ref-filename="323intel_crtc">intel_crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::vlv" title='intel_crtc::(anonymous struct)::(anonymous union)::vlv' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::vlv" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..vlv">vlv</a> = <a class="local col1 ref" href="#321crtc_state" title='crtc_state' data-ref="321crtc_state" data-ref-filename="321crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="2195">2195</th><td>	<a class="tu ref fn" href="#vlv_program_watermarks" title='vlv_program_watermarks' data-use='c' data-ref="vlv_program_watermarks" data-ref-filename="vlv_program_watermarks">vlv_program_watermarks</a>(<a class="local col2 ref" href="#322dev_priv" title='dev_priv' data-ref="322dev_priv" data-ref-filename="322dev_priv">dev_priv</a>);</td></tr>
<tr><th id="2196">2196</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_unlock" title='mutex_unlock' data-ref="mutex_unlock" data-ref-filename="mutex_unlock">mutex_unlock</a>(&amp;<a class="local col2 ref" href="#322dev_priv" title='dev_priv' data-ref="322dev_priv" data-ref-filename="322dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="2197">2197</th><td>}</td></tr>
<tr><th id="2198">2198</th><td></td></tr>
<tr><th id="2199">2199</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="i965_update_wm" title='i965_update_wm' data-type='void i965_update_wm(struct intel_crtc * unused_crtc)' data-ref="i965_update_wm" data-ref-filename="i965_update_wm">i965_update_wm</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col4 decl" id="324unused_crtc" title='unused_crtc' data-type='struct intel_crtc *' data-ref="324unused_crtc" data-ref-filename="324unused_crtc">unused_crtc</dfn>)</td></tr>
<tr><th id="2200">2200</th><td>{</td></tr>
<tr><th id="2201">2201</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="325dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="325dev_priv" data-ref-filename="325dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col4 ref" href="#324unused_crtc" title='unused_crtc' data-ref="324unused_crtc" data-ref-filename="324unused_crtc">unused_crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="2202">2202</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col6 decl" id="326crtc" title='crtc' data-type='struct intel_crtc *' data-ref="326crtc" data-ref-filename="326crtc">crtc</dfn>;</td></tr>
<tr><th id="2203">2203</th><td>	<em>int</em> <dfn class="local col7 decl" id="327srwm" title='srwm' data-type='int' data-ref="327srwm" data-ref-filename="327srwm">srwm</dfn> = <var>1</var>;</td></tr>
<tr><th id="2204">2204</th><td>	<em>int</em> <dfn class="local col8 decl" id="328cursor_sr" title='cursor_sr' data-type='int' data-ref="328cursor_sr" data-ref-filename="328cursor_sr">cursor_sr</dfn> = <var>16</var>;</td></tr>
<tr><th id="2205">2205</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col9 decl" id="329cxsr_enabled" title='cxsr_enabled' data-type='bool' data-ref="329cxsr_enabled" data-ref-filename="329cxsr_enabled">cxsr_enabled</dfn>;</td></tr>
<tr><th id="2206">2206</th><td></td></tr>
<tr><th id="2207">2207</th><td>	<i>/* Calc sr entries for one plane configs */</i></td></tr>
<tr><th id="2208">2208</th><td>	<a class="local col6 ref" href="#326crtc" title='crtc' data-ref="326crtc" data-ref-filename="326crtc">crtc</a> = <a class="tu ref fn" href="#single_enabled_crtc" title='single_enabled_crtc' data-use='c' data-ref="single_enabled_crtc" data-ref-filename="single_enabled_crtc">single_enabled_crtc</a>(<a class="local col5 ref" href="#325dev_priv" title='dev_priv' data-ref="325dev_priv" data-ref-filename="325dev_priv">dev_priv</a>);</td></tr>
<tr><th id="2209">2209</th><td>	<b>if</b> (<a class="local col6 ref" href="#326crtc" title='crtc' data-ref="326crtc" data-ref-filename="326crtc">crtc</a>) {</td></tr>
<tr><th id="2210">2210</th><td>		<i>/* self-refresh has much higher latency */</i></td></tr>
<tr><th id="2211">2211</th><td>		<em>static</em> <em>const</em> <em>int</em> <dfn class="local col0 decl" id="330sr_latency_ns" title='sr_latency_ns' data-type='const int' data-ref="330sr_latency_ns" data-ref-filename="330sr_latency_ns">sr_latency_ns</dfn> = <var>12000</var>;</td></tr>
<tr><th id="2212">2212</th><td>		<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_modes.h.html#drm_display_mode" title='drm_display_mode' data-ref="drm_display_mode" data-ref-filename="drm_display_mode">drm_display_mode</a> *<dfn class="local col1 decl" id="331adjusted_mode" title='adjusted_mode' data-type='const struct drm_display_mode *' data-ref="331adjusted_mode" data-ref-filename="331adjusted_mode">adjusted_mode</dfn> =</td></tr>
<tr><th id="2213">2213</th><td>			&amp;<a class="local col6 ref" href="#326crtc" title='crtc' data-ref="326crtc" data-ref-filename="326crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::config" title='intel_crtc::config' data-ref="intel_crtc::config" data-ref-filename="intel_crtc..config">config</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>;</td></tr>
<tr><th id="2214">2214</th><td>		<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer" title='drm_framebuffer' data-ref="drm_framebuffer" data-ref-filename="drm_framebuffer">drm_framebuffer</a> *<dfn class="local col2 decl" id="332fb" title='fb' data-type='const struct drm_framebuffer *' data-ref="332fb" data-ref-filename="332fb">fb</dfn> =</td></tr>
<tr><th id="2215">2215</th><td>			<a class="local col6 ref" href="#326crtc" title='crtc' data-ref="326crtc" data-ref-filename="326crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::primary" title='drm_crtc::primary' data-ref="drm_crtc::primary" data-ref-filename="drm_crtc..primary">primary</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::state" title='drm_plane::state' data-ref="drm_plane::state" data-ref-filename="drm_plane..state">state</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>;</td></tr>
<tr><th id="2216">2216</th><td>		<em>int</em> <dfn class="local col3 decl" id="333clock" title='clock' data-type='int' data-ref="333clock" data-ref-filename="333clock">clock</dfn> = <a class="local col1 ref" href="#331adjusted_mode" title='adjusted_mode' data-ref="331adjusted_mode" data-ref-filename="331adjusted_mode">adjusted_mode</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_clock" title='drm_display_mode::crtc_clock' data-ref="drm_display_mode::crtc_clock" data-ref-filename="drm_display_mode..crtc_clock">crtc_clock</a>;</td></tr>
<tr><th id="2217">2217</th><td>		<em>int</em> <dfn class="local col4 decl" id="334htotal" title='htotal' data-type='int' data-ref="334htotal" data-ref-filename="334htotal">htotal</dfn> = <a class="local col1 ref" href="#331adjusted_mode" title='adjusted_mode' data-ref="331adjusted_mode" data-ref-filename="331adjusted_mode">adjusted_mode</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_htotal" title='drm_display_mode::crtc_htotal' data-ref="drm_display_mode::crtc_htotal" data-ref-filename="drm_display_mode..crtc_htotal">crtc_htotal</a>;</td></tr>
<tr><th id="2218">2218</th><td>		<em>int</em> <dfn class="local col5 decl" id="335hdisplay" title='hdisplay' data-type='int' data-ref="335hdisplay" data-ref-filename="335hdisplay">hdisplay</dfn> = <a class="local col6 ref" href="#326crtc" title='crtc' data-ref="326crtc" data-ref-filename="326crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::config" title='intel_crtc::config' data-ref="intel_crtc::config" data-ref-filename="intel_crtc..config">config</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::pipe_src_w" title='intel_crtc_state::pipe_src_w' data-ref="intel_crtc_state::pipe_src_w" data-ref-filename="intel_crtc_state..pipe_src_w">pipe_src_w</a>;</td></tr>
<tr><th id="2219">2219</th><td>		<em>int</em> <dfn class="local col6 decl" id="336cpp" title='cpp' data-type='int' data-ref="336cpp" data-ref-filename="336cpp">cpp</dfn> = <a class="local col2 ref" href="#332fb" title='fb' data-ref="332fb" data-ref-filename="332fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::(anonymous)::cpp" title='drm_format_info::(anonymous union)::cpp' data-ref="drm_format_info::(anonymous)::cpp" data-ref-filename="drm_format_info..(anonymous)..cpp">cpp</a>[<var>0</var>];</td></tr>
<tr><th id="2220">2220</th><td>		<em>int</em> <dfn class="local col7 decl" id="337entries" title='entries' data-type='int' data-ref="337entries" data-ref-filename="337entries">entries</dfn>;</td></tr>
<tr><th id="2221">2221</th><td></td></tr>
<tr><th id="2222">2222</th><td>		<a class="local col7 ref" href="#337entries" title='entries' data-ref="337entries" data-ref-filename="337entries">entries</a> = <a class="tu ref fn" href="#intel_wm_method2" title='intel_wm_method2' data-use='c' data-ref="intel_wm_method2" data-ref-filename="intel_wm_method2">intel_wm_method2</a>(<a class="local col3 ref" href="#333clock" title='clock' data-ref="333clock" data-ref-filename="333clock">clock</a>, <a class="local col4 ref" href="#334htotal" title='htotal' data-ref="334htotal" data-ref-filename="334htotal">htotal</a>,</td></tr>
<tr><th id="2223">2223</th><td>					   <a class="local col5 ref" href="#335hdisplay" title='hdisplay' data-ref="335hdisplay" data-ref-filename="335hdisplay">hdisplay</a>, <a class="local col6 ref" href="#336cpp" title='cpp' data-ref="336cpp" data-ref-filename="336cpp">cpp</a>, <a class="local col0 ref" href="#330sr_latency_ns" title='sr_latency_ns' data-ref="330sr_latency_ns" data-ref-filename="330sr_latency_ns">sr_latency_ns</a> / <var>100</var>);</td></tr>
<tr><th id="2224">2224</th><td>		<a class="local col7 ref" href="#337entries" title='entries' data-ref="337entries" data-ref-filename="337entries">entries</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col7 ref" href="#337entries" title='entries' data-ref="337entries" data-ref-filename="337entries">entries</a>, <a class="macro" href="i915_reg.h.html#6037" title="64" data-ref="_M/I915_FIFO_LINE_SIZE">I915_FIFO_LINE_SIZE</a>);</td></tr>
<tr><th id="2225">2225</th><td>		<a class="local col7 ref" href="#327srwm" title='srwm' data-ref="327srwm" data-ref-filename="327srwm">srwm</a> = <a class="macro" href="i915_reg.h.html#6042" title="512" data-ref="_M/I965_FIFO_SIZE">I965_FIFO_SIZE</a> - <a class="local col7 ref" href="#337entries" title='entries' data-ref="337entries" data-ref-filename="337entries">entries</a>;</td></tr>
<tr><th id="2226">2226</th><td>		<b>if</b> (<a class="local col7 ref" href="#327srwm" title='srwm' data-ref="327srwm" data-ref-filename="327srwm">srwm</a> &lt; <var>0</var>)</td></tr>
<tr><th id="2227">2227</th><td>			<a class="local col7 ref" href="#327srwm" title='srwm' data-ref="327srwm" data-ref-filename="327srwm">srwm</a> = <var>1</var>;</td></tr>
<tr><th id="2228">2228</th><td>		<a class="local col7 ref" href="#327srwm" title='srwm' data-ref="327srwm" data-ref-filename="327srwm">srwm</a> &amp;= <var>0x1ff</var>;</td></tr>
<tr><th id="2229">2229</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;self-refresh entries: %d, wm: %d\n&quot;, entries, srwm)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"self-refresh entries: %d, wm: %d\n"</q>,</td></tr>
<tr><th id="2230">2230</th><td>			      <a class="local col7 ref" href="#337entries" title='entries' data-ref="337entries" data-ref-filename="337entries">entries</a>, <a class="local col7 ref" href="#327srwm" title='srwm' data-ref="327srwm" data-ref-filename="327srwm">srwm</a>);</td></tr>
<tr><th id="2231">2231</th><td></td></tr>
<tr><th id="2232">2232</th><td>		<a class="local col7 ref" href="#337entries" title='entries' data-ref="337entries" data-ref-filename="337entries">entries</a> = <a class="tu ref fn" href="#intel_wm_method2" title='intel_wm_method2' data-use='c' data-ref="intel_wm_method2" data-ref-filename="intel_wm_method2">intel_wm_method2</a>(<a class="local col3 ref" href="#333clock" title='clock' data-ref="333clock" data-ref-filename="333clock">clock</a>, <a class="local col4 ref" href="#334htotal" title='htotal' data-ref="334htotal" data-ref-filename="334htotal">htotal</a>,</td></tr>
<tr><th id="2233">2233</th><td>					   <a class="local col6 ref" href="#326crtc" title='crtc' data-ref="326crtc" data-ref-filename="326crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::cursor" title='drm_crtc::cursor' data-ref="drm_crtc::cursor" data-ref-filename="drm_crtc..cursor">cursor</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::state" title='drm_plane::state' data-ref="drm_plane::state" data-ref-filename="drm_plane..state">state</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::crtc_w" title='drm_plane_state::crtc_w' data-ref="drm_plane_state::crtc_w" data-ref-filename="drm_plane_state..crtc_w">crtc_w</a>, <var>4</var>,</td></tr>
<tr><th id="2234">2234</th><td>					   <a class="local col0 ref" href="#330sr_latency_ns" title='sr_latency_ns' data-ref="330sr_latency_ns" data-ref-filename="330sr_latency_ns">sr_latency_ns</a> / <var>100</var>);</td></tr>
<tr><th id="2235">2235</th><td>		<a class="local col7 ref" href="#337entries" title='entries' data-ref="337entries" data-ref-filename="337entries">entries</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col7 ref" href="#337entries" title='entries' data-ref="337entries" data-ref-filename="337entries">entries</a>,</td></tr>
<tr><th id="2236">2236</th><td>				       <a class="tu ref" href="#i965_cursor_wm_info" title='i965_cursor_wm_info' data-use='m' data-ref="i965_cursor_wm_info" data-ref-filename="i965_cursor_wm_info">i965_cursor_wm_info</a>.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::cacheline_size" title='intel_watermark_params::cacheline_size' data-ref="intel_watermark_params::cacheline_size" data-ref-filename="intel_watermark_params..cacheline_size">cacheline_size</a>) +</td></tr>
<tr><th id="2237">2237</th><td>			<a class="tu ref" href="#i965_cursor_wm_info" title='i965_cursor_wm_info' data-use='m' data-ref="i965_cursor_wm_info" data-ref-filename="i965_cursor_wm_info">i965_cursor_wm_info</a>.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::guard_size" title='intel_watermark_params::guard_size' data-ref="intel_watermark_params::guard_size" data-ref-filename="intel_watermark_params..guard_size">guard_size</a>;</td></tr>
<tr><th id="2238">2238</th><td></td></tr>
<tr><th id="2239">2239</th><td>		<a class="local col8 ref" href="#328cursor_sr" title='cursor_sr' data-ref="328cursor_sr" data-ref-filename="328cursor_sr">cursor_sr</a> = <a class="tu ref" href="#i965_cursor_wm_info" title='i965_cursor_wm_info' data-use='m' data-ref="i965_cursor_wm_info" data-ref-filename="i965_cursor_wm_info">i965_cursor_wm_info</a>.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::fifo_size" title='intel_watermark_params::fifo_size' data-ref="intel_watermark_params::fifo_size" data-ref-filename="intel_watermark_params..fifo_size">fifo_size</a> - <a class="local col7 ref" href="#337entries" title='entries' data-ref="337entries" data-ref-filename="337entries">entries</a>;</td></tr>
<tr><th id="2240">2240</th><td>		<b>if</b> (<a class="local col8 ref" href="#328cursor_sr" title='cursor_sr' data-ref="328cursor_sr" data-ref-filename="328cursor_sr">cursor_sr</a> &gt; <a class="tu ref" href="#i965_cursor_wm_info" title='i965_cursor_wm_info' data-use='m' data-ref="i965_cursor_wm_info" data-ref-filename="i965_cursor_wm_info">i965_cursor_wm_info</a>.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::max_wm" title='intel_watermark_params::max_wm' data-ref="intel_watermark_params::max_wm" data-ref-filename="intel_watermark_params..max_wm">max_wm</a>)</td></tr>
<tr><th id="2241">2241</th><td>			<a class="local col8 ref" href="#328cursor_sr" title='cursor_sr' data-ref="328cursor_sr" data-ref-filename="328cursor_sr">cursor_sr</a> = <a class="tu ref" href="#i965_cursor_wm_info" title='i965_cursor_wm_info' data-use='m' data-ref="i965_cursor_wm_info" data-ref-filename="i965_cursor_wm_info">i965_cursor_wm_info</a>.<a class="ref field" href="intel_drv.h.html#intel_watermark_params::max_wm" title='intel_watermark_params::max_wm' data-ref="intel_watermark_params::max_wm" data-ref-filename="intel_watermark_params..max_wm">max_wm</a>;</td></tr>
<tr><th id="2242">2242</th><td></td></tr>
<tr><th id="2243">2243</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;self-refresh watermark: display plane %d &quot; &quot;cursor %d\n&quot;, srwm, cursor_sr)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"self-refresh watermark: display plane %d "</q></td></tr>
<tr><th id="2244">2244</th><td>			      <q>"cursor %d\n"</q>, <a class="local col7 ref" href="#327srwm" title='srwm' data-ref="327srwm" data-ref-filename="327srwm">srwm</a>, <a class="local col8 ref" href="#328cursor_sr" title='cursor_sr' data-ref="328cursor_sr" data-ref-filename="328cursor_sr">cursor_sr</a>);</td></tr>
<tr><th id="2245">2245</th><td></td></tr>
<tr><th id="2246">2246</th><td>		<a class="local col9 ref" href="#329cxsr_enabled" title='cxsr_enabled' data-ref="329cxsr_enabled" data-ref-filename="329cxsr_enabled">cxsr_enabled</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="2247">2247</th><td>	} <b>else</b> {</td></tr>
<tr><th id="2248">2248</th><td>		<a class="local col9 ref" href="#329cxsr_enabled" title='cxsr_enabled' data-ref="329cxsr_enabled" data-ref-filename="329cxsr_enabled">cxsr_enabled</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="2249">2249</th><td>		<i>/* Turn off self refresh if both pipes are enabled */</i></td></tr>
<tr><th id="2250">2250</th><td>		<a class="ref fn" href="#intel_set_memory_cxsr" title='intel_set_memory_cxsr' data-ref="intel_set_memory_cxsr" data-ref-filename="intel_set_memory_cxsr">intel_set_memory_cxsr</a>(<a class="local col5 ref" href="#325dev_priv" title='dev_priv' data-ref="325dev_priv" data-ref-filename="325dev_priv">dev_priv</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>);</td></tr>
<tr><th id="2251">2251</th><td>	}</td></tr>
<tr><th id="2252">2252</th><td></td></tr>
<tr><th id="2253">2253</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Setting FIFO watermarks - A: 8, B: 8, C: 8, SR %d\n&quot;, srwm)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Setting FIFO watermarks - A: 8, B: 8, C: 8, SR %d\n"</q>,</td></tr>
<tr><th id="2254">2254</th><td>		      <a class="local col7 ref" href="#327srwm" title='srwm' data-ref="327srwm" data-ref-filename="327srwm">srwm</a>);</td></tr>
<tr><th id="2255">2255</th><td></td></tr>
<tr><th id="2256">2256</th><td>	<i>/* 965 has limitations... */</i></td></tr>
<tr><th id="2257">2257</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70034) })), ((((srwm) &lt;&lt; 23) &amp; (0x1ff &lt;&lt; 23)) | (((8) &lt;&lt; 16) &amp; (0x3f &lt;&lt; 16)) | (((8) &lt;&lt; 8) &amp; (0x7f &lt;&lt; 8)) | (((8) &lt;&lt; 0) &amp; (0x7f &lt;&lt; 0))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5889" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70034) })" data-ref="_M/DSPFW1">DSPFW1</a>, <a class="macro" href="#358" title="(((srwm) &lt;&lt; 23) &amp; (0x1ff &lt;&lt; 23))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col7 ref" href="#327srwm" title='srwm' data-ref="327srwm" data-ref-filename="327srwm">srwm</a>, SR) |</td></tr>
<tr><th id="2258">2258</th><td>		   <a class="macro" href="#358" title="(((8) &lt;&lt; 16) &amp; (0x3f &lt;&lt; 16))" data-ref="_M/FW_WM">FW_WM</a>(<var>8</var>, CURSORB) |</td></tr>
<tr><th id="2259">2259</th><td>		   <a class="macro" href="#358" title="(((8) &lt;&lt; 8) &amp; (0x7f &lt;&lt; 8))" data-ref="_M/FW_WM">FW_WM</a>(<var>8</var>, PLANEB) |</td></tr>
<tr><th id="2260">2260</th><td>		   <a class="macro" href="#358" title="(((8) &lt;&lt; 0) &amp; (0x7f &lt;&lt; 0))" data-ref="_M/FW_WM">FW_WM</a>(<var>8</var>, PLANEA));</td></tr>
<tr><th id="2261">2261</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70038) })), ((((8) &lt;&lt; 8) &amp; (0x3f &lt;&lt; 8)) | (((8) &lt;&lt; 0) &amp; (0x7f &lt;&lt; 0))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5900" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70038) })" data-ref="_M/DSPFW2">DSPFW2</a>, <a class="macro" href="#358" title="(((8) &lt;&lt; 8) &amp; (0x3f &lt;&lt; 8))" data-ref="_M/FW_WM">FW_WM</a>(<var>8</var>, CURSORA) |</td></tr>
<tr><th id="2262">2262</th><td>		   <a class="macro" href="#358" title="(((8) &lt;&lt; 0) &amp; (0x7f &lt;&lt; 0))" data-ref="_M/FW_WM">FW_WM</a>(<var>8</var>, PLANEC_OLD));</td></tr>
<tr><th id="2263">2263</th><td>	<i>/* update cursor SR watermark */</i></td></tr>
<tr><th id="2264">2264</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })), ((((cursor_sr) &lt;&lt; 24) &amp; (0x3f &lt;&lt; 24))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#5916" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })" data-ref="_M/DSPFW3">DSPFW3</a>, <a class="macro" href="#358" title="(((cursor_sr) &lt;&lt; 24) &amp; (0x3f &lt;&lt; 24))" data-ref="_M/FW_WM">FW_WM</a>(<a class="local col8 ref" href="#328cursor_sr" title='cursor_sr' data-ref="328cursor_sr" data-ref-filename="328cursor_sr">cursor_sr</a>, CURSOR_SR));</td></tr>
<tr><th id="2265">2265</th><td></td></tr>
<tr><th id="2266">2266</th><td>	<b>if</b> (<a class="local col9 ref" href="#329cxsr_enabled" title='cxsr_enabled' data-ref="329cxsr_enabled" data-ref-filename="329cxsr_enabled">cxsr_enabled</a>)</td></tr>
<tr><th id="2267">2267</th><td>		<a class="ref fn" href="#intel_set_memory_cxsr" title='intel_set_memory_cxsr' data-ref="intel_set_memory_cxsr" data-ref-filename="intel_set_memory_cxsr">intel_set_memory_cxsr</a>(<a class="local col5 ref" href="#325dev_priv" title='dev_priv' data-ref="325dev_priv" data-ref-filename="325dev_priv">dev_priv</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>);</td></tr>
<tr><th id="2268">2268</th><td>}</td></tr>
<tr><th id="2269">2269</th><td></td></tr>
<tr><th id="2270">2270</th><td><u>#undef <a class="macro" href="#358" data-ref="_M/FW_WM">FW_WM</a></u></td></tr>
<tr><th id="2271">2271</th><td></td></tr>
<tr><th id="2272">2272</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="i9xx_update_wm" title='i9xx_update_wm' data-type='void i9xx_update_wm(struct intel_crtc * unused_crtc)' data-ref="i9xx_update_wm" data-ref-filename="i9xx_update_wm">i9xx_update_wm</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col8 decl" id="338unused_crtc" title='unused_crtc' data-type='struct intel_crtc *' data-ref="338unused_crtc" data-ref-filename="338unused_crtc">unused_crtc</dfn>)</td></tr>
<tr><th id="2273">2273</th><td>{</td></tr>
<tr><th id="2274">2274</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="339dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col8 ref" href="#338unused_crtc" title='unused_crtc' data-ref="338unused_crtc" data-ref-filename="338unused_crtc">unused_crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="2275">2275</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_watermark_params" title='intel_watermark_params' data-ref="intel_watermark_params" data-ref-filename="intel_watermark_params">intel_watermark_params</a> *<dfn class="local col0 decl" id="340wm_info" title='wm_info' data-type='const struct intel_watermark_params *' data-ref="340wm_info" data-ref-filename="340wm_info">wm_info</dfn>;</td></tr>
<tr><th id="2276">2276</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="341fwater_lo" title='fwater_lo' data-type='u32' data-ref="341fwater_lo" data-ref-filename="341fwater_lo">fwater_lo</dfn>;</td></tr>
<tr><th id="2277">2277</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col2 decl" id="342fwater_hi" title='fwater_hi' data-type='u32' data-ref="342fwater_hi" data-ref-filename="342fwater_hi">fwater_hi</dfn>;</td></tr>
<tr><th id="2278">2278</th><td>	<em>int</em> <dfn class="local col3 decl" id="343cwm" title='cwm' data-type='int' data-ref="343cwm" data-ref-filename="343cwm">cwm</dfn>, <dfn class="local col4 decl" id="344srwm" title='srwm' data-type='int' data-ref="344srwm" data-ref-filename="344srwm">srwm</dfn> = <var>1</var>;</td></tr>
<tr><th id="2279">2279</th><td>	<em>int</em> <dfn class="local col5 decl" id="345fifo_size" title='fifo_size' data-type='int' data-ref="345fifo_size" data-ref-filename="345fifo_size">fifo_size</dfn>;</td></tr>
<tr><th id="2280">2280</th><td>	<em>int</em> <dfn class="local col6 decl" id="346planea_wm" title='planea_wm' data-type='int' data-ref="346planea_wm" data-ref-filename="346planea_wm">planea_wm</dfn>, <dfn class="local col7 decl" id="347planeb_wm" title='planeb_wm' data-type='int' data-ref="347planeb_wm" data-ref-filename="347planeb_wm">planeb_wm</dfn>;</td></tr>
<tr><th id="2281">2281</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col8 decl" id="348crtc" title='crtc' data-type='struct intel_crtc *' data-ref="348crtc" data-ref-filename="348crtc">crtc</dfn>, *<dfn class="local col9 decl" id="349enabled" title='enabled' data-type='struct intel_crtc *' data-ref="349enabled" data-ref-filename="349enabled">enabled</dfn> = <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>;</td></tr>
<tr><th id="2282">2282</th><td></td></tr>
<tr><th id="2283">2283</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2104" title="IS_PLATFORM(dev_priv, INTEL_I945GM)" data-ref="_M/IS_I945GM">IS_I945GM</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2284">2284</th><td>		<a class="local col0 ref" href="#340wm_info" title='wm_info' data-ref="340wm_info" data-ref-filename="340wm_info">wm_info</a> = &amp;<a class="tu ref" href="#i945_wm_info" title='i945_wm_info' data-use='a' data-ref="i945_wm_info" data-ref-filename="i945_wm_info">i945_wm_info</a>;</td></tr>
<tr><th id="2285">2285</th><td>	<b>else</b> <b>if</b> (!<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(2))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (2))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>, <var>2</var>))</td></tr>
<tr><th id="2286">2286</th><td>		<a class="local col0 ref" href="#340wm_info" title='wm_info' data-ref="340wm_info" data-ref-filename="340wm_info">wm_info</a> = &amp;<a class="tu ref" href="#i915_wm_info" title='i915_wm_info' data-use='a' data-ref="i915_wm_info" data-ref-filename="i915_wm_info">i915_wm_info</a>;</td></tr>
<tr><th id="2287">2287</th><td>	<b>else</b></td></tr>
<tr><th id="2288">2288</th><td>		<a class="local col0 ref" href="#340wm_info" title='wm_info' data-ref="340wm_info" data-ref-filename="340wm_info">wm_info</a> = &amp;<a class="tu ref" href="#i830_a_wm_info" title='i830_a_wm_info' data-use='a' data-ref="i830_a_wm_info" data-ref-filename="i830_a_wm_info">i830_a_wm_info</a>;</td></tr>
<tr><th id="2289">2289</th><td></td></tr>
<tr><th id="2290">2290</th><td>	<a class="local col5 ref" href="#345fifo_size" title='fifo_size' data-ref="345fifo_size" data-ref-filename="345fifo_size">fifo_size</a> = <a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::get_fifo_size" title='drm_i915_display_funcs::get_fifo_size' data-ref="drm_i915_display_funcs::get_fifo_size" data-ref-filename="drm_i915_display_funcs..get_fifo_size">get_fifo_size</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>, <a class="enum" href="display/intel_display.h.html#PLANE_A" title='PLANE_A' data-ref="PLANE_A" data-ref-filename="PLANE_A">PLANE_A</a>);</td></tr>
<tr><th id="2291">2291</th><td>	<a class="local col8 ref" href="#348crtc" title='crtc' data-ref="348crtc" data-ref-filename="348crtc">crtc</a> = <a class="ref fn" href="intel_drv.h.html#intel_get_crtc_for_plane" title='intel_get_crtc_for_plane' data-ref="intel_get_crtc_for_plane" data-ref-filename="intel_get_crtc_for_plane">intel_get_crtc_for_plane</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>, <a class="enum" href="display/intel_display.h.html#PLANE_A" title='PLANE_A' data-ref="PLANE_A" data-ref-filename="PLANE_A">PLANE_A</a>);</td></tr>
<tr><th id="2292">2292</th><td>	<b>if</b> (<a class="ref fn" href="intel_drv.h.html#intel_crtc_active" title='intel_crtc_active' data-ref="intel_crtc_active" data-ref-filename="intel_crtc_active">intel_crtc_active</a>(<a class="local col8 ref" href="#348crtc" title='crtc' data-ref="348crtc" data-ref-filename="348crtc">crtc</a>)) {</td></tr>
<tr><th id="2293">2293</th><td>		<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_modes.h.html#drm_display_mode" title='drm_display_mode' data-ref="drm_display_mode" data-ref-filename="drm_display_mode">drm_display_mode</a> *<dfn class="local col0 decl" id="350adjusted_mode" title='adjusted_mode' data-type='const struct drm_display_mode *' data-ref="350adjusted_mode" data-ref-filename="350adjusted_mode">adjusted_mode</dfn> =</td></tr>
<tr><th id="2294">2294</th><td>			&amp;<a class="local col8 ref" href="#348crtc" title='crtc' data-ref="348crtc" data-ref-filename="348crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::config" title='intel_crtc::config' data-ref="intel_crtc::config" data-ref-filename="intel_crtc..config">config</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>;</td></tr>
<tr><th id="2295">2295</th><td>		<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer" title='drm_framebuffer' data-ref="drm_framebuffer" data-ref-filename="drm_framebuffer">drm_framebuffer</a> *<dfn class="local col1 decl" id="351fb" title='fb' data-type='const struct drm_framebuffer *' data-ref="351fb" data-ref-filename="351fb">fb</dfn> =</td></tr>
<tr><th id="2296">2296</th><td>			<a class="local col8 ref" href="#348crtc" title='crtc' data-ref="348crtc" data-ref-filename="348crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::primary" title='drm_crtc::primary' data-ref="drm_crtc::primary" data-ref-filename="drm_crtc..primary">primary</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::state" title='drm_plane::state' data-ref="drm_plane::state" data-ref-filename="drm_plane..state">state</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>;</td></tr>
<tr><th id="2297">2297</th><td>		<em>int</em> <dfn class="local col2 decl" id="352cpp" title='cpp' data-type='int' data-ref="352cpp" data-ref-filename="352cpp">cpp</dfn>;</td></tr>
<tr><th id="2298">2298</th><td></td></tr>
<tr><th id="2299">2299</th><td>		<b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(2))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (2))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>, <var>2</var>))</td></tr>
<tr><th id="2300">2300</th><td>			<a class="local col2 ref" href="#352cpp" title='cpp' data-ref="352cpp" data-ref-filename="352cpp">cpp</a> = <var>4</var>;</td></tr>
<tr><th id="2301">2301</th><td>		<b>else</b></td></tr>
<tr><th id="2302">2302</th><td>			<a class="local col2 ref" href="#352cpp" title='cpp' data-ref="352cpp" data-ref-filename="352cpp">cpp</a> = <a class="local col1 ref" href="#351fb" title='fb' data-ref="351fb" data-ref-filename="351fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::(anonymous)::cpp" title='drm_format_info::(anonymous union)::cpp' data-ref="drm_format_info::(anonymous)::cpp" data-ref-filename="drm_format_info..(anonymous)..cpp">cpp</a>[<var>0</var>];</td></tr>
<tr><th id="2303">2303</th><td></td></tr>
<tr><th id="2304">2304</th><td>		<a class="local col6 ref" href="#346planea_wm" title='planea_wm' data-ref="346planea_wm" data-ref-filename="346planea_wm">planea_wm</a> = <a class="tu ref fn" href="#intel_calculate_wm" title='intel_calculate_wm' data-use='c' data-ref="intel_calculate_wm" data-ref-filename="intel_calculate_wm">intel_calculate_wm</a>(<a class="local col0 ref" href="#350adjusted_mode" title='adjusted_mode' data-ref="350adjusted_mode" data-ref-filename="350adjusted_mode">adjusted_mode</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_clock" title='drm_display_mode::crtc_clock' data-ref="drm_display_mode::crtc_clock" data-ref-filename="drm_display_mode..crtc_clock">crtc_clock</a>,</td></tr>
<tr><th id="2305">2305</th><td>					       <a class="local col0 ref" href="#340wm_info" title='wm_info' data-ref="340wm_info" data-ref-filename="340wm_info">wm_info</a>, <a class="local col5 ref" href="#345fifo_size" title='fifo_size' data-ref="345fifo_size" data-ref-filename="345fifo_size">fifo_size</a>, <a class="local col2 ref" href="#352cpp" title='cpp' data-ref="352cpp" data-ref-filename="352cpp">cpp</a>,</td></tr>
<tr><th id="2306">2306</th><td>					       <a class="tu ref" href="#pessimal_latency_ns" title='pessimal_latency_ns' data-use='r' data-ref="pessimal_latency_ns" data-ref-filename="pessimal_latency_ns">pessimal_latency_ns</a>);</td></tr>
<tr><th id="2307">2307</th><td>		<a class="local col9 ref" href="#349enabled" title='enabled' data-ref="349enabled" data-ref-filename="349enabled">enabled</a> = <a class="local col8 ref" href="#348crtc" title='crtc' data-ref="348crtc" data-ref-filename="348crtc">crtc</a>;</td></tr>
<tr><th id="2308">2308</th><td>	} <b>else</b> {</td></tr>
<tr><th id="2309">2309</th><td>		<a class="local col6 ref" href="#346planea_wm" title='planea_wm' data-ref="346planea_wm" data-ref-filename="346planea_wm">planea_wm</a> = <a class="local col5 ref" href="#345fifo_size" title='fifo_size' data-ref="345fifo_size" data-ref-filename="345fifo_size">fifo_size</a> - <a class="local col0 ref" href="#340wm_info" title='wm_info' data-ref="340wm_info" data-ref-filename="340wm_info">wm_info</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_watermark_params::guard_size" title='intel_watermark_params::guard_size' data-ref="intel_watermark_params::guard_size" data-ref-filename="intel_watermark_params..guard_size">guard_size</a>;</td></tr>
<tr><th id="2310">2310</th><td>		<b>if</b> (<a class="local col6 ref" href="#346planea_wm" title='planea_wm' data-ref="346planea_wm" data-ref-filename="346planea_wm">planea_wm</a> &gt; (<em>long</em>)<a class="local col0 ref" href="#340wm_info" title='wm_info' data-ref="340wm_info" data-ref-filename="340wm_info">wm_info</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_watermark_params::max_wm" title='intel_watermark_params::max_wm' data-ref="intel_watermark_params::max_wm" data-ref-filename="intel_watermark_params..max_wm">max_wm</a>)</td></tr>
<tr><th id="2311">2311</th><td>			<a class="local col6 ref" href="#346planea_wm" title='planea_wm' data-ref="346planea_wm" data-ref-filename="346planea_wm">planea_wm</a> = <a class="local col0 ref" href="#340wm_info" title='wm_info' data-ref="340wm_info" data-ref-filename="340wm_info">wm_info</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_watermark_params::max_wm" title='intel_watermark_params::max_wm' data-ref="intel_watermark_params::max_wm" data-ref-filename="intel_watermark_params..max_wm">max_wm</a>;</td></tr>
<tr><th id="2312">2312</th><td>	}</td></tr>
<tr><th id="2313">2313</th><td></td></tr>
<tr><th id="2314">2314</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(2))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (2))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>, <var>2</var>))</td></tr>
<tr><th id="2315">2315</th><td>		<a class="local col0 ref" href="#340wm_info" title='wm_info' data-ref="340wm_info" data-ref-filename="340wm_info">wm_info</a> = &amp;<a class="tu ref" href="#i830_bc_wm_info" title='i830_bc_wm_info' data-use='a' data-ref="i830_bc_wm_info" data-ref-filename="i830_bc_wm_info">i830_bc_wm_info</a>;</td></tr>
<tr><th id="2316">2316</th><td></td></tr>
<tr><th id="2317">2317</th><td>	<a class="local col5 ref" href="#345fifo_size" title='fifo_size' data-ref="345fifo_size" data-ref-filename="345fifo_size">fifo_size</a> = <a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::get_fifo_size" title='drm_i915_display_funcs::get_fifo_size' data-ref="drm_i915_display_funcs::get_fifo_size" data-ref-filename="drm_i915_display_funcs..get_fifo_size">get_fifo_size</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>, <a class="enum" href="display/intel_display.h.html#PLANE_B" title='PLANE_B' data-ref="PLANE_B" data-ref-filename="PLANE_B">PLANE_B</a>);</td></tr>
<tr><th id="2318">2318</th><td>	<a class="local col8 ref" href="#348crtc" title='crtc' data-ref="348crtc" data-ref-filename="348crtc">crtc</a> = <a class="ref fn" href="intel_drv.h.html#intel_get_crtc_for_plane" title='intel_get_crtc_for_plane' data-ref="intel_get_crtc_for_plane" data-ref-filename="intel_get_crtc_for_plane">intel_get_crtc_for_plane</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>, <a class="enum" href="display/intel_display.h.html#PLANE_B" title='PLANE_B' data-ref="PLANE_B" data-ref-filename="PLANE_B">PLANE_B</a>);</td></tr>
<tr><th id="2319">2319</th><td>	<b>if</b> (<a class="ref fn" href="intel_drv.h.html#intel_crtc_active" title='intel_crtc_active' data-ref="intel_crtc_active" data-ref-filename="intel_crtc_active">intel_crtc_active</a>(<a class="local col8 ref" href="#348crtc" title='crtc' data-ref="348crtc" data-ref-filename="348crtc">crtc</a>)) {</td></tr>
<tr><th id="2320">2320</th><td>		<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_modes.h.html#drm_display_mode" title='drm_display_mode' data-ref="drm_display_mode" data-ref-filename="drm_display_mode">drm_display_mode</a> *<dfn class="local col3 decl" id="353adjusted_mode" title='adjusted_mode' data-type='const struct drm_display_mode *' data-ref="353adjusted_mode" data-ref-filename="353adjusted_mode">adjusted_mode</dfn> =</td></tr>
<tr><th id="2321">2321</th><td>			&amp;<a class="local col8 ref" href="#348crtc" title='crtc' data-ref="348crtc" data-ref-filename="348crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::config" title='intel_crtc::config' data-ref="intel_crtc::config" data-ref-filename="intel_crtc..config">config</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>;</td></tr>
<tr><th id="2322">2322</th><td>		<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer" title='drm_framebuffer' data-ref="drm_framebuffer" data-ref-filename="drm_framebuffer">drm_framebuffer</a> *<dfn class="local col4 decl" id="354fb" title='fb' data-type='const struct drm_framebuffer *' data-ref="354fb" data-ref-filename="354fb">fb</dfn> =</td></tr>
<tr><th id="2323">2323</th><td>			<a class="local col8 ref" href="#348crtc" title='crtc' data-ref="348crtc" data-ref-filename="348crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::primary" title='drm_crtc::primary' data-ref="drm_crtc::primary" data-ref-filename="drm_crtc..primary">primary</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::state" title='drm_plane::state' data-ref="drm_plane::state" data-ref-filename="drm_plane..state">state</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>;</td></tr>
<tr><th id="2324">2324</th><td>		<em>int</em> <dfn class="local col5 decl" id="355cpp" title='cpp' data-type='int' data-ref="355cpp" data-ref-filename="355cpp">cpp</dfn>;</td></tr>
<tr><th id="2325">2325</th><td></td></tr>
<tr><th id="2326">2326</th><td>		<b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(2))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (2))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>, <var>2</var>))</td></tr>
<tr><th id="2327">2327</th><td>			<a class="local col5 ref" href="#355cpp" title='cpp' data-ref="355cpp" data-ref-filename="355cpp">cpp</a> = <var>4</var>;</td></tr>
<tr><th id="2328">2328</th><td>		<b>else</b></td></tr>
<tr><th id="2329">2329</th><td>			<a class="local col5 ref" href="#355cpp" title='cpp' data-ref="355cpp" data-ref-filename="355cpp">cpp</a> = <a class="local col4 ref" href="#354fb" title='fb' data-ref="354fb" data-ref-filename="354fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::(anonymous)::cpp" title='drm_format_info::(anonymous union)::cpp' data-ref="drm_format_info::(anonymous)::cpp" data-ref-filename="drm_format_info..(anonymous)..cpp">cpp</a>[<var>0</var>];</td></tr>
<tr><th id="2330">2330</th><td></td></tr>
<tr><th id="2331">2331</th><td>		<a class="local col7 ref" href="#347planeb_wm" title='planeb_wm' data-ref="347planeb_wm" data-ref-filename="347planeb_wm">planeb_wm</a> = <a class="tu ref fn" href="#intel_calculate_wm" title='intel_calculate_wm' data-use='c' data-ref="intel_calculate_wm" data-ref-filename="intel_calculate_wm">intel_calculate_wm</a>(<a class="local col3 ref" href="#353adjusted_mode" title='adjusted_mode' data-ref="353adjusted_mode" data-ref-filename="353adjusted_mode">adjusted_mode</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_clock" title='drm_display_mode::crtc_clock' data-ref="drm_display_mode::crtc_clock" data-ref-filename="drm_display_mode..crtc_clock">crtc_clock</a>,</td></tr>
<tr><th id="2332">2332</th><td>					       <a class="local col0 ref" href="#340wm_info" title='wm_info' data-ref="340wm_info" data-ref-filename="340wm_info">wm_info</a>, <a class="local col5 ref" href="#345fifo_size" title='fifo_size' data-ref="345fifo_size" data-ref-filename="345fifo_size">fifo_size</a>, <a class="local col5 ref" href="#355cpp" title='cpp' data-ref="355cpp" data-ref-filename="355cpp">cpp</a>,</td></tr>
<tr><th id="2333">2333</th><td>					       <a class="tu ref" href="#pessimal_latency_ns" title='pessimal_latency_ns' data-use='r' data-ref="pessimal_latency_ns" data-ref-filename="pessimal_latency_ns">pessimal_latency_ns</a>);</td></tr>
<tr><th id="2334">2334</th><td>		<b>if</b> (<a class="local col9 ref" href="#349enabled" title='enabled' data-ref="349enabled" data-ref-filename="349enabled">enabled</a> == <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>)</td></tr>
<tr><th id="2335">2335</th><td>			<a class="local col9 ref" href="#349enabled" title='enabled' data-ref="349enabled" data-ref-filename="349enabled">enabled</a> = <a class="local col8 ref" href="#348crtc" title='crtc' data-ref="348crtc" data-ref-filename="348crtc">crtc</a>;</td></tr>
<tr><th id="2336">2336</th><td>		<b>else</b></td></tr>
<tr><th id="2337">2337</th><td>			<a class="local col9 ref" href="#349enabled" title='enabled' data-ref="349enabled" data-ref-filename="349enabled">enabled</a> = <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>;</td></tr>
<tr><th id="2338">2338</th><td>	} <b>else</b> {</td></tr>
<tr><th id="2339">2339</th><td>		<a class="local col7 ref" href="#347planeb_wm" title='planeb_wm' data-ref="347planeb_wm" data-ref-filename="347planeb_wm">planeb_wm</a> = <a class="local col5 ref" href="#345fifo_size" title='fifo_size' data-ref="345fifo_size" data-ref-filename="345fifo_size">fifo_size</a> - <a class="local col0 ref" href="#340wm_info" title='wm_info' data-ref="340wm_info" data-ref-filename="340wm_info">wm_info</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_watermark_params::guard_size" title='intel_watermark_params::guard_size' data-ref="intel_watermark_params::guard_size" data-ref-filename="intel_watermark_params..guard_size">guard_size</a>;</td></tr>
<tr><th id="2340">2340</th><td>		<b>if</b> (<a class="local col7 ref" href="#347planeb_wm" title='planeb_wm' data-ref="347planeb_wm" data-ref-filename="347planeb_wm">planeb_wm</a> &gt; (<em>long</em>)<a class="local col0 ref" href="#340wm_info" title='wm_info' data-ref="340wm_info" data-ref-filename="340wm_info">wm_info</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_watermark_params::max_wm" title='intel_watermark_params::max_wm' data-ref="intel_watermark_params::max_wm" data-ref-filename="intel_watermark_params..max_wm">max_wm</a>)</td></tr>
<tr><th id="2341">2341</th><td>			<a class="local col7 ref" href="#347planeb_wm" title='planeb_wm' data-ref="347planeb_wm" data-ref-filename="347planeb_wm">planeb_wm</a> = <a class="local col0 ref" href="#340wm_info" title='wm_info' data-ref="340wm_info" data-ref-filename="340wm_info">wm_info</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_watermark_params::max_wm" title='intel_watermark_params::max_wm' data-ref="intel_watermark_params::max_wm" data-ref-filename="intel_watermark_params..max_wm">max_wm</a>;</td></tr>
<tr><th id="2342">2342</th><td>	}</td></tr>
<tr><th id="2343">2343</th><td></td></tr>
<tr><th id="2344">2344</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;FIFO watermarks - A: %d, B: %d\n&quot;, planea_wm, planeb_wm)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"FIFO watermarks - A: %d, B: %d\n"</q>, <a class="local col6 ref" href="#346planea_wm" title='planea_wm' data-ref="346planea_wm" data-ref-filename="346planea_wm">planea_wm</a>, <a class="local col7 ref" href="#347planeb_wm" title='planeb_wm' data-ref="347planeb_wm" data-ref-filename="347planeb_wm">planeb_wm</a>);</td></tr>
<tr><th id="2345">2345</th><td></td></tr>
<tr><th id="2346">2346</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2102" title="IS_PLATFORM(dev_priv, INTEL_I915GM)" data-ref="_M/IS_I915GM">IS_I915GM</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>) &amp;&amp; <a class="local col9 ref" href="#349enabled" title='enabled' data-ref="349enabled" data-ref-filename="349enabled">enabled</a>) {</td></tr>
<tr><th id="2347">2347</th><td>		<b>struct</b> <a class="type" href="gem/i915_gem_object_types.h.html#drm_i915_gem_object" title='drm_i915_gem_object' data-ref="drm_i915_gem_object" data-ref-filename="drm_i915_gem_object">drm_i915_gem_object</a> *<dfn class="local col6 decl" id="356obj" title='obj' data-type='struct drm_i915_gem_object *' data-ref="356obj" data-ref-filename="356obj">obj</dfn>;</td></tr>
<tr><th id="2348">2348</th><td></td></tr>
<tr><th id="2349">2349</th><td>		<a class="local col6 ref" href="#356obj" title='obj' data-ref="356obj" data-ref-filename="356obj">obj</a> = <a class="macro" href="intel_drv.h.html#1055" title="((enabled-&gt;base.primary-&gt;state-&gt;fb) ? to_intel_bo((enabled-&gt;base.primary-&gt;state-&gt;fb)-&gt;obj[0]) : ((void *)0))" data-ref="_M/intel_fb_obj">intel_fb_obj</a>(<a class="local col9 ref" href="#349enabled" title='enabled' data-ref="349enabled" data-ref-filename="349enabled">enabled</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::primary" title='drm_crtc::primary' data-ref="drm_crtc::primary" data-ref-filename="drm_crtc..primary">primary</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::state" title='drm_plane::state' data-ref="drm_plane::state" data-ref-filename="drm_plane..state">state</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>);</td></tr>
<tr><th id="2350">2350</th><td></td></tr>
<tr><th id="2351">2351</th><td>		<i>/* self-refresh seems busted with untiled */</i></td></tr>
<tr><th id="2352">2352</th><td>		<b>if</b> (!<a class="ref fn" href="gem/i915_gem_object.h.html#i915_gem_object_is_tiled" title='i915_gem_object_is_tiled' data-ref="i915_gem_object_is_tiled" data-ref-filename="i915_gem_object_is_tiled">i915_gem_object_is_tiled</a>(<a class="local col6 ref" href="#356obj" title='obj' data-ref="356obj" data-ref-filename="356obj">obj</a>))</td></tr>
<tr><th id="2353">2353</th><td>			<a class="local col9 ref" href="#349enabled" title='enabled' data-ref="349enabled" data-ref-filename="349enabled">enabled</a> = <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>;</td></tr>
<tr><th id="2354">2354</th><td>	}</td></tr>
<tr><th id="2355">2355</th><td></td></tr>
<tr><th id="2356">2356</th><td>	<i>/*</i></td></tr>
<tr><th id="2357">2357</th><td><i>	 * Overlay gets an aggressive default since video jitter is bad.</i></td></tr>
<tr><th id="2358">2358</th><td><i>	 */</i></td></tr>
<tr><th id="2359">2359</th><td>	<a class="local col3 ref" href="#343cwm" title='cwm' data-ref="343cwm" data-ref-filename="343cwm">cwm</a> = <var>2</var>;</td></tr>
<tr><th id="2360">2360</th><td></td></tr>
<tr><th id="2361">2361</th><td>	<i>/* Play safe and disable self-refresh before adjusting watermarks. */</i></td></tr>
<tr><th id="2362">2362</th><td>	<a class="ref fn" href="#intel_set_memory_cxsr" title='intel_set_memory_cxsr' data-ref="intel_set_memory_cxsr" data-ref-filename="intel_set_memory_cxsr">intel_set_memory_cxsr</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>);</td></tr>
<tr><th id="2363">2363</th><td></td></tr>
<tr><th id="2364">2364</th><td>	<i>/* Calc sr entries for one plane configs */</i></td></tr>
<tr><th id="2365">2365</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2300" title="(((&amp;(dev_priv)-&gt;__info)-&gt;gen) &gt; 2)" data-ref="_M/HAS_FW_BLC">HAS_FW_BLC</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>) &amp;&amp; <a class="local col9 ref" href="#349enabled" title='enabled' data-ref="349enabled" data-ref-filename="349enabled">enabled</a>) {</td></tr>
<tr><th id="2366">2366</th><td>		<i>/* self-refresh has much higher latency */</i></td></tr>
<tr><th id="2367">2367</th><td>		<em>static</em> <em>const</em> <em>int</em> <dfn class="local col7 decl" id="357sr_latency_ns" title='sr_latency_ns' data-type='const int' data-ref="357sr_latency_ns" data-ref-filename="357sr_latency_ns">sr_latency_ns</dfn> = <var>6000</var>;</td></tr>
<tr><th id="2368">2368</th><td>		<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_modes.h.html#drm_display_mode" title='drm_display_mode' data-ref="drm_display_mode" data-ref-filename="drm_display_mode">drm_display_mode</a> *<dfn class="local col8 decl" id="358adjusted_mode" title='adjusted_mode' data-type='const struct drm_display_mode *' data-ref="358adjusted_mode" data-ref-filename="358adjusted_mode">adjusted_mode</dfn> =</td></tr>
<tr><th id="2369">2369</th><td>			&amp;<a class="local col9 ref" href="#349enabled" title='enabled' data-ref="349enabled" data-ref-filename="349enabled">enabled</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::config" title='intel_crtc::config' data-ref="intel_crtc::config" data-ref-filename="intel_crtc..config">config</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>;</td></tr>
<tr><th id="2370">2370</th><td>		<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer" title='drm_framebuffer' data-ref="drm_framebuffer" data-ref-filename="drm_framebuffer">drm_framebuffer</a> *<dfn class="local col9 decl" id="359fb" title='fb' data-type='const struct drm_framebuffer *' data-ref="359fb" data-ref-filename="359fb">fb</dfn> =</td></tr>
<tr><th id="2371">2371</th><td>			<a class="local col9 ref" href="#349enabled" title='enabled' data-ref="349enabled" data-ref-filename="349enabled">enabled</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::primary" title='drm_crtc::primary' data-ref="drm_crtc::primary" data-ref-filename="drm_crtc..primary">primary</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::state" title='drm_plane::state' data-ref="drm_plane::state" data-ref-filename="drm_plane..state">state</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>;</td></tr>
<tr><th id="2372">2372</th><td>		<em>int</em> <dfn class="local col0 decl" id="360clock" title='clock' data-type='int' data-ref="360clock" data-ref-filename="360clock">clock</dfn> = <a class="local col8 ref" href="#358adjusted_mode" title='adjusted_mode' data-ref="358adjusted_mode" data-ref-filename="358adjusted_mode">adjusted_mode</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_clock" title='drm_display_mode::crtc_clock' data-ref="drm_display_mode::crtc_clock" data-ref-filename="drm_display_mode..crtc_clock">crtc_clock</a>;</td></tr>
<tr><th id="2373">2373</th><td>		<em>int</em> <dfn class="local col1 decl" id="361htotal" title='htotal' data-type='int' data-ref="361htotal" data-ref-filename="361htotal">htotal</dfn> = <a class="local col8 ref" href="#358adjusted_mode" title='adjusted_mode' data-ref="358adjusted_mode" data-ref-filename="358adjusted_mode">adjusted_mode</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_htotal" title='drm_display_mode::crtc_htotal' data-ref="drm_display_mode::crtc_htotal" data-ref-filename="drm_display_mode..crtc_htotal">crtc_htotal</a>;</td></tr>
<tr><th id="2374">2374</th><td>		<em>int</em> <dfn class="local col2 decl" id="362hdisplay" title='hdisplay' data-type='int' data-ref="362hdisplay" data-ref-filename="362hdisplay">hdisplay</dfn> = <a class="local col9 ref" href="#349enabled" title='enabled' data-ref="349enabled" data-ref-filename="349enabled">enabled</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::config" title='intel_crtc::config' data-ref="intel_crtc::config" data-ref-filename="intel_crtc..config">config</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::pipe_src_w" title='intel_crtc_state::pipe_src_w' data-ref="intel_crtc_state::pipe_src_w" data-ref-filename="intel_crtc_state..pipe_src_w">pipe_src_w</a>;</td></tr>
<tr><th id="2375">2375</th><td>		<em>int</em> <dfn class="local col3 decl" id="363cpp" title='cpp' data-type='int' data-ref="363cpp" data-ref-filename="363cpp">cpp</dfn>;</td></tr>
<tr><th id="2376">2376</th><td>		<em>int</em> <dfn class="local col4 decl" id="364entries" title='entries' data-type='int' data-ref="364entries" data-ref-filename="364entries">entries</dfn>;</td></tr>
<tr><th id="2377">2377</th><td></td></tr>
<tr><th id="2378">2378</th><td>		<b>if</b> (<a class="macro" href="i915_drv.h.html#2102" title="IS_PLATFORM(dev_priv, INTEL_I915GM)" data-ref="_M/IS_I915GM">IS_I915GM</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2104" title="IS_PLATFORM(dev_priv, INTEL_I945GM)" data-ref="_M/IS_I945GM">IS_I945GM</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2379">2379</th><td>			<a class="local col3 ref" href="#363cpp" title='cpp' data-ref="363cpp" data-ref-filename="363cpp">cpp</a> = <var>4</var>;</td></tr>
<tr><th id="2380">2380</th><td>		<b>else</b></td></tr>
<tr><th id="2381">2381</th><td>			<a class="local col3 ref" href="#363cpp" title='cpp' data-ref="363cpp" data-ref-filename="363cpp">cpp</a> = <a class="local col9 ref" href="#359fb" title='fb' data-ref="359fb" data-ref-filename="359fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::(anonymous)::cpp" title='drm_format_info::(anonymous union)::cpp' data-ref="drm_format_info::(anonymous)::cpp" data-ref-filename="drm_format_info..(anonymous)..cpp">cpp</a>[<var>0</var>];</td></tr>
<tr><th id="2382">2382</th><td></td></tr>
<tr><th id="2383">2383</th><td>		<a class="local col4 ref" href="#364entries" title='entries' data-ref="364entries" data-ref-filename="364entries">entries</a> = <a class="tu ref fn" href="#intel_wm_method2" title='intel_wm_method2' data-use='c' data-ref="intel_wm_method2" data-ref-filename="intel_wm_method2">intel_wm_method2</a>(<a class="local col0 ref" href="#360clock" title='clock' data-ref="360clock" data-ref-filename="360clock">clock</a>, <a class="local col1 ref" href="#361htotal" title='htotal' data-ref="361htotal" data-ref-filename="361htotal">htotal</a>, <a class="local col2 ref" href="#362hdisplay" title='hdisplay' data-ref="362hdisplay" data-ref-filename="362hdisplay">hdisplay</a>, <a class="local col3 ref" href="#363cpp" title='cpp' data-ref="363cpp" data-ref-filename="363cpp">cpp</a>,</td></tr>
<tr><th id="2384">2384</th><td>					   <a class="local col7 ref" href="#357sr_latency_ns" title='sr_latency_ns' data-ref="357sr_latency_ns" data-ref-filename="357sr_latency_ns">sr_latency_ns</a> / <var>100</var>);</td></tr>
<tr><th id="2385">2385</th><td>		<a class="local col4 ref" href="#364entries" title='entries' data-ref="364entries" data-ref-filename="364entries">entries</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col4 ref" href="#364entries" title='entries' data-ref="364entries" data-ref-filename="364entries">entries</a>, <a class="local col0 ref" href="#340wm_info" title='wm_info' data-ref="340wm_info" data-ref-filename="340wm_info">wm_info</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_watermark_params::cacheline_size" title='intel_watermark_params::cacheline_size' data-ref="intel_watermark_params::cacheline_size" data-ref-filename="intel_watermark_params..cacheline_size">cacheline_size</a>);</td></tr>
<tr><th id="2386">2386</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;self-refresh entries: %d\n&quot;, entries)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"self-refresh entries: %d\n"</q>, <a class="local col4 ref" href="#364entries" title='entries' data-ref="364entries" data-ref-filename="364entries">entries</a>);</td></tr>
<tr><th id="2387">2387</th><td>		<a class="local col4 ref" href="#344srwm" title='srwm' data-ref="344srwm" data-ref-filename="344srwm">srwm</a> = <a class="local col0 ref" href="#340wm_info" title='wm_info' data-ref="340wm_info" data-ref-filename="340wm_info">wm_info</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_watermark_params::fifo_size" title='intel_watermark_params::fifo_size' data-ref="intel_watermark_params::fifo_size" data-ref-filename="intel_watermark_params..fifo_size">fifo_size</a> - <a class="local col4 ref" href="#364entries" title='entries' data-ref="364entries" data-ref-filename="364entries">entries</a>;</td></tr>
<tr><th id="2388">2388</th><td>		<b>if</b> (<a class="local col4 ref" href="#344srwm" title='srwm' data-ref="344srwm" data-ref-filename="344srwm">srwm</a> &lt; <var>0</var>)</td></tr>
<tr><th id="2389">2389</th><td>			<a class="local col4 ref" href="#344srwm" title='srwm' data-ref="344srwm" data-ref-filename="344srwm">srwm</a> = <var>1</var>;</td></tr>
<tr><th id="2390">2390</th><td></td></tr>
<tr><th id="2391">2391</th><td>		<b>if</b> (<a class="macro" href="i915_drv.h.html#2103" title="IS_PLATFORM(dev_priv, INTEL_I945G)" data-ref="_M/IS_I945G">IS_I945G</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2104" title="IS_PLATFORM(dev_priv, INTEL_I945GM)" data-ref="_M/IS_I945GM">IS_I945GM</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2392">2392</th><td>			<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20e0) })), ((1 &lt;&lt; 16) | (srwm &amp; 0xff)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2770" title="((const i915_reg_t){ .reg = (0x20e0) })" data-ref="_M/FW_BLC_SELF">FW_BLC_SELF</a>,</td></tr>
<tr><th id="2393">2393</th><td>				   <a class="macro" href="i915_reg.h.html#2772" title="(1 &lt;&lt; 16)" data-ref="_M/FW_BLC_SELF_FIFO_MASK">FW_BLC_SELF_FIFO_MASK</a> | (<a class="local col4 ref" href="#344srwm" title='srwm' data-ref="344srwm" data-ref-filename="344srwm">srwm</a> &amp; <var>0xff</var>));</td></tr>
<tr><th id="2394">2394</th><td>		<b>else</b></td></tr>
<tr><th id="2395">2395</th><td>			<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20e0) })), (srwm &amp; 0x3f))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2770" title="((const i915_reg_t){ .reg = (0x20e0) })" data-ref="_M/FW_BLC_SELF">FW_BLC_SELF</a>, <a class="local col4 ref" href="#344srwm" title='srwm' data-ref="344srwm" data-ref-filename="344srwm">srwm</a> &amp; <var>0x3f</var>);</td></tr>
<tr><th id="2396">2396</th><td>	}</td></tr>
<tr><th id="2397">2397</th><td></td></tr>
<tr><th id="2398">2398</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Setting FIFO watermarks - A: %d, B: %d, C: %d, SR %d\n&quot;, planea_wm, planeb_wm, cwm, srwm)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Setting FIFO watermarks - A: %d, B: %d, C: %d, SR %d\n"</q>,</td></tr>
<tr><th id="2399">2399</th><td>		      <a class="local col6 ref" href="#346planea_wm" title='planea_wm' data-ref="346planea_wm" data-ref-filename="346planea_wm">planea_wm</a>, <a class="local col7 ref" href="#347planeb_wm" title='planeb_wm' data-ref="347planeb_wm" data-ref-filename="347planeb_wm">planeb_wm</a>, <a class="local col3 ref" href="#343cwm" title='cwm' data-ref="343cwm" data-ref-filename="343cwm">cwm</a>, <a class="local col4 ref" href="#344srwm" title='srwm' data-ref="344srwm" data-ref-filename="344srwm">srwm</a>);</td></tr>
<tr><th id="2400">2400</th><td></td></tr>
<tr><th id="2401">2401</th><td>	<a class="local col1 ref" href="#341fwater_lo" title='fwater_lo' data-ref="341fwater_lo" data-ref-filename="341fwater_lo">fwater_lo</a> = ((<a class="local col7 ref" href="#347planeb_wm" title='planeb_wm' data-ref="347planeb_wm" data-ref-filename="347planeb_wm">planeb_wm</a> &amp; <var>0x3f</var>) &lt;&lt; <var>16</var>) | (<a class="local col6 ref" href="#346planea_wm" title='planea_wm' data-ref="346planea_wm" data-ref-filename="346planea_wm">planea_wm</a> &amp; <var>0x3f</var>);</td></tr>
<tr><th id="2402">2402</th><td>	<a class="local col2 ref" href="#342fwater_hi" title='fwater_hi' data-ref="342fwater_hi" data-ref-filename="342fwater_hi">fwater_hi</a> = (<a class="local col3 ref" href="#343cwm" title='cwm' data-ref="343cwm" data-ref-filename="343cwm">cwm</a> &amp; <var>0x1f</var>);</td></tr>
<tr><th id="2403">2403</th><td></td></tr>
<tr><th id="2404">2404</th><td>	<i>/* Set request length to 8 cachelines per fetch */</i></td></tr>
<tr><th id="2405">2405</th><td>	<a class="local col1 ref" href="#341fwater_lo" title='fwater_lo' data-ref="341fwater_lo" data-ref-filename="341fwater_lo">fwater_lo</a> = <a class="local col1 ref" href="#341fwater_lo" title='fwater_lo' data-ref="341fwater_lo" data-ref-filename="341fwater_lo">fwater_lo</a> | (<var>1</var> &lt;&lt; <var>24</var>) | (<var>1</var> &lt;&lt; <var>8</var>);</td></tr>
<tr><th id="2406">2406</th><td>	<a class="local col2 ref" href="#342fwater_hi" title='fwater_hi' data-ref="342fwater_hi" data-ref-filename="342fwater_hi">fwater_hi</a> = <a class="local col2 ref" href="#342fwater_hi" title='fwater_hi' data-ref="342fwater_hi" data-ref-filename="342fwater_hi">fwater_hi</a> | (<var>1</var> &lt;&lt; <var>8</var>);</td></tr>
<tr><th id="2407">2407</th><td></td></tr>
<tr><th id="2408">2408</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20d8) })), (fwater_lo))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2768" title="((const i915_reg_t){ .reg = (0x20d8) })" data-ref="_M/FW_BLC">FW_BLC</a>, <a class="local col1 ref" href="#341fwater_lo" title='fwater_lo' data-ref="341fwater_lo" data-ref-filename="341fwater_lo">fwater_lo</a>);</td></tr>
<tr><th id="2409">2409</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20dc) })), (fwater_hi))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2769" title="((const i915_reg_t){ .reg = (0x20dc) })" data-ref="_M/FW_BLC2">FW_BLC2</a>, <a class="local col2 ref" href="#342fwater_hi" title='fwater_hi' data-ref="342fwater_hi" data-ref-filename="342fwater_hi">fwater_hi</a>);</td></tr>
<tr><th id="2410">2410</th><td></td></tr>
<tr><th id="2411">2411</th><td>	<b>if</b> (<a class="local col9 ref" href="#349enabled" title='enabled' data-ref="349enabled" data-ref-filename="349enabled">enabled</a>)</td></tr>
<tr><th id="2412">2412</th><td>		<a class="ref fn" href="#intel_set_memory_cxsr" title='intel_set_memory_cxsr' data-ref="intel_set_memory_cxsr" data-ref-filename="intel_set_memory_cxsr">intel_set_memory_cxsr</a>(<a class="local col9 ref" href="#339dev_priv" title='dev_priv' data-ref="339dev_priv" data-ref-filename="339dev_priv">dev_priv</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>);</td></tr>
<tr><th id="2413">2413</th><td>}</td></tr>
<tr><th id="2414">2414</th><td></td></tr>
<tr><th id="2415">2415</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="i845_update_wm" title='i845_update_wm' data-type='void i845_update_wm(struct intel_crtc * unused_crtc)' data-ref="i845_update_wm" data-ref-filename="i845_update_wm">i845_update_wm</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col5 decl" id="365unused_crtc" title='unused_crtc' data-type='struct intel_crtc *' data-ref="365unused_crtc" data-ref-filename="365unused_crtc">unused_crtc</dfn>)</td></tr>
<tr><th id="2416">2416</th><td>{</td></tr>
<tr><th id="2417">2417</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="366dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="366dev_priv" data-ref-filename="366dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col5 ref" href="#365unused_crtc" title='unused_crtc' data-ref="365unused_crtc" data-ref-filename="365unused_crtc">unused_crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="2418">2418</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col7 decl" id="367crtc" title='crtc' data-type='struct intel_crtc *' data-ref="367crtc" data-ref-filename="367crtc">crtc</dfn>;</td></tr>
<tr><th id="2419">2419</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_modes.h.html#drm_display_mode" title='drm_display_mode' data-ref="drm_display_mode" data-ref-filename="drm_display_mode">drm_display_mode</a> *<dfn class="local col8 decl" id="368adjusted_mode" title='adjusted_mode' data-type='const struct drm_display_mode *' data-ref="368adjusted_mode" data-ref-filename="368adjusted_mode">adjusted_mode</dfn>;</td></tr>
<tr><th id="2420">2420</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="369fwater_lo" title='fwater_lo' data-type='u32' data-ref="369fwater_lo" data-ref-filename="369fwater_lo">fwater_lo</dfn>;</td></tr>
<tr><th id="2421">2421</th><td>	<em>int</em> <dfn class="local col0 decl" id="370planea_wm" title='planea_wm' data-type='int' data-ref="370planea_wm" data-ref-filename="370planea_wm">planea_wm</dfn>;</td></tr>
<tr><th id="2422">2422</th><td></td></tr>
<tr><th id="2423">2423</th><td>	<a class="local col7 ref" href="#367crtc" title='crtc' data-ref="367crtc" data-ref-filename="367crtc">crtc</a> = <a class="tu ref fn" href="#single_enabled_crtc" title='single_enabled_crtc' data-use='c' data-ref="single_enabled_crtc" data-ref-filename="single_enabled_crtc">single_enabled_crtc</a>(<a class="local col6 ref" href="#366dev_priv" title='dev_priv' data-ref="366dev_priv" data-ref-filename="366dev_priv">dev_priv</a>);</td></tr>
<tr><th id="2424">2424</th><td>	<b>if</b> (<a class="local col7 ref" href="#367crtc" title='crtc' data-ref="367crtc" data-ref-filename="367crtc">crtc</a> == <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>)</td></tr>
<tr><th id="2425">2425</th><td>		<b>return</b>;</td></tr>
<tr><th id="2426">2426</th><td></td></tr>
<tr><th id="2427">2427</th><td>	<a class="local col8 ref" href="#368adjusted_mode" title='adjusted_mode' data-ref="368adjusted_mode" data-ref-filename="368adjusted_mode">adjusted_mode</a> = &amp;<a class="local col7 ref" href="#367crtc" title='crtc' data-ref="367crtc" data-ref-filename="367crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::config" title='intel_crtc::config' data-ref="intel_crtc::config" data-ref-filename="intel_crtc..config">config</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>;</td></tr>
<tr><th id="2428">2428</th><td>	<a class="local col0 ref" href="#370planea_wm" title='planea_wm' data-ref="370planea_wm" data-ref-filename="370planea_wm">planea_wm</a> = <a class="tu ref fn" href="#intel_calculate_wm" title='intel_calculate_wm' data-use='c' data-ref="intel_calculate_wm" data-ref-filename="intel_calculate_wm">intel_calculate_wm</a>(<a class="local col8 ref" href="#368adjusted_mode" title='adjusted_mode' data-ref="368adjusted_mode" data-ref-filename="368adjusted_mode">adjusted_mode</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_clock" title='drm_display_mode::crtc_clock' data-ref="drm_display_mode::crtc_clock" data-ref-filename="drm_display_mode..crtc_clock">crtc_clock</a>,</td></tr>
<tr><th id="2429">2429</th><td>				       &amp;<a class="tu ref" href="#i845_wm_info" title='i845_wm_info' data-use='a' data-ref="i845_wm_info" data-ref-filename="i845_wm_info">i845_wm_info</a>,</td></tr>
<tr><th id="2430">2430</th><td>				       <a class="local col6 ref" href="#366dev_priv" title='dev_priv' data-ref="366dev_priv" data-ref-filename="366dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::get_fifo_size" title='drm_i915_display_funcs::get_fifo_size' data-ref="drm_i915_display_funcs::get_fifo_size" data-ref-filename="drm_i915_display_funcs..get_fifo_size">get_fifo_size</a>(<a class="local col6 ref" href="#366dev_priv" title='dev_priv' data-ref="366dev_priv" data-ref-filename="366dev_priv">dev_priv</a>, <a class="enum" href="display/intel_display.h.html#PLANE_A" title='PLANE_A' data-ref="PLANE_A" data-ref-filename="PLANE_A">PLANE_A</a>),</td></tr>
<tr><th id="2431">2431</th><td>				       <var>4</var>, <a class="tu ref" href="#pessimal_latency_ns" title='pessimal_latency_ns' data-use='r' data-ref="pessimal_latency_ns" data-ref-filename="pessimal_latency_ns">pessimal_latency_ns</a>);</td></tr>
<tr><th id="2432">2432</th><td>	<a class="local col9 ref" href="#369fwater_lo" title='fwater_lo' data-ref="369fwater_lo" data-ref-filename="369fwater_lo">fwater_lo</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20d8) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#2768" title="((const i915_reg_t){ .reg = (0x20d8) })" data-ref="_M/FW_BLC">FW_BLC</a>) &amp; ~<var>0xfff</var>;</td></tr>
<tr><th id="2433">2433</th><td>	<a class="local col9 ref" href="#369fwater_lo" title='fwater_lo' data-ref="369fwater_lo" data-ref-filename="369fwater_lo">fwater_lo</a> |= (<var>3</var>&lt;&lt;<var>8</var>) | <a class="local col0 ref" href="#370planea_wm" title='planea_wm' data-ref="370planea_wm" data-ref-filename="370planea_wm">planea_wm</a>;</td></tr>
<tr><th id="2434">2434</th><td></td></tr>
<tr><th id="2435">2435</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Setting FIFO watermarks - A: %d\n&quot;, planea_wm)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Setting FIFO watermarks - A: %d\n"</q>, <a class="local col0 ref" href="#370planea_wm" title='planea_wm' data-ref="370planea_wm" data-ref-filename="370planea_wm">planea_wm</a>);</td></tr>
<tr><th id="2436">2436</th><td></td></tr>
<tr><th id="2437">2437</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20d8) })), (fwater_lo))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2768" title="((const i915_reg_t){ .reg = (0x20d8) })" data-ref="_M/FW_BLC">FW_BLC</a>, <a class="local col9 ref" href="#369fwater_lo" title='fwater_lo' data-ref="369fwater_lo" data-ref-filename="369fwater_lo">fwater_lo</a>);</td></tr>
<tr><th id="2438">2438</th><td>}</td></tr>
<tr><th id="2439">2439</th><td></td></tr>
<tr><th id="2440">2440</th><td><i  data-doc="ilk_wm_method1">/* latency must be in 0.1us units. */</i></td></tr>
<tr><th id="2441">2441</th><td><em>static</em> <em>unsigned</em> <em>int</em> <dfn class="tu decl def fn" id="ilk_wm_method1" title='ilk_wm_method1' data-type='unsigned int ilk_wm_method1(unsigned int pixel_rate, unsigned int cpp, unsigned int latency)' data-ref="ilk_wm_method1" data-ref-filename="ilk_wm_method1">ilk_wm_method1</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="371pixel_rate" title='pixel_rate' data-type='unsigned int' data-ref="371pixel_rate" data-ref-filename="371pixel_rate">pixel_rate</dfn>,</td></tr>
<tr><th id="2442">2442</th><td>				   <em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="372cpp" title='cpp' data-type='unsigned int' data-ref="372cpp" data-ref-filename="372cpp">cpp</dfn>,</td></tr>
<tr><th id="2443">2443</th><td>				   <em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="373latency" title='latency' data-type='unsigned int' data-ref="373latency" data-ref-filename="373latency">latency</dfn>)</td></tr>
<tr><th id="2444">2444</th><td>{</td></tr>
<tr><th id="2445">2445</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="374ret" title='ret' data-type='unsigned int' data-ref="374ret" data-ref-filename="374ret">ret</dfn>;</td></tr>
<tr><th id="2446">2446</th><td></td></tr>
<tr><th id="2447">2447</th><td>	<a class="local col4 ref" href="#374ret" title='ret' data-ref="374ret" data-ref-filename="374ret">ret</a> = <a class="tu ref fn" href="#intel_wm_method1" title='intel_wm_method1' data-use='c' data-ref="intel_wm_method1" data-ref-filename="intel_wm_method1">intel_wm_method1</a>(<a class="local col1 ref" href="#371pixel_rate" title='pixel_rate' data-ref="371pixel_rate" data-ref-filename="371pixel_rate">pixel_rate</a>, <a class="local col2 ref" href="#372cpp" title='cpp' data-ref="372cpp" data-ref-filename="372cpp">cpp</a>, <a class="local col3 ref" href="#373latency" title='latency' data-ref="373latency" data-ref-filename="373latency">latency</a>);</td></tr>
<tr><th id="2448">2448</th><td>	<a class="local col4 ref" href="#374ret" title='ret' data-ref="374ret" data-ref-filename="374ret">ret</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col4 ref" href="#374ret" title='ret' data-ref="374ret" data-ref-filename="374ret">ret</a>, <var>64</var>) + <var>2</var>;</td></tr>
<tr><th id="2449">2449</th><td></td></tr>
<tr><th id="2450">2450</th><td>	<b>return</b> <a class="local col4 ref" href="#374ret" title='ret' data-ref="374ret" data-ref-filename="374ret">ret</a>;</td></tr>
<tr><th id="2451">2451</th><td>}</td></tr>
<tr><th id="2452">2452</th><td></td></tr>
<tr><th id="2453">2453</th><td><i  data-doc="ilk_wm_method2">/* latency must be in 0.1us units. */</i></td></tr>
<tr><th id="2454">2454</th><td><em>static</em> <em>unsigned</em> <em>int</em> <dfn class="tu decl def fn" id="ilk_wm_method2" title='ilk_wm_method2' data-type='unsigned int ilk_wm_method2(unsigned int pixel_rate, unsigned int htotal, unsigned int width, unsigned int cpp, unsigned int latency)' data-ref="ilk_wm_method2" data-ref-filename="ilk_wm_method2">ilk_wm_method2</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="375pixel_rate" title='pixel_rate' data-type='unsigned int' data-ref="375pixel_rate" data-ref-filename="375pixel_rate">pixel_rate</dfn>,</td></tr>
<tr><th id="2455">2455</th><td>				   <em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="376htotal" title='htotal' data-type='unsigned int' data-ref="376htotal" data-ref-filename="376htotal">htotal</dfn>,</td></tr>
<tr><th id="2456">2456</th><td>				   <em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="377width" title='width' data-type='unsigned int' data-ref="377width" data-ref-filename="377width">width</dfn>,</td></tr>
<tr><th id="2457">2457</th><td>				   <em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="378cpp" title='cpp' data-type='unsigned int' data-ref="378cpp" data-ref-filename="378cpp">cpp</dfn>,</td></tr>
<tr><th id="2458">2458</th><td>				   <em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="379latency" title='latency' data-type='unsigned int' data-ref="379latency" data-ref-filename="379latency">latency</dfn>)</td></tr>
<tr><th id="2459">2459</th><td>{</td></tr>
<tr><th id="2460">2460</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="380ret" title='ret' data-type='unsigned int' data-ref="380ret" data-ref-filename="380ret">ret</dfn>;</td></tr>
<tr><th id="2461">2461</th><td></td></tr>
<tr><th id="2462">2462</th><td>	<a class="local col0 ref" href="#380ret" title='ret' data-ref="380ret" data-ref-filename="380ret">ret</a> = <a class="tu ref fn" href="#intel_wm_method2" title='intel_wm_method2' data-use='c' data-ref="intel_wm_method2" data-ref-filename="intel_wm_method2">intel_wm_method2</a>(<a class="local col5 ref" href="#375pixel_rate" title='pixel_rate' data-ref="375pixel_rate" data-ref-filename="375pixel_rate">pixel_rate</a>, <a class="local col6 ref" href="#376htotal" title='htotal' data-ref="376htotal" data-ref-filename="376htotal">htotal</a>,</td></tr>
<tr><th id="2463">2463</th><td>			       <a class="local col7 ref" href="#377width" title='width' data-ref="377width" data-ref-filename="377width">width</a>, <a class="local col8 ref" href="#378cpp" title='cpp' data-ref="378cpp" data-ref-filename="378cpp">cpp</a>, <a class="local col9 ref" href="#379latency" title='latency' data-ref="379latency" data-ref-filename="379latency">latency</a>);</td></tr>
<tr><th id="2464">2464</th><td>	<a class="local col0 ref" href="#380ret" title='ret' data-ref="380ret" data-ref-filename="380ret">ret</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col0 ref" href="#380ret" title='ret' data-ref="380ret" data-ref-filename="380ret">ret</a>, <var>64</var>) + <var>2</var>;</td></tr>
<tr><th id="2465">2465</th><td></td></tr>
<tr><th id="2466">2466</th><td>	<b>return</b> <a class="local col0 ref" href="#380ret" title='ret' data-ref="380ret" data-ref-filename="380ret">ret</a>;</td></tr>
<tr><th id="2467">2467</th><td>}</td></tr>
<tr><th id="2468">2468</th><td></td></tr>
<tr><th id="2469">2469</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="tu decl def fn" id="ilk_wm_fbc" title='ilk_wm_fbc' data-type='u32 ilk_wm_fbc(u32 pri_val, u32 horiz_pixels, u8 cpp)' data-ref="ilk_wm_fbc" data-ref-filename="ilk_wm_fbc">ilk_wm_fbc</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="381pri_val" title='pri_val' data-type='u32' data-ref="381pri_val" data-ref-filename="381pri_val">pri_val</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col2 decl" id="382horiz_pixels" title='horiz_pixels' data-type='u32' data-ref="382horiz_pixels" data-ref-filename="382horiz_pixels">horiz_pixels</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col3 decl" id="383cpp" title='cpp' data-type='u8' data-ref="383cpp" data-ref-filename="383cpp">cpp</dfn>)</td></tr>
<tr><th id="2470">2470</th><td>{</td></tr>
<tr><th id="2471">2471</th><td>	<i>/*</i></td></tr>
<tr><th id="2472">2472</th><td><i>	 * Neither of these should be possible since this function shouldn't be</i></td></tr>
<tr><th id="2473">2473</th><td><i>	 * called if the CRTC is off or the plane is invisible.  But let's be</i></td></tr>
<tr><th id="2474">2474</th><td><i>	 * extra paranoid to avoid a potential divide-by-zero if we screw up</i></td></tr>
<tr><th id="2475">2475</th><td><i>	 * elsewhere in the driver.</i></td></tr>
<tr><th id="2476">2476</th><td><i>	 */</i></td></tr>
<tr><th id="2477">2477</th><td>	<b>if</b> (<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((!cpp)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;!cpp&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (2477), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (317)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(!<a class="local col3 ref" href="#383cpp" title='cpp' data-ref="383cpp" data-ref-filename="383cpp">cpp</a>))</td></tr>
<tr><th id="2478">2478</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="2479">2479</th><td>	<b>if</b> (<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((!horiz_pixels)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;!horiz_pixels&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (2479), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (319)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(!<a class="local col2 ref" href="#382horiz_pixels" title='horiz_pixels' data-ref="382horiz_pixels" data-ref-filename="382horiz_pixels">horiz_pixels</a>))</td></tr>
<tr><th id="2480">2480</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="2481">2481</th><td></td></tr>
<tr><th id="2482">2482</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col1 ref" href="#381pri_val" title='pri_val' data-ref="381pri_val" data-ref-filename="381pri_val">pri_val</a> * <var>64</var>, <a class="local col2 ref" href="#382horiz_pixels" title='horiz_pixels' data-ref="382horiz_pixels" data-ref-filename="382horiz_pixels">horiz_pixels</a> * <a class="local col3 ref" href="#383cpp" title='cpp' data-ref="383cpp" data-ref-filename="383cpp">cpp</a>) + <var>2</var>;</td></tr>
<tr><th id="2483">2483</th><td>}</td></tr>
<tr><th id="2484">2484</th><td></td></tr>
<tr><th id="2485">2485</th><td><b>struct</b> <dfn class="type def" id="ilk_wm_maximums" title='ilk_wm_maximums' data-ref="ilk_wm_maximums" data-ref-filename="ilk_wm_maximums">ilk_wm_maximums</dfn> {</td></tr>
<tr><th id="2486">2486</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="tu decl field" id="ilk_wm_maximums::pri" title='ilk_wm_maximums::pri' data-type='u16' data-ref="ilk_wm_maximums::pri" data-ref-filename="ilk_wm_maximums..pri">pri</dfn>;</td></tr>
<tr><th id="2487">2487</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="tu decl field" id="ilk_wm_maximums::spr" title='ilk_wm_maximums::spr' data-type='u16' data-ref="ilk_wm_maximums::spr" data-ref-filename="ilk_wm_maximums..spr">spr</dfn>;</td></tr>
<tr><th id="2488">2488</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="tu decl field" id="ilk_wm_maximums::cur" title='ilk_wm_maximums::cur' data-type='u16' data-ref="ilk_wm_maximums::cur" data-ref-filename="ilk_wm_maximums..cur">cur</dfn>;</td></tr>
<tr><th id="2489">2489</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="tu decl field" id="ilk_wm_maximums::fbc" title='ilk_wm_maximums::fbc' data-type='u16' data-ref="ilk_wm_maximums::fbc" data-ref-filename="ilk_wm_maximums..fbc">fbc</dfn>;</td></tr>
<tr><th id="2490">2490</th><td>};</td></tr>
<tr><th id="2491">2491</th><td></td></tr>
<tr><th id="2492">2492</th><td><i  data-doc="ilk_compute_pri_wm">/*</i></td></tr>
<tr><th id="2493">2493</th><td><i  data-doc="ilk_compute_pri_wm"> * For both WM_PIPE and WM_LP.</i></td></tr>
<tr><th id="2494">2494</th><td><i  data-doc="ilk_compute_pri_wm"> * mem_value must be in 0.1us units.</i></td></tr>
<tr><th id="2495">2495</th><td><i  data-doc="ilk_compute_pri_wm"> */</i></td></tr>
<tr><th id="2496">2496</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="tu decl def fn" id="ilk_compute_pri_wm" title='ilk_compute_pri_wm' data-type='u32 ilk_compute_pri_wm(const struct intel_crtc_state * cstate, const struct intel_plane_state * pstate, u32 mem_value, bool is_lp)' data-ref="ilk_compute_pri_wm" data-ref-filename="ilk_compute_pri_wm">ilk_compute_pri_wm</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col4 decl" id="384cstate" title='cstate' data-type='const struct intel_crtc_state *' data-ref="384cstate" data-ref-filename="384cstate">cstate</dfn>,</td></tr>
<tr><th id="2497">2497</th><td>			      <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col5 decl" id="385pstate" title='pstate' data-type='const struct intel_plane_state *' data-ref="385pstate" data-ref-filename="385pstate">pstate</dfn>,</td></tr>
<tr><th id="2498">2498</th><td>			      <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="386mem_value" title='mem_value' data-type='u32' data-ref="386mem_value" data-ref-filename="386mem_value">mem_value</dfn>, <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col7 decl" id="387is_lp" title='is_lp' data-type='bool' data-ref="387is_lp" data-ref-filename="387is_lp">is_lp</dfn>)</td></tr>
<tr><th id="2499">2499</th><td>{</td></tr>
<tr><th id="2500">2500</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col8 decl" id="388method1" title='method1' data-type='u32' data-ref="388method1" data-ref-filename="388method1">method1</dfn>, <dfn class="local col9 decl" id="389method2" title='method2' data-type='u32' data-ref="389method2" data-ref-filename="389method2">method2</dfn>;</td></tr>
<tr><th id="2501">2501</th><td>	<em>int</em> <dfn class="local col0 decl" id="390cpp" title='cpp' data-type='int' data-ref="390cpp" data-ref-filename="390cpp">cpp</dfn>;</td></tr>
<tr><th id="2502">2502</th><td></td></tr>
<tr><th id="2503">2503</th><td>	<b>if</b> (<a class="local col6 ref" href="#386mem_value" title='mem_value' data-ref="386mem_value" data-ref-filename="386mem_value">mem_value</a> == <var>0</var>)</td></tr>
<tr><th id="2504">2504</th><td>		<b>return</b> <a class="macro" href="../../../../include/linux/limits.h.html#29" title="((u32)~0U)" data-ref="_M/U32_MAX">U32_MAX</a>;</td></tr>
<tr><th id="2505">2505</th><td></td></tr>
<tr><th id="2506">2506</th><td>	<b>if</b> (!<a class="tu ref fn" href="#intel_wm_plane_visible" title='intel_wm_plane_visible' data-use='c' data-ref="intel_wm_plane_visible" data-ref-filename="intel_wm_plane_visible">intel_wm_plane_visible</a>(<a class="local col4 ref" href="#384cstate" title='cstate' data-ref="384cstate" data-ref-filename="384cstate">cstate</a>, <a class="local col5 ref" href="#385pstate" title='pstate' data-ref="385pstate" data-ref-filename="385pstate">pstate</a>))</td></tr>
<tr><th id="2507">2507</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="2508">2508</th><td></td></tr>
<tr><th id="2509">2509</th><td>	<a class="local col0 ref" href="#390cpp" title='cpp' data-ref="390cpp" data-ref-filename="390cpp">cpp</a> = <a class="local col5 ref" href="#385pstate" title='pstate' data-ref="385pstate" data-ref-filename="385pstate">pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::(anonymous)::cpp" title='drm_format_info::(anonymous union)::cpp' data-ref="drm_format_info::(anonymous)::cpp" data-ref-filename="drm_format_info..(anonymous)..cpp">cpp</a>[<var>0</var>];</td></tr>
<tr><th id="2510">2510</th><td></td></tr>
<tr><th id="2511">2511</th><td>	<a class="local col8 ref" href="#388method1" title='method1' data-ref="388method1" data-ref-filename="388method1">method1</a> = <a class="tu ref fn" href="#ilk_wm_method1" title='ilk_wm_method1' data-use='c' data-ref="ilk_wm_method1" data-ref-filename="ilk_wm_method1">ilk_wm_method1</a>(<a class="local col4 ref" href="#384cstate" title='cstate' data-ref="384cstate" data-ref-filename="384cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::pixel_rate" title='intel_crtc_state::pixel_rate' data-ref="intel_crtc_state::pixel_rate" data-ref-filename="intel_crtc_state..pixel_rate">pixel_rate</a>, <a class="local col0 ref" href="#390cpp" title='cpp' data-ref="390cpp" data-ref-filename="390cpp">cpp</a>, <a class="local col6 ref" href="#386mem_value" title='mem_value' data-ref="386mem_value" data-ref-filename="386mem_value">mem_value</a>);</td></tr>
<tr><th id="2512">2512</th><td></td></tr>
<tr><th id="2513">2513</th><td>	<b>if</b> (!<a class="local col7 ref" href="#387is_lp" title='is_lp' data-ref="387is_lp" data-ref-filename="387is_lp">is_lp</a>)</td></tr>
<tr><th id="2514">2514</th><td>		<b>return</b> <a class="local col8 ref" href="#388method1" title='method1' data-ref="388method1" data-ref-filename="388method1">method1</a>;</td></tr>
<tr><th id="2515">2515</th><td></td></tr>
<tr><th id="2516">2516</th><td>	<a class="local col9 ref" href="#389method2" title='method2' data-ref="389method2" data-ref-filename="389method2">method2</a> = <a class="tu ref fn" href="#ilk_wm_method2" title='ilk_wm_method2' data-use='c' data-ref="ilk_wm_method2" data-ref-filename="ilk_wm_method2">ilk_wm_method2</a>(<a class="local col4 ref" href="#384cstate" title='cstate' data-ref="384cstate" data-ref-filename="384cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::pixel_rate" title='intel_crtc_state::pixel_rate' data-ref="intel_crtc_state::pixel_rate" data-ref-filename="intel_crtc_state..pixel_rate">pixel_rate</a>,</td></tr>
<tr><th id="2517">2517</th><td>				 <a class="local col4 ref" href="#384cstate" title='cstate' data-ref="384cstate" data-ref-filename="384cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>.<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_htotal" title='drm_display_mode::crtc_htotal' data-ref="drm_display_mode::crtc_htotal" data-ref-filename="drm_display_mode..crtc_htotal">crtc_htotal</a>,</td></tr>
<tr><th id="2518">2518</th><td>				 <a class="ref fn" href="../../../../include/drm/drm_rect.h.html#drm_rect_width" title='drm_rect_width' data-ref="drm_rect_width" data-ref-filename="drm_rect_width">drm_rect_width</a>(&amp;<a class="local col5 ref" href="#385pstate" title='pstate' data-ref="385pstate" data-ref-filename="385pstate">pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::dst" title='drm_plane_state::dst' data-ref="drm_plane_state::dst" data-ref-filename="drm_plane_state..dst">dst</a>),</td></tr>
<tr><th id="2519">2519</th><td>				 <a class="local col0 ref" href="#390cpp" title='cpp' data-ref="390cpp" data-ref-filename="390cpp">cpp</a>, <a class="local col6 ref" href="#386mem_value" title='mem_value' data-ref="386mem_value" data-ref-filename="386mem_value">mem_value</a>);</td></tr>
<tr><th id="2520">2520</th><td></td></tr>
<tr><th id="2521">2521</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/kernel.h.html#854" title="__builtin_choose_expr(((!!(sizeof((typeof(method1) *)1 == (typeof(method2) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(method1) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(method2) * 0l)) : (int *)8))))), ((method1) &lt; (method2) ? (method1) : (method2)), ({ typeof(method1) __UNIQUE_ID___x321 = (method1); typeof(method2) __UNIQUE_ID___y322 = (method2); ((__UNIQUE_ID___x321) &lt; (__UNIQUE_ID___y322) ? (__UNIQUE_ID___x321) : (__UNIQUE_ID___y322)); }))" data-ref="_M/min">min</a>(<a class="local col8 ref" href="#388method1" title='method1' data-ref="388method1" data-ref-filename="388method1">method1</a>, <a class="local col9 ref" href="#389method2" title='method2' data-ref="389method2" data-ref-filename="389method2">method2</a>);</td></tr>
<tr><th id="2522">2522</th><td>}</td></tr>
<tr><th id="2523">2523</th><td></td></tr>
<tr><th id="2524">2524</th><td><i  data-doc="ilk_compute_spr_wm">/*</i></td></tr>
<tr><th id="2525">2525</th><td><i  data-doc="ilk_compute_spr_wm"> * For both WM_PIPE and WM_LP.</i></td></tr>
<tr><th id="2526">2526</th><td><i  data-doc="ilk_compute_spr_wm"> * mem_value must be in 0.1us units.</i></td></tr>
<tr><th id="2527">2527</th><td><i  data-doc="ilk_compute_spr_wm"> */</i></td></tr>
<tr><th id="2528">2528</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="tu decl def fn" id="ilk_compute_spr_wm" title='ilk_compute_spr_wm' data-type='u32 ilk_compute_spr_wm(const struct intel_crtc_state * cstate, const struct intel_plane_state * pstate, u32 mem_value)' data-ref="ilk_compute_spr_wm" data-ref-filename="ilk_compute_spr_wm">ilk_compute_spr_wm</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col1 decl" id="391cstate" title='cstate' data-type='const struct intel_crtc_state *' data-ref="391cstate" data-ref-filename="391cstate">cstate</dfn>,</td></tr>
<tr><th id="2529">2529</th><td>			      <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col2 decl" id="392pstate" title='pstate' data-type='const struct intel_plane_state *' data-ref="392pstate" data-ref-filename="392pstate">pstate</dfn>,</td></tr>
<tr><th id="2530">2530</th><td>			      <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col3 decl" id="393mem_value" title='mem_value' data-type='u32' data-ref="393mem_value" data-ref-filename="393mem_value">mem_value</dfn>)</td></tr>
<tr><th id="2531">2531</th><td>{</td></tr>
<tr><th id="2532">2532</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="394method1" title='method1' data-type='u32' data-ref="394method1" data-ref-filename="394method1">method1</dfn>, <dfn class="local col5 decl" id="395method2" title='method2' data-type='u32' data-ref="395method2" data-ref-filename="395method2">method2</dfn>;</td></tr>
<tr><th id="2533">2533</th><td>	<em>int</em> <dfn class="local col6 decl" id="396cpp" title='cpp' data-type='int' data-ref="396cpp" data-ref-filename="396cpp">cpp</dfn>;</td></tr>
<tr><th id="2534">2534</th><td></td></tr>
<tr><th id="2535">2535</th><td>	<b>if</b> (<a class="local col3 ref" href="#393mem_value" title='mem_value' data-ref="393mem_value" data-ref-filename="393mem_value">mem_value</a> == <var>0</var>)</td></tr>
<tr><th id="2536">2536</th><td>		<b>return</b> <a class="macro" href="../../../../include/linux/limits.h.html#29" title="((u32)~0U)" data-ref="_M/U32_MAX">U32_MAX</a>;</td></tr>
<tr><th id="2537">2537</th><td></td></tr>
<tr><th id="2538">2538</th><td>	<b>if</b> (!<a class="tu ref fn" href="#intel_wm_plane_visible" title='intel_wm_plane_visible' data-use='c' data-ref="intel_wm_plane_visible" data-ref-filename="intel_wm_plane_visible">intel_wm_plane_visible</a>(<a class="local col1 ref" href="#391cstate" title='cstate' data-ref="391cstate" data-ref-filename="391cstate">cstate</a>, <a class="local col2 ref" href="#392pstate" title='pstate' data-ref="392pstate" data-ref-filename="392pstate">pstate</a>))</td></tr>
<tr><th id="2539">2539</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="2540">2540</th><td></td></tr>
<tr><th id="2541">2541</th><td>	<a class="local col6 ref" href="#396cpp" title='cpp' data-ref="396cpp" data-ref-filename="396cpp">cpp</a> = <a class="local col2 ref" href="#392pstate" title='pstate' data-ref="392pstate" data-ref-filename="392pstate">pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::(anonymous)::cpp" title='drm_format_info::(anonymous union)::cpp' data-ref="drm_format_info::(anonymous)::cpp" data-ref-filename="drm_format_info..(anonymous)..cpp">cpp</a>[<var>0</var>];</td></tr>
<tr><th id="2542">2542</th><td></td></tr>
<tr><th id="2543">2543</th><td>	<a class="local col4 ref" href="#394method1" title='method1' data-ref="394method1" data-ref-filename="394method1">method1</a> = <a class="tu ref fn" href="#ilk_wm_method1" title='ilk_wm_method1' data-use='c' data-ref="ilk_wm_method1" data-ref-filename="ilk_wm_method1">ilk_wm_method1</a>(<a class="local col1 ref" href="#391cstate" title='cstate' data-ref="391cstate" data-ref-filename="391cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::pixel_rate" title='intel_crtc_state::pixel_rate' data-ref="intel_crtc_state::pixel_rate" data-ref-filename="intel_crtc_state..pixel_rate">pixel_rate</a>, <a class="local col6 ref" href="#396cpp" title='cpp' data-ref="396cpp" data-ref-filename="396cpp">cpp</a>, <a class="local col3 ref" href="#393mem_value" title='mem_value' data-ref="393mem_value" data-ref-filename="393mem_value">mem_value</a>);</td></tr>
<tr><th id="2544">2544</th><td>	<a class="local col5 ref" href="#395method2" title='method2' data-ref="395method2" data-ref-filename="395method2">method2</a> = <a class="tu ref fn" href="#ilk_wm_method2" title='ilk_wm_method2' data-use='c' data-ref="ilk_wm_method2" data-ref-filename="ilk_wm_method2">ilk_wm_method2</a>(<a class="local col1 ref" href="#391cstate" title='cstate' data-ref="391cstate" data-ref-filename="391cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::pixel_rate" title='intel_crtc_state::pixel_rate' data-ref="intel_crtc_state::pixel_rate" data-ref-filename="intel_crtc_state..pixel_rate">pixel_rate</a>,</td></tr>
<tr><th id="2545">2545</th><td>				 <a class="local col1 ref" href="#391cstate" title='cstate' data-ref="391cstate" data-ref-filename="391cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>.<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_htotal" title='drm_display_mode::crtc_htotal' data-ref="drm_display_mode::crtc_htotal" data-ref-filename="drm_display_mode..crtc_htotal">crtc_htotal</a>,</td></tr>
<tr><th id="2546">2546</th><td>				 <a class="ref fn" href="../../../../include/drm/drm_rect.h.html#drm_rect_width" title='drm_rect_width' data-ref="drm_rect_width" data-ref-filename="drm_rect_width">drm_rect_width</a>(&amp;<a class="local col2 ref" href="#392pstate" title='pstate' data-ref="392pstate" data-ref-filename="392pstate">pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::dst" title='drm_plane_state::dst' data-ref="drm_plane_state::dst" data-ref-filename="drm_plane_state..dst">dst</a>),</td></tr>
<tr><th id="2547">2547</th><td>				 <a class="local col6 ref" href="#396cpp" title='cpp' data-ref="396cpp" data-ref-filename="396cpp">cpp</a>, <a class="local col3 ref" href="#393mem_value" title='mem_value' data-ref="393mem_value" data-ref-filename="393mem_value">mem_value</a>);</td></tr>
<tr><th id="2548">2548</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/kernel.h.html#854" title="__builtin_choose_expr(((!!(sizeof((typeof(method1) *)1 == (typeof(method2) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(method1) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(method2) * 0l)) : (int *)8))))), ((method1) &lt; (method2) ? (method1) : (method2)), ({ typeof(method1) __UNIQUE_ID___x325 = (method1); typeof(method2) __UNIQUE_ID___y326 = (method2); ((__UNIQUE_ID___x325) &lt; (__UNIQUE_ID___y326) ? (__UNIQUE_ID___x325) : (__UNIQUE_ID___y326)); }))" data-ref="_M/min">min</a>(<a class="local col4 ref" href="#394method1" title='method1' data-ref="394method1" data-ref-filename="394method1">method1</a>, <a class="local col5 ref" href="#395method2" title='method2' data-ref="395method2" data-ref-filename="395method2">method2</a>);</td></tr>
<tr><th id="2549">2549</th><td>}</td></tr>
<tr><th id="2550">2550</th><td></td></tr>
<tr><th id="2551">2551</th><td><i  data-doc="ilk_compute_cur_wm">/*</i></td></tr>
<tr><th id="2552">2552</th><td><i  data-doc="ilk_compute_cur_wm"> * For both WM_PIPE and WM_LP.</i></td></tr>
<tr><th id="2553">2553</th><td><i  data-doc="ilk_compute_cur_wm"> * mem_value must be in 0.1us units.</i></td></tr>
<tr><th id="2554">2554</th><td><i  data-doc="ilk_compute_cur_wm"> */</i></td></tr>
<tr><th id="2555">2555</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="tu decl def fn" id="ilk_compute_cur_wm" title='ilk_compute_cur_wm' data-type='u32 ilk_compute_cur_wm(const struct intel_crtc_state * cstate, const struct intel_plane_state * pstate, u32 mem_value)' data-ref="ilk_compute_cur_wm" data-ref-filename="ilk_compute_cur_wm">ilk_compute_cur_wm</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col7 decl" id="397cstate" title='cstate' data-type='const struct intel_crtc_state *' data-ref="397cstate" data-ref-filename="397cstate">cstate</dfn>,</td></tr>
<tr><th id="2556">2556</th><td>			      <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col8 decl" id="398pstate" title='pstate' data-type='const struct intel_plane_state *' data-ref="398pstate" data-ref-filename="398pstate">pstate</dfn>,</td></tr>
<tr><th id="2557">2557</th><td>			      <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="399mem_value" title='mem_value' data-type='u32' data-ref="399mem_value" data-ref-filename="399mem_value">mem_value</dfn>)</td></tr>
<tr><th id="2558">2558</th><td>{</td></tr>
<tr><th id="2559">2559</th><td>	<em>int</em> <dfn class="local col0 decl" id="400cpp" title='cpp' data-type='int' data-ref="400cpp" data-ref-filename="400cpp">cpp</dfn>;</td></tr>
<tr><th id="2560">2560</th><td></td></tr>
<tr><th id="2561">2561</th><td>	<b>if</b> (<a class="local col9 ref" href="#399mem_value" title='mem_value' data-ref="399mem_value" data-ref-filename="399mem_value">mem_value</a> == <var>0</var>)</td></tr>
<tr><th id="2562">2562</th><td>		<b>return</b> <a class="macro" href="../../../../include/linux/limits.h.html#29" title="((u32)~0U)" data-ref="_M/U32_MAX">U32_MAX</a>;</td></tr>
<tr><th id="2563">2563</th><td></td></tr>
<tr><th id="2564">2564</th><td>	<b>if</b> (!<a class="tu ref fn" href="#intel_wm_plane_visible" title='intel_wm_plane_visible' data-use='c' data-ref="intel_wm_plane_visible" data-ref-filename="intel_wm_plane_visible">intel_wm_plane_visible</a>(<a class="local col7 ref" href="#397cstate" title='cstate' data-ref="397cstate" data-ref-filename="397cstate">cstate</a>, <a class="local col8 ref" href="#398pstate" title='pstate' data-ref="398pstate" data-ref-filename="398pstate">pstate</a>))</td></tr>
<tr><th id="2565">2565</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="2566">2566</th><td></td></tr>
<tr><th id="2567">2567</th><td>	<a class="local col0 ref" href="#400cpp" title='cpp' data-ref="400cpp" data-ref-filename="400cpp">cpp</a> = <a class="local col8 ref" href="#398pstate" title='pstate' data-ref="398pstate" data-ref-filename="398pstate">pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::(anonymous)::cpp" title='drm_format_info::(anonymous union)::cpp' data-ref="drm_format_info::(anonymous)::cpp" data-ref-filename="drm_format_info..(anonymous)..cpp">cpp</a>[<var>0</var>];</td></tr>
<tr><th id="2568">2568</th><td></td></tr>
<tr><th id="2569">2569</th><td>	<b>return</b> <a class="tu ref fn" href="#ilk_wm_method2" title='ilk_wm_method2' data-use='c' data-ref="ilk_wm_method2" data-ref-filename="ilk_wm_method2">ilk_wm_method2</a>(<a class="local col7 ref" href="#397cstate" title='cstate' data-ref="397cstate" data-ref-filename="397cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::pixel_rate" title='intel_crtc_state::pixel_rate' data-ref="intel_crtc_state::pixel_rate" data-ref-filename="intel_crtc_state..pixel_rate">pixel_rate</a>,</td></tr>
<tr><th id="2570">2570</th><td>			      <a class="local col7 ref" href="#397cstate" title='cstate' data-ref="397cstate" data-ref-filename="397cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>.<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_htotal" title='drm_display_mode::crtc_htotal' data-ref="drm_display_mode::crtc_htotal" data-ref-filename="drm_display_mode..crtc_htotal">crtc_htotal</a>,</td></tr>
<tr><th id="2571">2571</th><td>			      <a class="local col8 ref" href="#398pstate" title='pstate' data-ref="398pstate" data-ref-filename="398pstate">pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::crtc_w" title='drm_plane_state::crtc_w' data-ref="drm_plane_state::crtc_w" data-ref-filename="drm_plane_state..crtc_w">crtc_w</a>, <a class="local col0 ref" href="#400cpp" title='cpp' data-ref="400cpp" data-ref-filename="400cpp">cpp</a>, <a class="local col9 ref" href="#399mem_value" title='mem_value' data-ref="399mem_value" data-ref-filename="399mem_value">mem_value</a>);</td></tr>
<tr><th id="2572">2572</th><td>}</td></tr>
<tr><th id="2573">2573</th><td></td></tr>
<tr><th id="2574">2574</th><td><i  data-doc="ilk_compute_fbc_wm">/* Only for WM_LP. */</i></td></tr>
<tr><th id="2575">2575</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="tu decl def fn" id="ilk_compute_fbc_wm" title='ilk_compute_fbc_wm' data-type='u32 ilk_compute_fbc_wm(const struct intel_crtc_state * cstate, const struct intel_plane_state * pstate, u32 pri_val)' data-ref="ilk_compute_fbc_wm" data-ref-filename="ilk_compute_fbc_wm">ilk_compute_fbc_wm</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col1 decl" id="401cstate" title='cstate' data-type='const struct intel_crtc_state *' data-ref="401cstate" data-ref-filename="401cstate">cstate</dfn>,</td></tr>
<tr><th id="2576">2576</th><td>			      <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col2 decl" id="402pstate" title='pstate' data-type='const struct intel_plane_state *' data-ref="402pstate" data-ref-filename="402pstate">pstate</dfn>,</td></tr>
<tr><th id="2577">2577</th><td>			      <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col3 decl" id="403pri_val" title='pri_val' data-type='u32' data-ref="403pri_val" data-ref-filename="403pri_val">pri_val</dfn>)</td></tr>
<tr><th id="2578">2578</th><td>{</td></tr>
<tr><th id="2579">2579</th><td>	<em>int</em> <dfn class="local col4 decl" id="404cpp" title='cpp' data-type='int' data-ref="404cpp" data-ref-filename="404cpp">cpp</dfn>;</td></tr>
<tr><th id="2580">2580</th><td></td></tr>
<tr><th id="2581">2581</th><td>	<b>if</b> (!<a class="tu ref fn" href="#intel_wm_plane_visible" title='intel_wm_plane_visible' data-use='c' data-ref="intel_wm_plane_visible" data-ref-filename="intel_wm_plane_visible">intel_wm_plane_visible</a>(<a class="local col1 ref" href="#401cstate" title='cstate' data-ref="401cstate" data-ref-filename="401cstate">cstate</a>, <a class="local col2 ref" href="#402pstate" title='pstate' data-ref="402pstate" data-ref-filename="402pstate">pstate</a>))</td></tr>
<tr><th id="2582">2582</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="2583">2583</th><td></td></tr>
<tr><th id="2584">2584</th><td>	<a class="local col4 ref" href="#404cpp" title='cpp' data-ref="404cpp" data-ref-filename="404cpp">cpp</a> = <a class="local col2 ref" href="#402pstate" title='pstate' data-ref="402pstate" data-ref-filename="402pstate">pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::(anonymous)::cpp" title='drm_format_info::(anonymous union)::cpp' data-ref="drm_format_info::(anonymous)::cpp" data-ref-filename="drm_format_info..(anonymous)..cpp">cpp</a>[<var>0</var>];</td></tr>
<tr><th id="2585">2585</th><td></td></tr>
<tr><th id="2586">2586</th><td>	<b>return</b> <a class="tu ref fn" href="#ilk_wm_fbc" title='ilk_wm_fbc' data-use='c' data-ref="ilk_wm_fbc" data-ref-filename="ilk_wm_fbc">ilk_wm_fbc</a>(<a class="local col3 ref" href="#403pri_val" title='pri_val' data-ref="403pri_val" data-ref-filename="403pri_val">pri_val</a>, <a class="ref fn" href="../../../../include/drm/drm_rect.h.html#drm_rect_width" title='drm_rect_width' data-ref="drm_rect_width" data-ref-filename="drm_rect_width">drm_rect_width</a>(&amp;<a class="local col2 ref" href="#402pstate" title='pstate' data-ref="402pstate" data-ref-filename="402pstate">pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::dst" title='drm_plane_state::dst' data-ref="drm_plane_state::dst" data-ref-filename="drm_plane_state..dst">dst</a>), <a class="local col4 ref" href="#404cpp" title='cpp' data-ref="404cpp" data-ref-filename="404cpp">cpp</a>);</td></tr>
<tr><th id="2587">2587</th><td>}</td></tr>
<tr><th id="2588">2588</th><td></td></tr>
<tr><th id="2589">2589</th><td><em>static</em> <em>unsigned</em> <em>int</em></td></tr>
<tr><th id="2590">2590</th><td><dfn class="tu decl def fn" id="ilk_display_fifo_size" title='ilk_display_fifo_size' data-type='unsigned int ilk_display_fifo_size(const struct drm_i915_private * dev_priv)' data-ref="ilk_display_fifo_size" data-ref-filename="ilk_display_fifo_size">ilk_display_fifo_size</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="405dev_priv" title='dev_priv' data-type='const struct drm_i915_private *' data-ref="405dev_priv" data-ref-filename="405dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="2591">2591</th><td>{</td></tr>
<tr><th id="2592">2592</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col5 ref" href="#405dev_priv" title='dev_priv' data-ref="405dev_priv" data-ref-filename="405dev_priv">dev_priv</a>) &gt;= <var>8</var>)</td></tr>
<tr><th id="2593">2593</th><td>		<b>return</b> <var>3072</var>;</td></tr>
<tr><th id="2594">2594</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col5 ref" href="#405dev_priv" title='dev_priv' data-ref="405dev_priv" data-ref-filename="405dev_priv">dev_priv</a>) &gt;= <var>7</var>)</td></tr>
<tr><th id="2595">2595</th><td>		<b>return</b> <var>768</var>;</td></tr>
<tr><th id="2596">2596</th><td>	<b>else</b></td></tr>
<tr><th id="2597">2597</th><td>		<b>return</b> <var>512</var>;</td></tr>
<tr><th id="2598">2598</th><td>}</td></tr>
<tr><th id="2599">2599</th><td></td></tr>
<tr><th id="2600">2600</th><td><em>static</em> <em>unsigned</em> <em>int</em></td></tr>
<tr><th id="2601">2601</th><td><dfn class="tu decl def fn" id="ilk_plane_wm_reg_max" title='ilk_plane_wm_reg_max' data-type='unsigned int ilk_plane_wm_reg_max(const struct drm_i915_private * dev_priv, int level, bool is_sprite)' data-ref="ilk_plane_wm_reg_max" data-ref-filename="ilk_plane_wm_reg_max">ilk_plane_wm_reg_max</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="406dev_priv" title='dev_priv' data-type='const struct drm_i915_private *' data-ref="406dev_priv" data-ref-filename="406dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="2602">2602</th><td>		     <em>int</em> <dfn class="local col7 decl" id="407level" title='level' data-type='int' data-ref="407level" data-ref-filename="407level">level</dfn>, <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col8 decl" id="408is_sprite" title='is_sprite' data-type='bool' data-ref="408is_sprite" data-ref-filename="408is_sprite">is_sprite</dfn>)</td></tr>
<tr><th id="2603">2603</th><td>{</td></tr>
<tr><th id="2604">2604</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col6 ref" href="#406dev_priv" title='dev_priv' data-ref="406dev_priv" data-ref-filename="406dev_priv">dev_priv</a>) &gt;= <var>8</var>)</td></tr>
<tr><th id="2605">2605</th><td>		<i>/* BDW primary/sprite plane watermarks */</i></td></tr>
<tr><th id="2606">2606</th><td>		<b>return</b> <a class="local col7 ref" href="#407level" title='level' data-ref="407level" data-ref-filename="407level">level</a> == <var>0</var> ? <var>255</var> : <var>2047</var>;</td></tr>
<tr><th id="2607">2607</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col6 ref" href="#406dev_priv" title='dev_priv' data-ref="406dev_priv" data-ref-filename="406dev_priv">dev_priv</a>) &gt;= <var>7</var>)</td></tr>
<tr><th id="2608">2608</th><td>		<i>/* IVB/HSW primary/sprite plane watermarks */</i></td></tr>
<tr><th id="2609">2609</th><td>		<b>return</b> <a class="local col7 ref" href="#407level" title='level' data-ref="407level" data-ref-filename="407level">level</a> == <var>0</var> ? <var>127</var> : <var>1023</var>;</td></tr>
<tr><th id="2610">2610</th><td>	<b>else</b> <b>if</b> (!<a class="local col8 ref" href="#408is_sprite" title='is_sprite' data-ref="408is_sprite" data-ref-filename="408is_sprite">is_sprite</a>)</td></tr>
<tr><th id="2611">2611</th><td>		<i>/* ILK/SNB primary plane watermarks */</i></td></tr>
<tr><th id="2612">2612</th><td>		<b>return</b> <a class="local col7 ref" href="#407level" title='level' data-ref="407level" data-ref-filename="407level">level</a> == <var>0</var> ? <var>127</var> : <var>511</var>;</td></tr>
<tr><th id="2613">2613</th><td>	<b>else</b></td></tr>
<tr><th id="2614">2614</th><td>		<i>/* ILK/SNB sprite plane watermarks */</i></td></tr>
<tr><th id="2615">2615</th><td>		<b>return</b> <a class="local col7 ref" href="#407level" title='level' data-ref="407level" data-ref-filename="407level">level</a> == <var>0</var> ? <var>63</var> : <var>255</var>;</td></tr>
<tr><th id="2616">2616</th><td>}</td></tr>
<tr><th id="2617">2617</th><td></td></tr>
<tr><th id="2618">2618</th><td><em>static</em> <em>unsigned</em> <em>int</em></td></tr>
<tr><th id="2619">2619</th><td><dfn class="tu decl def fn" id="ilk_cursor_wm_reg_max" title='ilk_cursor_wm_reg_max' data-type='unsigned int ilk_cursor_wm_reg_max(const struct drm_i915_private * dev_priv, int level)' data-ref="ilk_cursor_wm_reg_max" data-ref-filename="ilk_cursor_wm_reg_max">ilk_cursor_wm_reg_max</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="409dev_priv" title='dev_priv' data-type='const struct drm_i915_private *' data-ref="409dev_priv" data-ref-filename="409dev_priv">dev_priv</dfn>, <em>int</em> <dfn class="local col0 decl" id="410level" title='level' data-type='int' data-ref="410level" data-ref-filename="410level">level</dfn>)</td></tr>
<tr><th id="2620">2620</th><td>{</td></tr>
<tr><th id="2621">2621</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col9 ref" href="#409dev_priv" title='dev_priv' data-ref="409dev_priv" data-ref-filename="409dev_priv">dev_priv</a>) &gt;= <var>7</var>)</td></tr>
<tr><th id="2622">2622</th><td>		<b>return</b> <a class="local col0 ref" href="#410level" title='level' data-ref="410level" data-ref-filename="410level">level</a> == <var>0</var> ? <var>63</var> : <var>255</var>;</td></tr>
<tr><th id="2623">2623</th><td>	<b>else</b></td></tr>
<tr><th id="2624">2624</th><td>		<b>return</b> <a class="local col0 ref" href="#410level" title='level' data-ref="410level" data-ref-filename="410level">level</a> == <var>0</var> ? <var>31</var> : <var>63</var>;</td></tr>
<tr><th id="2625">2625</th><td>}</td></tr>
<tr><th id="2626">2626</th><td></td></tr>
<tr><th id="2627">2627</th><td><em>static</em> <em>unsigned</em> <em>int</em> <dfn class="tu decl def fn" id="ilk_fbc_wm_reg_max" title='ilk_fbc_wm_reg_max' data-type='unsigned int ilk_fbc_wm_reg_max(const struct drm_i915_private * dev_priv)' data-ref="ilk_fbc_wm_reg_max" data-ref-filename="ilk_fbc_wm_reg_max">ilk_fbc_wm_reg_max</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="411dev_priv" title='dev_priv' data-type='const struct drm_i915_private *' data-ref="411dev_priv" data-ref-filename="411dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="2628">2628</th><td>{</td></tr>
<tr><th id="2629">2629</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col1 ref" href="#411dev_priv" title='dev_priv' data-ref="411dev_priv" data-ref-filename="411dev_priv">dev_priv</a>) &gt;= <var>8</var>)</td></tr>
<tr><th id="2630">2630</th><td>		<b>return</b> <var>31</var>;</td></tr>
<tr><th id="2631">2631</th><td>	<b>else</b></td></tr>
<tr><th id="2632">2632</th><td>		<b>return</b> <var>15</var>;</td></tr>
<tr><th id="2633">2633</th><td>}</td></tr>
<tr><th id="2634">2634</th><td></td></tr>
<tr><th id="2635">2635</th><td><i  data-doc="ilk_plane_wm_max">/* Calculate the maximum primary/sprite plane watermark */</i></td></tr>
<tr><th id="2636">2636</th><td><em>static</em> <em>unsigned</em> <em>int</em> <dfn class="tu decl def fn" id="ilk_plane_wm_max" title='ilk_plane_wm_max' data-type='unsigned int ilk_plane_wm_max(const struct drm_i915_private * dev_priv, int level, const struct intel_wm_config * config, enum intel_ddb_partitioning ddb_partitioning, bool is_sprite)' data-ref="ilk_plane_wm_max" data-ref-filename="ilk_plane_wm_max">ilk_plane_wm_max</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="412dev_priv" title='dev_priv' data-type='const struct drm_i915_private *' data-ref="412dev_priv" data-ref-filename="412dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="2637">2637</th><td>				     <em>int</em> <dfn class="local col3 decl" id="413level" title='level' data-type='int' data-ref="413level" data-ref-filename="413level">level</dfn>,</td></tr>
<tr><th id="2638">2638</th><td>				     <em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#intel_wm_config" title='intel_wm_config' data-ref="intel_wm_config" data-ref-filename="intel_wm_config">intel_wm_config</a> *<dfn class="local col4 decl" id="414config" title='config' data-type='const struct intel_wm_config *' data-ref="414config" data-ref-filename="414config">config</dfn>,</td></tr>
<tr><th id="2639">2639</th><td>				     <b>enum</b> <a class="type" href="i915_drv.h.html#intel_ddb_partitioning" title='intel_ddb_partitioning' data-ref="intel_ddb_partitioning" data-ref-filename="intel_ddb_partitioning">intel_ddb_partitioning</a> <dfn class="local col5 decl" id="415ddb_partitioning" title='ddb_partitioning' data-type='enum intel_ddb_partitioning' data-ref="415ddb_partitioning" data-ref-filename="415ddb_partitioning">ddb_partitioning</dfn>,</td></tr>
<tr><th id="2640">2640</th><td>				     <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col6 decl" id="416is_sprite" title='is_sprite' data-type='bool' data-ref="416is_sprite" data-ref-filename="416is_sprite">is_sprite</dfn>)</td></tr>
<tr><th id="2641">2641</th><td>{</td></tr>
<tr><th id="2642">2642</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="417fifo_size" title='fifo_size' data-type='unsigned int' data-ref="417fifo_size" data-ref-filename="417fifo_size">fifo_size</dfn> = <a class="tu ref fn" href="#ilk_display_fifo_size" title='ilk_display_fifo_size' data-use='c' data-ref="ilk_display_fifo_size" data-ref-filename="ilk_display_fifo_size">ilk_display_fifo_size</a>(<a class="local col2 ref" href="#412dev_priv" title='dev_priv' data-ref="412dev_priv" data-ref-filename="412dev_priv">dev_priv</a>);</td></tr>
<tr><th id="2643">2643</th><td></td></tr>
<tr><th id="2644">2644</th><td>	<i>/* if sprites aren't enabled, sprites get nothing */</i></td></tr>
<tr><th id="2645">2645</th><td>	<b>if</b> (<a class="local col6 ref" href="#416is_sprite" title='is_sprite' data-ref="416is_sprite" data-ref-filename="416is_sprite">is_sprite</a> &amp;&amp; !<a class="local col4 ref" href="#414config" title='config' data-ref="414config" data-ref-filename="414config">config</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_config::sprites_enabled" title='intel_wm_config::sprites_enabled' data-ref="intel_wm_config::sprites_enabled" data-ref-filename="intel_wm_config..sprites_enabled">sprites_enabled</a>)</td></tr>
<tr><th id="2646">2646</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="2647">2647</th><td></td></tr>
<tr><th id="2648">2648</th><td>	<i>/* HSW allows LP1+ watermarks even with multiple pipes */</i></td></tr>
<tr><th id="2649">2649</th><td>	<b>if</b> (<a class="local col3 ref" href="#413level" title='level' data-ref="413level" data-ref-filename="413level">level</a> == <var>0</var> || <a class="local col4 ref" href="#414config" title='config' data-ref="414config" data-ref-filename="414config">config</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_config::num_pipes_active" title='intel_wm_config::num_pipes_active' data-ref="intel_wm_config::num_pipes_active" data-ref-filename="intel_wm_config..num_pipes_active">num_pipes_active</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="2650">2650</th><td>		<a class="local col7 ref" href="#417fifo_size" title='fifo_size' data-ref="417fifo_size" data-ref-filename="417fifo_size">fifo_size</a> /= <a class="macro" href="i915_drv.h.html#2002" title="(&amp;(dev_priv)-&gt;__info)" data-ref="_M/INTEL_INFO">INTEL_INFO</a>(<a class="local col2 ref" href="#412dev_priv" title='dev_priv' data-ref="412dev_priv" data-ref-filename="412dev_priv">dev_priv</a>)-&gt;<a class="ref field" href="intel_device_info.h.html#intel_device_info::num_pipes" title='intel_device_info::num_pipes' data-ref="intel_device_info::num_pipes" data-ref-filename="intel_device_info..num_pipes">num_pipes</a>;</td></tr>
<tr><th id="2651">2651</th><td></td></tr>
<tr><th id="2652">2652</th><td>		<i>/*</i></td></tr>
<tr><th id="2653">2653</th><td><i>		 * For some reason the non self refresh</i></td></tr>
<tr><th id="2654">2654</th><td><i>		 * FIFO size is only half of the self</i></td></tr>
<tr><th id="2655">2655</th><td><i>		 * refresh FIFO size on ILK/SNB.</i></td></tr>
<tr><th id="2656">2656</th><td><i>		 */</i></td></tr>
<tr><th id="2657">2657</th><td>		<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col2 ref" href="#412dev_priv" title='dev_priv' data-ref="412dev_priv" data-ref-filename="412dev_priv">dev_priv</a>) &lt;= <var>6</var>)</td></tr>
<tr><th id="2658">2658</th><td>			<a class="local col7 ref" href="#417fifo_size" title='fifo_size' data-ref="417fifo_size" data-ref-filename="417fifo_size">fifo_size</a> /= <var>2</var>;</td></tr>
<tr><th id="2659">2659</th><td>	}</td></tr>
<tr><th id="2660">2660</th><td></td></tr>
<tr><th id="2661">2661</th><td>	<b>if</b> (<a class="local col4 ref" href="#414config" title='config' data-ref="414config" data-ref-filename="414config">config</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_config::sprites_enabled" title='intel_wm_config::sprites_enabled' data-ref="intel_wm_config::sprites_enabled" data-ref-filename="intel_wm_config..sprites_enabled">sprites_enabled</a>) {</td></tr>
<tr><th id="2662">2662</th><td>		<i>/* level 0 is always calculated with 1:1 split */</i></td></tr>
<tr><th id="2663">2663</th><td>		<b>if</b> (<a class="local col3 ref" href="#413level" title='level' data-ref="413level" data-ref-filename="413level">level</a> &gt; <var>0</var> &amp;&amp; <a class="local col5 ref" href="#415ddb_partitioning" title='ddb_partitioning' data-ref="415ddb_partitioning" data-ref-filename="415ddb_partitioning">ddb_partitioning</a> == <a class="enum" href="i915_drv.h.html#INTEL_DDB_PART_5_6" title='INTEL_DDB_PART_5_6' data-ref="INTEL_DDB_PART_5_6" data-ref-filename="INTEL_DDB_PART_5_6">INTEL_DDB_PART_5_6</a>) {</td></tr>
<tr><th id="2664">2664</th><td>			<b>if</b> (<a class="local col6 ref" href="#416is_sprite" title='is_sprite' data-ref="416is_sprite" data-ref-filename="416is_sprite">is_sprite</a>)</td></tr>
<tr><th id="2665">2665</th><td>				<a class="local col7 ref" href="#417fifo_size" title='fifo_size' data-ref="417fifo_size" data-ref-filename="417fifo_size">fifo_size</a> *= <var>5</var>;</td></tr>
<tr><th id="2666">2666</th><td>			<a class="local col7 ref" href="#417fifo_size" title='fifo_size' data-ref="417fifo_size" data-ref-filename="417fifo_size">fifo_size</a> /= <var>6</var>;</td></tr>
<tr><th id="2667">2667</th><td>		} <b>else</b> {</td></tr>
<tr><th id="2668">2668</th><td>			<a class="local col7 ref" href="#417fifo_size" title='fifo_size' data-ref="417fifo_size" data-ref-filename="417fifo_size">fifo_size</a> /= <var>2</var>;</td></tr>
<tr><th id="2669">2669</th><td>		}</td></tr>
<tr><th id="2670">2670</th><td>	}</td></tr>
<tr><th id="2671">2671</th><td></td></tr>
<tr><th id="2672">2672</th><td>	<i>/* clamp to max that the registers can hold */</i></td></tr>
<tr><th id="2673">2673</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/kernel.h.html#854" title="__builtin_choose_expr(((!!(sizeof((typeof(fifo_size) *)1 == (typeof(ilk_plane_wm_reg_max(dev_priv, level, is_sprite)) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(fifo_size) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(ilk_plane_wm_reg_max(dev_priv, level, is_sprite)) * 0l)) : (int *)8))))), ((fifo_size) &lt; (ilk_plane_wm_reg_max(dev_priv, level, is_sprite)) ? (fifo_size) : (ilk_plane_wm_reg_max(dev_priv, level, is_sprite))), ({ typeof(fifo_size) __UNIQUE_ID___x329 = (fifo_size); typeof(ilk_plane_wm_reg_max(dev_priv, level, is_sprite)) __UNIQUE_ID___y330 = (ilk_plane_wm_reg_max(dev_priv, level, is_sprite)); ((__UNIQUE_ID___x329) &lt; (__UNIQUE_ID___y330) ? (__UNIQUE_ID___x329) : (__UNIQUE_ID___y330)); }))" data-ref="_M/min">min</a>(<a class="local col7 ref" href="#417fifo_size" title='fifo_size' data-ref="417fifo_size" data-ref-filename="417fifo_size">fifo_size</a>, <a class="tu ref fn" href="#ilk_plane_wm_reg_max" title='ilk_plane_wm_reg_max' data-use='c' data-ref="ilk_plane_wm_reg_max" data-ref-filename="ilk_plane_wm_reg_max">ilk_plane_wm_reg_max</a>(<a class="local col2 ref" href="#412dev_priv" title='dev_priv' data-ref="412dev_priv" data-ref-filename="412dev_priv">dev_priv</a>, <a class="local col3 ref" href="#413level" title='level' data-ref="413level" data-ref-filename="413level">level</a>, <a class="local col6 ref" href="#416is_sprite" title='is_sprite' data-ref="416is_sprite" data-ref-filename="416is_sprite">is_sprite</a>));</td></tr>
<tr><th id="2674">2674</th><td>}</td></tr>
<tr><th id="2675">2675</th><td></td></tr>
<tr><th id="2676">2676</th><td><i  data-doc="ilk_cursor_wm_max">/* Calculate the maximum cursor plane watermark */</i></td></tr>
<tr><th id="2677">2677</th><td><em>static</em> <em>unsigned</em> <em>int</em> <dfn class="tu decl def fn" id="ilk_cursor_wm_max" title='ilk_cursor_wm_max' data-type='unsigned int ilk_cursor_wm_max(const struct drm_i915_private * dev_priv, int level, const struct intel_wm_config * config)' data-ref="ilk_cursor_wm_max" data-ref-filename="ilk_cursor_wm_max">ilk_cursor_wm_max</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="418dev_priv" title='dev_priv' data-type='const struct drm_i915_private *' data-ref="418dev_priv" data-ref-filename="418dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="2678">2678</th><td>				      <em>int</em> <dfn class="local col9 decl" id="419level" title='level' data-type='int' data-ref="419level" data-ref-filename="419level">level</dfn>,</td></tr>
<tr><th id="2679">2679</th><td>				      <em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#intel_wm_config" title='intel_wm_config' data-ref="intel_wm_config" data-ref-filename="intel_wm_config">intel_wm_config</a> *<dfn class="local col0 decl" id="420config" title='config' data-type='const struct intel_wm_config *' data-ref="420config" data-ref-filename="420config">config</dfn>)</td></tr>
<tr><th id="2680">2680</th><td>{</td></tr>
<tr><th id="2681">2681</th><td>	<i>/* HSW LP1+ watermarks w/ multiple pipes */</i></td></tr>
<tr><th id="2682">2682</th><td>	<b>if</b> (<a class="local col9 ref" href="#419level" title='level' data-ref="419level" data-ref-filename="419level">level</a> &gt; <var>0</var> &amp;&amp; <a class="local col0 ref" href="#420config" title='config' data-ref="420config" data-ref-filename="420config">config</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_config::num_pipes_active" title='intel_wm_config::num_pipes_active' data-ref="intel_wm_config::num_pipes_active" data-ref-filename="intel_wm_config..num_pipes_active">num_pipes_active</a> &gt; <var>1</var>)</td></tr>
<tr><th id="2683">2683</th><td>		<b>return</b> <var>64</var>;</td></tr>
<tr><th id="2684">2684</th><td></td></tr>
<tr><th id="2685">2685</th><td>	<i>/* otherwise just report max that registers can hold */</i></td></tr>
<tr><th id="2686">2686</th><td>	<b>return</b> <a class="tu ref fn" href="#ilk_cursor_wm_reg_max" title='ilk_cursor_wm_reg_max' data-use='c' data-ref="ilk_cursor_wm_reg_max" data-ref-filename="ilk_cursor_wm_reg_max">ilk_cursor_wm_reg_max</a>(<a class="local col8 ref" href="#418dev_priv" title='dev_priv' data-ref="418dev_priv" data-ref-filename="418dev_priv">dev_priv</a>, <a class="local col9 ref" href="#419level" title='level' data-ref="419level" data-ref-filename="419level">level</a>);</td></tr>
<tr><th id="2687">2687</th><td>}</td></tr>
<tr><th id="2688">2688</th><td></td></tr>
<tr><th id="2689">2689</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ilk_compute_wm_maximums" title='ilk_compute_wm_maximums' data-type='void ilk_compute_wm_maximums(const struct drm_i915_private * dev_priv, int level, const struct intel_wm_config * config, enum intel_ddb_partitioning ddb_partitioning, struct ilk_wm_maximums * max)' data-ref="ilk_compute_wm_maximums" data-ref-filename="ilk_compute_wm_maximums">ilk_compute_wm_maximums</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="421dev_priv" title='dev_priv' data-type='const struct drm_i915_private *' data-ref="421dev_priv" data-ref-filename="421dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="2690">2690</th><td>				    <em>int</em> <dfn class="local col2 decl" id="422level" title='level' data-type='int' data-ref="422level" data-ref-filename="422level">level</dfn>,</td></tr>
<tr><th id="2691">2691</th><td>				    <em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#intel_wm_config" title='intel_wm_config' data-ref="intel_wm_config" data-ref-filename="intel_wm_config">intel_wm_config</a> *<dfn class="local col3 decl" id="423config" title='config' data-type='const struct intel_wm_config *' data-ref="423config" data-ref-filename="423config">config</dfn>,</td></tr>
<tr><th id="2692">2692</th><td>				    <b>enum</b> <a class="type" href="i915_drv.h.html#intel_ddb_partitioning" title='intel_ddb_partitioning' data-ref="intel_ddb_partitioning" data-ref-filename="intel_ddb_partitioning">intel_ddb_partitioning</a> <dfn class="local col4 decl" id="424ddb_partitioning" title='ddb_partitioning' data-type='enum intel_ddb_partitioning' data-ref="424ddb_partitioning" data-ref-filename="424ddb_partitioning">ddb_partitioning</dfn>,</td></tr>
<tr><th id="2693">2693</th><td>				    <b>struct</b> <a class="type" href="#ilk_wm_maximums" title='ilk_wm_maximums' data-ref="ilk_wm_maximums" data-ref-filename="ilk_wm_maximums">ilk_wm_maximums</a> *<dfn class="local col5 decl" id="425max" title='max' data-type='struct ilk_wm_maximums *' data-ref="425max" data-ref-filename="425max">max</dfn>)</td></tr>
<tr><th id="2694">2694</th><td>{</td></tr>
<tr><th id="2695">2695</th><td>	<a class="local col5 ref" href="#425max" title='max' data-ref="425max" data-ref-filename="425max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::pri" title='ilk_wm_maximums::pri' data-use='w' data-ref="ilk_wm_maximums::pri" data-ref-filename="ilk_wm_maximums..pri">pri</a> = <a class="tu ref fn" href="#ilk_plane_wm_max" title='ilk_plane_wm_max' data-use='c' data-ref="ilk_plane_wm_max" data-ref-filename="ilk_plane_wm_max">ilk_plane_wm_max</a>(<a class="local col1 ref" href="#421dev_priv" title='dev_priv' data-ref="421dev_priv" data-ref-filename="421dev_priv">dev_priv</a>, <a class="local col2 ref" href="#422level" title='level' data-ref="422level" data-ref-filename="422level">level</a>, <a class="local col3 ref" href="#423config" title='config' data-ref="423config" data-ref-filename="423config">config</a>, <a class="local col4 ref" href="#424ddb_partitioning" title='ddb_partitioning' data-ref="424ddb_partitioning" data-ref-filename="424ddb_partitioning">ddb_partitioning</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>);</td></tr>
<tr><th id="2696">2696</th><td>	<a class="local col5 ref" href="#425max" title='max' data-ref="425max" data-ref-filename="425max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::spr" title='ilk_wm_maximums::spr' data-use='w' data-ref="ilk_wm_maximums::spr" data-ref-filename="ilk_wm_maximums..spr">spr</a> = <a class="tu ref fn" href="#ilk_plane_wm_max" title='ilk_plane_wm_max' data-use='c' data-ref="ilk_plane_wm_max" data-ref-filename="ilk_plane_wm_max">ilk_plane_wm_max</a>(<a class="local col1 ref" href="#421dev_priv" title='dev_priv' data-ref="421dev_priv" data-ref-filename="421dev_priv">dev_priv</a>, <a class="local col2 ref" href="#422level" title='level' data-ref="422level" data-ref-filename="422level">level</a>, <a class="local col3 ref" href="#423config" title='config' data-ref="423config" data-ref-filename="423config">config</a>, <a class="local col4 ref" href="#424ddb_partitioning" title='ddb_partitioning' data-ref="424ddb_partitioning" data-ref-filename="424ddb_partitioning">ddb_partitioning</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>);</td></tr>
<tr><th id="2697">2697</th><td>	<a class="local col5 ref" href="#425max" title='max' data-ref="425max" data-ref-filename="425max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::cur" title='ilk_wm_maximums::cur' data-use='w' data-ref="ilk_wm_maximums::cur" data-ref-filename="ilk_wm_maximums..cur">cur</a> = <a class="tu ref fn" href="#ilk_cursor_wm_max" title='ilk_cursor_wm_max' data-use='c' data-ref="ilk_cursor_wm_max" data-ref-filename="ilk_cursor_wm_max">ilk_cursor_wm_max</a>(<a class="local col1 ref" href="#421dev_priv" title='dev_priv' data-ref="421dev_priv" data-ref-filename="421dev_priv">dev_priv</a>, <a class="local col2 ref" href="#422level" title='level' data-ref="422level" data-ref-filename="422level">level</a>, <a class="local col3 ref" href="#423config" title='config' data-ref="423config" data-ref-filename="423config">config</a>);</td></tr>
<tr><th id="2698">2698</th><td>	<a class="local col5 ref" href="#425max" title='max' data-ref="425max" data-ref-filename="425max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::fbc" title='ilk_wm_maximums::fbc' data-use='w' data-ref="ilk_wm_maximums::fbc" data-ref-filename="ilk_wm_maximums..fbc">fbc</a> = <a class="tu ref fn" href="#ilk_fbc_wm_reg_max" title='ilk_fbc_wm_reg_max' data-use='c' data-ref="ilk_fbc_wm_reg_max" data-ref-filename="ilk_fbc_wm_reg_max">ilk_fbc_wm_reg_max</a>(<a class="local col1 ref" href="#421dev_priv" title='dev_priv' data-ref="421dev_priv" data-ref-filename="421dev_priv">dev_priv</a>);</td></tr>
<tr><th id="2699">2699</th><td>}</td></tr>
<tr><th id="2700">2700</th><td></td></tr>
<tr><th id="2701">2701</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ilk_compute_wm_reg_maximums" title='ilk_compute_wm_reg_maximums' data-type='void ilk_compute_wm_reg_maximums(const struct drm_i915_private * dev_priv, int level, struct ilk_wm_maximums * max)' data-ref="ilk_compute_wm_reg_maximums" data-ref-filename="ilk_compute_wm_reg_maximums">ilk_compute_wm_reg_maximums</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="426dev_priv" title='dev_priv' data-type='const struct drm_i915_private *' data-ref="426dev_priv" data-ref-filename="426dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="2702">2702</th><td>					<em>int</em> <dfn class="local col7 decl" id="427level" title='level' data-type='int' data-ref="427level" data-ref-filename="427level">level</dfn>,</td></tr>
<tr><th id="2703">2703</th><td>					<b>struct</b> <a class="type" href="#ilk_wm_maximums" title='ilk_wm_maximums' data-ref="ilk_wm_maximums" data-ref-filename="ilk_wm_maximums">ilk_wm_maximums</a> *<dfn class="local col8 decl" id="428max" title='max' data-type='struct ilk_wm_maximums *' data-ref="428max" data-ref-filename="428max">max</dfn>)</td></tr>
<tr><th id="2704">2704</th><td>{</td></tr>
<tr><th id="2705">2705</th><td>	<a class="local col8 ref" href="#428max" title='max' data-ref="428max" data-ref-filename="428max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::pri" title='ilk_wm_maximums::pri' data-use='w' data-ref="ilk_wm_maximums::pri" data-ref-filename="ilk_wm_maximums..pri">pri</a> = <a class="tu ref fn" href="#ilk_plane_wm_reg_max" title='ilk_plane_wm_reg_max' data-use='c' data-ref="ilk_plane_wm_reg_max" data-ref-filename="ilk_plane_wm_reg_max">ilk_plane_wm_reg_max</a>(<a class="local col6 ref" href="#426dev_priv" title='dev_priv' data-ref="426dev_priv" data-ref-filename="426dev_priv">dev_priv</a>, <a class="local col7 ref" href="#427level" title='level' data-ref="427level" data-ref-filename="427level">level</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>);</td></tr>
<tr><th id="2706">2706</th><td>	<a class="local col8 ref" href="#428max" title='max' data-ref="428max" data-ref-filename="428max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::spr" title='ilk_wm_maximums::spr' data-use='w' data-ref="ilk_wm_maximums::spr" data-ref-filename="ilk_wm_maximums..spr">spr</a> = <a class="tu ref fn" href="#ilk_plane_wm_reg_max" title='ilk_plane_wm_reg_max' data-use='c' data-ref="ilk_plane_wm_reg_max" data-ref-filename="ilk_plane_wm_reg_max">ilk_plane_wm_reg_max</a>(<a class="local col6 ref" href="#426dev_priv" title='dev_priv' data-ref="426dev_priv" data-ref-filename="426dev_priv">dev_priv</a>, <a class="local col7 ref" href="#427level" title='level' data-ref="427level" data-ref-filename="427level">level</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>);</td></tr>
<tr><th id="2707">2707</th><td>	<a class="local col8 ref" href="#428max" title='max' data-ref="428max" data-ref-filename="428max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::cur" title='ilk_wm_maximums::cur' data-use='w' data-ref="ilk_wm_maximums::cur" data-ref-filename="ilk_wm_maximums..cur">cur</a> = <a class="tu ref fn" href="#ilk_cursor_wm_reg_max" title='ilk_cursor_wm_reg_max' data-use='c' data-ref="ilk_cursor_wm_reg_max" data-ref-filename="ilk_cursor_wm_reg_max">ilk_cursor_wm_reg_max</a>(<a class="local col6 ref" href="#426dev_priv" title='dev_priv' data-ref="426dev_priv" data-ref-filename="426dev_priv">dev_priv</a>, <a class="local col7 ref" href="#427level" title='level' data-ref="427level" data-ref-filename="427level">level</a>);</td></tr>
<tr><th id="2708">2708</th><td>	<a class="local col8 ref" href="#428max" title='max' data-ref="428max" data-ref-filename="428max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::fbc" title='ilk_wm_maximums::fbc' data-use='w' data-ref="ilk_wm_maximums::fbc" data-ref-filename="ilk_wm_maximums..fbc">fbc</a> = <a class="tu ref fn" href="#ilk_fbc_wm_reg_max" title='ilk_fbc_wm_reg_max' data-use='c' data-ref="ilk_fbc_wm_reg_max" data-ref-filename="ilk_fbc_wm_reg_max">ilk_fbc_wm_reg_max</a>(<a class="local col6 ref" href="#426dev_priv" title='dev_priv' data-ref="426dev_priv" data-ref-filename="426dev_priv">dev_priv</a>);</td></tr>
<tr><th id="2709">2709</th><td>}</td></tr>
<tr><th id="2710">2710</th><td></td></tr>
<tr><th id="2711">2711</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="ilk_validate_wm_level" title='ilk_validate_wm_level' data-type='bool ilk_validate_wm_level(int level, const struct ilk_wm_maximums * max, struct intel_wm_level * result)' data-ref="ilk_validate_wm_level" data-ref-filename="ilk_validate_wm_level">ilk_validate_wm_level</dfn>(<em>int</em> <dfn class="local col9 decl" id="429level" title='level' data-type='int' data-ref="429level" data-ref-filename="429level">level</dfn>,</td></tr>
<tr><th id="2712">2712</th><td>				  <em>const</em> <b>struct</b> <a class="type" href="#ilk_wm_maximums" title='ilk_wm_maximums' data-ref="ilk_wm_maximums" data-ref-filename="ilk_wm_maximums">ilk_wm_maximums</a> *<dfn class="local col0 decl" id="430max" title='max' data-type='const struct ilk_wm_maximums *' data-ref="430max" data-ref-filename="430max">max</dfn>,</td></tr>
<tr><th id="2713">2713</th><td>				  <b>struct</b> <a class="type" href="i915_drv.h.html#intel_wm_level" title='intel_wm_level' data-ref="intel_wm_level" data-ref-filename="intel_wm_level">intel_wm_level</a> *<dfn class="local col1 decl" id="431result" title='result' data-type='struct intel_wm_level *' data-ref="431result" data-ref-filename="431result">result</dfn>)</td></tr>
<tr><th id="2714">2714</th><td>{</td></tr>
<tr><th id="2715">2715</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col2 decl" id="432ret" title='ret' data-type='bool' data-ref="432ret" data-ref-filename="432ret">ret</dfn>;</td></tr>
<tr><th id="2716">2716</th><td></td></tr>
<tr><th id="2717">2717</th><td>	<i>/* already determined to be invalid? */</i></td></tr>
<tr><th id="2718">2718</th><td>	<b>if</b> (!<a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a>)</td></tr>
<tr><th id="2719">2719</th><td>		<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="2720">2720</th><td></td></tr>
<tr><th id="2721">2721</th><td>	<a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a> = <a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::pri_val" title='intel_wm_level::pri_val' data-ref="intel_wm_level::pri_val" data-ref-filename="intel_wm_level..pri_val">pri_val</a> &lt;= <a class="local col0 ref" href="#430max" title='max' data-ref="430max" data-ref-filename="430max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::pri" title='ilk_wm_maximums::pri' data-use='r' data-ref="ilk_wm_maximums::pri" data-ref-filename="ilk_wm_maximums..pri">pri</a> &amp;&amp;</td></tr>
<tr><th id="2722">2722</th><td>			 <a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::spr_val" title='intel_wm_level::spr_val' data-ref="intel_wm_level::spr_val" data-ref-filename="intel_wm_level..spr_val">spr_val</a> &lt;= <a class="local col0 ref" href="#430max" title='max' data-ref="430max" data-ref-filename="430max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::spr" title='ilk_wm_maximums::spr' data-use='r' data-ref="ilk_wm_maximums::spr" data-ref-filename="ilk_wm_maximums..spr">spr</a> &amp;&amp;</td></tr>
<tr><th id="2723">2723</th><td>			 <a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::cur_val" title='intel_wm_level::cur_val' data-ref="intel_wm_level::cur_val" data-ref-filename="intel_wm_level..cur_val">cur_val</a> &lt;= <a class="local col0 ref" href="#430max" title='max' data-ref="430max" data-ref-filename="430max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::cur" title='ilk_wm_maximums::cur' data-use='r' data-ref="ilk_wm_maximums::cur" data-ref-filename="ilk_wm_maximums..cur">cur</a>;</td></tr>
<tr><th id="2724">2724</th><td></td></tr>
<tr><th id="2725">2725</th><td>	<a class="local col2 ref" href="#432ret" title='ret' data-ref="432ret" data-ref-filename="432ret">ret</a> = <a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a>;</td></tr>
<tr><th id="2726">2726</th><td></td></tr>
<tr><th id="2727">2727</th><td>	<i>/*</i></td></tr>
<tr><th id="2728">2728</th><td><i>	 * HACK until we can pre-compute everything,</i></td></tr>
<tr><th id="2729">2729</th><td><i>	 * and thus fail gracefully if LP0 watermarks</i></td></tr>
<tr><th id="2730">2730</th><td><i>	 * are exceeded...</i></td></tr>
<tr><th id="2731">2731</th><td><i>	 */</i></td></tr>
<tr><th id="2732">2732</th><td>	<b>if</b> (<a class="local col9 ref" href="#429level" title='level' data-ref="429level" data-ref-filename="429level">level</a> == <var>0</var> &amp;&amp; !<a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a>) {</td></tr>
<tr><th id="2733">2733</th><td>		<b>if</b> (<a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::pri_val" title='intel_wm_level::pri_val' data-ref="intel_wm_level::pri_val" data-ref-filename="intel_wm_level..pri_val">pri_val</a> &gt; <a class="local col0 ref" href="#430max" title='max' data-ref="430max" data-ref-filename="430max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::pri" title='ilk_wm_maximums::pri' data-use='r' data-ref="ilk_wm_maximums::pri" data-ref-filename="ilk_wm_maximums..pri">pri</a>)</td></tr>
<tr><th id="2734">2734</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Primary WM%d too large %u (max %u)\n&quot;, level, result-&gt;pri_val, max-&gt;pri)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Primary WM%d too large %u (max %u)\n"</q>,</td></tr>
<tr><th id="2735">2735</th><td>				      <a class="local col9 ref" href="#429level" title='level' data-ref="429level" data-ref-filename="429level">level</a>, <a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::pri_val" title='intel_wm_level::pri_val' data-ref="intel_wm_level::pri_val" data-ref-filename="intel_wm_level..pri_val">pri_val</a>, <a class="local col0 ref" href="#430max" title='max' data-ref="430max" data-ref-filename="430max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::pri" title='ilk_wm_maximums::pri' data-use='r' data-ref="ilk_wm_maximums::pri" data-ref-filename="ilk_wm_maximums..pri">pri</a>);</td></tr>
<tr><th id="2736">2736</th><td>		<b>if</b> (<a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::spr_val" title='intel_wm_level::spr_val' data-ref="intel_wm_level::spr_val" data-ref-filename="intel_wm_level..spr_val">spr_val</a> &gt; <a class="local col0 ref" href="#430max" title='max' data-ref="430max" data-ref-filename="430max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::spr" title='ilk_wm_maximums::spr' data-use='r' data-ref="ilk_wm_maximums::spr" data-ref-filename="ilk_wm_maximums..spr">spr</a>)</td></tr>
<tr><th id="2737">2737</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Sprite WM%d too large %u (max %u)\n&quot;, level, result-&gt;spr_val, max-&gt;spr)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Sprite WM%d too large %u (max %u)\n"</q>,</td></tr>
<tr><th id="2738">2738</th><td>				      <a class="local col9 ref" href="#429level" title='level' data-ref="429level" data-ref-filename="429level">level</a>, <a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::spr_val" title='intel_wm_level::spr_val' data-ref="intel_wm_level::spr_val" data-ref-filename="intel_wm_level..spr_val">spr_val</a>, <a class="local col0 ref" href="#430max" title='max' data-ref="430max" data-ref-filename="430max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::spr" title='ilk_wm_maximums::spr' data-use='r' data-ref="ilk_wm_maximums::spr" data-ref-filename="ilk_wm_maximums..spr">spr</a>);</td></tr>
<tr><th id="2739">2739</th><td>		<b>if</b> (<a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::cur_val" title='intel_wm_level::cur_val' data-ref="intel_wm_level::cur_val" data-ref-filename="intel_wm_level..cur_val">cur_val</a> &gt; <a class="local col0 ref" href="#430max" title='max' data-ref="430max" data-ref-filename="430max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::cur" title='ilk_wm_maximums::cur' data-use='r' data-ref="ilk_wm_maximums::cur" data-ref-filename="ilk_wm_maximums..cur">cur</a>)</td></tr>
<tr><th id="2740">2740</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Cursor WM%d too large %u (max %u)\n&quot;, level, result-&gt;cur_val, max-&gt;cur)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Cursor WM%d too large %u (max %u)\n"</q>,</td></tr>
<tr><th id="2741">2741</th><td>				      <a class="local col9 ref" href="#429level" title='level' data-ref="429level" data-ref-filename="429level">level</a>, <a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::cur_val" title='intel_wm_level::cur_val' data-ref="intel_wm_level::cur_val" data-ref-filename="intel_wm_level..cur_val">cur_val</a>, <a class="local col0 ref" href="#430max" title='max' data-ref="430max" data-ref-filename="430max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::cur" title='ilk_wm_maximums::cur' data-use='r' data-ref="ilk_wm_maximums::cur" data-ref-filename="ilk_wm_maximums..cur">cur</a>);</td></tr>
<tr><th id="2742">2742</th><td></td></tr>
<tr><th id="2743">2743</th><td>		<a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::pri_val" title='intel_wm_level::pri_val' data-ref="intel_wm_level::pri_val" data-ref-filename="intel_wm_level..pri_val">pri_val</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#913" title="__builtin_choose_expr(((!!(sizeof((typeof((u32)(result-&gt;pri_val)) *)1 == (typeof((u32)(max-&gt;pri)) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((u32)(result-&gt;pri_val)) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((u32)(max-&gt;pri)) * 0l)) : (int *)8))))), (((u32)(result-&gt;pri_val)) &lt; ((u32)(max-&gt;pri)) ? ((u32)(result-&gt;pri_val)) : ((u32)(max-&gt;pri))), ({ typeof((u32)(result-&gt;pri_val)) __UNIQUE_ID___x333 = ((u32)(result-&gt;pri_val)); typeof((u32)(max-&gt;pri)) __UNIQUE_ID___y334 = ((u32)(max-&gt;pri)); ((__UNIQUE_ID___x333) &lt; (__UNIQUE_ID___y334) ? (__UNIQUE_ID___x333) : (__UNIQUE_ID___y334)); }))" data-ref="_M/min_t">min_t</a>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>, <a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::pri_val" title='intel_wm_level::pri_val' data-ref="intel_wm_level::pri_val" data-ref-filename="intel_wm_level..pri_val">pri_val</a>, <a class="local col0 ref" href="#430max" title='max' data-ref="430max" data-ref-filename="430max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::pri" title='ilk_wm_maximums::pri' data-use='r' data-ref="ilk_wm_maximums::pri" data-ref-filename="ilk_wm_maximums..pri">pri</a>);</td></tr>
<tr><th id="2744">2744</th><td>		<a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::spr_val" title='intel_wm_level::spr_val' data-ref="intel_wm_level::spr_val" data-ref-filename="intel_wm_level..spr_val">spr_val</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#913" title="__builtin_choose_expr(((!!(sizeof((typeof((u32)(result-&gt;spr_val)) *)1 == (typeof((u32)(max-&gt;spr)) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((u32)(result-&gt;spr_val)) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((u32)(max-&gt;spr)) * 0l)) : (int *)8))))), (((u32)(result-&gt;spr_val)) &lt; ((u32)(max-&gt;spr)) ? ((u32)(result-&gt;spr_val)) : ((u32)(max-&gt;spr))), ({ typeof((u32)(result-&gt;spr_val)) __UNIQUE_ID___x337 = ((u32)(result-&gt;spr_val)); typeof((u32)(max-&gt;spr)) __UNIQUE_ID___y338 = ((u32)(max-&gt;spr)); ((__UNIQUE_ID___x337) &lt; (__UNIQUE_ID___y338) ? (__UNIQUE_ID___x337) : (__UNIQUE_ID___y338)); }))" data-ref="_M/min_t">min_t</a>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>, <a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::spr_val" title='intel_wm_level::spr_val' data-ref="intel_wm_level::spr_val" data-ref-filename="intel_wm_level..spr_val">spr_val</a>, <a class="local col0 ref" href="#430max" title='max' data-ref="430max" data-ref-filename="430max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::spr" title='ilk_wm_maximums::spr' data-use='r' data-ref="ilk_wm_maximums::spr" data-ref-filename="ilk_wm_maximums..spr">spr</a>);</td></tr>
<tr><th id="2745">2745</th><td>		<a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::cur_val" title='intel_wm_level::cur_val' data-ref="intel_wm_level::cur_val" data-ref-filename="intel_wm_level..cur_val">cur_val</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#913" title="__builtin_choose_expr(((!!(sizeof((typeof((u32)(result-&gt;cur_val)) *)1 == (typeof((u32)(max-&gt;cur)) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((u32)(result-&gt;cur_val)) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((u32)(max-&gt;cur)) * 0l)) : (int *)8))))), (((u32)(result-&gt;cur_val)) &lt; ((u32)(max-&gt;cur)) ? ((u32)(result-&gt;cur_val)) : ((u32)(max-&gt;cur))), ({ typeof((u32)(result-&gt;cur_val)) __UNIQUE_ID___x341 = ((u32)(result-&gt;cur_val)); typeof((u32)(max-&gt;cur)) __UNIQUE_ID___y342 = ((u32)(max-&gt;cur)); ((__UNIQUE_ID___x341) &lt; (__UNIQUE_ID___y342) ? (__UNIQUE_ID___x341) : (__UNIQUE_ID___y342)); }))" data-ref="_M/min_t">min_t</a>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>, <a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::cur_val" title='intel_wm_level::cur_val' data-ref="intel_wm_level::cur_val" data-ref-filename="intel_wm_level..cur_val">cur_val</a>, <a class="local col0 ref" href="#430max" title='max' data-ref="430max" data-ref-filename="430max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::cur" title='ilk_wm_maximums::cur' data-use='r' data-ref="ilk_wm_maximums::cur" data-ref-filename="ilk_wm_maximums..cur">cur</a>);</td></tr>
<tr><th id="2746">2746</th><td>		<a class="local col1 ref" href="#431result" title='result' data-ref="431result" data-ref-filename="431result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="2747">2747</th><td>	}</td></tr>
<tr><th id="2748">2748</th><td></td></tr>
<tr><th id="2749">2749</th><td>	<b>return</b> <a class="local col2 ref" href="#432ret" title='ret' data-ref="432ret" data-ref-filename="432ret">ret</a>;</td></tr>
<tr><th id="2750">2750</th><td>}</td></tr>
<tr><th id="2751">2751</th><td></td></tr>
<tr><th id="2752">2752</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ilk_compute_wm_level" title='ilk_compute_wm_level' data-type='void ilk_compute_wm_level(const struct drm_i915_private * dev_priv, const struct intel_crtc * intel_crtc, int level, struct intel_crtc_state * cstate, const struct intel_plane_state * pristate, const struct intel_plane_state * sprstate, const struct intel_plane_state * curstate, struct intel_wm_level * result)' data-ref="ilk_compute_wm_level" data-ref-filename="ilk_compute_wm_level">ilk_compute_wm_level</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="433dev_priv" title='dev_priv' data-type='const struct drm_i915_private *' data-ref="433dev_priv" data-ref-filename="433dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="2753">2753</th><td>				 <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col4 decl" id="434intel_crtc" title='intel_crtc' data-type='const struct intel_crtc *' data-ref="434intel_crtc" data-ref-filename="434intel_crtc">intel_crtc</dfn>,</td></tr>
<tr><th id="2754">2754</th><td>				 <em>int</em> <dfn class="local col5 decl" id="435level" title='level' data-type='int' data-ref="435level" data-ref-filename="435level">level</dfn>,</td></tr>
<tr><th id="2755">2755</th><td>				 <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col6 decl" id="436cstate" title='cstate' data-type='struct intel_crtc_state *' data-ref="436cstate" data-ref-filename="436cstate">cstate</dfn>,</td></tr>
<tr><th id="2756">2756</th><td>				 <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col7 decl" id="437pristate" title='pristate' data-type='const struct intel_plane_state *' data-ref="437pristate" data-ref-filename="437pristate">pristate</dfn>,</td></tr>
<tr><th id="2757">2757</th><td>				 <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col8 decl" id="438sprstate" title='sprstate' data-type='const struct intel_plane_state *' data-ref="438sprstate" data-ref-filename="438sprstate">sprstate</dfn>,</td></tr>
<tr><th id="2758">2758</th><td>				 <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col9 decl" id="439curstate" title='curstate' data-type='const struct intel_plane_state *' data-ref="439curstate" data-ref-filename="439curstate">curstate</dfn>,</td></tr>
<tr><th id="2759">2759</th><td>				 <b>struct</b> <a class="type" href="i915_drv.h.html#intel_wm_level" title='intel_wm_level' data-ref="intel_wm_level" data-ref-filename="intel_wm_level">intel_wm_level</a> *<dfn class="local col0 decl" id="440result" title='result' data-type='struct intel_wm_level *' data-ref="440result" data-ref-filename="440result">result</dfn>)</td></tr>
<tr><th id="2760">2760</th><td>{</td></tr>
<tr><th id="2761">2761</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col1 decl" id="441pri_latency" title='pri_latency' data-type='u16' data-ref="441pri_latency" data-ref-filename="441pri_latency">pri_latency</dfn> = <a class="local col3 ref" href="#433dev_priv" title='dev_priv' data-ref="433dev_priv" data-ref-filename="433dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>[<a class="local col5 ref" href="#435level" title='level' data-ref="435level" data-ref-filename="435level">level</a>];</td></tr>
<tr><th id="2762">2762</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col2 decl" id="442spr_latency" title='spr_latency' data-type='u16' data-ref="442spr_latency" data-ref-filename="442spr_latency">spr_latency</dfn> = <a class="local col3 ref" href="#433dev_priv" title='dev_priv' data-ref="433dev_priv" data-ref-filename="433dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::spr_latency" title='drm_i915_private::(anonymous struct)::spr_latency' data-ref="drm_i915_private::(anonymous)::spr_latency" data-ref-filename="drm_i915_private..(anonymous)..spr_latency">spr_latency</a>[<a class="local col5 ref" href="#435level" title='level' data-ref="435level" data-ref-filename="435level">level</a>];</td></tr>
<tr><th id="2763">2763</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col3 decl" id="443cur_latency" title='cur_latency' data-type='u16' data-ref="443cur_latency" data-ref-filename="443cur_latency">cur_latency</dfn> = <a class="local col3 ref" href="#433dev_priv" title='dev_priv' data-ref="433dev_priv" data-ref-filename="433dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::cur_latency" title='drm_i915_private::(anonymous struct)::cur_latency' data-ref="drm_i915_private::(anonymous)::cur_latency" data-ref-filename="drm_i915_private..(anonymous)..cur_latency">cur_latency</a>[<a class="local col5 ref" href="#435level" title='level' data-ref="435level" data-ref-filename="435level">level</a>];</td></tr>
<tr><th id="2764">2764</th><td></td></tr>
<tr><th id="2765">2765</th><td>	<i>/* WM1+ latency values stored in 0.5us units */</i></td></tr>
<tr><th id="2766">2766</th><td>	<b>if</b> (<a class="local col5 ref" href="#435level" title='level' data-ref="435level" data-ref-filename="435level">level</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="2767">2767</th><td>		<a class="local col1 ref" href="#441pri_latency" title='pri_latency' data-ref="441pri_latency" data-ref-filename="441pri_latency">pri_latency</a> *= <var>5</var>;</td></tr>
<tr><th id="2768">2768</th><td>		<a class="local col2 ref" href="#442spr_latency" title='spr_latency' data-ref="442spr_latency" data-ref-filename="442spr_latency">spr_latency</a> *= <var>5</var>;</td></tr>
<tr><th id="2769">2769</th><td>		<a class="local col3 ref" href="#443cur_latency" title='cur_latency' data-ref="443cur_latency" data-ref-filename="443cur_latency">cur_latency</a> *= <var>5</var>;</td></tr>
<tr><th id="2770">2770</th><td>	}</td></tr>
<tr><th id="2771">2771</th><td></td></tr>
<tr><th id="2772">2772</th><td>	<b>if</b> (<a class="local col7 ref" href="#437pristate" title='pristate' data-ref="437pristate" data-ref-filename="437pristate">pristate</a>) {</td></tr>
<tr><th id="2773">2773</th><td>		<a class="local col0 ref" href="#440result" title='result' data-ref="440result" data-ref-filename="440result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::pri_val" title='intel_wm_level::pri_val' data-ref="intel_wm_level::pri_val" data-ref-filename="intel_wm_level..pri_val">pri_val</a> = <a class="tu ref fn" href="#ilk_compute_pri_wm" title='ilk_compute_pri_wm' data-use='c' data-ref="ilk_compute_pri_wm" data-ref-filename="ilk_compute_pri_wm">ilk_compute_pri_wm</a>(<a class="local col6 ref" href="#436cstate" title='cstate' data-ref="436cstate" data-ref-filename="436cstate">cstate</a>, <a class="local col7 ref" href="#437pristate" title='pristate' data-ref="437pristate" data-ref-filename="437pristate">pristate</a>,</td></tr>
<tr><th id="2774">2774</th><td>						     <a class="local col1 ref" href="#441pri_latency" title='pri_latency' data-ref="441pri_latency" data-ref-filename="441pri_latency">pri_latency</a>, <a class="local col5 ref" href="#435level" title='level' data-ref="435level" data-ref-filename="435level">level</a>);</td></tr>
<tr><th id="2775">2775</th><td>		<a class="local col0 ref" href="#440result" title='result' data-ref="440result" data-ref-filename="440result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::fbc_val" title='intel_wm_level::fbc_val' data-ref="intel_wm_level::fbc_val" data-ref-filename="intel_wm_level..fbc_val">fbc_val</a> = <a class="tu ref fn" href="#ilk_compute_fbc_wm" title='ilk_compute_fbc_wm' data-use='c' data-ref="ilk_compute_fbc_wm" data-ref-filename="ilk_compute_fbc_wm">ilk_compute_fbc_wm</a>(<a class="local col6 ref" href="#436cstate" title='cstate' data-ref="436cstate" data-ref-filename="436cstate">cstate</a>, <a class="local col7 ref" href="#437pristate" title='pristate' data-ref="437pristate" data-ref-filename="437pristate">pristate</a>, <a class="local col0 ref" href="#440result" title='result' data-ref="440result" data-ref-filename="440result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::pri_val" title='intel_wm_level::pri_val' data-ref="intel_wm_level::pri_val" data-ref-filename="intel_wm_level..pri_val">pri_val</a>);</td></tr>
<tr><th id="2776">2776</th><td>	}</td></tr>
<tr><th id="2777">2777</th><td></td></tr>
<tr><th id="2778">2778</th><td>	<b>if</b> (<a class="local col8 ref" href="#438sprstate" title='sprstate' data-ref="438sprstate" data-ref-filename="438sprstate">sprstate</a>)</td></tr>
<tr><th id="2779">2779</th><td>		<a class="local col0 ref" href="#440result" title='result' data-ref="440result" data-ref-filename="440result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::spr_val" title='intel_wm_level::spr_val' data-ref="intel_wm_level::spr_val" data-ref-filename="intel_wm_level..spr_val">spr_val</a> = <a class="tu ref fn" href="#ilk_compute_spr_wm" title='ilk_compute_spr_wm' data-use='c' data-ref="ilk_compute_spr_wm" data-ref-filename="ilk_compute_spr_wm">ilk_compute_spr_wm</a>(<a class="local col6 ref" href="#436cstate" title='cstate' data-ref="436cstate" data-ref-filename="436cstate">cstate</a>, <a class="local col8 ref" href="#438sprstate" title='sprstate' data-ref="438sprstate" data-ref-filename="438sprstate">sprstate</a>, <a class="local col2 ref" href="#442spr_latency" title='spr_latency' data-ref="442spr_latency" data-ref-filename="442spr_latency">spr_latency</a>);</td></tr>
<tr><th id="2780">2780</th><td></td></tr>
<tr><th id="2781">2781</th><td>	<b>if</b> (<a class="local col9 ref" href="#439curstate" title='curstate' data-ref="439curstate" data-ref-filename="439curstate">curstate</a>)</td></tr>
<tr><th id="2782">2782</th><td>		<a class="local col0 ref" href="#440result" title='result' data-ref="440result" data-ref-filename="440result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::cur_val" title='intel_wm_level::cur_val' data-ref="intel_wm_level::cur_val" data-ref-filename="intel_wm_level..cur_val">cur_val</a> = <a class="tu ref fn" href="#ilk_compute_cur_wm" title='ilk_compute_cur_wm' data-use='c' data-ref="ilk_compute_cur_wm" data-ref-filename="ilk_compute_cur_wm">ilk_compute_cur_wm</a>(<a class="local col6 ref" href="#436cstate" title='cstate' data-ref="436cstate" data-ref-filename="436cstate">cstate</a>, <a class="local col9 ref" href="#439curstate" title='curstate' data-ref="439curstate" data-ref-filename="439curstate">curstate</a>, <a class="local col3 ref" href="#443cur_latency" title='cur_latency' data-ref="443cur_latency" data-ref-filename="443cur_latency">cur_latency</a>);</td></tr>
<tr><th id="2783">2783</th><td></td></tr>
<tr><th id="2784">2784</th><td>	<a class="local col0 ref" href="#440result" title='result' data-ref="440result" data-ref-filename="440result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="2785">2785</th><td>}</td></tr>
<tr><th id="2786">2786</th><td></td></tr>
<tr><th id="2787">2787</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a></td></tr>
<tr><th id="2788">2788</th><td><dfn class="tu decl def fn" id="hsw_compute_linetime_wm" title='hsw_compute_linetime_wm' data-type='u32 hsw_compute_linetime_wm(const struct intel_crtc_state * cstate)' data-ref="hsw_compute_linetime_wm" data-ref-filename="hsw_compute_linetime_wm">hsw_compute_linetime_wm</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col4 decl" id="444cstate" title='cstate' data-type='const struct intel_crtc_state *' data-ref="444cstate" data-ref-filename="444cstate">cstate</dfn>)</td></tr>
<tr><th id="2789">2789</th><td>{</td></tr>
<tr><th id="2790">2790</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col5 decl" id="445intel_state" title='intel_state' data-type='const struct intel_atomic_state *' data-ref="445intel_state" data-ref-filename="445intel_state">intel_state</dfn> =</td></tr>
<tr><th id="2791">2791</th><td>		<a class="macro" href="intel_drv.h.html#1047" title="({ void *__mptr = (void *)(cstate-&gt;base.state); do { extern void __compiletime_assert_2791(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(cstate-&gt;base.state)), typeof(((struct intel_atomic_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(cstate-&gt;base.state)), typeof(void))))) __compiletime_assert_2791(); } while (0); ((struct intel_atomic_state *)(__mptr - __builtin_offsetof(struct intel_atomic_state, base))); })" data-ref="_M/to_intel_atomic_state">to_intel_atomic_state</a>(<a class="local col4 ref" href="#444cstate" title='cstate' data-ref="444cstate" data-ref-filename="444cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::state" title='drm_crtc_state::state' data-ref="drm_crtc_state::state" data-ref-filename="drm_crtc_state..state">state</a>);</td></tr>
<tr><th id="2792">2792</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_modes.h.html#drm_display_mode" title='drm_display_mode' data-ref="drm_display_mode" data-ref-filename="drm_display_mode">drm_display_mode</a> *<dfn class="local col6 decl" id="446adjusted_mode" title='adjusted_mode' data-type='const struct drm_display_mode *' data-ref="446adjusted_mode" data-ref-filename="446adjusted_mode">adjusted_mode</dfn> =</td></tr>
<tr><th id="2793">2793</th><td>		&amp;<a class="local col4 ref" href="#444cstate" title='cstate' data-ref="444cstate" data-ref-filename="444cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>;</td></tr>
<tr><th id="2794">2794</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col7 decl" id="447linetime" title='linetime' data-type='u32' data-ref="447linetime" data-ref-filename="447linetime">linetime</dfn>, <dfn class="local col8 decl" id="448ips_linetime" title='ips_linetime' data-type='u32' data-ref="448ips_linetime" data-ref-filename="448ips_linetime">ips_linetime</dfn>;</td></tr>
<tr><th id="2795">2795</th><td></td></tr>
<tr><th id="2796">2796</th><td>	<b>if</b> (!<a class="local col4 ref" href="#444cstate" title='cstate' data-ref="444cstate" data-ref-filename="444cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::active" title='drm_crtc_state::active' data-ref="drm_crtc_state::active" data-ref-filename="drm_crtc_state..active">active</a>)</td></tr>
<tr><th id="2797">2797</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="2798">2798</th><td>	<b>if</b> (<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((adjusted_mode-&gt;crtc_clock == 0)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;adjusted_mode-&gt;crtc_clock == 0&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (2798), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (345)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col6 ref" href="#446adjusted_mode" title='adjusted_mode' data-ref="446adjusted_mode" data-ref-filename="446adjusted_mode">adjusted_mode</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_clock" title='drm_display_mode::crtc_clock' data-ref="drm_display_mode::crtc_clock" data-ref-filename="drm_display_mode..crtc_clock">crtc_clock</a> == <var>0</var>))</td></tr>
<tr><th id="2799">2799</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="2800">2800</th><td>	<b>if</b> (<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((intel_state-&gt;cdclk.logical.cdclk == 0)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;intel_state-&gt;cdclk.logical.cdclk == 0&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (2800), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (347)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col5 ref" href="#445intel_state" title='intel_state' data-ref="445intel_state" data-ref-filename="445intel_state">intel_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a> == <var>0</var>))</td></tr>
<tr><th id="2801">2801</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="2802">2802</th><td></td></tr>
<tr><th id="2803">2803</th><td>	<i>/* The WM are computed with base on how long it takes to fill a single</i></td></tr>
<tr><th id="2804">2804</th><td><i>	 * row at the given clock rate, multiplied by 8.</i></td></tr>
<tr><th id="2805">2805</th><td><i>	 * */</i></td></tr>
<tr><th id="2806">2806</th><td>	<a class="local col7 ref" href="#447linetime" title='linetime' data-ref="447linetime" data-ref-filename="447linetime">linetime</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#142" title="( { typeof(adjusted_mode-&gt;crtc_htotal * 1000 * 8) __x = adjusted_mode-&gt;crtc_htotal * 1000 * 8; typeof(adjusted_mode-&gt;crtc_clock) __d = adjusted_mode-&gt;crtc_clock; (((typeof(adjusted_mode-&gt;crtc_htotal * 1000 * 8))-1) &gt; 0 || ((typeof(adjusted_mode-&gt;crtc_clock))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col6 ref" href="#446adjusted_mode" title='adjusted_mode' data-ref="446adjusted_mode" data-ref-filename="446adjusted_mode">adjusted_mode</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_htotal" title='drm_display_mode::crtc_htotal' data-ref="drm_display_mode::crtc_htotal" data-ref-filename="drm_display_mode..crtc_htotal">crtc_htotal</a> * <var>1000</var> * <var>8</var>,</td></tr>
<tr><th id="2807">2807</th><td>				     <a class="local col6 ref" href="#446adjusted_mode" title='adjusted_mode' data-ref="446adjusted_mode" data-ref-filename="446adjusted_mode">adjusted_mode</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_clock" title='drm_display_mode::crtc_clock' data-ref="drm_display_mode::crtc_clock" data-ref-filename="drm_display_mode..crtc_clock">crtc_clock</a>);</td></tr>
<tr><th id="2808">2808</th><td>	<a class="local col8 ref" href="#448ips_linetime" title='ips_linetime' data-ref="448ips_linetime" data-ref-filename="448ips_linetime">ips_linetime</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#142" title="( { typeof(adjusted_mode-&gt;crtc_htotal * 1000 * 8) __x = adjusted_mode-&gt;crtc_htotal * 1000 * 8; typeof(intel_state-&gt;cdclk.logical.cdclk) __d = intel_state-&gt;cdclk.logical.cdclk; (((typeof(adjusted_mode-&gt;crtc_htotal * 1000 * 8))-1) &gt; 0 || ((typeof(intel_state-&gt;cdclk.logical.cdclk))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col6 ref" href="#446adjusted_mode" title='adjusted_mode' data-ref="446adjusted_mode" data-ref-filename="446adjusted_mode">adjusted_mode</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_htotal" title='drm_display_mode::crtc_htotal' data-ref="drm_display_mode::crtc_htotal" data-ref-filename="drm_display_mode..crtc_htotal">crtc_htotal</a> * <var>1000</var> * <var>8</var>,</td></tr>
<tr><th id="2809">2809</th><td>					 <a class="local col5 ref" href="#445intel_state" title='intel_state' data-ref="445intel_state" data-ref-filename="445intel_state">intel_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>);</td></tr>
<tr><th id="2810">2810</th><td></td></tr>
<tr><th id="2811">2811</th><td>	<b>return</b> <a class="macro" href="i915_reg.h.html#10014" title="((ips_linetime) &lt;&lt; 16)" data-ref="_M/PIPE_WM_LINETIME_IPS_LINETIME">PIPE_WM_LINETIME_IPS_LINETIME</a>(<a class="local col8 ref" href="#448ips_linetime" title='ips_linetime' data-ref="448ips_linetime" data-ref-filename="448ips_linetime">ips_linetime</a>) |</td></tr>
<tr><th id="2812">2812</th><td>	       <a class="macro" href="i915_reg.h.html#10012" title="((linetime))" data-ref="_M/PIPE_WM_LINETIME_TIME">PIPE_WM_LINETIME_TIME</a>(<a class="local col7 ref" href="#447linetime" title='linetime' data-ref="447linetime" data-ref-filename="447linetime">linetime</a>);</td></tr>
<tr><th id="2813">2813</th><td>}</td></tr>
<tr><th id="2814">2814</th><td></td></tr>
<tr><th id="2815">2815</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_read_wm_latency" title='intel_read_wm_latency' data-type='void intel_read_wm_latency(struct drm_i915_private * dev_priv, u16 * wm)' data-ref="intel_read_wm_latency" data-ref-filename="intel_read_wm_latency">intel_read_wm_latency</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="449dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="449dev_priv" data-ref-filename="449dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="2816">2816</th><td>				  <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col0 decl" id="450wm" title='wm' data-type='u16 *' data-ref="450wm" data-ref-filename="450wm">wm</dfn>[<var>8</var>])</td></tr>
<tr><th id="2817">2817</th><td>{</td></tr>
<tr><th id="2818">2818</th><td>	<b>struct</b> <a class="type" href="intel_uncore.h.html#intel_uncore" title='intel_uncore' data-ref="intel_uncore" data-ref-filename="intel_uncore">intel_uncore</a> *<dfn class="local col1 decl" id="451uncore" title='uncore' data-type='struct intel_uncore *' data-ref="451uncore" data-ref-filename="451uncore">uncore</dfn> = &amp;<a class="local col9 ref" href="#449dev_priv" title='dev_priv' data-ref="449dev_priv" data-ref-filename="449dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>;</td></tr>
<tr><th id="2819">2819</th><td></td></tr>
<tr><th id="2820">2820</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col9 ref" href="#449dev_priv" title='dev_priv' data-ref="449dev_priv" data-ref-filename="449dev_priv">dev_priv</a>) &gt;= <var>9</var>) {</td></tr>
<tr><th id="2821">2821</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col2 decl" id="452val" title='val' data-type='u32' data-ref="452val" data-ref-filename="452val">val</dfn>;</td></tr>
<tr><th id="2822">2822</th><td>		<em>int</em> <dfn class="local col3 decl" id="453ret" title='ret' data-type='int' data-ref="453ret" data-ref-filename="453ret">ret</dfn>, <dfn class="local col4 decl" id="454i" title='i' data-type='int' data-ref="454i" data-ref-filename="454i">i</dfn>;</td></tr>
<tr><th id="2823">2823</th><td>		<em>int</em> <dfn class="local col5 decl" id="455level" title='level' data-type='int' data-ref="455level" data-ref-filename="455level">level</dfn>, <dfn class="local col6 decl" id="456max_level" title='max_level' data-type='int' data-ref="456max_level" data-ref-filename="456max_level">max_level</dfn> = <a class="ref fn" href="#ilk_wm_max_level" title='ilk_wm_max_level' data-ref="ilk_wm_max_level" data-ref-filename="ilk_wm_max_level">ilk_wm_max_level</a>(<a class="local col9 ref" href="#449dev_priv" title='dev_priv' data-ref="449dev_priv" data-ref-filename="449dev_priv">dev_priv</a>);</td></tr>
<tr><th id="2824">2824</th><td></td></tr>
<tr><th id="2825">2825</th><td>		<i>/* read the first set of memory latencies[0:3] */</i></td></tr>
<tr><th id="2826">2826</th><td>		<a class="local col2 ref" href="#452val" title='val' data-ref="452val" data-ref-filename="452val">val</a> = <var>0</var>; <i>/* data0 to be programmed to 0 for first set */</i></td></tr>
<tr><th id="2827">2827</th><td>		<a class="local col3 ref" href="#453ret" title='ret' data-ref="453ret" data-ref-filename="453ret">ret</a> = <a class="ref fn" href="intel_sideband.h.html#sandybridge_pcode_read" title='sandybridge_pcode_read' data-ref="sandybridge_pcode_read" data-ref-filename="sandybridge_pcode_read">sandybridge_pcode_read</a>(<a class="local col9 ref" href="#449dev_priv" title='dev_priv' data-ref="449dev_priv" data-ref-filename="449dev_priv">dev_priv</a>,</td></tr>
<tr><th id="2828">2828</th><td>					     <a class="macro" href="i915_reg.h.html#8792" title="0x6" data-ref="_M/GEN9_PCODE_READ_MEM_LATENCY">GEN9_PCODE_READ_MEM_LATENCY</a>,</td></tr>
<tr><th id="2829">2829</th><td>					     &amp;<a class="local col2 ref" href="#452val" title='val' data-ref="452val" data-ref-filename="452val">val</a>, <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>);</td></tr>
<tr><th id="2830">2830</th><td></td></tr>
<tr><th id="2831">2831</th><td>		<b>if</b> (<a class="local col3 ref" href="#453ret" title='ret' data-ref="453ret" data-ref-filename="453ret">ret</a>) {</td></tr>
<tr><th id="2832">2832</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;SKL Mailbox read error = %d\n&quot;, ret)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"SKL Mailbox read error = %d\n"</q>, <a class="local col3 ref" href="#453ret" title='ret' data-ref="453ret" data-ref-filename="453ret">ret</a>);</td></tr>
<tr><th id="2833">2833</th><td>			<b>return</b>;</td></tr>
<tr><th id="2834">2834</th><td>		}</td></tr>
<tr><th id="2835">2835</th><td></td></tr>
<tr><th id="2836">2836</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>0</var>] = <a class="local col2 ref" href="#452val" title='val' data-ref="452val" data-ref-filename="452val">val</a> &amp; <a class="macro" href="i915_reg.h.html#8793" title="0xFF" data-ref="_M/GEN9_MEM_LATENCY_LEVEL_MASK">GEN9_MEM_LATENCY_LEVEL_MASK</a>;</td></tr>
<tr><th id="2837">2837</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>1</var>] = (<a class="local col2 ref" href="#452val" title='val' data-ref="452val" data-ref-filename="452val">val</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#8794" title="8" data-ref="_M/GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT">GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT</a>) &amp;</td></tr>
<tr><th id="2838">2838</th><td>				<a class="macro" href="i915_reg.h.html#8793" title="0xFF" data-ref="_M/GEN9_MEM_LATENCY_LEVEL_MASK">GEN9_MEM_LATENCY_LEVEL_MASK</a>;</td></tr>
<tr><th id="2839">2839</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>2</var>] = (<a class="local col2 ref" href="#452val" title='val' data-ref="452val" data-ref-filename="452val">val</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#8795" title="16" data-ref="_M/GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT">GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT</a>) &amp;</td></tr>
<tr><th id="2840">2840</th><td>				<a class="macro" href="i915_reg.h.html#8793" title="0xFF" data-ref="_M/GEN9_MEM_LATENCY_LEVEL_MASK">GEN9_MEM_LATENCY_LEVEL_MASK</a>;</td></tr>
<tr><th id="2841">2841</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>3</var>] = (<a class="local col2 ref" href="#452val" title='val' data-ref="452val" data-ref-filename="452val">val</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#8796" title="24" data-ref="_M/GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT">GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT</a>) &amp;</td></tr>
<tr><th id="2842">2842</th><td>				<a class="macro" href="i915_reg.h.html#8793" title="0xFF" data-ref="_M/GEN9_MEM_LATENCY_LEVEL_MASK">GEN9_MEM_LATENCY_LEVEL_MASK</a>;</td></tr>
<tr><th id="2843">2843</th><td></td></tr>
<tr><th id="2844">2844</th><td>		<i>/* read the second set of memory latencies[4:7] */</i></td></tr>
<tr><th id="2845">2845</th><td>		<a class="local col2 ref" href="#452val" title='val' data-ref="452val" data-ref-filename="452val">val</a> = <var>1</var>; <i>/* data0 to be programmed to 1 for second set */</i></td></tr>
<tr><th id="2846">2846</th><td>		<a class="local col3 ref" href="#453ret" title='ret' data-ref="453ret" data-ref-filename="453ret">ret</a> = <a class="ref fn" href="intel_sideband.h.html#sandybridge_pcode_read" title='sandybridge_pcode_read' data-ref="sandybridge_pcode_read" data-ref-filename="sandybridge_pcode_read">sandybridge_pcode_read</a>(<a class="local col9 ref" href="#449dev_priv" title='dev_priv' data-ref="449dev_priv" data-ref-filename="449dev_priv">dev_priv</a>,</td></tr>
<tr><th id="2847">2847</th><td>					     <a class="macro" href="i915_reg.h.html#8792" title="0x6" data-ref="_M/GEN9_PCODE_READ_MEM_LATENCY">GEN9_PCODE_READ_MEM_LATENCY</a>,</td></tr>
<tr><th id="2848">2848</th><td>					     &amp;<a class="local col2 ref" href="#452val" title='val' data-ref="452val" data-ref-filename="452val">val</a>, <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>);</td></tr>
<tr><th id="2849">2849</th><td>		<b>if</b> (<a class="local col3 ref" href="#453ret" title='ret' data-ref="453ret" data-ref-filename="453ret">ret</a>) {</td></tr>
<tr><th id="2850">2850</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;SKL Mailbox read error = %d\n&quot;, ret)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"SKL Mailbox read error = %d\n"</q>, <a class="local col3 ref" href="#453ret" title='ret' data-ref="453ret" data-ref-filename="453ret">ret</a>);</td></tr>
<tr><th id="2851">2851</th><td>			<b>return</b>;</td></tr>
<tr><th id="2852">2852</th><td>		}</td></tr>
<tr><th id="2853">2853</th><td></td></tr>
<tr><th id="2854">2854</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>4</var>] = <a class="local col2 ref" href="#452val" title='val' data-ref="452val" data-ref-filename="452val">val</a> &amp; <a class="macro" href="i915_reg.h.html#8793" title="0xFF" data-ref="_M/GEN9_MEM_LATENCY_LEVEL_MASK">GEN9_MEM_LATENCY_LEVEL_MASK</a>;</td></tr>
<tr><th id="2855">2855</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>5</var>] = (<a class="local col2 ref" href="#452val" title='val' data-ref="452val" data-ref-filename="452val">val</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#8794" title="8" data-ref="_M/GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT">GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT</a>) &amp;</td></tr>
<tr><th id="2856">2856</th><td>				<a class="macro" href="i915_reg.h.html#8793" title="0xFF" data-ref="_M/GEN9_MEM_LATENCY_LEVEL_MASK">GEN9_MEM_LATENCY_LEVEL_MASK</a>;</td></tr>
<tr><th id="2857">2857</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>6</var>] = (<a class="local col2 ref" href="#452val" title='val' data-ref="452val" data-ref-filename="452val">val</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#8795" title="16" data-ref="_M/GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT">GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT</a>) &amp;</td></tr>
<tr><th id="2858">2858</th><td>				<a class="macro" href="i915_reg.h.html#8793" title="0xFF" data-ref="_M/GEN9_MEM_LATENCY_LEVEL_MASK">GEN9_MEM_LATENCY_LEVEL_MASK</a>;</td></tr>
<tr><th id="2859">2859</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>7</var>] = (<a class="local col2 ref" href="#452val" title='val' data-ref="452val" data-ref-filename="452val">val</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#8796" title="24" data-ref="_M/GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT">GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT</a>) &amp;</td></tr>
<tr><th id="2860">2860</th><td>				<a class="macro" href="i915_reg.h.html#8793" title="0xFF" data-ref="_M/GEN9_MEM_LATENCY_LEVEL_MASK">GEN9_MEM_LATENCY_LEVEL_MASK</a>;</td></tr>
<tr><th id="2861">2861</th><td></td></tr>
<tr><th id="2862">2862</th><td>		<i>/*</i></td></tr>
<tr><th id="2863">2863</th><td><i>		 * If a level n (n &gt; 1) has a 0us latency, all levels m (m &gt;= n)</i></td></tr>
<tr><th id="2864">2864</th><td><i>		 * need to be disabled. We make sure to sanitize the values out</i></td></tr>
<tr><th id="2865">2865</th><td><i>		 * of the punit to satisfy this requirement.</i></td></tr>
<tr><th id="2866">2866</th><td><i>		 */</i></td></tr>
<tr><th id="2867">2867</th><td>		<b>for</b> (<a class="local col5 ref" href="#455level" title='level' data-ref="455level" data-ref-filename="455level">level</a> = <var>1</var>; <a class="local col5 ref" href="#455level" title='level' data-ref="455level" data-ref-filename="455level">level</a> &lt;= <a class="local col6 ref" href="#456max_level" title='max_level' data-ref="456max_level" data-ref-filename="456max_level">max_level</a>; <a class="local col5 ref" href="#455level" title='level' data-ref="455level" data-ref-filename="455level">level</a>++) {</td></tr>
<tr><th id="2868">2868</th><td>			<b>if</b> (<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<a class="local col5 ref" href="#455level" title='level' data-ref="455level" data-ref-filename="455level">level</a>] == <var>0</var>) {</td></tr>
<tr><th id="2869">2869</th><td>				<b>for</b> (<a class="local col4 ref" href="#454i" title='i' data-ref="454i" data-ref-filename="454i">i</a> = <a class="local col5 ref" href="#455level" title='level' data-ref="455level" data-ref-filename="455level">level</a> + <var>1</var>; <a class="local col4 ref" href="#454i" title='i' data-ref="454i" data-ref-filename="454i">i</a> &lt;= <a class="local col6 ref" href="#456max_level" title='max_level' data-ref="456max_level" data-ref-filename="456max_level">max_level</a>; <a class="local col4 ref" href="#454i" title='i' data-ref="454i" data-ref-filename="454i">i</a>++)</td></tr>
<tr><th id="2870">2870</th><td>					<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<a class="local col4 ref" href="#454i" title='i' data-ref="454i" data-ref-filename="454i">i</a>] = <var>0</var>;</td></tr>
<tr><th id="2871">2871</th><td>				<b>break</b>;</td></tr>
<tr><th id="2872">2872</th><td>			}</td></tr>
<tr><th id="2873">2873</th><td>		}</td></tr>
<tr><th id="2874">2874</th><td></td></tr>
<tr><th id="2875">2875</th><td>		<i>/*</i></td></tr>
<tr><th id="2876">2876</th><td><i>		 * WaWmMemoryReadLatency:skl+,glk</i></td></tr>
<tr><th id="2877">2877</th><td><i>		 *</i></td></tr>
<tr><th id="2878">2878</th><td><i>		 * punit doesn't take into account the read latency so we need</i></td></tr>
<tr><th id="2879">2879</th><td><i>		 * to add 2us to the various latency levels we retrieve from the</i></td></tr>
<tr><th id="2880">2880</th><td><i>		 * punit when level 0 response data us 0us.</i></td></tr>
<tr><th id="2881">2881</th><td><i>		 */</i></td></tr>
<tr><th id="2882">2882</th><td>		<b>if</b> (<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>0</var>] == <var>0</var>) {</td></tr>
<tr><th id="2883">2883</th><td>			<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>0</var>] += <var>2</var>;</td></tr>
<tr><th id="2884">2884</th><td>			<b>for</b> (<a class="local col5 ref" href="#455level" title='level' data-ref="455level" data-ref-filename="455level">level</a> = <var>1</var>; <a class="local col5 ref" href="#455level" title='level' data-ref="455level" data-ref-filename="455level">level</a> &lt;= <a class="local col6 ref" href="#456max_level" title='max_level' data-ref="456max_level" data-ref-filename="456max_level">max_level</a>; <a class="local col5 ref" href="#455level" title='level' data-ref="455level" data-ref-filename="455level">level</a>++) {</td></tr>
<tr><th id="2885">2885</th><td>				<b>if</b> (<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<a class="local col5 ref" href="#455level" title='level' data-ref="455level" data-ref-filename="455level">level</a>] == <var>0</var>)</td></tr>
<tr><th id="2886">2886</th><td>					<b>break</b>;</td></tr>
<tr><th id="2887">2887</th><td>				<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<a class="local col5 ref" href="#455level" title='level' data-ref="455level" data-ref-filename="455level">level</a>] += <var>2</var>;</td></tr>
<tr><th id="2888">2888</th><td>			}</td></tr>
<tr><th id="2889">2889</th><td>		}</td></tr>
<tr><th id="2890">2890</th><td></td></tr>
<tr><th id="2891">2891</th><td>		<i>/*</i></td></tr>
<tr><th id="2892">2892</th><td><i>		 * WA Level-0 adjustment for 16GB DIMMs: SKL+</i></td></tr>
<tr><th id="2893">2893</th><td><i>		 * If we could not get dimm info enable this WA to prevent from</i></td></tr>
<tr><th id="2894">2894</th><td><i>		 * any underrun. If not able to get Dimm info assume 16GB dimm</i></td></tr>
<tr><th id="2895">2895</th><td><i>		 * to avoid any underrun.</i></td></tr>
<tr><th id="2896">2896</th><td><i>		 */</i></td></tr>
<tr><th id="2897">2897</th><td>		<b>if</b> (<a class="local col9 ref" href="#449dev_priv" title='dev_priv' data-ref="449dev_priv" data-ref-filename="449dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::dram_info" title='drm_i915_private::dram_info' data-ref="drm_i915_private::dram_info" data-ref-filename="drm_i915_private..dram_info">dram_info</a>.<a class="ref field" href="i915_drv.h.html#dram_info::is_16gb_dimm" title='dram_info::is_16gb_dimm' data-ref="dram_info::is_16gb_dimm" data-ref-filename="dram_info..is_16gb_dimm">is_16gb_dimm</a>)</td></tr>
<tr><th id="2898">2898</th><td>			<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>0</var>] += <var>1</var>;</td></tr>
<tr><th id="2899">2899</th><td></td></tr>
<tr><th id="2900">2900</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2120" title="IS_PLATFORM(dev_priv, INTEL_HASWELL)" data-ref="_M/IS_HASWELL">IS_HASWELL</a>(<a class="local col9 ref" href="#449dev_priv" title='dev_priv' data-ref="449dev_priv" data-ref-filename="449dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col9 ref" href="#449dev_priv" title='dev_priv' data-ref="449dev_priv" data-ref-filename="449dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="2901">2901</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col7 decl" id="457sskpd" title='sskpd' data-type='u64' data-ref="457sskpd" data-ref-filename="457sskpd">sskpd</dfn> = <a class="ref fn" href="intel_uncore.h.html#319" title='intel_uncore_read64' data-ref="intel_uncore_read64" data-ref-filename="intel_uncore_read64">intel_uncore_read64</a>(<a class="local col1 ref" href="#451uncore" title='uncore' data-ref="451uncore" data-ref-filename="451uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3672" title="((const i915_reg_t){ .reg = (0x140000 + 0x5d10) })" data-ref="_M/MCH_SSKPD">MCH_SSKPD</a>);</td></tr>
<tr><th id="2902">2902</th><td></td></tr>
<tr><th id="2903">2903</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>0</var>] = (<a class="local col7 ref" href="#457sskpd" title='sskpd' data-ref="457sskpd" data-ref-filename="457sskpd">sskpd</a> &gt;&gt; <var>56</var>) &amp; <var>0xFF</var>;</td></tr>
<tr><th id="2904">2904</th><td>		<b>if</b> (<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>0</var>] == <var>0</var>)</td></tr>
<tr><th id="2905">2905</th><td>			<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>0</var>] = <a class="local col7 ref" href="#457sskpd" title='sskpd' data-ref="457sskpd" data-ref-filename="457sskpd">sskpd</a> &amp; <var>0xF</var>;</td></tr>
<tr><th id="2906">2906</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>1</var>] = (<a class="local col7 ref" href="#457sskpd" title='sskpd' data-ref="457sskpd" data-ref-filename="457sskpd">sskpd</a> &gt;&gt; <var>4</var>) &amp; <var>0xFF</var>;</td></tr>
<tr><th id="2907">2907</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>2</var>] = (<a class="local col7 ref" href="#457sskpd" title='sskpd' data-ref="457sskpd" data-ref-filename="457sskpd">sskpd</a> &gt;&gt; <var>12</var>) &amp; <var>0xFF</var>;</td></tr>
<tr><th id="2908">2908</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>3</var>] = (<a class="local col7 ref" href="#457sskpd" title='sskpd' data-ref="457sskpd" data-ref-filename="457sskpd">sskpd</a> &gt;&gt; <var>20</var>) &amp; <var>0x1FF</var>;</td></tr>
<tr><th id="2909">2909</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>4</var>] = (<a class="local col7 ref" href="#457sskpd" title='sskpd' data-ref="457sskpd" data-ref-filename="457sskpd">sskpd</a> &gt;&gt; <var>32</var>) &amp; <var>0x1FF</var>;</td></tr>
<tr><th id="2910">2910</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col9 ref" href="#449dev_priv" title='dev_priv' data-ref="449dev_priv" data-ref-filename="449dev_priv">dev_priv</a>) &gt;= <var>6</var>) {</td></tr>
<tr><th id="2911">2911</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col8 decl" id="458sskpd" title='sskpd' data-type='u32' data-ref="458sskpd" data-ref-filename="458sskpd">sskpd</dfn> = <a class="ref fn" href="intel_uncore.h.html#296" title='intel_uncore_read' data-ref="intel_uncore_read" data-ref-filename="intel_uncore_read">intel_uncore_read</a>(<a class="local col1 ref" href="#451uncore" title='uncore' data-ref="451uncore" data-ref-filename="451uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3672" title="((const i915_reg_t){ .reg = (0x140000 + 0x5d10) })" data-ref="_M/MCH_SSKPD">MCH_SSKPD</a>);</td></tr>
<tr><th id="2912">2912</th><td></td></tr>
<tr><th id="2913">2913</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>0</var>] = (<a class="local col8 ref" href="#458sskpd" title='sskpd' data-ref="458sskpd" data-ref-filename="458sskpd">sskpd</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#6148" title="0" data-ref="_M/SSKPD_WM0_SHIFT">SSKPD_WM0_SHIFT</a>) &amp; <a class="macro" href="i915_reg.h.html#6147" title="0x3f" data-ref="_M/SSKPD_WM_MASK">SSKPD_WM_MASK</a>;</td></tr>
<tr><th id="2914">2914</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>1</var>] = (<a class="local col8 ref" href="#458sskpd" title='sskpd' data-ref="458sskpd" data-ref-filename="458sskpd">sskpd</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#6149" title="8" data-ref="_M/SSKPD_WM1_SHIFT">SSKPD_WM1_SHIFT</a>) &amp; <a class="macro" href="i915_reg.h.html#6147" title="0x3f" data-ref="_M/SSKPD_WM_MASK">SSKPD_WM_MASK</a>;</td></tr>
<tr><th id="2915">2915</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>2</var>] = (<a class="local col8 ref" href="#458sskpd" title='sskpd' data-ref="458sskpd" data-ref-filename="458sskpd">sskpd</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#6150" title="16" data-ref="_M/SSKPD_WM2_SHIFT">SSKPD_WM2_SHIFT</a>) &amp; <a class="macro" href="i915_reg.h.html#6147" title="0x3f" data-ref="_M/SSKPD_WM_MASK">SSKPD_WM_MASK</a>;</td></tr>
<tr><th id="2916">2916</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>3</var>] = (<a class="local col8 ref" href="#458sskpd" title='sskpd' data-ref="458sskpd" data-ref-filename="458sskpd">sskpd</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#6151" title="24" data-ref="_M/SSKPD_WM3_SHIFT">SSKPD_WM3_SHIFT</a>) &amp; <a class="macro" href="i915_reg.h.html#6147" title="0x3f" data-ref="_M/SSKPD_WM_MASK">SSKPD_WM_MASK</a>;</td></tr>
<tr><th id="2917">2917</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col9 ref" href="#449dev_priv" title='dev_priv' data-ref="449dev_priv" data-ref-filename="449dev_priv">dev_priv</a>) &gt;= <var>5</var>) {</td></tr>
<tr><th id="2918">2918</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="459mltr" title='mltr' data-type='u32' data-ref="459mltr" data-ref-filename="459mltr">mltr</dfn> = <a class="ref fn" href="intel_uncore.h.html#296" title='intel_uncore_read' data-ref="intel_uncore_read" data-ref-filename="intel_uncore_read">intel_uncore_read</a>(<a class="local col1 ref" href="#451uncore" title='uncore' data-ref="451uncore" data-ref-filename="451uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#6138" title="((const i915_reg_t){ .reg = (0x11222) })" data-ref="_M/MLTR_ILK">MLTR_ILK</a>);</td></tr>
<tr><th id="2919">2919</th><td></td></tr>
<tr><th id="2920">2920</th><td>		<i>/* ILK primary LP0 latency is 700 ns */</i></td></tr>
<tr><th id="2921">2921</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>0</var>] = <var>7</var>;</td></tr>
<tr><th id="2922">2922</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>1</var>] = (<a class="local col9 ref" href="#459mltr" title='mltr' data-ref="459mltr" data-ref-filename="459mltr">mltr</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#6139" title="0" data-ref="_M/MLTR_WM1_SHIFT">MLTR_WM1_SHIFT</a>) &amp; <a class="macro" href="i915_reg.h.html#6142" title="0x3f" data-ref="_M/ILK_SRLT_MASK">ILK_SRLT_MASK</a>;</td></tr>
<tr><th id="2923">2923</th><td>		<a class="local col0 ref" href="#450wm" title='wm' data-ref="450wm" data-ref-filename="450wm">wm</a>[<var>2</var>] = (<a class="local col9 ref" href="#459mltr" title='mltr' data-ref="459mltr" data-ref-filename="459mltr">mltr</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#6140" title="8" data-ref="_M/MLTR_WM2_SHIFT">MLTR_WM2_SHIFT</a>) &amp; <a class="macro" href="i915_reg.h.html#6142" title="0x3f" data-ref="_M/ILK_SRLT_MASK">ILK_SRLT_MASK</a>;</td></tr>
<tr><th id="2924">2924</th><td>	} <b>else</b> {</td></tr>
<tr><th id="2925">2925</th><td>		<a class="macro" href="i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;((&amp;(dev_priv)-&gt;__runtime)-&gt;device_id)&quot;, (long)(((&amp;(dev_priv)-&gt;__runtime)-&gt;device_id))); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (2925), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (349)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="macro" href="i915_drv.h.html#2007" title="((&amp;(dev_priv)-&gt;__runtime)-&gt;device_id)" data-ref="_M/INTEL_DEVID">INTEL_DEVID</a>(<a class="local col9 ref" href="#449dev_priv" title='dev_priv' data-ref="449dev_priv" data-ref-filename="449dev_priv">dev_priv</a>));</td></tr>
<tr><th id="2926">2926</th><td>	}</td></tr>
<tr><th id="2927">2927</th><td>}</td></tr>
<tr><th id="2928">2928</th><td></td></tr>
<tr><th id="2929">2929</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_fixup_spr_wm_latency" title='intel_fixup_spr_wm_latency' data-type='void intel_fixup_spr_wm_latency(struct drm_i915_private * dev_priv, u16 * wm)' data-ref="intel_fixup_spr_wm_latency" data-ref-filename="intel_fixup_spr_wm_latency">intel_fixup_spr_wm_latency</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="460dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="460dev_priv" data-ref-filename="460dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="2930">2930</th><td>				       <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col1 decl" id="461wm" title='wm' data-type='u16 *' data-ref="461wm" data-ref-filename="461wm">wm</dfn>[<var>5</var>])</td></tr>
<tr><th id="2931">2931</th><td>{</td></tr>
<tr><th id="2932">2932</th><td>	<i>/* ILK sprite LP0 latency is 1300 ns */</i></td></tr>
<tr><th id="2933">2933</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(5))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (5))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col0 ref" href="#460dev_priv" title='dev_priv' data-ref="460dev_priv" data-ref-filename="460dev_priv">dev_priv</a>, <var>5</var>))</td></tr>
<tr><th id="2934">2934</th><td>		<a class="local col1 ref" href="#461wm" title='wm' data-ref="461wm" data-ref-filename="461wm">wm</a>[<var>0</var>] = <var>13</var>;</td></tr>
<tr><th id="2935">2935</th><td>}</td></tr>
<tr><th id="2936">2936</th><td></td></tr>
<tr><th id="2937">2937</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_fixup_cur_wm_latency" title='intel_fixup_cur_wm_latency' data-type='void intel_fixup_cur_wm_latency(struct drm_i915_private * dev_priv, u16 * wm)' data-ref="intel_fixup_cur_wm_latency" data-ref-filename="intel_fixup_cur_wm_latency">intel_fixup_cur_wm_latency</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="462dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="462dev_priv" data-ref-filename="462dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="2938">2938</th><td>				       <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col3 decl" id="463wm" title='wm' data-type='u16 *' data-ref="463wm" data-ref-filename="463wm">wm</dfn>[<var>5</var>])</td></tr>
<tr><th id="2939">2939</th><td>{</td></tr>
<tr><th id="2940">2940</th><td>	<i>/* ILK cursor LP0 latency is 1300 ns */</i></td></tr>
<tr><th id="2941">2941</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(5))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (5))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col2 ref" href="#462dev_priv" title='dev_priv' data-ref="462dev_priv" data-ref-filename="462dev_priv">dev_priv</a>, <var>5</var>))</td></tr>
<tr><th id="2942">2942</th><td>		<a class="local col3 ref" href="#463wm" title='wm' data-ref="463wm" data-ref-filename="463wm">wm</a>[<var>0</var>] = <var>13</var>;</td></tr>
<tr><th id="2943">2943</th><td>}</td></tr>
<tr><th id="2944">2944</th><td></td></tr>
<tr><th id="2945">2945</th><td><em>int</em> <dfn class="decl def fn" id="ilk_wm_max_level" title='ilk_wm_max_level' data-ref="ilk_wm_max_level" data-ref-filename="ilk_wm_max_level">ilk_wm_max_level</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="464dev_priv" title='dev_priv' data-type='const struct drm_i915_private *' data-ref="464dev_priv" data-ref-filename="464dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="2946">2946</th><td>{</td></tr>
<tr><th id="2947">2947</th><td>	<i>/* how many WM levels are we expecting */</i></td></tr>
<tr><th id="2948">2948</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col4 ref" href="#464dev_priv" title='dev_priv' data-ref="464dev_priv" data-ref-filename="464dev_priv">dev_priv</a>) &gt;= <var>9</var>)</td></tr>
<tr><th id="2949">2949</th><td>		<b>return</b> <var>7</var>;</td></tr>
<tr><th id="2950">2950</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2120" title="IS_PLATFORM(dev_priv, INTEL_HASWELL)" data-ref="_M/IS_HASWELL">IS_HASWELL</a>(<a class="local col4 ref" href="#464dev_priv" title='dev_priv' data-ref="464dev_priv" data-ref-filename="464dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col4 ref" href="#464dev_priv" title='dev_priv' data-ref="464dev_priv" data-ref-filename="464dev_priv">dev_priv</a>))</td></tr>
<tr><th id="2951">2951</th><td>		<b>return</b> <var>4</var>;</td></tr>
<tr><th id="2952">2952</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col4 ref" href="#464dev_priv" title='dev_priv' data-ref="464dev_priv" data-ref-filename="464dev_priv">dev_priv</a>) &gt;= <var>6</var>)</td></tr>
<tr><th id="2953">2953</th><td>		<b>return</b> <var>3</var>;</td></tr>
<tr><th id="2954">2954</th><td>	<b>else</b></td></tr>
<tr><th id="2955">2955</th><td>		<b>return</b> <var>2</var>;</td></tr>
<tr><th id="2956">2956</th><td>}</td></tr>
<tr><th id="2957">2957</th><td></td></tr>
<tr><th id="2958">2958</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_print_wm_latency" title='intel_print_wm_latency' data-type='void intel_print_wm_latency(struct drm_i915_private * dev_priv, const char * name, const u16 * wm)' data-ref="intel_print_wm_latency" data-ref-filename="intel_print_wm_latency">intel_print_wm_latency</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="465dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="465dev_priv" data-ref-filename="465dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="2959">2959</th><td>				   <em>const</em> <em>char</em> *<dfn class="local col6 decl" id="466name" title='name' data-type='const char *' data-ref="466name" data-ref-filename="466name">name</dfn>,</td></tr>
<tr><th id="2960">2960</th><td>				   <em>const</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col7 decl" id="467wm" title='wm' data-type='const u16 *' data-ref="467wm" data-ref-filename="467wm">wm</dfn>[<var>8</var>])</td></tr>
<tr><th id="2961">2961</th><td>{</td></tr>
<tr><th id="2962">2962</th><td>	<em>int</em> <dfn class="local col8 decl" id="468level" title='level' data-type='int' data-ref="468level" data-ref-filename="468level">level</dfn>, <dfn class="local col9 decl" id="469max_level" title='max_level' data-type='int' data-ref="469max_level" data-ref-filename="469max_level">max_level</dfn> = <a class="ref fn" href="#ilk_wm_max_level" title='ilk_wm_max_level' data-ref="ilk_wm_max_level" data-ref-filename="ilk_wm_max_level">ilk_wm_max_level</a>(<a class="local col5 ref" href="#465dev_priv" title='dev_priv' data-ref="465dev_priv" data-ref-filename="465dev_priv">dev_priv</a>);</td></tr>
<tr><th id="2963">2963</th><td></td></tr>
<tr><th id="2964">2964</th><td>	<b>for</b> (<a class="local col8 ref" href="#468level" title='level' data-ref="468level" data-ref-filename="468level">level</a> = <var>0</var>; <a class="local col8 ref" href="#468level" title='level' data-ref="468level" data-ref-filename="468level">level</a> &lt;= <a class="local col9 ref" href="#469max_level" title='max_level' data-ref="469max_level" data-ref-filename="469max_level">max_level</a>; <a class="local col8 ref" href="#468level" title='level' data-ref="468level" data-ref-filename="468level">level</a>++) {</td></tr>
<tr><th id="2965">2965</th><td>		<em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="470latency" title='latency' data-type='unsigned int' data-ref="470latency" data-ref-filename="470latency">latency</dfn> = <a class="local col7 ref" href="#467wm" title='wm' data-ref="467wm" data-ref-filename="467wm">wm</a>[<a class="local col8 ref" href="#468level" title='level' data-ref="468level" data-ref-filename="468level">level</a>];</td></tr>
<tr><th id="2966">2966</th><td></td></tr>
<tr><th id="2967">2967</th><td>		<b>if</b> (<a class="local col0 ref" href="#470latency" title='latency' data-ref="470latency" data-ref-filename="470latency">latency</a> == <var>0</var>) {</td></tr>
<tr><th id="2968">2968</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;%s WM%d latency not provided\n&quot;, name, level)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"%s WM%d latency not provided\n"</q>,</td></tr>
<tr><th id="2969">2969</th><td>				      <a class="local col6 ref" href="#466name" title='name' data-ref="466name" data-ref-filename="466name">name</a>, <a class="local col8 ref" href="#468level" title='level' data-ref="468level" data-ref-filename="468level">level</a>);</td></tr>
<tr><th id="2970">2970</th><td>			<b>continue</b>;</td></tr>
<tr><th id="2971">2971</th><td>		}</td></tr>
<tr><th id="2972">2972</th><td></td></tr>
<tr><th id="2973">2973</th><td>		<i>/*</i></td></tr>
<tr><th id="2974">2974</th><td><i>		 * - latencies are in us on gen9.</i></td></tr>
<tr><th id="2975">2975</th><td><i>		 * - before then, WM1+ latency values are in 0.5us units</i></td></tr>
<tr><th id="2976">2976</th><td><i>		 */</i></td></tr>
<tr><th id="2977">2977</th><td>		<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col5 ref" href="#465dev_priv" title='dev_priv' data-ref="465dev_priv" data-ref-filename="465dev_priv">dev_priv</a>) &gt;= <var>9</var>)</td></tr>
<tr><th id="2978">2978</th><td>			<a class="local col0 ref" href="#470latency" title='latency' data-ref="470latency" data-ref-filename="470latency">latency</a> *= <var>10</var>;</td></tr>
<tr><th id="2979">2979</th><td>		<b>else</b> <b>if</b> (<a class="local col8 ref" href="#468level" title='level' data-ref="468level" data-ref-filename="468level">level</a> &gt; <var>0</var>)</td></tr>
<tr><th id="2980">2980</th><td>			<a class="local col0 ref" href="#470latency" title='latency' data-ref="470latency" data-ref-filename="470latency">latency</a> *= <var>5</var>;</td></tr>
<tr><th id="2981">2981</th><td></td></tr>
<tr><th id="2982">2982</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;%s WM%d latency %u (%u.%u usec)\n&quot;, name, level, wm[level], latency / 10, latency % 10)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"%s WM%d latency %u (%u.%u usec)\n"</q>,</td></tr>
<tr><th id="2983">2983</th><td>			      <a class="local col6 ref" href="#466name" title='name' data-ref="466name" data-ref-filename="466name">name</a>, <a class="local col8 ref" href="#468level" title='level' data-ref="468level" data-ref-filename="468level">level</a>, <a class="local col7 ref" href="#467wm" title='wm' data-ref="467wm" data-ref-filename="467wm">wm</a>[<a class="local col8 ref" href="#468level" title='level' data-ref="468level" data-ref-filename="468level">level</a>],</td></tr>
<tr><th id="2984">2984</th><td>			      <a class="local col0 ref" href="#470latency" title='latency' data-ref="470latency" data-ref-filename="470latency">latency</a> / <var>10</var>, <a class="local col0 ref" href="#470latency" title='latency' data-ref="470latency" data-ref-filename="470latency">latency</a> % <var>10</var>);</td></tr>
<tr><th id="2985">2985</th><td>	}</td></tr>
<tr><th id="2986">2986</th><td>}</td></tr>
<tr><th id="2987">2987</th><td></td></tr>
<tr><th id="2988">2988</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="ilk_increase_wm_latency" title='ilk_increase_wm_latency' data-type='bool ilk_increase_wm_latency(struct drm_i915_private * dev_priv, u16 * wm, u16 min)' data-ref="ilk_increase_wm_latency" data-ref-filename="ilk_increase_wm_latency">ilk_increase_wm_latency</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="471dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="471dev_priv" data-ref-filename="471dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="2989">2989</th><td>				    <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col2 decl" id="472wm" title='wm' data-type='u16 *' data-ref="472wm" data-ref-filename="472wm">wm</dfn>[<var>5</var>], <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col3 decl" id="473min" title='min' data-type='u16' data-ref="473min" data-ref-filename="473min">min</dfn>)</td></tr>
<tr><th id="2990">2990</th><td>{</td></tr>
<tr><th id="2991">2991</th><td>	<em>int</em> <dfn class="local col4 decl" id="474level" title='level' data-type='int' data-ref="474level" data-ref-filename="474level">level</dfn>, <dfn class="local col5 decl" id="475max_level" title='max_level' data-type='int' data-ref="475max_level" data-ref-filename="475max_level">max_level</dfn> = <a class="ref fn" href="#ilk_wm_max_level" title='ilk_wm_max_level' data-ref="ilk_wm_max_level" data-ref-filename="ilk_wm_max_level">ilk_wm_max_level</a>(<a class="local col1 ref" href="#471dev_priv" title='dev_priv' data-ref="471dev_priv" data-ref-filename="471dev_priv">dev_priv</a>);</td></tr>
<tr><th id="2992">2992</th><td></td></tr>
<tr><th id="2993">2993</th><td>	<b>if</b> (<a class="local col2 ref" href="#472wm" title='wm' data-ref="472wm" data-ref-filename="472wm">wm</a>[<var>0</var>] &gt;= <a class="local col3 ref" href="#473min" title='min' data-ref="473min" data-ref-filename="473min">min</a>)</td></tr>
<tr><th id="2994">2994</th><td>		<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="2995">2995</th><td></td></tr>
<tr><th id="2996">2996</th><td>	<a class="local col2 ref" href="#472wm" title='wm' data-ref="472wm" data-ref-filename="472wm">wm</a>[<var>0</var>] = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(wm[0]) *)1 == (typeof(min) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(wm[0]) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(min) * 0l)) : (int *)8))))), ((wm[0]) &gt; (min) ? (wm[0]) : (min)), ({ typeof(wm[0]) __UNIQUE_ID___x351 = (wm[0]); typeof(min) __UNIQUE_ID___y352 = (min); ((__UNIQUE_ID___x351) &gt; (__UNIQUE_ID___y352) ? (__UNIQUE_ID___x351) : (__UNIQUE_ID___y352)); }))" data-ref="_M/max">max</a>(<a class="local col2 ref" href="#472wm" title='wm' data-ref="472wm" data-ref-filename="472wm">wm</a>[<var>0</var>], <a class="local col3 ref" href="#473min" title='min' data-ref="473min" data-ref-filename="473min">min</a>);</td></tr>
<tr><th id="2997">2997</th><td>	<b>for</b> (<a class="local col4 ref" href="#474level" title='level' data-ref="474level" data-ref-filename="474level">level</a> = <var>1</var>; <a class="local col4 ref" href="#474level" title='level' data-ref="474level" data-ref-filename="474level">level</a> &lt;= <a class="local col5 ref" href="#475max_level" title='max_level' data-ref="475max_level" data-ref-filename="475max_level">max_level</a>; <a class="local col4 ref" href="#474level" title='level' data-ref="474level" data-ref-filename="474level">level</a>++)</td></tr>
<tr><th id="2998">2998</th><td>		<a class="local col2 ref" href="#472wm" title='wm' data-ref="472wm" data-ref-filename="472wm">wm</a>[<a class="local col4 ref" href="#474level" title='level' data-ref="474level" data-ref-filename="474level">level</a>] = <a class="macro" href="../../../../include/linux/kernel.h.html#921" title="__builtin_choose_expr(((!!(sizeof((typeof((u16)(wm[level])) *)1 == (typeof((u16)((((min) + (5) - 1) / (5)))) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((u16)(wm[level])) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((u16)((((min) + (5) - 1) / (5)))) * 0l)) : (int *)8))))), (((u16)(wm[level])) &gt; ((u16)((((min) + (5) - 1) / (5)))) ? ((u16)(wm[level])) : ((u16)((((min) + (5) - 1) / (5))))), ({ typeof((u16)(wm[level])) __UNIQUE_ID___x355 = ((u16)(wm[level])); typeof((u16)((((min) + (5) - 1) / (5)))) __UNIQUE_ID___y356 = ((u16)((((min) + (5) - 1) / (5)))); ((__UNIQUE_ID___x355) &gt; (__UNIQUE_ID___y356) ? (__UNIQUE_ID___x355) : (__UNIQUE_ID___y356)); }))" data-ref="_M/max_t">max_t</a>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>, <a class="local col2 ref" href="#472wm" title='wm' data-ref="472wm" data-ref-filename="472wm">wm</a>[<a class="local col4 ref" href="#474level" title='level' data-ref="474level" data-ref-filename="474level">level</a>], <a class="macro" href="../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col3 ref" href="#473min" title='min' data-ref="473min" data-ref-filename="473min">min</a>, <var>5</var>));</td></tr>
<tr><th id="2999">2999</th><td></td></tr>
<tr><th id="3000">3000</th><td>	<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="3001">3001</th><td>}</td></tr>
<tr><th id="3002">3002</th><td></td></tr>
<tr><th id="3003">3003</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="snb_wm_latency_quirk" title='snb_wm_latency_quirk' data-type='void snb_wm_latency_quirk(struct drm_i915_private * dev_priv)' data-ref="snb_wm_latency_quirk" data-ref-filename="snb_wm_latency_quirk">snb_wm_latency_quirk</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="476dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="476dev_priv" data-ref-filename="476dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="3004">3004</th><td>{</td></tr>
<tr><th id="3005">3005</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col7 decl" id="477changed" title='changed' data-type='bool' data-ref="477changed" data-ref-filename="477changed">changed</dfn>;</td></tr>
<tr><th id="3006">3006</th><td></td></tr>
<tr><th id="3007">3007</th><td>	<i>/*</i></td></tr>
<tr><th id="3008">3008</th><td><i>	 * The BIOS provided WM memory latency values are often</i></td></tr>
<tr><th id="3009">3009</th><td><i>	 * inadequate for high resolution displays. Adjust them.</i></td></tr>
<tr><th id="3010">3010</th><td><i>	 */</i></td></tr>
<tr><th id="3011">3011</th><td>	<a class="local col7 ref" href="#477changed" title='changed' data-ref="477changed" data-ref-filename="477changed">changed</a> = <a class="tu ref fn" href="#ilk_increase_wm_latency" title='ilk_increase_wm_latency' data-use='c' data-ref="ilk_increase_wm_latency" data-ref-filename="ilk_increase_wm_latency">ilk_increase_wm_latency</a>(<a class="local col6 ref" href="#476dev_priv" title='dev_priv' data-ref="476dev_priv" data-ref-filename="476dev_priv">dev_priv</a>, <a class="local col6 ref" href="#476dev_priv" title='dev_priv' data-ref="476dev_priv" data-ref-filename="476dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>, <var>12</var>) |</td></tr>
<tr><th id="3012">3012</th><td>		<a class="tu ref fn" href="#ilk_increase_wm_latency" title='ilk_increase_wm_latency' data-use='c' data-ref="ilk_increase_wm_latency" data-ref-filename="ilk_increase_wm_latency">ilk_increase_wm_latency</a>(<a class="local col6 ref" href="#476dev_priv" title='dev_priv' data-ref="476dev_priv" data-ref-filename="476dev_priv">dev_priv</a>, <a class="local col6 ref" href="#476dev_priv" title='dev_priv' data-ref="476dev_priv" data-ref-filename="476dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::spr_latency" title='drm_i915_private::(anonymous struct)::spr_latency' data-ref="drm_i915_private::(anonymous)::spr_latency" data-ref-filename="drm_i915_private..(anonymous)..spr_latency">spr_latency</a>, <var>12</var>) |</td></tr>
<tr><th id="3013">3013</th><td>		<a class="tu ref fn" href="#ilk_increase_wm_latency" title='ilk_increase_wm_latency' data-use='c' data-ref="ilk_increase_wm_latency" data-ref-filename="ilk_increase_wm_latency">ilk_increase_wm_latency</a>(<a class="local col6 ref" href="#476dev_priv" title='dev_priv' data-ref="476dev_priv" data-ref-filename="476dev_priv">dev_priv</a>, <a class="local col6 ref" href="#476dev_priv" title='dev_priv' data-ref="476dev_priv" data-ref-filename="476dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::cur_latency" title='drm_i915_private::(anonymous struct)::cur_latency' data-ref="drm_i915_private::(anonymous)::cur_latency" data-ref-filename="drm_i915_private..(anonymous)..cur_latency">cur_latency</a>, <var>12</var>);</td></tr>
<tr><th id="3014">3014</th><td></td></tr>
<tr><th id="3015">3015</th><td>	<b>if</b> (!<a class="local col7 ref" href="#477changed" title='changed' data-ref="477changed" data-ref-filename="477changed">changed</a>)</td></tr>
<tr><th id="3016">3016</th><td>		<b>return</b>;</td></tr>
<tr><th id="3017">3017</th><td></td></tr>
<tr><th id="3018">3018</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;WM latency values increased to avoid potential underruns\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"WM latency values increased to avoid potential underruns\n"</q>);</td></tr>
<tr><th id="3019">3019</th><td>	<a class="tu ref fn" href="#intel_print_wm_latency" title='intel_print_wm_latency' data-use='c' data-ref="intel_print_wm_latency" data-ref-filename="intel_print_wm_latency">intel_print_wm_latency</a>(<a class="local col6 ref" href="#476dev_priv" title='dev_priv' data-ref="476dev_priv" data-ref-filename="476dev_priv">dev_priv</a>, <q>"Primary"</q>, <a class="local col6 ref" href="#476dev_priv" title='dev_priv' data-ref="476dev_priv" data-ref-filename="476dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>);</td></tr>
<tr><th id="3020">3020</th><td>	<a class="tu ref fn" href="#intel_print_wm_latency" title='intel_print_wm_latency' data-use='c' data-ref="intel_print_wm_latency" data-ref-filename="intel_print_wm_latency">intel_print_wm_latency</a>(<a class="local col6 ref" href="#476dev_priv" title='dev_priv' data-ref="476dev_priv" data-ref-filename="476dev_priv">dev_priv</a>, <q>"Sprite"</q>, <a class="local col6 ref" href="#476dev_priv" title='dev_priv' data-ref="476dev_priv" data-ref-filename="476dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::spr_latency" title='drm_i915_private::(anonymous struct)::spr_latency' data-ref="drm_i915_private::(anonymous)::spr_latency" data-ref-filename="drm_i915_private..(anonymous)..spr_latency">spr_latency</a>);</td></tr>
<tr><th id="3021">3021</th><td>	<a class="tu ref fn" href="#intel_print_wm_latency" title='intel_print_wm_latency' data-use='c' data-ref="intel_print_wm_latency" data-ref-filename="intel_print_wm_latency">intel_print_wm_latency</a>(<a class="local col6 ref" href="#476dev_priv" title='dev_priv' data-ref="476dev_priv" data-ref-filename="476dev_priv">dev_priv</a>, <q>"Cursor"</q>, <a class="local col6 ref" href="#476dev_priv" title='dev_priv' data-ref="476dev_priv" data-ref-filename="476dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::cur_latency" title='drm_i915_private::(anonymous struct)::cur_latency' data-ref="drm_i915_private::(anonymous)::cur_latency" data-ref-filename="drm_i915_private..(anonymous)..cur_latency">cur_latency</a>);</td></tr>
<tr><th id="3022">3022</th><td>}</td></tr>
<tr><th id="3023">3023</th><td></td></tr>
<tr><th id="3024">3024</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="snb_wm_lp3_irq_quirk" title='snb_wm_lp3_irq_quirk' data-type='void snb_wm_lp3_irq_quirk(struct drm_i915_private * dev_priv)' data-ref="snb_wm_lp3_irq_quirk" data-ref-filename="snb_wm_lp3_irq_quirk">snb_wm_lp3_irq_quirk</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="478dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="478dev_priv" data-ref-filename="478dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="3025">3025</th><td>{</td></tr>
<tr><th id="3026">3026</th><td>	<i>/*</i></td></tr>
<tr><th id="3027">3027</th><td><i>	 * On some SNB machines (Thinkpad X220 Tablet at least)</i></td></tr>
<tr><th id="3028">3028</th><td><i>	 * LP3 usage can cause vblank interrupts to be lost.</i></td></tr>
<tr><th id="3029">3029</th><td><i>	 * The DEIIR bit will go high but it looks like the CPU</i></td></tr>
<tr><th id="3030">3030</th><td><i>	 * never gets interrupted.</i></td></tr>
<tr><th id="3031">3031</th><td><i>	 *</i></td></tr>
<tr><th id="3032">3032</th><td><i>	 * It's not clear whether other interrupt source could</i></td></tr>
<tr><th id="3033">3033</th><td><i>	 * be affected or if this is somehow limited to vblank</i></td></tr>
<tr><th id="3034">3034</th><td><i>	 * interrupts only. To play it safe we disable LP3</i></td></tr>
<tr><th id="3035">3035</th><td><i>	 * watermarks entirely.</i></td></tr>
<tr><th id="3036">3036</th><td><i>	 */</i></td></tr>
<tr><th id="3037">3037</th><td>	<b>if</b> (<a class="local col8 ref" href="#478dev_priv" title='dev_priv' data-ref="478dev_priv" data-ref-filename="478dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>[<var>3</var>] == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="3038">3038</th><td>	    <a class="local col8 ref" href="#478dev_priv" title='dev_priv' data-ref="478dev_priv" data-ref-filename="478dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::spr_latency" title='drm_i915_private::(anonymous struct)::spr_latency' data-ref="drm_i915_private::(anonymous)::spr_latency" data-ref-filename="drm_i915_private..(anonymous)..spr_latency">spr_latency</a>[<var>3</var>] == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="3039">3039</th><td>	    <a class="local col8 ref" href="#478dev_priv" title='dev_priv' data-ref="478dev_priv" data-ref-filename="478dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::cur_latency" title='drm_i915_private::(anonymous struct)::cur_latency' data-ref="drm_i915_private::(anonymous)::cur_latency" data-ref-filename="drm_i915_private..(anonymous)..cur_latency">cur_latency</a>[<var>3</var>] == <var>0</var>)</td></tr>
<tr><th id="3040">3040</th><td>		<b>return</b>;</td></tr>
<tr><th id="3041">3041</th><td></td></tr>
<tr><th id="3042">3042</th><td>	<a class="local col8 ref" href="#478dev_priv" title='dev_priv' data-ref="478dev_priv" data-ref-filename="478dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>[<var>3</var>] = <var>0</var>;</td></tr>
<tr><th id="3043">3043</th><td>	<a class="local col8 ref" href="#478dev_priv" title='dev_priv' data-ref="478dev_priv" data-ref-filename="478dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::spr_latency" title='drm_i915_private::(anonymous struct)::spr_latency' data-ref="drm_i915_private::(anonymous)::spr_latency" data-ref-filename="drm_i915_private..(anonymous)..spr_latency">spr_latency</a>[<var>3</var>] = <var>0</var>;</td></tr>
<tr><th id="3044">3044</th><td>	<a class="local col8 ref" href="#478dev_priv" title='dev_priv' data-ref="478dev_priv" data-ref-filename="478dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::cur_latency" title='drm_i915_private::(anonymous struct)::cur_latency' data-ref="drm_i915_private::(anonymous)::cur_latency" data-ref-filename="drm_i915_private..(anonymous)..cur_latency">cur_latency</a>[<var>3</var>] = <var>0</var>;</td></tr>
<tr><th id="3045">3045</th><td></td></tr>
<tr><th id="3046">3046</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;LP3 watermarks disabled due to potential for lost interrupts\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"LP3 watermarks disabled due to potential for lost interrupts\n"</q>);</td></tr>
<tr><th id="3047">3047</th><td>	<a class="tu ref fn" href="#intel_print_wm_latency" title='intel_print_wm_latency' data-use='c' data-ref="intel_print_wm_latency" data-ref-filename="intel_print_wm_latency">intel_print_wm_latency</a>(<a class="local col8 ref" href="#478dev_priv" title='dev_priv' data-ref="478dev_priv" data-ref-filename="478dev_priv">dev_priv</a>, <q>"Primary"</q>, <a class="local col8 ref" href="#478dev_priv" title='dev_priv' data-ref="478dev_priv" data-ref-filename="478dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>);</td></tr>
<tr><th id="3048">3048</th><td>	<a class="tu ref fn" href="#intel_print_wm_latency" title='intel_print_wm_latency' data-use='c' data-ref="intel_print_wm_latency" data-ref-filename="intel_print_wm_latency">intel_print_wm_latency</a>(<a class="local col8 ref" href="#478dev_priv" title='dev_priv' data-ref="478dev_priv" data-ref-filename="478dev_priv">dev_priv</a>, <q>"Sprite"</q>, <a class="local col8 ref" href="#478dev_priv" title='dev_priv' data-ref="478dev_priv" data-ref-filename="478dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::spr_latency" title='drm_i915_private::(anonymous struct)::spr_latency' data-ref="drm_i915_private::(anonymous)::spr_latency" data-ref-filename="drm_i915_private..(anonymous)..spr_latency">spr_latency</a>);</td></tr>
<tr><th id="3049">3049</th><td>	<a class="tu ref fn" href="#intel_print_wm_latency" title='intel_print_wm_latency' data-use='c' data-ref="intel_print_wm_latency" data-ref-filename="intel_print_wm_latency">intel_print_wm_latency</a>(<a class="local col8 ref" href="#478dev_priv" title='dev_priv' data-ref="478dev_priv" data-ref-filename="478dev_priv">dev_priv</a>, <q>"Cursor"</q>, <a class="local col8 ref" href="#478dev_priv" title='dev_priv' data-ref="478dev_priv" data-ref-filename="478dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::cur_latency" title='drm_i915_private::(anonymous struct)::cur_latency' data-ref="drm_i915_private::(anonymous)::cur_latency" data-ref-filename="drm_i915_private..(anonymous)..cur_latency">cur_latency</a>);</td></tr>
<tr><th id="3050">3050</th><td>}</td></tr>
<tr><th id="3051">3051</th><td></td></tr>
<tr><th id="3052">3052</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ilk_setup_wm_latency" title='ilk_setup_wm_latency' data-type='void ilk_setup_wm_latency(struct drm_i915_private * dev_priv)' data-ref="ilk_setup_wm_latency" data-ref-filename="ilk_setup_wm_latency">ilk_setup_wm_latency</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="479dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="3053">3053</th><td>{</td></tr>
<tr><th id="3054">3054</th><td>	<a class="tu ref fn" href="#intel_read_wm_latency" title='intel_read_wm_latency' data-use='c' data-ref="intel_read_wm_latency" data-ref-filename="intel_read_wm_latency">intel_read_wm_latency</a>(<a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>, <a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>);</td></tr>
<tr><th id="3055">3055</th><td></td></tr>
<tr><th id="3056">3056</th><td>	<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memcpy" title='memcpy' data-ref="memcpy" data-ref-filename="memcpy">memcpy</a>(<a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::spr_latency" title='drm_i915_private::(anonymous struct)::spr_latency' data-ref="drm_i915_private::(anonymous)::spr_latency" data-ref-filename="drm_i915_private..(anonymous)..spr_latency">spr_latency</a>, <a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>,</td></tr>
<tr><th id="3057">3057</th><td>	       <b>sizeof</b>(<a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>));</td></tr>
<tr><th id="3058">3058</th><td>	<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memcpy" title='memcpy' data-ref="memcpy" data-ref-filename="memcpy">memcpy</a>(<a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::cur_latency" title='drm_i915_private::(anonymous struct)::cur_latency' data-ref="drm_i915_private::(anonymous)::cur_latency" data-ref-filename="drm_i915_private..(anonymous)..cur_latency">cur_latency</a>, <a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>,</td></tr>
<tr><th id="3059">3059</th><td>	       <b>sizeof</b>(<a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>));</td></tr>
<tr><th id="3060">3060</th><td></td></tr>
<tr><th id="3061">3061</th><td>	<a class="tu ref fn" href="#intel_fixup_spr_wm_latency" title='intel_fixup_spr_wm_latency' data-use='c' data-ref="intel_fixup_spr_wm_latency" data-ref-filename="intel_fixup_spr_wm_latency">intel_fixup_spr_wm_latency</a>(<a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>, <a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::spr_latency" title='drm_i915_private::(anonymous struct)::spr_latency' data-ref="drm_i915_private::(anonymous)::spr_latency" data-ref-filename="drm_i915_private..(anonymous)..spr_latency">spr_latency</a>);</td></tr>
<tr><th id="3062">3062</th><td>	<a class="tu ref fn" href="#intel_fixup_cur_wm_latency" title='intel_fixup_cur_wm_latency' data-use='c' data-ref="intel_fixup_cur_wm_latency" data-ref-filename="intel_fixup_cur_wm_latency">intel_fixup_cur_wm_latency</a>(<a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>, <a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::cur_latency" title='drm_i915_private::(anonymous struct)::cur_latency' data-ref="drm_i915_private::(anonymous)::cur_latency" data-ref-filename="drm_i915_private..(anonymous)..cur_latency">cur_latency</a>);</td></tr>
<tr><th id="3063">3063</th><td></td></tr>
<tr><th id="3064">3064</th><td>	<a class="tu ref fn" href="#intel_print_wm_latency" title='intel_print_wm_latency' data-use='c' data-ref="intel_print_wm_latency" data-ref-filename="intel_print_wm_latency">intel_print_wm_latency</a>(<a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>, <q>"Primary"</q>, <a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>);</td></tr>
<tr><th id="3065">3065</th><td>	<a class="tu ref fn" href="#intel_print_wm_latency" title='intel_print_wm_latency' data-use='c' data-ref="intel_print_wm_latency" data-ref-filename="intel_print_wm_latency">intel_print_wm_latency</a>(<a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>, <q>"Sprite"</q>, <a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::spr_latency" title='drm_i915_private::(anonymous struct)::spr_latency' data-ref="drm_i915_private::(anonymous)::spr_latency" data-ref-filename="drm_i915_private..(anonymous)..spr_latency">spr_latency</a>);</td></tr>
<tr><th id="3066">3066</th><td>	<a class="tu ref fn" href="#intel_print_wm_latency" title='intel_print_wm_latency' data-use='c' data-ref="intel_print_wm_latency" data-ref-filename="intel_print_wm_latency">intel_print_wm_latency</a>(<a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>, <q>"Cursor"</q>, <a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::cur_latency" title='drm_i915_private::(anonymous struct)::cur_latency' data-ref="drm_i915_private::(anonymous)::cur_latency" data-ref-filename="drm_i915_private..(anonymous)..cur_latency">cur_latency</a>);</td></tr>
<tr><th id="3067">3067</th><td></td></tr>
<tr><th id="3068">3068</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(6))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (6))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>, <var>6</var>)) {</td></tr>
<tr><th id="3069">3069</th><td>		<a class="tu ref fn" href="#snb_wm_latency_quirk" title='snb_wm_latency_quirk' data-use='c' data-ref="snb_wm_latency_quirk" data-ref-filename="snb_wm_latency_quirk">snb_wm_latency_quirk</a>(<a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>);</td></tr>
<tr><th id="3070">3070</th><td>		<a class="tu ref fn" href="#snb_wm_lp3_irq_quirk" title='snb_wm_lp3_irq_quirk' data-use='c' data-ref="snb_wm_lp3_irq_quirk" data-ref-filename="snb_wm_lp3_irq_quirk">snb_wm_lp3_irq_quirk</a>(<a class="local col9 ref" href="#479dev_priv" title='dev_priv' data-ref="479dev_priv" data-ref-filename="479dev_priv">dev_priv</a>);</td></tr>
<tr><th id="3071">3071</th><td>	}</td></tr>
<tr><th id="3072">3072</th><td>}</td></tr>
<tr><th id="3073">3073</th><td></td></tr>
<tr><th id="3074">3074</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="skl_setup_wm_latency" title='skl_setup_wm_latency' data-type='void skl_setup_wm_latency(struct drm_i915_private * dev_priv)' data-ref="skl_setup_wm_latency" data-ref-filename="skl_setup_wm_latency">skl_setup_wm_latency</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="480dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="480dev_priv" data-ref-filename="480dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="3075">3075</th><td>{</td></tr>
<tr><th id="3076">3076</th><td>	<a class="tu ref fn" href="#intel_read_wm_latency" title='intel_read_wm_latency' data-use='c' data-ref="intel_read_wm_latency" data-ref-filename="intel_read_wm_latency">intel_read_wm_latency</a>(<a class="local col0 ref" href="#480dev_priv" title='dev_priv' data-ref="480dev_priv" data-ref-filename="480dev_priv">dev_priv</a>, <a class="local col0 ref" href="#480dev_priv" title='dev_priv' data-ref="480dev_priv" data-ref-filename="480dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::skl_latency" title='drm_i915_private::(anonymous struct)::skl_latency' data-ref="drm_i915_private::(anonymous)::skl_latency" data-ref-filename="drm_i915_private..(anonymous)..skl_latency">skl_latency</a>);</td></tr>
<tr><th id="3077">3077</th><td>	<a class="tu ref fn" href="#intel_print_wm_latency" title='intel_print_wm_latency' data-use='c' data-ref="intel_print_wm_latency" data-ref-filename="intel_print_wm_latency">intel_print_wm_latency</a>(<a class="local col0 ref" href="#480dev_priv" title='dev_priv' data-ref="480dev_priv" data-ref-filename="480dev_priv">dev_priv</a>, <q>"Gen9 Plane"</q>, <a class="local col0 ref" href="#480dev_priv" title='dev_priv' data-ref="480dev_priv" data-ref-filename="480dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::skl_latency" title='drm_i915_private::(anonymous struct)::skl_latency' data-ref="drm_i915_private::(anonymous)::skl_latency" data-ref-filename="drm_i915_private..(anonymous)..skl_latency">skl_latency</a>);</td></tr>
<tr><th id="3078">3078</th><td>}</td></tr>
<tr><th id="3079">3079</th><td></td></tr>
<tr><th id="3080">3080</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="ilk_validate_pipe_wm" title='ilk_validate_pipe_wm' data-type='bool ilk_validate_pipe_wm(const struct drm_i915_private * dev_priv, struct intel_pipe_wm * pipe_wm)' data-ref="ilk_validate_pipe_wm" data-ref-filename="ilk_validate_pipe_wm">ilk_validate_pipe_wm</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="481dev_priv" title='dev_priv' data-type='const struct drm_i915_private *' data-ref="481dev_priv" data-ref-filename="481dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="3081">3081</th><td>				 <b>struct</b> <a class="type" href="intel_drv.h.html#intel_pipe_wm" title='intel_pipe_wm' data-ref="intel_pipe_wm" data-ref-filename="intel_pipe_wm">intel_pipe_wm</a> *<dfn class="local col2 decl" id="482pipe_wm" title='pipe_wm' data-type='struct intel_pipe_wm *' data-ref="482pipe_wm" data-ref-filename="482pipe_wm">pipe_wm</dfn>)</td></tr>
<tr><th id="3082">3082</th><td>{</td></tr>
<tr><th id="3083">3083</th><td>	<i>/* LP0 watermark maximums depend on this pipe alone */</i></td></tr>
<tr><th id="3084">3084</th><td>	<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#intel_wm_config" title='intel_wm_config' data-ref="intel_wm_config" data-ref-filename="intel_wm_config">intel_wm_config</a> <dfn class="local col3 decl" id="483config" title='config' data-type='const struct intel_wm_config' data-ref="483config" data-ref-filename="483config">config</dfn> = {</td></tr>
<tr><th id="3085">3085</th><td>		.<a class="ref field" href="i915_drv.h.html#intel_wm_config::num_pipes_active" title='intel_wm_config::num_pipes_active' data-ref="intel_wm_config::num_pipes_active" data-ref-filename="intel_wm_config..num_pipes_active">num_pipes_active</a> = <var>1</var>,</td></tr>
<tr><th id="3086">3086</th><td>		.<a class="ref field" href="i915_drv.h.html#intel_wm_config::sprites_enabled" title='intel_wm_config::sprites_enabled' data-ref="intel_wm_config::sprites_enabled" data-ref-filename="intel_wm_config..sprites_enabled">sprites_enabled</a> = <a class="local col2 ref" href="#482pipe_wm" title='pipe_wm' data-ref="482pipe_wm" data-ref-filename="482pipe_wm">pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::sprites_enabled" title='intel_pipe_wm::sprites_enabled' data-ref="intel_pipe_wm::sprites_enabled" data-ref-filename="intel_pipe_wm..sprites_enabled">sprites_enabled</a>,</td></tr>
<tr><th id="3087">3087</th><td>		.<a class="ref field" href="i915_drv.h.html#intel_wm_config::sprites_scaled" title='intel_wm_config::sprites_scaled' data-ref="intel_wm_config::sprites_scaled" data-ref-filename="intel_wm_config..sprites_scaled">sprites_scaled</a> = <a class="local col2 ref" href="#482pipe_wm" title='pipe_wm' data-ref="482pipe_wm" data-ref-filename="482pipe_wm">pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::sprites_scaled" title='intel_pipe_wm::sprites_scaled' data-ref="intel_pipe_wm::sprites_scaled" data-ref-filename="intel_pipe_wm..sprites_scaled">sprites_scaled</a>,</td></tr>
<tr><th id="3088">3088</th><td>	};</td></tr>
<tr><th id="3089">3089</th><td>	<b>struct</b> <a class="type" href="#ilk_wm_maximums" title='ilk_wm_maximums' data-ref="ilk_wm_maximums" data-ref-filename="ilk_wm_maximums">ilk_wm_maximums</a> <dfn class="local col4 decl" id="484max" title='max' data-type='struct ilk_wm_maximums' data-ref="484max" data-ref-filename="484max">max</dfn>;</td></tr>
<tr><th id="3090">3090</th><td></td></tr>
<tr><th id="3091">3091</th><td>	<i>/* LP0 watermarks always use 1/2 DDB partitioning */</i></td></tr>
<tr><th id="3092">3092</th><td>	<a class="tu ref fn" href="#ilk_compute_wm_maximums" title='ilk_compute_wm_maximums' data-use='c' data-ref="ilk_compute_wm_maximums" data-ref-filename="ilk_compute_wm_maximums">ilk_compute_wm_maximums</a>(<a class="local col1 ref" href="#481dev_priv" title='dev_priv' data-ref="481dev_priv" data-ref-filename="481dev_priv">dev_priv</a>, <var>0</var>, &amp;<a class="local col3 ref" href="#483config" title='config' data-ref="483config" data-ref-filename="483config">config</a>, <a class="enum" href="i915_drv.h.html#INTEL_DDB_PART_1_2" title='INTEL_DDB_PART_1_2' data-ref="INTEL_DDB_PART_1_2" data-ref-filename="INTEL_DDB_PART_1_2">INTEL_DDB_PART_1_2</a>, &amp;<a class="local col4 ref" href="#484max" title='max' data-ref="484max" data-ref-filename="484max">max</a>);</td></tr>
<tr><th id="3093">3093</th><td></td></tr>
<tr><th id="3094">3094</th><td>	<i>/* At least LP0 must be valid */</i></td></tr>
<tr><th id="3095">3095</th><td>	<b>if</b> (!<a class="tu ref fn" href="#ilk_validate_wm_level" title='ilk_validate_wm_level' data-use='c' data-ref="ilk_validate_wm_level" data-ref-filename="ilk_validate_wm_level">ilk_validate_wm_level</a>(<var>0</var>, &amp;<a class="local col4 ref" href="#484max" title='max' data-ref="484max" data-ref-filename="484max">max</a>, &amp;<a class="local col2 ref" href="#482pipe_wm" title='pipe_wm' data-ref="482pipe_wm" data-ref-filename="482pipe_wm">pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>[<var>0</var>])) {</td></tr>
<tr><th id="3096">3096</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;LP0 watermark invalid\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"LP0 watermark invalid\n"</q>);</td></tr>
<tr><th id="3097">3097</th><td>		<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="3098">3098</th><td>	}</td></tr>
<tr><th id="3099">3099</th><td></td></tr>
<tr><th id="3100">3100</th><td>	<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="3101">3101</th><td>}</td></tr>
<tr><th id="3102">3102</th><td></td></tr>
<tr><th id="3103">3103</th><td><i  data-doc="ilk_compute_pipe_wm">/* Compute new watermarks for the pipe */</i></td></tr>
<tr><th id="3104">3104</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="ilk_compute_pipe_wm" title='ilk_compute_pipe_wm' data-type='int ilk_compute_pipe_wm(struct intel_crtc_state * cstate)' data-ref="ilk_compute_pipe_wm" data-ref-filename="ilk_compute_pipe_wm">ilk_compute_pipe_wm</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col5 decl" id="485cstate" title='cstate' data-type='struct intel_crtc_state *' data-ref="485cstate" data-ref-filename="485cstate">cstate</dfn>)</td></tr>
<tr><th id="3105">3105</th><td>{</td></tr>
<tr><th id="3106">3106</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_state" title='drm_atomic_state' data-ref="drm_atomic_state" data-ref-filename="drm_atomic_state">drm_atomic_state</a> *<dfn class="local col6 decl" id="486state" title='state' data-type='struct drm_atomic_state *' data-ref="486state" data-ref-filename="486state">state</dfn> = <a class="local col5 ref" href="#485cstate" title='cstate' data-ref="485cstate" data-ref-filename="485cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::state" title='drm_crtc_state::state' data-ref="drm_crtc_state::state" data-ref-filename="drm_crtc_state..state">state</a>;</td></tr>
<tr><th id="3107">3107</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col7 decl" id="487intel_crtc" title='intel_crtc' data-type='struct intel_crtc *' data-ref="487intel_crtc" data-ref-filename="487intel_crtc">intel_crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(cstate-&gt;base.crtc); do { extern void __compiletime_assert_3107(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(cstate-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(cstate-&gt;base.crtc)), typeof(void))))) __compiletime_assert_3107(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col5 ref" href="#485cstate" title='cstate' data-ref="485cstate" data-ref-filename="485cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="3108">3108</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_pipe_wm" title='intel_pipe_wm' data-ref="intel_pipe_wm" data-ref-filename="intel_pipe_wm">intel_pipe_wm</a> *<dfn class="local col8 decl" id="488pipe_wm" title='pipe_wm' data-type='struct intel_pipe_wm *' data-ref="488pipe_wm" data-ref-filename="488pipe_wm">pipe_wm</dfn>;</td></tr>
<tr><th id="3109">3109</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_device.h.html#drm_device" title='drm_device' data-ref="drm_device" data-ref-filename="drm_device">drm_device</a> *<dfn class="local col9 decl" id="489dev" title='dev' data-type='struct drm_device *' data-ref="489dev" data-ref-filename="489dev">dev</dfn> = <a class="local col6 ref" href="#486state" title='state' data-ref="486state" data-ref-filename="486state">state</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_state::dev" title='drm_atomic_state::dev' data-ref="drm_atomic_state::dev" data-ref-filename="drm_atomic_state..dev">dev</a>;</td></tr>
<tr><th id="3110">3110</th><td>	<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="490dev_priv" title='dev_priv' data-type='const struct drm_i915_private *' data-ref="490dev_priv" data-ref-filename="490dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col9 ref" href="#489dev" title='dev' data-ref="489dev" data-ref-filename="489dev">dev</a>);</td></tr>
<tr><th id="3111">3111</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_plane.h.html#drm_plane" title='drm_plane' data-ref="drm_plane" data-ref-filename="drm_plane">drm_plane</a> *<dfn class="local col1 decl" id="491plane" title='plane' data-type='struct drm_plane *' data-ref="491plane" data-ref-filename="491plane">plane</dfn>;</td></tr>
<tr><th id="3112">3112</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_plane.h.html#drm_plane_state" title='drm_plane_state' data-ref="drm_plane_state" data-ref-filename="drm_plane_state">drm_plane_state</a> *<dfn class="local col2 decl" id="492plane_state" title='plane_state' data-type='const struct drm_plane_state *' data-ref="492plane_state" data-ref-filename="492plane_state">plane_state</dfn>;</td></tr>
<tr><th id="3113">3113</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col3 decl" id="493pristate" title='pristate' data-type='const struct intel_plane_state *' data-ref="493pristate" data-ref-filename="493pristate">pristate</dfn> = <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>;</td></tr>
<tr><th id="3114">3114</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col4 decl" id="494sprstate" title='sprstate' data-type='const struct intel_plane_state *' data-ref="494sprstate" data-ref-filename="494sprstate">sprstate</dfn> = <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>;</td></tr>
<tr><th id="3115">3115</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col5 decl" id="495curstate" title='curstate' data-type='const struct intel_plane_state *' data-ref="495curstate" data-ref-filename="495curstate">curstate</dfn> = <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>;</td></tr>
<tr><th id="3116">3116</th><td>	<em>int</em> <dfn class="local col6 decl" id="496level" title='level' data-type='int' data-ref="496level" data-ref-filename="496level">level</dfn>, <dfn class="local col7 decl" id="497max_level" title='max_level' data-type='int' data-ref="497max_level" data-ref-filename="497max_level">max_level</dfn> = <a class="ref fn" href="#ilk_wm_max_level" title='ilk_wm_max_level' data-ref="ilk_wm_max_level" data-ref-filename="ilk_wm_max_level">ilk_wm_max_level</a>(<a class="local col0 ref" href="#490dev_priv" title='dev_priv' data-ref="490dev_priv" data-ref-filename="490dev_priv">dev_priv</a>), <dfn class="local col8 decl" id="498usable_level" title='usable_level' data-type='int' data-ref="498usable_level" data-ref-filename="498usable_level">usable_level</dfn>;</td></tr>
<tr><th id="3117">3117</th><td>	<b>struct</b> <a class="type" href="#ilk_wm_maximums" title='ilk_wm_maximums' data-ref="ilk_wm_maximums" data-ref-filename="ilk_wm_maximums">ilk_wm_maximums</a> <dfn class="local col9 decl" id="499max" title='max' data-type='struct ilk_wm_maximums' data-ref="499max" data-ref-filename="499max">max</dfn>;</td></tr>
<tr><th id="3118">3118</th><td></td></tr>
<tr><th id="3119">3119</th><td>	<a class="local col8 ref" href="#488pipe_wm" title='pipe_wm' data-ref="488pipe_wm" data-ref-filename="488pipe_wm">pipe_wm</a> = &amp;<a class="local col5 ref" href="#485cstate" title='cstate' data-ref="485cstate" data-ref-filename="485cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::ilk" title='intel_crtc_wm_state::(anonymous union)::ilk' data-ref="intel_crtc_wm_state::(anonymous)::ilk" data-ref-filename="intel_crtc_wm_state..(anonymous)..ilk">ilk</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="3120">3120</th><td></td></tr>
<tr><th id="3121">3121</th><td>	<a class="macro" href="../../../../include/drm/drm_atomic_helper.h.html#194" title="for ((plane) = ({ void *__mptr = (void *)((&amp;((&amp;cstate-&gt;base)-&gt;state-&gt;dev)-&gt;mode_config.plane_list)-&gt;next); do { extern void __compiletime_assert_3121(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;((&amp;cstate-&gt;base)-&gt;state-&gt;dev)-&gt;mode_config.plane_list)-&gt;next)), typeof(((typeof(*(plane)) *)0)-&gt;head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;((&amp;cstate-&gt;base)-&gt;state-&gt;dev)-&gt;mode_config.plane_list)-&gt;next)), typeof(void))))) __compiletime_assert_3121(); } while (0); ((typeof(*(plane)) *)(__mptr - __builtin_offsetof(typeof(*(plane)), head))); }); &amp;(plane)-&gt;head != (&amp;((&amp;cstate-&gt;base)-&gt;state-&gt;dev)-&gt;mode_config.plane_list); (plane) = ({ void *__mptr = (void *)(((plane))-&gt;head.next); do { extern void __compiletime_assert_3121(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(((plane))-&gt;head.next)), typeof(((typeof(*((plane))) *)0)-&gt;head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(((plane))-&gt;head.next)), typeof(void))))) __compiletime_assert_3121(); } while (0); ((typeof(*((plane))) *)(__mptr - __builtin_offsetof(typeof(*((plane))), head))); })) if (!(((&amp;cstate-&gt;base)-&gt;plane_mask) &amp; drm_plane_mask(plane))) {} else if (!((plane_state = __drm_atomic_get_current_plane_state((&amp;cstate-&gt;base)-&gt;state, plane)))) {} else" data-ref="_M/drm_atomic_crtc_state_for_each_plane_state">drm_atomic_crtc_state_for_each_plane_state</a>(<a class="local col1 ref" href="#491plane" title='plane' data-ref="491plane" data-ref-filename="491plane">plane</a>, <a class="local col2 ref" href="#492plane_state" title='plane_state' data-ref="492plane_state" data-ref-filename="492plane_state">plane_state</a>, &amp;<a class="local col5 ref" href="#485cstate" title='cstate' data-ref="485cstate" data-ref-filename="485cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>) {</td></tr>
<tr><th id="3122">3122</th><td>		<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col0 decl" id="500ps" title='ps' data-type='const struct intel_plane_state *' data-ref="500ps" data-ref-filename="500ps">ps</dfn> = <a class="macro" href="intel_drv.h.html#1054" title="({ void *__mptr = (void *)(plane_state); do { extern void __compiletime_assert_3122(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(plane_state)), typeof(((struct intel_plane_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(plane_state)), typeof(void))))) __compiletime_assert_3122(); } while (0); ((struct intel_plane_state *)(__mptr - __builtin_offsetof(struct intel_plane_state, base))); })" data-ref="_M/to_intel_plane_state">to_intel_plane_state</a>(<a class="local col2 ref" href="#492plane_state" title='plane_state' data-ref="492plane_state" data-ref-filename="492plane_state">plane_state</a>);</td></tr>
<tr><th id="3123">3123</th><td></td></tr>
<tr><th id="3124">3124</th><td>		<b>if</b> (<a class="local col1 ref" href="#491plane" title='plane' data-ref="491plane" data-ref-filename="491plane">plane</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::type" title='drm_plane::type' data-ref="drm_plane::type" data-ref-filename="drm_plane..type">type</a> == <a class="enum" href="../../../../include/drm/drm_plane.h.html#DRM_PLANE_TYPE_PRIMARY" title='DRM_PLANE_TYPE_PRIMARY' data-ref="DRM_PLANE_TYPE_PRIMARY" data-ref-filename="DRM_PLANE_TYPE_PRIMARY">DRM_PLANE_TYPE_PRIMARY</a>)</td></tr>
<tr><th id="3125">3125</th><td>			<a class="local col3 ref" href="#493pristate" title='pristate' data-ref="493pristate" data-ref-filename="493pristate">pristate</a> = <a class="local col0 ref" href="#500ps" title='ps' data-ref="500ps" data-ref-filename="500ps">ps</a>;</td></tr>
<tr><th id="3126">3126</th><td>		<b>else</b> <b>if</b> (<a class="local col1 ref" href="#491plane" title='plane' data-ref="491plane" data-ref-filename="491plane">plane</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::type" title='drm_plane::type' data-ref="drm_plane::type" data-ref-filename="drm_plane..type">type</a> == <a class="enum" href="../../../../include/drm/drm_plane.h.html#DRM_PLANE_TYPE_OVERLAY" title='DRM_PLANE_TYPE_OVERLAY' data-ref="DRM_PLANE_TYPE_OVERLAY" data-ref-filename="DRM_PLANE_TYPE_OVERLAY">DRM_PLANE_TYPE_OVERLAY</a>)</td></tr>
<tr><th id="3127">3127</th><td>			<a class="local col4 ref" href="#494sprstate" title='sprstate' data-ref="494sprstate" data-ref-filename="494sprstate">sprstate</a> = <a class="local col0 ref" href="#500ps" title='ps' data-ref="500ps" data-ref-filename="500ps">ps</a>;</td></tr>
<tr><th id="3128">3128</th><td>		<b>else</b> <b>if</b> (<a class="local col1 ref" href="#491plane" title='plane' data-ref="491plane" data-ref-filename="491plane">plane</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::type" title='drm_plane::type' data-ref="drm_plane::type" data-ref-filename="drm_plane..type">type</a> == <a class="enum" href="../../../../include/drm/drm_plane.h.html#DRM_PLANE_TYPE_CURSOR" title='DRM_PLANE_TYPE_CURSOR' data-ref="DRM_PLANE_TYPE_CURSOR" data-ref-filename="DRM_PLANE_TYPE_CURSOR">DRM_PLANE_TYPE_CURSOR</a>)</td></tr>
<tr><th id="3129">3129</th><td>			<a class="local col5 ref" href="#495curstate" title='curstate' data-ref="495curstate" data-ref-filename="495curstate">curstate</a> = <a class="local col0 ref" href="#500ps" title='ps' data-ref="500ps" data-ref-filename="500ps">ps</a>;</td></tr>
<tr><th id="3130">3130</th><td>	}</td></tr>
<tr><th id="3131">3131</th><td></td></tr>
<tr><th id="3132">3132</th><td>	<a class="local col8 ref" href="#488pipe_wm" title='pipe_wm' data-ref="488pipe_wm" data-ref-filename="488pipe_wm">pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::pipe_enabled" title='intel_pipe_wm::pipe_enabled' data-ref="intel_pipe_wm::pipe_enabled" data-ref-filename="intel_pipe_wm..pipe_enabled">pipe_enabled</a> = <a class="local col5 ref" href="#485cstate" title='cstate' data-ref="485cstate" data-ref-filename="485cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::active" title='drm_crtc_state::active' data-ref="drm_crtc_state::active" data-ref-filename="drm_crtc_state..active">active</a>;</td></tr>
<tr><th id="3133">3133</th><td>	<b>if</b> (<a class="local col4 ref" href="#494sprstate" title='sprstate' data-ref="494sprstate" data-ref-filename="494sprstate">sprstate</a>) {</td></tr>
<tr><th id="3134">3134</th><td>		<a class="local col8 ref" href="#488pipe_wm" title='pipe_wm' data-ref="488pipe_wm" data-ref-filename="488pipe_wm">pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::sprites_enabled" title='intel_pipe_wm::sprites_enabled' data-ref="intel_pipe_wm::sprites_enabled" data-ref-filename="intel_pipe_wm..sprites_enabled">sprites_enabled</a> = <a class="local col4 ref" href="#494sprstate" title='sprstate' data-ref="494sprstate" data-ref-filename="494sprstate">sprstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::visible" title='drm_plane_state::visible' data-ref="drm_plane_state::visible" data-ref-filename="drm_plane_state..visible">visible</a>;</td></tr>
<tr><th id="3135">3135</th><td>		<a class="local col8 ref" href="#488pipe_wm" title='pipe_wm' data-ref="488pipe_wm" data-ref-filename="488pipe_wm">pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::sprites_scaled" title='intel_pipe_wm::sprites_scaled' data-ref="intel_pipe_wm::sprites_scaled" data-ref-filename="intel_pipe_wm..sprites_scaled">sprites_scaled</a> = <a class="local col4 ref" href="#494sprstate" title='sprstate' data-ref="494sprstate" data-ref-filename="494sprstate">sprstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::visible" title='drm_plane_state::visible' data-ref="drm_plane_state::visible" data-ref-filename="drm_plane_state..visible">visible</a> &amp;&amp;</td></tr>
<tr><th id="3136">3136</th><td>			(<a class="ref fn" href="../../../../include/drm/drm_rect.h.html#drm_rect_width" title='drm_rect_width' data-ref="drm_rect_width" data-ref-filename="drm_rect_width">drm_rect_width</a>(&amp;<a class="local col4 ref" href="#494sprstate" title='sprstate' data-ref="494sprstate" data-ref-filename="494sprstate">sprstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::dst" title='drm_plane_state::dst' data-ref="drm_plane_state::dst" data-ref-filename="drm_plane_state..dst">dst</a>) != <a class="ref fn" href="../../../../include/drm/drm_rect.h.html#drm_rect_width" title='drm_rect_width' data-ref="drm_rect_width" data-ref-filename="drm_rect_width">drm_rect_width</a>(&amp;<a class="local col4 ref" href="#494sprstate" title='sprstate' data-ref="494sprstate" data-ref-filename="494sprstate">sprstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::src" title='drm_plane_state::src' data-ref="drm_plane_state::src" data-ref-filename="drm_plane_state..src">src</a>) &gt;&gt; <var>16</var> ||</td></tr>
<tr><th id="3137">3137</th><td>			 <a class="ref fn" href="../../../../include/drm/drm_rect.h.html#drm_rect_height" title='drm_rect_height' data-ref="drm_rect_height" data-ref-filename="drm_rect_height">drm_rect_height</a>(&amp;<a class="local col4 ref" href="#494sprstate" title='sprstate' data-ref="494sprstate" data-ref-filename="494sprstate">sprstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::dst" title='drm_plane_state::dst' data-ref="drm_plane_state::dst" data-ref-filename="drm_plane_state..dst">dst</a>) != <a class="ref fn" href="../../../../include/drm/drm_rect.h.html#drm_rect_height" title='drm_rect_height' data-ref="drm_rect_height" data-ref-filename="drm_rect_height">drm_rect_height</a>(&amp;<a class="local col4 ref" href="#494sprstate" title='sprstate' data-ref="494sprstate" data-ref-filename="494sprstate">sprstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::src" title='drm_plane_state::src' data-ref="drm_plane_state::src" data-ref-filename="drm_plane_state..src">src</a>) &gt;&gt; <var>16</var>);</td></tr>
<tr><th id="3138">3138</th><td>	}</td></tr>
<tr><th id="3139">3139</th><td></td></tr>
<tr><th id="3140">3140</th><td>	<a class="local col8 ref" href="#498usable_level" title='usable_level' data-ref="498usable_level" data-ref-filename="498usable_level">usable_level</a> = <a class="local col7 ref" href="#497max_level" title='max_level' data-ref="497max_level" data-ref-filename="497max_level">max_level</a>;</td></tr>
<tr><th id="3141">3141</th><td></td></tr>
<tr><th id="3142">3142</th><td>	<i>/* ILK/SNB: LP2+ watermarks only w/o sprites */</i></td></tr>
<tr><th id="3143">3143</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col0 ref" href="#490dev_priv" title='dev_priv' data-ref="490dev_priv" data-ref-filename="490dev_priv">dev_priv</a>) &lt;= <var>6</var> &amp;&amp; <a class="local col8 ref" href="#488pipe_wm" title='pipe_wm' data-ref="488pipe_wm" data-ref-filename="488pipe_wm">pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::sprites_enabled" title='intel_pipe_wm::sprites_enabled' data-ref="intel_pipe_wm::sprites_enabled" data-ref-filename="intel_pipe_wm..sprites_enabled">sprites_enabled</a>)</td></tr>
<tr><th id="3144">3144</th><td>		<a class="local col8 ref" href="#498usable_level" title='usable_level' data-ref="498usable_level" data-ref-filename="498usable_level">usable_level</a> = <var>1</var>;</td></tr>
<tr><th id="3145">3145</th><td></td></tr>
<tr><th id="3146">3146</th><td>	<i>/* ILK/SNB/IVB: LP1+ watermarks only w/o scaling */</i></td></tr>
<tr><th id="3147">3147</th><td>	<b>if</b> (<a class="local col8 ref" href="#488pipe_wm" title='pipe_wm' data-ref="488pipe_wm" data-ref-filename="488pipe_wm">pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::sprites_scaled" title='intel_pipe_wm::sprites_scaled' data-ref="intel_pipe_wm::sprites_scaled" data-ref-filename="intel_pipe_wm..sprites_scaled">sprites_scaled</a>)</td></tr>
<tr><th id="3148">3148</th><td>		<a class="local col8 ref" href="#498usable_level" title='usable_level' data-ref="498usable_level" data-ref-filename="498usable_level">usable_level</a> = <var>0</var>;</td></tr>
<tr><th id="3149">3149</th><td></td></tr>
<tr><th id="3150">3150</th><td>	<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memset" title='memset' data-ref="memset" data-ref-filename="memset">memset</a>(&amp;<a class="local col8 ref" href="#488pipe_wm" title='pipe_wm' data-ref="488pipe_wm" data-ref-filename="488pipe_wm">pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>, <var>0</var>, <b>sizeof</b>(<a class="local col8 ref" href="#488pipe_wm" title='pipe_wm' data-ref="488pipe_wm" data-ref-filename="488pipe_wm">pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>));</td></tr>
<tr><th id="3151">3151</th><td>	<a class="tu ref fn" href="#ilk_compute_wm_level" title='ilk_compute_wm_level' data-use='c' data-ref="ilk_compute_wm_level" data-ref-filename="ilk_compute_wm_level">ilk_compute_wm_level</a>(<a class="local col0 ref" href="#490dev_priv" title='dev_priv' data-ref="490dev_priv" data-ref-filename="490dev_priv">dev_priv</a>, <a class="local col7 ref" href="#487intel_crtc" title='intel_crtc' data-ref="487intel_crtc" data-ref-filename="487intel_crtc">intel_crtc</a>, <var>0</var>, <a class="local col5 ref" href="#485cstate" title='cstate' data-ref="485cstate" data-ref-filename="485cstate">cstate</a>,</td></tr>
<tr><th id="3152">3152</th><td>			     <a class="local col3 ref" href="#493pristate" title='pristate' data-ref="493pristate" data-ref-filename="493pristate">pristate</a>, <a class="local col4 ref" href="#494sprstate" title='sprstate' data-ref="494sprstate" data-ref-filename="494sprstate">sprstate</a>, <a class="local col5 ref" href="#495curstate" title='curstate' data-ref="495curstate" data-ref-filename="495curstate">curstate</a>, &amp;<a class="local col8 ref" href="#488pipe_wm" title='pipe_wm' data-ref="488pipe_wm" data-ref-filename="488pipe_wm">pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>[<var>0</var>]);</td></tr>
<tr><th id="3153">3153</th><td></td></tr>
<tr><th id="3154">3154</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2120" title="IS_PLATFORM(dev_priv, INTEL_HASWELL)" data-ref="_M/IS_HASWELL">IS_HASWELL</a>(<a class="local col0 ref" href="#490dev_priv" title='dev_priv' data-ref="490dev_priv" data-ref-filename="490dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col0 ref" href="#490dev_priv" title='dev_priv' data-ref="490dev_priv" data-ref-filename="490dev_priv">dev_priv</a>))</td></tr>
<tr><th id="3155">3155</th><td>		<a class="local col8 ref" href="#488pipe_wm" title='pipe_wm' data-ref="488pipe_wm" data-ref-filename="488pipe_wm">pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::linetime" title='intel_pipe_wm::linetime' data-ref="intel_pipe_wm::linetime" data-ref-filename="intel_pipe_wm..linetime">linetime</a> = <a class="tu ref fn" href="#hsw_compute_linetime_wm" title='hsw_compute_linetime_wm' data-use='c' data-ref="hsw_compute_linetime_wm" data-ref-filename="hsw_compute_linetime_wm">hsw_compute_linetime_wm</a>(<a class="local col5 ref" href="#485cstate" title='cstate' data-ref="485cstate" data-ref-filename="485cstate">cstate</a>);</td></tr>
<tr><th id="3156">3156</th><td></td></tr>
<tr><th id="3157">3157</th><td>	<b>if</b> (!<a class="tu ref fn" href="#ilk_validate_pipe_wm" title='ilk_validate_pipe_wm' data-use='c' data-ref="ilk_validate_pipe_wm" data-ref-filename="ilk_validate_pipe_wm">ilk_validate_pipe_wm</a>(<a class="local col0 ref" href="#490dev_priv" title='dev_priv' data-ref="490dev_priv" data-ref-filename="490dev_priv">dev_priv</a>, <a class="local col8 ref" href="#488pipe_wm" title='pipe_wm' data-ref="488pipe_wm" data-ref-filename="488pipe_wm">pipe_wm</a>))</td></tr>
<tr><th id="3158">3158</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="3159">3159</th><td></td></tr>
<tr><th id="3160">3160</th><td>	<a class="tu ref fn" href="#ilk_compute_wm_reg_maximums" title='ilk_compute_wm_reg_maximums' data-use='c' data-ref="ilk_compute_wm_reg_maximums" data-ref-filename="ilk_compute_wm_reg_maximums">ilk_compute_wm_reg_maximums</a>(<a class="local col0 ref" href="#490dev_priv" title='dev_priv' data-ref="490dev_priv" data-ref-filename="490dev_priv">dev_priv</a>, <var>1</var>, &amp;<a class="local col9 ref" href="#499max" title='max' data-ref="499max" data-ref-filename="499max">max</a>);</td></tr>
<tr><th id="3161">3161</th><td></td></tr>
<tr><th id="3162">3162</th><td>	<b>for</b> (<a class="local col6 ref" href="#496level" title='level' data-ref="496level" data-ref-filename="496level">level</a> = <var>1</var>; <a class="local col6 ref" href="#496level" title='level' data-ref="496level" data-ref-filename="496level">level</a> &lt;= <a class="local col8 ref" href="#498usable_level" title='usable_level' data-ref="498usable_level" data-ref-filename="498usable_level">usable_level</a>; <a class="local col6 ref" href="#496level" title='level' data-ref="496level" data-ref-filename="496level">level</a>++) {</td></tr>
<tr><th id="3163">3163</th><td>		<b>struct</b> <a class="type" href="i915_drv.h.html#intel_wm_level" title='intel_wm_level' data-ref="intel_wm_level" data-ref-filename="intel_wm_level">intel_wm_level</a> *<dfn class="local col1 decl" id="501wm" title='wm' data-type='struct intel_wm_level *' data-ref="501wm" data-ref-filename="501wm">wm</dfn> = &amp;<a class="local col8 ref" href="#488pipe_wm" title='pipe_wm' data-ref="488pipe_wm" data-ref-filename="488pipe_wm">pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>[<a class="local col6 ref" href="#496level" title='level' data-ref="496level" data-ref-filename="496level">level</a>];</td></tr>
<tr><th id="3164">3164</th><td></td></tr>
<tr><th id="3165">3165</th><td>		<a class="tu ref fn" href="#ilk_compute_wm_level" title='ilk_compute_wm_level' data-use='c' data-ref="ilk_compute_wm_level" data-ref-filename="ilk_compute_wm_level">ilk_compute_wm_level</a>(<a class="local col0 ref" href="#490dev_priv" title='dev_priv' data-ref="490dev_priv" data-ref-filename="490dev_priv">dev_priv</a>, <a class="local col7 ref" href="#487intel_crtc" title='intel_crtc' data-ref="487intel_crtc" data-ref-filename="487intel_crtc">intel_crtc</a>, <a class="local col6 ref" href="#496level" title='level' data-ref="496level" data-ref-filename="496level">level</a>, <a class="local col5 ref" href="#485cstate" title='cstate' data-ref="485cstate" data-ref-filename="485cstate">cstate</a>,</td></tr>
<tr><th id="3166">3166</th><td>				     <a class="local col3 ref" href="#493pristate" title='pristate' data-ref="493pristate" data-ref-filename="493pristate">pristate</a>, <a class="local col4 ref" href="#494sprstate" title='sprstate' data-ref="494sprstate" data-ref-filename="494sprstate">sprstate</a>, <a class="local col5 ref" href="#495curstate" title='curstate' data-ref="495curstate" data-ref-filename="495curstate">curstate</a>, <a class="local col1 ref" href="#501wm" title='wm' data-ref="501wm" data-ref-filename="501wm">wm</a>);</td></tr>
<tr><th id="3167">3167</th><td></td></tr>
<tr><th id="3168">3168</th><td>		<i>/*</i></td></tr>
<tr><th id="3169">3169</th><td><i>		 * Disable any watermark level that exceeds the</i></td></tr>
<tr><th id="3170">3170</th><td><i>		 * register maximums since such watermarks are</i></td></tr>
<tr><th id="3171">3171</th><td><i>		 * always invalid.</i></td></tr>
<tr><th id="3172">3172</th><td><i>		 */</i></td></tr>
<tr><th id="3173">3173</th><td>		<b>if</b> (!<a class="tu ref fn" href="#ilk_validate_wm_level" title='ilk_validate_wm_level' data-use='c' data-ref="ilk_validate_wm_level" data-ref-filename="ilk_validate_wm_level">ilk_validate_wm_level</a>(<a class="local col6 ref" href="#496level" title='level' data-ref="496level" data-ref-filename="496level">level</a>, &amp;<a class="local col9 ref" href="#499max" title='max' data-ref="499max" data-ref-filename="499max">max</a>, <a class="local col1 ref" href="#501wm" title='wm' data-ref="501wm" data-ref-filename="501wm">wm</a>)) {</td></tr>
<tr><th id="3174">3174</th><td>			<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memset" title='memset' data-ref="memset" data-ref-filename="memset">memset</a>(<a class="local col1 ref" href="#501wm" title='wm' data-ref="501wm" data-ref-filename="501wm">wm</a>, <var>0</var>, <b>sizeof</b>(*<a class="local col1 ref" href="#501wm" title='wm' data-ref="501wm" data-ref-filename="501wm">wm</a>));</td></tr>
<tr><th id="3175">3175</th><td>			<b>break</b>;</td></tr>
<tr><th id="3176">3176</th><td>		}</td></tr>
<tr><th id="3177">3177</th><td>	}</td></tr>
<tr><th id="3178">3178</th><td></td></tr>
<tr><th id="3179">3179</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="3180">3180</th><td>}</td></tr>
<tr><th id="3181">3181</th><td></td></tr>
<tr><th id="3182">3182</th><td><i  data-doc="ilk_compute_intermediate_wm">/*</i></td></tr>
<tr><th id="3183">3183</th><td><i  data-doc="ilk_compute_intermediate_wm"> * Build a set of 'intermediate' watermark values that satisfy both the old</i></td></tr>
<tr><th id="3184">3184</th><td><i  data-doc="ilk_compute_intermediate_wm"> * state and the new state.  These can be programmed to the hardware</i></td></tr>
<tr><th id="3185">3185</th><td><i  data-doc="ilk_compute_intermediate_wm"> * immediately.</i></td></tr>
<tr><th id="3186">3186</th><td><i  data-doc="ilk_compute_intermediate_wm"> */</i></td></tr>
<tr><th id="3187">3187</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="ilk_compute_intermediate_wm" title='ilk_compute_intermediate_wm' data-type='int ilk_compute_intermediate_wm(struct intel_crtc_state * newstate)' data-ref="ilk_compute_intermediate_wm" data-ref-filename="ilk_compute_intermediate_wm">ilk_compute_intermediate_wm</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col2 decl" id="502newstate" title='newstate' data-type='struct intel_crtc_state *' data-ref="502newstate" data-ref-filename="502newstate">newstate</dfn>)</td></tr>
<tr><th id="3188">3188</th><td>{</td></tr>
<tr><th id="3189">3189</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col3 decl" id="503intel_crtc" title='intel_crtc' data-type='struct intel_crtc *' data-ref="503intel_crtc" data-ref-filename="503intel_crtc">intel_crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(newstate-&gt;base.crtc); do { extern void __compiletime_assert_3189(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(newstate-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(newstate-&gt;base.crtc)), typeof(void))))) __compiletime_assert_3189(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col2 ref" href="#502newstate" title='newstate' data-ref="502newstate" data-ref-filename="502newstate">newstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="3190">3190</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="504dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="504dev_priv" data-ref-filename="504dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col3 ref" href="#503intel_crtc" title='intel_crtc' data-ref="503intel_crtc" data-ref-filename="503intel_crtc">intel_crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="3191">3191</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_pipe_wm" title='intel_pipe_wm' data-ref="intel_pipe_wm" data-ref-filename="intel_pipe_wm">intel_pipe_wm</a> *<dfn class="local col5 decl" id="505a" title='a' data-type='struct intel_pipe_wm *' data-ref="505a" data-ref-filename="505a">a</dfn> = &amp;<a class="local col2 ref" href="#502newstate" title='newstate' data-ref="502newstate" data-ref-filename="502newstate">newstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::ilk" title='intel_crtc_wm_state::(anonymous union)::ilk' data-ref="intel_crtc_wm_state::(anonymous)::ilk" data-ref-filename="intel_crtc_wm_state..(anonymous)..ilk">ilk</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::intermediate' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..intermediate">intermediate</a>;</td></tr>
<tr><th id="3192">3192</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col6 decl" id="506intel_state" title='intel_state' data-type='struct intel_atomic_state *' data-ref="506intel_state" data-ref-filename="506intel_state">intel_state</dfn> =</td></tr>
<tr><th id="3193">3193</th><td>		<a class="macro" href="intel_drv.h.html#1047" title="({ void *__mptr = (void *)(newstate-&gt;base.state); do { extern void __compiletime_assert_3193(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(newstate-&gt;base.state)), typeof(((struct intel_atomic_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(newstate-&gt;base.state)), typeof(void))))) __compiletime_assert_3193(); } while (0); ((struct intel_atomic_state *)(__mptr - __builtin_offsetof(struct intel_atomic_state, base))); })" data-ref="_M/to_intel_atomic_state">to_intel_atomic_state</a>(<a class="local col2 ref" href="#502newstate" title='newstate' data-ref="502newstate" data-ref-filename="502newstate">newstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::state" title='drm_crtc_state::state' data-ref="drm_crtc_state::state" data-ref-filename="drm_crtc_state..state">state</a>);</td></tr>
<tr><th id="3194">3194</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col7 decl" id="507oldstate" title='oldstate' data-type='const struct intel_crtc_state *' data-ref="507oldstate" data-ref-filename="507oldstate">oldstate</dfn> =</td></tr>
<tr><th id="3195">3195</th><td>		<a class="ref fn" href="intel_drv.h.html#intel_atomic_get_old_crtc_state" title='intel_atomic_get_old_crtc_state' data-ref="intel_atomic_get_old_crtc_state" data-ref-filename="intel_atomic_get_old_crtc_state">intel_atomic_get_old_crtc_state</a>(<a class="local col6 ref" href="#506intel_state" title='intel_state' data-ref="506intel_state" data-ref-filename="506intel_state">intel_state</a>, <a class="local col3 ref" href="#503intel_crtc" title='intel_crtc' data-ref="503intel_crtc" data-ref-filename="503intel_crtc">intel_crtc</a>);</td></tr>
<tr><th id="3196">3196</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_pipe_wm" title='intel_pipe_wm' data-ref="intel_pipe_wm" data-ref-filename="intel_pipe_wm">intel_pipe_wm</a> *<dfn class="local col8 decl" id="508b" title='b' data-type='const struct intel_pipe_wm *' data-ref="508b" data-ref-filename="508b">b</dfn> = &amp;<a class="local col7 ref" href="#507oldstate" title='oldstate' data-ref="507oldstate" data-ref-filename="507oldstate">oldstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::ilk" title='intel_crtc_wm_state::(anonymous union)::ilk' data-ref="intel_crtc_wm_state::(anonymous)::ilk" data-ref-filename="intel_crtc_wm_state..(anonymous)..ilk">ilk</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="3197">3197</th><td>	<em>int</em> <dfn class="local col9 decl" id="509level" title='level' data-type='int' data-ref="509level" data-ref-filename="509level">level</dfn>, <dfn class="local col0 decl" id="510max_level" title='max_level' data-type='int' data-ref="510max_level" data-ref-filename="510max_level">max_level</dfn> = <a class="ref fn" href="#ilk_wm_max_level" title='ilk_wm_max_level' data-ref="ilk_wm_max_level" data-ref-filename="ilk_wm_max_level">ilk_wm_max_level</a>(<a class="local col4 ref" href="#504dev_priv" title='dev_priv' data-ref="504dev_priv" data-ref-filename="504dev_priv">dev_priv</a>);</td></tr>
<tr><th id="3198">3198</th><td></td></tr>
<tr><th id="3199">3199</th><td>	<i>/*</i></td></tr>
<tr><th id="3200">3200</th><td><i>	 * Start with the final, target watermarks, then combine with the</i></td></tr>
<tr><th id="3201">3201</th><td><i>	 * currently active watermarks to get values that are safe both before</i></td></tr>
<tr><th id="3202">3202</th><td><i>	 * and after the vblank.</i></td></tr>
<tr><th id="3203">3203</th><td><i>	 */</i></td></tr>
<tr><th id="3204">3204</th><td>	*<a class="local col5 ref" href="#505a" title='a' data-ref="505a" data-ref-filename="505a">a</a> = <a class="local col2 ref" href="#502newstate" title='newstate' data-ref="502newstate" data-ref-filename="502newstate">newstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::ilk" title='intel_crtc_wm_state::(anonymous union)::ilk' data-ref="intel_crtc_wm_state::(anonymous)::ilk" data-ref-filename="intel_crtc_wm_state..(anonymous)..ilk">ilk</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="3205">3205</th><td>	<b>if</b> (!<a class="local col2 ref" href="#502newstate" title='newstate' data-ref="502newstate" data-ref-filename="502newstate">newstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::active" title='drm_crtc_state::active' data-ref="drm_crtc_state::active" data-ref-filename="drm_crtc_state..active">active</a> || <a class="ref fn" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_crtc_needs_modeset" title='drm_atomic_crtc_needs_modeset' data-ref="drm_atomic_crtc_needs_modeset" data-ref-filename="drm_atomic_crtc_needs_modeset">drm_atomic_crtc_needs_modeset</a>(&amp;<a class="local col2 ref" href="#502newstate" title='newstate' data-ref="502newstate" data-ref-filename="502newstate">newstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>) ||</td></tr>
<tr><th id="3206">3206</th><td>	    <a class="local col6 ref" href="#506intel_state" title='intel_state' data-ref="506intel_state" data-ref-filename="506intel_state">intel_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::skip_intermediate_wm" title='intel_atomic_state::skip_intermediate_wm' data-ref="intel_atomic_state::skip_intermediate_wm" data-ref-filename="intel_atomic_state..skip_intermediate_wm">skip_intermediate_wm</a>)</td></tr>
<tr><th id="3207">3207</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="3208">3208</th><td></td></tr>
<tr><th id="3209">3209</th><td>	<a class="local col5 ref" href="#505a" title='a' data-ref="505a" data-ref-filename="505a">a</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::pipe_enabled" title='intel_pipe_wm::pipe_enabled' data-ref="intel_pipe_wm::pipe_enabled" data-ref-filename="intel_pipe_wm..pipe_enabled">pipe_enabled</a> |= <a class="local col8 ref" href="#508b" title='b' data-ref="508b" data-ref-filename="508b">b</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::pipe_enabled" title='intel_pipe_wm::pipe_enabled' data-ref="intel_pipe_wm::pipe_enabled" data-ref-filename="intel_pipe_wm..pipe_enabled">pipe_enabled</a>;</td></tr>
<tr><th id="3210">3210</th><td>	<a class="local col5 ref" href="#505a" title='a' data-ref="505a" data-ref-filename="505a">a</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::sprites_enabled" title='intel_pipe_wm::sprites_enabled' data-ref="intel_pipe_wm::sprites_enabled" data-ref-filename="intel_pipe_wm..sprites_enabled">sprites_enabled</a> |= <a class="local col8 ref" href="#508b" title='b' data-ref="508b" data-ref-filename="508b">b</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::sprites_enabled" title='intel_pipe_wm::sprites_enabled' data-ref="intel_pipe_wm::sprites_enabled" data-ref-filename="intel_pipe_wm..sprites_enabled">sprites_enabled</a>;</td></tr>
<tr><th id="3211">3211</th><td>	<a class="local col5 ref" href="#505a" title='a' data-ref="505a" data-ref-filename="505a">a</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::sprites_scaled" title='intel_pipe_wm::sprites_scaled' data-ref="intel_pipe_wm::sprites_scaled" data-ref-filename="intel_pipe_wm..sprites_scaled">sprites_scaled</a> |= <a class="local col8 ref" href="#508b" title='b' data-ref="508b" data-ref-filename="508b">b</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::sprites_scaled" title='intel_pipe_wm::sprites_scaled' data-ref="intel_pipe_wm::sprites_scaled" data-ref-filename="intel_pipe_wm..sprites_scaled">sprites_scaled</a>;</td></tr>
<tr><th id="3212">3212</th><td></td></tr>
<tr><th id="3213">3213</th><td>	<b>for</b> (<a class="local col9 ref" href="#509level" title='level' data-ref="509level" data-ref-filename="509level">level</a> = <var>0</var>; <a class="local col9 ref" href="#509level" title='level' data-ref="509level" data-ref-filename="509level">level</a> &lt;= <a class="local col0 ref" href="#510max_level" title='max_level' data-ref="510max_level" data-ref-filename="510max_level">max_level</a>; <a class="local col9 ref" href="#509level" title='level' data-ref="509level" data-ref-filename="509level">level</a>++) {</td></tr>
<tr><th id="3214">3214</th><td>		<b>struct</b> <a class="type" href="i915_drv.h.html#intel_wm_level" title='intel_wm_level' data-ref="intel_wm_level" data-ref-filename="intel_wm_level">intel_wm_level</a> *<dfn class="local col1 decl" id="511a_wm" title='a_wm' data-type='struct intel_wm_level *' data-ref="511a_wm" data-ref-filename="511a_wm">a_wm</dfn> = &amp;<a class="local col5 ref" href="#505a" title='a' data-ref="505a" data-ref-filename="505a">a</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>[<a class="local col9 ref" href="#509level" title='level' data-ref="509level" data-ref-filename="509level">level</a>];</td></tr>
<tr><th id="3215">3215</th><td>		<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#intel_wm_level" title='intel_wm_level' data-ref="intel_wm_level" data-ref-filename="intel_wm_level">intel_wm_level</a> *<dfn class="local col2 decl" id="512b_wm" title='b_wm' data-type='const struct intel_wm_level *' data-ref="512b_wm" data-ref-filename="512b_wm">b_wm</dfn> = &amp;<a class="local col8 ref" href="#508b" title='b' data-ref="508b" data-ref-filename="508b">b</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>[<a class="local col9 ref" href="#509level" title='level' data-ref="509level" data-ref-filename="509level">level</a>];</td></tr>
<tr><th id="3216">3216</th><td></td></tr>
<tr><th id="3217">3217</th><td>		<a class="local col1 ref" href="#511a_wm" title='a_wm' data-ref="511a_wm" data-ref-filename="511a_wm">a_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a> &amp;= <a class="local col2 ref" href="#512b_wm" title='b_wm' data-ref="512b_wm" data-ref-filename="512b_wm">b_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a>;</td></tr>
<tr><th id="3218">3218</th><td>		<a class="local col1 ref" href="#511a_wm" title='a_wm' data-ref="511a_wm" data-ref-filename="511a_wm">a_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::pri_val" title='intel_wm_level::pri_val' data-ref="intel_wm_level::pri_val" data-ref-filename="intel_wm_level..pri_val">pri_val</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(a_wm-&gt;pri_val) *)1 == (typeof(b_wm-&gt;pri_val) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(a_wm-&gt;pri_val) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(b_wm-&gt;pri_val) * 0l)) : (int *)8))))), ((a_wm-&gt;pri_val) &gt; (b_wm-&gt;pri_val) ? (a_wm-&gt;pri_val) : (b_wm-&gt;pri_val)), ({ typeof(a_wm-&gt;pri_val) __UNIQUE_ID___x359 = (a_wm-&gt;pri_val); typeof(b_wm-&gt;pri_val) __UNIQUE_ID___y360 = (b_wm-&gt;pri_val); ((__UNIQUE_ID___x359) &gt; (__UNIQUE_ID___y360) ? (__UNIQUE_ID___x359) : (__UNIQUE_ID___y360)); }))" data-ref="_M/max">max</a>(<a class="local col1 ref" href="#511a_wm" title='a_wm' data-ref="511a_wm" data-ref-filename="511a_wm">a_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::pri_val" title='intel_wm_level::pri_val' data-ref="intel_wm_level::pri_val" data-ref-filename="intel_wm_level..pri_val">pri_val</a>, <a class="local col2 ref" href="#512b_wm" title='b_wm' data-ref="512b_wm" data-ref-filename="512b_wm">b_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::pri_val" title='intel_wm_level::pri_val' data-ref="intel_wm_level::pri_val" data-ref-filename="intel_wm_level..pri_val">pri_val</a>);</td></tr>
<tr><th id="3219">3219</th><td>		<a class="local col1 ref" href="#511a_wm" title='a_wm' data-ref="511a_wm" data-ref-filename="511a_wm">a_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::spr_val" title='intel_wm_level::spr_val' data-ref="intel_wm_level::spr_val" data-ref-filename="intel_wm_level..spr_val">spr_val</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(a_wm-&gt;spr_val) *)1 == (typeof(b_wm-&gt;spr_val) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(a_wm-&gt;spr_val) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(b_wm-&gt;spr_val) * 0l)) : (int *)8))))), ((a_wm-&gt;spr_val) &gt; (b_wm-&gt;spr_val) ? (a_wm-&gt;spr_val) : (b_wm-&gt;spr_val)), ({ typeof(a_wm-&gt;spr_val) __UNIQUE_ID___x363 = (a_wm-&gt;spr_val); typeof(b_wm-&gt;spr_val) __UNIQUE_ID___y364 = (b_wm-&gt;spr_val); ((__UNIQUE_ID___x363) &gt; (__UNIQUE_ID___y364) ? (__UNIQUE_ID___x363) : (__UNIQUE_ID___y364)); }))" data-ref="_M/max">max</a>(<a class="local col1 ref" href="#511a_wm" title='a_wm' data-ref="511a_wm" data-ref-filename="511a_wm">a_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::spr_val" title='intel_wm_level::spr_val' data-ref="intel_wm_level::spr_val" data-ref-filename="intel_wm_level..spr_val">spr_val</a>, <a class="local col2 ref" href="#512b_wm" title='b_wm' data-ref="512b_wm" data-ref-filename="512b_wm">b_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::spr_val" title='intel_wm_level::spr_val' data-ref="intel_wm_level::spr_val" data-ref-filename="intel_wm_level..spr_val">spr_val</a>);</td></tr>
<tr><th id="3220">3220</th><td>		<a class="local col1 ref" href="#511a_wm" title='a_wm' data-ref="511a_wm" data-ref-filename="511a_wm">a_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::cur_val" title='intel_wm_level::cur_val' data-ref="intel_wm_level::cur_val" data-ref-filename="intel_wm_level..cur_val">cur_val</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(a_wm-&gt;cur_val) *)1 == (typeof(b_wm-&gt;cur_val) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(a_wm-&gt;cur_val) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(b_wm-&gt;cur_val) * 0l)) : (int *)8))))), ((a_wm-&gt;cur_val) &gt; (b_wm-&gt;cur_val) ? (a_wm-&gt;cur_val) : (b_wm-&gt;cur_val)), ({ typeof(a_wm-&gt;cur_val) __UNIQUE_ID___x367 = (a_wm-&gt;cur_val); typeof(b_wm-&gt;cur_val) __UNIQUE_ID___y368 = (b_wm-&gt;cur_val); ((__UNIQUE_ID___x367) &gt; (__UNIQUE_ID___y368) ? (__UNIQUE_ID___x367) : (__UNIQUE_ID___y368)); }))" data-ref="_M/max">max</a>(<a class="local col1 ref" href="#511a_wm" title='a_wm' data-ref="511a_wm" data-ref-filename="511a_wm">a_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::cur_val" title='intel_wm_level::cur_val' data-ref="intel_wm_level::cur_val" data-ref-filename="intel_wm_level..cur_val">cur_val</a>, <a class="local col2 ref" href="#512b_wm" title='b_wm' data-ref="512b_wm" data-ref-filename="512b_wm">b_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::cur_val" title='intel_wm_level::cur_val' data-ref="intel_wm_level::cur_val" data-ref-filename="intel_wm_level..cur_val">cur_val</a>);</td></tr>
<tr><th id="3221">3221</th><td>		<a class="local col1 ref" href="#511a_wm" title='a_wm' data-ref="511a_wm" data-ref-filename="511a_wm">a_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::fbc_val" title='intel_wm_level::fbc_val' data-ref="intel_wm_level::fbc_val" data-ref-filename="intel_wm_level..fbc_val">fbc_val</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(a_wm-&gt;fbc_val) *)1 == (typeof(b_wm-&gt;fbc_val) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(a_wm-&gt;fbc_val) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(b_wm-&gt;fbc_val) * 0l)) : (int *)8))))), ((a_wm-&gt;fbc_val) &gt; (b_wm-&gt;fbc_val) ? (a_wm-&gt;fbc_val) : (b_wm-&gt;fbc_val)), ({ typeof(a_wm-&gt;fbc_val) __UNIQUE_ID___x371 = (a_wm-&gt;fbc_val); typeof(b_wm-&gt;fbc_val) __UNIQUE_ID___y372 = (b_wm-&gt;fbc_val); ((__UNIQUE_ID___x371) &gt; (__UNIQUE_ID___y372) ? (__UNIQUE_ID___x371) : (__UNIQUE_ID___y372)); }))" data-ref="_M/max">max</a>(<a class="local col1 ref" href="#511a_wm" title='a_wm' data-ref="511a_wm" data-ref-filename="511a_wm">a_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::fbc_val" title='intel_wm_level::fbc_val' data-ref="intel_wm_level::fbc_val" data-ref-filename="intel_wm_level..fbc_val">fbc_val</a>, <a class="local col2 ref" href="#512b_wm" title='b_wm' data-ref="512b_wm" data-ref-filename="512b_wm">b_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::fbc_val" title='intel_wm_level::fbc_val' data-ref="intel_wm_level::fbc_val" data-ref-filename="intel_wm_level..fbc_val">fbc_val</a>);</td></tr>
<tr><th id="3222">3222</th><td>	}</td></tr>
<tr><th id="3223">3223</th><td></td></tr>
<tr><th id="3224">3224</th><td>	<i>/*</i></td></tr>
<tr><th id="3225">3225</th><td><i>	 * We need to make sure that these merged watermark values are</i></td></tr>
<tr><th id="3226">3226</th><td><i>	 * actually a valid configuration themselves.  If they're not,</i></td></tr>
<tr><th id="3227">3227</th><td><i>	 * there's no safe way to transition from the old state to</i></td></tr>
<tr><th id="3228">3228</th><td><i>	 * the new state, so we need to fail the atomic transaction.</i></td></tr>
<tr><th id="3229">3229</th><td><i>	 */</i></td></tr>
<tr><th id="3230">3230</th><td>	<b>if</b> (!<a class="tu ref fn" href="#ilk_validate_pipe_wm" title='ilk_validate_pipe_wm' data-use='c' data-ref="ilk_validate_pipe_wm" data-ref-filename="ilk_validate_pipe_wm">ilk_validate_pipe_wm</a>(<a class="local col4 ref" href="#504dev_priv" title='dev_priv' data-ref="504dev_priv" data-ref-filename="504dev_priv">dev_priv</a>, <a class="local col5 ref" href="#505a" title='a' data-ref="505a" data-ref-filename="505a">a</a>))</td></tr>
<tr><th id="3231">3231</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="3232">3232</th><td></td></tr>
<tr><th id="3233">3233</th><td>	<i>/*</i></td></tr>
<tr><th id="3234">3234</th><td><i>	 * If our intermediate WM are identical to the final WM, then we can</i></td></tr>
<tr><th id="3235">3235</th><td><i>	 * omit the post-vblank programming; only update if it's different.</i></td></tr>
<tr><th id="3236">3236</th><td><i>	 */</i></td></tr>
<tr><th id="3237">3237</th><td>	<b>if</b> (<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memcmp" title='memcmp' data-ref="memcmp" data-ref-filename="memcmp">memcmp</a>(<a class="local col5 ref" href="#505a" title='a' data-ref="505a" data-ref-filename="505a">a</a>, &amp;<a class="local col2 ref" href="#502newstate" title='newstate' data-ref="502newstate" data-ref-filename="502newstate">newstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::ilk" title='intel_crtc_wm_state::(anonymous union)::ilk' data-ref="intel_crtc_wm_state::(anonymous)::ilk" data-ref-filename="intel_crtc_wm_state..(anonymous)..ilk">ilk</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>, <b>sizeof</b>(*<a class="local col5 ref" href="#505a" title='a' data-ref="505a" data-ref-filename="505a">a</a>)) != <var>0</var>)</td></tr>
<tr><th id="3238">3238</th><td>		<a class="local col2 ref" href="#502newstate" title='newstate' data-ref="502newstate" data-ref-filename="502newstate">newstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::need_postvbl_update" title='intel_crtc_wm_state::need_postvbl_update' data-ref="intel_crtc_wm_state::need_postvbl_update" data-ref-filename="intel_crtc_wm_state..need_postvbl_update">need_postvbl_update</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="3239">3239</th><td></td></tr>
<tr><th id="3240">3240</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="3241">3241</th><td>}</td></tr>
<tr><th id="3242">3242</th><td></td></tr>
<tr><th id="3243">3243</th><td><i  data-doc="ilk_merge_wm_level">/*</i></td></tr>
<tr><th id="3244">3244</th><td><i  data-doc="ilk_merge_wm_level"> * Merge the watermarks from all active pipes for a specific level.</i></td></tr>
<tr><th id="3245">3245</th><td><i  data-doc="ilk_merge_wm_level"> */</i></td></tr>
<tr><th id="3246">3246</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ilk_merge_wm_level" title='ilk_merge_wm_level' data-type='void ilk_merge_wm_level(struct drm_i915_private * dev_priv, int level, struct intel_wm_level * ret_wm)' data-ref="ilk_merge_wm_level" data-ref-filename="ilk_merge_wm_level">ilk_merge_wm_level</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="513dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="513dev_priv" data-ref-filename="513dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="3247">3247</th><td>			       <em>int</em> <dfn class="local col4 decl" id="514level" title='level' data-type='int' data-ref="514level" data-ref-filename="514level">level</dfn>,</td></tr>
<tr><th id="3248">3248</th><td>			       <b>struct</b> <a class="type" href="i915_drv.h.html#intel_wm_level" title='intel_wm_level' data-ref="intel_wm_level" data-ref-filename="intel_wm_level">intel_wm_level</a> *<dfn class="local col5 decl" id="515ret_wm" title='ret_wm' data-type='struct intel_wm_level *' data-ref="515ret_wm" data-ref-filename="515ret_wm">ret_wm</dfn>)</td></tr>
<tr><th id="3249">3249</th><td>{</td></tr>
<tr><th id="3250">3250</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col6 decl" id="516intel_crtc" title='intel_crtc' data-type='const struct intel_crtc *' data-ref="516intel_crtc" data-ref-filename="516intel_crtc">intel_crtc</dfn>;</td></tr>
<tr><th id="3251">3251</th><td></td></tr>
<tr><th id="3252">3252</th><td>	<a class="local col5 ref" href="#515ret_wm" title='ret_wm' data-ref="515ret_wm" data-ref-filename="515ret_wm">ret_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="3253">3253</th><td></td></tr>
<tr><th id="3254">3254</th><td>	<a class="macro" href="display/intel_display.h.html#278" title="for (intel_crtc = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next); do { extern void __compiletime_assert_3254(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(((typeof(*intel_crtc) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(void))))) __compiletime_assert_3254(); } while (0); ((typeof(*intel_crtc) *)(__mptr - __builtin_offsetof(typeof(*intel_crtc), base.head))); }); &amp;intel_crtc-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list); intel_crtc = ({ void *__mptr = (void *)((intel_crtc)-&gt;base.head.next); do { extern void __compiletime_assert_3254(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((intel_crtc)-&gt;base.head.next)), typeof(((typeof(*(intel_crtc)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((intel_crtc)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_3254(); } while (0); ((typeof(*(intel_crtc)) *)(__mptr - __builtin_offsetof(typeof(*(intel_crtc)), base.head))); }))" data-ref="_M/for_each_intel_crtc">for_each_intel_crtc</a>(&amp;<a class="local col3 ref" href="#513dev_priv" title='dev_priv' data-ref="513dev_priv" data-ref-filename="513dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col6 ref" href="#516intel_crtc" title='intel_crtc' data-ref="516intel_crtc" data-ref-filename="516intel_crtc">intel_crtc</a>) {</td></tr>
<tr><th id="3255">3255</th><td>		<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_pipe_wm" title='intel_pipe_wm' data-ref="intel_pipe_wm" data-ref-filename="intel_pipe_wm">intel_pipe_wm</a> *<dfn class="local col7 decl" id="517active" title='active' data-type='const struct intel_pipe_wm *' data-ref="517active" data-ref-filename="517active">active</dfn> = &amp;<a class="local col6 ref" href="#516intel_crtc" title='intel_crtc' data-ref="516intel_crtc" data-ref-filename="516intel_crtc">intel_crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::ilk" title='intel_crtc::(anonymous struct)::(anonymous union)::ilk' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::ilk" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..ilk">ilk</a>;</td></tr>
<tr><th id="3256">3256</th><td>		<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#intel_wm_level" title='intel_wm_level' data-ref="intel_wm_level" data-ref-filename="intel_wm_level">intel_wm_level</a> *<dfn class="local col8 decl" id="518wm" title='wm' data-type='const struct intel_wm_level *' data-ref="518wm" data-ref-filename="518wm">wm</dfn> = &amp;<a class="local col7 ref" href="#517active" title='active' data-ref="517active" data-ref-filename="517active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>[<a class="local col4 ref" href="#514level" title='level' data-ref="514level" data-ref-filename="514level">level</a>];</td></tr>
<tr><th id="3257">3257</th><td></td></tr>
<tr><th id="3258">3258</th><td>		<b>if</b> (!<a class="local col7 ref" href="#517active" title='active' data-ref="517active" data-ref-filename="517active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::pipe_enabled" title='intel_pipe_wm::pipe_enabled' data-ref="intel_pipe_wm::pipe_enabled" data-ref-filename="intel_pipe_wm..pipe_enabled">pipe_enabled</a>)</td></tr>
<tr><th id="3259">3259</th><td>			<b>continue</b>;</td></tr>
<tr><th id="3260">3260</th><td></td></tr>
<tr><th id="3261">3261</th><td>		<i>/*</i></td></tr>
<tr><th id="3262">3262</th><td><i>		 * The watermark values may have been used in the past,</i></td></tr>
<tr><th id="3263">3263</th><td><i>		 * so we must maintain them in the registers for some</i></td></tr>
<tr><th id="3264">3264</th><td><i>		 * time even if the level is now disabled.</i></td></tr>
<tr><th id="3265">3265</th><td><i>		 */</i></td></tr>
<tr><th id="3266">3266</th><td>		<b>if</b> (!<a class="local col8 ref" href="#518wm" title='wm' data-ref="518wm" data-ref-filename="518wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a>)</td></tr>
<tr><th id="3267">3267</th><td>			<a class="local col5 ref" href="#515ret_wm" title='ret_wm' data-ref="515ret_wm" data-ref-filename="515ret_wm">ret_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="3268">3268</th><td></td></tr>
<tr><th id="3269">3269</th><td>		<a class="local col5 ref" href="#515ret_wm" title='ret_wm' data-ref="515ret_wm" data-ref-filename="515ret_wm">ret_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::pri_val" title='intel_wm_level::pri_val' data-ref="intel_wm_level::pri_val" data-ref-filename="intel_wm_level..pri_val">pri_val</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(ret_wm-&gt;pri_val) *)1 == (typeof(wm-&gt;pri_val) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(ret_wm-&gt;pri_val) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(wm-&gt;pri_val) * 0l)) : (int *)8))))), ((ret_wm-&gt;pri_val) &gt; (wm-&gt;pri_val) ? (ret_wm-&gt;pri_val) : (wm-&gt;pri_val)), ({ typeof(ret_wm-&gt;pri_val) __UNIQUE_ID___x375 = (ret_wm-&gt;pri_val); typeof(wm-&gt;pri_val) __UNIQUE_ID___y376 = (wm-&gt;pri_val); ((__UNIQUE_ID___x375) &gt; (__UNIQUE_ID___y376) ? (__UNIQUE_ID___x375) : (__UNIQUE_ID___y376)); }))" data-ref="_M/max">max</a>(<a class="local col5 ref" href="#515ret_wm" title='ret_wm' data-ref="515ret_wm" data-ref-filename="515ret_wm">ret_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::pri_val" title='intel_wm_level::pri_val' data-ref="intel_wm_level::pri_val" data-ref-filename="intel_wm_level..pri_val">pri_val</a>, <a class="local col8 ref" href="#518wm" title='wm' data-ref="518wm" data-ref-filename="518wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::pri_val" title='intel_wm_level::pri_val' data-ref="intel_wm_level::pri_val" data-ref-filename="intel_wm_level..pri_val">pri_val</a>);</td></tr>
<tr><th id="3270">3270</th><td>		<a class="local col5 ref" href="#515ret_wm" title='ret_wm' data-ref="515ret_wm" data-ref-filename="515ret_wm">ret_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::spr_val" title='intel_wm_level::spr_val' data-ref="intel_wm_level::spr_val" data-ref-filename="intel_wm_level..spr_val">spr_val</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(ret_wm-&gt;spr_val) *)1 == (typeof(wm-&gt;spr_val) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(ret_wm-&gt;spr_val) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(wm-&gt;spr_val) * 0l)) : (int *)8))))), ((ret_wm-&gt;spr_val) &gt; (wm-&gt;spr_val) ? (ret_wm-&gt;spr_val) : (wm-&gt;spr_val)), ({ typeof(ret_wm-&gt;spr_val) __UNIQUE_ID___x379 = (ret_wm-&gt;spr_val); typeof(wm-&gt;spr_val) __UNIQUE_ID___y380 = (wm-&gt;spr_val); ((__UNIQUE_ID___x379) &gt; (__UNIQUE_ID___y380) ? (__UNIQUE_ID___x379) : (__UNIQUE_ID___y380)); }))" data-ref="_M/max">max</a>(<a class="local col5 ref" href="#515ret_wm" title='ret_wm' data-ref="515ret_wm" data-ref-filename="515ret_wm">ret_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::spr_val" title='intel_wm_level::spr_val' data-ref="intel_wm_level::spr_val" data-ref-filename="intel_wm_level..spr_val">spr_val</a>, <a class="local col8 ref" href="#518wm" title='wm' data-ref="518wm" data-ref-filename="518wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::spr_val" title='intel_wm_level::spr_val' data-ref="intel_wm_level::spr_val" data-ref-filename="intel_wm_level..spr_val">spr_val</a>);</td></tr>
<tr><th id="3271">3271</th><td>		<a class="local col5 ref" href="#515ret_wm" title='ret_wm' data-ref="515ret_wm" data-ref-filename="515ret_wm">ret_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::cur_val" title='intel_wm_level::cur_val' data-ref="intel_wm_level::cur_val" data-ref-filename="intel_wm_level..cur_val">cur_val</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(ret_wm-&gt;cur_val) *)1 == (typeof(wm-&gt;cur_val) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(ret_wm-&gt;cur_val) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(wm-&gt;cur_val) * 0l)) : (int *)8))))), ((ret_wm-&gt;cur_val) &gt; (wm-&gt;cur_val) ? (ret_wm-&gt;cur_val) : (wm-&gt;cur_val)), ({ typeof(ret_wm-&gt;cur_val) __UNIQUE_ID___x383 = (ret_wm-&gt;cur_val); typeof(wm-&gt;cur_val) __UNIQUE_ID___y384 = (wm-&gt;cur_val); ((__UNIQUE_ID___x383) &gt; (__UNIQUE_ID___y384) ? (__UNIQUE_ID___x383) : (__UNIQUE_ID___y384)); }))" data-ref="_M/max">max</a>(<a class="local col5 ref" href="#515ret_wm" title='ret_wm' data-ref="515ret_wm" data-ref-filename="515ret_wm">ret_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::cur_val" title='intel_wm_level::cur_val' data-ref="intel_wm_level::cur_val" data-ref-filename="intel_wm_level..cur_val">cur_val</a>, <a class="local col8 ref" href="#518wm" title='wm' data-ref="518wm" data-ref-filename="518wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::cur_val" title='intel_wm_level::cur_val' data-ref="intel_wm_level::cur_val" data-ref-filename="intel_wm_level..cur_val">cur_val</a>);</td></tr>
<tr><th id="3272">3272</th><td>		<a class="local col5 ref" href="#515ret_wm" title='ret_wm' data-ref="515ret_wm" data-ref-filename="515ret_wm">ret_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::fbc_val" title='intel_wm_level::fbc_val' data-ref="intel_wm_level::fbc_val" data-ref-filename="intel_wm_level..fbc_val">fbc_val</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(ret_wm-&gt;fbc_val) *)1 == (typeof(wm-&gt;fbc_val) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(ret_wm-&gt;fbc_val) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(wm-&gt;fbc_val) * 0l)) : (int *)8))))), ((ret_wm-&gt;fbc_val) &gt; (wm-&gt;fbc_val) ? (ret_wm-&gt;fbc_val) : (wm-&gt;fbc_val)), ({ typeof(ret_wm-&gt;fbc_val) __UNIQUE_ID___x387 = (ret_wm-&gt;fbc_val); typeof(wm-&gt;fbc_val) __UNIQUE_ID___y388 = (wm-&gt;fbc_val); ((__UNIQUE_ID___x387) &gt; (__UNIQUE_ID___y388) ? (__UNIQUE_ID___x387) : (__UNIQUE_ID___y388)); }))" data-ref="_M/max">max</a>(<a class="local col5 ref" href="#515ret_wm" title='ret_wm' data-ref="515ret_wm" data-ref-filename="515ret_wm">ret_wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::fbc_val" title='intel_wm_level::fbc_val' data-ref="intel_wm_level::fbc_val" data-ref-filename="intel_wm_level..fbc_val">fbc_val</a>, <a class="local col8 ref" href="#518wm" title='wm' data-ref="518wm" data-ref-filename="518wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::fbc_val" title='intel_wm_level::fbc_val' data-ref="intel_wm_level::fbc_val" data-ref-filename="intel_wm_level..fbc_val">fbc_val</a>);</td></tr>
<tr><th id="3273">3273</th><td>	}</td></tr>
<tr><th id="3274">3274</th><td>}</td></tr>
<tr><th id="3275">3275</th><td></td></tr>
<tr><th id="3276">3276</th><td><i  data-doc="ilk_wm_merge">/*</i></td></tr>
<tr><th id="3277">3277</th><td><i  data-doc="ilk_wm_merge"> * Merge all low power watermarks for all active pipes.</i></td></tr>
<tr><th id="3278">3278</th><td><i  data-doc="ilk_wm_merge"> */</i></td></tr>
<tr><th id="3279">3279</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ilk_wm_merge" title='ilk_wm_merge' data-type='void ilk_wm_merge(struct drm_i915_private * dev_priv, const struct intel_wm_config * config, const struct ilk_wm_maximums * max, struct intel_pipe_wm * merged)' data-ref="ilk_wm_merge" data-ref-filename="ilk_wm_merge">ilk_wm_merge</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="519dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="519dev_priv" data-ref-filename="519dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="3280">3280</th><td>			 <em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#intel_wm_config" title='intel_wm_config' data-ref="intel_wm_config" data-ref-filename="intel_wm_config">intel_wm_config</a> *<dfn class="local col0 decl" id="520config" title='config' data-type='const struct intel_wm_config *' data-ref="520config" data-ref-filename="520config">config</dfn>,</td></tr>
<tr><th id="3281">3281</th><td>			 <em>const</em> <b>struct</b> <a class="type" href="#ilk_wm_maximums" title='ilk_wm_maximums' data-ref="ilk_wm_maximums" data-ref-filename="ilk_wm_maximums">ilk_wm_maximums</a> *<dfn class="local col1 decl" id="521max" title='max' data-type='const struct ilk_wm_maximums *' data-ref="521max" data-ref-filename="521max">max</dfn>,</td></tr>
<tr><th id="3282">3282</th><td>			 <b>struct</b> <a class="type" href="intel_drv.h.html#intel_pipe_wm" title='intel_pipe_wm' data-ref="intel_pipe_wm" data-ref-filename="intel_pipe_wm">intel_pipe_wm</a> *<dfn class="local col2 decl" id="522merged" title='merged' data-type='struct intel_pipe_wm *' data-ref="522merged" data-ref-filename="522merged">merged</dfn>)</td></tr>
<tr><th id="3283">3283</th><td>{</td></tr>
<tr><th id="3284">3284</th><td>	<em>int</em> <dfn class="local col3 decl" id="523level" title='level' data-type='int' data-ref="523level" data-ref-filename="523level">level</dfn>, <dfn class="local col4 decl" id="524max_level" title='max_level' data-type='int' data-ref="524max_level" data-ref-filename="524max_level">max_level</dfn> = <a class="ref fn" href="#ilk_wm_max_level" title='ilk_wm_max_level' data-ref="ilk_wm_max_level" data-ref-filename="ilk_wm_max_level">ilk_wm_max_level</a>(<a class="local col9 ref" href="#519dev_priv" title='dev_priv' data-ref="519dev_priv" data-ref-filename="519dev_priv">dev_priv</a>);</td></tr>
<tr><th id="3285">3285</th><td>	<em>int</em> <dfn class="local col5 decl" id="525last_enabled_level" title='last_enabled_level' data-type='int' data-ref="525last_enabled_level" data-ref-filename="525last_enabled_level">last_enabled_level</dfn> = <a class="local col4 ref" href="#524max_level" title='max_level' data-ref="524max_level" data-ref-filename="524max_level">max_level</a>;</td></tr>
<tr><th id="3286">3286</th><td></td></tr>
<tr><th id="3287">3287</th><td>	<i>/* ILK/SNB/IVB: LP1+ watermarks only w/ single pipe */</i></td></tr>
<tr><th id="3288">3288</th><td>	<b>if</b> ((<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col9 ref" href="#519dev_priv" title='dev_priv' data-ref="519dev_priv" data-ref-filename="519dev_priv">dev_priv</a>) &lt;= <var>6</var> || <a class="macro" href="i915_drv.h.html#2115" title="IS_PLATFORM(dev_priv, INTEL_IVYBRIDGE)" data-ref="_M/IS_IVYBRIDGE">IS_IVYBRIDGE</a>(<a class="local col9 ref" href="#519dev_priv" title='dev_priv' data-ref="519dev_priv" data-ref-filename="519dev_priv">dev_priv</a>)) &amp;&amp;</td></tr>
<tr><th id="3289">3289</th><td>	    <a class="local col0 ref" href="#520config" title='config' data-ref="520config" data-ref-filename="520config">config</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_config::num_pipes_active" title='intel_wm_config::num_pipes_active' data-ref="intel_wm_config::num_pipes_active" data-ref-filename="intel_wm_config..num_pipes_active">num_pipes_active</a> &gt; <var>1</var>)</td></tr>
<tr><th id="3290">3290</th><td>		<a class="local col5 ref" href="#525last_enabled_level" title='last_enabled_level' data-ref="525last_enabled_level" data-ref-filename="525last_enabled_level">last_enabled_level</a> = <var>0</var>;</td></tr>
<tr><th id="3291">3291</th><td></td></tr>
<tr><th id="3292">3292</th><td>	<i>/* ILK: FBC WM must be disabled always */</i></td></tr>
<tr><th id="3293">3293</th><td>	<a class="local col2 ref" href="#522merged" title='merged' data-ref="522merged" data-ref-filename="522merged">merged</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::fbc_wm_enabled" title='intel_pipe_wm::fbc_wm_enabled' data-ref="intel_pipe_wm::fbc_wm_enabled" data-ref-filename="intel_pipe_wm..fbc_wm_enabled">fbc_wm_enabled</a> = <a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col9 ref" href="#519dev_priv" title='dev_priv' data-ref="519dev_priv" data-ref-filename="519dev_priv">dev_priv</a>) &gt;= <var>6</var>;</td></tr>
<tr><th id="3294">3294</th><td></td></tr>
<tr><th id="3295">3295</th><td>	<i>/* merge each WM1+ level */</i></td></tr>
<tr><th id="3296">3296</th><td>	<b>for</b> (<a class="local col3 ref" href="#523level" title='level' data-ref="523level" data-ref-filename="523level">level</a> = <var>1</var>; <a class="local col3 ref" href="#523level" title='level' data-ref="523level" data-ref-filename="523level">level</a> &lt;= <a class="local col4 ref" href="#524max_level" title='max_level' data-ref="524max_level" data-ref-filename="524max_level">max_level</a>; <a class="local col3 ref" href="#523level" title='level' data-ref="523level" data-ref-filename="523level">level</a>++) {</td></tr>
<tr><th id="3297">3297</th><td>		<b>struct</b> <a class="type" href="i915_drv.h.html#intel_wm_level" title='intel_wm_level' data-ref="intel_wm_level" data-ref-filename="intel_wm_level">intel_wm_level</a> *<dfn class="local col6 decl" id="526wm" title='wm' data-type='struct intel_wm_level *' data-ref="526wm" data-ref-filename="526wm">wm</dfn> = &amp;<a class="local col2 ref" href="#522merged" title='merged' data-ref="522merged" data-ref-filename="522merged">merged</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>[<a class="local col3 ref" href="#523level" title='level' data-ref="523level" data-ref-filename="523level">level</a>];</td></tr>
<tr><th id="3298">3298</th><td></td></tr>
<tr><th id="3299">3299</th><td>		<a class="tu ref fn" href="#ilk_merge_wm_level" title='ilk_merge_wm_level' data-use='c' data-ref="ilk_merge_wm_level" data-ref-filename="ilk_merge_wm_level">ilk_merge_wm_level</a>(<a class="local col9 ref" href="#519dev_priv" title='dev_priv' data-ref="519dev_priv" data-ref-filename="519dev_priv">dev_priv</a>, <a class="local col3 ref" href="#523level" title='level' data-ref="523level" data-ref-filename="523level">level</a>, <a class="local col6 ref" href="#526wm" title='wm' data-ref="526wm" data-ref-filename="526wm">wm</a>);</td></tr>
<tr><th id="3300">3300</th><td></td></tr>
<tr><th id="3301">3301</th><td>		<b>if</b> (<a class="local col3 ref" href="#523level" title='level' data-ref="523level" data-ref-filename="523level">level</a> &gt; <a class="local col5 ref" href="#525last_enabled_level" title='last_enabled_level' data-ref="525last_enabled_level" data-ref-filename="525last_enabled_level">last_enabled_level</a>)</td></tr>
<tr><th id="3302">3302</th><td>			<a class="local col6 ref" href="#526wm" title='wm' data-ref="526wm" data-ref-filename="526wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="3303">3303</th><td>		<b>else</b> <b>if</b> (!<a class="tu ref fn" href="#ilk_validate_wm_level" title='ilk_validate_wm_level' data-use='c' data-ref="ilk_validate_wm_level" data-ref-filename="ilk_validate_wm_level">ilk_validate_wm_level</a>(<a class="local col3 ref" href="#523level" title='level' data-ref="523level" data-ref-filename="523level">level</a>, <a class="local col1 ref" href="#521max" title='max' data-ref="521max" data-ref-filename="521max">max</a>, <a class="local col6 ref" href="#526wm" title='wm' data-ref="526wm" data-ref-filename="526wm">wm</a>))</td></tr>
<tr><th id="3304">3304</th><td>			<i>/* make sure all following levels get disabled */</i></td></tr>
<tr><th id="3305">3305</th><td>			<a class="local col5 ref" href="#525last_enabled_level" title='last_enabled_level' data-ref="525last_enabled_level" data-ref-filename="525last_enabled_level">last_enabled_level</a> = <a class="local col3 ref" href="#523level" title='level' data-ref="523level" data-ref-filename="523level">level</a> - <var>1</var>;</td></tr>
<tr><th id="3306">3306</th><td></td></tr>
<tr><th id="3307">3307</th><td>		<i>/*</i></td></tr>
<tr><th id="3308">3308</th><td><i>		 * The spec says it is preferred to disable</i></td></tr>
<tr><th id="3309">3309</th><td><i>		 * FBC WMs instead of disabling a WM level.</i></td></tr>
<tr><th id="3310">3310</th><td><i>		 */</i></td></tr>
<tr><th id="3311">3311</th><td>		<b>if</b> (<a class="local col6 ref" href="#526wm" title='wm' data-ref="526wm" data-ref-filename="526wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::fbc_val" title='intel_wm_level::fbc_val' data-ref="intel_wm_level::fbc_val" data-ref-filename="intel_wm_level..fbc_val">fbc_val</a> &gt; <a class="local col1 ref" href="#521max" title='max' data-ref="521max" data-ref-filename="521max">max</a>-&gt;<a class="tu ref field" href="#ilk_wm_maximums::fbc" title='ilk_wm_maximums::fbc' data-use='r' data-ref="ilk_wm_maximums::fbc" data-ref-filename="ilk_wm_maximums..fbc">fbc</a>) {</td></tr>
<tr><th id="3312">3312</th><td>			<b>if</b> (<a class="local col6 ref" href="#526wm" title='wm' data-ref="526wm" data-ref-filename="526wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a>)</td></tr>
<tr><th id="3313">3313</th><td>				<a class="local col2 ref" href="#522merged" title='merged' data-ref="522merged" data-ref-filename="522merged">merged</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::fbc_wm_enabled" title='intel_pipe_wm::fbc_wm_enabled' data-ref="intel_pipe_wm::fbc_wm_enabled" data-ref-filename="intel_pipe_wm..fbc_wm_enabled">fbc_wm_enabled</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="3314">3314</th><td>			<a class="local col6 ref" href="#526wm" title='wm' data-ref="526wm" data-ref-filename="526wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::fbc_val" title='intel_wm_level::fbc_val' data-ref="intel_wm_level::fbc_val" data-ref-filename="intel_wm_level..fbc_val">fbc_val</a> = <var>0</var>;</td></tr>
<tr><th id="3315">3315</th><td>		}</td></tr>
<tr><th id="3316">3316</th><td>	}</td></tr>
<tr><th id="3317">3317</th><td></td></tr>
<tr><th id="3318">3318</th><td>	<i>/* ILK: LP2+ must be disabled when FBC WM is disabled but FBC enabled */</i></td></tr>
<tr><th id="3319">3319</th><td>	<i>/*</i></td></tr>
<tr><th id="3320">3320</th><td><i>	 * FIXME this is racy. FBC might get enabled later.</i></td></tr>
<tr><th id="3321">3321</th><td><i>	 * What we should check here is whether FBC can be</i></td></tr>
<tr><th id="3322">3322</th><td><i>	 * enabled sometime later.</i></td></tr>
<tr><th id="3323">3323</th><td><i>	 */</i></td></tr>
<tr><th id="3324">3324</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(5))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (5))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col9 ref" href="#519dev_priv" title='dev_priv' data-ref="519dev_priv" data-ref-filename="519dev_priv">dev_priv</a>, <var>5</var>) &amp;&amp; !<a class="local col2 ref" href="#522merged" title='merged' data-ref="522merged" data-ref-filename="522merged">merged</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::fbc_wm_enabled" title='intel_pipe_wm::fbc_wm_enabled' data-ref="intel_pipe_wm::fbc_wm_enabled" data-ref-filename="intel_pipe_wm..fbc_wm_enabled">fbc_wm_enabled</a> &amp;&amp;</td></tr>
<tr><th id="3325">3325</th><td>	    <a class="ref fn" href="display/intel_fbc.h.html#intel_fbc_is_active" title='intel_fbc_is_active' data-ref="intel_fbc_is_active" data-ref-filename="intel_fbc_is_active">intel_fbc_is_active</a>(<a class="local col9 ref" href="#519dev_priv" title='dev_priv' data-ref="519dev_priv" data-ref-filename="519dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="3326">3326</th><td>		<b>for</b> (<a class="local col3 ref" href="#523level" title='level' data-ref="523level" data-ref-filename="523level">level</a> = <var>2</var>; <a class="local col3 ref" href="#523level" title='level' data-ref="523level" data-ref-filename="523level">level</a> &lt;= <a class="local col4 ref" href="#524max_level" title='max_level' data-ref="524max_level" data-ref-filename="524max_level">max_level</a>; <a class="local col3 ref" href="#523level" title='level' data-ref="523level" data-ref-filename="523level">level</a>++) {</td></tr>
<tr><th id="3327">3327</th><td>			<b>struct</b> <a class="type" href="i915_drv.h.html#intel_wm_level" title='intel_wm_level' data-ref="intel_wm_level" data-ref-filename="intel_wm_level">intel_wm_level</a> *<dfn class="local col7 decl" id="527wm" title='wm' data-type='struct intel_wm_level *' data-ref="527wm" data-ref-filename="527wm">wm</dfn> = &amp;<a class="local col2 ref" href="#522merged" title='merged' data-ref="522merged" data-ref-filename="522merged">merged</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>[<a class="local col3 ref" href="#523level" title='level' data-ref="523level" data-ref-filename="523level">level</a>];</td></tr>
<tr><th id="3328">3328</th><td></td></tr>
<tr><th id="3329">3329</th><td>			<a class="local col7 ref" href="#527wm" title='wm' data-ref="527wm" data-ref-filename="527wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="3330">3330</th><td>		}</td></tr>
<tr><th id="3331">3331</th><td>	}</td></tr>
<tr><th id="3332">3332</th><td>}</td></tr>
<tr><th id="3333">3333</th><td></td></tr>
<tr><th id="3334">3334</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="ilk_wm_lp_to_level" title='ilk_wm_lp_to_level' data-type='int ilk_wm_lp_to_level(int wm_lp, const struct intel_pipe_wm * pipe_wm)' data-ref="ilk_wm_lp_to_level" data-ref-filename="ilk_wm_lp_to_level">ilk_wm_lp_to_level</dfn>(<em>int</em> <dfn class="local col8 decl" id="528wm_lp" title='wm_lp' data-type='int' data-ref="528wm_lp" data-ref-filename="528wm_lp">wm_lp</dfn>, <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_pipe_wm" title='intel_pipe_wm' data-ref="intel_pipe_wm" data-ref-filename="intel_pipe_wm">intel_pipe_wm</a> *<dfn class="local col9 decl" id="529pipe_wm" title='pipe_wm' data-type='const struct intel_pipe_wm *' data-ref="529pipe_wm" data-ref-filename="529pipe_wm">pipe_wm</dfn>)</td></tr>
<tr><th id="3335">3335</th><td>{</td></tr>
<tr><th id="3336">3336</th><td>	<i>/* LP1,LP2,LP3 levels are either 1,2,3 or 1,3,4 */</i></td></tr>
<tr><th id="3337">3337</th><td>	<b>return</b> <a class="local col8 ref" href="#528wm_lp" title='wm_lp' data-ref="528wm_lp" data-ref-filename="528wm_lp">wm_lp</a> + (<a class="local col8 ref" href="#528wm_lp" title='wm_lp' data-ref="528wm_lp" data-ref-filename="528wm_lp">wm_lp</a> &gt;= <var>2</var> &amp;&amp; <a class="local col9 ref" href="#529pipe_wm" title='pipe_wm' data-ref="529pipe_wm" data-ref-filename="529pipe_wm">pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>[<var>4</var>].<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a>);</td></tr>
<tr><th id="3338">3338</th><td>}</td></tr>
<tr><th id="3339">3339</th><td></td></tr>
<tr><th id="3340">3340</th><td><i  data-doc="ilk_wm_lp_latency">/* The value we need to program into the WM_LPx latency field */</i></td></tr>
<tr><th id="3341">3341</th><td><em>static</em> <em>unsigned</em> <em>int</em> <dfn class="tu decl def fn" id="ilk_wm_lp_latency" title='ilk_wm_lp_latency' data-type='unsigned int ilk_wm_lp_latency(struct drm_i915_private * dev_priv, int level)' data-ref="ilk_wm_lp_latency" data-ref-filename="ilk_wm_lp_latency">ilk_wm_lp_latency</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="530dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="530dev_priv" data-ref-filename="530dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="3342">3342</th><td>				      <em>int</em> <dfn class="local col1 decl" id="531level" title='level' data-type='int' data-ref="531level" data-ref-filename="531level">level</dfn>)</td></tr>
<tr><th id="3343">3343</th><td>{</td></tr>
<tr><th id="3344">3344</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2120" title="IS_PLATFORM(dev_priv, INTEL_HASWELL)" data-ref="_M/IS_HASWELL">IS_HASWELL</a>(<a class="local col0 ref" href="#530dev_priv" title='dev_priv' data-ref="530dev_priv" data-ref-filename="530dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col0 ref" href="#530dev_priv" title='dev_priv' data-ref="530dev_priv" data-ref-filename="530dev_priv">dev_priv</a>))</td></tr>
<tr><th id="3345">3345</th><td>		<b>return</b> <var>2</var> * <a class="local col1 ref" href="#531level" title='level' data-ref="531level" data-ref-filename="531level">level</a>;</td></tr>
<tr><th id="3346">3346</th><td>	<b>else</b></td></tr>
<tr><th id="3347">3347</th><td>		<b>return</b> <a class="local col0 ref" href="#530dev_priv" title='dev_priv' data-ref="530dev_priv" data-ref-filename="530dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>[<a class="local col1 ref" href="#531level" title='level' data-ref="531level" data-ref-filename="531level">level</a>];</td></tr>
<tr><th id="3348">3348</th><td>}</td></tr>
<tr><th id="3349">3349</th><td></td></tr>
<tr><th id="3350">3350</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ilk_compute_wm_results" title='ilk_compute_wm_results' data-type='void ilk_compute_wm_results(struct drm_i915_private * dev_priv, const struct intel_pipe_wm * merged, enum intel_ddb_partitioning partitioning, struct ilk_wm_values * results)' data-ref="ilk_compute_wm_results" data-ref-filename="ilk_compute_wm_results">ilk_compute_wm_results</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="532dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="532dev_priv" data-ref-filename="532dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="3351">3351</th><td>				   <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_pipe_wm" title='intel_pipe_wm' data-ref="intel_pipe_wm" data-ref-filename="intel_pipe_wm">intel_pipe_wm</a> *<dfn class="local col3 decl" id="533merged" title='merged' data-type='const struct intel_pipe_wm *' data-ref="533merged" data-ref-filename="533merged">merged</dfn>,</td></tr>
<tr><th id="3352">3352</th><td>				   <b>enum</b> <a class="type" href="i915_drv.h.html#intel_ddb_partitioning" title='intel_ddb_partitioning' data-ref="intel_ddb_partitioning" data-ref-filename="intel_ddb_partitioning">intel_ddb_partitioning</a> <dfn class="local col4 decl" id="534partitioning" title='partitioning' data-type='enum intel_ddb_partitioning' data-ref="534partitioning" data-ref-filename="534partitioning">partitioning</dfn>,</td></tr>
<tr><th id="3353">3353</th><td>				   <b>struct</b> <a class="type" href="i915_drv.h.html#ilk_wm_values" title='ilk_wm_values' data-ref="ilk_wm_values" data-ref-filename="ilk_wm_values">ilk_wm_values</a> *<dfn class="local col5 decl" id="535results" title='results' data-type='struct ilk_wm_values *' data-ref="535results" data-ref-filename="535results">results</dfn>)</td></tr>
<tr><th id="3354">3354</th><td>{</td></tr>
<tr><th id="3355">3355</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col6 decl" id="536intel_crtc" title='intel_crtc' data-type='struct intel_crtc *' data-ref="536intel_crtc" data-ref-filename="536intel_crtc">intel_crtc</dfn>;</td></tr>
<tr><th id="3356">3356</th><td>	<em>int</em> <dfn class="local col7 decl" id="537level" title='level' data-type='int' data-ref="537level" data-ref-filename="537level">level</dfn>, <dfn class="local col8 decl" id="538wm_lp" title='wm_lp' data-type='int' data-ref="538wm_lp" data-ref-filename="538wm_lp">wm_lp</dfn>;</td></tr>
<tr><th id="3357">3357</th><td></td></tr>
<tr><th id="3358">3358</th><td>	<a class="local col5 ref" href="#535results" title='results' data-ref="535results" data-ref-filename="535results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::enable_fbc_wm" title='ilk_wm_values::enable_fbc_wm' data-ref="ilk_wm_values::enable_fbc_wm" data-ref-filename="ilk_wm_values..enable_fbc_wm">enable_fbc_wm</a> = <a class="local col3 ref" href="#533merged" title='merged' data-ref="533merged" data-ref-filename="533merged">merged</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::fbc_wm_enabled" title='intel_pipe_wm::fbc_wm_enabled' data-ref="intel_pipe_wm::fbc_wm_enabled" data-ref-filename="intel_pipe_wm..fbc_wm_enabled">fbc_wm_enabled</a>;</td></tr>
<tr><th id="3359">3359</th><td>	<a class="local col5 ref" href="#535results" title='results' data-ref="535results" data-ref-filename="535results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::partitioning" title='ilk_wm_values::partitioning' data-ref="ilk_wm_values::partitioning" data-ref-filename="ilk_wm_values..partitioning">partitioning</a> = <a class="local col4 ref" href="#534partitioning" title='partitioning' data-ref="534partitioning" data-ref-filename="534partitioning">partitioning</a>;</td></tr>
<tr><th id="3360">3360</th><td></td></tr>
<tr><th id="3361">3361</th><td>	<i>/* LP1+ register values */</i></td></tr>
<tr><th id="3362">3362</th><td>	<b>for</b> (<a class="local col8 ref" href="#538wm_lp" title='wm_lp' data-ref="538wm_lp" data-ref-filename="538wm_lp">wm_lp</a> = <var>1</var>; <a class="local col8 ref" href="#538wm_lp" title='wm_lp' data-ref="538wm_lp" data-ref-filename="538wm_lp">wm_lp</a> &lt;= <var>3</var>; <a class="local col8 ref" href="#538wm_lp" title='wm_lp' data-ref="538wm_lp" data-ref-filename="538wm_lp">wm_lp</a>++) {</td></tr>
<tr><th id="3363">3363</th><td>		<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#intel_wm_level" title='intel_wm_level' data-ref="intel_wm_level" data-ref-filename="intel_wm_level">intel_wm_level</a> *<dfn class="local col9 decl" id="539r" title='r' data-type='const struct intel_wm_level *' data-ref="539r" data-ref-filename="539r">r</dfn>;</td></tr>
<tr><th id="3364">3364</th><td></td></tr>
<tr><th id="3365">3365</th><td>		<a class="local col7 ref" href="#537level" title='level' data-ref="537level" data-ref-filename="537level">level</a> = <a class="tu ref fn" href="#ilk_wm_lp_to_level" title='ilk_wm_lp_to_level' data-use='c' data-ref="ilk_wm_lp_to_level" data-ref-filename="ilk_wm_lp_to_level">ilk_wm_lp_to_level</a>(<a class="local col8 ref" href="#538wm_lp" title='wm_lp' data-ref="538wm_lp" data-ref-filename="538wm_lp">wm_lp</a>, <a class="local col3 ref" href="#533merged" title='merged' data-ref="533merged" data-ref-filename="533merged">merged</a>);</td></tr>
<tr><th id="3366">3366</th><td></td></tr>
<tr><th id="3367">3367</th><td>		<a class="local col9 ref" href="#539r" title='r' data-ref="539r" data-ref-filename="539r">r</a> = &amp;<a class="local col3 ref" href="#533merged" title='merged' data-ref="533merged" data-ref-filename="533merged">merged</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>[<a class="local col7 ref" href="#537level" title='level' data-ref="537level" data-ref-filename="537level">level</a>];</td></tr>
<tr><th id="3368">3368</th><td></td></tr>
<tr><th id="3369">3369</th><td>		<i>/*</i></td></tr>
<tr><th id="3370">3370</th><td><i>		 * Maintain the watermark values even if the level is</i></td></tr>
<tr><th id="3371">3371</th><td><i>		 * disabled. Doing otherwise could cause underruns.</i></td></tr>
<tr><th id="3372">3372</th><td><i>		 */</i></td></tr>
<tr><th id="3373">3373</th><td>		<a class="local col5 ref" href="#535results" title='results' data-ref="535results" data-ref-filename="535results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<a class="local col8 ref" href="#538wm_lp" title='wm_lp' data-ref="538wm_lp" data-ref-filename="538wm_lp">wm_lp</a> - <var>1</var>] =</td></tr>
<tr><th id="3374">3374</th><td>			(<a class="tu ref fn" href="#ilk_wm_lp_latency" title='ilk_wm_lp_latency' data-use='c' data-ref="ilk_wm_lp_latency" data-ref-filename="ilk_wm_lp_latency">ilk_wm_lp_latency</a>(<a class="local col2 ref" href="#532dev_priv" title='dev_priv' data-ref="532dev_priv" data-ref-filename="532dev_priv">dev_priv</a>, <a class="local col7 ref" href="#537level" title='level' data-ref="537level" data-ref-filename="537level">level</a>) &lt;&lt; <a class="macro" href="i915_reg.h.html#6116" title="24" data-ref="_M/WM1_LP_LATENCY_SHIFT">WM1_LP_LATENCY_SHIFT</a>) |</td></tr>
<tr><th id="3375">3375</th><td>			(<a class="local col9 ref" href="#539r" title='r' data-ref="539r" data-ref-filename="539r">r</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::pri_val" title='intel_wm_level::pri_val' data-ref="intel_wm_level::pri_val" data-ref-filename="intel_wm_level..pri_val">pri_val</a> &lt;&lt; <a class="macro" href="i915_reg.h.html#6122" title="8" data-ref="_M/WM1_LP_SR_SHIFT">WM1_LP_SR_SHIFT</a>) |</td></tr>
<tr><th id="3376">3376</th><td>			<a class="local col9 ref" href="#539r" title='r' data-ref="539r" data-ref-filename="539r">r</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::cur_val" title='intel_wm_level::cur_val' data-ref="intel_wm_level::cur_val" data-ref-filename="intel_wm_level..cur_val">cur_val</a>;</td></tr>
<tr><th id="3377">3377</th><td></td></tr>
<tr><th id="3378">3378</th><td>		<b>if</b> (<a class="local col9 ref" href="#539r" title='r' data-ref="539r" data-ref-filename="539r">r</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a>)</td></tr>
<tr><th id="3379">3379</th><td>			<a class="local col5 ref" href="#535results" title='results' data-ref="535results" data-ref-filename="535results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<a class="local col8 ref" href="#538wm_lp" title='wm_lp' data-ref="538wm_lp" data-ref-filename="538wm_lp">wm_lp</a> - <var>1</var>] |= <a class="macro" href="i915_reg.h.html#6115" title="(1 &lt;&lt; 31)" data-ref="_M/WM1_LP_SR_EN">WM1_LP_SR_EN</a>;</td></tr>
<tr><th id="3380">3380</th><td></td></tr>
<tr><th id="3381">3381</th><td>		<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col2 ref" href="#532dev_priv" title='dev_priv' data-ref="532dev_priv" data-ref-filename="532dev_priv">dev_priv</a>) &gt;= <var>8</var>)</td></tr>
<tr><th id="3382">3382</th><td>			<a class="local col5 ref" href="#535results" title='results' data-ref="535results" data-ref-filename="535results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<a class="local col8 ref" href="#538wm_lp" title='wm_lp' data-ref="538wm_lp" data-ref-filename="538wm_lp">wm_lp</a> - <var>1</var>] |=</td></tr>
<tr><th id="3383">3383</th><td>				<a class="local col9 ref" href="#539r" title='r' data-ref="539r" data-ref-filename="539r">r</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::fbc_val" title='intel_wm_level::fbc_val' data-ref="intel_wm_level::fbc_val" data-ref-filename="intel_wm_level..fbc_val">fbc_val</a> &lt;&lt; <a class="macro" href="i915_reg.h.html#6120" title="19" data-ref="_M/WM1_LP_FBC_SHIFT_BDW">WM1_LP_FBC_SHIFT_BDW</a>;</td></tr>
<tr><th id="3384">3384</th><td>		<b>else</b></td></tr>
<tr><th id="3385">3385</th><td>			<a class="local col5 ref" href="#535results" title='results' data-ref="535results" data-ref-filename="535results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<a class="local col8 ref" href="#538wm_lp" title='wm_lp' data-ref="538wm_lp" data-ref-filename="538wm_lp">wm_lp</a> - <var>1</var>] |=</td></tr>
<tr><th id="3386">3386</th><td>				<a class="local col9 ref" href="#539r" title='r' data-ref="539r" data-ref-filename="539r">r</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::fbc_val" title='intel_wm_level::fbc_val' data-ref="intel_wm_level::fbc_val" data-ref-filename="intel_wm_level..fbc_val">fbc_val</a> &lt;&lt; <a class="macro" href="i915_reg.h.html#6119" title="20" data-ref="_M/WM1_LP_FBC_SHIFT">WM1_LP_FBC_SHIFT</a>;</td></tr>
<tr><th id="3387">3387</th><td></td></tr>
<tr><th id="3388">3388</th><td>		<i>/*</i></td></tr>
<tr><th id="3389">3389</th><td><i>		 * Always set WM1S_LP_EN when spr_val != 0, even if the</i></td></tr>
<tr><th id="3390">3390</th><td><i>		 * level is disabled. Doing otherwise could cause underruns.</i></td></tr>
<tr><th id="3391">3391</th><td><i>		 */</i></td></tr>
<tr><th id="3392">3392</th><td>		<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col2 ref" href="#532dev_priv" title='dev_priv' data-ref="532dev_priv" data-ref-filename="532dev_priv">dev_priv</a>) &lt;= <var>6</var> &amp;&amp; <a class="local col9 ref" href="#539r" title='r' data-ref="539r" data-ref-filename="539r">r</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::spr_val" title='intel_wm_level::spr_val' data-ref="intel_wm_level::spr_val" data-ref-filename="intel_wm_level..spr_val">spr_val</a>) {</td></tr>
<tr><th id="3393">3393</th><td>			<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((wm_lp != 1)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;wm_lp != 1&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (3393), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (391)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col8 ref" href="#538wm_lp" title='wm_lp' data-ref="538wm_lp" data-ref-filename="538wm_lp">wm_lp</a> != <var>1</var>);</td></tr>
<tr><th id="3394">3394</th><td>			<a class="local col5 ref" href="#535results" title='results' data-ref="535results" data-ref-filename="535results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp_spr" title='ilk_wm_values::wm_lp_spr' data-ref="ilk_wm_values::wm_lp_spr" data-ref-filename="ilk_wm_values..wm_lp_spr">wm_lp_spr</a>[<a class="local col8 ref" href="#538wm_lp" title='wm_lp' data-ref="538wm_lp" data-ref-filename="538wm_lp">wm_lp</a> - <var>1</var>] = <a class="macro" href="i915_reg.h.html#6131" title="(1 &lt;&lt; 31)" data-ref="_M/WM1S_LP_EN">WM1S_LP_EN</a> | <a class="local col9 ref" href="#539r" title='r' data-ref="539r" data-ref-filename="539r">r</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::spr_val" title='intel_wm_level::spr_val' data-ref="intel_wm_level::spr_val" data-ref-filename="intel_wm_level..spr_val">spr_val</a>;</td></tr>
<tr><th id="3395">3395</th><td>		} <b>else</b></td></tr>
<tr><th id="3396">3396</th><td>			<a class="local col5 ref" href="#535results" title='results' data-ref="535results" data-ref-filename="535results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp_spr" title='ilk_wm_values::wm_lp_spr' data-ref="ilk_wm_values::wm_lp_spr" data-ref-filename="ilk_wm_values..wm_lp_spr">wm_lp_spr</a>[<a class="local col8 ref" href="#538wm_lp" title='wm_lp' data-ref="538wm_lp" data-ref-filename="538wm_lp">wm_lp</a> - <var>1</var>] = <a class="local col9 ref" href="#539r" title='r' data-ref="539r" data-ref-filename="539r">r</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::spr_val" title='intel_wm_level::spr_val' data-ref="intel_wm_level::spr_val" data-ref-filename="intel_wm_level..spr_val">spr_val</a>;</td></tr>
<tr><th id="3397">3397</th><td>	}</td></tr>
<tr><th id="3398">3398</th><td></td></tr>
<tr><th id="3399">3399</th><td>	<i>/* LP0 register values */</i></td></tr>
<tr><th id="3400">3400</th><td>	<a class="macro" href="display/intel_display.h.html#278" title="for (intel_crtc = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next); do { extern void __compiletime_assert_3400(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(((typeof(*intel_crtc) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(void))))) __compiletime_assert_3400(); } while (0); ((typeof(*intel_crtc) *)(__mptr - __builtin_offsetof(typeof(*intel_crtc), base.head))); }); &amp;intel_crtc-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list); intel_crtc = ({ void *__mptr = (void *)((intel_crtc)-&gt;base.head.next); do { extern void __compiletime_assert_3400(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((intel_crtc)-&gt;base.head.next)), typeof(((typeof(*(intel_crtc)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((intel_crtc)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_3400(); } while (0); ((typeof(*(intel_crtc)) *)(__mptr - __builtin_offsetof(typeof(*(intel_crtc)), base.head))); }))" data-ref="_M/for_each_intel_crtc">for_each_intel_crtc</a>(&amp;<a class="local col2 ref" href="#532dev_priv" title='dev_priv' data-ref="532dev_priv" data-ref-filename="532dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col6 ref" href="#536intel_crtc" title='intel_crtc' data-ref="536intel_crtc" data-ref-filename="536intel_crtc">intel_crtc</a>) {</td></tr>
<tr><th id="3401">3401</th><td>		<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col0 decl" id="540pipe" title='pipe' data-type='enum pipe' data-ref="540pipe" data-ref-filename="540pipe">pipe</dfn> = <a class="local col6 ref" href="#536intel_crtc" title='intel_crtc' data-ref="536intel_crtc" data-ref-filename="536intel_crtc">intel_crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::pipe" title='intel_crtc::pipe' data-ref="intel_crtc::pipe" data-ref-filename="intel_crtc..pipe">pipe</a>;</td></tr>
<tr><th id="3402">3402</th><td>		<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#intel_wm_level" title='intel_wm_level' data-ref="intel_wm_level" data-ref-filename="intel_wm_level">intel_wm_level</a> *<dfn class="local col1 decl" id="541r" title='r' data-type='const struct intel_wm_level *' data-ref="541r" data-ref-filename="541r">r</dfn> =</td></tr>
<tr><th id="3403">3403</th><td>			&amp;<a class="local col6 ref" href="#536intel_crtc" title='intel_crtc' data-ref="536intel_crtc" data-ref-filename="536intel_crtc">intel_crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::ilk" title='intel_crtc::(anonymous struct)::(anonymous union)::ilk' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::ilk" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..ilk">ilk</a>.<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>[<var>0</var>];</td></tr>
<tr><th id="3404">3404</th><td></td></tr>
<tr><th id="3405">3405</th><td>		<b>if</b> (<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((!r-&gt;enable)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;!r-&gt;enable&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (3405), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (393)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(!<a class="local col1 ref" href="#541r" title='r' data-ref="541r" data-ref-filename="541r">r</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a>))</td></tr>
<tr><th id="3406">3406</th><td>			<b>continue</b>;</td></tr>
<tr><th id="3407">3407</th><td></td></tr>
<tr><th id="3408">3408</th><td>		<a class="local col5 ref" href="#535results" title='results' data-ref="535results" data-ref-filename="535results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_linetime" title='ilk_wm_values::wm_linetime' data-ref="ilk_wm_values::wm_linetime" data-ref-filename="ilk_wm_values..wm_linetime">wm_linetime</a>[<a class="local col0 ref" href="#540pipe" title='pipe' data-ref="540pipe" data-ref-filename="540pipe">pipe</a>] = <a class="local col6 ref" href="#536intel_crtc" title='intel_crtc' data-ref="536intel_crtc" data-ref-filename="536intel_crtc">intel_crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::ilk" title='intel_crtc::(anonymous struct)::(anonymous union)::ilk' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::ilk" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..ilk">ilk</a>.<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::linetime" title='intel_pipe_wm::linetime' data-ref="intel_pipe_wm::linetime" data-ref-filename="intel_pipe_wm..linetime">linetime</a>;</td></tr>
<tr><th id="3409">3409</th><td></td></tr>
<tr><th id="3410">3410</th><td>		<a class="local col5 ref" href="#535results" title='results' data-ref="535results" data-ref-filename="535results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_pipe" title='ilk_wm_values::wm_pipe' data-ref="ilk_wm_values::wm_pipe" data-ref-filename="ilk_wm_values..wm_pipe">wm_pipe</a>[<a class="local col0 ref" href="#540pipe" title='pipe' data-ref="540pipe" data-ref-filename="540pipe">pipe</a>] =</td></tr>
<tr><th id="3411">3411</th><td>			(<a class="local col1 ref" href="#541r" title='r' data-ref="541r" data-ref-filename="541r">r</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::pri_val" title='intel_wm_level::pri_val' data-ref="intel_wm_level::pri_val" data-ref-filename="intel_wm_level..pri_val">pri_val</a> &lt;&lt; <a class="macro" href="i915_reg.h.html#6107" title="16" data-ref="_M/WM0_PIPE_PLANE_SHIFT">WM0_PIPE_PLANE_SHIFT</a>) |</td></tr>
<tr><th id="3412">3412</th><td>			(<a class="local col1 ref" href="#541r" title='r' data-ref="541r" data-ref-filename="541r">r</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::spr_val" title='intel_wm_level::spr_val' data-ref="intel_wm_level::spr_val" data-ref-filename="intel_wm_level..spr_val">spr_val</a> &lt;&lt; <a class="macro" href="i915_reg.h.html#6109" title="8" data-ref="_M/WM0_PIPE_SPRITE_SHIFT">WM0_PIPE_SPRITE_SHIFT</a>) |</td></tr>
<tr><th id="3413">3413</th><td>			<a class="local col1 ref" href="#541r" title='r' data-ref="541r" data-ref-filename="541r">r</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_level::cur_val" title='intel_wm_level::cur_val' data-ref="intel_wm_level::cur_val" data-ref-filename="intel_wm_level..cur_val">cur_val</a>;</td></tr>
<tr><th id="3414">3414</th><td>	}</td></tr>
<tr><th id="3415">3415</th><td>}</td></tr>
<tr><th id="3416">3416</th><td></td></tr>
<tr><th id="3417">3417</th><td><i  data-doc="ilk_find_best_result">/* Find the result with the highest level enabled. Check for enable_fbc_wm in</i></td></tr>
<tr><th id="3418">3418</th><td><i  data-doc="ilk_find_best_result"> * case both are at the same level. Prefer r1 in case they're the same. */</i></td></tr>
<tr><th id="3419">3419</th><td><em>static</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_pipe_wm" title='intel_pipe_wm' data-ref="intel_pipe_wm" data-ref-filename="intel_pipe_wm">intel_pipe_wm</a> *</td></tr>
<tr><th id="3420">3420</th><td><dfn class="tu decl def fn" id="ilk_find_best_result" title='ilk_find_best_result' data-type='struct intel_pipe_wm * ilk_find_best_result(struct drm_i915_private * dev_priv, struct intel_pipe_wm * r1, struct intel_pipe_wm * r2)' data-ref="ilk_find_best_result" data-ref-filename="ilk_find_best_result">ilk_find_best_result</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="542dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="542dev_priv" data-ref-filename="542dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="3421">3421</th><td>		     <b>struct</b> <a class="type" href="intel_drv.h.html#intel_pipe_wm" title='intel_pipe_wm' data-ref="intel_pipe_wm" data-ref-filename="intel_pipe_wm">intel_pipe_wm</a> *<dfn class="local col3 decl" id="543r1" title='r1' data-type='struct intel_pipe_wm *' data-ref="543r1" data-ref-filename="543r1">r1</dfn>,</td></tr>
<tr><th id="3422">3422</th><td>		     <b>struct</b> <a class="type" href="intel_drv.h.html#intel_pipe_wm" title='intel_pipe_wm' data-ref="intel_pipe_wm" data-ref-filename="intel_pipe_wm">intel_pipe_wm</a> *<dfn class="local col4 decl" id="544r2" title='r2' data-type='struct intel_pipe_wm *' data-ref="544r2" data-ref-filename="544r2">r2</dfn>)</td></tr>
<tr><th id="3423">3423</th><td>{</td></tr>
<tr><th id="3424">3424</th><td>	<em>int</em> <dfn class="local col5 decl" id="545level" title='level' data-type='int' data-ref="545level" data-ref-filename="545level">level</dfn>, <dfn class="local col6 decl" id="546max_level" title='max_level' data-type='int' data-ref="546max_level" data-ref-filename="546max_level">max_level</dfn> = <a class="ref fn" href="#ilk_wm_max_level" title='ilk_wm_max_level' data-ref="ilk_wm_max_level" data-ref-filename="ilk_wm_max_level">ilk_wm_max_level</a>(<a class="local col2 ref" href="#542dev_priv" title='dev_priv' data-ref="542dev_priv" data-ref-filename="542dev_priv">dev_priv</a>);</td></tr>
<tr><th id="3425">3425</th><td>	<em>int</em> <dfn class="local col7 decl" id="547level1" title='level1' data-type='int' data-ref="547level1" data-ref-filename="547level1">level1</dfn> = <var>0</var>, <dfn class="local col8 decl" id="548level2" title='level2' data-type='int' data-ref="548level2" data-ref-filename="548level2">level2</dfn> = <var>0</var>;</td></tr>
<tr><th id="3426">3426</th><td></td></tr>
<tr><th id="3427">3427</th><td>	<b>for</b> (<a class="local col5 ref" href="#545level" title='level' data-ref="545level" data-ref-filename="545level">level</a> = <var>1</var>; <a class="local col5 ref" href="#545level" title='level' data-ref="545level" data-ref-filename="545level">level</a> &lt;= <a class="local col6 ref" href="#546max_level" title='max_level' data-ref="546max_level" data-ref-filename="546max_level">max_level</a>; <a class="local col5 ref" href="#545level" title='level' data-ref="545level" data-ref-filename="545level">level</a>++) {</td></tr>
<tr><th id="3428">3428</th><td>		<b>if</b> (<a class="local col3 ref" href="#543r1" title='r1' data-ref="543r1" data-ref-filename="543r1">r1</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>[<a class="local col5 ref" href="#545level" title='level' data-ref="545level" data-ref-filename="545level">level</a>].<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a>)</td></tr>
<tr><th id="3429">3429</th><td>			<a class="local col7 ref" href="#547level1" title='level1' data-ref="547level1" data-ref-filename="547level1">level1</a> = <a class="local col5 ref" href="#545level" title='level' data-ref="545level" data-ref-filename="545level">level</a>;</td></tr>
<tr><th id="3430">3430</th><td>		<b>if</b> (<a class="local col4 ref" href="#544r2" title='r2' data-ref="544r2" data-ref-filename="544r2">r2</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>[<a class="local col5 ref" href="#545level" title='level' data-ref="545level" data-ref-filename="545level">level</a>].<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a>)</td></tr>
<tr><th id="3431">3431</th><td>			<a class="local col8 ref" href="#548level2" title='level2' data-ref="548level2" data-ref-filename="548level2">level2</a> = <a class="local col5 ref" href="#545level" title='level' data-ref="545level" data-ref-filename="545level">level</a>;</td></tr>
<tr><th id="3432">3432</th><td>	}</td></tr>
<tr><th id="3433">3433</th><td></td></tr>
<tr><th id="3434">3434</th><td>	<b>if</b> (<a class="local col7 ref" href="#547level1" title='level1' data-ref="547level1" data-ref-filename="547level1">level1</a> == <a class="local col8 ref" href="#548level2" title='level2' data-ref="548level2" data-ref-filename="548level2">level2</a>) {</td></tr>
<tr><th id="3435">3435</th><td>		<b>if</b> (<a class="local col4 ref" href="#544r2" title='r2' data-ref="544r2" data-ref-filename="544r2">r2</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::fbc_wm_enabled" title='intel_pipe_wm::fbc_wm_enabled' data-ref="intel_pipe_wm::fbc_wm_enabled" data-ref-filename="intel_pipe_wm..fbc_wm_enabled">fbc_wm_enabled</a> &amp;&amp; !<a class="local col3 ref" href="#543r1" title='r1' data-ref="543r1" data-ref-filename="543r1">r1</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::fbc_wm_enabled" title='intel_pipe_wm::fbc_wm_enabled' data-ref="intel_pipe_wm::fbc_wm_enabled" data-ref-filename="intel_pipe_wm..fbc_wm_enabled">fbc_wm_enabled</a>)</td></tr>
<tr><th id="3436">3436</th><td>			<b>return</b> <a class="local col4 ref" href="#544r2" title='r2' data-ref="544r2" data-ref-filename="544r2">r2</a>;</td></tr>
<tr><th id="3437">3437</th><td>		<b>else</b></td></tr>
<tr><th id="3438">3438</th><td>			<b>return</b> <a class="local col3 ref" href="#543r1" title='r1' data-ref="543r1" data-ref-filename="543r1">r1</a>;</td></tr>
<tr><th id="3439">3439</th><td>	} <b>else</b> <b>if</b> (<a class="local col7 ref" href="#547level1" title='level1' data-ref="547level1" data-ref-filename="547level1">level1</a> &gt; <a class="local col8 ref" href="#548level2" title='level2' data-ref="548level2" data-ref-filename="548level2">level2</a>) {</td></tr>
<tr><th id="3440">3440</th><td>		<b>return</b> <a class="local col3 ref" href="#543r1" title='r1' data-ref="543r1" data-ref-filename="543r1">r1</a>;</td></tr>
<tr><th id="3441">3441</th><td>	} <b>else</b> {</td></tr>
<tr><th id="3442">3442</th><td>		<b>return</b> <a class="local col4 ref" href="#544r2" title='r2' data-ref="544r2" data-ref-filename="544r2">r2</a>;</td></tr>
<tr><th id="3443">3443</th><td>	}</td></tr>
<tr><th id="3444">3444</th><td>}</td></tr>
<tr><th id="3445">3445</th><td></td></tr>
<tr><th id="3446">3446</th><td><i>/* dirty bits used to track which watermarks need changes */</i></td></tr>
<tr><th id="3447">3447</th><td><u>#define <dfn class="macro" id="_M/WM_DIRTY_PIPE" data-ref="_M/WM_DIRTY_PIPE">WM_DIRTY_PIPE</dfn>(pipe) (1 &lt;&lt; (pipe))</u></td></tr>
<tr><th id="3448">3448</th><td><u>#define <dfn class="macro" id="_M/WM_DIRTY_LINETIME" data-ref="_M/WM_DIRTY_LINETIME">WM_DIRTY_LINETIME</dfn>(pipe) (1 &lt;&lt; (8 + (pipe)))</u></td></tr>
<tr><th id="3449">3449</th><td><u>#define <dfn class="macro" id="_M/WM_DIRTY_LP" data-ref="_M/WM_DIRTY_LP">WM_DIRTY_LP</dfn>(wm_lp) (1 &lt;&lt; (15 + (wm_lp)))</u></td></tr>
<tr><th id="3450">3450</th><td><u>#define <dfn class="macro" id="_M/WM_DIRTY_LP_ALL" data-ref="_M/WM_DIRTY_LP_ALL">WM_DIRTY_LP_ALL</dfn> (WM_DIRTY_LP(1) | WM_DIRTY_LP(2) | WM_DIRTY_LP(3))</u></td></tr>
<tr><th id="3451">3451</th><td><u>#define <dfn class="macro" id="_M/WM_DIRTY_FBC" data-ref="_M/WM_DIRTY_FBC">WM_DIRTY_FBC</dfn> (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="3452">3452</th><td><u>#define <dfn class="macro" id="_M/WM_DIRTY_DDB" data-ref="_M/WM_DIRTY_DDB">WM_DIRTY_DDB</dfn> (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="3453">3453</th><td></td></tr>
<tr><th id="3454">3454</th><td><em>static</em> <em>unsigned</em> <em>int</em> <dfn class="tu decl def fn" id="ilk_compute_wm_dirty" title='ilk_compute_wm_dirty' data-type='unsigned int ilk_compute_wm_dirty(struct drm_i915_private * dev_priv, const struct ilk_wm_values * old, const struct ilk_wm_values * new)' data-ref="ilk_compute_wm_dirty" data-ref-filename="ilk_compute_wm_dirty">ilk_compute_wm_dirty</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="549dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="549dev_priv" data-ref-filename="549dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="3455">3455</th><td>					 <em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#ilk_wm_values" title='ilk_wm_values' data-ref="ilk_wm_values" data-ref-filename="ilk_wm_values">ilk_wm_values</a> *<dfn class="local col0 decl" id="550old" title='old' data-type='const struct ilk_wm_values *' data-ref="550old" data-ref-filename="550old">old</dfn>,</td></tr>
<tr><th id="3456">3456</th><td>					 <em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#ilk_wm_values" title='ilk_wm_values' data-ref="ilk_wm_values" data-ref-filename="ilk_wm_values">ilk_wm_values</a> *<dfn class="local col1 decl" id="551new" title='new' data-type='const struct ilk_wm_values *' data-ref="551new" data-ref-filename="551new">new</dfn>)</td></tr>
<tr><th id="3457">3457</th><td>{</td></tr>
<tr><th id="3458">3458</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="552dirty" title='dirty' data-type='unsigned int' data-ref="552dirty" data-ref-filename="552dirty">dirty</dfn> = <var>0</var>;</td></tr>
<tr><th id="3459">3459</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col3 decl" id="553pipe" title='pipe' data-type='enum pipe' data-ref="553pipe" data-ref-filename="553pipe">pipe</dfn>;</td></tr>
<tr><th id="3460">3460</th><td>	<em>int</em> <dfn class="local col4 decl" id="554wm_lp" title='wm_lp' data-type='int' data-ref="554wm_lp" data-ref-filename="554wm_lp">wm_lp</dfn>;</td></tr>
<tr><th id="3461">3461</th><td></td></tr>
<tr><th id="3462">3462</th><td>	<a class="macro" href="display/intel_display.h.html#232" title="for ((pipe) = 0; (pipe) &lt; (&amp;(dev_priv)-&gt;__info)-&gt;num_pipes; (pipe)++)" data-ref="_M/for_each_pipe">for_each_pipe</a>(<a class="local col9 ref" href="#549dev_priv" title='dev_priv' data-ref="549dev_priv" data-ref-filename="549dev_priv">dev_priv</a>, <a class="local col3 ref" href="#553pipe" title='pipe' data-ref="553pipe" data-ref-filename="553pipe">pipe</a>) {</td></tr>
<tr><th id="3463">3463</th><td>		<b>if</b> (<a class="local col0 ref" href="#550old" title='old' data-ref="550old" data-ref-filename="550old">old</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_linetime" title='ilk_wm_values::wm_linetime' data-ref="ilk_wm_values::wm_linetime" data-ref-filename="ilk_wm_values..wm_linetime">wm_linetime</a>[<a class="local col3 ref" href="#553pipe" title='pipe' data-ref="553pipe" data-ref-filename="553pipe">pipe</a>] != <a class="local col1 ref" href="#551new" title='new' data-ref="551new" data-ref-filename="551new">new</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_linetime" title='ilk_wm_values::wm_linetime' data-ref="ilk_wm_values::wm_linetime" data-ref-filename="ilk_wm_values..wm_linetime">wm_linetime</a>[<a class="local col3 ref" href="#553pipe" title='pipe' data-ref="553pipe" data-ref-filename="553pipe">pipe</a>]) {</td></tr>
<tr><th id="3464">3464</th><td>			<a class="local col2 ref" href="#552dirty" title='dirty' data-ref="552dirty" data-ref-filename="552dirty">dirty</a> |= <a class="macro" href="#3448" title="(1 &lt;&lt; (8 + (pipe)))" data-ref="_M/WM_DIRTY_LINETIME">WM_DIRTY_LINETIME</a>(<a class="local col3 ref" href="#553pipe" title='pipe' data-ref="553pipe" data-ref-filename="553pipe">pipe</a>);</td></tr>
<tr><th id="3465">3465</th><td>			<i>/* Must disable LP1+ watermarks too */</i></td></tr>
<tr><th id="3466">3466</th><td>			<a class="local col2 ref" href="#552dirty" title='dirty' data-ref="552dirty" data-ref-filename="552dirty">dirty</a> |= <a class="macro" href="#3450" title="((1 &lt;&lt; (15 + (1))) | (1 &lt;&lt; (15 + (2))) | (1 &lt;&lt; (15 + (3))))" data-ref="_M/WM_DIRTY_LP_ALL">WM_DIRTY_LP_ALL</a>;</td></tr>
<tr><th id="3467">3467</th><td>		}</td></tr>
<tr><th id="3468">3468</th><td></td></tr>
<tr><th id="3469">3469</th><td>		<b>if</b> (<a class="local col0 ref" href="#550old" title='old' data-ref="550old" data-ref-filename="550old">old</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_pipe" title='ilk_wm_values::wm_pipe' data-ref="ilk_wm_values::wm_pipe" data-ref-filename="ilk_wm_values..wm_pipe">wm_pipe</a>[<a class="local col3 ref" href="#553pipe" title='pipe' data-ref="553pipe" data-ref-filename="553pipe">pipe</a>] != <a class="local col1 ref" href="#551new" title='new' data-ref="551new" data-ref-filename="551new">new</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_pipe" title='ilk_wm_values::wm_pipe' data-ref="ilk_wm_values::wm_pipe" data-ref-filename="ilk_wm_values..wm_pipe">wm_pipe</a>[<a class="local col3 ref" href="#553pipe" title='pipe' data-ref="553pipe" data-ref-filename="553pipe">pipe</a>]) {</td></tr>
<tr><th id="3470">3470</th><td>			<a class="local col2 ref" href="#552dirty" title='dirty' data-ref="552dirty" data-ref-filename="552dirty">dirty</a> |= <a class="macro" href="#3447" title="(1 &lt;&lt; (pipe))" data-ref="_M/WM_DIRTY_PIPE">WM_DIRTY_PIPE</a>(<a class="local col3 ref" href="#553pipe" title='pipe' data-ref="553pipe" data-ref-filename="553pipe">pipe</a>);</td></tr>
<tr><th id="3471">3471</th><td>			<i>/* Must disable LP1+ watermarks too */</i></td></tr>
<tr><th id="3472">3472</th><td>			<a class="local col2 ref" href="#552dirty" title='dirty' data-ref="552dirty" data-ref-filename="552dirty">dirty</a> |= <a class="macro" href="#3450" title="((1 &lt;&lt; (15 + (1))) | (1 &lt;&lt; (15 + (2))) | (1 &lt;&lt; (15 + (3))))" data-ref="_M/WM_DIRTY_LP_ALL">WM_DIRTY_LP_ALL</a>;</td></tr>
<tr><th id="3473">3473</th><td>		}</td></tr>
<tr><th id="3474">3474</th><td>	}</td></tr>
<tr><th id="3475">3475</th><td></td></tr>
<tr><th id="3476">3476</th><td>	<b>if</b> (<a class="local col0 ref" href="#550old" title='old' data-ref="550old" data-ref-filename="550old">old</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::enable_fbc_wm" title='ilk_wm_values::enable_fbc_wm' data-ref="ilk_wm_values::enable_fbc_wm" data-ref-filename="ilk_wm_values..enable_fbc_wm">enable_fbc_wm</a> != <a class="local col1 ref" href="#551new" title='new' data-ref="551new" data-ref-filename="551new">new</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::enable_fbc_wm" title='ilk_wm_values::enable_fbc_wm' data-ref="ilk_wm_values::enable_fbc_wm" data-ref-filename="ilk_wm_values..enable_fbc_wm">enable_fbc_wm</a>) {</td></tr>
<tr><th id="3477">3477</th><td>		<a class="local col2 ref" href="#552dirty" title='dirty' data-ref="552dirty" data-ref-filename="552dirty">dirty</a> |= <a class="macro" href="#3451" title="(1 &lt;&lt; 24)" data-ref="_M/WM_DIRTY_FBC">WM_DIRTY_FBC</a>;</td></tr>
<tr><th id="3478">3478</th><td>		<i>/* Must disable LP1+ watermarks too */</i></td></tr>
<tr><th id="3479">3479</th><td>		<a class="local col2 ref" href="#552dirty" title='dirty' data-ref="552dirty" data-ref-filename="552dirty">dirty</a> |= <a class="macro" href="#3450" title="((1 &lt;&lt; (15 + (1))) | (1 &lt;&lt; (15 + (2))) | (1 &lt;&lt; (15 + (3))))" data-ref="_M/WM_DIRTY_LP_ALL">WM_DIRTY_LP_ALL</a>;</td></tr>
<tr><th id="3480">3480</th><td>	}</td></tr>
<tr><th id="3481">3481</th><td></td></tr>
<tr><th id="3482">3482</th><td>	<b>if</b> (<a class="local col0 ref" href="#550old" title='old' data-ref="550old" data-ref-filename="550old">old</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::partitioning" title='ilk_wm_values::partitioning' data-ref="ilk_wm_values::partitioning" data-ref-filename="ilk_wm_values..partitioning">partitioning</a> != <a class="local col1 ref" href="#551new" title='new' data-ref="551new" data-ref-filename="551new">new</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::partitioning" title='ilk_wm_values::partitioning' data-ref="ilk_wm_values::partitioning" data-ref-filename="ilk_wm_values..partitioning">partitioning</a>) {</td></tr>
<tr><th id="3483">3483</th><td>		<a class="local col2 ref" href="#552dirty" title='dirty' data-ref="552dirty" data-ref-filename="552dirty">dirty</a> |= <a class="macro" href="#3452" title="(1 &lt;&lt; 25)" data-ref="_M/WM_DIRTY_DDB">WM_DIRTY_DDB</a>;</td></tr>
<tr><th id="3484">3484</th><td>		<i>/* Must disable LP1+ watermarks too */</i></td></tr>
<tr><th id="3485">3485</th><td>		<a class="local col2 ref" href="#552dirty" title='dirty' data-ref="552dirty" data-ref-filename="552dirty">dirty</a> |= <a class="macro" href="#3450" title="((1 &lt;&lt; (15 + (1))) | (1 &lt;&lt; (15 + (2))) | (1 &lt;&lt; (15 + (3))))" data-ref="_M/WM_DIRTY_LP_ALL">WM_DIRTY_LP_ALL</a>;</td></tr>
<tr><th id="3486">3486</th><td>	}</td></tr>
<tr><th id="3487">3487</th><td></td></tr>
<tr><th id="3488">3488</th><td>	<i>/* LP1+ watermarks already deemed dirty, no need to continue */</i></td></tr>
<tr><th id="3489">3489</th><td>	<b>if</b> (<a class="local col2 ref" href="#552dirty" title='dirty' data-ref="552dirty" data-ref-filename="552dirty">dirty</a> &amp; <a class="macro" href="#3450" title="((1 &lt;&lt; (15 + (1))) | (1 &lt;&lt; (15 + (2))) | (1 &lt;&lt; (15 + (3))))" data-ref="_M/WM_DIRTY_LP_ALL">WM_DIRTY_LP_ALL</a>)</td></tr>
<tr><th id="3490">3490</th><td>		<b>return</b> <a class="local col2 ref" href="#552dirty" title='dirty' data-ref="552dirty" data-ref-filename="552dirty">dirty</a>;</td></tr>
<tr><th id="3491">3491</th><td></td></tr>
<tr><th id="3492">3492</th><td>	<i>/* Find the lowest numbered LP1+ watermark in need of an update... */</i></td></tr>
<tr><th id="3493">3493</th><td>	<b>for</b> (<a class="local col4 ref" href="#554wm_lp" title='wm_lp' data-ref="554wm_lp" data-ref-filename="554wm_lp">wm_lp</a> = <var>1</var>; <a class="local col4 ref" href="#554wm_lp" title='wm_lp' data-ref="554wm_lp" data-ref-filename="554wm_lp">wm_lp</a> &lt;= <var>3</var>; <a class="local col4 ref" href="#554wm_lp" title='wm_lp' data-ref="554wm_lp" data-ref-filename="554wm_lp">wm_lp</a>++) {</td></tr>
<tr><th id="3494">3494</th><td>		<b>if</b> (<a class="local col0 ref" href="#550old" title='old' data-ref="550old" data-ref-filename="550old">old</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<a class="local col4 ref" href="#554wm_lp" title='wm_lp' data-ref="554wm_lp" data-ref-filename="554wm_lp">wm_lp</a> - <var>1</var>] != <a class="local col1 ref" href="#551new" title='new' data-ref="551new" data-ref-filename="551new">new</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<a class="local col4 ref" href="#554wm_lp" title='wm_lp' data-ref="554wm_lp" data-ref-filename="554wm_lp">wm_lp</a> - <var>1</var>] ||</td></tr>
<tr><th id="3495">3495</th><td>		    <a class="local col0 ref" href="#550old" title='old' data-ref="550old" data-ref-filename="550old">old</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp_spr" title='ilk_wm_values::wm_lp_spr' data-ref="ilk_wm_values::wm_lp_spr" data-ref-filename="ilk_wm_values..wm_lp_spr">wm_lp_spr</a>[<a class="local col4 ref" href="#554wm_lp" title='wm_lp' data-ref="554wm_lp" data-ref-filename="554wm_lp">wm_lp</a> - <var>1</var>] != <a class="local col1 ref" href="#551new" title='new' data-ref="551new" data-ref-filename="551new">new</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp_spr" title='ilk_wm_values::wm_lp_spr' data-ref="ilk_wm_values::wm_lp_spr" data-ref-filename="ilk_wm_values..wm_lp_spr">wm_lp_spr</a>[<a class="local col4 ref" href="#554wm_lp" title='wm_lp' data-ref="554wm_lp" data-ref-filename="554wm_lp">wm_lp</a> - <var>1</var>])</td></tr>
<tr><th id="3496">3496</th><td>			<b>break</b>;</td></tr>
<tr><th id="3497">3497</th><td>	}</td></tr>
<tr><th id="3498">3498</th><td></td></tr>
<tr><th id="3499">3499</th><td>	<i>/* ...and mark it and all higher numbered LP1+ watermarks as dirty */</i></td></tr>
<tr><th id="3500">3500</th><td>	<b>for</b> (; <a class="local col4 ref" href="#554wm_lp" title='wm_lp' data-ref="554wm_lp" data-ref-filename="554wm_lp">wm_lp</a> &lt;= <var>3</var>; <a class="local col4 ref" href="#554wm_lp" title='wm_lp' data-ref="554wm_lp" data-ref-filename="554wm_lp">wm_lp</a>++)</td></tr>
<tr><th id="3501">3501</th><td>		<a class="local col2 ref" href="#552dirty" title='dirty' data-ref="552dirty" data-ref-filename="552dirty">dirty</a> |= <a class="macro" href="#3449" title="(1 &lt;&lt; (15 + (wm_lp)))" data-ref="_M/WM_DIRTY_LP">WM_DIRTY_LP</a>(<a class="local col4 ref" href="#554wm_lp" title='wm_lp' data-ref="554wm_lp" data-ref-filename="554wm_lp">wm_lp</a>);</td></tr>
<tr><th id="3502">3502</th><td></td></tr>
<tr><th id="3503">3503</th><td>	<b>return</b> <a class="local col2 ref" href="#552dirty" title='dirty' data-ref="552dirty" data-ref-filename="552dirty">dirty</a>;</td></tr>
<tr><th id="3504">3504</th><td>}</td></tr>
<tr><th id="3505">3505</th><td></td></tr>
<tr><th id="3506">3506</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="_ilk_disable_lp_wm" title='_ilk_disable_lp_wm' data-type='bool _ilk_disable_lp_wm(struct drm_i915_private * dev_priv, unsigned int dirty)' data-ref="_ilk_disable_lp_wm" data-ref-filename="_ilk_disable_lp_wm">_ilk_disable_lp_wm</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="555dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="555dev_priv" data-ref-filename="555dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="3507">3507</th><td>			       <em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="556dirty" title='dirty' data-type='unsigned int' data-ref="556dirty" data-ref-filename="556dirty">dirty</dfn>)</td></tr>
<tr><th id="3508">3508</th><td>{</td></tr>
<tr><th id="3509">3509</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#ilk_wm_values" title='ilk_wm_values' data-ref="ilk_wm_values" data-ref-filename="ilk_wm_values">ilk_wm_values</a> *<dfn class="local col7 decl" id="557previous" title='previous' data-type='struct ilk_wm_values *' data-ref="557previous" data-ref-filename="557previous">previous</dfn> = &amp;<a class="local col5 ref" href="#555dev_priv" title='dev_priv' data-ref="555dev_priv" data-ref-filename="555dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymousstruct)::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::(anonymous union)::hw' data-ref="drm_i915_private::(anonymousstruct)::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymousstruct)..(anonymous)..hw">hw</a>;</td></tr>
<tr><th id="3510">3510</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col8 decl" id="558changed" title='changed' data-type='bool' data-ref="558changed" data-ref-filename="558changed">changed</dfn> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="3511">3511</th><td></td></tr>
<tr><th id="3512">3512</th><td>	<b>if</b> (<a class="local col6 ref" href="#556dirty" title='dirty' data-ref="556dirty" data-ref-filename="556dirty">dirty</a> &amp; <a class="macro" href="#3449" title="(1 &lt;&lt; (15 + (3)))" data-ref="_M/WM_DIRTY_LP">WM_DIRTY_LP</a>(<var>3</var>) &amp;&amp; <a class="local col7 ref" href="#557previous" title='previous' data-ref="557previous" data-ref-filename="557previous">previous</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>2</var>] &amp; <a class="macro" href="i915_reg.h.html#6115" title="(1 &lt;&lt; 31)" data-ref="_M/WM1_LP_SR_EN">WM1_LP_SR_EN</a>) {</td></tr>
<tr><th id="3513">3513</th><td>		<a class="local col7 ref" href="#557previous" title='previous' data-ref="557previous" data-ref-filename="557previous">previous</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>2</var>] &amp;= ~<a class="macro" href="i915_reg.h.html#6115" title="(1 &lt;&lt; 31)" data-ref="_M/WM1_LP_SR_EN">WM1_LP_SR_EN</a>;</td></tr>
<tr><th id="3514">3514</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45110) })), (previous-&gt;wm_lp[2]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6126" title="((const i915_reg_t){ .reg = (0x45110) })" data-ref="_M/WM3_LP_ILK">WM3_LP_ILK</a>, <a class="local col7 ref" href="#557previous" title='previous' data-ref="557previous" data-ref-filename="557previous">previous</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>2</var>]);</td></tr>
<tr><th id="3515">3515</th><td>		<a class="local col8 ref" href="#558changed" title='changed' data-ref="558changed" data-ref-filename="558changed">changed</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="3516">3516</th><td>	}</td></tr>
<tr><th id="3517">3517</th><td>	<b>if</b> (<a class="local col6 ref" href="#556dirty" title='dirty' data-ref="556dirty" data-ref-filename="556dirty">dirty</a> &amp; <a class="macro" href="#3449" title="(1 &lt;&lt; (15 + (2)))" data-ref="_M/WM_DIRTY_LP">WM_DIRTY_LP</a>(<var>2</var>) &amp;&amp; <a class="local col7 ref" href="#557previous" title='previous' data-ref="557previous" data-ref-filename="557previous">previous</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>1</var>] &amp; <a class="macro" href="i915_reg.h.html#6115" title="(1 &lt;&lt; 31)" data-ref="_M/WM1_LP_SR_EN">WM1_LP_SR_EN</a>) {</td></tr>
<tr><th id="3518">3518</th><td>		<a class="local col7 ref" href="#557previous" title='previous' data-ref="557previous" data-ref-filename="557previous">previous</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>1</var>] &amp;= ~<a class="macro" href="i915_reg.h.html#6115" title="(1 &lt;&lt; 31)" data-ref="_M/WM1_LP_SR_EN">WM1_LP_SR_EN</a>;</td></tr>
<tr><th id="3519">3519</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x4510c) })), (previous-&gt;wm_lp[1]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6124" title="((const i915_reg_t){ .reg = (0x4510c) })" data-ref="_M/WM2_LP_ILK">WM2_LP_ILK</a>, <a class="local col7 ref" href="#557previous" title='previous' data-ref="557previous" data-ref-filename="557previous">previous</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>1</var>]);</td></tr>
<tr><th id="3520">3520</th><td>		<a class="local col8 ref" href="#558changed" title='changed' data-ref="558changed" data-ref-filename="558changed">changed</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="3521">3521</th><td>	}</td></tr>
<tr><th id="3522">3522</th><td>	<b>if</b> (<a class="local col6 ref" href="#556dirty" title='dirty' data-ref="556dirty" data-ref-filename="556dirty">dirty</a> &amp; <a class="macro" href="#3449" title="(1 &lt;&lt; (15 + (1)))" data-ref="_M/WM_DIRTY_LP">WM_DIRTY_LP</a>(<var>1</var>) &amp;&amp; <a class="local col7 ref" href="#557previous" title='previous' data-ref="557previous" data-ref-filename="557previous">previous</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>0</var>] &amp; <a class="macro" href="i915_reg.h.html#6115" title="(1 &lt;&lt; 31)" data-ref="_M/WM1_LP_SR_EN">WM1_LP_SR_EN</a>) {</td></tr>
<tr><th id="3523">3523</th><td>		<a class="local col7 ref" href="#557previous" title='previous' data-ref="557previous" data-ref-filename="557previous">previous</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>0</var>] &amp;= ~<a class="macro" href="i915_reg.h.html#6115" title="(1 &lt;&lt; 31)" data-ref="_M/WM1_LP_SR_EN">WM1_LP_SR_EN</a>;</td></tr>
<tr><th id="3524">3524</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45108) })), (previous-&gt;wm_lp[0]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6114" title="((const i915_reg_t){ .reg = (0x45108) })" data-ref="_M/WM1_LP_ILK">WM1_LP_ILK</a>, <a class="local col7 ref" href="#557previous" title='previous' data-ref="557previous" data-ref-filename="557previous">previous</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>0</var>]);</td></tr>
<tr><th id="3525">3525</th><td>		<a class="local col8 ref" href="#558changed" title='changed' data-ref="558changed" data-ref-filename="558changed">changed</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="3526">3526</th><td>	}</td></tr>
<tr><th id="3527">3527</th><td></td></tr>
<tr><th id="3528">3528</th><td>	<i>/*</i></td></tr>
<tr><th id="3529">3529</th><td><i>	 * Don't touch WM1S_LP_EN here.</i></td></tr>
<tr><th id="3530">3530</th><td><i>	 * Doing so could cause underruns.</i></td></tr>
<tr><th id="3531">3531</th><td><i>	 */</i></td></tr>
<tr><th id="3532">3532</th><td></td></tr>
<tr><th id="3533">3533</th><td>	<b>return</b> <a class="local col8 ref" href="#558changed" title='changed' data-ref="558changed" data-ref-filename="558changed">changed</a>;</td></tr>
<tr><th id="3534">3534</th><td>}</td></tr>
<tr><th id="3535">3535</th><td></td></tr>
<tr><th id="3536">3536</th><td><i  data-doc="ilk_write_wm_values">/*</i></td></tr>
<tr><th id="3537">3537</th><td><i  data-doc="ilk_write_wm_values"> * The spec says we shouldn't write when we don't need, because every write</i></td></tr>
<tr><th id="3538">3538</th><td><i  data-doc="ilk_write_wm_values"> * causes WMs to be re-evaluated, expending some power.</i></td></tr>
<tr><th id="3539">3539</th><td><i  data-doc="ilk_write_wm_values"> */</i></td></tr>
<tr><th id="3540">3540</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ilk_write_wm_values" title='ilk_write_wm_values' data-type='void ilk_write_wm_values(struct drm_i915_private * dev_priv, struct ilk_wm_values * results)' data-ref="ilk_write_wm_values" data-ref-filename="ilk_write_wm_values">ilk_write_wm_values</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="559dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="559dev_priv" data-ref-filename="559dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="3541">3541</th><td>				<b>struct</b> <a class="type" href="i915_drv.h.html#ilk_wm_values" title='ilk_wm_values' data-ref="ilk_wm_values" data-ref-filename="ilk_wm_values">ilk_wm_values</a> *<dfn class="local col0 decl" id="560results" title='results' data-type='struct ilk_wm_values *' data-ref="560results" data-ref-filename="560results">results</dfn>)</td></tr>
<tr><th id="3542">3542</th><td>{</td></tr>
<tr><th id="3543">3543</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#ilk_wm_values" title='ilk_wm_values' data-ref="ilk_wm_values" data-ref-filename="ilk_wm_values">ilk_wm_values</a> *<dfn class="local col1 decl" id="561previous" title='previous' data-type='struct ilk_wm_values *' data-ref="561previous" data-ref-filename="561previous">previous</dfn> = &amp;<a class="local col9 ref" href="#559dev_priv" title='dev_priv' data-ref="559dev_priv" data-ref-filename="559dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymousstruct)::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::(anonymous union)::hw' data-ref="drm_i915_private::(anonymousstruct)::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymousstruct)..(anonymous)..hw">hw</a>;</td></tr>
<tr><th id="3544">3544</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="562dirty" title='dirty' data-type='unsigned int' data-ref="562dirty" data-ref-filename="562dirty">dirty</dfn>;</td></tr>
<tr><th id="3545">3545</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col3 decl" id="563val" title='val' data-type='u32' data-ref="563val" data-ref-filename="563val">val</dfn>;</td></tr>
<tr><th id="3546">3546</th><td></td></tr>
<tr><th id="3547">3547</th><td>	<a class="local col2 ref" href="#562dirty" title='dirty' data-ref="562dirty" data-ref-filename="562dirty">dirty</a> = <a class="tu ref fn" href="#ilk_compute_wm_dirty" title='ilk_compute_wm_dirty' data-use='c' data-ref="ilk_compute_wm_dirty" data-ref-filename="ilk_compute_wm_dirty">ilk_compute_wm_dirty</a>(<a class="local col9 ref" href="#559dev_priv" title='dev_priv' data-ref="559dev_priv" data-ref-filename="559dev_priv">dev_priv</a>, <a class="local col1 ref" href="#561previous" title='previous' data-ref="561previous" data-ref-filename="561previous">previous</a>, <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>);</td></tr>
<tr><th id="3548">3548</th><td>	<b>if</b> (!<a class="local col2 ref" href="#562dirty" title='dirty' data-ref="562dirty" data-ref-filename="562dirty">dirty</a>)</td></tr>
<tr><th id="3549">3549</th><td>		<b>return</b>;</td></tr>
<tr><th id="3550">3550</th><td></td></tr>
<tr><th id="3551">3551</th><td>	<a class="tu ref fn" href="#_ilk_disable_lp_wm" title='_ilk_disable_lp_wm' data-use='c' data-ref="_ilk_disable_lp_wm" data-ref-filename="_ilk_disable_lp_wm">_ilk_disable_lp_wm</a>(<a class="local col9 ref" href="#559dev_priv" title='dev_priv' data-ref="559dev_priv" data-ref-filename="559dev_priv">dev_priv</a>, <a class="local col2 ref" href="#562dirty" title='dirty' data-ref="562dirty" data-ref-filename="562dirty">dirty</a>);</td></tr>
<tr><th id="3552">3552</th><td></td></tr>
<tr><th id="3553">3553</th><td>	<b>if</b> (<a class="local col2 ref" href="#562dirty" title='dirty' data-ref="562dirty" data-ref-filename="562dirty">dirty</a> &amp; <a class="macro" href="#3447" title="(1 &lt;&lt; (PIPE_A))" data-ref="_M/WM_DIRTY_PIPE">WM_DIRTY_PIPE</a>(<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>))</td></tr>
<tr><th id="3554">3554</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45100) })), (results-&gt;wm_pipe[0]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6105" title="((const i915_reg_t){ .reg = (0x45100) })" data-ref="_M/WM0_PIPEA_ILK">WM0_PIPEA_ILK</a>, <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_pipe" title='ilk_wm_values::wm_pipe' data-ref="ilk_wm_values::wm_pipe" data-ref-filename="ilk_wm_values..wm_pipe">wm_pipe</a>[<var>0</var>]);</td></tr>
<tr><th id="3555">3555</th><td>	<b>if</b> (<a class="local col2 ref" href="#562dirty" title='dirty' data-ref="562dirty" data-ref-filename="562dirty">dirty</a> &amp; <a class="macro" href="#3447" title="(1 &lt;&lt; (PIPE_B))" data-ref="_M/WM_DIRTY_PIPE">WM_DIRTY_PIPE</a>(<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>))</td></tr>
<tr><th id="3556">3556</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45104) })), (results-&gt;wm_pipe[1]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6112" title="((const i915_reg_t){ .reg = (0x45104) })" data-ref="_M/WM0_PIPEB_ILK">WM0_PIPEB_ILK</a>, <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_pipe" title='ilk_wm_values::wm_pipe' data-ref="ilk_wm_values::wm_pipe" data-ref-filename="ilk_wm_values..wm_pipe">wm_pipe</a>[<var>1</var>]);</td></tr>
<tr><th id="3557">3557</th><td>	<b>if</b> (<a class="local col2 ref" href="#562dirty" title='dirty' data-ref="562dirty" data-ref-filename="562dirty">dirty</a> &amp; <a class="macro" href="#3447" title="(1 &lt;&lt; (PIPE_C))" data-ref="_M/WM_DIRTY_PIPE">WM_DIRTY_PIPE</a>(<a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>))</td></tr>
<tr><th id="3558">3558</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45200) })), (results-&gt;wm_pipe[2]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6113" title="((const i915_reg_t){ .reg = (0x45200) })" data-ref="_M/WM0_PIPEC_IVB">WM0_PIPEC_IVB</a>, <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_pipe" title='ilk_wm_values::wm_pipe' data-ref="ilk_wm_values::wm_pipe" data-ref-filename="ilk_wm_values..wm_pipe">wm_pipe</a>[<var>2</var>]);</td></tr>
<tr><th id="3559">3559</th><td></td></tr>
<tr><th id="3560">3560</th><td>	<b>if</b> (<a class="local col2 ref" href="#562dirty" title='dirty' data-ref="562dirty" data-ref-filename="562dirty">dirty</a> &amp; <a class="macro" href="#3448" title="(1 &lt;&lt; (8 + (PIPE_A)))" data-ref="_M/WM_DIRTY_LINETIME">WM_DIRTY_LINETIME</a>(<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>))</td></tr>
<tr><th id="3561">3561</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x45270) + (PIPE_A) * ((0x45274) - (0x45270)))) })), (results-&gt;wm_linetime[0]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#10010" title="((const i915_reg_t){ .reg = (((0x45270) + (PIPE_A) * ((0x45274) - (0x45270)))) })" data-ref="_M/PIPE_WM_LINETIME">PIPE_WM_LINETIME</a>(<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>), <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_linetime" title='ilk_wm_values::wm_linetime' data-ref="ilk_wm_values::wm_linetime" data-ref-filename="ilk_wm_values..wm_linetime">wm_linetime</a>[<var>0</var>]);</td></tr>
<tr><th id="3562">3562</th><td>	<b>if</b> (<a class="local col2 ref" href="#562dirty" title='dirty' data-ref="562dirty" data-ref-filename="562dirty">dirty</a> &amp; <a class="macro" href="#3448" title="(1 &lt;&lt; (8 + (PIPE_B)))" data-ref="_M/WM_DIRTY_LINETIME">WM_DIRTY_LINETIME</a>(<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>))</td></tr>
<tr><th id="3563">3563</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x45270) + (PIPE_B) * ((0x45274) - (0x45270)))) })), (results-&gt;wm_linetime[1]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#10010" title="((const i915_reg_t){ .reg = (((0x45270) + (PIPE_B) * ((0x45274) - (0x45270)))) })" data-ref="_M/PIPE_WM_LINETIME">PIPE_WM_LINETIME</a>(<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>), <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_linetime" title='ilk_wm_values::wm_linetime' data-ref="ilk_wm_values::wm_linetime" data-ref-filename="ilk_wm_values..wm_linetime">wm_linetime</a>[<var>1</var>]);</td></tr>
<tr><th id="3564">3564</th><td>	<b>if</b> (<a class="local col2 ref" href="#562dirty" title='dirty' data-ref="562dirty" data-ref-filename="562dirty">dirty</a> &amp; <a class="macro" href="#3448" title="(1 &lt;&lt; (8 + (PIPE_C)))" data-ref="_M/WM_DIRTY_LINETIME">WM_DIRTY_LINETIME</a>(<a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>))</td></tr>
<tr><th id="3565">3565</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x45270) + (PIPE_C) * ((0x45274) - (0x45270)))) })), (results-&gt;wm_linetime[2]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#10010" title="((const i915_reg_t){ .reg = (((0x45270) + (PIPE_C) * ((0x45274) - (0x45270)))) })" data-ref="_M/PIPE_WM_LINETIME">PIPE_WM_LINETIME</a>(<a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>), <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_linetime" title='ilk_wm_values::wm_linetime' data-ref="ilk_wm_values::wm_linetime" data-ref-filename="ilk_wm_values..wm_linetime">wm_linetime</a>[<var>2</var>]);</td></tr>
<tr><th id="3566">3566</th><td></td></tr>
<tr><th id="3567">3567</th><td>	<b>if</b> (<a class="local col2 ref" href="#562dirty" title='dirty' data-ref="562dirty" data-ref-filename="562dirty">dirty</a> &amp; <a class="macro" href="#3452" title="(1 &lt;&lt; 25)" data-ref="_M/WM_DIRTY_DDB">WM_DIRTY_DDB</a>) {</td></tr>
<tr><th id="3568">3568</th><td>		<b>if</b> (<a class="macro" href="i915_drv.h.html#2120" title="IS_PLATFORM(dev_priv, INTEL_HASWELL)" data-ref="_M/IS_HASWELL">IS_HASWELL</a>(<a class="local col9 ref" href="#559dev_priv" title='dev_priv' data-ref="559dev_priv" data-ref-filename="559dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col9 ref" href="#559dev_priv" title='dev_priv' data-ref="559dev_priv" data-ref-filename="559dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="3569">3569</th><td>			<a class="local col3 ref" href="#563val" title='val' data-ref="563val" data-ref-filename="563val">val</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45260) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#10027" title="((const i915_reg_t){ .reg = (0x45260) })" data-ref="_M/WM_MISC">WM_MISC</a>);</td></tr>
<tr><th id="3570">3570</th><td>			<b>if</b> (<a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::partitioning" title='ilk_wm_values::partitioning' data-ref="ilk_wm_values::partitioning" data-ref-filename="ilk_wm_values..partitioning">partitioning</a> == <a class="enum" href="i915_drv.h.html#INTEL_DDB_PART_1_2" title='INTEL_DDB_PART_1_2' data-ref="INTEL_DDB_PART_1_2" data-ref-filename="INTEL_DDB_PART_1_2">INTEL_DDB_PART_1_2</a>)</td></tr>
<tr><th id="3571">3571</th><td>				<a class="local col3 ref" href="#563val" title='val' data-ref="563val" data-ref-filename="563val">val</a> &amp;= ~<a class="macro" href="i915_reg.h.html#10028" title="(1 &lt;&lt; 0)" data-ref="_M/WM_MISC_DATA_PARTITION_5_6">WM_MISC_DATA_PARTITION_5_6</a>;</td></tr>
<tr><th id="3572">3572</th><td>			<b>else</b></td></tr>
<tr><th id="3573">3573</th><td>				<a class="local col3 ref" href="#563val" title='val' data-ref="563val" data-ref-filename="563val">val</a> |= <a class="macro" href="i915_reg.h.html#10028" title="(1 &lt;&lt; 0)" data-ref="_M/WM_MISC_DATA_PARTITION_5_6">WM_MISC_DATA_PARTITION_5_6</a>;</td></tr>
<tr><th id="3574">3574</th><td>			<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45260) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#10027" title="((const i915_reg_t){ .reg = (0x45260) })" data-ref="_M/WM_MISC">WM_MISC</a>, <a class="local col3 ref" href="#563val" title='val' data-ref="563val" data-ref-filename="563val">val</a>);</td></tr>
<tr><th id="3575">3575</th><td>		} <b>else</b> {</td></tr>
<tr><th id="3576">3576</th><td>			<a class="local col3 ref" href="#563val" title='val' data-ref="563val" data-ref-filename="563val">val</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45004) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7581" title="((const i915_reg_t){ .reg = (0x45004) })" data-ref="_M/DISP_ARB_CTL2">DISP_ARB_CTL2</a>);</td></tr>
<tr><th id="3577">3577</th><td>			<b>if</b> (<a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::partitioning" title='ilk_wm_values::partitioning' data-ref="ilk_wm_values::partitioning" data-ref-filename="ilk_wm_values..partitioning">partitioning</a> == <a class="enum" href="i915_drv.h.html#INTEL_DDB_PART_1_2" title='INTEL_DDB_PART_1_2' data-ref="INTEL_DDB_PART_1_2" data-ref-filename="INTEL_DDB_PART_1_2">INTEL_DDB_PART_1_2</a>)</td></tr>
<tr><th id="3578">3578</th><td>				<a class="local col3 ref" href="#563val" title='val' data-ref="563val" data-ref-filename="563val">val</a> &amp;= ~<a class="macro" href="i915_reg.h.html#7582" title="(1 &lt;&lt; 6)" data-ref="_M/DISP_DATA_PARTITION_5_6">DISP_DATA_PARTITION_5_6</a>;</td></tr>
<tr><th id="3579">3579</th><td>			<b>else</b></td></tr>
<tr><th id="3580">3580</th><td>				<a class="local col3 ref" href="#563val" title='val' data-ref="563val" data-ref-filename="563val">val</a> |= <a class="macro" href="i915_reg.h.html#7582" title="(1 &lt;&lt; 6)" data-ref="_M/DISP_DATA_PARTITION_5_6">DISP_DATA_PARTITION_5_6</a>;</td></tr>
<tr><th id="3581">3581</th><td>			<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45004) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7581" title="((const i915_reg_t){ .reg = (0x45004) })" data-ref="_M/DISP_ARB_CTL2">DISP_ARB_CTL2</a>, <a class="local col3 ref" href="#563val" title='val' data-ref="563val" data-ref-filename="563val">val</a>);</td></tr>
<tr><th id="3582">3582</th><td>		}</td></tr>
<tr><th id="3583">3583</th><td>	}</td></tr>
<tr><th id="3584">3584</th><td></td></tr>
<tr><th id="3585">3585</th><td>	<b>if</b> (<a class="local col2 ref" href="#562dirty" title='dirty' data-ref="562dirty" data-ref-filename="562dirty">dirty</a> &amp; <a class="macro" href="#3451" title="(1 &lt;&lt; 24)" data-ref="_M/WM_DIRTY_FBC">WM_DIRTY_FBC</a>) {</td></tr>
<tr><th id="3586">3586</th><td>		<a class="local col3 ref" href="#563val" title='val' data-ref="563val" data-ref-filename="563val">val</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7577" title="((const i915_reg_t){ .reg = (0x45000) })" data-ref="_M/DISP_ARB_CTL">DISP_ARB_CTL</a>);</td></tr>
<tr><th id="3587">3587</th><td>		<b>if</b> (<a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::enable_fbc_wm" title='ilk_wm_values::enable_fbc_wm' data-ref="ilk_wm_values::enable_fbc_wm" data-ref-filename="ilk_wm_values..enable_fbc_wm">enable_fbc_wm</a>)</td></tr>
<tr><th id="3588">3588</th><td>			<a class="local col3 ref" href="#563val" title='val' data-ref="563val" data-ref-filename="563val">val</a> &amp;= ~<a class="macro" href="i915_reg.h.html#7580" title="(1 &lt;&lt; 15)" data-ref="_M/DISP_FBC_WM_DIS">DISP_FBC_WM_DIS</a>;</td></tr>
<tr><th id="3589">3589</th><td>		<b>else</b></td></tr>
<tr><th id="3590">3590</th><td>			<a class="local col3 ref" href="#563val" title='val' data-ref="563val" data-ref-filename="563val">val</a> |= <a class="macro" href="i915_reg.h.html#7580" title="(1 &lt;&lt; 15)" data-ref="_M/DISP_FBC_WM_DIS">DISP_FBC_WM_DIS</a>;</td></tr>
<tr><th id="3591">3591</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45000) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7577" title="((const i915_reg_t){ .reg = (0x45000) })" data-ref="_M/DISP_ARB_CTL">DISP_ARB_CTL</a>, <a class="local col3 ref" href="#563val" title='val' data-ref="563val" data-ref-filename="563val">val</a>);</td></tr>
<tr><th id="3592">3592</th><td>	}</td></tr>
<tr><th id="3593">3593</th><td></td></tr>
<tr><th id="3594">3594</th><td>	<b>if</b> (<a class="local col2 ref" href="#562dirty" title='dirty' data-ref="562dirty" data-ref-filename="562dirty">dirty</a> &amp; <a class="macro" href="#3449" title="(1 &lt;&lt; (15 + (1)))" data-ref="_M/WM_DIRTY_LP">WM_DIRTY_LP</a>(<var>1</var>) &amp;&amp;</td></tr>
<tr><th id="3595">3595</th><td>	    <a class="local col1 ref" href="#561previous" title='previous' data-ref="561previous" data-ref-filename="561previous">previous</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp_spr" title='ilk_wm_values::wm_lp_spr' data-ref="ilk_wm_values::wm_lp_spr" data-ref-filename="ilk_wm_values..wm_lp_spr">wm_lp_spr</a>[<var>0</var>] != <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp_spr" title='ilk_wm_values::wm_lp_spr' data-ref="ilk_wm_values::wm_lp_spr" data-ref-filename="ilk_wm_values..wm_lp_spr">wm_lp_spr</a>[<var>0</var>])</td></tr>
<tr><th id="3596">3596</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45120) })), (results-&gt;wm_lp_spr[0]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6128" title="((const i915_reg_t){ .reg = (0x45120) })" data-ref="_M/WM1S_LP_ILK">WM1S_LP_ILK</a>, <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp_spr" title='ilk_wm_values::wm_lp_spr' data-ref="ilk_wm_values::wm_lp_spr" data-ref-filename="ilk_wm_values..wm_lp_spr">wm_lp_spr</a>[<var>0</var>]);</td></tr>
<tr><th id="3597">3597</th><td></td></tr>
<tr><th id="3598">3598</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col9 ref" href="#559dev_priv" title='dev_priv' data-ref="559dev_priv" data-ref-filename="559dev_priv">dev_priv</a>) &gt;= <var>7</var>) {</td></tr>
<tr><th id="3599">3599</th><td>		<b>if</b> (<a class="local col2 ref" href="#562dirty" title='dirty' data-ref="562dirty" data-ref-filename="562dirty">dirty</a> &amp; <a class="macro" href="#3449" title="(1 &lt;&lt; (15 + (2)))" data-ref="_M/WM_DIRTY_LP">WM_DIRTY_LP</a>(<var>2</var>) &amp;&amp; <a class="local col1 ref" href="#561previous" title='previous' data-ref="561previous" data-ref-filename="561previous">previous</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp_spr" title='ilk_wm_values::wm_lp_spr' data-ref="ilk_wm_values::wm_lp_spr" data-ref-filename="ilk_wm_values..wm_lp_spr">wm_lp_spr</a>[<var>1</var>] != <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp_spr" title='ilk_wm_values::wm_lp_spr' data-ref="ilk_wm_values::wm_lp_spr" data-ref-filename="ilk_wm_values..wm_lp_spr">wm_lp_spr</a>[<var>1</var>])</td></tr>
<tr><th id="3600">3600</th><td>			<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45124) })), (results-&gt;wm_lp_spr[1]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6129" title="((const i915_reg_t){ .reg = (0x45124) })" data-ref="_M/WM2S_LP_IVB">WM2S_LP_IVB</a>, <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp_spr" title='ilk_wm_values::wm_lp_spr' data-ref="ilk_wm_values::wm_lp_spr" data-ref-filename="ilk_wm_values..wm_lp_spr">wm_lp_spr</a>[<var>1</var>]);</td></tr>
<tr><th id="3601">3601</th><td>		<b>if</b> (<a class="local col2 ref" href="#562dirty" title='dirty' data-ref="562dirty" data-ref-filename="562dirty">dirty</a> &amp; <a class="macro" href="#3449" title="(1 &lt;&lt; (15 + (3)))" data-ref="_M/WM_DIRTY_LP">WM_DIRTY_LP</a>(<var>3</var>) &amp;&amp; <a class="local col1 ref" href="#561previous" title='previous' data-ref="561previous" data-ref-filename="561previous">previous</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp_spr" title='ilk_wm_values::wm_lp_spr' data-ref="ilk_wm_values::wm_lp_spr" data-ref-filename="ilk_wm_values..wm_lp_spr">wm_lp_spr</a>[<var>2</var>] != <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp_spr" title='ilk_wm_values::wm_lp_spr' data-ref="ilk_wm_values::wm_lp_spr" data-ref-filename="ilk_wm_values..wm_lp_spr">wm_lp_spr</a>[<var>2</var>])</td></tr>
<tr><th id="3602">3602</th><td>			<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45128) })), (results-&gt;wm_lp_spr[2]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6130" title="((const i915_reg_t){ .reg = (0x45128) })" data-ref="_M/WM3S_LP_IVB">WM3S_LP_IVB</a>, <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp_spr" title='ilk_wm_values::wm_lp_spr' data-ref="ilk_wm_values::wm_lp_spr" data-ref-filename="ilk_wm_values..wm_lp_spr">wm_lp_spr</a>[<var>2</var>]);</td></tr>
<tr><th id="3603">3603</th><td>	}</td></tr>
<tr><th id="3604">3604</th><td></td></tr>
<tr><th id="3605">3605</th><td>	<b>if</b> (<a class="local col2 ref" href="#562dirty" title='dirty' data-ref="562dirty" data-ref-filename="562dirty">dirty</a> &amp; <a class="macro" href="#3449" title="(1 &lt;&lt; (15 + (1)))" data-ref="_M/WM_DIRTY_LP">WM_DIRTY_LP</a>(<var>1</var>) &amp;&amp; <a class="local col1 ref" href="#561previous" title='previous' data-ref="561previous" data-ref-filename="561previous">previous</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>0</var>] != <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>0</var>])</td></tr>
<tr><th id="3606">3606</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45108) })), (results-&gt;wm_lp[0]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6114" title="((const i915_reg_t){ .reg = (0x45108) })" data-ref="_M/WM1_LP_ILK">WM1_LP_ILK</a>, <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>0</var>]);</td></tr>
<tr><th id="3607">3607</th><td>	<b>if</b> (<a class="local col2 ref" href="#562dirty" title='dirty' data-ref="562dirty" data-ref-filename="562dirty">dirty</a> &amp; <a class="macro" href="#3449" title="(1 &lt;&lt; (15 + (2)))" data-ref="_M/WM_DIRTY_LP">WM_DIRTY_LP</a>(<var>2</var>) &amp;&amp; <a class="local col1 ref" href="#561previous" title='previous' data-ref="561previous" data-ref-filename="561previous">previous</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>1</var>] != <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>1</var>])</td></tr>
<tr><th id="3608">3608</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x4510c) })), (results-&gt;wm_lp[1]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6124" title="((const i915_reg_t){ .reg = (0x4510c) })" data-ref="_M/WM2_LP_ILK">WM2_LP_ILK</a>, <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>1</var>]);</td></tr>
<tr><th id="3609">3609</th><td>	<b>if</b> (<a class="local col2 ref" href="#562dirty" title='dirty' data-ref="562dirty" data-ref-filename="562dirty">dirty</a> &amp; <a class="macro" href="#3449" title="(1 &lt;&lt; (15 + (3)))" data-ref="_M/WM_DIRTY_LP">WM_DIRTY_LP</a>(<var>3</var>) &amp;&amp; <a class="local col1 ref" href="#561previous" title='previous' data-ref="561previous" data-ref-filename="561previous">previous</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>2</var>] != <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>2</var>])</td></tr>
<tr><th id="3610">3610</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45110) })), (results-&gt;wm_lp[2]))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6126" title="((const i915_reg_t){ .reg = (0x45110) })" data-ref="_M/WM3_LP_ILK">WM3_LP_ILK</a>, <a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>2</var>]);</td></tr>
<tr><th id="3611">3611</th><td></td></tr>
<tr><th id="3612">3612</th><td>	<a class="local col9 ref" href="#559dev_priv" title='dev_priv' data-ref="559dev_priv" data-ref-filename="559dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymousstruct)::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::(anonymous union)::hw' data-ref="drm_i915_private::(anonymousstruct)::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymousstruct)..(anonymous)..hw">hw</a> = *<a class="local col0 ref" href="#560results" title='results' data-ref="560results" data-ref-filename="560results">results</a>;</td></tr>
<tr><th id="3613">3613</th><td>}</td></tr>
<tr><th id="3614">3614</th><td></td></tr>
<tr><th id="3615">3615</th><td><a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl def fn" id="ilk_disable_lp_wm" title='ilk_disable_lp_wm' data-ref="ilk_disable_lp_wm" data-ref-filename="ilk_disable_lp_wm">ilk_disable_lp_wm</dfn>(<b>struct</b> <a class="type" href="../../../../include/drm/drm_device.h.html#drm_device" title='drm_device' data-ref="drm_device" data-ref-filename="drm_device">drm_device</a> *<dfn class="local col4 decl" id="564dev" title='dev' data-type='struct drm_device *' data-ref="564dev" data-ref-filename="564dev">dev</dfn>)</td></tr>
<tr><th id="3616">3616</th><td>{</td></tr>
<tr><th id="3617">3617</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="565dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="565dev_priv" data-ref-filename="565dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col4 ref" href="#564dev" title='dev' data-ref="564dev" data-ref-filename="564dev">dev</a>);</td></tr>
<tr><th id="3618">3618</th><td></td></tr>
<tr><th id="3619">3619</th><td>	<b>return</b> <a class="tu ref fn" href="#_ilk_disable_lp_wm" title='_ilk_disable_lp_wm' data-use='c' data-ref="_ilk_disable_lp_wm" data-ref-filename="_ilk_disable_lp_wm">_ilk_disable_lp_wm</a>(<a class="local col5 ref" href="#565dev_priv" title='dev_priv' data-ref="565dev_priv" data-ref-filename="565dev_priv">dev_priv</a>, <a class="macro" href="#3450" title="((1 &lt;&lt; (15 + (1))) | (1 &lt;&lt; (15 + (2))) | (1 &lt;&lt; (15 + (3))))" data-ref="_M/WM_DIRTY_LP_ALL">WM_DIRTY_LP_ALL</a>);</td></tr>
<tr><th id="3620">3620</th><td>}</td></tr>
<tr><th id="3621">3621</th><td></td></tr>
<tr><th id="3622">3622</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="tu decl def fn" id="intel_enabled_dbuf_slices_num" title='intel_enabled_dbuf_slices_num' data-type='u8 intel_enabled_dbuf_slices_num(struct drm_i915_private * dev_priv)' data-ref="intel_enabled_dbuf_slices_num" data-ref-filename="intel_enabled_dbuf_slices_num">intel_enabled_dbuf_slices_num</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="566dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="566dev_priv" data-ref-filename="566dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="3623">3623</th><td>{</td></tr>
<tr><th id="3624">3624</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col7 decl" id="567enabled_slices" title='enabled_slices' data-type='u8' data-ref="567enabled_slices" data-ref-filename="567enabled_slices">enabled_slices</dfn>;</td></tr>
<tr><th id="3625">3625</th><td></td></tr>
<tr><th id="3626">3626</th><td>	<i>/* Slice 1 will always be enabled */</i></td></tr>
<tr><th id="3627">3627</th><td>	<a class="local col7 ref" href="#567enabled_slices" title='enabled_slices' data-ref="567enabled_slices" data-ref-filename="567enabled_slices">enabled_slices</a> = <var>1</var>;</td></tr>
<tr><th id="3628">3628</th><td></td></tr>
<tr><th id="3629">3629</th><td>	<i>/* Gen prior to GEN11 have only one DBuf slice */</i></td></tr>
<tr><th id="3630">3630</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col6 ref" href="#566dev_priv" title='dev_priv' data-ref="566dev_priv" data-ref-filename="566dev_priv">dev_priv</a>) &lt; <var>11</var>)</td></tr>
<tr><th id="3631">3631</th><td>		<b>return</b> <a class="local col7 ref" href="#567enabled_slices" title='enabled_slices' data-ref="567enabled_slices" data-ref-filename="567enabled_slices">enabled_slices</a>;</td></tr>
<tr><th id="3632">3632</th><td></td></tr>
<tr><th id="3633">3633</th><td>	<i>/*</i></td></tr>
<tr><th id="3634">3634</th><td><i>	 * FIXME: for now we'll only ever use 1 slice; pretend that we have</i></td></tr>
<tr><th id="3635">3635</th><td><i>	 * only that 1 slice enabled until we have a proper way for on-demand</i></td></tr>
<tr><th id="3636">3636</th><td><i>	 * toggling of the second slice.</i></td></tr>
<tr><th id="3637">3637</th><td><i>	 */</i></td></tr>
<tr><th id="3638">3638</th><td>	<b>if</b> (<var>0</var> &amp;&amp; <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x44FE8) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7586" title="((const i915_reg_t){ .reg = (0x44FE8) })" data-ref="_M/DBUF_CTL_S2">DBUF_CTL_S2</a>) &amp; <a class="macro" href="i915_reg.h.html#7588" title="(1 &lt;&lt; 30)" data-ref="_M/DBUF_POWER_STATE">DBUF_POWER_STATE</a>)</td></tr>
<tr><th id="3639">3639</th><td>		<a class="local col7 ref" href="#567enabled_slices" title='enabled_slices' data-ref="567enabled_slices" data-ref-filename="567enabled_slices">enabled_slices</a>++;</td></tr>
<tr><th id="3640">3640</th><td></td></tr>
<tr><th id="3641">3641</th><td>	<b>return</b> <a class="local col7 ref" href="#567enabled_slices" title='enabled_slices' data-ref="567enabled_slices" data-ref-filename="567enabled_slices">enabled_slices</a>;</td></tr>
<tr><th id="3642">3642</th><td>}</td></tr>
<tr><th id="3643">3643</th><td></td></tr>
<tr><th id="3644">3644</th><td><i  data-doc="skl_needs_memory_bw_wa">/*</i></td></tr>
<tr><th id="3645">3645</th><td><i  data-doc="skl_needs_memory_bw_wa"> * FIXME: We still don't have the proper code detect if we need to apply the WA,</i></td></tr>
<tr><th id="3646">3646</th><td><i  data-doc="skl_needs_memory_bw_wa"> * so assume we'll always need it in order to avoid underruns.</i></td></tr>
<tr><th id="3647">3647</th><td><i  data-doc="skl_needs_memory_bw_wa"> */</i></td></tr>
<tr><th id="3648">3648</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="skl_needs_memory_bw_wa" title='skl_needs_memory_bw_wa' data-type='bool skl_needs_memory_bw_wa(struct drm_i915_private * dev_priv)' data-ref="skl_needs_memory_bw_wa" data-ref-filename="skl_needs_memory_bw_wa">skl_needs_memory_bw_wa</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="568dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="568dev_priv" data-ref-filename="568dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="3649">3649</th><td>{</td></tr>
<tr><th id="3650">3650</th><td>	<b>return</b> <a class="macro" href="i915_drv.h.html#2231" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; !((&amp;(dev_priv)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_BC">IS_GEN9_BC</a>(<a class="local col8 ref" href="#568dev_priv" title='dev_priv' data-ref="568dev_priv" data-ref-filename="568dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2123" title="IS_PLATFORM(dev_priv, INTEL_BROXTON)" data-ref="_M/IS_BROXTON">IS_BROXTON</a>(<a class="local col8 ref" href="#568dev_priv" title='dev_priv' data-ref="568dev_priv" data-ref-filename="568dev_priv">dev_priv</a>);</td></tr>
<tr><th id="3651">3651</th><td>}</td></tr>
<tr><th id="3652">3652</th><td></td></tr>
<tr><th id="3653">3653</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a></td></tr>
<tr><th id="3654">3654</th><td><dfn class="tu decl def fn" id="intel_has_sagv" title='intel_has_sagv' data-type='bool intel_has_sagv(struct drm_i915_private * dev_priv)' data-ref="intel_has_sagv" data-ref-filename="intel_has_sagv">intel_has_sagv</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="569dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="569dev_priv" data-ref-filename="569dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="3655">3655</th><td>{</td></tr>
<tr><th id="3656">3656</th><td>	<b>return</b> (<a class="macro" href="i915_drv.h.html#2231" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; !((&amp;(dev_priv)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_BC">IS_GEN9_BC</a>(<a class="local col9 ref" href="#569dev_priv" title='dev_priv' data-ref="569dev_priv" data-ref-filename="569dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col9 ref" href="#569dev_priv" title='dev_priv' data-ref="569dev_priv" data-ref-filename="569dev_priv">dev_priv</a>) &gt;= <var>10</var>) &amp;&amp;</td></tr>
<tr><th id="3657">3657</th><td>		<a class="local col9 ref" href="#569dev_priv" title='dev_priv' data-ref="569dev_priv" data-ref-filename="569dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::sagv_status" title='drm_i915_private::sagv_status' data-ref="drm_i915_private::sagv_status" data-ref-filename="drm_i915_private..sagv_status">sagv_status</a> != <a class="enum" href="i915_drv.h.html#drm_i915_private::I915_SAGV_NOT_CONTROLLED" title='drm_i915_private::I915_SAGV_NOT_CONTROLLED' data-ref="drm_i915_private::I915_SAGV_NOT_CONTROLLED" data-ref-filename="drm_i915_private..I915_SAGV_NOT_CONTROLLED">I915_SAGV_NOT_CONTROLLED</a>;</td></tr>
<tr><th id="3658">3658</th><td>}</td></tr>
<tr><th id="3659">3659</th><td></td></tr>
<tr><th id="3660">3660</th><td><i>/*</i></td></tr>
<tr><th id="3661">3661</th><td><i> * SAGV dynamically adjusts the system agent voltage and clock frequencies</i></td></tr>
<tr><th id="3662">3662</th><td><i> * depending on power and performance requirements. The display engine access</i></td></tr>
<tr><th id="3663">3663</th><td><i> * to system memory is blocked during the adjustment time. Because of the</i></td></tr>
<tr><th id="3664">3664</th><td><i> * blocking time, having this enabled can cause full system hangs and/or pipe</i></td></tr>
<tr><th id="3665">3665</th><td><i> * underruns if we don't meet all of the following requirements:</i></td></tr>
<tr><th id="3666">3666</th><td><i> *</i></td></tr>
<tr><th id="3667">3667</th><td><i> *  - &lt;= 1 pipe enabled</i></td></tr>
<tr><th id="3668">3668</th><td><i> *  - All planes can enable watermarks for latencies &gt;= SAGV engine block time</i></td></tr>
<tr><th id="3669">3669</th><td><i> *  - We're not using an interlaced display configuration</i></td></tr>
<tr><th id="3670">3670</th><td><i> */</i></td></tr>
<tr><th id="3671">3671</th><td><em>int</em></td></tr>
<tr><th id="3672">3672</th><td><dfn class="decl def fn" id="intel_enable_sagv" title='intel_enable_sagv' data-ref="intel_enable_sagv" data-ref-filename="intel_enable_sagv">intel_enable_sagv</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="570dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="570dev_priv" data-ref-filename="570dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="3673">3673</th><td>{</td></tr>
<tr><th id="3674">3674</th><td>	<em>int</em> <dfn class="local col1 decl" id="571ret" title='ret' data-type='int' data-ref="571ret" data-ref-filename="571ret">ret</dfn>;</td></tr>
<tr><th id="3675">3675</th><td></td></tr>
<tr><th id="3676">3676</th><td>	<b>if</b> (!<a class="tu ref fn" href="#intel_has_sagv" title='intel_has_sagv' data-use='c' data-ref="intel_has_sagv" data-ref-filename="intel_has_sagv">intel_has_sagv</a>(<a class="local col0 ref" href="#570dev_priv" title='dev_priv' data-ref="570dev_priv" data-ref-filename="570dev_priv">dev_priv</a>))</td></tr>
<tr><th id="3677">3677</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="3678">3678</th><td></td></tr>
<tr><th id="3679">3679</th><td>	<b>if</b> (<a class="local col0 ref" href="#570dev_priv" title='dev_priv' data-ref="570dev_priv" data-ref-filename="570dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::sagv_status" title='drm_i915_private::sagv_status' data-ref="drm_i915_private::sagv_status" data-ref-filename="drm_i915_private..sagv_status">sagv_status</a> == <a class="enum" href="i915_drv.h.html#drm_i915_private::I915_SAGV_ENABLED" title='drm_i915_private::I915_SAGV_ENABLED' data-ref="drm_i915_private::I915_SAGV_ENABLED" data-ref-filename="drm_i915_private..I915_SAGV_ENABLED">I915_SAGV_ENABLED</a>)</td></tr>
<tr><th id="3680">3680</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="3681">3681</th><td></td></tr>
<tr><th id="3682">3682</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Enabling SAGV\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Enabling SAGV\n"</q>);</td></tr>
<tr><th id="3683">3683</th><td>	<a class="local col1 ref" href="#571ret" title='ret' data-ref="571ret" data-ref-filename="571ret">ret</a> = <a class="macro" href="intel_sideband.h.html#135" title="sandybridge_pcode_write_timeout(dev_priv, 0x21, 0x3, 500, 0)" data-ref="_M/sandybridge_pcode_write">sandybridge_pcode_write</a>(<a class="local col0 ref" href="#570dev_priv" title='dev_priv' data-ref="570dev_priv" data-ref-filename="570dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#8814" title="0x21" data-ref="_M/GEN9_PCODE_SAGV_CONTROL">GEN9_PCODE_SAGV_CONTROL</a>,</td></tr>
<tr><th id="3684">3684</th><td>				      <a class="macro" href="i915_reg.h.html#8817" title="0x3" data-ref="_M/GEN9_SAGV_ENABLE">GEN9_SAGV_ENABLE</a>);</td></tr>
<tr><th id="3685">3685</th><td></td></tr>
<tr><th id="3686">3686</th><td>	<i>/* We don't need to wait for SAGV when enabling */</i></td></tr>
<tr><th id="3687">3687</th><td></td></tr>
<tr><th id="3688">3688</th><td>	<i>/*</i></td></tr>
<tr><th id="3689">3689</th><td><i>	 * Some skl systems, pre-release machines in particular,</i></td></tr>
<tr><th id="3690">3690</th><td><i>	 * don't actually have SAGV.</i></td></tr>
<tr><th id="3691">3691</th><td><i>	 */</i></td></tr>
<tr><th id="3692">3692</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2122" title="IS_PLATFORM(dev_priv, INTEL_SKYLAKE)" data-ref="_M/IS_SKYLAKE">IS_SKYLAKE</a>(<a class="local col0 ref" href="#570dev_priv" title='dev_priv' data-ref="570dev_priv" data-ref-filename="570dev_priv">dev_priv</a>) &amp;&amp; <a class="local col1 ref" href="#571ret" title='ret' data-ref="571ret" data-ref-filename="571ret">ret</a> == -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#10" title="6" data-ref="_M/ENXIO">ENXIO</a>) {</td></tr>
<tr><th id="3693">3693</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;No SAGV found on system, ignoring\n&quot;)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"No SAGV found on system, ignoring\n"</q>);</td></tr>
<tr><th id="3694">3694</th><td>		<a class="local col0 ref" href="#570dev_priv" title='dev_priv' data-ref="570dev_priv" data-ref-filename="570dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::sagv_status" title='drm_i915_private::sagv_status' data-ref="drm_i915_private::sagv_status" data-ref-filename="drm_i915_private..sagv_status">sagv_status</a> = <a class="enum" href="i915_drv.h.html#drm_i915_private::I915_SAGV_NOT_CONTROLLED" title='drm_i915_private::I915_SAGV_NOT_CONTROLLED' data-ref="drm_i915_private::I915_SAGV_NOT_CONTROLLED" data-ref-filename="drm_i915_private..I915_SAGV_NOT_CONTROLLED">I915_SAGV_NOT_CONTROLLED</a>;</td></tr>
<tr><th id="3695">3695</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="3696">3696</th><td>	} <b>else</b> <b>if</b> (<a class="local col1 ref" href="#571ret" title='ret' data-ref="571ret" data-ref-filename="571ret">ret</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="3697">3697</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;Failed to enable SAGV\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"Failed to enable SAGV\n"</q>);</td></tr>
<tr><th id="3698">3698</th><td>		<b>return</b> <a class="local col1 ref" href="#571ret" title='ret' data-ref="571ret" data-ref-filename="571ret">ret</a>;</td></tr>
<tr><th id="3699">3699</th><td>	}</td></tr>
<tr><th id="3700">3700</th><td></td></tr>
<tr><th id="3701">3701</th><td>	<a class="local col0 ref" href="#570dev_priv" title='dev_priv' data-ref="570dev_priv" data-ref-filename="570dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::sagv_status" title='drm_i915_private::sagv_status' data-ref="drm_i915_private::sagv_status" data-ref-filename="drm_i915_private..sagv_status">sagv_status</a> = <a class="enum" href="i915_drv.h.html#drm_i915_private::I915_SAGV_ENABLED" title='drm_i915_private::I915_SAGV_ENABLED' data-ref="drm_i915_private::I915_SAGV_ENABLED" data-ref-filename="drm_i915_private..I915_SAGV_ENABLED">I915_SAGV_ENABLED</a>;</td></tr>
<tr><th id="3702">3702</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="3703">3703</th><td>}</td></tr>
<tr><th id="3704">3704</th><td></td></tr>
<tr><th id="3705">3705</th><td><em>int</em></td></tr>
<tr><th id="3706">3706</th><td><dfn class="decl def fn" id="intel_disable_sagv" title='intel_disable_sagv' data-ref="intel_disable_sagv" data-ref-filename="intel_disable_sagv">intel_disable_sagv</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="572dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="572dev_priv" data-ref-filename="572dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="3707">3707</th><td>{</td></tr>
<tr><th id="3708">3708</th><td>	<em>int</em> <dfn class="local col3 decl" id="573ret" title='ret' data-type='int' data-ref="573ret" data-ref-filename="573ret">ret</dfn>;</td></tr>
<tr><th id="3709">3709</th><td></td></tr>
<tr><th id="3710">3710</th><td>	<b>if</b> (!<a class="tu ref fn" href="#intel_has_sagv" title='intel_has_sagv' data-use='c' data-ref="intel_has_sagv" data-ref-filename="intel_has_sagv">intel_has_sagv</a>(<a class="local col2 ref" href="#572dev_priv" title='dev_priv' data-ref="572dev_priv" data-ref-filename="572dev_priv">dev_priv</a>))</td></tr>
<tr><th id="3711">3711</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="3712">3712</th><td></td></tr>
<tr><th id="3713">3713</th><td>	<b>if</b> (<a class="local col2 ref" href="#572dev_priv" title='dev_priv' data-ref="572dev_priv" data-ref-filename="572dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::sagv_status" title='drm_i915_private::sagv_status' data-ref="drm_i915_private::sagv_status" data-ref-filename="drm_i915_private..sagv_status">sagv_status</a> == <a class="enum" href="i915_drv.h.html#drm_i915_private::I915_SAGV_DISABLED" title='drm_i915_private::I915_SAGV_DISABLED' data-ref="drm_i915_private::I915_SAGV_DISABLED" data-ref-filename="drm_i915_private..I915_SAGV_DISABLED">I915_SAGV_DISABLED</a>)</td></tr>
<tr><th id="3714">3714</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="3715">3715</th><td></td></tr>
<tr><th id="3716">3716</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Disabling SAGV\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Disabling SAGV\n"</q>);</td></tr>
<tr><th id="3717">3717</th><td>	<i>/* bspec says to keep retrying for at least 1 ms */</i></td></tr>
<tr><th id="3718">3718</th><td>	<a class="local col3 ref" href="#573ret" title='ret' data-ref="573ret" data-ref-filename="573ret">ret</a> = <a class="ref fn" href="intel_sideband.h.html#skl_pcode_request" title='skl_pcode_request' data-ref="skl_pcode_request" data-ref-filename="skl_pcode_request">skl_pcode_request</a>(<a class="local col2 ref" href="#572dev_priv" title='dev_priv' data-ref="572dev_priv" data-ref-filename="572dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#8814" title="0x21" data-ref="_M/GEN9_PCODE_SAGV_CONTROL">GEN9_PCODE_SAGV_CONTROL</a>,</td></tr>
<tr><th id="3719">3719</th><td>				<a class="macro" href="i915_reg.h.html#8815" title="0x0" data-ref="_M/GEN9_SAGV_DISABLE">GEN9_SAGV_DISABLE</a>,</td></tr>
<tr><th id="3720">3720</th><td>				<a class="macro" href="i915_reg.h.html#8816" title="0x1" data-ref="_M/GEN9_SAGV_IS_DISABLED">GEN9_SAGV_IS_DISABLED</a>, <a class="macro" href="i915_reg.h.html#8816" title="0x1" data-ref="_M/GEN9_SAGV_IS_DISABLED">GEN9_SAGV_IS_DISABLED</a>,</td></tr>
<tr><th id="3721">3721</th><td>				<var>1</var>);</td></tr>
<tr><th id="3722">3722</th><td>	<i>/*</i></td></tr>
<tr><th id="3723">3723</th><td><i>	 * Some skl systems, pre-release machines in particular,</i></td></tr>
<tr><th id="3724">3724</th><td><i>	 * don't actually have SAGV.</i></td></tr>
<tr><th id="3725">3725</th><td><i>	 */</i></td></tr>
<tr><th id="3726">3726</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2122" title="IS_PLATFORM(dev_priv, INTEL_SKYLAKE)" data-ref="_M/IS_SKYLAKE">IS_SKYLAKE</a>(<a class="local col2 ref" href="#572dev_priv" title='dev_priv' data-ref="572dev_priv" data-ref-filename="572dev_priv">dev_priv</a>) &amp;&amp; <a class="local col3 ref" href="#573ret" title='ret' data-ref="573ret" data-ref-filename="573ret">ret</a> == -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#10" title="6" data-ref="_M/ENXIO">ENXIO</a>) {</td></tr>
<tr><th id="3727">3727</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;No SAGV found on system, ignoring\n&quot;)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"No SAGV found on system, ignoring\n"</q>);</td></tr>
<tr><th id="3728">3728</th><td>		<a class="local col2 ref" href="#572dev_priv" title='dev_priv' data-ref="572dev_priv" data-ref-filename="572dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::sagv_status" title='drm_i915_private::sagv_status' data-ref="drm_i915_private::sagv_status" data-ref-filename="drm_i915_private..sagv_status">sagv_status</a> = <a class="enum" href="i915_drv.h.html#drm_i915_private::I915_SAGV_NOT_CONTROLLED" title='drm_i915_private::I915_SAGV_NOT_CONTROLLED' data-ref="drm_i915_private::I915_SAGV_NOT_CONTROLLED" data-ref-filename="drm_i915_private..I915_SAGV_NOT_CONTROLLED">I915_SAGV_NOT_CONTROLLED</a>;</td></tr>
<tr><th id="3729">3729</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="3730">3730</th><td>	} <b>else</b> <b>if</b> (<a class="local col3 ref" href="#573ret" title='ret' data-ref="573ret" data-ref-filename="573ret">ret</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="3731">3731</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;Failed to disable SAGV (%d)\n&quot;, ret)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"Failed to disable SAGV (%d)\n"</q>, <a class="local col3 ref" href="#573ret" title='ret' data-ref="573ret" data-ref-filename="573ret">ret</a>);</td></tr>
<tr><th id="3732">3732</th><td>		<b>return</b> <a class="local col3 ref" href="#573ret" title='ret' data-ref="573ret" data-ref-filename="573ret">ret</a>;</td></tr>
<tr><th id="3733">3733</th><td>	}</td></tr>
<tr><th id="3734">3734</th><td></td></tr>
<tr><th id="3735">3735</th><td>	<a class="local col2 ref" href="#572dev_priv" title='dev_priv' data-ref="572dev_priv" data-ref-filename="572dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::sagv_status" title='drm_i915_private::sagv_status' data-ref="drm_i915_private::sagv_status" data-ref-filename="drm_i915_private..sagv_status">sagv_status</a> = <a class="enum" href="i915_drv.h.html#drm_i915_private::I915_SAGV_DISABLED" title='drm_i915_private::I915_SAGV_DISABLED' data-ref="drm_i915_private::I915_SAGV_DISABLED" data-ref-filename="drm_i915_private..I915_SAGV_DISABLED">I915_SAGV_DISABLED</a>;</td></tr>
<tr><th id="3736">3736</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="3737">3737</th><td>}</td></tr>
<tr><th id="3738">3738</th><td></td></tr>
<tr><th id="3739">3739</th><td><a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl def fn" id="intel_can_enable_sagv" title='intel_can_enable_sagv' data-ref="intel_can_enable_sagv" data-ref-filename="intel_can_enable_sagv">intel_can_enable_sagv</dfn>(<b>struct</b> <a class="type" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_state" title='drm_atomic_state' data-ref="drm_atomic_state" data-ref-filename="drm_atomic_state">drm_atomic_state</a> *<dfn class="local col4 decl" id="574state" title='state' data-type='struct drm_atomic_state *' data-ref="574state" data-ref-filename="574state">state</dfn>)</td></tr>
<tr><th id="3740">3740</th><td>{</td></tr>
<tr><th id="3741">3741</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_device.h.html#drm_device" title='drm_device' data-ref="drm_device" data-ref-filename="drm_device">drm_device</a> *<dfn class="local col5 decl" id="575dev" title='dev' data-type='struct drm_device *' data-ref="575dev" data-ref-filename="575dev">dev</dfn> = <a class="local col4 ref" href="#574state" title='state' data-ref="574state" data-ref-filename="574state">state</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_state::dev" title='drm_atomic_state::dev' data-ref="drm_atomic_state::dev" data-ref-filename="drm_atomic_state..dev">dev</a>;</td></tr>
<tr><th id="3742">3742</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="576dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="576dev_priv" data-ref-filename="576dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col5 ref" href="#575dev" title='dev' data-ref="575dev" data-ref-filename="575dev">dev</a>);</td></tr>
<tr><th id="3743">3743</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col7 decl" id="577intel_state" title='intel_state' data-type='struct intel_atomic_state *' data-ref="577intel_state" data-ref-filename="577intel_state">intel_state</dfn> = <a class="macro" href="intel_drv.h.html#1047" title="({ void *__mptr = (void *)(state); do { extern void __compiletime_assert_3743(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(state)), typeof(((struct intel_atomic_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(state)), typeof(void))))) __compiletime_assert_3743(); } while (0); ((struct intel_atomic_state *)(__mptr - __builtin_offsetof(struct intel_atomic_state, base))); })" data-ref="_M/to_intel_atomic_state">to_intel_atomic_state</a>(<a class="local col4 ref" href="#574state" title='state' data-ref="574state" data-ref-filename="574state">state</a>);</td></tr>
<tr><th id="3744">3744</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col8 decl" id="578crtc" title='crtc' data-type='struct intel_crtc *' data-ref="578crtc" data-ref-filename="578crtc">crtc</dfn>;</td></tr>
<tr><th id="3745">3745</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col9 decl" id="579plane" title='plane' data-type='struct intel_plane *' data-ref="579plane" data-ref-filename="579plane">plane</dfn>;</td></tr>
<tr><th id="3746">3746</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col0 decl" id="580cstate" title='cstate' data-type='struct intel_crtc_state *' data-ref="580cstate" data-ref-filename="580cstate">cstate</dfn>;</td></tr>
<tr><th id="3747">3747</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col1 decl" id="581pipe" title='pipe' data-type='enum pipe' data-ref="581pipe" data-ref-filename="581pipe">pipe</dfn>;</td></tr>
<tr><th id="3748">3748</th><td>	<em>int</em> <dfn class="local col2 decl" id="582level" title='level' data-type='int' data-ref="582level" data-ref-filename="582level">level</dfn>, <dfn class="local col3 decl" id="583latency" title='latency' data-type='int' data-ref="583latency" data-ref-filename="583latency">latency</dfn>;</td></tr>
<tr><th id="3749">3749</th><td>	<em>int</em> <dfn class="local col4 decl" id="584sagv_block_time_us" title='sagv_block_time_us' data-type='int' data-ref="584sagv_block_time_us" data-ref-filename="584sagv_block_time_us">sagv_block_time_us</dfn>;</td></tr>
<tr><th id="3750">3750</th><td></td></tr>
<tr><th id="3751">3751</th><td>	<b>if</b> (!<a class="tu ref fn" href="#intel_has_sagv" title='intel_has_sagv' data-use='c' data-ref="intel_has_sagv" data-ref-filename="intel_has_sagv">intel_has_sagv</a>(<a class="local col6 ref" href="#576dev_priv" title='dev_priv' data-ref="576dev_priv" data-ref-filename="576dev_priv">dev_priv</a>))</td></tr>
<tr><th id="3752">3752</th><td>		<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="3753">3753</th><td></td></tr>
<tr><th id="3754">3754</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col6 ref" href="#576dev_priv" title='dev_priv' data-ref="576dev_priv" data-ref-filename="576dev_priv">dev_priv</a>, <var>9</var>))</td></tr>
<tr><th id="3755">3755</th><td>		<a class="local col4 ref" href="#584sagv_block_time_us" title='sagv_block_time_us' data-ref="584sagv_block_time_us" data-ref-filename="584sagv_block_time_us">sagv_block_time_us</a> = <var>30</var>;</td></tr>
<tr><th id="3756">3756</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(10))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (10))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col6 ref" href="#576dev_priv" title='dev_priv' data-ref="576dev_priv" data-ref-filename="576dev_priv">dev_priv</a>, <var>10</var>))</td></tr>
<tr><th id="3757">3757</th><td>		<a class="local col4 ref" href="#584sagv_block_time_us" title='sagv_block_time_us' data-ref="584sagv_block_time_us" data-ref-filename="584sagv_block_time_us">sagv_block_time_us</a> = <var>20</var>;</td></tr>
<tr><th id="3758">3758</th><td>	<b>else</b></td></tr>
<tr><th id="3759">3759</th><td>		<a class="local col4 ref" href="#584sagv_block_time_us" title='sagv_block_time_us' data-ref="584sagv_block_time_us" data-ref-filename="584sagv_block_time_us">sagv_block_time_us</a> = <var>10</var>;</td></tr>
<tr><th id="3760">3760</th><td></td></tr>
<tr><th id="3761">3761</th><td>	<i>/*</i></td></tr>
<tr><th id="3762">3762</th><td><i>	 * If there are no active CRTCs, no additional checks need be performed</i></td></tr>
<tr><th id="3763">3763</th><td><i>	 */</i></td></tr>
<tr><th id="3764">3764</th><td>	<b>if</b> (<a class="macro" href="../../../../include/asm-generic/bitops/const_hweight.h.html#28" title="(__builtin_constant_p(intel_state-&gt;active_crtcs) ? ((((unsigned int) ((!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 0))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 1))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 2))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 3))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 4))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 5))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 6))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) : __arch_hweight32(intel_state-&gt;active_crtcs))" data-ref="_M/hweight32">hweight32</a>(<a class="local col7 ref" href="#577intel_state" title='intel_state' data-ref="577intel_state" data-ref-filename="577intel_state">intel_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::active_crtcs" title='intel_atomic_state::active_crtcs' data-ref="intel_atomic_state::active_crtcs" data-ref-filename="intel_atomic_state..active_crtcs">active_crtcs</a>) == <var>0</var>)</td></tr>
<tr><th id="3765">3765</th><td>		<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="3766">3766</th><td></td></tr>
<tr><th id="3767">3767</th><td>	<i>/*</i></td></tr>
<tr><th id="3768">3768</th><td><i>	 * SKL+ workaround: bspec recommends we disable SAGV when we have</i></td></tr>
<tr><th id="3769">3769</th><td><i>	 * more then one pipe enabled</i></td></tr>
<tr><th id="3770">3770</th><td><i>	 */</i></td></tr>
<tr><th id="3771">3771</th><td>	<b>if</b> (<a class="macro" href="../../../../include/asm-generic/bitops/const_hweight.h.html#28" title="(__builtin_constant_p(intel_state-&gt;active_crtcs) ? ((((unsigned int) ((!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 0))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 1))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 2))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 3))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 4))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 5))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 6))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) : __arch_hweight32(intel_state-&gt;active_crtcs))" data-ref="_M/hweight32">hweight32</a>(<a class="local col7 ref" href="#577intel_state" title='intel_state' data-ref="577intel_state" data-ref-filename="577intel_state">intel_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::active_crtcs" title='intel_atomic_state::active_crtcs' data-ref="intel_atomic_state::active_crtcs" data-ref-filename="intel_atomic_state..active_crtcs">active_crtcs</a>) &gt; <var>1</var>)</td></tr>
<tr><th id="3772">3772</th><td>		<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="3773">3773</th><td></td></tr>
<tr><th id="3774">3774</th><td>	<i>/* Since we're now guaranteed to only have one active CRTC... */</i></td></tr>
<tr><th id="3775">3775</th><td>	<a class="local col1 ref" href="#581pipe" title='pipe' data-ref="581pipe" data-ref-filename="581pipe">pipe</a> = <a class="ref fn" href="../../../../arch/x86/include/asm/bitops.h.html#ffs" title='ffs' data-ref="ffs" data-ref-filename="ffs">ffs</a>(<a class="local col7 ref" href="#577intel_state" title='intel_state' data-ref="577intel_state" data-ref-filename="577intel_state">intel_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::active_crtcs" title='intel_atomic_state::active_crtcs' data-ref="intel_atomic_state::active_crtcs" data-ref-filename="intel_atomic_state..active_crtcs">active_crtcs</a>) - <var>1</var>;</td></tr>
<tr><th id="3776">3776</th><td>	<a class="local col8 ref" href="#578crtc" title='crtc' data-ref="578crtc" data-ref-filename="578crtc">crtc</a> = <a class="ref fn" href="intel_drv.h.html#intel_get_crtc_for_pipe" title='intel_get_crtc_for_pipe' data-ref="intel_get_crtc_for_pipe" data-ref-filename="intel_get_crtc_for_pipe">intel_get_crtc_for_pipe</a>(<a class="local col6 ref" href="#576dev_priv" title='dev_priv' data-ref="576dev_priv" data-ref-filename="576dev_priv">dev_priv</a>, <a class="local col1 ref" href="#581pipe" title='pipe' data-ref="581pipe" data-ref-filename="581pipe">pipe</a>);</td></tr>
<tr><th id="3777">3777</th><td>	<a class="local col0 ref" href="#580cstate" title='cstate' data-ref="580cstate" data-ref-filename="580cstate">cstate</a> = <a class="macro" href="intel_drv.h.html#1049" title="({ void *__mptr = (void *)(crtc-&gt;base.state); do { extern void __compiletime_assert_3777(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc-&gt;base.state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc-&gt;base.state)), typeof(void))))) __compiletime_assert_3777(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); })" data-ref="_M/to_intel_crtc_state">to_intel_crtc_state</a>(<a class="local col8 ref" href="#578crtc" title='crtc' data-ref="578crtc" data-ref-filename="578crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::state" title='drm_crtc::state' data-ref="drm_crtc::state" data-ref-filename="drm_crtc..state">state</a>);</td></tr>
<tr><th id="3778">3778</th><td></td></tr>
<tr><th id="3779">3779</th><td>	<b>if</b> (<a class="local col8 ref" href="#578crtc" title='crtc' data-ref="578crtc" data-ref-filename="578crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::state" title='drm_crtc::state' data-ref="drm_crtc::state" data-ref-filename="drm_crtc..state">state</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>.<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::flags" title='drm_display_mode::flags' data-ref="drm_display_mode::flags" data-ref-filename="drm_display_mode..flags">flags</a> &amp; <a class="macro" href="../../../../include/uapi/drm/drm_mode.h.html#75" title="(1&lt;&lt;4)" data-ref="_M/DRM_MODE_FLAG_INTERLACE">DRM_MODE_FLAG_INTERLACE</a>)</td></tr>
<tr><th id="3780">3780</th><td>		<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="3781">3781</th><td></td></tr>
<tr><th id="3782">3782</th><td>	<a class="macro" href="display/intel_display.h.html#272" title="for (plane = ({ void *__mptr = (void *)((&amp;(dev)-&gt;mode_config.plane_list)-&gt;next); do { extern void __compiletime_assert_3782(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(dev)-&gt;mode_config.plane_list)-&gt;next)), typeof(((typeof(*plane) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(dev)-&gt;mode_config.plane_list)-&gt;next)), typeof(void))))) __compiletime_assert_3782(); } while (0); ((typeof(*plane) *)(__mptr - __builtin_offsetof(typeof(*plane), base.head))); }); &amp;plane-&gt;base.head != (&amp;(dev)-&gt;mode_config.plane_list); plane = ({ void *__mptr = (void *)((plane)-&gt;base.head.next); do { extern void __compiletime_assert_3782(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((plane)-&gt;base.head.next)), typeof(((typeof(*(plane)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((plane)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_3782(); } while (0); ((typeof(*(plane)) *)(__mptr - __builtin_offsetof(typeof(*(plane)), base.head))); })) if (!((plane)-&gt;pipe == (crtc)-&gt;pipe)) {} else" data-ref="_M/for_each_intel_plane_on_crtc">for_each_intel_plane_on_crtc</a>(<a class="local col5 ref" href="#575dev" title='dev' data-ref="575dev" data-ref-filename="575dev">dev</a>, <a class="local col8 ref" href="#578crtc" title='crtc' data-ref="578crtc" data-ref-filename="578crtc">crtc</a>, <a class="local col9 ref" href="#579plane" title='plane' data-ref="579plane" data-ref-filename="579plane">plane</a>) {</td></tr>
<tr><th id="3783">3783</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#skl_plane_wm" title='skl_plane_wm' data-ref="skl_plane_wm" data-ref-filename="skl_plane_wm">skl_plane_wm</a> *<dfn class="local col5 decl" id="585wm" title='wm' data-type='struct skl_plane_wm *' data-ref="585wm" data-ref-filename="585wm">wm</dfn> =</td></tr>
<tr><th id="3784">3784</th><td>			&amp;<a class="local col0 ref" href="#580cstate" title='cstate' data-ref="580cstate" data-ref-filename="580cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>.<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::planes" title='skl_pipe_wm::planes' data-ref="skl_pipe_wm::planes" data-ref-filename="skl_pipe_wm..planes">planes</a>[<a class="local col9 ref" href="#579plane" title='plane' data-ref="579plane" data-ref-filename="579plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>];</td></tr>
<tr><th id="3785">3785</th><td></td></tr>
<tr><th id="3786">3786</th><td>		<i>/* Skip this plane if it's not enabled */</i></td></tr>
<tr><th id="3787">3787</th><td>		<b>if</b> (!<a class="local col5 ref" href="#585wm" title='wm' data-ref="585wm" data-ref-filename="585wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>)</td></tr>
<tr><th id="3788">3788</th><td>			<b>continue</b>;</td></tr>
<tr><th id="3789">3789</th><td></td></tr>
<tr><th id="3790">3790</th><td>		<i>/* Find the highest enabled wm level for this plane */</i></td></tr>
<tr><th id="3791">3791</th><td>		<b>for</b> (<a class="local col2 ref" href="#582level" title='level' data-ref="582level" data-ref-filename="582level">level</a> = <a class="ref fn" href="#ilk_wm_max_level" title='ilk_wm_max_level' data-ref="ilk_wm_max_level" data-ref-filename="ilk_wm_max_level">ilk_wm_max_level</a>(<a class="local col6 ref" href="#576dev_priv" title='dev_priv' data-ref="576dev_priv" data-ref-filename="576dev_priv">dev_priv</a>);</td></tr>
<tr><th id="3792">3792</th><td>		     !<a class="local col5 ref" href="#585wm" title='wm' data-ref="585wm" data-ref-filename="585wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<a class="local col2 ref" href="#582level" title='level' data-ref="582level" data-ref-filename="582level">level</a>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>; --<a class="local col2 ref" href="#582level" title='level' data-ref="582level" data-ref-filename="582level">level</a>)</td></tr>
<tr><th id="3793">3793</th><td>		     { }</td></tr>
<tr><th id="3794">3794</th><td></td></tr>
<tr><th id="3795">3795</th><td>		<a class="local col3 ref" href="#583latency" title='latency' data-ref="583latency" data-ref-filename="583latency">latency</a> = <a class="local col6 ref" href="#576dev_priv" title='dev_priv' data-ref="576dev_priv" data-ref-filename="576dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::skl_latency" title='drm_i915_private::(anonymous struct)::skl_latency' data-ref="drm_i915_private::(anonymous)::skl_latency" data-ref-filename="drm_i915_private..(anonymous)..skl_latency">skl_latency</a>[<a class="local col2 ref" href="#582level" title='level' data-ref="582level" data-ref-filename="582level">level</a>];</td></tr>
<tr><th id="3796">3796</th><td></td></tr>
<tr><th id="3797">3797</th><td>		<b>if</b> (<a class="tu ref fn" href="#skl_needs_memory_bw_wa" title='skl_needs_memory_bw_wa' data-use='c' data-ref="skl_needs_memory_bw_wa" data-ref-filename="skl_needs_memory_bw_wa">skl_needs_memory_bw_wa</a>(<a class="local col6 ref" href="#576dev_priv" title='dev_priv' data-ref="576dev_priv" data-ref-filename="576dev_priv">dev_priv</a>) &amp;&amp;</td></tr>
<tr><th id="3798">3798</th><td>		    <a class="local col9 ref" href="#579plane" title='plane' data-ref="579plane" data-ref-filename="579plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::state" title='drm_plane::state' data-ref="drm_plane::state" data-ref-filename="drm_plane..state">state</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::modifier" title='drm_framebuffer::modifier' data-ref="drm_framebuffer::modifier" data-ref-filename="drm_framebuffer..modifier">modifier</a> ==</td></tr>
<tr><th id="3799">3799</th><td>		    <a class="macro" href="../../../../include/uapi/drm/drm_fourcc.h.html#361" title="((((__u64)0x01) &lt;&lt; 56) | ((1) &amp; 0x00ffffffffffffffULL))" data-ref="_M/I915_FORMAT_MOD_X_TILED">I915_FORMAT_MOD_X_TILED</a>)</td></tr>
<tr><th id="3800">3800</th><td>			<a class="local col3 ref" href="#583latency" title='latency' data-ref="583latency" data-ref-filename="583latency">latency</a> += <var>15</var>;</td></tr>
<tr><th id="3801">3801</th><td></td></tr>
<tr><th id="3802">3802</th><td>		<i>/*</i></td></tr>
<tr><th id="3803">3803</th><td><i>		 * If any of the planes on this pipe don't enable wm levels that</i></td></tr>
<tr><th id="3804">3804</th><td><i>		 * incur memory latencies higher than sagv_block_time_us we</i></td></tr>
<tr><th id="3805">3805</th><td><i>		 * can't enable SAGV.</i></td></tr>
<tr><th id="3806">3806</th><td><i>		 */</i></td></tr>
<tr><th id="3807">3807</th><td>		<b>if</b> (<a class="local col3 ref" href="#583latency" title='latency' data-ref="583latency" data-ref-filename="583latency">latency</a> &lt; <a class="local col4 ref" href="#584sagv_block_time_us" title='sagv_block_time_us' data-ref="584sagv_block_time_us" data-ref-filename="584sagv_block_time_us">sagv_block_time_us</a>)</td></tr>
<tr><th id="3808">3808</th><td>			<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="3809">3809</th><td>	}</td></tr>
<tr><th id="3810">3810</th><td></td></tr>
<tr><th id="3811">3811</th><td>	<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="3812">3812</th><td>}</td></tr>
<tr><th id="3813">3813</th><td></td></tr>
<tr><th id="3814">3814</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="tu decl def fn" id="intel_get_ddb_size" title='intel_get_ddb_size' data-type='u16 intel_get_ddb_size(struct drm_i915_private * dev_priv, const struct intel_crtc_state * cstate, const u64 total_data_rate, const int num_active, struct skl_ddb_allocation * ddb)' data-ref="intel_get_ddb_size" data-ref-filename="intel_get_ddb_size">intel_get_ddb_size</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="586dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="586dev_priv" data-ref-filename="586dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="3815">3815</th><td>			      <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col7 decl" id="587cstate" title='cstate' data-type='const struct intel_crtc_state *' data-ref="587cstate" data-ref-filename="587cstate">cstate</dfn>,</td></tr>
<tr><th id="3816">3816</th><td>			      <em>const</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col8 decl" id="588total_data_rate" title='total_data_rate' data-type='const u64' data-ref="588total_data_rate" data-ref-filename="588total_data_rate">total_data_rate</dfn>,</td></tr>
<tr><th id="3817">3817</th><td>			      <em>const</em> <em>int</em> <dfn class="local col9 decl" id="589num_active" title='num_active' data-type='const int' data-ref="589num_active" data-ref-filename="589num_active">num_active</dfn>,</td></tr>
<tr><th id="3818">3818</th><td>			      <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_allocation" title='skl_ddb_allocation' data-ref="skl_ddb_allocation" data-ref-filename="skl_ddb_allocation">skl_ddb_allocation</a> *<dfn class="local col0 decl" id="590ddb" title='ddb' data-type='struct skl_ddb_allocation *' data-ref="590ddb" data-ref-filename="590ddb">ddb</dfn>)</td></tr>
<tr><th id="3819">3819</th><td>{</td></tr>
<tr><th id="3820">3820</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_modes.h.html#drm_display_mode" title='drm_display_mode' data-ref="drm_display_mode" data-ref-filename="drm_display_mode">drm_display_mode</a> *<dfn class="local col1 decl" id="591adjusted_mode" title='adjusted_mode' data-type='const struct drm_display_mode *' data-ref="591adjusted_mode" data-ref-filename="591adjusted_mode">adjusted_mode</dfn>;</td></tr>
<tr><th id="3821">3821</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col2 decl" id="592total_data_bw" title='total_data_bw' data-type='u64' data-ref="592total_data_bw" data-ref-filename="592total_data_bw">total_data_bw</dfn>;</td></tr>
<tr><th id="3822">3822</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col3 decl" id="593ddb_size" title='ddb_size' data-type='u16' data-ref="593ddb_size" data-ref-filename="593ddb_size">ddb_size</dfn> = <a class="macro" href="i915_drv.h.html#2002" title="(&amp;(dev_priv)-&gt;__info)" data-ref="_M/INTEL_INFO">INTEL_INFO</a>(<a class="local col6 ref" href="#586dev_priv" title='dev_priv' data-ref="586dev_priv" data-ref-filename="586dev_priv">dev_priv</a>)-&gt;<a class="ref field" href="intel_device_info.h.html#intel_device_info::ddb_size" title='intel_device_info::ddb_size' data-ref="intel_device_info::ddb_size" data-ref-filename="intel_device_info..ddb_size">ddb_size</a>;</td></tr>
<tr><th id="3823">3823</th><td></td></tr>
<tr><th id="3824">3824</th><td>	<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((ddb_size == 0)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;ddb_size == 0&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (3824), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (395)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col3 ref" href="#593ddb_size" title='ddb_size' data-ref="593ddb_size" data-ref-filename="593ddb_size">ddb_size</a> == <var>0</var>);</td></tr>
<tr><th id="3825">3825</th><td></td></tr>
<tr><th id="3826">3826</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col6 ref" href="#586dev_priv" title='dev_priv' data-ref="586dev_priv" data-ref-filename="586dev_priv">dev_priv</a>) &lt; <var>11</var>)</td></tr>
<tr><th id="3827">3827</th><td>		<b>return</b> <a class="local col3 ref" href="#593ddb_size" title='ddb_size' data-ref="593ddb_size" data-ref-filename="593ddb_size">ddb_size</a> - <var>4</var>; <i>/* 4 blocks for bypass path allocation */</i></td></tr>
<tr><th id="3828">3828</th><td></td></tr>
<tr><th id="3829">3829</th><td>	<a class="local col1 ref" href="#591adjusted_mode" title='adjusted_mode' data-ref="591adjusted_mode" data-ref-filename="591adjusted_mode">adjusted_mode</a> = &amp;<a class="local col7 ref" href="#587cstate" title='cstate' data-ref="587cstate" data-ref-filename="587cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>;</td></tr>
<tr><th id="3830">3830</th><td>	<a class="local col2 ref" href="#592total_data_bw" title='total_data_bw' data-ref="592total_data_bw" data-ref-filename="592total_data_bw">total_data_bw</a> = <a class="local col8 ref" href="#588total_data_rate" title='total_data_rate' data-ref="588total_data_rate" data-ref-filename="588total_data_rate">total_data_rate</a> * <a class="ref fn" href="../../../../include/drm/drm_modes.h.html#drm_mode_vrefresh" title='drm_mode_vrefresh' data-ref="drm_mode_vrefresh" data-ref-filename="drm_mode_vrefresh">drm_mode_vrefresh</a>(<a class="local col1 ref" href="#591adjusted_mode" title='adjusted_mode' data-ref="591adjusted_mode" data-ref-filename="591adjusted_mode">adjusted_mode</a>);</td></tr>
<tr><th id="3831">3831</th><td></td></tr>
<tr><th id="3832">3832</th><td>	<i>/*</i></td></tr>
<tr><th id="3833">3833</th><td><i>	 * 12GB/s is maximum BW supported by single DBuf slice.</i></td></tr>
<tr><th id="3834">3834</th><td><i>	 *</i></td></tr>
<tr><th id="3835">3835</th><td><i>	 * FIXME dbuf slice code is broken:</i></td></tr>
<tr><th id="3836">3836</th><td><i>	 * - must wait for planes to stop using the slice before powering it off</i></td></tr>
<tr><th id="3837">3837</th><td><i>	 * - plane straddling both slices is illegal in multi-pipe scenarios</i></td></tr>
<tr><th id="3838">3838</th><td><i>	 * - should validate we stay within the hw bandwidth limits</i></td></tr>
<tr><th id="3839">3839</th><td><i>	 */</i></td></tr>
<tr><th id="3840">3840</th><td>	<b>if</b> (<var>0</var> &amp;&amp; (<a class="local col9 ref" href="#589num_active" title='num_active' data-ref="589num_active" data-ref-filename="589num_active">num_active</a> &gt; <var>1</var> || <a class="local col2 ref" href="#592total_data_bw" title='total_data_bw' data-ref="592total_data_bw" data-ref-filename="592total_data_bw">total_data_bw</a> &gt;= <a class="macro" href="i915_utils.h.html#356" title="((u64)1000 * (1000 * (1000 * ((12)))))" data-ref="_M/GBps">GBps</a>(<var>12</var>))) {</td></tr>
<tr><th id="3841">3841</th><td>		<a class="local col0 ref" href="#590ddb" title='ddb' data-ref="590ddb" data-ref-filename="590ddb">ddb</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_allocation::enabled_slices" title='skl_ddb_allocation::enabled_slices' data-ref="skl_ddb_allocation::enabled_slices" data-ref-filename="skl_ddb_allocation..enabled_slices">enabled_slices</a> = <var>2</var>;</td></tr>
<tr><th id="3842">3842</th><td>	} <b>else</b> {</td></tr>
<tr><th id="3843">3843</th><td>		<a class="local col0 ref" href="#590ddb" title='ddb' data-ref="590ddb" data-ref-filename="590ddb">ddb</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_allocation::enabled_slices" title='skl_ddb_allocation::enabled_slices' data-ref="skl_ddb_allocation::enabled_slices" data-ref-filename="skl_ddb_allocation..enabled_slices">enabled_slices</a> = <var>1</var>;</td></tr>
<tr><th id="3844">3844</th><td>		<a class="local col3 ref" href="#593ddb_size" title='ddb_size' data-ref="593ddb_size" data-ref-filename="593ddb_size">ddb_size</a> /= <var>2</var>;</td></tr>
<tr><th id="3845">3845</th><td>	}</td></tr>
<tr><th id="3846">3846</th><td></td></tr>
<tr><th id="3847">3847</th><td>	<b>return</b> <a class="local col3 ref" href="#593ddb_size" title='ddb_size' data-ref="593ddb_size" data-ref-filename="593ddb_size">ddb_size</a>;</td></tr>
<tr><th id="3848">3848</th><td>}</td></tr>
<tr><th id="3849">3849</th><td></td></tr>
<tr><th id="3850">3850</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="3851">3851</th><td><dfn class="tu decl def fn" id="skl_ddb_get_pipe_allocation_limits" title='skl_ddb_get_pipe_allocation_limits' data-type='void skl_ddb_get_pipe_allocation_limits(struct drm_i915_private * dev_priv, const struct intel_crtc_state * cstate, const u64 total_data_rate, struct skl_ddb_allocation * ddb, struct skl_ddb_entry * alloc, int * num_active)' data-ref="skl_ddb_get_pipe_allocation_limits" data-ref-filename="skl_ddb_get_pipe_allocation_limits">skl_ddb_get_pipe_allocation_limits</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="594dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="594dev_priv" data-ref-filename="594dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="3852">3852</th><td>				   <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col5 decl" id="595cstate" title='cstate' data-type='const struct intel_crtc_state *' data-ref="595cstate" data-ref-filename="595cstate">cstate</dfn>,</td></tr>
<tr><th id="3853">3853</th><td>				   <em>const</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col6 decl" id="596total_data_rate" title='total_data_rate' data-type='const u64' data-ref="596total_data_rate" data-ref-filename="596total_data_rate">total_data_rate</dfn>,</td></tr>
<tr><th id="3854">3854</th><td>				   <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_allocation" title='skl_ddb_allocation' data-ref="skl_ddb_allocation" data-ref-filename="skl_ddb_allocation">skl_ddb_allocation</a> *<dfn class="local col7 decl" id="597ddb" title='ddb' data-type='struct skl_ddb_allocation *' data-ref="597ddb" data-ref-filename="597ddb">ddb</dfn>,</td></tr>
<tr><th id="3855">3855</th><td>				   <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_entry" title='skl_ddb_entry' data-ref="skl_ddb_entry" data-ref-filename="skl_ddb_entry">skl_ddb_entry</a> *<dfn class="local col8 decl" id="598alloc" title='alloc' data-type='struct skl_ddb_entry *' data-ref="598alloc" data-ref-filename="598alloc">alloc</dfn>, <i>/* out */</i></td></tr>
<tr><th id="3856">3856</th><td>				   <em>int</em> *<dfn class="local col9 decl" id="599num_active" title='num_active' data-type='int *' data-ref="599num_active" data-ref-filename="599num_active">num_active</dfn> <i>/* out */</i>)</td></tr>
<tr><th id="3857">3857</th><td>{</td></tr>
<tr><th id="3858">3858</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_state" title='drm_atomic_state' data-ref="drm_atomic_state" data-ref-filename="drm_atomic_state">drm_atomic_state</a> *<dfn class="local col0 decl" id="600state" title='state' data-type='struct drm_atomic_state *' data-ref="600state" data-ref-filename="600state">state</dfn> = <a class="local col5 ref" href="#595cstate" title='cstate' data-ref="595cstate" data-ref-filename="595cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::state" title='drm_crtc_state::state' data-ref="drm_crtc_state::state" data-ref-filename="drm_crtc_state..state">state</a>;</td></tr>
<tr><th id="3859">3859</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col1 decl" id="601intel_state" title='intel_state' data-type='struct intel_atomic_state *' data-ref="601intel_state" data-ref-filename="601intel_state">intel_state</dfn> = <a class="macro" href="intel_drv.h.html#1047" title="({ void *__mptr = (void *)(state); do { extern void __compiletime_assert_3859(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(state)), typeof(((struct intel_atomic_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(state)), typeof(void))))) __compiletime_assert_3859(); } while (0); ((struct intel_atomic_state *)(__mptr - __builtin_offsetof(struct intel_atomic_state, base))); })" data-ref="_M/to_intel_atomic_state">to_intel_atomic_state</a>(<a class="local col0 ref" href="#600state" title='state' data-ref="600state" data-ref-filename="600state">state</a>);</td></tr>
<tr><th id="3860">3860</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_crtc.h.html#drm_crtc" title='drm_crtc' data-ref="drm_crtc" data-ref-filename="drm_crtc">drm_crtc</a> *<dfn class="local col2 decl" id="602for_crtc" title='for_crtc' data-type='struct drm_crtc *' data-ref="602for_crtc" data-ref-filename="602for_crtc">for_crtc</dfn> = <a class="local col5 ref" href="#595cstate" title='cstate' data-ref="595cstate" data-ref-filename="595cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>;</td></tr>
<tr><th id="3861">3861</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state" title='drm_crtc_state' data-ref="drm_crtc_state" data-ref-filename="drm_crtc_state">drm_crtc_state</a> *<dfn class="local col3 decl" id="603crtc_state" title='crtc_state' data-type='const struct drm_crtc_state *' data-ref="603crtc_state" data-ref-filename="603crtc_state">crtc_state</dfn>;</td></tr>
<tr><th id="3862">3862</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_crtc.h.html#drm_crtc" title='drm_crtc' data-ref="drm_crtc" data-ref-filename="drm_crtc">drm_crtc</a> *<dfn class="local col4 decl" id="604crtc" title='crtc' data-type='const struct drm_crtc *' data-ref="604crtc" data-ref-filename="604crtc">crtc</dfn>;</td></tr>
<tr><th id="3863">3863</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="605pipe_width" title='pipe_width' data-type='u32' data-ref="605pipe_width" data-ref-filename="605pipe_width">pipe_width</dfn> = <var>0</var>, <dfn class="local col6 decl" id="606total_width" title='total_width' data-type='u32' data-ref="606total_width" data-ref-filename="606total_width">total_width</dfn> = <var>0</var>, <dfn class="local col7 decl" id="607width_before_pipe" title='width_before_pipe' data-type='u32' data-ref="607width_before_pipe" data-ref-filename="607width_before_pipe">width_before_pipe</dfn> = <var>0</var>;</td></tr>
<tr><th id="3864">3864</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col8 decl" id="608for_pipe" title='for_pipe' data-type='enum pipe' data-ref="608for_pipe" data-ref-filename="608for_pipe">for_pipe</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(for_crtc); do { extern void __compiletime_assert_3864(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(for_crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(for_crtc)), typeof(void))))) __compiletime_assert_3864(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col2 ref" href="#602for_crtc" title='for_crtc' data-ref="602for_crtc" data-ref-filename="602for_crtc">for_crtc</a>)-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::pipe" title='intel_crtc::pipe' data-ref="intel_crtc::pipe" data-ref-filename="intel_crtc..pipe">pipe</a>;</td></tr>
<tr><th id="3865">3865</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col9 decl" id="609ddb_size" title='ddb_size' data-type='u16' data-ref="609ddb_size" data-ref-filename="609ddb_size">ddb_size</dfn>;</td></tr>
<tr><th id="3866">3866</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="610i" title='i' data-type='u32' data-ref="610i" data-ref-filename="610i">i</dfn>;</td></tr>
<tr><th id="3867">3867</th><td></td></tr>
<tr><th id="3868">3868</th><td>	<b>if</b> (<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((!state)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;!state&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (3868), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (397)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(!<a class="local col0 ref" href="#600state" title='state' data-ref="600state" data-ref-filename="600state">state</a>) || !<a class="local col5 ref" href="#595cstate" title='cstate' data-ref="595cstate" data-ref-filename="595cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::active" title='drm_crtc_state::active' data-ref="drm_crtc_state::active" data-ref-filename="drm_crtc_state..active">active</a>) {</td></tr>
<tr><th id="3869">3869</th><td>		<a class="local col8 ref" href="#598alloc" title='alloc' data-ref="598alloc" data-ref-filename="598alloc">alloc</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::start" title='skl_ddb_entry::start' data-ref="skl_ddb_entry::start" data-ref-filename="skl_ddb_entry..start">start</a> = <var>0</var>;</td></tr>
<tr><th id="3870">3870</th><td>		<a class="local col8 ref" href="#598alloc" title='alloc' data-ref="598alloc" data-ref-filename="598alloc">alloc</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::end" title='skl_ddb_entry::end' data-ref="skl_ddb_entry::end" data-ref-filename="skl_ddb_entry..end">end</a> = <var>0</var>;</td></tr>
<tr><th id="3871">3871</th><td>		*<a class="local col9 ref" href="#599num_active" title='num_active' data-ref="599num_active" data-ref-filename="599num_active">num_active</a> = <a class="macro" href="../../../../include/asm-generic/bitops/const_hweight.h.html#28" title="(__builtin_constant_p(dev_priv-&gt;active_crtcs) ? ((((unsigned int) ((!!((dev_priv-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 0))) + (!!((dev_priv-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 1))) + (!!((dev_priv-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 2))) + (!!((dev_priv-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 3))) + (!!((dev_priv-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 4))) + (!!((dev_priv-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 5))) + (!!((dev_priv-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 6))) + (!!((dev_priv-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) : __arch_hweight32(dev_priv-&gt;active_crtcs))" data-ref="_M/hweight32">hweight32</a>(<a class="local col4 ref" href="#594dev_priv" title='dev_priv' data-ref="594dev_priv" data-ref-filename="594dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::active_crtcs" title='drm_i915_private::active_crtcs' data-ref="drm_i915_private::active_crtcs" data-ref-filename="drm_i915_private..active_crtcs">active_crtcs</a>);</td></tr>
<tr><th id="3872">3872</th><td>		<b>return</b>;</td></tr>
<tr><th id="3873">3873</th><td>	}</td></tr>
<tr><th id="3874">3874</th><td></td></tr>
<tr><th id="3875">3875</th><td>	<b>if</b> (<a class="local col1 ref" href="#601intel_state" title='intel_state' data-ref="601intel_state" data-ref-filename="601intel_state">intel_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::active_pipe_changes" title='intel_atomic_state::active_pipe_changes' data-ref="intel_atomic_state::active_pipe_changes" data-ref-filename="intel_atomic_state..active_pipe_changes">active_pipe_changes</a>)</td></tr>
<tr><th id="3876">3876</th><td>		*<a class="local col9 ref" href="#599num_active" title='num_active' data-ref="599num_active" data-ref-filename="599num_active">num_active</a> = <a class="macro" href="../../../../include/asm-generic/bitops/const_hweight.h.html#28" title="(__builtin_constant_p(intel_state-&gt;active_crtcs) ? ((((unsigned int) ((!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 0))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 1))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 2))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 3))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 4))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 5))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 6))) + (!!((intel_state-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((intel_state-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((intel_state-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) : __arch_hweight32(intel_state-&gt;active_crtcs))" data-ref="_M/hweight32">hweight32</a>(<a class="local col1 ref" href="#601intel_state" title='intel_state' data-ref="601intel_state" data-ref-filename="601intel_state">intel_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::active_crtcs" title='intel_atomic_state::active_crtcs' data-ref="intel_atomic_state::active_crtcs" data-ref-filename="intel_atomic_state..active_crtcs">active_crtcs</a>);</td></tr>
<tr><th id="3877">3877</th><td>	<b>else</b></td></tr>
<tr><th id="3878">3878</th><td>		*<a class="local col9 ref" href="#599num_active" title='num_active' data-ref="599num_active" data-ref-filename="599num_active">num_active</a> = <a class="macro" href="../../../../include/asm-generic/bitops/const_hweight.h.html#28" title="(__builtin_constant_p(dev_priv-&gt;active_crtcs) ? ((((unsigned int) ((!!((dev_priv-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 0))) + (!!((dev_priv-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 1))) + (!!((dev_priv-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 2))) + (!!((dev_priv-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 3))) + (!!((dev_priv-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 4))) + (!!((dev_priv-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 5))) + (!!((dev_priv-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 6))) + (!!((dev_priv-&gt;active_crtcs) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((dev_priv-&gt;active_crtcs) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) : __arch_hweight32(dev_priv-&gt;active_crtcs))" data-ref="_M/hweight32">hweight32</a>(<a class="local col4 ref" href="#594dev_priv" title='dev_priv' data-ref="594dev_priv" data-ref-filename="594dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::active_crtcs" title='drm_i915_private::active_crtcs' data-ref="drm_i915_private::active_crtcs" data-ref-filename="drm_i915_private..active_crtcs">active_crtcs</a>);</td></tr>
<tr><th id="3879">3879</th><td></td></tr>
<tr><th id="3880">3880</th><td>	<a class="local col9 ref" href="#609ddb_size" title='ddb_size' data-ref="609ddb_size" data-ref-filename="609ddb_size">ddb_size</a> = <a class="tu ref fn" href="#intel_get_ddb_size" title='intel_get_ddb_size' data-use='c' data-ref="intel_get_ddb_size" data-ref-filename="intel_get_ddb_size">intel_get_ddb_size</a>(<a class="local col4 ref" href="#594dev_priv" title='dev_priv' data-ref="594dev_priv" data-ref-filename="594dev_priv">dev_priv</a>, <a class="local col5 ref" href="#595cstate" title='cstate' data-ref="595cstate" data-ref-filename="595cstate">cstate</a>, <a class="local col6 ref" href="#596total_data_rate" title='total_data_rate' data-ref="596total_data_rate" data-ref-filename="596total_data_rate">total_data_rate</a>,</td></tr>
<tr><th id="3881">3881</th><td>				      *<a class="local col9 ref" href="#599num_active" title='num_active' data-ref="599num_active" data-ref-filename="599num_active">num_active</a>, <a class="local col7 ref" href="#597ddb" title='ddb' data-ref="597ddb" data-ref-filename="597ddb">ddb</a>);</td></tr>
<tr><th id="3882">3882</th><td></td></tr>
<tr><th id="3883">3883</th><td>	<i>/*</i></td></tr>
<tr><th id="3884">3884</th><td><i>	 * If the state doesn't change the active CRTC's or there is no</i></td></tr>
<tr><th id="3885">3885</th><td><i>	 * modeset request, then there's no need to recalculate;</i></td></tr>
<tr><th id="3886">3886</th><td><i>	 * the existing pipe allocation limits should remain unchanged.</i></td></tr>
<tr><th id="3887">3887</th><td><i>	 * Note that we're safe from racing commits since any racing commit</i></td></tr>
<tr><th id="3888">3888</th><td><i>	 * that changes the active CRTC list or do modeset would need to</i></td></tr>
<tr><th id="3889">3889</th><td><i>	 * grab _all_ crtc locks, including the one we currently hold.</i></td></tr>
<tr><th id="3890">3890</th><td><i>	 */</i></td></tr>
<tr><th id="3891">3891</th><td>	<b>if</b> (!<a class="local col1 ref" href="#601intel_state" title='intel_state' data-ref="601intel_state" data-ref-filename="601intel_state">intel_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::active_pipe_changes" title='intel_atomic_state::active_pipe_changes' data-ref="intel_atomic_state::active_pipe_changes" data-ref-filename="intel_atomic_state..active_pipe_changes">active_pipe_changes</a> &amp;&amp; !<a class="local col1 ref" href="#601intel_state" title='intel_state' data-ref="601intel_state" data-ref-filename="601intel_state">intel_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::modeset" title='intel_atomic_state::modeset' data-ref="intel_atomic_state::modeset" data-ref-filename="intel_atomic_state..modeset">modeset</a>) {</td></tr>
<tr><th id="3892">3892</th><td>		<i>/*</i></td></tr>
<tr><th id="3893">3893</th><td><i>		 * alloc may be cleared by clear_intel_crtc_state,</i></td></tr>
<tr><th id="3894">3894</th><td><i>		 * copy from old state to be sure</i></td></tr>
<tr><th id="3895">3895</th><td><i>		 */</i></td></tr>
<tr><th id="3896">3896</th><td>		*<a class="local col8 ref" href="#598alloc" title='alloc' data-ref="598alloc" data-ref-filename="598alloc">alloc</a> = <a class="macro" href="intel_drv.h.html#1049" title="({ void *__mptr = (void *)(for_crtc-&gt;state); do { extern void __compiletime_assert_3896(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(for_crtc-&gt;state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(for_crtc-&gt;state)), typeof(void))))) __compiletime_assert_3896(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); })" data-ref="_M/to_intel_crtc_state">to_intel_crtc_state</a>(<a class="local col2 ref" href="#602for_crtc" title='for_crtc' data-ref="602for_crtc" data-ref-filename="602for_crtc">for_crtc</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::state" title='drm_crtc::state' data-ref="drm_crtc::state" data-ref-filename="drm_crtc..state">state</a>)-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::ddb" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::ddb' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::ddb" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..ddb">ddb</a>;</td></tr>
<tr><th id="3897">3897</th><td>		<b>return</b>;</td></tr>
<tr><th id="3898">3898</th><td>	}</td></tr>
<tr><th id="3899">3899</th><td></td></tr>
<tr><th id="3900">3900</th><td>	<i>/*</i></td></tr>
<tr><th id="3901">3901</th><td><i>	 * Watermark/ddb requirement highly depends upon width of the</i></td></tr>
<tr><th id="3902">3902</th><td><i>	 * framebuffer, So instead of allocating DDB equally among pipes</i></td></tr>
<tr><th id="3903">3903</th><td><i>	 * distribute DDB based on resolution/width of the display.</i></td></tr>
<tr><th id="3904">3904</th><td><i>	 */</i></td></tr>
<tr><th id="3905">3905</th><td>	<a class="macro" href="../../../../include/drm/drm_atomic.h.html#790" title="for ((i) = 0; (i) &lt; (state)-&gt;dev-&gt;mode_config.num_crtc; (i)++) if (!((state)-&gt;crtcs[i].ptr &amp;&amp; ((crtc) = (state)-&gt;crtcs[i].ptr, (crtc_state) = (state)-&gt;crtcs[i].new_state, 1))) {} else" data-ref="_M/for_each_new_crtc_in_state">for_each_new_crtc_in_state</a>(<a class="local col0 ref" href="#600state" title='state' data-ref="600state" data-ref-filename="600state">state</a>, <a class="local col4 ref" href="#604crtc" title='crtc' data-ref="604crtc" data-ref-filename="604crtc">crtc</a>, <a class="local col3 ref" href="#603crtc_state" title='crtc_state' data-ref="603crtc_state" data-ref-filename="603crtc_state">crtc_state</a>, <a class="local col0 ref" href="#610i" title='i' data-ref="610i" data-ref-filename="610i">i</a>) {</td></tr>
<tr><th id="3906">3906</th><td>		<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_modes.h.html#drm_display_mode" title='drm_display_mode' data-ref="drm_display_mode" data-ref-filename="drm_display_mode">drm_display_mode</a> *<dfn class="local col1 decl" id="611adjusted_mode" title='adjusted_mode' data-type='const struct drm_display_mode *' data-ref="611adjusted_mode" data-ref-filename="611adjusted_mode">adjusted_mode</dfn>;</td></tr>
<tr><th id="3907">3907</th><td>		<em>int</em> <dfn class="local col2 decl" id="612hdisplay" title='hdisplay' data-type='int' data-ref="612hdisplay" data-ref-filename="612hdisplay">hdisplay</dfn>, <dfn class="local col3 decl" id="613vdisplay" title='vdisplay' data-type='int' data-ref="613vdisplay" data-ref-filename="613vdisplay">vdisplay</dfn>;</td></tr>
<tr><th id="3908">3908</th><td>		<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col4 decl" id="614pipe" title='pipe' data-type='enum pipe' data-ref="614pipe" data-ref-filename="614pipe">pipe</dfn>;</td></tr>
<tr><th id="3909">3909</th><td></td></tr>
<tr><th id="3910">3910</th><td>		<b>if</b> (!<a class="local col3 ref" href="#603crtc_state" title='crtc_state' data-ref="603crtc_state" data-ref-filename="603crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::enable" title='drm_crtc_state::enable' data-ref="drm_crtc_state::enable" data-ref-filename="drm_crtc_state..enable">enable</a>)</td></tr>
<tr><th id="3911">3911</th><td>			<b>continue</b>;</td></tr>
<tr><th id="3912">3912</th><td></td></tr>
<tr><th id="3913">3913</th><td>		<a class="local col4 ref" href="#614pipe" title='pipe' data-ref="614pipe" data-ref-filename="614pipe">pipe</a> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(crtc); do { extern void __compiletime_assert_3913(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc)), typeof(void))))) __compiletime_assert_3913(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col4 ref" href="#604crtc" title='crtc' data-ref="604crtc" data-ref-filename="604crtc">crtc</a>)-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::pipe" title='intel_crtc::pipe' data-ref="intel_crtc::pipe" data-ref-filename="intel_crtc..pipe">pipe</a>;</td></tr>
<tr><th id="3914">3914</th><td>		<a class="local col1 ref" href="#611adjusted_mode" title='adjusted_mode' data-ref="611adjusted_mode" data-ref-filename="611adjusted_mode">adjusted_mode</a> = &amp;<a class="local col3 ref" href="#603crtc_state" title='crtc_state' data-ref="603crtc_state" data-ref-filename="603crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>;</td></tr>
<tr><th id="3915">3915</th><td>		<a class="ref fn" href="../../../../include/drm/drm_modes.h.html#drm_mode_get_hv_timing" title='drm_mode_get_hv_timing' data-ref="drm_mode_get_hv_timing" data-ref-filename="drm_mode_get_hv_timing">drm_mode_get_hv_timing</a>(<a class="local col1 ref" href="#611adjusted_mode" title='adjusted_mode' data-ref="611adjusted_mode" data-ref-filename="611adjusted_mode">adjusted_mode</a>, &amp;<a class="local col2 ref" href="#612hdisplay" title='hdisplay' data-ref="612hdisplay" data-ref-filename="612hdisplay">hdisplay</a>, &amp;<a class="local col3 ref" href="#613vdisplay" title='vdisplay' data-ref="613vdisplay" data-ref-filename="613vdisplay">vdisplay</a>);</td></tr>
<tr><th id="3916">3916</th><td>		<a class="local col6 ref" href="#606total_width" title='total_width' data-ref="606total_width" data-ref-filename="606total_width">total_width</a> += <a class="local col2 ref" href="#612hdisplay" title='hdisplay' data-ref="612hdisplay" data-ref-filename="612hdisplay">hdisplay</a>;</td></tr>
<tr><th id="3917">3917</th><td></td></tr>
<tr><th id="3918">3918</th><td>		<b>if</b> (<a class="local col4 ref" href="#614pipe" title='pipe' data-ref="614pipe" data-ref-filename="614pipe">pipe</a> &lt; <a class="local col8 ref" href="#608for_pipe" title='for_pipe' data-ref="608for_pipe" data-ref-filename="608for_pipe">for_pipe</a>)</td></tr>
<tr><th id="3919">3919</th><td>			<a class="local col7 ref" href="#607width_before_pipe" title='width_before_pipe' data-ref="607width_before_pipe" data-ref-filename="607width_before_pipe">width_before_pipe</a> += <a class="local col2 ref" href="#612hdisplay" title='hdisplay' data-ref="612hdisplay" data-ref-filename="612hdisplay">hdisplay</a>;</td></tr>
<tr><th id="3920">3920</th><td>		<b>else</b> <b>if</b> (<a class="local col4 ref" href="#614pipe" title='pipe' data-ref="614pipe" data-ref-filename="614pipe">pipe</a> == <a class="local col8 ref" href="#608for_pipe" title='for_pipe' data-ref="608for_pipe" data-ref-filename="608for_pipe">for_pipe</a>)</td></tr>
<tr><th id="3921">3921</th><td>			<a class="local col5 ref" href="#605pipe_width" title='pipe_width' data-ref="605pipe_width" data-ref-filename="605pipe_width">pipe_width</a> = <a class="local col2 ref" href="#612hdisplay" title='hdisplay' data-ref="612hdisplay" data-ref-filename="612hdisplay">hdisplay</a>;</td></tr>
<tr><th id="3922">3922</th><td>	}</td></tr>
<tr><th id="3923">3923</th><td></td></tr>
<tr><th id="3924">3924</th><td>	<a class="local col8 ref" href="#598alloc" title='alloc' data-ref="598alloc" data-ref-filename="598alloc">alloc</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::start" title='skl_ddb_entry::start' data-ref="skl_ddb_entry::start" data-ref-filename="skl_ddb_entry..start">start</a> = <a class="local col9 ref" href="#609ddb_size" title='ddb_size' data-ref="609ddb_size" data-ref-filename="609ddb_size">ddb_size</a> * <a class="local col7 ref" href="#607width_before_pipe" title='width_before_pipe' data-ref="607width_before_pipe" data-ref-filename="607width_before_pipe">width_before_pipe</a> / <a class="local col6 ref" href="#606total_width" title='total_width' data-ref="606total_width" data-ref-filename="606total_width">total_width</a>;</td></tr>
<tr><th id="3925">3925</th><td>	<a class="local col8 ref" href="#598alloc" title='alloc' data-ref="598alloc" data-ref-filename="598alloc">alloc</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::end" title='skl_ddb_entry::end' data-ref="skl_ddb_entry::end" data-ref-filename="skl_ddb_entry..end">end</a> = <a class="local col9 ref" href="#609ddb_size" title='ddb_size' data-ref="609ddb_size" data-ref-filename="609ddb_size">ddb_size</a> * (<a class="local col7 ref" href="#607width_before_pipe" title='width_before_pipe' data-ref="607width_before_pipe" data-ref-filename="607width_before_pipe">width_before_pipe</a> + <a class="local col5 ref" href="#605pipe_width" title='pipe_width' data-ref="605pipe_width" data-ref-filename="605pipe_width">pipe_width</a>) / <a class="local col6 ref" href="#606total_width" title='total_width' data-ref="606total_width" data-ref-filename="606total_width">total_width</a>;</td></tr>
<tr><th id="3926">3926</th><td>}</td></tr>
<tr><th id="3927">3927</th><td></td></tr>
<tr><th id="3928">3928</th><td><em>static</em> <em>int</em> <a class="tu decl fn" href="#skl_compute_wm_params" title='skl_compute_wm_params' data-type='int skl_compute_wm_params(const struct intel_crtc_state * crtc_state, int width, const struct drm_format_info * format, u64 modifier, unsigned int rotation, u32 plane_pixel_rate, struct skl_wm_params * wp, int color_plane)' data-ref="skl_compute_wm_params" data-ref-filename="skl_compute_wm_params">skl_compute_wm_params</a>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col5 decl" id="615crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="615crtc_state" data-ref-filename="615crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="3929">3929</th><td>				 <em>int</em> <dfn class="local col6 decl" id="616width" title='width' data-type='int' data-ref="616width" data-ref-filename="616width">width</dfn>, <em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info" title='drm_format_info' data-ref="drm_format_info" data-ref-filename="drm_format_info">drm_format_info</a> *<dfn class="local col7 decl" id="617format" title='format' data-type='const struct drm_format_info *' data-ref="617format" data-ref-filename="617format">format</dfn>,</td></tr>
<tr><th id="3930">3930</th><td>				 <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col8 decl" id="618modifier" title='modifier' data-type='u64' data-ref="618modifier" data-ref-filename="618modifier">modifier</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="619rotation" title='rotation' data-type='unsigned int' data-ref="619rotation" data-ref-filename="619rotation">rotation</dfn>,</td></tr>
<tr><th id="3931">3931</th><td>				 <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="620plane_pixel_rate" title='plane_pixel_rate' data-type='u32' data-ref="620plane_pixel_rate" data-ref-filename="620plane_pixel_rate">plane_pixel_rate</dfn>, <b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_params" title='skl_wm_params' data-ref="skl_wm_params" data-ref-filename="skl_wm_params">skl_wm_params</a> *<dfn class="local col1 decl" id="621wp" title='wp' data-type='struct skl_wm_params *' data-ref="621wp" data-ref-filename="621wp">wp</dfn>,</td></tr>
<tr><th id="3932">3932</th><td>				 <em>int</em> <dfn class="local col2 decl" id="622color_plane" title='color_plane' data-type='int' data-ref="622color_plane" data-ref-filename="622color_plane">color_plane</dfn>);</td></tr>
<tr><th id="3933">3933</th><td><em>static</em> <em>void</em> <a class="tu decl fn" href="#skl_compute_plane_wm" title='skl_compute_plane_wm' data-type='void skl_compute_plane_wm(const struct intel_crtc_state * cstate, int level, const struct skl_wm_params * wp, const struct skl_wm_level * result_prev, struct skl_wm_level * result)' data-ref="skl_compute_plane_wm" data-ref-filename="skl_compute_plane_wm">skl_compute_plane_wm</a>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col3 decl" id="623cstate" title='cstate' data-type='const struct intel_crtc_state *' data-ref="623cstate" data-ref-filename="623cstate">cstate</dfn>,</td></tr>
<tr><th id="3934">3934</th><td>				 <em>int</em> <dfn class="local col4 decl" id="624level" title='level' data-type='int' data-ref="624level" data-ref-filename="624level">level</dfn>,</td></tr>
<tr><th id="3935">3935</th><td>				 <em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_params" title='skl_wm_params' data-ref="skl_wm_params" data-ref-filename="skl_wm_params">skl_wm_params</a> *<dfn class="local col5 decl" id="625wp" title='wp' data-type='const struct skl_wm_params *' data-ref="625wp" data-ref-filename="625wp">wp</dfn>,</td></tr>
<tr><th id="3936">3936</th><td>				 <em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_level" title='skl_wm_level' data-ref="skl_wm_level" data-ref-filename="skl_wm_level">skl_wm_level</a> *<dfn class="local col6 decl" id="626result_prev" title='result_prev' data-type='const struct skl_wm_level *' data-ref="626result_prev" data-ref-filename="626result_prev">result_prev</dfn>,</td></tr>
<tr><th id="3937">3937</th><td>				 <b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_level" title='skl_wm_level' data-ref="skl_wm_level" data-ref-filename="skl_wm_level">skl_wm_level</a> *<dfn class="local col7 decl" id="627result" title='result' data-type='struct skl_wm_level *' data-ref="627result" data-ref-filename="627result">result</dfn> <i>/* out */</i>);</td></tr>
<tr><th id="3938">3938</th><td></td></tr>
<tr><th id="3939">3939</th><td><em>static</em> <em>unsigned</em> <em>int</em></td></tr>
<tr><th id="3940">3940</th><td><dfn class="tu decl def fn" id="skl_cursor_allocation" title='skl_cursor_allocation' data-type='unsigned int skl_cursor_allocation(const struct intel_crtc_state * crtc_state, int num_active)' data-ref="skl_cursor_allocation" data-ref-filename="skl_cursor_allocation">skl_cursor_allocation</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col8 decl" id="628crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="628crtc_state" data-ref-filename="628crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="3941">3941</th><td>		      <em>int</em> <dfn class="local col9 decl" id="629num_active" title='num_active' data-type='int' data-ref="629num_active" data-ref-filename="629num_active">num_active</dfn>)</td></tr>
<tr><th id="3942">3942</th><td>{</td></tr>
<tr><th id="3943">3943</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="630dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="630dev_priv" data-ref-filename="630dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col8 ref" href="#628crtc_state" title='crtc_state' data-ref="628crtc_state" data-ref-filename="628crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="3944">3944</th><td>	<em>int</em> <dfn class="local col1 decl" id="631level" title='level' data-type='int' data-ref="631level" data-ref-filename="631level">level</dfn>, <dfn class="local col2 decl" id="632max_level" title='max_level' data-type='int' data-ref="632max_level" data-ref-filename="632max_level">max_level</dfn> = <a class="ref fn" href="#ilk_wm_max_level" title='ilk_wm_max_level' data-ref="ilk_wm_max_level" data-ref-filename="ilk_wm_max_level">ilk_wm_max_level</a>(<a class="local col0 ref" href="#630dev_priv" title='dev_priv' data-ref="630dev_priv" data-ref-filename="630dev_priv">dev_priv</a>);</td></tr>
<tr><th id="3945">3945</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_level" title='skl_wm_level' data-ref="skl_wm_level" data-ref-filename="skl_wm_level">skl_wm_level</a> <dfn class="local col3 decl" id="633wm" title='wm' data-type='struct skl_wm_level' data-ref="633wm" data-ref-filename="633wm">wm</dfn> = {};</td></tr>
<tr><th id="3946">3946</th><td>	<em>int</em> <dfn class="local col4 decl" id="634ret" title='ret' data-type='int' data-ref="634ret" data-ref-filename="634ret">ret</dfn>, <dfn class="local col5 decl" id="635min_ddb_alloc" title='min_ddb_alloc' data-type='int' data-ref="635min_ddb_alloc" data-ref-filename="635min_ddb_alloc">min_ddb_alloc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3947">3947</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_params" title='skl_wm_params' data-ref="skl_wm_params" data-ref-filename="skl_wm_params">skl_wm_params</a> <dfn class="local col6 decl" id="636wp" title='wp' data-type='struct skl_wm_params' data-ref="636wp" data-ref-filename="636wp">wp</dfn>;</td></tr>
<tr><th id="3948">3948</th><td></td></tr>
<tr><th id="3949">3949</th><td>	<a class="local col4 ref" href="#634ret" title='ret' data-ref="634ret" data-ref-filename="634ret">ret</a> = <a class="tu ref fn" href="#skl_compute_wm_params" title='skl_compute_wm_params' data-use='c' data-ref="skl_compute_wm_params" data-ref-filename="skl_compute_wm_params">skl_compute_wm_params</a>(<a class="local col8 ref" href="#628crtc_state" title='crtc_state' data-ref="628crtc_state" data-ref-filename="628crtc_state">crtc_state</a>, <var>256</var>,</td></tr>
<tr><th id="3950">3950</th><td>				    <a class="ref fn" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info" title='drm_format_info' data-ref="drm_format_info" data-ref-filename="drm_format_info">drm_format_info</a>(<a class="macro" href="../../../../include/uapi/drm/drm_fourcc.h.html#132" title="((__u32)(&apos;A&apos;) | ((__u32)(&apos;R&apos;) &lt;&lt; 8) | ((__u32)(&apos;2&apos;) &lt;&lt; 16) | ((__u32)(&apos;4&apos;) &lt;&lt; 24))" data-ref="_M/DRM_FORMAT_ARGB8888">DRM_FORMAT_ARGB8888</a>),</td></tr>
<tr><th id="3951">3951</th><td>				    <a class="macro" href="../../../../include/uapi/drm/drm_fourcc.h.html#345" title="((((__u64)0) &lt;&lt; 56) | ((0) &amp; 0x00ffffffffffffffULL))" data-ref="_M/DRM_FORMAT_MOD_LINEAR">DRM_FORMAT_MOD_LINEAR</a>,</td></tr>
<tr><th id="3952">3952</th><td>				    <a class="macro" href="../../../../include/uapi/drm/drm_mode.h.html#178" title="(1&lt;&lt;0)" data-ref="_M/DRM_MODE_ROTATE_0">DRM_MODE_ROTATE_0</a>,</td></tr>
<tr><th id="3953">3953</th><td>				    <a class="local col8 ref" href="#628crtc_state" title='crtc_state' data-ref="628crtc_state" data-ref-filename="628crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::pixel_rate" title='intel_crtc_state::pixel_rate' data-ref="intel_crtc_state::pixel_rate" data-ref-filename="intel_crtc_state..pixel_rate">pixel_rate</a>, &amp;<a class="local col6 ref" href="#636wp" title='wp' data-ref="636wp" data-ref-filename="636wp">wp</a>, <var>0</var>);</td></tr>
<tr><th id="3954">3954</th><td>	<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((ret)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;ret&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (3954), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (399)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col4 ref" href="#634ret" title='ret' data-ref="634ret" data-ref-filename="634ret">ret</a>);</td></tr>
<tr><th id="3955">3955</th><td></td></tr>
<tr><th id="3956">3956</th><td>	<b>for</b> (<a class="local col1 ref" href="#631level" title='level' data-ref="631level" data-ref-filename="631level">level</a> = <var>0</var>; <a class="local col1 ref" href="#631level" title='level' data-ref="631level" data-ref-filename="631level">level</a> &lt;= <a class="local col2 ref" href="#632max_level" title='max_level' data-ref="632max_level" data-ref-filename="632max_level">max_level</a>; <a class="local col1 ref" href="#631level" title='level' data-ref="631level" data-ref-filename="631level">level</a>++) {</td></tr>
<tr><th id="3957">3957</th><td>		<a class="tu ref fn" href="#skl_compute_plane_wm" title='skl_compute_plane_wm' data-use='c' data-ref="skl_compute_plane_wm" data-ref-filename="skl_compute_plane_wm">skl_compute_plane_wm</a>(<a class="local col8 ref" href="#628crtc_state" title='crtc_state' data-ref="628crtc_state" data-ref-filename="628crtc_state">crtc_state</a>, <a class="local col1 ref" href="#631level" title='level' data-ref="631level" data-ref-filename="631level">level</a>, &amp;<a class="local col6 ref" href="#636wp" title='wp' data-ref="636wp" data-ref-filename="636wp">wp</a>, &amp;<a class="local col3 ref" href="#633wm" title='wm' data-ref="633wm" data-ref-filename="633wm">wm</a>, &amp;<a class="local col3 ref" href="#633wm" title='wm' data-ref="633wm" data-ref-filename="633wm">wm</a>);</td></tr>
<tr><th id="3958">3958</th><td>		<b>if</b> (<a class="local col3 ref" href="#633wm" title='wm' data-ref="633wm" data-ref-filename="633wm">wm</a>.<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a> == <a class="macro" href="../../../../include/linux/limits.h.html#26" title="((u16)~0U)" data-ref="_M/U16_MAX">U16_MAX</a>)</td></tr>
<tr><th id="3959">3959</th><td>			<b>break</b>;</td></tr>
<tr><th id="3960">3960</th><td></td></tr>
<tr><th id="3961">3961</th><td>		<a class="local col5 ref" href="#635min_ddb_alloc" title='min_ddb_alloc' data-ref="635min_ddb_alloc" data-ref-filename="635min_ddb_alloc">min_ddb_alloc</a> = <a class="local col3 ref" href="#633wm" title='wm' data-ref="633wm" data-ref-filename="633wm">wm</a>.<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>;</td></tr>
<tr><th id="3962">3962</th><td>	}</td></tr>
<tr><th id="3963">3963</th><td></td></tr>
<tr><th id="3964">3964</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(num_active == 1 ? 32 : 8) *)1 == (typeof(min_ddb_alloc) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(num_active == 1 ? 32 : 8) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(min_ddb_alloc) * 0l)) : (int *)8))))), ((num_active == 1 ? 32 : 8) &gt; (min_ddb_alloc) ? (num_active == 1 ? 32 : 8) : (min_ddb_alloc)), ({ typeof(num_active == 1 ? 32 : 8) __UNIQUE_ID___x401 = (num_active == 1 ? 32 : 8); typeof(min_ddb_alloc) __UNIQUE_ID___y402 = (min_ddb_alloc); ((__UNIQUE_ID___x401) &gt; (__UNIQUE_ID___y402) ? (__UNIQUE_ID___x401) : (__UNIQUE_ID___y402)); }))" data-ref="_M/max">max</a>(<a class="local col9 ref" href="#629num_active" title='num_active' data-ref="629num_active" data-ref-filename="629num_active">num_active</a> == <var>1</var> ? <var>32</var> : <var>8</var>, <a class="local col5 ref" href="#635min_ddb_alloc" title='min_ddb_alloc' data-ref="635min_ddb_alloc" data-ref-filename="635min_ddb_alloc">min_ddb_alloc</a>);</td></tr>
<tr><th id="3965">3965</th><td>}</td></tr>
<tr><th id="3966">3966</th><td></td></tr>
<tr><th id="3967">3967</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="skl_ddb_entry_init_from_hw" title='skl_ddb_entry_init_from_hw' data-type='void skl_ddb_entry_init_from_hw(struct drm_i915_private * dev_priv, struct skl_ddb_entry * entry, u32 reg)' data-ref="skl_ddb_entry_init_from_hw" data-ref-filename="skl_ddb_entry_init_from_hw">skl_ddb_entry_init_from_hw</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="637dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="637dev_priv" data-ref-filename="637dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="3968">3968</th><td>				       <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_entry" title='skl_ddb_entry' data-ref="skl_ddb_entry" data-ref-filename="skl_ddb_entry">skl_ddb_entry</a> *<dfn class="local col8 decl" id="638entry" title='entry' data-type='struct skl_ddb_entry *' data-ref="638entry" data-ref-filename="638entry">entry</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="639reg" title='reg' data-type='u32' data-ref="639reg" data-ref-filename="639reg">reg</dfn>)</td></tr>
<tr><th id="3969">3969</th><td>{</td></tr>
<tr><th id="3970">3970</th><td></td></tr>
<tr><th id="3971">3971</th><td>	<a class="local col8 ref" href="#638entry" title='entry' data-ref="638entry" data-ref-filename="638entry">entry</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::start" title='skl_ddb_entry::start' data-ref="skl_ddb_entry::start" data-ref-filename="skl_ddb_entry..start">start</a> = <a class="local col9 ref" href="#639reg" title='reg' data-ref="639reg" data-ref-filename="639reg">reg</a> &amp; <a class="macro" href="i915_reg.h.html#6878" title="0x7FF" data-ref="_M/DDB_ENTRY_MASK">DDB_ENTRY_MASK</a>;</td></tr>
<tr><th id="3972">3972</th><td>	<a class="local col8 ref" href="#638entry" title='entry' data-ref="638entry" data-ref-filename="638entry">entry</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::end" title='skl_ddb_entry::end' data-ref="skl_ddb_entry::end" data-ref-filename="skl_ddb_entry..end">end</a> = (<a class="local col9 ref" href="#639reg" title='reg' data-ref="639reg" data-ref-filename="639reg">reg</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#6879" title="16" data-ref="_M/DDB_ENTRY_END_SHIFT">DDB_ENTRY_END_SHIFT</a>) &amp; <a class="macro" href="i915_reg.h.html#6878" title="0x7FF" data-ref="_M/DDB_ENTRY_MASK">DDB_ENTRY_MASK</a>;</td></tr>
<tr><th id="3973">3973</th><td></td></tr>
<tr><th id="3974">3974</th><td>	<b>if</b> (<a class="local col8 ref" href="#638entry" title='entry' data-ref="638entry" data-ref-filename="638entry">entry</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::end" title='skl_ddb_entry::end' data-ref="skl_ddb_entry::end" data-ref-filename="skl_ddb_entry..end">end</a>)</td></tr>
<tr><th id="3975">3975</th><td>		<a class="local col8 ref" href="#638entry" title='entry' data-ref="638entry" data-ref-filename="638entry">entry</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::end" title='skl_ddb_entry::end' data-ref="skl_ddb_entry::end" data-ref-filename="skl_ddb_entry..end">end</a> += <var>1</var>;</td></tr>
<tr><th id="3976">3976</th><td>}</td></tr>
<tr><th id="3977">3977</th><td></td></tr>
<tr><th id="3978">3978</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="3979">3979</th><td><dfn class="tu decl def fn" id="skl_ddb_get_hw_plane_state" title='skl_ddb_get_hw_plane_state' data-type='void skl_ddb_get_hw_plane_state(struct drm_i915_private * dev_priv, const enum pipe pipe, const enum plane_id plane_id, struct skl_ddb_entry * ddb_y, struct skl_ddb_entry * ddb_uv)' data-ref="skl_ddb_get_hw_plane_state" data-ref-filename="skl_ddb_get_hw_plane_state">skl_ddb_get_hw_plane_state</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="640dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="640dev_priv" data-ref-filename="640dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="3980">3980</th><td>			   <em>const</em> <b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col1 decl" id="641pipe" title='pipe' data-type='const enum pipe' data-ref="641pipe" data-ref-filename="641pipe">pipe</dfn>,</td></tr>
<tr><th id="3981">3981</th><td>			   <em>const</em> <b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col2 decl" id="642plane_id" title='plane_id' data-type='const enum plane_id' data-ref="642plane_id" data-ref-filename="642plane_id">plane_id</dfn>,</td></tr>
<tr><th id="3982">3982</th><td>			   <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_entry" title='skl_ddb_entry' data-ref="skl_ddb_entry" data-ref-filename="skl_ddb_entry">skl_ddb_entry</a> *<dfn class="local col3 decl" id="643ddb_y" title='ddb_y' data-type='struct skl_ddb_entry *' data-ref="643ddb_y" data-ref-filename="643ddb_y">ddb_y</dfn>,</td></tr>
<tr><th id="3983">3983</th><td>			   <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_entry" title='skl_ddb_entry' data-ref="skl_ddb_entry" data-ref-filename="skl_ddb_entry">skl_ddb_entry</a> *<dfn class="local col4 decl" id="644ddb_uv" title='ddb_uv' data-type='struct skl_ddb_entry *' data-ref="644ddb_uv" data-ref-filename="644ddb_uv">ddb_uv</dfn>)</td></tr>
<tr><th id="3984">3984</th><td>{</td></tr>
<tr><th id="3985">3985</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="645val" title='val' data-type='u32' data-ref="645val" data-ref-filename="645val">val</dfn>, <dfn class="local col6 decl" id="646val2" title='val2' data-type='u32' data-ref="646val2" data-ref-filename="646val2">val2</dfn>;</td></tr>
<tr><th id="3986">3986</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col7 decl" id="647fourcc" title='fourcc' data-type='u32' data-ref="647fourcc" data-ref-filename="647fourcc">fourcc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3987">3987</th><td></td></tr>
<tr><th id="3988">3988</th><td>	<i>/* Cursor doesn't support NV12/planar, so no extra calculation needed */</i></td></tr>
<tr><th id="3989">3989</th><td>	<b>if</b> (<a class="local col2 ref" href="#642plane_id" title='plane_id' data-ref="642plane_id" data-ref-filename="642plane_id">plane_id</a> == <a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>) {</td></tr>
<tr><th id="3990">3990</th><td>		<a class="local col5 ref" href="#645val" title='val' data-ref="645val" data-ref-filename="645val">val</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x7017c) + (pipe) * ((0x7117c) - (0x7017c)))) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6936" title="((const i915_reg_t){ .reg = (((0x7017c) + (pipe) * ((0x7117c) - (0x7017c)))) })" data-ref="_M/CUR_BUF_CFG">CUR_BUF_CFG</a>(<a class="local col1 ref" href="#641pipe" title='pipe' data-ref="641pipe" data-ref-filename="641pipe">pipe</a>));</td></tr>
<tr><th id="3991">3991</th><td>		<a class="tu ref fn" href="#skl_ddb_entry_init_from_hw" title='skl_ddb_entry_init_from_hw' data-use='c' data-ref="skl_ddb_entry_init_from_hw" data-ref-filename="skl_ddb_entry_init_from_hw">skl_ddb_entry_init_from_hw</a>(<a class="local col0 ref" href="#640dev_priv" title='dev_priv' data-ref="640dev_priv" data-ref-filename="640dev_priv">dev_priv</a>, <a class="local col3 ref" href="#643ddb_y" title='ddb_y' data-ref="643ddb_y" data-ref-filename="643ddb_y">ddb_y</a>, <a class="local col5 ref" href="#645val" title='val' data-ref="645val" data-ref-filename="645val">val</a>);</td></tr>
<tr><th id="3992">3992</th><td>		<b>return</b>;</td></tr>
<tr><th id="3993">3993</th><td>	}</td></tr>
<tr><th id="3994">3994</th><td></td></tr>
<tr><th id="3995">3995</th><td>	<a class="local col5 ref" href="#645val" title='val' data-ref="645val" data-ref-filename="645val">val</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((((0x70180) + (pipe) * ((0x71180) - (0x70180)))) + (plane_id) * ((((0x70280) + (pipe) * ((0x71280) - (0x70280)))) - (((0x70180) + (pipe) * ((0x71180) - (0x70180))))))) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6806" title="((const i915_reg_t){ .reg = (((((0x70180) + (pipe) * ((0x71180) - (0x70180)))) + (plane_id) * ((((0x70280) + (pipe) * ((0x71280) - (0x70280)))) - (((0x70180) + (pipe) * ((0x71180) - (0x70180))))))) })" data-ref="_M/PLANE_CTL">PLANE_CTL</a>(<a class="local col1 ref" href="#641pipe" title='pipe' data-ref="641pipe" data-ref-filename="641pipe">pipe</a>, <a class="local col2 ref" href="#642plane_id" title='plane_id' data-ref="642plane_id" data-ref-filename="642plane_id">plane_id</a>));</td></tr>
<tr><th id="3996">3996</th><td></td></tr>
<tr><th id="3997">3997</th><td>	<i>/* No DDB allocated for disabled planes */</i></td></tr>
<tr><th id="3998">3998</th><td>	<b>if</b> (<a class="local col5 ref" href="#645val" title='val' data-ref="645val" data-ref-filename="645val">val</a> &amp; <a class="macro" href="i915_reg.h.html#6630" title="(1 &lt;&lt; 31)" data-ref="_M/PLANE_CTL_ENABLE">PLANE_CTL_ENABLE</a>)</td></tr>
<tr><th id="3999">3999</th><td>		<a class="local col7 ref" href="#647fourcc" title='fourcc' data-ref="647fourcc" data-ref-filename="647fourcc">fourcc</a> = <a class="ref fn" href="intel_drv.h.html#skl_format_to_fourcc" title='skl_format_to_fourcc' data-ref="skl_format_to_fourcc" data-ref-filename="skl_format_to_fourcc">skl_format_to_fourcc</a>(<a class="local col5 ref" href="#645val" title='val' data-ref="645val" data-ref-filename="645val">val</a> &amp; <a class="macro" href="i915_reg.h.html#6638" title="(0xf &lt;&lt; 24)" data-ref="_M/PLANE_CTL_FORMAT_MASK">PLANE_CTL_FORMAT_MASK</a>,</td></tr>
<tr><th id="4000">4000</th><td>					      <a class="local col5 ref" href="#645val" title='val' data-ref="645val" data-ref-filename="645val">val</a> &amp; <a class="macro" href="i915_reg.h.html#6662" title="(1 &lt;&lt; 20)" data-ref="_M/PLANE_CTL_ORDER_RGBX">PLANE_CTL_ORDER_RGBX</a>,</td></tr>
<tr><th id="4001">4001</th><td>					      <a class="local col5 ref" href="#645val" title='val' data-ref="645val" data-ref-filename="645val">val</a> &amp; <a class="macro" href="i915_reg.h.html#6679" title="(0x3 &lt;&lt; 4)" data-ref="_M/PLANE_CTL_ALPHA_MASK">PLANE_CTL_ALPHA_MASK</a>);</td></tr>
<tr><th id="4002">4002</th><td></td></tr>
<tr><th id="4003">4003</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col0 ref" href="#640dev_priv" title='dev_priv' data-ref="640dev_priv" data-ref-filename="640dev_priv">dev_priv</a>) &gt;= <var>11</var>) {</td></tr>
<tr><th id="4004">4004</th><td>		<a class="local col5 ref" href="#645val" title='val' data-ref="645val" data-ref-filename="645val">val</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((((0x7027c) + (pipe) * ((0x7127c) - (0x7027c)))) + (plane_id) * ((((0x7037c) + (pipe) * ((0x7137c) - (0x7037c)))) - (((0x7027c) + (pipe) * ((0x7127c) - (0x7027c))))))) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6884" title="((const i915_reg_t){ .reg = (((((0x7027c) + (pipe) * ((0x7127c) - (0x7027c)))) + (plane_id) * ((((0x7037c) + (pipe) * ((0x7137c) - (0x7037c)))) - (((0x7027c) + (pipe) * ((0x7127c) - (0x7027c))))))) })" data-ref="_M/PLANE_BUF_CFG">PLANE_BUF_CFG</a>(<a class="local col1 ref" href="#641pipe" title='pipe' data-ref="641pipe" data-ref-filename="641pipe">pipe</a>, <a class="local col2 ref" href="#642plane_id" title='plane_id' data-ref="642plane_id" data-ref-filename="642plane_id">plane_id</a>));</td></tr>
<tr><th id="4005">4005</th><td>		<a class="tu ref fn" href="#skl_ddb_entry_init_from_hw" title='skl_ddb_entry_init_from_hw' data-use='c' data-ref="skl_ddb_entry_init_from_hw" data-ref-filename="skl_ddb_entry_init_from_hw">skl_ddb_entry_init_from_hw</a>(<a class="local col0 ref" href="#640dev_priv" title='dev_priv' data-ref="640dev_priv" data-ref-filename="640dev_priv">dev_priv</a>, <a class="local col3 ref" href="#643ddb_y" title='ddb_y' data-ref="643ddb_y" data-ref-filename="643ddb_y">ddb_y</a>, <a class="local col5 ref" href="#645val" title='val' data-ref="645val" data-ref-filename="645val">val</a>);</td></tr>
<tr><th id="4006">4006</th><td>	} <b>else</b> {</td></tr>
<tr><th id="4007">4007</th><td>		<a class="local col5 ref" href="#645val" title='val' data-ref="645val" data-ref-filename="645val">val</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((((0x7027c) + (pipe) * ((0x7127c) - (0x7027c)))) + (plane_id) * ((((0x7037c) + (pipe) * ((0x7137c) - (0x7037c)))) - (((0x7027c) + (pipe) * ((0x7127c) - (0x7027c))))))) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6884" title="((const i915_reg_t){ .reg = (((((0x7027c) + (pipe) * ((0x7127c) - (0x7027c)))) + (plane_id) * ((((0x7037c) + (pipe) * ((0x7137c) - (0x7037c)))) - (((0x7027c) + (pipe) * ((0x7127c) - (0x7027c))))))) })" data-ref="_M/PLANE_BUF_CFG">PLANE_BUF_CFG</a>(<a class="local col1 ref" href="#641pipe" title='pipe' data-ref="641pipe" data-ref-filename="641pipe">pipe</a>, <a class="local col2 ref" href="#642plane_id" title='plane_id' data-ref="642plane_id" data-ref-filename="642plane_id">plane_id</a>));</td></tr>
<tr><th id="4008">4008</th><td>		<a class="local col6 ref" href="#646val2" title='val2' data-ref="646val2" data-ref-filename="646val2">val2</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((((0x70278) + (pipe) * ((0x71278) - (0x70278)))) + (plane_id) * ((((0x70378) + (pipe) * ((0x71378) - (0x70378)))) - (((0x70278) + (pipe) * ((0x71278) - (0x70278))))))) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6893" title="((const i915_reg_t){ .reg = (((((0x70278) + (pipe) * ((0x71278) - (0x70278)))) + (plane_id) * ((((0x70378) + (pipe) * ((0x71378) - (0x70378)))) - (((0x70278) + (pipe) * ((0x71278) - (0x70278))))))) })" data-ref="_M/PLANE_NV12_BUF_CFG">PLANE_NV12_BUF_CFG</a>(<a class="local col1 ref" href="#641pipe" title='pipe' data-ref="641pipe" data-ref-filename="641pipe">pipe</a>, <a class="local col2 ref" href="#642plane_id" title='plane_id' data-ref="642plane_id" data-ref-filename="642plane_id">plane_id</a>));</td></tr>
<tr><th id="4009">4009</th><td></td></tr>
<tr><th id="4010">4010</th><td>		<b>if</b> (<a class="ref fn" href="display/intel_sprite.h.html#is_planar_yuv_format" title='is_planar_yuv_format' data-ref="is_planar_yuv_format" data-ref-filename="is_planar_yuv_format">is_planar_yuv_format</a>(<a class="local col7 ref" href="#647fourcc" title='fourcc' data-ref="647fourcc" data-ref-filename="647fourcc">fourcc</a>))</td></tr>
<tr><th id="4011">4011</th><td>			<a class="macro" href="../../../../include/linux/kernel.h.html#954" title="do { typeof(val) __tmp = (val); (val) = (val2); (val2) = __tmp; } while (0)" data-ref="_M/swap">swap</a>(<a class="local col5 ref" href="#645val" title='val' data-ref="645val" data-ref-filename="645val">val</a>, <a class="local col6 ref" href="#646val2" title='val2' data-ref="646val2" data-ref-filename="646val2">val2</a>);</td></tr>
<tr><th id="4012">4012</th><td></td></tr>
<tr><th id="4013">4013</th><td>		<a class="tu ref fn" href="#skl_ddb_entry_init_from_hw" title='skl_ddb_entry_init_from_hw' data-use='c' data-ref="skl_ddb_entry_init_from_hw" data-ref-filename="skl_ddb_entry_init_from_hw">skl_ddb_entry_init_from_hw</a>(<a class="local col0 ref" href="#640dev_priv" title='dev_priv' data-ref="640dev_priv" data-ref-filename="640dev_priv">dev_priv</a>, <a class="local col3 ref" href="#643ddb_y" title='ddb_y' data-ref="643ddb_y" data-ref-filename="643ddb_y">ddb_y</a>, <a class="local col5 ref" href="#645val" title='val' data-ref="645val" data-ref-filename="645val">val</a>);</td></tr>
<tr><th id="4014">4014</th><td>		<a class="tu ref fn" href="#skl_ddb_entry_init_from_hw" title='skl_ddb_entry_init_from_hw' data-use='c' data-ref="skl_ddb_entry_init_from_hw" data-ref-filename="skl_ddb_entry_init_from_hw">skl_ddb_entry_init_from_hw</a>(<a class="local col0 ref" href="#640dev_priv" title='dev_priv' data-ref="640dev_priv" data-ref-filename="640dev_priv">dev_priv</a>, <a class="local col4 ref" href="#644ddb_uv" title='ddb_uv' data-ref="644ddb_uv" data-ref-filename="644ddb_uv">ddb_uv</a>, <a class="local col6 ref" href="#646val2" title='val2' data-ref="646val2" data-ref-filename="646val2">val2</a>);</td></tr>
<tr><th id="4015">4015</th><td>	}</td></tr>
<tr><th id="4016">4016</th><td>}</td></tr>
<tr><th id="4017">4017</th><td></td></tr>
<tr><th id="4018">4018</th><td><em>void</em> <dfn class="decl def fn" id="skl_pipe_ddb_get_hw_state" title='skl_pipe_ddb_get_hw_state' data-ref="skl_pipe_ddb_get_hw_state" data-ref-filename="skl_pipe_ddb_get_hw_state">skl_pipe_ddb_get_hw_state</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col8 decl" id="648crtc" title='crtc' data-type='struct intel_crtc *' data-ref="648crtc" data-ref-filename="648crtc">crtc</dfn>,</td></tr>
<tr><th id="4019">4019</th><td>			       <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_entry" title='skl_ddb_entry' data-ref="skl_ddb_entry" data-ref-filename="skl_ddb_entry">skl_ddb_entry</a> *<dfn class="local col9 decl" id="649ddb_y" title='ddb_y' data-type='struct skl_ddb_entry *' data-ref="649ddb_y" data-ref-filename="649ddb_y">ddb_y</dfn>,</td></tr>
<tr><th id="4020">4020</th><td>			       <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_entry" title='skl_ddb_entry' data-ref="skl_ddb_entry" data-ref-filename="skl_ddb_entry">skl_ddb_entry</a> *<dfn class="local col0 decl" id="650ddb_uv" title='ddb_uv' data-type='struct skl_ddb_entry *' data-ref="650ddb_uv" data-ref-filename="650ddb_uv">ddb_uv</dfn>)</td></tr>
<tr><th id="4021">4021</th><td>{</td></tr>
<tr><th id="4022">4022</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="651dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="651dev_priv" data-ref-filename="651dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col8 ref" href="#648crtc" title='crtc' data-ref="648crtc" data-ref-filename="648crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="4023">4023</th><td>	<b>enum</b> <a class="type" href="display/intel_display_power.h.html#intel_display_power_domain" title='intel_display_power_domain' data-ref="intel_display_power_domain" data-ref-filename="intel_display_power_domain">intel_display_power_domain</a> <dfn class="local col2 decl" id="652power_domain" title='power_domain' data-type='enum intel_display_power_domain' data-ref="652power_domain" data-ref-filename="652power_domain">power_domain</dfn>;</td></tr>
<tr><th id="4024">4024</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col3 decl" id="653pipe" title='pipe' data-type='enum pipe' data-ref="653pipe" data-ref-filename="653pipe">pipe</dfn> = <a class="local col8 ref" href="#648crtc" title='crtc' data-ref="648crtc" data-ref-filename="648crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::pipe" title='intel_crtc::pipe' data-ref="intel_crtc::pipe" data-ref-filename="intel_crtc..pipe">pipe</a>;</td></tr>
<tr><th id="4025">4025</th><td>	<a class="typedef" href="intel_wakeref.h.html#intel_wakeref_t" title='intel_wakeref_t' data-type='depot_stack_handle_t' data-ref="intel_wakeref_t" data-ref-filename="intel_wakeref_t">intel_wakeref_t</a> <dfn class="local col4 decl" id="654wakeref" title='wakeref' data-type='intel_wakeref_t' data-ref="654wakeref" data-ref-filename="654wakeref">wakeref</dfn>;</td></tr>
<tr><th id="4026">4026</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col5 decl" id="655plane_id" title='plane_id' data-type='enum plane_id' data-ref="655plane_id" data-ref-filename="655plane_id">plane_id</dfn>;</td></tr>
<tr><th id="4027">4027</th><td></td></tr>
<tr><th id="4028">4028</th><td>	<a class="local col2 ref" href="#652power_domain" title='power_domain' data-ref="652power_domain" data-ref-filename="652power_domain">power_domain</a> = <a class="macro" href="display/intel_display_power.h.html#67" title="((pipe) + POWER_DOMAIN_PIPE_A)" data-ref="_M/POWER_DOMAIN_PIPE">POWER_DOMAIN_PIPE</a>(<a class="local col3 ref" href="#653pipe" title='pipe' data-ref="653pipe" data-ref-filename="653pipe">pipe</a>);</td></tr>
<tr><th id="4029">4029</th><td>	<a class="local col4 ref" href="#654wakeref" title='wakeref' data-ref="654wakeref" data-ref-filename="654wakeref">wakeref</a> = <a class="ref fn" href="display/intel_display_power.h.html#intel_display_power_get_if_enabled" title='intel_display_power_get_if_enabled' data-ref="intel_display_power_get_if_enabled" data-ref-filename="intel_display_power_get_if_enabled">intel_display_power_get_if_enabled</a>(<a class="local col1 ref" href="#651dev_priv" title='dev_priv' data-ref="651dev_priv" data-ref-filename="651dev_priv">dev_priv</a>, <a class="local col2 ref" href="#652power_domain" title='power_domain' data-ref="652power_domain" data-ref-filename="652power_domain">power_domain</a>);</td></tr>
<tr><th id="4030">4030</th><td>	<b>if</b> (!<a class="local col4 ref" href="#654wakeref" title='wakeref' data-ref="654wakeref" data-ref-filename="654wakeref">wakeref</a>)</td></tr>
<tr><th id="4031">4031</th><td>		<b>return</b>;</td></tr>
<tr><th id="4032">4032</th><td></td></tr>
<tr><th id="4033">4033</th><td>	<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col8 ref" href="#648crtc" title='crtc' data-ref="648crtc" data-ref-filename="648crtc">crtc</a>, <a class="local col5 ref" href="#655plane_id" title='plane_id' data-ref="655plane_id" data-ref-filename="655plane_id">plane_id</a>)</td></tr>
<tr><th id="4034">4034</th><td>		<a class="tu ref fn" href="#skl_ddb_get_hw_plane_state" title='skl_ddb_get_hw_plane_state' data-use='c' data-ref="skl_ddb_get_hw_plane_state" data-ref-filename="skl_ddb_get_hw_plane_state">skl_ddb_get_hw_plane_state</a>(<a class="local col1 ref" href="#651dev_priv" title='dev_priv' data-ref="651dev_priv" data-ref-filename="651dev_priv">dev_priv</a>, <a class="local col3 ref" href="#653pipe" title='pipe' data-ref="653pipe" data-ref-filename="653pipe">pipe</a>,</td></tr>
<tr><th id="4035">4035</th><td>					   <a class="local col5 ref" href="#655plane_id" title='plane_id' data-ref="655plane_id" data-ref-filename="655plane_id">plane_id</a>,</td></tr>
<tr><th id="4036">4036</th><td>					   &amp;<a class="local col9 ref" href="#649ddb_y" title='ddb_y' data-ref="649ddb_y" data-ref-filename="649ddb_y">ddb_y</a>[<a class="local col5 ref" href="#655plane_id" title='plane_id' data-ref="655plane_id" data-ref-filename="655plane_id">plane_id</a>],</td></tr>
<tr><th id="4037">4037</th><td>					   &amp;<a class="local col0 ref" href="#650ddb_uv" title='ddb_uv' data-ref="650ddb_uv" data-ref-filename="650ddb_uv">ddb_uv</a>[<a class="local col5 ref" href="#655plane_id" title='plane_id' data-ref="655plane_id" data-ref-filename="655plane_id">plane_id</a>]);</td></tr>
<tr><th id="4038">4038</th><td></td></tr>
<tr><th id="4039">4039</th><td>	<a class="ref fn" href="display/intel_display_power.h.html#intel_display_power_put" title='intel_display_power_put' data-ref="intel_display_power_put" data-ref-filename="intel_display_power_put">intel_display_power_put</a>(<a class="local col1 ref" href="#651dev_priv" title='dev_priv' data-ref="651dev_priv" data-ref-filename="651dev_priv">dev_priv</a>, <a class="local col2 ref" href="#652power_domain" title='power_domain' data-ref="652power_domain" data-ref-filename="652power_domain">power_domain</a>, <a class="local col4 ref" href="#654wakeref" title='wakeref' data-ref="654wakeref" data-ref-filename="654wakeref">wakeref</a>);</td></tr>
<tr><th id="4040">4040</th><td>}</td></tr>
<tr><th id="4041">4041</th><td></td></tr>
<tr><th id="4042">4042</th><td><em>void</em> <dfn class="decl def fn" id="skl_ddb_get_hw_state" title='skl_ddb_get_hw_state' data-ref="skl_ddb_get_hw_state" data-ref-filename="skl_ddb_get_hw_state">skl_ddb_get_hw_state</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="656dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="656dev_priv" data-ref-filename="656dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="4043">4043</th><td>			  <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_allocation" title='skl_ddb_allocation' data-ref="skl_ddb_allocation" data-ref-filename="skl_ddb_allocation">skl_ddb_allocation</a> *<dfn class="local col7 decl" id="657ddb" title='ddb' data-type='struct skl_ddb_allocation *' data-ref="657ddb" data-ref-filename="657ddb">ddb</dfn> <i>/* out */</i>)</td></tr>
<tr><th id="4044">4044</th><td>{</td></tr>
<tr><th id="4045">4045</th><td>	<a class="local col7 ref" href="#657ddb" title='ddb' data-ref="657ddb" data-ref-filename="657ddb">ddb</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_allocation::enabled_slices" title='skl_ddb_allocation::enabled_slices' data-ref="skl_ddb_allocation::enabled_slices" data-ref-filename="skl_ddb_allocation..enabled_slices">enabled_slices</a> = <a class="tu ref fn" href="#intel_enabled_dbuf_slices_num" title='intel_enabled_dbuf_slices_num' data-use='c' data-ref="intel_enabled_dbuf_slices_num" data-ref-filename="intel_enabled_dbuf_slices_num">intel_enabled_dbuf_slices_num</a>(<a class="local col6 ref" href="#656dev_priv" title='dev_priv' data-ref="656dev_priv" data-ref-filename="656dev_priv">dev_priv</a>);</td></tr>
<tr><th id="4046">4046</th><td>}</td></tr>
<tr><th id="4047">4047</th><td></td></tr>
<tr><th id="4048">4048</th><td><i  data-doc="skl_plane_downscale_amount">/*</i></td></tr>
<tr><th id="4049">4049</th><td><i  data-doc="skl_plane_downscale_amount"> * Determines the downscale amount of a plane for the purposes of watermark calculations.</i></td></tr>
<tr><th id="4050">4050</th><td><i  data-doc="skl_plane_downscale_amount"> * The bspec defines downscale amount as:</i></td></tr>
<tr><th id="4051">4051</th><td><i  data-doc="skl_plane_downscale_amount"> *</i></td></tr>
<tr><th id="4052">4052</th><td><i  data-doc="skl_plane_downscale_amount"> * """</i></td></tr>
<tr><th id="4053">4053</th><td><i  data-doc="skl_plane_downscale_amount"> * Horizontal down scale amount = maximum[1, Horizontal source size /</i></td></tr>
<tr><th id="4054">4054</th><td><i  data-doc="skl_plane_downscale_amount"> *                                           Horizontal destination size]</i></td></tr>
<tr><th id="4055">4055</th><td><i  data-doc="skl_plane_downscale_amount"> * Vertical down scale amount = maximum[1, Vertical source size /</i></td></tr>
<tr><th id="4056">4056</th><td><i  data-doc="skl_plane_downscale_amount"> *                                         Vertical destination size]</i></td></tr>
<tr><th id="4057">4057</th><td><i  data-doc="skl_plane_downscale_amount"> * Total down scale amount = Horizontal down scale amount *</i></td></tr>
<tr><th id="4058">4058</th><td><i  data-doc="skl_plane_downscale_amount"> *                           Vertical down scale amount</i></td></tr>
<tr><th id="4059">4059</th><td><i  data-doc="skl_plane_downscale_amount"> * """</i></td></tr>
<tr><th id="4060">4060</th><td><i  data-doc="skl_plane_downscale_amount"> *</i></td></tr>
<tr><th id="4061">4061</th><td><i  data-doc="skl_plane_downscale_amount"> * Return value is provided in 16.16 fixed point form to retain fractional part.</i></td></tr>
<tr><th id="4062">4062</th><td><i  data-doc="skl_plane_downscale_amount"> * Caller should take care of dividing &amp; rounding off the value.</i></td></tr>
<tr><th id="4063">4063</th><td><i  data-doc="skl_plane_downscale_amount"> */</i></td></tr>
<tr><th id="4064">4064</th><td><em>static</em> <a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a></td></tr>
<tr><th id="4065">4065</th><td><dfn class="tu decl def fn" id="skl_plane_downscale_amount" title='skl_plane_downscale_amount' data-type='uint_fixed_16_16_t skl_plane_downscale_amount(const struct intel_crtc_state * cstate, const struct intel_plane_state * pstate)' data-ref="skl_plane_downscale_amount" data-ref-filename="skl_plane_downscale_amount">skl_plane_downscale_amount</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col8 decl" id="658cstate" title='cstate' data-type='const struct intel_crtc_state *' data-ref="658cstate" data-ref-filename="658cstate">cstate</dfn>,</td></tr>
<tr><th id="4066">4066</th><td>			   <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col9 decl" id="659pstate" title='pstate' data-type='const struct intel_plane_state *' data-ref="659pstate" data-ref-filename="659pstate">pstate</dfn>)</td></tr>
<tr><th id="4067">4067</th><td>{</td></tr>
<tr><th id="4068">4068</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col0 decl" id="660plane" title='plane' data-type='struct intel_plane *' data-ref="660plane" data-ref-filename="660plane">plane</dfn> = <a class="macro" href="intel_drv.h.html#1053" title="({ void *__mptr = (void *)(pstate-&gt;base.plane); do { extern void __compiletime_assert_4068(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(pstate-&gt;base.plane)), typeof(((struct intel_plane *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(pstate-&gt;base.plane)), typeof(void))))) __compiletime_assert_4068(); } while (0); ((struct intel_plane *)(__mptr - __builtin_offsetof(struct intel_plane, base))); })" data-ref="_M/to_intel_plane">to_intel_plane</a>(<a class="local col9 ref" href="#659pstate" title='pstate' data-ref="659pstate" data-ref-filename="659pstate">pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::plane" title='drm_plane_state::plane' data-ref="drm_plane_state::plane" data-ref-filename="drm_plane_state..plane">plane</a>);</td></tr>
<tr><th id="4069">4069</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="661src_w" title='src_w' data-type='u32' data-ref="661src_w" data-ref-filename="661src_w">src_w</dfn>, <dfn class="local col2 decl" id="662src_h" title='src_h' data-type='u32' data-ref="662src_h" data-ref-filename="662src_h">src_h</dfn>, <dfn class="local col3 decl" id="663dst_w" title='dst_w' data-type='u32' data-ref="663dst_w" data-ref-filename="663dst_w">dst_w</dfn>, <dfn class="local col4 decl" id="664dst_h" title='dst_h' data-type='u32' data-ref="664dst_h" data-ref-filename="664dst_h">dst_h</dfn>;</td></tr>
<tr><th id="4070">4070</th><td>	<a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a> <dfn class="local col5 decl" id="665fp_w_ratio" title='fp_w_ratio' data-type='uint_fixed_16_16_t' data-ref="665fp_w_ratio" data-ref-filename="665fp_w_ratio">fp_w_ratio</dfn>, <dfn class="local col6 decl" id="666fp_h_ratio" title='fp_h_ratio' data-type='uint_fixed_16_16_t' data-ref="666fp_h_ratio" data-ref-filename="666fp_h_ratio">fp_h_ratio</dfn>;</td></tr>
<tr><th id="4071">4071</th><td>	<a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a> <dfn class="local col7 decl" id="667downscale_h" title='downscale_h' data-type='uint_fixed_16_16_t' data-ref="667downscale_h" data-ref-filename="667downscale_h">downscale_h</dfn>, <dfn class="local col8 decl" id="668downscale_w" title='downscale_w' data-type='uint_fixed_16_16_t' data-ref="668downscale_w" data-ref-filename="668downscale_w">downscale_w</dfn>;</td></tr>
<tr><th id="4072">4072</th><td></td></tr>
<tr><th id="4073">4073</th><td>	<b>if</b> (<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((!intel_wm_plane_visible(cstate, pstate))); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;!intel_wm_plane_visible(cstate, pstate)&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (4073), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (405)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(!<a class="tu ref fn" href="#intel_wm_plane_visible" title='intel_wm_plane_visible' data-use='c' data-ref="intel_wm_plane_visible" data-ref-filename="intel_wm_plane_visible">intel_wm_plane_visible</a>(<a class="local col8 ref" href="#658cstate" title='cstate' data-ref="658cstate" data-ref-filename="658cstate">cstate</a>, <a class="local col9 ref" href="#659pstate" title='pstate' data-ref="659pstate" data-ref-filename="659pstate">pstate</a>)))</td></tr>
<tr><th id="4074">4074</th><td>		<b>return</b> <a class="ref fn" href="i915_fixed.h.html#u32_to_fixed16" title='u32_to_fixed16' data-ref="u32_to_fixed16" data-ref-filename="u32_to_fixed16">u32_to_fixed16</a>(<var>0</var>);</td></tr>
<tr><th id="4075">4075</th><td></td></tr>
<tr><th id="4076">4076</th><td>	<i>/* n.b., src is 16.16 fixed point, dst is whole integer */</i></td></tr>
<tr><th id="4077">4077</th><td>	<b>if</b> (<a class="local col0 ref" href="#660plane" title='plane' data-ref="660plane" data-ref-filename="660plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a> == <a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>) {</td></tr>
<tr><th id="4078">4078</th><td>		<i>/*</i></td></tr>
<tr><th id="4079">4079</th><td><i>		 * Cursors only support 0/180 degree rotation,</i></td></tr>
<tr><th id="4080">4080</th><td><i>		 * hence no need to account for rotation here.</i></td></tr>
<tr><th id="4081">4081</th><td><i>		 */</i></td></tr>
<tr><th id="4082">4082</th><td>		<a class="local col1 ref" href="#661src_w" title='src_w' data-ref="661src_w" data-ref-filename="661src_w">src_w</a> = <a class="local col9 ref" href="#659pstate" title='pstate' data-ref="659pstate" data-ref-filename="659pstate">pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::src_w" title='drm_plane_state::src_w' data-ref="drm_plane_state::src_w" data-ref-filename="drm_plane_state..src_w">src_w</a> &gt;&gt; <var>16</var>;</td></tr>
<tr><th id="4083">4083</th><td>		<a class="local col2 ref" href="#662src_h" title='src_h' data-ref="662src_h" data-ref-filename="662src_h">src_h</a> = <a class="local col9 ref" href="#659pstate" title='pstate' data-ref="659pstate" data-ref-filename="659pstate">pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::src_h" title='drm_plane_state::src_h' data-ref="drm_plane_state::src_h" data-ref-filename="drm_plane_state..src_h">src_h</a> &gt;&gt; <var>16</var>;</td></tr>
<tr><th id="4084">4084</th><td>		<a class="local col3 ref" href="#663dst_w" title='dst_w' data-ref="663dst_w" data-ref-filename="663dst_w">dst_w</a> = <a class="local col9 ref" href="#659pstate" title='pstate' data-ref="659pstate" data-ref-filename="659pstate">pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::crtc_w" title='drm_plane_state::crtc_w' data-ref="drm_plane_state::crtc_w" data-ref-filename="drm_plane_state..crtc_w">crtc_w</a>;</td></tr>
<tr><th id="4085">4085</th><td>		<a class="local col4 ref" href="#664dst_h" title='dst_h' data-ref="664dst_h" data-ref-filename="664dst_h">dst_h</a> = <a class="local col9 ref" href="#659pstate" title='pstate' data-ref="659pstate" data-ref-filename="659pstate">pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::crtc_h" title='drm_plane_state::crtc_h' data-ref="drm_plane_state::crtc_h" data-ref-filename="drm_plane_state..crtc_h">crtc_h</a>;</td></tr>
<tr><th id="4086">4086</th><td>	} <b>else</b> {</td></tr>
<tr><th id="4087">4087</th><td>		<i>/*</i></td></tr>
<tr><th id="4088">4088</th><td><i>		 * Src coordinates are already rotated by 270 degrees for</i></td></tr>
<tr><th id="4089">4089</th><td><i>		 * the 90/270 degree plane rotation cases (to match the</i></td></tr>
<tr><th id="4090">4090</th><td><i>		 * GTT mapping), hence no need to account for rotation here.</i></td></tr>
<tr><th id="4091">4091</th><td><i>		 */</i></td></tr>
<tr><th id="4092">4092</th><td>		<a class="local col1 ref" href="#661src_w" title='src_w' data-ref="661src_w" data-ref-filename="661src_w">src_w</a> = <a class="ref fn" href="../../../../include/drm/drm_rect.h.html#drm_rect_width" title='drm_rect_width' data-ref="drm_rect_width" data-ref-filename="drm_rect_width">drm_rect_width</a>(&amp;<a class="local col9 ref" href="#659pstate" title='pstate' data-ref="659pstate" data-ref-filename="659pstate">pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::src" title='drm_plane_state::src' data-ref="drm_plane_state::src" data-ref-filename="drm_plane_state..src">src</a>) &gt;&gt; <var>16</var>;</td></tr>
<tr><th id="4093">4093</th><td>		<a class="local col2 ref" href="#662src_h" title='src_h' data-ref="662src_h" data-ref-filename="662src_h">src_h</a> = <a class="ref fn" href="../../../../include/drm/drm_rect.h.html#drm_rect_height" title='drm_rect_height' data-ref="drm_rect_height" data-ref-filename="drm_rect_height">drm_rect_height</a>(&amp;<a class="local col9 ref" href="#659pstate" title='pstate' data-ref="659pstate" data-ref-filename="659pstate">pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::src" title='drm_plane_state::src' data-ref="drm_plane_state::src" data-ref-filename="drm_plane_state..src">src</a>) &gt;&gt; <var>16</var>;</td></tr>
<tr><th id="4094">4094</th><td>		<a class="local col3 ref" href="#663dst_w" title='dst_w' data-ref="663dst_w" data-ref-filename="663dst_w">dst_w</a> = <a class="ref fn" href="../../../../include/drm/drm_rect.h.html#drm_rect_width" title='drm_rect_width' data-ref="drm_rect_width" data-ref-filename="drm_rect_width">drm_rect_width</a>(&amp;<a class="local col9 ref" href="#659pstate" title='pstate' data-ref="659pstate" data-ref-filename="659pstate">pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::dst" title='drm_plane_state::dst' data-ref="drm_plane_state::dst" data-ref-filename="drm_plane_state..dst">dst</a>);</td></tr>
<tr><th id="4095">4095</th><td>		<a class="local col4 ref" href="#664dst_h" title='dst_h' data-ref="664dst_h" data-ref-filename="664dst_h">dst_h</a> = <a class="ref fn" href="../../../../include/drm/drm_rect.h.html#drm_rect_height" title='drm_rect_height' data-ref="drm_rect_height" data-ref-filename="drm_rect_height">drm_rect_height</a>(&amp;<a class="local col9 ref" href="#659pstate" title='pstate' data-ref="659pstate" data-ref-filename="659pstate">pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::dst" title='drm_plane_state::dst' data-ref="drm_plane_state::dst" data-ref-filename="drm_plane_state..dst">dst</a>);</td></tr>
<tr><th id="4096">4096</th><td>	}</td></tr>
<tr><th id="4097">4097</th><td></td></tr>
<tr><th id="4098">4098</th><td>	<a class="local col5 ref" href="#665fp_w_ratio" title='fp_w_ratio' data-ref="665fp_w_ratio" data-ref-filename="665fp_w_ratio">fp_w_ratio</a> = <a class="ref fn" href="i915_fixed.h.html#div_fixed16" title='div_fixed16' data-ref="div_fixed16" data-ref-filename="div_fixed16">div_fixed16</a>(<a class="local col1 ref" href="#661src_w" title='src_w' data-ref="661src_w" data-ref-filename="661src_w">src_w</a>, <a class="local col3 ref" href="#663dst_w" title='dst_w' data-ref="663dst_w" data-ref-filename="663dst_w">dst_w</a>);</td></tr>
<tr><th id="4099">4099</th><td>	<a class="local col6 ref" href="#666fp_h_ratio" title='fp_h_ratio' data-ref="666fp_h_ratio" data-ref-filename="666fp_h_ratio">fp_h_ratio</a> = <a class="ref fn" href="i915_fixed.h.html#div_fixed16" title='div_fixed16' data-ref="div_fixed16" data-ref-filename="div_fixed16">div_fixed16</a>(<a class="local col2 ref" href="#662src_h" title='src_h' data-ref="662src_h" data-ref-filename="662src_h">src_h</a>, <a class="local col4 ref" href="#664dst_h" title='dst_h' data-ref="664dst_h" data-ref-filename="664dst_h">dst_h</a>);</td></tr>
<tr><th id="4100">4100</th><td>	<a class="local col8 ref" href="#668downscale_w" title='downscale_w' data-ref="668downscale_w" data-ref-filename="668downscale_w">downscale_w</a> = <a class="ref fn" href="i915_fixed.h.html#max_fixed16" title='max_fixed16' data-ref="max_fixed16" data-ref-filename="max_fixed16">max_fixed16</a>(<a class="local col5 ref" href="#665fp_w_ratio" title='fp_w_ratio' data-ref="665fp_w_ratio" data-ref-filename="665fp_w_ratio">fp_w_ratio</a>, <a class="ref fn" href="i915_fixed.h.html#u32_to_fixed16" title='u32_to_fixed16' data-ref="u32_to_fixed16" data-ref-filename="u32_to_fixed16">u32_to_fixed16</a>(<var>1</var>));</td></tr>
<tr><th id="4101">4101</th><td>	<a class="local col7 ref" href="#667downscale_h" title='downscale_h' data-ref="667downscale_h" data-ref-filename="667downscale_h">downscale_h</a> = <a class="ref fn" href="i915_fixed.h.html#max_fixed16" title='max_fixed16' data-ref="max_fixed16" data-ref-filename="max_fixed16">max_fixed16</a>(<a class="local col6 ref" href="#666fp_h_ratio" title='fp_h_ratio' data-ref="666fp_h_ratio" data-ref-filename="666fp_h_ratio">fp_h_ratio</a>, <a class="ref fn" href="i915_fixed.h.html#u32_to_fixed16" title='u32_to_fixed16' data-ref="u32_to_fixed16" data-ref-filename="u32_to_fixed16">u32_to_fixed16</a>(<var>1</var>));</td></tr>
<tr><th id="4102">4102</th><td></td></tr>
<tr><th id="4103">4103</th><td>	<b>return</b> <a class="ref fn" href="i915_fixed.h.html#mul_fixed16" title='mul_fixed16' data-ref="mul_fixed16" data-ref-filename="mul_fixed16">mul_fixed16</a>(<a class="local col8 ref" href="#668downscale_w" title='downscale_w' data-ref="668downscale_w" data-ref-filename="668downscale_w">downscale_w</a>, <a class="local col7 ref" href="#667downscale_h" title='downscale_h' data-ref="667downscale_h" data-ref-filename="667downscale_h">downscale_h</a>);</td></tr>
<tr><th id="4104">4104</th><td>}</td></tr>
<tr><th id="4105">4105</th><td></td></tr>
<tr><th id="4106">4106</th><td><em>static</em> <a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a></td></tr>
<tr><th id="4107">4107</th><td><dfn class="tu decl def fn" id="skl_pipe_downscale_amount" title='skl_pipe_downscale_amount' data-type='uint_fixed_16_16_t skl_pipe_downscale_amount(const struct intel_crtc_state * crtc_state)' data-ref="skl_pipe_downscale_amount" data-ref-filename="skl_pipe_downscale_amount">skl_pipe_downscale_amount</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col9 decl" id="669crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="669crtc_state" data-ref-filename="669crtc_state">crtc_state</dfn>)</td></tr>
<tr><th id="4108">4108</th><td>{</td></tr>
<tr><th id="4109">4109</th><td>	<a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a> <dfn class="local col0 decl" id="670pipe_downscale" title='pipe_downscale' data-type='uint_fixed_16_16_t' data-ref="670pipe_downscale" data-ref-filename="670pipe_downscale">pipe_downscale</dfn> = <a class="ref fn" href="i915_fixed.h.html#u32_to_fixed16" title='u32_to_fixed16' data-ref="u32_to_fixed16" data-ref-filename="u32_to_fixed16">u32_to_fixed16</a>(<var>1</var>);</td></tr>
<tr><th id="4110">4110</th><td></td></tr>
<tr><th id="4111">4111</th><td>	<b>if</b> (!<a class="local col9 ref" href="#669crtc_state" title='crtc_state' data-ref="669crtc_state" data-ref-filename="669crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::enable" title='drm_crtc_state::enable' data-ref="drm_crtc_state::enable" data-ref-filename="drm_crtc_state..enable">enable</a>)</td></tr>
<tr><th id="4112">4112</th><td>		<b>return</b> <a class="local col0 ref" href="#670pipe_downscale" title='pipe_downscale' data-ref="670pipe_downscale" data-ref-filename="670pipe_downscale">pipe_downscale</a>;</td></tr>
<tr><th id="4113">4113</th><td></td></tr>
<tr><th id="4114">4114</th><td>	<b>if</b> (<a class="local col9 ref" href="#669crtc_state" title='crtc_state' data-ref="669crtc_state" data-ref-filename="669crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::pch_pfit" title='intel_crtc_state::pch_pfit' data-ref="intel_crtc_state::pch_pfit" data-ref-filename="intel_crtc_state..pch_pfit">pch_pfit</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_state::(anonymous)::enabled" title='intel_crtc_state::(anonymous struct)::enabled' data-ref="intel_crtc_state::(anonymous)::enabled" data-ref-filename="intel_crtc_state..(anonymous)..enabled">enabled</a>) {</td></tr>
<tr><th id="4115">4115</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="671src_w" title='src_w' data-type='u32' data-ref="671src_w" data-ref-filename="671src_w">src_w</dfn>, <dfn class="local col2 decl" id="672src_h" title='src_h' data-type='u32' data-ref="672src_h" data-ref-filename="672src_h">src_h</dfn>, <dfn class="local col3 decl" id="673dst_w" title='dst_w' data-type='u32' data-ref="673dst_w" data-ref-filename="673dst_w">dst_w</dfn>, <dfn class="local col4 decl" id="674dst_h" title='dst_h' data-type='u32' data-ref="674dst_h" data-ref-filename="674dst_h">dst_h</dfn>;</td></tr>
<tr><th id="4116">4116</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="675pfit_size" title='pfit_size' data-type='u32' data-ref="675pfit_size" data-ref-filename="675pfit_size">pfit_size</dfn> = <a class="local col9 ref" href="#669crtc_state" title='crtc_state' data-ref="669crtc_state" data-ref-filename="669crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::pch_pfit" title='intel_crtc_state::pch_pfit' data-ref="intel_crtc_state::pch_pfit" data-ref-filename="intel_crtc_state..pch_pfit">pch_pfit</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_state::(anonymous)::size" title='intel_crtc_state::(anonymous struct)::size' data-ref="intel_crtc_state::(anonymous)::size" data-ref-filename="intel_crtc_state..(anonymous)..size">size</a>;</td></tr>
<tr><th id="4117">4117</th><td>		<a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a> <dfn class="local col6 decl" id="676fp_w_ratio" title='fp_w_ratio' data-type='uint_fixed_16_16_t' data-ref="676fp_w_ratio" data-ref-filename="676fp_w_ratio">fp_w_ratio</dfn>, <dfn class="local col7 decl" id="677fp_h_ratio" title='fp_h_ratio' data-type='uint_fixed_16_16_t' data-ref="677fp_h_ratio" data-ref-filename="677fp_h_ratio">fp_h_ratio</dfn>;</td></tr>
<tr><th id="4118">4118</th><td>		<a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a> <dfn class="local col8 decl" id="678downscale_h" title='downscale_h' data-type='uint_fixed_16_16_t' data-ref="678downscale_h" data-ref-filename="678downscale_h">downscale_h</dfn>, <dfn class="local col9 decl" id="679downscale_w" title='downscale_w' data-type='uint_fixed_16_16_t' data-ref="679downscale_w" data-ref-filename="679downscale_w">downscale_w</dfn>;</td></tr>
<tr><th id="4119">4119</th><td></td></tr>
<tr><th id="4120">4120</th><td>		<a class="local col1 ref" href="#671src_w" title='src_w' data-ref="671src_w" data-ref-filename="671src_w">src_w</a> = <a class="local col9 ref" href="#669crtc_state" title='crtc_state' data-ref="669crtc_state" data-ref-filename="669crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::pipe_src_w" title='intel_crtc_state::pipe_src_w' data-ref="intel_crtc_state::pipe_src_w" data-ref-filename="intel_crtc_state..pipe_src_w">pipe_src_w</a>;</td></tr>
<tr><th id="4121">4121</th><td>		<a class="local col2 ref" href="#672src_h" title='src_h' data-ref="672src_h" data-ref-filename="672src_h">src_h</a> = <a class="local col9 ref" href="#669crtc_state" title='crtc_state' data-ref="669crtc_state" data-ref-filename="669crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::pipe_src_h" title='intel_crtc_state::pipe_src_h' data-ref="intel_crtc_state::pipe_src_h" data-ref-filename="intel_crtc_state..pipe_src_h">pipe_src_h</a>;</td></tr>
<tr><th id="4122">4122</th><td>		<a class="local col3 ref" href="#673dst_w" title='dst_w' data-ref="673dst_w" data-ref-filename="673dst_w">dst_w</a> = <a class="local col5 ref" href="#675pfit_size" title='pfit_size' data-ref="675pfit_size" data-ref-filename="675pfit_size">pfit_size</a> &gt;&gt; <var>16</var>;</td></tr>
<tr><th id="4123">4123</th><td>		<a class="local col4 ref" href="#674dst_h" title='dst_h' data-ref="674dst_h" data-ref-filename="674dst_h">dst_h</a> = <a class="local col5 ref" href="#675pfit_size" title='pfit_size' data-ref="675pfit_size" data-ref-filename="675pfit_size">pfit_size</a> &amp; <var>0xffff</var>;</td></tr>
<tr><th id="4124">4124</th><td></td></tr>
<tr><th id="4125">4125</th><td>		<b>if</b> (!<a class="local col3 ref" href="#673dst_w" title='dst_w' data-ref="673dst_w" data-ref-filename="673dst_w">dst_w</a> || !<a class="local col4 ref" href="#674dst_h" title='dst_h' data-ref="674dst_h" data-ref-filename="674dst_h">dst_h</a>)</td></tr>
<tr><th id="4126">4126</th><td>			<b>return</b> <a class="local col0 ref" href="#670pipe_downscale" title='pipe_downscale' data-ref="670pipe_downscale" data-ref-filename="670pipe_downscale">pipe_downscale</a>;</td></tr>
<tr><th id="4127">4127</th><td></td></tr>
<tr><th id="4128">4128</th><td>		<a class="local col6 ref" href="#676fp_w_ratio" title='fp_w_ratio' data-ref="676fp_w_ratio" data-ref-filename="676fp_w_ratio">fp_w_ratio</a> = <a class="ref fn" href="i915_fixed.h.html#div_fixed16" title='div_fixed16' data-ref="div_fixed16" data-ref-filename="div_fixed16">div_fixed16</a>(<a class="local col1 ref" href="#671src_w" title='src_w' data-ref="671src_w" data-ref-filename="671src_w">src_w</a>, <a class="local col3 ref" href="#673dst_w" title='dst_w' data-ref="673dst_w" data-ref-filename="673dst_w">dst_w</a>);</td></tr>
<tr><th id="4129">4129</th><td>		<a class="local col7 ref" href="#677fp_h_ratio" title='fp_h_ratio' data-ref="677fp_h_ratio" data-ref-filename="677fp_h_ratio">fp_h_ratio</a> = <a class="ref fn" href="i915_fixed.h.html#div_fixed16" title='div_fixed16' data-ref="div_fixed16" data-ref-filename="div_fixed16">div_fixed16</a>(<a class="local col2 ref" href="#672src_h" title='src_h' data-ref="672src_h" data-ref-filename="672src_h">src_h</a>, <a class="local col4 ref" href="#674dst_h" title='dst_h' data-ref="674dst_h" data-ref-filename="674dst_h">dst_h</a>);</td></tr>
<tr><th id="4130">4130</th><td>		<a class="local col9 ref" href="#679downscale_w" title='downscale_w' data-ref="679downscale_w" data-ref-filename="679downscale_w">downscale_w</a> = <a class="ref fn" href="i915_fixed.h.html#max_fixed16" title='max_fixed16' data-ref="max_fixed16" data-ref-filename="max_fixed16">max_fixed16</a>(<a class="local col6 ref" href="#676fp_w_ratio" title='fp_w_ratio' data-ref="676fp_w_ratio" data-ref-filename="676fp_w_ratio">fp_w_ratio</a>, <a class="ref fn" href="i915_fixed.h.html#u32_to_fixed16" title='u32_to_fixed16' data-ref="u32_to_fixed16" data-ref-filename="u32_to_fixed16">u32_to_fixed16</a>(<var>1</var>));</td></tr>
<tr><th id="4131">4131</th><td>		<a class="local col8 ref" href="#678downscale_h" title='downscale_h' data-ref="678downscale_h" data-ref-filename="678downscale_h">downscale_h</a> = <a class="ref fn" href="i915_fixed.h.html#max_fixed16" title='max_fixed16' data-ref="max_fixed16" data-ref-filename="max_fixed16">max_fixed16</a>(<a class="local col7 ref" href="#677fp_h_ratio" title='fp_h_ratio' data-ref="677fp_h_ratio" data-ref-filename="677fp_h_ratio">fp_h_ratio</a>, <a class="ref fn" href="i915_fixed.h.html#u32_to_fixed16" title='u32_to_fixed16' data-ref="u32_to_fixed16" data-ref-filename="u32_to_fixed16">u32_to_fixed16</a>(<var>1</var>));</td></tr>
<tr><th id="4132">4132</th><td></td></tr>
<tr><th id="4133">4133</th><td>		<a class="local col0 ref" href="#670pipe_downscale" title='pipe_downscale' data-ref="670pipe_downscale" data-ref-filename="670pipe_downscale">pipe_downscale</a> = <a class="ref fn" href="i915_fixed.h.html#mul_fixed16" title='mul_fixed16' data-ref="mul_fixed16" data-ref-filename="mul_fixed16">mul_fixed16</a>(<a class="local col9 ref" href="#679downscale_w" title='downscale_w' data-ref="679downscale_w" data-ref-filename="679downscale_w">downscale_w</a>, <a class="local col8 ref" href="#678downscale_h" title='downscale_h' data-ref="678downscale_h" data-ref-filename="678downscale_h">downscale_h</a>);</td></tr>
<tr><th id="4134">4134</th><td>	}</td></tr>
<tr><th id="4135">4135</th><td></td></tr>
<tr><th id="4136">4136</th><td>	<b>return</b> <a class="local col0 ref" href="#670pipe_downscale" title='pipe_downscale' data-ref="670pipe_downscale" data-ref-filename="670pipe_downscale">pipe_downscale</a>;</td></tr>
<tr><th id="4137">4137</th><td>}</td></tr>
<tr><th id="4138">4138</th><td></td></tr>
<tr><th id="4139">4139</th><td><em>int</em> <dfn class="decl def fn" id="skl_check_pipe_max_pixel_rate" title='skl_check_pipe_max_pixel_rate' data-ref="skl_check_pipe_max_pixel_rate" data-ref-filename="skl_check_pipe_max_pixel_rate">skl_check_pipe_max_pixel_rate</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col0 decl" id="680intel_crtc" title='intel_crtc' data-type='struct intel_crtc *' data-ref="680intel_crtc" data-ref-filename="680intel_crtc">intel_crtc</dfn>,</td></tr>
<tr><th id="4140">4140</th><td>				  <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col1 decl" id="681cstate" title='cstate' data-type='struct intel_crtc_state *' data-ref="681cstate" data-ref-filename="681cstate">cstate</dfn>)</td></tr>
<tr><th id="4141">4141</th><td>{</td></tr>
<tr><th id="4142">4142</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="682dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="682dev_priv" data-ref-filename="682dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col0 ref" href="#680intel_crtc" title='intel_crtc' data-ref="680intel_crtc" data-ref-filename="680intel_crtc">intel_crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="4143">4143</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state" title='drm_crtc_state' data-ref="drm_crtc_state" data-ref-filename="drm_crtc_state">drm_crtc_state</a> *<dfn class="local col3 decl" id="683crtc_state" title='crtc_state' data-type='struct drm_crtc_state *' data-ref="683crtc_state" data-ref-filename="683crtc_state">crtc_state</dfn> = &amp;<a class="local col1 ref" href="#681cstate" title='cstate' data-ref="681cstate" data-ref-filename="681cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>;</td></tr>
<tr><th id="4144">4144</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_state" title='drm_atomic_state' data-ref="drm_atomic_state" data-ref-filename="drm_atomic_state">drm_atomic_state</a> *<dfn class="local col4 decl" id="684state" title='state' data-type='struct drm_atomic_state *' data-ref="684state" data-ref-filename="684state">state</dfn> = <a class="local col3 ref" href="#683crtc_state" title='crtc_state' data-ref="683crtc_state" data-ref-filename="683crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::state" title='drm_crtc_state::state' data-ref="drm_crtc_state::state" data-ref-filename="drm_crtc_state..state">state</a>;</td></tr>
<tr><th id="4145">4145</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_plane.h.html#drm_plane" title='drm_plane' data-ref="drm_plane" data-ref-filename="drm_plane">drm_plane</a> *<dfn class="local col5 decl" id="685plane" title='plane' data-type='struct drm_plane *' data-ref="685plane" data-ref-filename="685plane">plane</dfn>;</td></tr>
<tr><th id="4146">4146</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_plane.h.html#drm_plane_state" title='drm_plane_state' data-ref="drm_plane_state" data-ref-filename="drm_plane_state">drm_plane_state</a> *<dfn class="local col6 decl" id="686pstate" title='pstate' data-type='const struct drm_plane_state *' data-ref="686pstate" data-ref-filename="686pstate">pstate</dfn>;</td></tr>
<tr><th id="4147">4147</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col7 decl" id="687intel_pstate" title='intel_pstate' data-type='struct intel_plane_state *' data-ref="687intel_pstate" data-ref-filename="687intel_pstate">intel_pstate</dfn>;</td></tr>
<tr><th id="4148">4148</th><td>	<em>int</em> <dfn class="local col8 decl" id="688crtc_clock" title='crtc_clock' data-type='int' data-ref="688crtc_clock" data-ref-filename="688crtc_clock">crtc_clock</dfn>, <dfn class="local col9 decl" id="689dotclk" title='dotclk' data-type='int' data-ref="689dotclk" data-ref-filename="689dotclk">dotclk</dfn>;</td></tr>
<tr><th id="4149">4149</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="690pipe_max_pixel_rate" title='pipe_max_pixel_rate' data-type='u32' data-ref="690pipe_max_pixel_rate" data-ref-filename="690pipe_max_pixel_rate">pipe_max_pixel_rate</dfn>;</td></tr>
<tr><th id="4150">4150</th><td>	<a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a> <dfn class="local col1 decl" id="691pipe_downscale" title='pipe_downscale' data-type='uint_fixed_16_16_t' data-ref="691pipe_downscale" data-ref-filename="691pipe_downscale">pipe_downscale</dfn>;</td></tr>
<tr><th id="4151">4151</th><td>	<a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a> <dfn class="local col2 decl" id="692max_downscale" title='max_downscale' data-type='uint_fixed_16_16_t' data-ref="692max_downscale" data-ref-filename="692max_downscale">max_downscale</dfn> = <a class="ref fn" href="i915_fixed.h.html#u32_to_fixed16" title='u32_to_fixed16' data-ref="u32_to_fixed16" data-ref-filename="u32_to_fixed16">u32_to_fixed16</a>(<var>1</var>);</td></tr>
<tr><th id="4152">4152</th><td></td></tr>
<tr><th id="4153">4153</th><td>	<b>if</b> (!<a class="local col1 ref" href="#681cstate" title='cstate' data-ref="681cstate" data-ref-filename="681cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::enable" title='drm_crtc_state::enable' data-ref="drm_crtc_state::enable" data-ref-filename="drm_crtc_state..enable">enable</a>)</td></tr>
<tr><th id="4154">4154</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="4155">4155</th><td></td></tr>
<tr><th id="4156">4156</th><td>	<a class="macro" href="../../../../include/drm/drm_atomic_helper.h.html#194" title="for ((plane) = ({ void *__mptr = (void *)((&amp;((crtc_state)-&gt;state-&gt;dev)-&gt;mode_config.plane_list)-&gt;next); do { extern void __compiletime_assert_4156(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;((crtc_state)-&gt;state-&gt;dev)-&gt;mode_config.plane_list)-&gt;next)), typeof(((typeof(*(plane)) *)0)-&gt;head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;((crtc_state)-&gt;state-&gt;dev)-&gt;mode_config.plane_list)-&gt;next)), typeof(void))))) __compiletime_assert_4156(); } while (0); ((typeof(*(plane)) *)(__mptr - __builtin_offsetof(typeof(*(plane)), head))); }); &amp;(plane)-&gt;head != (&amp;((crtc_state)-&gt;state-&gt;dev)-&gt;mode_config.plane_list); (plane) = ({ void *__mptr = (void *)(((plane))-&gt;head.next); do { extern void __compiletime_assert_4156(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(((plane))-&gt;head.next)), typeof(((typeof(*((plane))) *)0)-&gt;head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(((plane))-&gt;head.next)), typeof(void))))) __compiletime_assert_4156(); } while (0); ((typeof(*((plane))) *)(__mptr - __builtin_offsetof(typeof(*((plane))), head))); })) if (!(((crtc_state)-&gt;plane_mask) &amp; drm_plane_mask(plane))) {} else if (!((pstate = __drm_atomic_get_current_plane_state((crtc_state)-&gt;state, plane)))) {} else" data-ref="_M/drm_atomic_crtc_state_for_each_plane_state">drm_atomic_crtc_state_for_each_plane_state</a>(<a class="local col5 ref" href="#685plane" title='plane' data-ref="685plane" data-ref-filename="685plane">plane</a>, <a class="local col6 ref" href="#686pstate" title='pstate' data-ref="686pstate" data-ref-filename="686pstate">pstate</a>, <a class="local col3 ref" href="#683crtc_state" title='crtc_state' data-ref="683crtc_state" data-ref-filename="683crtc_state">crtc_state</a>) {</td></tr>
<tr><th id="4157">4157</th><td>		<a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a> <dfn class="local col3 decl" id="693plane_downscale" title='plane_downscale' data-type='uint_fixed_16_16_t' data-ref="693plane_downscale" data-ref-filename="693plane_downscale">plane_downscale</dfn>;</td></tr>
<tr><th id="4158">4158</th><td>		<a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a> <dfn class="local col4 decl" id="694fp_9_div_8" title='fp_9_div_8' data-type='uint_fixed_16_16_t' data-ref="694fp_9_div_8" data-ref-filename="694fp_9_div_8">fp_9_div_8</dfn> = <a class="ref fn" href="i915_fixed.h.html#div_fixed16" title='div_fixed16' data-ref="div_fixed16" data-ref-filename="div_fixed16">div_fixed16</a>(<var>9</var>, <var>8</var>);</td></tr>
<tr><th id="4159">4159</th><td>		<em>int</em> <dfn class="local col5 decl" id="695bpp" title='bpp' data-type='int' data-ref="695bpp" data-ref-filename="695bpp">bpp</dfn>;</td></tr>
<tr><th id="4160">4160</th><td></td></tr>
<tr><th id="4161">4161</th><td>		<b>if</b> (!<a class="tu ref fn" href="#intel_wm_plane_visible" title='intel_wm_plane_visible' data-use='c' data-ref="intel_wm_plane_visible" data-ref-filename="intel_wm_plane_visible">intel_wm_plane_visible</a>(<a class="local col1 ref" href="#681cstate" title='cstate' data-ref="681cstate" data-ref-filename="681cstate">cstate</a>,</td></tr>
<tr><th id="4162">4162</th><td>					    <a class="macro" href="intel_drv.h.html#1054" title="({ void *__mptr = (void *)(pstate); do { extern void __compiletime_assert_4162(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(pstate)), typeof(((struct intel_plane_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(pstate)), typeof(void))))) __compiletime_assert_4162(); } while (0); ((struct intel_plane_state *)(__mptr - __builtin_offsetof(struct intel_plane_state, base))); })" data-ref="_M/to_intel_plane_state">to_intel_plane_state</a>(<a class="local col6 ref" href="#686pstate" title='pstate' data-ref="686pstate" data-ref-filename="686pstate">pstate</a>)))</td></tr>
<tr><th id="4163">4163</th><td>			<b>continue</b>;</td></tr>
<tr><th id="4164">4164</th><td></td></tr>
<tr><th id="4165">4165</th><td>		<b>if</b> (<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((!pstate-&gt;fb)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;!pstate-&gt;fb&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (4165), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (407)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(!<a class="local col6 ref" href="#686pstate" title='pstate' data-ref="686pstate" data-ref-filename="686pstate">pstate</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>))</td></tr>
<tr><th id="4166">4166</th><td>			<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="4167">4167</th><td></td></tr>
<tr><th id="4168">4168</th><td>		<a class="local col7 ref" href="#687intel_pstate" title='intel_pstate' data-ref="687intel_pstate" data-ref-filename="687intel_pstate">intel_pstate</a> = <a class="macro" href="intel_drv.h.html#1054" title="({ void *__mptr = (void *)(pstate); do { extern void __compiletime_assert_4168(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(pstate)), typeof(((struct intel_plane_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(pstate)), typeof(void))))) __compiletime_assert_4168(); } while (0); ((struct intel_plane_state *)(__mptr - __builtin_offsetof(struct intel_plane_state, base))); })" data-ref="_M/to_intel_plane_state">to_intel_plane_state</a>(<a class="local col6 ref" href="#686pstate" title='pstate' data-ref="686pstate" data-ref-filename="686pstate">pstate</a>);</td></tr>
<tr><th id="4169">4169</th><td>		<a class="local col3 ref" href="#693plane_downscale" title='plane_downscale' data-ref="693plane_downscale" data-ref-filename="693plane_downscale">plane_downscale</a> = <a class="tu ref fn" href="#skl_plane_downscale_amount" title='skl_plane_downscale_amount' data-use='c' data-ref="skl_plane_downscale_amount" data-ref-filename="skl_plane_downscale_amount">skl_plane_downscale_amount</a>(<a class="local col1 ref" href="#681cstate" title='cstate' data-ref="681cstate" data-ref-filename="681cstate">cstate</a>,</td></tr>
<tr><th id="4170">4170</th><td>							     <a class="local col7 ref" href="#687intel_pstate" title='intel_pstate' data-ref="687intel_pstate" data-ref-filename="687intel_pstate">intel_pstate</a>);</td></tr>
<tr><th id="4171">4171</th><td>		<a class="local col5 ref" href="#695bpp" title='bpp' data-ref="695bpp" data-ref-filename="695bpp">bpp</a> = <a class="local col6 ref" href="#686pstate" title='pstate' data-ref="686pstate" data-ref-filename="686pstate">pstate</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::(anonymous)::cpp" title='drm_format_info::(anonymous union)::cpp' data-ref="drm_format_info::(anonymous)::cpp" data-ref-filename="drm_format_info..(anonymous)..cpp">cpp</a>[<var>0</var>] * <var>8</var>;</td></tr>
<tr><th id="4172">4172</th><td>		<b>if</b> (<a class="local col5 ref" href="#695bpp" title='bpp' data-ref="695bpp" data-ref-filename="695bpp">bpp</a> == <var>64</var>)</td></tr>
<tr><th id="4173">4173</th><td>			<a class="local col3 ref" href="#693plane_downscale" title='plane_downscale' data-ref="693plane_downscale" data-ref-filename="693plane_downscale">plane_downscale</a> = <a class="ref fn" href="i915_fixed.h.html#mul_fixed16" title='mul_fixed16' data-ref="mul_fixed16" data-ref-filename="mul_fixed16">mul_fixed16</a>(<a class="local col3 ref" href="#693plane_downscale" title='plane_downscale' data-ref="693plane_downscale" data-ref-filename="693plane_downscale">plane_downscale</a>,</td></tr>
<tr><th id="4174">4174</th><td>						      <a class="local col4 ref" href="#694fp_9_div_8" title='fp_9_div_8' data-ref="694fp_9_div_8" data-ref-filename="694fp_9_div_8">fp_9_div_8</a>);</td></tr>
<tr><th id="4175">4175</th><td></td></tr>
<tr><th id="4176">4176</th><td>		<a class="local col2 ref" href="#692max_downscale" title='max_downscale' data-ref="692max_downscale" data-ref-filename="692max_downscale">max_downscale</a> = <a class="ref fn" href="i915_fixed.h.html#max_fixed16" title='max_fixed16' data-ref="max_fixed16" data-ref-filename="max_fixed16">max_fixed16</a>(<a class="local col3 ref" href="#693plane_downscale" title='plane_downscale' data-ref="693plane_downscale" data-ref-filename="693plane_downscale">plane_downscale</a>, <a class="local col2 ref" href="#692max_downscale" title='max_downscale' data-ref="692max_downscale" data-ref-filename="692max_downscale">max_downscale</a>);</td></tr>
<tr><th id="4177">4177</th><td>	}</td></tr>
<tr><th id="4178">4178</th><td>	<a class="local col1 ref" href="#691pipe_downscale" title='pipe_downscale' data-ref="691pipe_downscale" data-ref-filename="691pipe_downscale">pipe_downscale</a> = <a class="tu ref fn" href="#skl_pipe_downscale_amount" title='skl_pipe_downscale_amount' data-use='c' data-ref="skl_pipe_downscale_amount" data-ref-filename="skl_pipe_downscale_amount">skl_pipe_downscale_amount</a>(<a class="local col1 ref" href="#681cstate" title='cstate' data-ref="681cstate" data-ref-filename="681cstate">cstate</a>);</td></tr>
<tr><th id="4179">4179</th><td></td></tr>
<tr><th id="4180">4180</th><td>	<a class="local col1 ref" href="#691pipe_downscale" title='pipe_downscale' data-ref="691pipe_downscale" data-ref-filename="691pipe_downscale">pipe_downscale</a> = <a class="ref fn" href="i915_fixed.h.html#mul_fixed16" title='mul_fixed16' data-ref="mul_fixed16" data-ref-filename="mul_fixed16">mul_fixed16</a>(<a class="local col1 ref" href="#691pipe_downscale" title='pipe_downscale' data-ref="691pipe_downscale" data-ref-filename="691pipe_downscale">pipe_downscale</a>, <a class="local col2 ref" href="#692max_downscale" title='max_downscale' data-ref="692max_downscale" data-ref-filename="692max_downscale">max_downscale</a>);</td></tr>
<tr><th id="4181">4181</th><td></td></tr>
<tr><th id="4182">4182</th><td>	<a class="local col8 ref" href="#688crtc_clock" title='crtc_clock' data-ref="688crtc_clock" data-ref-filename="688crtc_clock">crtc_clock</a> = <a class="local col3 ref" href="#683crtc_state" title='crtc_state' data-ref="683crtc_state" data-ref-filename="683crtc_state">crtc_state</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>.<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_clock" title='drm_display_mode::crtc_clock' data-ref="drm_display_mode::crtc_clock" data-ref-filename="drm_display_mode..crtc_clock">crtc_clock</a>;</td></tr>
<tr><th id="4183">4183</th><td>	<a class="local col9 ref" href="#689dotclk" title='dotclk' data-ref="689dotclk" data-ref-filename="689dotclk">dotclk</a> = <a class="macro" href="intel_drv.h.html#1047" title="({ void *__mptr = (void *)(state); do { extern void __compiletime_assert_4183(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(state)), typeof(((struct intel_atomic_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(state)), typeof(void))))) __compiletime_assert_4183(); } while (0); ((struct intel_atomic_state *)(__mptr - __builtin_offsetof(struct intel_atomic_state, base))); })" data-ref="_M/to_intel_atomic_state">to_intel_atomic_state</a>(<a class="local col4 ref" href="#684state" title='state' data-ref="684state" data-ref-filename="684state">state</a>)-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::cdclk" title='intel_atomic_state::cdclk' data-ref="intel_atomic_state::cdclk" data-ref-filename="intel_atomic_state..cdclk">cdclk</a>.<a class="ref field" href="intel_drv.h.html#intel_atomic_state::(anonymous)::logical" title='intel_atomic_state::(anonymous struct)::logical' data-ref="intel_atomic_state::(anonymous)::logical" data-ref-filename="intel_atomic_state..(anonymous)..logical">logical</a>.<a class="ref field" href="i915_drv.h.html#intel_cdclk_state::cdclk" title='intel_cdclk_state::cdclk' data-ref="intel_cdclk_state::cdclk" data-ref-filename="intel_cdclk_state..cdclk">cdclk</a>;</td></tr>
<tr><th id="4184">4184</th><td></td></tr>
<tr><th id="4185">4185</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2125" title="IS_PLATFORM(dev_priv, INTEL_GEMINILAKE)" data-ref="_M/IS_GEMINILAKE">IS_GEMINILAKE</a>(<a class="local col2 ref" href="#682dev_priv" title='dev_priv' data-ref="682dev_priv" data-ref-filename="682dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col2 ref" href="#682dev_priv" title='dev_priv' data-ref="682dev_priv" data-ref-filename="682dev_priv">dev_priv</a>) &gt;= <var>10</var>)</td></tr>
<tr><th id="4186">4186</th><td>		<a class="local col9 ref" href="#689dotclk" title='dotclk' data-ref="689dotclk" data-ref-filename="689dotclk">dotclk</a> *= <var>2</var>;</td></tr>
<tr><th id="4187">4187</th><td></td></tr>
<tr><th id="4188">4188</th><td>	<a class="local col0 ref" href="#690pipe_max_pixel_rate" title='pipe_max_pixel_rate' data-ref="690pipe_max_pixel_rate" data-ref-filename="690pipe_max_pixel_rate">pipe_max_pixel_rate</a> = <a class="ref fn" href="i915_fixed.h.html#div_round_up_u32_fixed16" title='div_round_up_u32_fixed16' data-ref="div_round_up_u32_fixed16" data-ref-filename="div_round_up_u32_fixed16">div_round_up_u32_fixed16</a>(<a class="local col9 ref" href="#689dotclk" title='dotclk' data-ref="689dotclk" data-ref-filename="689dotclk">dotclk</a>, <a class="local col1 ref" href="#691pipe_downscale" title='pipe_downscale' data-ref="691pipe_downscale" data-ref-filename="691pipe_downscale">pipe_downscale</a>);</td></tr>
<tr><th id="4189">4189</th><td></td></tr>
<tr><th id="4190">4190</th><td>	<b>if</b> (<a class="local col0 ref" href="#690pipe_max_pixel_rate" title='pipe_max_pixel_rate' data-ref="690pipe_max_pixel_rate" data-ref-filename="690pipe_max_pixel_rate">pipe_max_pixel_rate</a> &lt; <a class="local col8 ref" href="#688crtc_clock" title='crtc_clock' data-ref="688crtc_clock" data-ref-filename="688crtc_clock">crtc_clock</a>) {</td></tr>
<tr><th id="4191">4191</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Max supported pixel clock with scaling exceeded\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Max supported pixel clock with scaling exceeded\n"</q>);</td></tr>
<tr><th id="4192">4192</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="4193">4193</th><td>	}</td></tr>
<tr><th id="4194">4194</th><td></td></tr>
<tr><th id="4195">4195</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="4196">4196</th><td>}</td></tr>
<tr><th id="4197">4197</th><td></td></tr>
<tr><th id="4198">4198</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a></td></tr>
<tr><th id="4199">4199</th><td><dfn class="tu decl def fn" id="skl_plane_relative_data_rate" title='skl_plane_relative_data_rate' data-type='u64 skl_plane_relative_data_rate(const struct intel_crtc_state * cstate, const struct intel_plane_state * intel_pstate, const int plane)' data-ref="skl_plane_relative_data_rate" data-ref-filename="skl_plane_relative_data_rate">skl_plane_relative_data_rate</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col6 decl" id="696cstate" title='cstate' data-type='const struct intel_crtc_state *' data-ref="696cstate" data-ref-filename="696cstate">cstate</dfn>,</td></tr>
<tr><th id="4200">4200</th><td>			     <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col7 decl" id="697intel_pstate" title='intel_pstate' data-type='const struct intel_plane_state *' data-ref="697intel_pstate" data-ref-filename="697intel_pstate">intel_pstate</dfn>,</td></tr>
<tr><th id="4201">4201</th><td>			     <em>const</em> <em>int</em> <dfn class="local col8 decl" id="698plane" title='plane' data-type='const int' data-ref="698plane" data-ref-filename="698plane">plane</dfn>)</td></tr>
<tr><th id="4202">4202</th><td>{</td></tr>
<tr><th id="4203">4203</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col9 decl" id="699intel_plane" title='intel_plane' data-type='struct intel_plane *' data-ref="699intel_plane" data-ref-filename="699intel_plane">intel_plane</dfn> =</td></tr>
<tr><th id="4204">4204</th><td>		<a class="macro" href="intel_drv.h.html#1053" title="({ void *__mptr = (void *)(intel_pstate-&gt;base.plane); do { extern void __compiletime_assert_4204(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(intel_pstate-&gt;base.plane)), typeof(((struct intel_plane *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(intel_pstate-&gt;base.plane)), typeof(void))))) __compiletime_assert_4204(); } while (0); ((struct intel_plane *)(__mptr - __builtin_offsetof(struct intel_plane, base))); })" data-ref="_M/to_intel_plane">to_intel_plane</a>(<a class="local col7 ref" href="#697intel_pstate" title='intel_pstate' data-ref="697intel_pstate" data-ref-filename="697intel_pstate">intel_pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::plane" title='drm_plane_state::plane' data-ref="drm_plane_state::plane" data-ref-filename="drm_plane_state..plane">plane</a>);</td></tr>
<tr><th id="4205">4205</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="700data_rate" title='data_rate' data-type='u32' data-ref="700data_rate" data-ref-filename="700data_rate">data_rate</dfn>;</td></tr>
<tr><th id="4206">4206</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="701width" title='width' data-type='u32' data-ref="701width" data-ref-filename="701width">width</dfn> = <var>0</var>, <dfn class="local col2 decl" id="702height" title='height' data-type='u32' data-ref="702height" data-ref-filename="702height">height</dfn> = <var>0</var>;</td></tr>
<tr><th id="4207">4207</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer" title='drm_framebuffer' data-ref="drm_framebuffer" data-ref-filename="drm_framebuffer">drm_framebuffer</a> *<dfn class="local col3 decl" id="703fb" title='fb' data-type='struct drm_framebuffer *' data-ref="703fb" data-ref-filename="703fb">fb</dfn>;</td></tr>
<tr><th id="4208">4208</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="704format" title='format' data-type='u32' data-ref="704format" data-ref-filename="704format">format</dfn>;</td></tr>
<tr><th id="4209">4209</th><td>	<a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a> <dfn class="local col5 decl" id="705down_scale_amount" title='down_scale_amount' data-type='uint_fixed_16_16_t' data-ref="705down_scale_amount" data-ref-filename="705down_scale_amount">down_scale_amount</dfn>;</td></tr>
<tr><th id="4210">4210</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col6 decl" id="706rate" title='rate' data-type='u64' data-ref="706rate" data-ref-filename="706rate">rate</dfn>;</td></tr>
<tr><th id="4211">4211</th><td></td></tr>
<tr><th id="4212">4212</th><td>	<b>if</b> (!<a class="local col7 ref" href="#697intel_pstate" title='intel_pstate' data-ref="697intel_pstate" data-ref-filename="697intel_pstate">intel_pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::visible" title='drm_plane_state::visible' data-ref="drm_plane_state::visible" data-ref-filename="drm_plane_state..visible">visible</a>)</td></tr>
<tr><th id="4213">4213</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="4214">4214</th><td></td></tr>
<tr><th id="4215">4215</th><td>	<a class="local col3 ref" href="#703fb" title='fb' data-ref="703fb" data-ref-filename="703fb">fb</a> = <a class="local col7 ref" href="#697intel_pstate" title='intel_pstate' data-ref="697intel_pstate" data-ref-filename="697intel_pstate">intel_pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>;</td></tr>
<tr><th id="4216">4216</th><td>	<a class="local col4 ref" href="#704format" title='format' data-ref="704format" data-ref-filename="704format">format</a> = <a class="local col3 ref" href="#703fb" title='fb' data-ref="703fb" data-ref-filename="703fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::format" title='drm_format_info::format' data-ref="drm_format_info::format" data-ref-filename="drm_format_info..format">format</a>;</td></tr>
<tr><th id="4217">4217</th><td></td></tr>
<tr><th id="4218">4218</th><td>	<b>if</b> (<a class="local col9 ref" href="#699intel_plane" title='intel_plane' data-ref="699intel_plane" data-ref-filename="699intel_plane">intel_plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a> == <a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>)</td></tr>
<tr><th id="4219">4219</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="4220">4220</th><td>	<b>if</b> (<a class="local col8 ref" href="#698plane" title='plane' data-ref="698plane" data-ref-filename="698plane">plane</a> == <var>1</var> &amp;&amp; !<a class="ref fn" href="display/intel_sprite.h.html#is_planar_yuv_format" title='is_planar_yuv_format' data-ref="is_planar_yuv_format" data-ref-filename="is_planar_yuv_format">is_planar_yuv_format</a>(<a class="local col4 ref" href="#704format" title='format' data-ref="704format" data-ref-filename="704format">format</a>))</td></tr>
<tr><th id="4221">4221</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="4222">4222</th><td></td></tr>
<tr><th id="4223">4223</th><td>	<i>/*</i></td></tr>
<tr><th id="4224">4224</th><td><i>	 * Src coordinates are already rotated by 270 degrees for</i></td></tr>
<tr><th id="4225">4225</th><td><i>	 * the 90/270 degree plane rotation cases (to match the</i></td></tr>
<tr><th id="4226">4226</th><td><i>	 * GTT mapping), hence no need to account for rotation here.</i></td></tr>
<tr><th id="4227">4227</th><td><i>	 */</i></td></tr>
<tr><th id="4228">4228</th><td>	<a class="local col1 ref" href="#701width" title='width' data-ref="701width" data-ref-filename="701width">width</a> = <a class="ref fn" href="../../../../include/drm/drm_rect.h.html#drm_rect_width" title='drm_rect_width' data-ref="drm_rect_width" data-ref-filename="drm_rect_width">drm_rect_width</a>(&amp;<a class="local col7 ref" href="#697intel_pstate" title='intel_pstate' data-ref="697intel_pstate" data-ref-filename="697intel_pstate">intel_pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::src" title='drm_plane_state::src' data-ref="drm_plane_state::src" data-ref-filename="drm_plane_state..src">src</a>) &gt;&gt; <var>16</var>;</td></tr>
<tr><th id="4229">4229</th><td>	<a class="local col2 ref" href="#702height" title='height' data-ref="702height" data-ref-filename="702height">height</a> = <a class="ref fn" href="../../../../include/drm/drm_rect.h.html#drm_rect_height" title='drm_rect_height' data-ref="drm_rect_height" data-ref-filename="drm_rect_height">drm_rect_height</a>(&amp;<a class="local col7 ref" href="#697intel_pstate" title='intel_pstate' data-ref="697intel_pstate" data-ref-filename="697intel_pstate">intel_pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::src" title='drm_plane_state::src' data-ref="drm_plane_state::src" data-ref-filename="drm_plane_state..src">src</a>) &gt;&gt; <var>16</var>;</td></tr>
<tr><th id="4230">4230</th><td></td></tr>
<tr><th id="4231">4231</th><td>	<i>/* UV plane does 1/2 pixel sub-sampling */</i></td></tr>
<tr><th id="4232">4232</th><td>	<b>if</b> (<a class="local col8 ref" href="#698plane" title='plane' data-ref="698plane" data-ref-filename="698plane">plane</a> == <var>1</var> &amp;&amp; <a class="ref fn" href="display/intel_sprite.h.html#is_planar_yuv_format" title='is_planar_yuv_format' data-ref="is_planar_yuv_format" data-ref-filename="is_planar_yuv_format">is_planar_yuv_format</a>(<a class="local col4 ref" href="#704format" title='format' data-ref="704format" data-ref-filename="704format">format</a>)) {</td></tr>
<tr><th id="4233">4233</th><td>		<a class="local col1 ref" href="#701width" title='width' data-ref="701width" data-ref-filename="701width">width</a> /= <var>2</var>;</td></tr>
<tr><th id="4234">4234</th><td>		<a class="local col2 ref" href="#702height" title='height' data-ref="702height" data-ref-filename="702height">height</a> /= <var>2</var>;</td></tr>
<tr><th id="4235">4235</th><td>	}</td></tr>
<tr><th id="4236">4236</th><td></td></tr>
<tr><th id="4237">4237</th><td>	<a class="local col0 ref" href="#700data_rate" title='data_rate' data-ref="700data_rate" data-ref-filename="700data_rate">data_rate</a> = <a class="local col1 ref" href="#701width" title='width' data-ref="701width" data-ref-filename="701width">width</a> * <a class="local col2 ref" href="#702height" title='height' data-ref="702height" data-ref-filename="702height">height</a>;</td></tr>
<tr><th id="4238">4238</th><td></td></tr>
<tr><th id="4239">4239</th><td>	<a class="local col5 ref" href="#705down_scale_amount" title='down_scale_amount' data-ref="705down_scale_amount" data-ref-filename="705down_scale_amount">down_scale_amount</a> = <a class="tu ref fn" href="#skl_plane_downscale_amount" title='skl_plane_downscale_amount' data-use='c' data-ref="skl_plane_downscale_amount" data-ref-filename="skl_plane_downscale_amount">skl_plane_downscale_amount</a>(<a class="local col6 ref" href="#696cstate" title='cstate' data-ref="696cstate" data-ref-filename="696cstate">cstate</a>, <a class="local col7 ref" href="#697intel_pstate" title='intel_pstate' data-ref="697intel_pstate" data-ref-filename="697intel_pstate">intel_pstate</a>);</td></tr>
<tr><th id="4240">4240</th><td></td></tr>
<tr><th id="4241">4241</th><td>	<a class="local col6 ref" href="#706rate" title='rate' data-ref="706rate" data-ref-filename="706rate">rate</a> = <a class="ref fn" href="i915_fixed.h.html#mul_round_up_u32_fixed16" title='mul_round_up_u32_fixed16' data-ref="mul_round_up_u32_fixed16" data-ref-filename="mul_round_up_u32_fixed16">mul_round_up_u32_fixed16</a>(<a class="local col0 ref" href="#700data_rate" title='data_rate' data-ref="700data_rate" data-ref-filename="700data_rate">data_rate</a>, <a class="local col5 ref" href="#705down_scale_amount" title='down_scale_amount' data-ref="705down_scale_amount" data-ref-filename="705down_scale_amount">down_scale_amount</a>);</td></tr>
<tr><th id="4242">4242</th><td></td></tr>
<tr><th id="4243">4243</th><td>	<a class="local col6 ref" href="#706rate" title='rate' data-ref="706rate" data-ref-filename="706rate">rate</a> *= <a class="local col3 ref" href="#703fb" title='fb' data-ref="703fb" data-ref-filename="703fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::(anonymous)::cpp" title='drm_format_info::(anonymous union)::cpp' data-ref="drm_format_info::(anonymous)::cpp" data-ref-filename="drm_format_info..(anonymous)..cpp">cpp</a>[<a class="local col8 ref" href="#698plane" title='plane' data-ref="698plane" data-ref-filename="698plane">plane</a>];</td></tr>
<tr><th id="4244">4244</th><td>	<b>return</b> <a class="local col6 ref" href="#706rate" title='rate' data-ref="706rate" data-ref-filename="706rate">rate</a>;</td></tr>
<tr><th id="4245">4245</th><td>}</td></tr>
<tr><th id="4246">4246</th><td></td></tr>
<tr><th id="4247">4247</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a></td></tr>
<tr><th id="4248">4248</th><td><dfn class="tu decl def fn" id="skl_get_total_relative_data_rate" title='skl_get_total_relative_data_rate' data-type='u64 skl_get_total_relative_data_rate(struct intel_crtc_state * intel_cstate, u64 * plane_data_rate, u64 * uv_plane_data_rate)' data-ref="skl_get_total_relative_data_rate" data-ref-filename="skl_get_total_relative_data_rate">skl_get_total_relative_data_rate</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col7 decl" id="707intel_cstate" title='intel_cstate' data-type='struct intel_crtc_state *' data-ref="707intel_cstate" data-ref-filename="707intel_cstate">intel_cstate</dfn>,</td></tr>
<tr><th id="4249">4249</th><td>				 <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> *<dfn class="local col8 decl" id="708plane_data_rate" title='plane_data_rate' data-type='u64 *' data-ref="708plane_data_rate" data-ref-filename="708plane_data_rate">plane_data_rate</dfn>,</td></tr>
<tr><th id="4250">4250</th><td>				 <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> *<dfn class="local col9 decl" id="709uv_plane_data_rate" title='uv_plane_data_rate' data-type='u64 *' data-ref="709uv_plane_data_rate" data-ref-filename="709uv_plane_data_rate">uv_plane_data_rate</dfn>)</td></tr>
<tr><th id="4251">4251</th><td>{</td></tr>
<tr><th id="4252">4252</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state" title='drm_crtc_state' data-ref="drm_crtc_state" data-ref-filename="drm_crtc_state">drm_crtc_state</a> *<dfn class="local col0 decl" id="710cstate" title='cstate' data-type='struct drm_crtc_state *' data-ref="710cstate" data-ref-filename="710cstate">cstate</dfn> = &amp;<a class="local col7 ref" href="#707intel_cstate" title='intel_cstate' data-ref="707intel_cstate" data-ref-filename="707intel_cstate">intel_cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>;</td></tr>
<tr><th id="4253">4253</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_state" title='drm_atomic_state' data-ref="drm_atomic_state" data-ref-filename="drm_atomic_state">drm_atomic_state</a> *<dfn class="local col1 decl" id="711state" title='state' data-type='struct drm_atomic_state *' data-ref="711state" data-ref-filename="711state">state</dfn> = <a class="local col0 ref" href="#710cstate" title='cstate' data-ref="710cstate" data-ref-filename="710cstate">cstate</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::state" title='drm_crtc_state::state' data-ref="drm_crtc_state::state" data-ref-filename="drm_crtc_state..state">state</a>;</td></tr>
<tr><th id="4254">4254</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_plane.h.html#drm_plane" title='drm_plane' data-ref="drm_plane" data-ref-filename="drm_plane">drm_plane</a> *<dfn class="local col2 decl" id="712plane" title='plane' data-type='struct drm_plane *' data-ref="712plane" data-ref-filename="712plane">plane</dfn>;</td></tr>
<tr><th id="4255">4255</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_plane.h.html#drm_plane_state" title='drm_plane_state' data-ref="drm_plane_state" data-ref-filename="drm_plane_state">drm_plane_state</a> *<dfn class="local col3 decl" id="713pstate" title='pstate' data-type='const struct drm_plane_state *' data-ref="713pstate" data-ref-filename="713pstate">pstate</dfn>;</td></tr>
<tr><th id="4256">4256</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col4 decl" id="714total_data_rate" title='total_data_rate' data-type='u64' data-ref="714total_data_rate" data-ref-filename="714total_data_rate">total_data_rate</dfn> = <var>0</var>;</td></tr>
<tr><th id="4257">4257</th><td></td></tr>
<tr><th id="4258">4258</th><td>	<b>if</b> (<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((!state)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;!state&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (4258), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (409)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(!<a class="local col1 ref" href="#711state" title='state' data-ref="711state" data-ref-filename="711state">state</a>))</td></tr>
<tr><th id="4259">4259</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="4260">4260</th><td></td></tr>
<tr><th id="4261">4261</th><td>	<i>/* Calculate and cache data rate for each plane */</i></td></tr>
<tr><th id="4262">4262</th><td>	<a class="macro" href="../../../../include/drm/drm_atomic_helper.h.html#194" title="for ((plane) = ({ void *__mptr = (void *)((&amp;((cstate)-&gt;state-&gt;dev)-&gt;mode_config.plane_list)-&gt;next); do { extern void __compiletime_assert_4262(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;((cstate)-&gt;state-&gt;dev)-&gt;mode_config.plane_list)-&gt;next)), typeof(((typeof(*(plane)) *)0)-&gt;head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;((cstate)-&gt;state-&gt;dev)-&gt;mode_config.plane_list)-&gt;next)), typeof(void))))) __compiletime_assert_4262(); } while (0); ((typeof(*(plane)) *)(__mptr - __builtin_offsetof(typeof(*(plane)), head))); }); &amp;(plane)-&gt;head != (&amp;((cstate)-&gt;state-&gt;dev)-&gt;mode_config.plane_list); (plane) = ({ void *__mptr = (void *)(((plane))-&gt;head.next); do { extern void __compiletime_assert_4262(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(((plane))-&gt;head.next)), typeof(((typeof(*((plane))) *)0)-&gt;head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(((plane))-&gt;head.next)), typeof(void))))) __compiletime_assert_4262(); } while (0); ((typeof(*((plane))) *)(__mptr - __builtin_offsetof(typeof(*((plane))), head))); })) if (!(((cstate)-&gt;plane_mask) &amp; drm_plane_mask(plane))) {} else if (!((pstate = __drm_atomic_get_current_plane_state((cstate)-&gt;state, plane)))) {} else" data-ref="_M/drm_atomic_crtc_state_for_each_plane_state">drm_atomic_crtc_state_for_each_plane_state</a>(<a class="local col2 ref" href="#712plane" title='plane' data-ref="712plane" data-ref-filename="712plane">plane</a>, <a class="local col3 ref" href="#713pstate" title='pstate' data-ref="713pstate" data-ref-filename="713pstate">pstate</a>, <a class="local col0 ref" href="#710cstate" title='cstate' data-ref="710cstate" data-ref-filename="710cstate">cstate</a>) {</td></tr>
<tr><th id="4263">4263</th><td>		<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col5 decl" id="715plane_id" title='plane_id' data-type='enum plane_id' data-ref="715plane_id" data-ref-filename="715plane_id">plane_id</dfn> = <a class="macro" href="intel_drv.h.html#1053" title="({ void *__mptr = (void *)(plane); do { extern void __compiletime_assert_4263(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(plane)), typeof(((struct intel_plane *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(plane)), typeof(void))))) __compiletime_assert_4263(); } while (0); ((struct intel_plane *)(__mptr - __builtin_offsetof(struct intel_plane, base))); })" data-ref="_M/to_intel_plane">to_intel_plane</a>(<a class="local col2 ref" href="#712plane" title='plane' data-ref="712plane" data-ref-filename="712plane">plane</a>)-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>;</td></tr>
<tr><th id="4264">4264</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col6 decl" id="716rate" title='rate' data-type='u64' data-ref="716rate" data-ref-filename="716rate">rate</dfn>;</td></tr>
<tr><th id="4265">4265</th><td>		<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col7 decl" id="717intel_pstate" title='intel_pstate' data-type='const struct intel_plane_state *' data-ref="717intel_pstate" data-ref-filename="717intel_pstate">intel_pstate</dfn> =</td></tr>
<tr><th id="4266">4266</th><td>			<a class="macro" href="intel_drv.h.html#1054" title="({ void *__mptr = (void *)(pstate); do { extern void __compiletime_assert_4266(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(pstate)), typeof(((struct intel_plane_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(pstate)), typeof(void))))) __compiletime_assert_4266(); } while (0); ((struct intel_plane_state *)(__mptr - __builtin_offsetof(struct intel_plane_state, base))); })" data-ref="_M/to_intel_plane_state">to_intel_plane_state</a>(<a class="local col3 ref" href="#713pstate" title='pstate' data-ref="713pstate" data-ref-filename="713pstate">pstate</a>);</td></tr>
<tr><th id="4267">4267</th><td></td></tr>
<tr><th id="4268">4268</th><td>		<i>/* packed/y */</i></td></tr>
<tr><th id="4269">4269</th><td>		<a class="local col6 ref" href="#716rate" title='rate' data-ref="716rate" data-ref-filename="716rate">rate</a> = <a class="tu ref fn" href="#skl_plane_relative_data_rate" title='skl_plane_relative_data_rate' data-use='c' data-ref="skl_plane_relative_data_rate" data-ref-filename="skl_plane_relative_data_rate">skl_plane_relative_data_rate</a>(<a class="local col7 ref" href="#707intel_cstate" title='intel_cstate' data-ref="707intel_cstate" data-ref-filename="707intel_cstate">intel_cstate</a>,</td></tr>
<tr><th id="4270">4270</th><td>						    <a class="local col7 ref" href="#717intel_pstate" title='intel_pstate' data-ref="717intel_pstate" data-ref-filename="717intel_pstate">intel_pstate</a>, <var>0</var>);</td></tr>
<tr><th id="4271">4271</th><td>		<a class="local col8 ref" href="#708plane_data_rate" title='plane_data_rate' data-ref="708plane_data_rate" data-ref-filename="708plane_data_rate">plane_data_rate</a>[<a class="local col5 ref" href="#715plane_id" title='plane_id' data-ref="715plane_id" data-ref-filename="715plane_id">plane_id</a>] = <a class="local col6 ref" href="#716rate" title='rate' data-ref="716rate" data-ref-filename="716rate">rate</a>;</td></tr>
<tr><th id="4272">4272</th><td>		<a class="local col4 ref" href="#714total_data_rate" title='total_data_rate' data-ref="714total_data_rate" data-ref-filename="714total_data_rate">total_data_rate</a> += <a class="local col6 ref" href="#716rate" title='rate' data-ref="716rate" data-ref-filename="716rate">rate</a>;</td></tr>
<tr><th id="4273">4273</th><td></td></tr>
<tr><th id="4274">4274</th><td>		<i>/* uv-plane */</i></td></tr>
<tr><th id="4275">4275</th><td>		<a class="local col6 ref" href="#716rate" title='rate' data-ref="716rate" data-ref-filename="716rate">rate</a> = <a class="tu ref fn" href="#skl_plane_relative_data_rate" title='skl_plane_relative_data_rate' data-use='c' data-ref="skl_plane_relative_data_rate" data-ref-filename="skl_plane_relative_data_rate">skl_plane_relative_data_rate</a>(<a class="local col7 ref" href="#707intel_cstate" title='intel_cstate' data-ref="707intel_cstate" data-ref-filename="707intel_cstate">intel_cstate</a>,</td></tr>
<tr><th id="4276">4276</th><td>						    <a class="local col7 ref" href="#717intel_pstate" title='intel_pstate' data-ref="717intel_pstate" data-ref-filename="717intel_pstate">intel_pstate</a>, <var>1</var>);</td></tr>
<tr><th id="4277">4277</th><td>		<a class="local col9 ref" href="#709uv_plane_data_rate" title='uv_plane_data_rate' data-ref="709uv_plane_data_rate" data-ref-filename="709uv_plane_data_rate">uv_plane_data_rate</a>[<a class="local col5 ref" href="#715plane_id" title='plane_id' data-ref="715plane_id" data-ref-filename="715plane_id">plane_id</a>] = <a class="local col6 ref" href="#716rate" title='rate' data-ref="716rate" data-ref-filename="716rate">rate</a>;</td></tr>
<tr><th id="4278">4278</th><td>		<a class="local col4 ref" href="#714total_data_rate" title='total_data_rate' data-ref="714total_data_rate" data-ref-filename="714total_data_rate">total_data_rate</a> += <a class="local col6 ref" href="#716rate" title='rate' data-ref="716rate" data-ref-filename="716rate">rate</a>;</td></tr>
<tr><th id="4279">4279</th><td>	}</td></tr>
<tr><th id="4280">4280</th><td></td></tr>
<tr><th id="4281">4281</th><td>	<b>return</b> <a class="local col4 ref" href="#714total_data_rate" title='total_data_rate' data-ref="714total_data_rate" data-ref-filename="714total_data_rate">total_data_rate</a>;</td></tr>
<tr><th id="4282">4282</th><td>}</td></tr>
<tr><th id="4283">4283</th><td></td></tr>
<tr><th id="4284">4284</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a></td></tr>
<tr><th id="4285">4285</th><td><dfn class="tu decl def fn" id="icl_get_total_relative_data_rate" title='icl_get_total_relative_data_rate' data-type='u64 icl_get_total_relative_data_rate(struct intel_crtc_state * intel_cstate, u64 * plane_data_rate)' data-ref="icl_get_total_relative_data_rate" data-ref-filename="icl_get_total_relative_data_rate">icl_get_total_relative_data_rate</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col8 decl" id="718intel_cstate" title='intel_cstate' data-type='struct intel_crtc_state *' data-ref="718intel_cstate" data-ref-filename="718intel_cstate">intel_cstate</dfn>,</td></tr>
<tr><th id="4286">4286</th><td>				 <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> *<dfn class="local col9 decl" id="719plane_data_rate" title='plane_data_rate' data-type='u64 *' data-ref="719plane_data_rate" data-ref-filename="719plane_data_rate">plane_data_rate</dfn>)</td></tr>
<tr><th id="4287">4287</th><td>{</td></tr>
<tr><th id="4288">4288</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state" title='drm_crtc_state' data-ref="drm_crtc_state" data-ref-filename="drm_crtc_state">drm_crtc_state</a> *<dfn class="local col0 decl" id="720cstate" title='cstate' data-type='struct drm_crtc_state *' data-ref="720cstate" data-ref-filename="720cstate">cstate</dfn> = &amp;<a class="local col8 ref" href="#718intel_cstate" title='intel_cstate' data-ref="718intel_cstate" data-ref-filename="718intel_cstate">intel_cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>;</td></tr>
<tr><th id="4289">4289</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_state" title='drm_atomic_state' data-ref="drm_atomic_state" data-ref-filename="drm_atomic_state">drm_atomic_state</a> *<dfn class="local col1 decl" id="721state" title='state' data-type='struct drm_atomic_state *' data-ref="721state" data-ref-filename="721state">state</dfn> = <a class="local col0 ref" href="#720cstate" title='cstate' data-ref="720cstate" data-ref-filename="720cstate">cstate</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::state" title='drm_crtc_state::state' data-ref="drm_crtc_state::state" data-ref-filename="drm_crtc_state..state">state</a>;</td></tr>
<tr><th id="4290">4290</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_plane.h.html#drm_plane" title='drm_plane' data-ref="drm_plane" data-ref-filename="drm_plane">drm_plane</a> *<dfn class="local col2 decl" id="722plane" title='plane' data-type='struct drm_plane *' data-ref="722plane" data-ref-filename="722plane">plane</dfn>;</td></tr>
<tr><th id="4291">4291</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_plane.h.html#drm_plane_state" title='drm_plane_state' data-ref="drm_plane_state" data-ref-filename="drm_plane_state">drm_plane_state</a> *<dfn class="local col3 decl" id="723pstate" title='pstate' data-type='const struct drm_plane_state *' data-ref="723pstate" data-ref-filename="723pstate">pstate</dfn>;</td></tr>
<tr><th id="4292">4292</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col4 decl" id="724total_data_rate" title='total_data_rate' data-type='u64' data-ref="724total_data_rate" data-ref-filename="724total_data_rate">total_data_rate</dfn> = <var>0</var>;</td></tr>
<tr><th id="4293">4293</th><td></td></tr>
<tr><th id="4294">4294</th><td>	<b>if</b> (<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((!state)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;!state&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (4294), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (411)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(!<a class="local col1 ref" href="#721state" title='state' data-ref="721state" data-ref-filename="721state">state</a>))</td></tr>
<tr><th id="4295">4295</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="4296">4296</th><td></td></tr>
<tr><th id="4297">4297</th><td>	<i>/* Calculate and cache data rate for each plane */</i></td></tr>
<tr><th id="4298">4298</th><td>	<a class="macro" href="../../../../include/drm/drm_atomic_helper.h.html#194" title="for ((plane) = ({ void *__mptr = (void *)((&amp;((cstate)-&gt;state-&gt;dev)-&gt;mode_config.plane_list)-&gt;next); do { extern void __compiletime_assert_4298(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;((cstate)-&gt;state-&gt;dev)-&gt;mode_config.plane_list)-&gt;next)), typeof(((typeof(*(plane)) *)0)-&gt;head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;((cstate)-&gt;state-&gt;dev)-&gt;mode_config.plane_list)-&gt;next)), typeof(void))))) __compiletime_assert_4298(); } while (0); ((typeof(*(plane)) *)(__mptr - __builtin_offsetof(typeof(*(plane)), head))); }); &amp;(plane)-&gt;head != (&amp;((cstate)-&gt;state-&gt;dev)-&gt;mode_config.plane_list); (plane) = ({ void *__mptr = (void *)(((plane))-&gt;head.next); do { extern void __compiletime_assert_4298(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(((plane))-&gt;head.next)), typeof(((typeof(*((plane))) *)0)-&gt;head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(((plane))-&gt;head.next)), typeof(void))))) __compiletime_assert_4298(); } while (0); ((typeof(*((plane))) *)(__mptr - __builtin_offsetof(typeof(*((plane))), head))); })) if (!(((cstate)-&gt;plane_mask) &amp; drm_plane_mask(plane))) {} else if (!((pstate = __drm_atomic_get_current_plane_state((cstate)-&gt;state, plane)))) {} else" data-ref="_M/drm_atomic_crtc_state_for_each_plane_state">drm_atomic_crtc_state_for_each_plane_state</a>(<a class="local col2 ref" href="#722plane" title='plane' data-ref="722plane" data-ref-filename="722plane">plane</a>, <a class="local col3 ref" href="#723pstate" title='pstate' data-ref="723pstate" data-ref-filename="723pstate">pstate</a>, <a class="local col0 ref" href="#720cstate" title='cstate' data-ref="720cstate" data-ref-filename="720cstate">cstate</a>) {</td></tr>
<tr><th id="4299">4299</th><td>		<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col5 decl" id="725intel_pstate" title='intel_pstate' data-type='const struct intel_plane_state *' data-ref="725intel_pstate" data-ref-filename="725intel_pstate">intel_pstate</dfn> =</td></tr>
<tr><th id="4300">4300</th><td>			<a class="macro" href="intel_drv.h.html#1054" title="({ void *__mptr = (void *)(pstate); do { extern void __compiletime_assert_4300(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(pstate)), typeof(((struct intel_plane_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(pstate)), typeof(void))))) __compiletime_assert_4300(); } while (0); ((struct intel_plane_state *)(__mptr - __builtin_offsetof(struct intel_plane_state, base))); })" data-ref="_M/to_intel_plane_state">to_intel_plane_state</a>(<a class="local col3 ref" href="#723pstate" title='pstate' data-ref="723pstate" data-ref-filename="723pstate">pstate</a>);</td></tr>
<tr><th id="4301">4301</th><td>		<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col6 decl" id="726plane_id" title='plane_id' data-type='enum plane_id' data-ref="726plane_id" data-ref-filename="726plane_id">plane_id</dfn> = <a class="macro" href="intel_drv.h.html#1053" title="({ void *__mptr = (void *)(plane); do { extern void __compiletime_assert_4301(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(plane)), typeof(((struct intel_plane *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(plane)), typeof(void))))) __compiletime_assert_4301(); } while (0); ((struct intel_plane *)(__mptr - __builtin_offsetof(struct intel_plane, base))); })" data-ref="_M/to_intel_plane">to_intel_plane</a>(<a class="local col2 ref" href="#722plane" title='plane' data-ref="722plane" data-ref-filename="722plane">plane</a>)-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>;</td></tr>
<tr><th id="4302">4302</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col7 decl" id="727rate" title='rate' data-type='u64' data-ref="727rate" data-ref-filename="727rate">rate</dfn>;</td></tr>
<tr><th id="4303">4303</th><td></td></tr>
<tr><th id="4304">4304</th><td>		<b>if</b> (!<a class="local col5 ref" href="#725intel_pstate" title='intel_pstate' data-ref="725intel_pstate" data-ref-filename="725intel_pstate">intel_pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::linked_plane" title='intel_plane_state::linked_plane' data-ref="intel_plane_state::linked_plane" data-ref-filename="intel_plane_state..linked_plane">linked_plane</a>) {</td></tr>
<tr><th id="4305">4305</th><td>			<a class="local col7 ref" href="#727rate" title='rate' data-ref="727rate" data-ref-filename="727rate">rate</a> = <a class="tu ref fn" href="#skl_plane_relative_data_rate" title='skl_plane_relative_data_rate' data-use='c' data-ref="skl_plane_relative_data_rate" data-ref-filename="skl_plane_relative_data_rate">skl_plane_relative_data_rate</a>(<a class="local col8 ref" href="#718intel_cstate" title='intel_cstate' data-ref="718intel_cstate" data-ref-filename="718intel_cstate">intel_cstate</a>,</td></tr>
<tr><th id="4306">4306</th><td>							    <a class="local col5 ref" href="#725intel_pstate" title='intel_pstate' data-ref="725intel_pstate" data-ref-filename="725intel_pstate">intel_pstate</a>, <var>0</var>);</td></tr>
<tr><th id="4307">4307</th><td>			<a class="local col9 ref" href="#719plane_data_rate" title='plane_data_rate' data-ref="719plane_data_rate" data-ref-filename="719plane_data_rate">plane_data_rate</a>[<a class="local col6 ref" href="#726plane_id" title='plane_id' data-ref="726plane_id" data-ref-filename="726plane_id">plane_id</a>] = <a class="local col7 ref" href="#727rate" title='rate' data-ref="727rate" data-ref-filename="727rate">rate</a>;</td></tr>
<tr><th id="4308">4308</th><td>			<a class="local col4 ref" href="#724total_data_rate" title='total_data_rate' data-ref="724total_data_rate" data-ref-filename="724total_data_rate">total_data_rate</a> += <a class="local col7 ref" href="#727rate" title='rate' data-ref="727rate" data-ref-filename="727rate">rate</a>;</td></tr>
<tr><th id="4309">4309</th><td>		} <b>else</b> {</td></tr>
<tr><th id="4310">4310</th><td>			<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col8 decl" id="728y_plane_id" title='y_plane_id' data-type='enum plane_id' data-ref="728y_plane_id" data-ref-filename="728y_plane_id">y_plane_id</dfn>;</td></tr>
<tr><th id="4311">4311</th><td></td></tr>
<tr><th id="4312">4312</th><td>			<i>/*</i></td></tr>
<tr><th id="4313">4313</th><td><i>			 * The slave plane might not iterate in</i></td></tr>
<tr><th id="4314">4314</th><td><i>			 * drm_atomic_crtc_state_for_each_plane_state(),</i></td></tr>
<tr><th id="4315">4315</th><td><i>			 * and needs the master plane state which may be</i></td></tr>
<tr><th id="4316">4316</th><td><i>			 * NULL if we try get_new_plane_state(), so we</i></td></tr>
<tr><th id="4317">4317</th><td><i>			 * always calculate from the master.</i></td></tr>
<tr><th id="4318">4318</th><td><i>			 */</i></td></tr>
<tr><th id="4319">4319</th><td>			<b>if</b> (<a class="local col5 ref" href="#725intel_pstate" title='intel_pstate' data-ref="725intel_pstate" data-ref-filename="725intel_pstate">intel_pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::slave" title='intel_plane_state::slave' data-ref="intel_plane_state::slave" data-ref-filename="intel_plane_state..slave">slave</a>)</td></tr>
<tr><th id="4320">4320</th><td>				<b>continue</b>;</td></tr>
<tr><th id="4321">4321</th><td></td></tr>
<tr><th id="4322">4322</th><td>			<i>/* Y plane rate is calculated on the slave */</i></td></tr>
<tr><th id="4323">4323</th><td>			<a class="local col7 ref" href="#727rate" title='rate' data-ref="727rate" data-ref-filename="727rate">rate</a> = <a class="tu ref fn" href="#skl_plane_relative_data_rate" title='skl_plane_relative_data_rate' data-use='c' data-ref="skl_plane_relative_data_rate" data-ref-filename="skl_plane_relative_data_rate">skl_plane_relative_data_rate</a>(<a class="local col8 ref" href="#718intel_cstate" title='intel_cstate' data-ref="718intel_cstate" data-ref-filename="718intel_cstate">intel_cstate</a>,</td></tr>
<tr><th id="4324">4324</th><td>							    <a class="local col5 ref" href="#725intel_pstate" title='intel_pstate' data-ref="725intel_pstate" data-ref-filename="725intel_pstate">intel_pstate</a>, <var>0</var>);</td></tr>
<tr><th id="4325">4325</th><td>			<a class="local col8 ref" href="#728y_plane_id" title='y_plane_id' data-ref="728y_plane_id" data-ref-filename="728y_plane_id">y_plane_id</a> = <a class="local col5 ref" href="#725intel_pstate" title='intel_pstate' data-ref="725intel_pstate" data-ref-filename="725intel_pstate">intel_pstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::linked_plane" title='intel_plane_state::linked_plane' data-ref="intel_plane_state::linked_plane" data-ref-filename="intel_plane_state..linked_plane">linked_plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>;</td></tr>
<tr><th id="4326">4326</th><td>			<a class="local col9 ref" href="#719plane_data_rate" title='plane_data_rate' data-ref="719plane_data_rate" data-ref-filename="719plane_data_rate">plane_data_rate</a>[<a class="local col8 ref" href="#728y_plane_id" title='y_plane_id' data-ref="728y_plane_id" data-ref-filename="728y_plane_id">y_plane_id</a>] = <a class="local col7 ref" href="#727rate" title='rate' data-ref="727rate" data-ref-filename="727rate">rate</a>;</td></tr>
<tr><th id="4327">4327</th><td>			<a class="local col4 ref" href="#724total_data_rate" title='total_data_rate' data-ref="724total_data_rate" data-ref-filename="724total_data_rate">total_data_rate</a> += <a class="local col7 ref" href="#727rate" title='rate' data-ref="727rate" data-ref-filename="727rate">rate</a>;</td></tr>
<tr><th id="4328">4328</th><td></td></tr>
<tr><th id="4329">4329</th><td>			<a class="local col7 ref" href="#727rate" title='rate' data-ref="727rate" data-ref-filename="727rate">rate</a> = <a class="tu ref fn" href="#skl_plane_relative_data_rate" title='skl_plane_relative_data_rate' data-use='c' data-ref="skl_plane_relative_data_rate" data-ref-filename="skl_plane_relative_data_rate">skl_plane_relative_data_rate</a>(<a class="local col8 ref" href="#718intel_cstate" title='intel_cstate' data-ref="718intel_cstate" data-ref-filename="718intel_cstate">intel_cstate</a>,</td></tr>
<tr><th id="4330">4330</th><td>							    <a class="local col5 ref" href="#725intel_pstate" title='intel_pstate' data-ref="725intel_pstate" data-ref-filename="725intel_pstate">intel_pstate</a>, <var>1</var>);</td></tr>
<tr><th id="4331">4331</th><td>			<a class="local col9 ref" href="#719plane_data_rate" title='plane_data_rate' data-ref="719plane_data_rate" data-ref-filename="719plane_data_rate">plane_data_rate</a>[<a class="local col6 ref" href="#726plane_id" title='plane_id' data-ref="726plane_id" data-ref-filename="726plane_id">plane_id</a>] = <a class="local col7 ref" href="#727rate" title='rate' data-ref="727rate" data-ref-filename="727rate">rate</a>;</td></tr>
<tr><th id="4332">4332</th><td>			<a class="local col4 ref" href="#724total_data_rate" title='total_data_rate' data-ref="724total_data_rate" data-ref-filename="724total_data_rate">total_data_rate</a> += <a class="local col7 ref" href="#727rate" title='rate' data-ref="727rate" data-ref-filename="727rate">rate</a>;</td></tr>
<tr><th id="4333">4333</th><td>		}</td></tr>
<tr><th id="4334">4334</th><td>	}</td></tr>
<tr><th id="4335">4335</th><td></td></tr>
<tr><th id="4336">4336</th><td>	<b>return</b> <a class="local col4 ref" href="#724total_data_rate" title='total_data_rate' data-ref="724total_data_rate" data-ref-filename="724total_data_rate">total_data_rate</a>;</td></tr>
<tr><th id="4337">4337</th><td>}</td></tr>
<tr><th id="4338">4338</th><td></td></tr>
<tr><th id="4339">4339</th><td><em>static</em> <em>int</em></td></tr>
<tr><th id="4340">4340</th><td><dfn class="tu decl def fn" id="skl_allocate_pipe_ddb" title='skl_allocate_pipe_ddb' data-type='int skl_allocate_pipe_ddb(struct intel_crtc_state * cstate, struct skl_ddb_allocation * ddb)' data-ref="skl_allocate_pipe_ddb" data-ref-filename="skl_allocate_pipe_ddb">skl_allocate_pipe_ddb</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col9 decl" id="729cstate" title='cstate' data-type='struct intel_crtc_state *' data-ref="729cstate" data-ref-filename="729cstate">cstate</dfn>,</td></tr>
<tr><th id="4341">4341</th><td>		      <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_allocation" title='skl_ddb_allocation' data-ref="skl_ddb_allocation" data-ref-filename="skl_ddb_allocation">skl_ddb_allocation</a> *<dfn class="local col0 decl" id="730ddb" title='ddb' data-type='struct skl_ddb_allocation *' data-ref="730ddb" data-ref-filename="730ddb">ddb</dfn> <i>/* out */</i>)</td></tr>
<tr><th id="4342">4342</th><td>{</td></tr>
<tr><th id="4343">4343</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_state" title='drm_atomic_state' data-ref="drm_atomic_state" data-ref-filename="drm_atomic_state">drm_atomic_state</a> *<dfn class="local col1 decl" id="731state" title='state' data-type='struct drm_atomic_state *' data-ref="731state" data-ref-filename="731state">state</dfn> = <a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::state" title='drm_crtc_state::state' data-ref="drm_crtc_state::state" data-ref-filename="drm_crtc_state..state">state</a>;</td></tr>
<tr><th id="4344">4344</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_crtc.h.html#drm_crtc" title='drm_crtc' data-ref="drm_crtc" data-ref-filename="drm_crtc">drm_crtc</a> *<dfn class="local col2 decl" id="732crtc" title='crtc' data-type='struct drm_crtc *' data-ref="732crtc" data-ref-filename="732crtc">crtc</dfn> = <a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>;</td></tr>
<tr><th id="4345">4345</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="733dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="733dev_priv" data-ref-filename="733dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col2 ref" href="#732crtc" title='crtc' data-ref="732crtc" data-ref-filename="732crtc">crtc</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="4346">4346</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col4 decl" id="734intel_crtc" title='intel_crtc' data-type='struct intel_crtc *' data-ref="734intel_crtc" data-ref-filename="734intel_crtc">intel_crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(crtc); do { extern void __compiletime_assert_4346(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc)), typeof(void))))) __compiletime_assert_4346(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col2 ref" href="#732crtc" title='crtc' data-ref="732crtc" data-ref-filename="732crtc">crtc</a>);</td></tr>
<tr><th id="4347">4347</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_entry" title='skl_ddb_entry' data-ref="skl_ddb_entry" data-ref-filename="skl_ddb_entry">skl_ddb_entry</a> *<dfn class="local col5 decl" id="735alloc" title='alloc' data-type='struct skl_ddb_entry *' data-ref="735alloc" data-ref-filename="735alloc">alloc</dfn> = &amp;<a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::ddb" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::ddb' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::ddb" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..ddb">ddb</a>;</td></tr>
<tr><th id="4348">4348</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col6 decl" id="736alloc_size" title='alloc_size' data-type='u16' data-ref="736alloc_size" data-ref-filename="736alloc_size">alloc_size</dfn>, <dfn class="local col7 decl" id="737start" title='start' data-type='u16' data-ref="737start" data-ref-filename="737start">start</dfn> = <var>0</var>;</td></tr>
<tr><th id="4349">4349</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col8 decl" id="738total" title='total' data-type='u16 [8]' data-ref="738total" data-ref-filename="738total">total</dfn>[<a class="enum" href="display/intel_display.h.html#I915_MAX_PLANES" title='I915_MAX_PLANES' data-ref="I915_MAX_PLANES" data-ref-filename="I915_MAX_PLANES">I915_MAX_PLANES</a>] = {};</td></tr>
<tr><th id="4350">4350</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col9 decl" id="739uv_total" title='uv_total' data-type='u16 [8]' data-ref="739uv_total" data-ref-filename="739uv_total">uv_total</dfn>[<a class="enum" href="display/intel_display.h.html#I915_MAX_PLANES" title='I915_MAX_PLANES' data-ref="I915_MAX_PLANES" data-ref-filename="I915_MAX_PLANES">I915_MAX_PLANES</a>] = {};</td></tr>
<tr><th id="4351">4351</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col0 decl" id="740total_data_rate" title='total_data_rate' data-type='u64' data-ref="740total_data_rate" data-ref-filename="740total_data_rate">total_data_rate</dfn>;</td></tr>
<tr><th id="4352">4352</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col1 decl" id="741plane_id" title='plane_id' data-type='enum plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</dfn>;</td></tr>
<tr><th id="4353">4353</th><td>	<em>int</em> <dfn class="local col2 decl" id="742num_active" title='num_active' data-type='int' data-ref="742num_active" data-ref-filename="742num_active">num_active</dfn>;</td></tr>
<tr><th id="4354">4354</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col3 decl" id="743plane_data_rate" title='plane_data_rate' data-type='u64 [8]' data-ref="743plane_data_rate" data-ref-filename="743plane_data_rate">plane_data_rate</dfn>[<a class="enum" href="display/intel_display.h.html#I915_MAX_PLANES" title='I915_MAX_PLANES' data-ref="I915_MAX_PLANES" data-ref-filename="I915_MAX_PLANES">I915_MAX_PLANES</a>] = {};</td></tr>
<tr><th id="4355">4355</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col4 decl" id="744uv_plane_data_rate" title='uv_plane_data_rate' data-type='u64 [8]' data-ref="744uv_plane_data_rate" data-ref-filename="744uv_plane_data_rate">uv_plane_data_rate</dfn>[<a class="enum" href="display/intel_display.h.html#I915_MAX_PLANES" title='I915_MAX_PLANES' data-ref="I915_MAX_PLANES" data-ref-filename="I915_MAX_PLANES">I915_MAX_PLANES</a>] = {};</td></tr>
<tr><th id="4356">4356</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="745blocks" title='blocks' data-type='u32' data-ref="745blocks" data-ref-filename="745blocks">blocks</dfn>;</td></tr>
<tr><th id="4357">4357</th><td>	<em>int</em> <dfn class="local col6 decl" id="746level" title='level' data-type='int' data-ref="746level" data-ref-filename="746level">level</dfn>;</td></tr>
<tr><th id="4358">4358</th><td></td></tr>
<tr><th id="4359">4359</th><td>	<i>/* Clear the partitioning for disabled planes. */</i></td></tr>
<tr><th id="4360">4360</th><td>	<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memset" title='memset' data-ref="memset" data-ref-filename="memset">memset</a>(<a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::plane_ddb_y' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..plane_ddb_y">plane_ddb_y</a>, <var>0</var>, <b>sizeof</b>(<a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::plane_ddb_y' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..plane_ddb_y">plane_ddb_y</a>));</td></tr>
<tr><th id="4361">4361</th><td>	<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memset" title='memset' data-ref="memset" data-ref-filename="memset">memset</a>(<a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_uv" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::plane_ddb_uv' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_uv" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..plane_ddb_uv">plane_ddb_uv</a>, <var>0</var>, <b>sizeof</b>(<a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_uv" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::plane_ddb_uv' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_uv" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..plane_ddb_uv">plane_ddb_uv</a>));</td></tr>
<tr><th id="4362">4362</th><td></td></tr>
<tr><th id="4363">4363</th><td>	<b>if</b> (<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((!state)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;!state&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (4363), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (413)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(!<a class="local col1 ref" href="#731state" title='state' data-ref="731state" data-ref-filename="731state">state</a>))</td></tr>
<tr><th id="4364">4364</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="4365">4365</th><td></td></tr>
<tr><th id="4366">4366</th><td>	<b>if</b> (!<a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::active" title='drm_crtc_state::active' data-ref="drm_crtc_state::active" data-ref-filename="drm_crtc_state..active">active</a>) {</td></tr>
<tr><th id="4367">4367</th><td>		<a class="local col5 ref" href="#735alloc" title='alloc' data-ref="735alloc" data-ref-filename="735alloc">alloc</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::start" title='skl_ddb_entry::start' data-ref="skl_ddb_entry::start" data-ref-filename="skl_ddb_entry..start">start</a> = <a class="local col5 ref" href="#735alloc" title='alloc' data-ref="735alloc" data-ref-filename="735alloc">alloc</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::end" title='skl_ddb_entry::end' data-ref="skl_ddb_entry::end" data-ref-filename="skl_ddb_entry..end">end</a> = <var>0</var>;</td></tr>
<tr><th id="4368">4368</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="4369">4369</th><td>	}</td></tr>
<tr><th id="4370">4370</th><td></td></tr>
<tr><th id="4371">4371</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col3 ref" href="#733dev_priv" title='dev_priv' data-ref="733dev_priv" data-ref-filename="733dev_priv">dev_priv</a>) &gt;= <var>11</var>)</td></tr>
<tr><th id="4372">4372</th><td>		<a class="local col0 ref" href="#740total_data_rate" title='total_data_rate' data-ref="740total_data_rate" data-ref-filename="740total_data_rate">total_data_rate</a> =</td></tr>
<tr><th id="4373">4373</th><td>			<a class="tu ref fn" href="#icl_get_total_relative_data_rate" title='icl_get_total_relative_data_rate' data-use='c' data-ref="icl_get_total_relative_data_rate" data-ref-filename="icl_get_total_relative_data_rate">icl_get_total_relative_data_rate</a>(<a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>,</td></tr>
<tr><th id="4374">4374</th><td>							 <a class="local col3 ref" href="#743plane_data_rate" title='plane_data_rate' data-ref="743plane_data_rate" data-ref-filename="743plane_data_rate">plane_data_rate</a>);</td></tr>
<tr><th id="4375">4375</th><td>	<b>else</b></td></tr>
<tr><th id="4376">4376</th><td>		<a class="local col0 ref" href="#740total_data_rate" title='total_data_rate' data-ref="740total_data_rate" data-ref-filename="740total_data_rate">total_data_rate</a> =</td></tr>
<tr><th id="4377">4377</th><td>			<a class="tu ref fn" href="#skl_get_total_relative_data_rate" title='skl_get_total_relative_data_rate' data-use='c' data-ref="skl_get_total_relative_data_rate" data-ref-filename="skl_get_total_relative_data_rate">skl_get_total_relative_data_rate</a>(<a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>,</td></tr>
<tr><th id="4378">4378</th><td>							 <a class="local col3 ref" href="#743plane_data_rate" title='plane_data_rate' data-ref="743plane_data_rate" data-ref-filename="743plane_data_rate">plane_data_rate</a>,</td></tr>
<tr><th id="4379">4379</th><td>							 <a class="local col4 ref" href="#744uv_plane_data_rate" title='uv_plane_data_rate' data-ref="744uv_plane_data_rate" data-ref-filename="744uv_plane_data_rate">uv_plane_data_rate</a>);</td></tr>
<tr><th id="4380">4380</th><td></td></tr>
<tr><th id="4381">4381</th><td></td></tr>
<tr><th id="4382">4382</th><td>	<a class="tu ref fn" href="#skl_ddb_get_pipe_allocation_limits" title='skl_ddb_get_pipe_allocation_limits' data-use='c' data-ref="skl_ddb_get_pipe_allocation_limits" data-ref-filename="skl_ddb_get_pipe_allocation_limits">skl_ddb_get_pipe_allocation_limits</a>(<a class="local col3 ref" href="#733dev_priv" title='dev_priv' data-ref="733dev_priv" data-ref-filename="733dev_priv">dev_priv</a>, <a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>, <a class="local col0 ref" href="#740total_data_rate" title='total_data_rate' data-ref="740total_data_rate" data-ref-filename="740total_data_rate">total_data_rate</a>,</td></tr>
<tr><th id="4383">4383</th><td>					   <a class="local col0 ref" href="#730ddb" title='ddb' data-ref="730ddb" data-ref-filename="730ddb">ddb</a>, <a class="local col5 ref" href="#735alloc" title='alloc' data-ref="735alloc" data-ref-filename="735alloc">alloc</a>, &amp;<a class="local col2 ref" href="#742num_active" title='num_active' data-ref="742num_active" data-ref-filename="742num_active">num_active</a>);</td></tr>
<tr><th id="4384">4384</th><td>	<a class="local col6 ref" href="#736alloc_size" title='alloc_size' data-ref="736alloc_size" data-ref-filename="736alloc_size">alloc_size</a> = <a class="ref fn" href="i915_drv.h.html#skl_ddb_entry_size" title='skl_ddb_entry_size' data-ref="skl_ddb_entry_size" data-ref-filename="skl_ddb_entry_size">skl_ddb_entry_size</a>(<a class="local col5 ref" href="#735alloc" title='alloc' data-ref="735alloc" data-ref-filename="735alloc">alloc</a>);</td></tr>
<tr><th id="4385">4385</th><td>	<b>if</b> (<a class="local col6 ref" href="#736alloc_size" title='alloc_size' data-ref="736alloc_size" data-ref-filename="736alloc_size">alloc_size</a> == <var>0</var>)</td></tr>
<tr><th id="4386">4386</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="4387">4387</th><td></td></tr>
<tr><th id="4388">4388</th><td>	<i>/* Allocate fixed number of blocks for cursor. */</i></td></tr>
<tr><th id="4389">4389</th><td>	<a class="local col8 ref" href="#738total" title='total' data-ref="738total" data-ref-filename="738total">total</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>] = <a class="tu ref fn" href="#skl_cursor_allocation" title='skl_cursor_allocation' data-use='c' data-ref="skl_cursor_allocation" data-ref-filename="skl_cursor_allocation">skl_cursor_allocation</a>(<a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>, <a class="local col2 ref" href="#742num_active" title='num_active' data-ref="742num_active" data-ref-filename="742num_active">num_active</a>);</td></tr>
<tr><th id="4390">4390</th><td>	<a class="local col6 ref" href="#736alloc_size" title='alloc_size' data-ref="736alloc_size" data-ref-filename="736alloc_size">alloc_size</a> -= <a class="local col8 ref" href="#738total" title='total' data-ref="738total" data-ref-filename="738total">total</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>];</td></tr>
<tr><th id="4391">4391</th><td>	<a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::plane_ddb_y' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..plane_ddb_y">plane_ddb_y</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>].<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::start" title='skl_ddb_entry::start' data-ref="skl_ddb_entry::start" data-ref-filename="skl_ddb_entry..start">start</a> =</td></tr>
<tr><th id="4392">4392</th><td>		<a class="local col5 ref" href="#735alloc" title='alloc' data-ref="735alloc" data-ref-filename="735alloc">alloc</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::end" title='skl_ddb_entry::end' data-ref="skl_ddb_entry::end" data-ref-filename="skl_ddb_entry..end">end</a> - <a class="local col8 ref" href="#738total" title='total' data-ref="738total" data-ref-filename="738total">total</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>];</td></tr>
<tr><th id="4393">4393</th><td>	<a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::plane_ddb_y' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..plane_ddb_y">plane_ddb_y</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>].<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::end" title='skl_ddb_entry::end' data-ref="skl_ddb_entry::end" data-ref-filename="skl_ddb_entry..end">end</a> = <a class="local col5 ref" href="#735alloc" title='alloc' data-ref="735alloc" data-ref-filename="735alloc">alloc</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::end" title='skl_ddb_entry::end' data-ref="skl_ddb_entry::end" data-ref-filename="skl_ddb_entry..end">end</a>;</td></tr>
<tr><th id="4394">4394</th><td></td></tr>
<tr><th id="4395">4395</th><td>	<b>if</b> (<a class="local col0 ref" href="#740total_data_rate" title='total_data_rate' data-ref="740total_data_rate" data-ref-filename="740total_data_rate">total_data_rate</a> == <var>0</var>)</td></tr>
<tr><th id="4396">4396</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="4397">4397</th><td></td></tr>
<tr><th id="4398">4398</th><td>	<i>/*</i></td></tr>
<tr><th id="4399">4399</th><td><i>	 * Find the highest watermark level for which we can satisfy the block</i></td></tr>
<tr><th id="4400">4400</th><td><i>	 * requirement of active planes.</i></td></tr>
<tr><th id="4401">4401</th><td><i>	 */</i></td></tr>
<tr><th id="4402">4402</th><td>	<b>for</b> (<a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a> = <a class="ref fn" href="#ilk_wm_max_level" title='ilk_wm_max_level' data-ref="ilk_wm_max_level" data-ref-filename="ilk_wm_max_level">ilk_wm_max_level</a>(<a class="local col3 ref" href="#733dev_priv" title='dev_priv' data-ref="733dev_priv" data-ref-filename="733dev_priv">dev_priv</a>); <a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a> &gt;= <var>0</var>; <a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a>--) {</td></tr>
<tr><th id="4403">4403</th><td>		<a class="local col5 ref" href="#745blocks" title='blocks' data-ref="745blocks" data-ref-filename="745blocks">blocks</a> = <var>0</var>;</td></tr>
<tr><th id="4404">4404</th><td>		<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((intel_crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col4 ref" href="#734intel_crtc" title='intel_crtc' data-ref="734intel_crtc" data-ref-filename="734intel_crtc">intel_crtc</a>, <a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>) {</td></tr>
<tr><th id="4405">4405</th><td>			<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#skl_plane_wm" title='skl_plane_wm' data-ref="skl_plane_wm" data-ref-filename="skl_plane_wm">skl_plane_wm</a> *<dfn class="local col7 decl" id="747wm" title='wm' data-type='const struct skl_plane_wm *' data-ref="747wm" data-ref-filename="747wm">wm</dfn> =</td></tr>
<tr><th id="4406">4406</th><td>				&amp;<a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>.<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::planes" title='skl_pipe_wm::planes' data-ref="skl_pipe_wm::planes" data-ref-filename="skl_pipe_wm..planes">planes</a>[<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>];</td></tr>
<tr><th id="4407">4407</th><td></td></tr>
<tr><th id="4408">4408</th><td>			<b>if</b> (<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a> == <a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>) {</td></tr>
<tr><th id="4409">4409</th><td>				<b>if</b> (<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((wm-&gt;wm[level].min_ddb_alloc &gt; total[PLANE_CURSOR])); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;wm-&gt;wm[level].min_ddb_alloc &gt; total[PLANE_CURSOR]&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (4410), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (415)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col7 ref" href="#747wm" title='wm' data-ref="747wm" data-ref-filename="747wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a> &gt;</td></tr>
<tr><th id="4410">4410</th><td>					    <a class="local col8 ref" href="#738total" title='total' data-ref="738total" data-ref-filename="738total">total</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>])) {</td></tr>
<tr><th id="4411">4411</th><td>					<a class="local col5 ref" href="#745blocks" title='blocks' data-ref="745blocks" data-ref-filename="745blocks">blocks</a> = <a class="macro" href="../../../../include/linux/limits.h.html#29" title="((u32)~0U)" data-ref="_M/U32_MAX">U32_MAX</a>;</td></tr>
<tr><th id="4412">4412</th><td>					<b>break</b>;</td></tr>
<tr><th id="4413">4413</th><td>				}</td></tr>
<tr><th id="4414">4414</th><td>				<b>continue</b>;</td></tr>
<tr><th id="4415">4415</th><td>			}</td></tr>
<tr><th id="4416">4416</th><td></td></tr>
<tr><th id="4417">4417</th><td>			<a class="local col5 ref" href="#745blocks" title='blocks' data-ref="745blocks" data-ref-filename="745blocks">blocks</a> += <a class="local col7 ref" href="#747wm" title='wm' data-ref="747wm" data-ref-filename="747wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>;</td></tr>
<tr><th id="4418">4418</th><td>			<a class="local col5 ref" href="#745blocks" title='blocks' data-ref="745blocks" data-ref-filename="745blocks">blocks</a> += <a class="local col7 ref" href="#747wm" title='wm' data-ref="747wm" data-ref-filename="747wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::uv_wm" title='skl_plane_wm::uv_wm' data-ref="skl_plane_wm::uv_wm" data-ref-filename="skl_plane_wm..uv_wm">uv_wm</a>[<a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>;</td></tr>
<tr><th id="4419">4419</th><td>		}</td></tr>
<tr><th id="4420">4420</th><td></td></tr>
<tr><th id="4421">4421</th><td>		<b>if</b> (<a class="local col5 ref" href="#745blocks" title='blocks' data-ref="745blocks" data-ref-filename="745blocks">blocks</a> &lt;= <a class="local col6 ref" href="#736alloc_size" title='alloc_size' data-ref="736alloc_size" data-ref-filename="736alloc_size">alloc_size</a>) {</td></tr>
<tr><th id="4422">4422</th><td>			<a class="local col6 ref" href="#736alloc_size" title='alloc_size' data-ref="736alloc_size" data-ref-filename="736alloc_size">alloc_size</a> -= <a class="local col5 ref" href="#745blocks" title='blocks' data-ref="745blocks" data-ref-filename="745blocks">blocks</a>;</td></tr>
<tr><th id="4423">4423</th><td>			<b>break</b>;</td></tr>
<tr><th id="4424">4424</th><td>		}</td></tr>
<tr><th id="4425">4425</th><td>	}</td></tr>
<tr><th id="4426">4426</th><td></td></tr>
<tr><th id="4427">4427</th><td>	<b>if</b> (<a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="4428">4428</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Requested display configuration exceeds system DDB limitations&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Requested display configuration exceeds system DDB limitations"</q>);</td></tr>
<tr><th id="4429">4429</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;minimum required %d/%d\n&quot;, blocks, alloc_size)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"minimum required %d/%d\n"</q>, <a class="local col5 ref" href="#745blocks" title='blocks' data-ref="745blocks" data-ref-filename="745blocks">blocks</a>,</td></tr>
<tr><th id="4430">4430</th><td>			      <a class="local col6 ref" href="#736alloc_size" title='alloc_size' data-ref="736alloc_size" data-ref-filename="736alloc_size">alloc_size</a>);</td></tr>
<tr><th id="4431">4431</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="4432">4432</th><td>	}</td></tr>
<tr><th id="4433">4433</th><td></td></tr>
<tr><th id="4434">4434</th><td>	<i>/*</i></td></tr>
<tr><th id="4435">4435</th><td><i>	 * Grant each plane the blocks it requires at the highest achievable</i></td></tr>
<tr><th id="4436">4436</th><td><i>	 * watermark level, plus an extra share of the leftover blocks</i></td></tr>
<tr><th id="4437">4437</th><td><i>	 * proportional to its relative data rate.</i></td></tr>
<tr><th id="4438">4438</th><td><i>	 */</i></td></tr>
<tr><th id="4439">4439</th><td>	<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((intel_crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col4 ref" href="#734intel_crtc" title='intel_crtc' data-ref="734intel_crtc" data-ref-filename="734intel_crtc">intel_crtc</a>, <a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>) {</td></tr>
<tr><th id="4440">4440</th><td>		<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#skl_plane_wm" title='skl_plane_wm' data-ref="skl_plane_wm" data-ref-filename="skl_plane_wm">skl_plane_wm</a> *<dfn class="local col8 decl" id="748wm" title='wm' data-type='const struct skl_plane_wm *' data-ref="748wm" data-ref-filename="748wm">wm</dfn> =</td></tr>
<tr><th id="4441">4441</th><td>			&amp;<a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>.<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::planes" title='skl_pipe_wm::planes' data-ref="skl_pipe_wm::planes" data-ref-filename="skl_pipe_wm..planes">planes</a>[<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>];</td></tr>
<tr><th id="4442">4442</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col9 decl" id="749rate" title='rate' data-type='u64' data-ref="749rate" data-ref-filename="749rate">rate</dfn>;</td></tr>
<tr><th id="4443">4443</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col0 decl" id="750extra" title='extra' data-type='u16' data-ref="750extra" data-ref-filename="750extra">extra</dfn>;</td></tr>
<tr><th id="4444">4444</th><td></td></tr>
<tr><th id="4445">4445</th><td>		<b>if</b> (<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a> == <a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>)</td></tr>
<tr><th id="4446">4446</th><td>			<b>continue</b>;</td></tr>
<tr><th id="4447">4447</th><td></td></tr>
<tr><th id="4448">4448</th><td>		<i>/*</i></td></tr>
<tr><th id="4449">4449</th><td><i>		 * We've accounted for all active planes; remaining planes are</i></td></tr>
<tr><th id="4450">4450</th><td><i>		 * all disabled.</i></td></tr>
<tr><th id="4451">4451</th><td><i>		 */</i></td></tr>
<tr><th id="4452">4452</th><td>		<b>if</b> (<a class="local col0 ref" href="#740total_data_rate" title='total_data_rate' data-ref="740total_data_rate" data-ref-filename="740total_data_rate">total_data_rate</a> == <var>0</var>)</td></tr>
<tr><th id="4453">4453</th><td>			<b>break</b>;</td></tr>
<tr><th id="4454">4454</th><td></td></tr>
<tr><th id="4455">4455</th><td>		<a class="local col9 ref" href="#749rate" title='rate' data-ref="749rate" data-ref-filename="749rate">rate</a> = <a class="local col3 ref" href="#743plane_data_rate" title='plane_data_rate' data-ref="743plane_data_rate" data-ref-filename="743plane_data_rate">plane_data_rate</a>[<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>];</td></tr>
<tr><th id="4456">4456</th><td>		<a class="local col0 ref" href="#750extra" title='extra' data-ref="750extra" data-ref-filename="750extra">extra</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#913" title="__builtin_choose_expr(((!!(sizeof((typeof((u16)(alloc_size)) *)1 == (typeof((u16)(({ u64 _tmp = (total_data_rate); div64_u64((alloc_size * rate) + _tmp - 1, _tmp); }))) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((u16)(alloc_size)) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((u16)(({ u64 _tmp = (total_data_rate); div64_u64((alloc_size * rate) + _tmp - 1, _tmp); }))) * 0l)) : (int *)8))))), (((u16)(alloc_size)) &lt; ((u16)(({ u64 _tmp = (total_data_rate); div64_u64((alloc_size * rate) + _tmp - 1, _tmp); }))) ? ((u16)(alloc_size)) : ((u16)(({ u64 _tmp = (total_data_rate); div64_u64((alloc_size * rate) + _tmp - 1, _tmp); })))), ({ typeof((u16)(alloc_size)) __UNIQUE_ID___x417 = ((u16)(alloc_size)); typeof((u16)(({ u64 _tmp = (total_data_rate); div64_u64((alloc_size * rate) + _tmp - 1, _tmp); }))) __UNIQUE_ID___y418 = ((u16)(({ u64 _tmp = (total_data_rate); div64_u64((alloc_size * rate) + _tmp - 1, _tmp); }))); ((__UNIQUE_ID___x417) &lt; (__UNIQUE_ID___y418) ? (__UNIQUE_ID___x417) : (__UNIQUE_ID___y418)); }))" data-ref="_M/min_t">min_t</a>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>, <a class="local col6 ref" href="#736alloc_size" title='alloc_size' data-ref="736alloc_size" data-ref-filename="736alloc_size">alloc_size</a>,</td></tr>
<tr><th id="4457">4457</th><td>			      <a class="macro" href="../../../../include/linux/math64.h.html#284" title="({ u64 _tmp = (total_data_rate); div64_u64((alloc_size * rate) + _tmp - 1, _tmp); })" data-ref="_M/DIV64_U64_ROUND_UP">DIV64_U64_ROUND_UP</a>(<a class="local col6 ref" href="#736alloc_size" title='alloc_size' data-ref="736alloc_size" data-ref-filename="736alloc_size">alloc_size</a> * <a class="local col9 ref" href="#749rate" title='rate' data-ref="749rate" data-ref-filename="749rate">rate</a>,</td></tr>
<tr><th id="4458">4458</th><td>						 <a class="local col0 ref" href="#740total_data_rate" title='total_data_rate' data-ref="740total_data_rate" data-ref-filename="740total_data_rate">total_data_rate</a>));</td></tr>
<tr><th id="4459">4459</th><td>		<a class="local col8 ref" href="#738total" title='total' data-ref="738total" data-ref-filename="738total">total</a>[<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>] = <a class="local col8 ref" href="#748wm" title='wm' data-ref="748wm" data-ref-filename="748wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a> + <a class="local col0 ref" href="#750extra" title='extra' data-ref="750extra" data-ref-filename="750extra">extra</a>;</td></tr>
<tr><th id="4460">4460</th><td>		<a class="local col6 ref" href="#736alloc_size" title='alloc_size' data-ref="736alloc_size" data-ref-filename="736alloc_size">alloc_size</a> -= <a class="local col0 ref" href="#750extra" title='extra' data-ref="750extra" data-ref-filename="750extra">extra</a>;</td></tr>
<tr><th id="4461">4461</th><td>		<a class="local col0 ref" href="#740total_data_rate" title='total_data_rate' data-ref="740total_data_rate" data-ref-filename="740total_data_rate">total_data_rate</a> -= <a class="local col9 ref" href="#749rate" title='rate' data-ref="749rate" data-ref-filename="749rate">rate</a>;</td></tr>
<tr><th id="4462">4462</th><td></td></tr>
<tr><th id="4463">4463</th><td>		<b>if</b> (<a class="local col0 ref" href="#740total_data_rate" title='total_data_rate' data-ref="740total_data_rate" data-ref-filename="740total_data_rate">total_data_rate</a> == <var>0</var>)</td></tr>
<tr><th id="4464">4464</th><td>			<b>break</b>;</td></tr>
<tr><th id="4465">4465</th><td></td></tr>
<tr><th id="4466">4466</th><td>		<a class="local col9 ref" href="#749rate" title='rate' data-ref="749rate" data-ref-filename="749rate">rate</a> = <a class="local col4 ref" href="#744uv_plane_data_rate" title='uv_plane_data_rate' data-ref="744uv_plane_data_rate" data-ref-filename="744uv_plane_data_rate">uv_plane_data_rate</a>[<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>];</td></tr>
<tr><th id="4467">4467</th><td>		<a class="local col0 ref" href="#750extra" title='extra' data-ref="750extra" data-ref-filename="750extra">extra</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#913" title="__builtin_choose_expr(((!!(sizeof((typeof((u16)(alloc_size)) *)1 == (typeof((u16)(({ u64 _tmp = (total_data_rate); div64_u64((alloc_size * rate) + _tmp - 1, _tmp); }))) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((u16)(alloc_size)) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((u16)(({ u64 _tmp = (total_data_rate); div64_u64((alloc_size * rate) + _tmp - 1, _tmp); }))) * 0l)) : (int *)8))))), (((u16)(alloc_size)) &lt; ((u16)(({ u64 _tmp = (total_data_rate); div64_u64((alloc_size * rate) + _tmp - 1, _tmp); }))) ? ((u16)(alloc_size)) : ((u16)(({ u64 _tmp = (total_data_rate); div64_u64((alloc_size * rate) + _tmp - 1, _tmp); })))), ({ typeof((u16)(alloc_size)) __UNIQUE_ID___x421 = ((u16)(alloc_size)); typeof((u16)(({ u64 _tmp = (total_data_rate); div64_u64((alloc_size * rate) + _tmp - 1, _tmp); }))) __UNIQUE_ID___y422 = ((u16)(({ u64 _tmp = (total_data_rate); div64_u64((alloc_size * rate) + _tmp - 1, _tmp); }))); ((__UNIQUE_ID___x421) &lt; (__UNIQUE_ID___y422) ? (__UNIQUE_ID___x421) : (__UNIQUE_ID___y422)); }))" data-ref="_M/min_t">min_t</a>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>, <a class="local col6 ref" href="#736alloc_size" title='alloc_size' data-ref="736alloc_size" data-ref-filename="736alloc_size">alloc_size</a>,</td></tr>
<tr><th id="4468">4468</th><td>			      <a class="macro" href="../../../../include/linux/math64.h.html#284" title="({ u64 _tmp = (total_data_rate); div64_u64((alloc_size * rate) + _tmp - 1, _tmp); })" data-ref="_M/DIV64_U64_ROUND_UP">DIV64_U64_ROUND_UP</a>(<a class="local col6 ref" href="#736alloc_size" title='alloc_size' data-ref="736alloc_size" data-ref-filename="736alloc_size">alloc_size</a> * <a class="local col9 ref" href="#749rate" title='rate' data-ref="749rate" data-ref-filename="749rate">rate</a>,</td></tr>
<tr><th id="4469">4469</th><td>						 <a class="local col0 ref" href="#740total_data_rate" title='total_data_rate' data-ref="740total_data_rate" data-ref-filename="740total_data_rate">total_data_rate</a>));</td></tr>
<tr><th id="4470">4470</th><td>		<a class="local col9 ref" href="#739uv_total" title='uv_total' data-ref="739uv_total" data-ref-filename="739uv_total">uv_total</a>[<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>] = <a class="local col8 ref" href="#748wm" title='wm' data-ref="748wm" data-ref-filename="748wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::uv_wm" title='skl_plane_wm::uv_wm' data-ref="skl_plane_wm::uv_wm" data-ref-filename="skl_plane_wm..uv_wm">uv_wm</a>[<a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a> + <a class="local col0 ref" href="#750extra" title='extra' data-ref="750extra" data-ref-filename="750extra">extra</a>;</td></tr>
<tr><th id="4471">4471</th><td>		<a class="local col6 ref" href="#736alloc_size" title='alloc_size' data-ref="736alloc_size" data-ref-filename="736alloc_size">alloc_size</a> -= <a class="local col0 ref" href="#750extra" title='extra' data-ref="750extra" data-ref-filename="750extra">extra</a>;</td></tr>
<tr><th id="4472">4472</th><td>		<a class="local col0 ref" href="#740total_data_rate" title='total_data_rate' data-ref="740total_data_rate" data-ref-filename="740total_data_rate">total_data_rate</a> -= <a class="local col9 ref" href="#749rate" title='rate' data-ref="749rate" data-ref-filename="749rate">rate</a>;</td></tr>
<tr><th id="4473">4473</th><td>	}</td></tr>
<tr><th id="4474">4474</th><td>	<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((alloc_size != 0 || total_data_rate != 0)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;alloc_size != 0 || total_data_rate != 0&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (4474), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (425)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col6 ref" href="#736alloc_size" title='alloc_size' data-ref="736alloc_size" data-ref-filename="736alloc_size">alloc_size</a> != <var>0</var> || <a class="local col0 ref" href="#740total_data_rate" title='total_data_rate' data-ref="740total_data_rate" data-ref-filename="740total_data_rate">total_data_rate</a> != <var>0</var>);</td></tr>
<tr><th id="4475">4475</th><td></td></tr>
<tr><th id="4476">4476</th><td>	<i>/* Set the actual DDB start/end points for each plane */</i></td></tr>
<tr><th id="4477">4477</th><td>	<a class="local col7 ref" href="#737start" title='start' data-ref="737start" data-ref-filename="737start">start</a> = <a class="local col5 ref" href="#735alloc" title='alloc' data-ref="735alloc" data-ref-filename="735alloc">alloc</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::start" title='skl_ddb_entry::start' data-ref="skl_ddb_entry::start" data-ref-filename="skl_ddb_entry..start">start</a>;</td></tr>
<tr><th id="4478">4478</th><td>	<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((intel_crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col4 ref" href="#734intel_crtc" title='intel_crtc' data-ref="734intel_crtc" data-ref-filename="734intel_crtc">intel_crtc</a>, <a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>) {</td></tr>
<tr><th id="4479">4479</th><td>		<b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_entry" title='skl_ddb_entry' data-ref="skl_ddb_entry" data-ref-filename="skl_ddb_entry">skl_ddb_entry</a> *<dfn class="local col1 decl" id="751plane_alloc" title='plane_alloc' data-type='struct skl_ddb_entry *' data-ref="751plane_alloc" data-ref-filename="751plane_alloc">plane_alloc</dfn> =</td></tr>
<tr><th id="4480">4480</th><td>			&amp;<a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::plane_ddb_y' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..plane_ddb_y">plane_ddb_y</a>[<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>];</td></tr>
<tr><th id="4481">4481</th><td>		<b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_entry" title='skl_ddb_entry' data-ref="skl_ddb_entry" data-ref-filename="skl_ddb_entry">skl_ddb_entry</a> *<dfn class="local col2 decl" id="752uv_plane_alloc" title='uv_plane_alloc' data-type='struct skl_ddb_entry *' data-ref="752uv_plane_alloc" data-ref-filename="752uv_plane_alloc">uv_plane_alloc</dfn> =</td></tr>
<tr><th id="4482">4482</th><td>			&amp;<a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_uv" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::plane_ddb_uv' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_uv" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..plane_ddb_uv">plane_ddb_uv</a>[<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>];</td></tr>
<tr><th id="4483">4483</th><td></td></tr>
<tr><th id="4484">4484</th><td>		<b>if</b> (<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a> == <a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>)</td></tr>
<tr><th id="4485">4485</th><td>			<b>continue</b>;</td></tr>
<tr><th id="4486">4486</th><td></td></tr>
<tr><th id="4487">4487</th><td>		<i>/* Gen11+ uses a separate plane for UV watermarks */</i></td></tr>
<tr><th id="4488">4488</th><td>		<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((((&amp;(dev_priv)-&gt;__info)-&gt;gen) &gt;= 11 &amp;&amp; uv_total[plane_id])); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;((&amp;(dev_priv)-&gt;__info)-&gt;gen) &gt;= 11 &amp;&amp; uv_total[plane_id]&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (4488), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (427)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col3 ref" href="#733dev_priv" title='dev_priv' data-ref="733dev_priv" data-ref-filename="733dev_priv">dev_priv</a>) &gt;= <var>11</var> &amp;&amp; <a class="local col9 ref" href="#739uv_total" title='uv_total' data-ref="739uv_total" data-ref-filename="739uv_total">uv_total</a>[<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>]);</td></tr>
<tr><th id="4489">4489</th><td></td></tr>
<tr><th id="4490">4490</th><td>		<i>/* Leave disabled planes at (0,0) */</i></td></tr>
<tr><th id="4491">4491</th><td>		<b>if</b> (<a class="local col8 ref" href="#738total" title='total' data-ref="738total" data-ref-filename="738total">total</a>[<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>]) {</td></tr>
<tr><th id="4492">4492</th><td>			<a class="local col1 ref" href="#751plane_alloc" title='plane_alloc' data-ref="751plane_alloc" data-ref-filename="751plane_alloc">plane_alloc</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::start" title='skl_ddb_entry::start' data-ref="skl_ddb_entry::start" data-ref-filename="skl_ddb_entry..start">start</a> = <a class="local col7 ref" href="#737start" title='start' data-ref="737start" data-ref-filename="737start">start</a>;</td></tr>
<tr><th id="4493">4493</th><td>			<a class="local col7 ref" href="#737start" title='start' data-ref="737start" data-ref-filename="737start">start</a> += <a class="local col8 ref" href="#738total" title='total' data-ref="738total" data-ref-filename="738total">total</a>[<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>];</td></tr>
<tr><th id="4494">4494</th><td>			<a class="local col1 ref" href="#751plane_alloc" title='plane_alloc' data-ref="751plane_alloc" data-ref-filename="751plane_alloc">plane_alloc</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::end" title='skl_ddb_entry::end' data-ref="skl_ddb_entry::end" data-ref-filename="skl_ddb_entry..end">end</a> = <a class="local col7 ref" href="#737start" title='start' data-ref="737start" data-ref-filename="737start">start</a>;</td></tr>
<tr><th id="4495">4495</th><td>		}</td></tr>
<tr><th id="4496">4496</th><td></td></tr>
<tr><th id="4497">4497</th><td>		<b>if</b> (<a class="local col9 ref" href="#739uv_total" title='uv_total' data-ref="739uv_total" data-ref-filename="739uv_total">uv_total</a>[<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>]) {</td></tr>
<tr><th id="4498">4498</th><td>			<a class="local col2 ref" href="#752uv_plane_alloc" title='uv_plane_alloc' data-ref="752uv_plane_alloc" data-ref-filename="752uv_plane_alloc">uv_plane_alloc</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::start" title='skl_ddb_entry::start' data-ref="skl_ddb_entry::start" data-ref-filename="skl_ddb_entry..start">start</a> = <a class="local col7 ref" href="#737start" title='start' data-ref="737start" data-ref-filename="737start">start</a>;</td></tr>
<tr><th id="4499">4499</th><td>			<a class="local col7 ref" href="#737start" title='start' data-ref="737start" data-ref-filename="737start">start</a> += <a class="local col9 ref" href="#739uv_total" title='uv_total' data-ref="739uv_total" data-ref-filename="739uv_total">uv_total</a>[<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>];</td></tr>
<tr><th id="4500">4500</th><td>			<a class="local col2 ref" href="#752uv_plane_alloc" title='uv_plane_alloc' data-ref="752uv_plane_alloc" data-ref-filename="752uv_plane_alloc">uv_plane_alloc</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::end" title='skl_ddb_entry::end' data-ref="skl_ddb_entry::end" data-ref-filename="skl_ddb_entry..end">end</a> = <a class="local col7 ref" href="#737start" title='start' data-ref="737start" data-ref-filename="737start">start</a>;</td></tr>
<tr><th id="4501">4501</th><td>		}</td></tr>
<tr><th id="4502">4502</th><td>	}</td></tr>
<tr><th id="4503">4503</th><td></td></tr>
<tr><th id="4504">4504</th><td>	<i>/*</i></td></tr>
<tr><th id="4505">4505</th><td><i>	 * When we calculated watermark values we didn't know how high</i></td></tr>
<tr><th id="4506">4506</th><td><i>	 * of a level we'd actually be able to hit, so we just marked</i></td></tr>
<tr><th id="4507">4507</th><td><i>	 * all levels as "enabled."  Go back now and disable the ones</i></td></tr>
<tr><th id="4508">4508</th><td><i>	 * that aren't actually possible.</i></td></tr>
<tr><th id="4509">4509</th><td><i>	 */</i></td></tr>
<tr><th id="4510">4510</th><td>	<b>for</b> (<a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a>++; <a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a> &lt;= <a class="ref fn" href="#ilk_wm_max_level" title='ilk_wm_max_level' data-ref="ilk_wm_max_level" data-ref-filename="ilk_wm_max_level">ilk_wm_max_level</a>(<a class="local col3 ref" href="#733dev_priv" title='dev_priv' data-ref="733dev_priv" data-ref-filename="733dev_priv">dev_priv</a>); <a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a>++) {</td></tr>
<tr><th id="4511">4511</th><td>		<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((intel_crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col4 ref" href="#734intel_crtc" title='intel_crtc' data-ref="734intel_crtc" data-ref-filename="734intel_crtc">intel_crtc</a>, <a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>) {</td></tr>
<tr><th id="4512">4512</th><td>			<b>struct</b> <a class="type" href="intel_drv.h.html#skl_plane_wm" title='skl_plane_wm' data-ref="skl_plane_wm" data-ref-filename="skl_plane_wm">skl_plane_wm</a> *<dfn class="local col3 decl" id="753wm" title='wm' data-type='struct skl_plane_wm *' data-ref="753wm" data-ref-filename="753wm">wm</dfn> =</td></tr>
<tr><th id="4513">4513</th><td>				&amp;<a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>.<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::planes" title='skl_pipe_wm::planes' data-ref="skl_pipe_wm::planes" data-ref-filename="skl_pipe_wm..planes">planes</a>[<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>];</td></tr>
<tr><th id="4514">4514</th><td></td></tr>
<tr><th id="4515">4515</th><td>			<i>/*</i></td></tr>
<tr><th id="4516">4516</th><td><i>			 * We only disable the watermarks for each plane if</i></td></tr>
<tr><th id="4517">4517</th><td><i>			 * they exceed the ddb allocation of said plane. This</i></td></tr>
<tr><th id="4518">4518</th><td><i>			 * is done so that we don't end up touching cursor</i></td></tr>
<tr><th id="4519">4519</th><td><i>			 * watermarks needlessly when some other plane reduces</i></td></tr>
<tr><th id="4520">4520</th><td><i>			 * our max possible watermark level.</i></td></tr>
<tr><th id="4521">4521</th><td><i>			 *</i></td></tr>
<tr><th id="4522">4522</th><td><i>			 * Bspec has this to say about the PLANE_WM enable bit:</i></td></tr>
<tr><th id="4523">4523</th><td><i>			 * "All the watermarks at this level for all enabled</i></td></tr>
<tr><th id="4524">4524</th><td><i>			 *  planes must be enabled before the level will be used."</i></td></tr>
<tr><th id="4525">4525</th><td><i>			 * So this is actually safe to do.</i></td></tr>
<tr><th id="4526">4526</th><td><i>			 */</i></td></tr>
<tr><th id="4527">4527</th><td>			<b>if</b> (<a class="local col3 ref" href="#753wm" title='wm' data-ref="753wm" data-ref-filename="753wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a> &gt; <a class="local col8 ref" href="#738total" title='total' data-ref="738total" data-ref-filename="738total">total</a>[<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>] ||</td></tr>
<tr><th id="4528">4528</th><td>			    <a class="local col3 ref" href="#753wm" title='wm' data-ref="753wm" data-ref-filename="753wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::uv_wm" title='skl_plane_wm::uv_wm' data-ref="skl_plane_wm::uv_wm" data-ref-filename="skl_plane_wm..uv_wm">uv_wm</a>[<a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a> &gt; <a class="local col9 ref" href="#739uv_total" title='uv_total' data-ref="739uv_total" data-ref-filename="739uv_total">uv_total</a>[<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>])</td></tr>
<tr><th id="4529">4529</th><td>				<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memset" title='memset' data-ref="memset" data-ref-filename="memset">memset</a>(&amp;<a class="local col3 ref" href="#753wm" title='wm' data-ref="753wm" data-ref-filename="753wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a>], <var>0</var>, <b>sizeof</b>(<a class="local col3 ref" href="#753wm" title='wm' data-ref="753wm" data-ref-filename="753wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a>]));</td></tr>
<tr><th id="4530">4530</th><td></td></tr>
<tr><th id="4531">4531</th><td>			<i>/*</i></td></tr>
<tr><th id="4532">4532</th><td><i>			 * Wa_1408961008:icl, ehl</i></td></tr>
<tr><th id="4533">4533</th><td><i>			 * Underruns with WM1+ disabled</i></td></tr>
<tr><th id="4534">4534</th><td><i>			 */</i></td></tr>
<tr><th id="4535">4535</th><td>			<b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(11))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (11))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col3 ref" href="#733dev_priv" title='dev_priv' data-ref="733dev_priv" data-ref-filename="733dev_priv">dev_priv</a>, <var>11</var>) &amp;&amp;</td></tr>
<tr><th id="4536">4536</th><td>			    <a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a> == <var>1</var> &amp;&amp; <a class="local col3 ref" href="#753wm" title='wm' data-ref="753wm" data-ref-filename="753wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>) {</td></tr>
<tr><th id="4537">4537</th><td>				<a class="local col3 ref" href="#753wm" title='wm' data-ref="753wm" data-ref-filename="753wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a> = <a class="local col3 ref" href="#753wm" title='wm' data-ref="753wm" data-ref-filename="753wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>;</td></tr>
<tr><th id="4538">4538</th><td>				<a class="local col3 ref" href="#753wm" title='wm' data-ref="753wm" data-ref-filename="753wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a> = <a class="local col3 ref" href="#753wm" title='wm' data-ref="753wm" data-ref-filename="753wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>;</td></tr>
<tr><th id="4539">4539</th><td>				<a class="local col3 ref" href="#753wm" title='wm' data-ref="753wm" data-ref-filename="753wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<a class="local col6 ref" href="#746level" title='level' data-ref="746level" data-ref-filename="746level">level</a>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a> = <a class="local col3 ref" href="#753wm" title='wm' data-ref="753wm" data-ref-filename="753wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>;</td></tr>
<tr><th id="4540">4540</th><td>			}</td></tr>
<tr><th id="4541">4541</th><td>		}</td></tr>
<tr><th id="4542">4542</th><td>	}</td></tr>
<tr><th id="4543">4543</th><td></td></tr>
<tr><th id="4544">4544</th><td>	<i>/*</i></td></tr>
<tr><th id="4545">4545</th><td><i>	 * Go back and disable the transition watermark if it turns out we</i></td></tr>
<tr><th id="4546">4546</th><td><i>	 * don't have enough DDB blocks for it.</i></td></tr>
<tr><th id="4547">4547</th><td><i>	 */</i></td></tr>
<tr><th id="4548">4548</th><td>	<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((intel_crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col4 ref" href="#734intel_crtc" title='intel_crtc' data-ref="734intel_crtc" data-ref-filename="734intel_crtc">intel_crtc</a>, <a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>) {</td></tr>
<tr><th id="4549">4549</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#skl_plane_wm" title='skl_plane_wm' data-ref="skl_plane_wm" data-ref-filename="skl_plane_wm">skl_plane_wm</a> *<dfn class="local col4 decl" id="754wm" title='wm' data-type='struct skl_plane_wm *' data-ref="754wm" data-ref-filename="754wm">wm</dfn> =</td></tr>
<tr><th id="4550">4550</th><td>			&amp;<a class="local col9 ref" href="#729cstate" title='cstate' data-ref="729cstate" data-ref-filename="729cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>.<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::planes" title='skl_pipe_wm::planes' data-ref="skl_pipe_wm::planes" data-ref-filename="skl_pipe_wm..planes">planes</a>[<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>];</td></tr>
<tr><th id="4551">4551</th><td></td></tr>
<tr><th id="4552">4552</th><td>		<b>if</b> (<a class="local col4 ref" href="#754wm" title='wm' data-ref="754wm" data-ref-filename="754wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>.<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a> &gt;= <a class="local col8 ref" href="#738total" title='total' data-ref="738total" data-ref-filename="738total">total</a>[<a class="local col1 ref" href="#741plane_id" title='plane_id' data-ref="741plane_id" data-ref-filename="741plane_id">plane_id</a>])</td></tr>
<tr><th id="4553">4553</th><td>			<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memset" title='memset' data-ref="memset" data-ref-filename="memset">memset</a>(&amp;<a class="local col4 ref" href="#754wm" title='wm' data-ref="754wm" data-ref-filename="754wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>, <var>0</var>, <b>sizeof</b>(<a class="local col4 ref" href="#754wm" title='wm' data-ref="754wm" data-ref-filename="754wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>));</td></tr>
<tr><th id="4554">4554</th><td>	}</td></tr>
<tr><th id="4555">4555</th><td></td></tr>
<tr><th id="4556">4556</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="4557">4557</th><td>}</td></tr>
<tr><th id="4558">4558</th><td></td></tr>
<tr><th id="4559">4559</th><td><i  data-doc="skl_wm_method1">/*</i></td></tr>
<tr><th id="4560">4560</th><td><i  data-doc="skl_wm_method1"> * The max latency should be 257 (max the punit can code is 255 and we add 2us</i></td></tr>
<tr><th id="4561">4561</th><td><i  data-doc="skl_wm_method1"> * for the read latency) and cpp should always be &lt;= 8, so that</i></td></tr>
<tr><th id="4562">4562</th><td><i  data-doc="skl_wm_method1"> * should allow pixel_rate up to ~2 GHz which seems sufficient since max</i></td></tr>
<tr><th id="4563">4563</th><td><i  data-doc="skl_wm_method1"> * 2xcdclk is 1350 MHz and the pixel rate should never exceed that.</i></td></tr>
<tr><th id="4564">4564</th><td><i  data-doc="skl_wm_method1">*/</i></td></tr>
<tr><th id="4565">4565</th><td><em>static</em> <a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a></td></tr>
<tr><th id="4566">4566</th><td><dfn class="tu decl def fn" id="skl_wm_method1" title='skl_wm_method1' data-type='uint_fixed_16_16_t skl_wm_method1(const struct drm_i915_private * dev_priv, u32 pixel_rate, u8 cpp, u32 latency, u32 dbuf_block_size)' data-ref="skl_wm_method1" data-ref-filename="skl_wm_method1">skl_wm_method1</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="755dev_priv" title='dev_priv' data-type='const struct drm_i915_private *' data-ref="755dev_priv" data-ref-filename="755dev_priv">dev_priv</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="756pixel_rate" title='pixel_rate' data-type='u32' data-ref="756pixel_rate" data-ref-filename="756pixel_rate">pixel_rate</dfn>,</td></tr>
<tr><th id="4567">4567</th><td>	       <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col7 decl" id="757cpp" title='cpp' data-type='u8' data-ref="757cpp" data-ref-filename="757cpp">cpp</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col8 decl" id="758latency" title='latency' data-type='u32' data-ref="758latency" data-ref-filename="758latency">latency</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="759dbuf_block_size" title='dbuf_block_size' data-type='u32' data-ref="759dbuf_block_size" data-ref-filename="759dbuf_block_size">dbuf_block_size</dfn>)</td></tr>
<tr><th id="4568">4568</th><td>{</td></tr>
<tr><th id="4569">4569</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="760wm_intermediate_val" title='wm_intermediate_val' data-type='u32' data-ref="760wm_intermediate_val" data-ref-filename="760wm_intermediate_val">wm_intermediate_val</dfn>;</td></tr>
<tr><th id="4570">4570</th><td>	<a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a> <dfn class="local col1 decl" id="761ret" title='ret' data-type='uint_fixed_16_16_t' data-ref="761ret" data-ref-filename="761ret">ret</dfn>;</td></tr>
<tr><th id="4571">4571</th><td></td></tr>
<tr><th id="4572">4572</th><td>	<b>if</b> (<a class="local col8 ref" href="#758latency" title='latency' data-ref="758latency" data-ref-filename="758latency">latency</a> == <var>0</var>)</td></tr>
<tr><th id="4573">4573</th><td>		<b>return</b> <a class="macro" href="i915_fixed.h.html#13" title="((uint_fixed_16_16_t){ .val = (~0U) })" data-ref="_M/FP_16_16_MAX">FP_16_16_MAX</a>;</td></tr>
<tr><th id="4574">4574</th><td></td></tr>
<tr><th id="4575">4575</th><td>	<a class="local col0 ref" href="#760wm_intermediate_val" title='wm_intermediate_val' data-ref="760wm_intermediate_val" data-ref-filename="760wm_intermediate_val">wm_intermediate_val</a> = <a class="local col8 ref" href="#758latency" title='latency' data-ref="758latency" data-ref-filename="758latency">latency</a> * <a class="local col6 ref" href="#756pixel_rate" title='pixel_rate' data-ref="756pixel_rate" data-ref-filename="756pixel_rate">pixel_rate</a> * <a class="local col7 ref" href="#757cpp" title='cpp' data-ref="757cpp" data-ref-filename="757cpp">cpp</a>;</td></tr>
<tr><th id="4576">4576</th><td>	<a class="local col1 ref" href="#761ret" title='ret' data-ref="761ret" data-ref-filename="761ret">ret</a> = <a class="ref fn" href="i915_fixed.h.html#div_fixed16" title='div_fixed16' data-ref="div_fixed16" data-ref-filename="div_fixed16">div_fixed16</a>(<a class="local col0 ref" href="#760wm_intermediate_val" title='wm_intermediate_val' data-ref="760wm_intermediate_val" data-ref-filename="760wm_intermediate_val">wm_intermediate_val</a>, <var>1000</var> * <a class="local col9 ref" href="#759dbuf_block_size" title='dbuf_block_size' data-ref="759dbuf_block_size" data-ref-filename="759dbuf_block_size">dbuf_block_size</a>);</td></tr>
<tr><th id="4577">4577</th><td></td></tr>
<tr><th id="4578">4578</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col5 ref" href="#755dev_priv" title='dev_priv' data-ref="755dev_priv" data-ref-filename="755dev_priv">dev_priv</a>) &gt;= <var>10</var>)</td></tr>
<tr><th id="4579">4579</th><td>		<a class="local col1 ref" href="#761ret" title='ret' data-ref="761ret" data-ref-filename="761ret">ret</a> = <a class="ref fn" href="i915_fixed.h.html#add_fixed16_u32" title='add_fixed16_u32' data-ref="add_fixed16_u32" data-ref-filename="add_fixed16_u32">add_fixed16_u32</a>(<a class="local col1 ref" href="#761ret" title='ret' data-ref="761ret" data-ref-filename="761ret">ret</a>, <var>1</var>);</td></tr>
<tr><th id="4580">4580</th><td></td></tr>
<tr><th id="4581">4581</th><td>	<b>return</b> <a class="local col1 ref" href="#761ret" title='ret' data-ref="761ret" data-ref-filename="761ret">ret</a>;</td></tr>
<tr><th id="4582">4582</th><td>}</td></tr>
<tr><th id="4583">4583</th><td></td></tr>
<tr><th id="4584">4584</th><td><em>static</em> <a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a></td></tr>
<tr><th id="4585">4585</th><td><dfn class="tu decl def fn" id="skl_wm_method2" title='skl_wm_method2' data-type='uint_fixed_16_16_t skl_wm_method2(u32 pixel_rate, u32 pipe_htotal, u32 latency, uint_fixed_16_16_t plane_blocks_per_line)' data-ref="skl_wm_method2" data-ref-filename="skl_wm_method2">skl_wm_method2</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col2 decl" id="762pixel_rate" title='pixel_rate' data-type='u32' data-ref="762pixel_rate" data-ref-filename="762pixel_rate">pixel_rate</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col3 decl" id="763pipe_htotal" title='pipe_htotal' data-type='u32' data-ref="763pipe_htotal" data-ref-filename="763pipe_htotal">pipe_htotal</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="764latency" title='latency' data-type='u32' data-ref="764latency" data-ref-filename="764latency">latency</dfn>,</td></tr>
<tr><th id="4586">4586</th><td>	       <a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a> <dfn class="local col5 decl" id="765plane_blocks_per_line" title='plane_blocks_per_line' data-type='uint_fixed_16_16_t' data-ref="765plane_blocks_per_line" data-ref-filename="765plane_blocks_per_line">plane_blocks_per_line</dfn>)</td></tr>
<tr><th id="4587">4587</th><td>{</td></tr>
<tr><th id="4588">4588</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="766wm_intermediate_val" title='wm_intermediate_val' data-type='u32' data-ref="766wm_intermediate_val" data-ref-filename="766wm_intermediate_val">wm_intermediate_val</dfn>;</td></tr>
<tr><th id="4589">4589</th><td>	<a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a> <dfn class="local col7 decl" id="767ret" title='ret' data-type='uint_fixed_16_16_t' data-ref="767ret" data-ref-filename="767ret">ret</dfn>;</td></tr>
<tr><th id="4590">4590</th><td></td></tr>
<tr><th id="4591">4591</th><td>	<b>if</b> (<a class="local col4 ref" href="#764latency" title='latency' data-ref="764latency" data-ref-filename="764latency">latency</a> == <var>0</var>)</td></tr>
<tr><th id="4592">4592</th><td>		<b>return</b> <a class="macro" href="i915_fixed.h.html#13" title="((uint_fixed_16_16_t){ .val = (~0U) })" data-ref="_M/FP_16_16_MAX">FP_16_16_MAX</a>;</td></tr>
<tr><th id="4593">4593</th><td></td></tr>
<tr><th id="4594">4594</th><td>	<a class="local col6 ref" href="#766wm_intermediate_val" title='wm_intermediate_val' data-ref="766wm_intermediate_val" data-ref-filename="766wm_intermediate_val">wm_intermediate_val</a> = <a class="local col4 ref" href="#764latency" title='latency' data-ref="764latency" data-ref-filename="764latency">latency</a> * <a class="local col2 ref" href="#762pixel_rate" title='pixel_rate' data-ref="762pixel_rate" data-ref-filename="762pixel_rate">pixel_rate</a>;</td></tr>
<tr><th id="4595">4595</th><td>	<a class="local col6 ref" href="#766wm_intermediate_val" title='wm_intermediate_val' data-ref="766wm_intermediate_val" data-ref-filename="766wm_intermediate_val">wm_intermediate_val</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col6 ref" href="#766wm_intermediate_val" title='wm_intermediate_val' data-ref="766wm_intermediate_val" data-ref-filename="766wm_intermediate_val">wm_intermediate_val</a>,</td></tr>
<tr><th id="4596">4596</th><td>					   <a class="local col3 ref" href="#763pipe_htotal" title='pipe_htotal' data-ref="763pipe_htotal" data-ref-filename="763pipe_htotal">pipe_htotal</a> * <var>1000</var>);</td></tr>
<tr><th id="4597">4597</th><td>	<a class="local col7 ref" href="#767ret" title='ret' data-ref="767ret" data-ref-filename="767ret">ret</a> = <a class="ref fn" href="i915_fixed.h.html#mul_u32_fixed16" title='mul_u32_fixed16' data-ref="mul_u32_fixed16" data-ref-filename="mul_u32_fixed16">mul_u32_fixed16</a>(<a class="local col6 ref" href="#766wm_intermediate_val" title='wm_intermediate_val' data-ref="766wm_intermediate_val" data-ref-filename="766wm_intermediate_val">wm_intermediate_val</a>, <a class="local col5 ref" href="#765plane_blocks_per_line" title='plane_blocks_per_line' data-ref="765plane_blocks_per_line" data-ref-filename="765plane_blocks_per_line">plane_blocks_per_line</a>);</td></tr>
<tr><th id="4598">4598</th><td>	<b>return</b> <a class="local col7 ref" href="#767ret" title='ret' data-ref="767ret" data-ref-filename="767ret">ret</a>;</td></tr>
<tr><th id="4599">4599</th><td>}</td></tr>
<tr><th id="4600">4600</th><td></td></tr>
<tr><th id="4601">4601</th><td><em>static</em> <a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a></td></tr>
<tr><th id="4602">4602</th><td><dfn class="tu decl def fn" id="intel_get_linetime_us" title='intel_get_linetime_us' data-type='uint_fixed_16_16_t intel_get_linetime_us(const struct intel_crtc_state * cstate)' data-ref="intel_get_linetime_us" data-ref-filename="intel_get_linetime_us">intel_get_linetime_us</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col8 decl" id="768cstate" title='cstate' data-type='const struct intel_crtc_state *' data-ref="768cstate" data-ref-filename="768cstate">cstate</dfn>)</td></tr>
<tr><th id="4603">4603</th><td>{</td></tr>
<tr><th id="4604">4604</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="769pixel_rate" title='pixel_rate' data-type='u32' data-ref="769pixel_rate" data-ref-filename="769pixel_rate">pixel_rate</dfn>;</td></tr>
<tr><th id="4605">4605</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="770crtc_htotal" title='crtc_htotal' data-type='u32' data-ref="770crtc_htotal" data-ref-filename="770crtc_htotal">crtc_htotal</dfn>;</td></tr>
<tr><th id="4606">4606</th><td>	<a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a> <dfn class="local col1 decl" id="771linetime_us" title='linetime_us' data-type='uint_fixed_16_16_t' data-ref="771linetime_us" data-ref-filename="771linetime_us">linetime_us</dfn>;</td></tr>
<tr><th id="4607">4607</th><td></td></tr>
<tr><th id="4608">4608</th><td>	<b>if</b> (!<a class="local col8 ref" href="#768cstate" title='cstate' data-ref="768cstate" data-ref-filename="768cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::active" title='drm_crtc_state::active' data-ref="drm_crtc_state::active" data-ref-filename="drm_crtc_state..active">active</a>)</td></tr>
<tr><th id="4609">4609</th><td>		<b>return</b> <a class="ref fn" href="i915_fixed.h.html#u32_to_fixed16" title='u32_to_fixed16' data-ref="u32_to_fixed16" data-ref-filename="u32_to_fixed16">u32_to_fixed16</a>(<var>0</var>);</td></tr>
<tr><th id="4610">4610</th><td></td></tr>
<tr><th id="4611">4611</th><td>	<a class="local col9 ref" href="#769pixel_rate" title='pixel_rate' data-ref="769pixel_rate" data-ref-filename="769pixel_rate">pixel_rate</a> = <a class="local col8 ref" href="#768cstate" title='cstate' data-ref="768cstate" data-ref-filename="768cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::pixel_rate" title='intel_crtc_state::pixel_rate' data-ref="intel_crtc_state::pixel_rate" data-ref-filename="intel_crtc_state..pixel_rate">pixel_rate</a>;</td></tr>
<tr><th id="4612">4612</th><td></td></tr>
<tr><th id="4613">4613</th><td>	<b>if</b> (<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((pixel_rate == 0)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;pixel_rate == 0&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (4613), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (429)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col9 ref" href="#769pixel_rate" title='pixel_rate' data-ref="769pixel_rate" data-ref-filename="769pixel_rate">pixel_rate</a> == <var>0</var>))</td></tr>
<tr><th id="4614">4614</th><td>		<b>return</b> <a class="ref fn" href="i915_fixed.h.html#u32_to_fixed16" title='u32_to_fixed16' data-ref="u32_to_fixed16" data-ref-filename="u32_to_fixed16">u32_to_fixed16</a>(<var>0</var>);</td></tr>
<tr><th id="4615">4615</th><td></td></tr>
<tr><th id="4616">4616</th><td>	<a class="local col0 ref" href="#770crtc_htotal" title='crtc_htotal' data-ref="770crtc_htotal" data-ref-filename="770crtc_htotal">crtc_htotal</a> = <a class="local col8 ref" href="#768cstate" title='cstate' data-ref="768cstate" data-ref-filename="768cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>.<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_htotal" title='drm_display_mode::crtc_htotal' data-ref="drm_display_mode::crtc_htotal" data-ref-filename="drm_display_mode..crtc_htotal">crtc_htotal</a>;</td></tr>
<tr><th id="4617">4617</th><td>	<a class="local col1 ref" href="#771linetime_us" title='linetime_us' data-ref="771linetime_us" data-ref-filename="771linetime_us">linetime_us</a> = <a class="ref fn" href="i915_fixed.h.html#div_fixed16" title='div_fixed16' data-ref="div_fixed16" data-ref-filename="div_fixed16">div_fixed16</a>(<a class="local col0 ref" href="#770crtc_htotal" title='crtc_htotal' data-ref="770crtc_htotal" data-ref-filename="770crtc_htotal">crtc_htotal</a> * <var>1000</var>, <a class="local col9 ref" href="#769pixel_rate" title='pixel_rate' data-ref="769pixel_rate" data-ref-filename="769pixel_rate">pixel_rate</a>);</td></tr>
<tr><th id="4618">4618</th><td></td></tr>
<tr><th id="4619">4619</th><td>	<b>return</b> <a class="local col1 ref" href="#771linetime_us" title='linetime_us' data-ref="771linetime_us" data-ref-filename="771linetime_us">linetime_us</a>;</td></tr>
<tr><th id="4620">4620</th><td>}</td></tr>
<tr><th id="4621">4621</th><td></td></tr>
<tr><th id="4622">4622</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a></td></tr>
<tr><th id="4623">4623</th><td><dfn class="tu decl def fn" id="skl_adjusted_plane_pixel_rate" title='skl_adjusted_plane_pixel_rate' data-type='u32 skl_adjusted_plane_pixel_rate(const struct intel_crtc_state * cstate, const struct intel_plane_state * pstate)' data-ref="skl_adjusted_plane_pixel_rate" data-ref-filename="skl_adjusted_plane_pixel_rate">skl_adjusted_plane_pixel_rate</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col2 decl" id="772cstate" title='cstate' data-type='const struct intel_crtc_state *' data-ref="772cstate" data-ref-filename="772cstate">cstate</dfn>,</td></tr>
<tr><th id="4624">4624</th><td>			      <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col3 decl" id="773pstate" title='pstate' data-type='const struct intel_plane_state *' data-ref="773pstate" data-ref-filename="773pstate">pstate</dfn>)</td></tr>
<tr><th id="4625">4625</th><td>{</td></tr>
<tr><th id="4626">4626</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col4 decl" id="774adjusted_pixel_rate" title='adjusted_pixel_rate' data-type='u64' data-ref="774adjusted_pixel_rate" data-ref-filename="774adjusted_pixel_rate">adjusted_pixel_rate</dfn>;</td></tr>
<tr><th id="4627">4627</th><td>	<a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a> <dfn class="local col5 decl" id="775downscale_amount" title='downscale_amount' data-type='uint_fixed_16_16_t' data-ref="775downscale_amount" data-ref-filename="775downscale_amount">downscale_amount</dfn>;</td></tr>
<tr><th id="4628">4628</th><td></td></tr>
<tr><th id="4629">4629</th><td>	<i>/* Shouldn't reach here on disabled planes... */</i></td></tr>
<tr><th id="4630">4630</th><td>	<b>if</b> (<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((!intel_wm_plane_visible(cstate, pstate))); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;!intel_wm_plane_visible(cstate, pstate)&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (4630), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (431)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(!<a class="tu ref fn" href="#intel_wm_plane_visible" title='intel_wm_plane_visible' data-use='c' data-ref="intel_wm_plane_visible" data-ref-filename="intel_wm_plane_visible">intel_wm_plane_visible</a>(<a class="local col2 ref" href="#772cstate" title='cstate' data-ref="772cstate" data-ref-filename="772cstate">cstate</a>, <a class="local col3 ref" href="#773pstate" title='pstate' data-ref="773pstate" data-ref-filename="773pstate">pstate</a>)))</td></tr>
<tr><th id="4631">4631</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="4632">4632</th><td></td></tr>
<tr><th id="4633">4633</th><td>	<i>/*</i></td></tr>
<tr><th id="4634">4634</th><td><i>	 * Adjusted plane pixel rate is just the pipe's adjusted pixel rate</i></td></tr>
<tr><th id="4635">4635</th><td><i>	 * with additional adjustments for plane-specific scaling.</i></td></tr>
<tr><th id="4636">4636</th><td><i>	 */</i></td></tr>
<tr><th id="4637">4637</th><td>	<a class="local col4 ref" href="#774adjusted_pixel_rate" title='adjusted_pixel_rate' data-ref="774adjusted_pixel_rate" data-ref-filename="774adjusted_pixel_rate">adjusted_pixel_rate</a> = <a class="local col2 ref" href="#772cstate" title='cstate' data-ref="772cstate" data-ref-filename="772cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::pixel_rate" title='intel_crtc_state::pixel_rate' data-ref="intel_crtc_state::pixel_rate" data-ref-filename="intel_crtc_state..pixel_rate">pixel_rate</a>;</td></tr>
<tr><th id="4638">4638</th><td>	<a class="local col5 ref" href="#775downscale_amount" title='downscale_amount' data-ref="775downscale_amount" data-ref-filename="775downscale_amount">downscale_amount</a> = <a class="tu ref fn" href="#skl_plane_downscale_amount" title='skl_plane_downscale_amount' data-use='c' data-ref="skl_plane_downscale_amount" data-ref-filename="skl_plane_downscale_amount">skl_plane_downscale_amount</a>(<a class="local col2 ref" href="#772cstate" title='cstate' data-ref="772cstate" data-ref-filename="772cstate">cstate</a>, <a class="local col3 ref" href="#773pstate" title='pstate' data-ref="773pstate" data-ref-filename="773pstate">pstate</a>);</td></tr>
<tr><th id="4639">4639</th><td></td></tr>
<tr><th id="4640">4640</th><td>	<b>return</b> <a class="ref fn" href="i915_fixed.h.html#mul_round_up_u32_fixed16" title='mul_round_up_u32_fixed16' data-ref="mul_round_up_u32_fixed16" data-ref-filename="mul_round_up_u32_fixed16">mul_round_up_u32_fixed16</a>(<a class="local col4 ref" href="#774adjusted_pixel_rate" title='adjusted_pixel_rate' data-ref="774adjusted_pixel_rate" data-ref-filename="774adjusted_pixel_rate">adjusted_pixel_rate</a>,</td></tr>
<tr><th id="4641">4641</th><td>					    <a class="local col5 ref" href="#775downscale_amount" title='downscale_amount' data-ref="775downscale_amount" data-ref-filename="775downscale_amount">downscale_amount</a>);</td></tr>
<tr><th id="4642">4642</th><td>}</td></tr>
<tr><th id="4643">4643</th><td></td></tr>
<tr><th id="4644">4644</th><td><em>static</em> <em>int</em></td></tr>
<tr><th id="4645">4645</th><td><dfn class="tu decl def fn" id="skl_compute_wm_params" title='skl_compute_wm_params' data-type='int skl_compute_wm_params(const struct intel_crtc_state * crtc_state, int width, const struct drm_format_info * format, u64 modifier, unsigned int rotation, u32 plane_pixel_rate, struct skl_wm_params * wp, int color_plane)' data-ref="skl_compute_wm_params" data-ref-filename="skl_compute_wm_params">skl_compute_wm_params</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col6 decl" id="776crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="776crtc_state" data-ref-filename="776crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="4646">4646</th><td>		      <em>int</em> <dfn class="local col7 decl" id="777width" title='width' data-type='int' data-ref="777width" data-ref-filename="777width">width</dfn>, <em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info" title='drm_format_info' data-ref="drm_format_info" data-ref-filename="drm_format_info">drm_format_info</a> *<dfn class="local col8 decl" id="778format" title='format' data-type='const struct drm_format_info *' data-ref="778format" data-ref-filename="778format">format</dfn>,</td></tr>
<tr><th id="4647">4647</th><td>		      <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col9 decl" id="779modifier" title='modifier' data-type='u64' data-ref="779modifier" data-ref-filename="779modifier">modifier</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="780rotation" title='rotation' data-type='unsigned int' data-ref="780rotation" data-ref-filename="780rotation">rotation</dfn>,</td></tr>
<tr><th id="4648">4648</th><td>		      <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="781plane_pixel_rate" title='plane_pixel_rate' data-type='u32' data-ref="781plane_pixel_rate" data-ref-filename="781plane_pixel_rate">plane_pixel_rate</dfn>, <b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_params" title='skl_wm_params' data-ref="skl_wm_params" data-ref-filename="skl_wm_params">skl_wm_params</a> *<dfn class="local col2 decl" id="782wp" title='wp' data-type='struct skl_wm_params *' data-ref="782wp" data-ref-filename="782wp">wp</dfn>,</td></tr>
<tr><th id="4649">4649</th><td>		      <em>int</em> <dfn class="local col3 decl" id="783color_plane" title='color_plane' data-type='int' data-ref="783color_plane" data-ref-filename="783color_plane">color_plane</dfn>)</td></tr>
<tr><th id="4650">4650</th><td>{</td></tr>
<tr><th id="4651">4651</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col4 decl" id="784crtc" title='crtc' data-type='struct intel_crtc *' data-ref="784crtc" data-ref-filename="784crtc">crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(crtc_state-&gt;base.crtc); do { extern void __compiletime_assert_4651(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc_state-&gt;base.crtc)), typeof(void))))) __compiletime_assert_4651(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col6 ref" href="#776crtc_state" title='crtc_state' data-ref="776crtc_state" data-ref-filename="776crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="4652">4652</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="785dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="785dev_priv" data-ref-filename="785dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col4 ref" href="#784crtc" title='crtc' data-ref="784crtc" data-ref-filename="784crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="4653">4653</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="786interm_pbpl" title='interm_pbpl' data-type='u32' data-ref="786interm_pbpl" data-ref-filename="786interm_pbpl">interm_pbpl</dfn>;</td></tr>
<tr><th id="4654">4654</th><td></td></tr>
<tr><th id="4655">4655</th><td>	<i>/* only planar format has two planes */</i></td></tr>
<tr><th id="4656">4656</th><td>	<b>if</b> (<a class="local col3 ref" href="#783color_plane" title='color_plane' data-ref="783color_plane" data-ref-filename="783color_plane">color_plane</a> == <var>1</var> &amp;&amp; !<a class="ref fn" href="display/intel_sprite.h.html#is_planar_yuv_format" title='is_planar_yuv_format' data-ref="is_planar_yuv_format" data-ref-filename="is_planar_yuv_format">is_planar_yuv_format</a>(<a class="local col8 ref" href="#778format" title='format' data-ref="778format" data-ref-filename="778format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::format" title='drm_format_info::format' data-ref="drm_format_info::format" data-ref-filename="drm_format_info..format">format</a>)) {</td></tr>
<tr><th id="4657">4657</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Non planar format have single plane\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Non planar format have single plane\n"</q>);</td></tr>
<tr><th id="4658">4658</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="4659">4659</th><td>	}</td></tr>
<tr><th id="4660">4660</th><td></td></tr>
<tr><th id="4661">4661</th><td>	<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_tiled" title='skl_wm_params::y_tiled' data-ref="skl_wm_params::y_tiled" data-ref-filename="skl_wm_params..y_tiled">y_tiled</a> = <a class="local col9 ref" href="#779modifier" title='modifier' data-ref="779modifier" data-ref-filename="779modifier">modifier</a> == <a class="macro" href="../../../../include/uapi/drm/drm_fourcc.h.html#376" title="((((__u64)0x01) &lt;&lt; 56) | ((2) &amp; 0x00ffffffffffffffULL))" data-ref="_M/I915_FORMAT_MOD_Y_TILED">I915_FORMAT_MOD_Y_TILED</a> ||</td></tr>
<tr><th id="4662">4662</th><td>		      <a class="local col9 ref" href="#779modifier" title='modifier' data-ref="779modifier" data-ref-filename="779modifier">modifier</a> == <a class="macro" href="../../../../include/uapi/drm/drm_fourcc.h.html#391" title="((((__u64)0x01) &lt;&lt; 56) | ((3) &amp; 0x00ffffffffffffffULL))" data-ref="_M/I915_FORMAT_MOD_Yf_TILED">I915_FORMAT_MOD_Yf_TILED</a> ||</td></tr>
<tr><th id="4663">4663</th><td>		      <a class="local col9 ref" href="#779modifier" title='modifier' data-ref="779modifier" data-ref-filename="779modifier">modifier</a> == <a class="macro" href="../../../../include/uapi/drm/drm_fourcc.h.html#410" title="((((__u64)0x01) &lt;&lt; 56) | ((4) &amp; 0x00ffffffffffffffULL))" data-ref="_M/I915_FORMAT_MOD_Y_TILED_CCS">I915_FORMAT_MOD_Y_TILED_CCS</a> ||</td></tr>
<tr><th id="4664">4664</th><td>		      <a class="local col9 ref" href="#779modifier" title='modifier' data-ref="779modifier" data-ref-filename="779modifier">modifier</a> == <a class="macro" href="../../../../include/uapi/drm/drm_fourcc.h.html#411" title="((((__u64)0x01) &lt;&lt; 56) | ((5) &amp; 0x00ffffffffffffffULL))" data-ref="_M/I915_FORMAT_MOD_Yf_TILED_CCS">I915_FORMAT_MOD_Yf_TILED_CCS</a>;</td></tr>
<tr><th id="4665">4665</th><td>	<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::x_tiled" title='skl_wm_params::x_tiled' data-ref="skl_wm_params::x_tiled" data-ref-filename="skl_wm_params..x_tiled">x_tiled</a> = <a class="local col9 ref" href="#779modifier" title='modifier' data-ref="779modifier" data-ref-filename="779modifier">modifier</a> == <a class="macro" href="../../../../include/uapi/drm/drm_fourcc.h.html#361" title="((((__u64)0x01) &lt;&lt; 56) | ((1) &amp; 0x00ffffffffffffffULL))" data-ref="_M/I915_FORMAT_MOD_X_TILED">I915_FORMAT_MOD_X_TILED</a>;</td></tr>
<tr><th id="4666">4666</th><td>	<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::rc_surface" title='skl_wm_params::rc_surface' data-ref="skl_wm_params::rc_surface" data-ref-filename="skl_wm_params..rc_surface">rc_surface</a> = <a class="local col9 ref" href="#779modifier" title='modifier' data-ref="779modifier" data-ref-filename="779modifier">modifier</a> == <a class="macro" href="../../../../include/uapi/drm/drm_fourcc.h.html#410" title="((((__u64)0x01) &lt;&lt; 56) | ((4) &amp; 0x00ffffffffffffffULL))" data-ref="_M/I915_FORMAT_MOD_Y_TILED_CCS">I915_FORMAT_MOD_Y_TILED_CCS</a> ||</td></tr>
<tr><th id="4667">4667</th><td>			 <a class="local col9 ref" href="#779modifier" title='modifier' data-ref="779modifier" data-ref-filename="779modifier">modifier</a> == <a class="macro" href="../../../../include/uapi/drm/drm_fourcc.h.html#411" title="((((__u64)0x01) &lt;&lt; 56) | ((5) &amp; 0x00ffffffffffffffULL))" data-ref="_M/I915_FORMAT_MOD_Yf_TILED_CCS">I915_FORMAT_MOD_Yf_TILED_CCS</a>;</td></tr>
<tr><th id="4668">4668</th><td>	<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::is_planar" title='skl_wm_params::is_planar' data-ref="skl_wm_params::is_planar" data-ref-filename="skl_wm_params..is_planar">is_planar</a> = <a class="ref fn" href="display/intel_sprite.h.html#is_planar_yuv_format" title='is_planar_yuv_format' data-ref="is_planar_yuv_format" data-ref-filename="is_planar_yuv_format">is_planar_yuv_format</a>(<a class="local col8 ref" href="#778format" title='format' data-ref="778format" data-ref-filename="778format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::format" title='drm_format_info::format' data-ref="drm_format_info::format" data-ref-filename="drm_format_info..format">format</a>);</td></tr>
<tr><th id="4669">4669</th><td></td></tr>
<tr><th id="4670">4670</th><td>	<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::width" title='skl_wm_params::width' data-ref="skl_wm_params::width" data-ref-filename="skl_wm_params..width">width</a> = <a class="local col7 ref" href="#777width" title='width' data-ref="777width" data-ref-filename="777width">width</a>;</td></tr>
<tr><th id="4671">4671</th><td>	<b>if</b> (<a class="local col3 ref" href="#783color_plane" title='color_plane' data-ref="783color_plane" data-ref-filename="783color_plane">color_plane</a> == <var>1</var> &amp;&amp; <a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::is_planar" title='skl_wm_params::is_planar' data-ref="skl_wm_params::is_planar" data-ref-filename="skl_wm_params..is_planar">is_planar</a>)</td></tr>
<tr><th id="4672">4672</th><td>		<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::width" title='skl_wm_params::width' data-ref="skl_wm_params::width" data-ref-filename="skl_wm_params..width">width</a> /= <var>2</var>;</td></tr>
<tr><th id="4673">4673</th><td></td></tr>
<tr><th id="4674">4674</th><td>	<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::cpp" title='skl_wm_params::cpp' data-ref="skl_wm_params::cpp" data-ref-filename="skl_wm_params..cpp">cpp</a> = <a class="local col8 ref" href="#778format" title='format' data-ref="778format" data-ref-filename="778format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::(anonymous)::cpp" title='drm_format_info::(anonymous union)::cpp' data-ref="drm_format_info::(anonymous)::cpp" data-ref-filename="drm_format_info..(anonymous)..cpp">cpp</a>[<a class="local col3 ref" href="#783color_plane" title='color_plane' data-ref="783color_plane" data-ref-filename="783color_plane">color_plane</a>];</td></tr>
<tr><th id="4675">4675</th><td>	<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::plane_pixel_rate" title='skl_wm_params::plane_pixel_rate' data-ref="skl_wm_params::plane_pixel_rate" data-ref-filename="skl_wm_params..plane_pixel_rate">plane_pixel_rate</a> = <a class="local col1 ref" href="#781plane_pixel_rate" title='plane_pixel_rate' data-ref="781plane_pixel_rate" data-ref-filename="781plane_pixel_rate">plane_pixel_rate</a>;</td></tr>
<tr><th id="4676">4676</th><td></td></tr>
<tr><th id="4677">4677</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col5 ref" href="#785dev_priv" title='dev_priv' data-ref="785dev_priv" data-ref-filename="785dev_priv">dev_priv</a>) &gt;= <var>11</var> &amp;&amp;</td></tr>
<tr><th id="4678">4678</th><td>	    <a class="local col9 ref" href="#779modifier" title='modifier' data-ref="779modifier" data-ref-filename="779modifier">modifier</a> == <a class="macro" href="../../../../include/uapi/drm/drm_fourcc.h.html#391" title="((((__u64)0x01) &lt;&lt; 56) | ((3) &amp; 0x00ffffffffffffffULL))" data-ref="_M/I915_FORMAT_MOD_Yf_TILED">I915_FORMAT_MOD_Yf_TILED</a>  &amp;&amp; <a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::cpp" title='skl_wm_params::cpp' data-ref="skl_wm_params::cpp" data-ref-filename="skl_wm_params..cpp">cpp</a> == <var>1</var>)</td></tr>
<tr><th id="4679">4679</th><td>		<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::dbuf_block_size" title='skl_wm_params::dbuf_block_size' data-ref="skl_wm_params::dbuf_block_size" data-ref-filename="skl_wm_params..dbuf_block_size">dbuf_block_size</a> = <var>256</var>;</td></tr>
<tr><th id="4680">4680</th><td>	<b>else</b></td></tr>
<tr><th id="4681">4681</th><td>		<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::dbuf_block_size" title='skl_wm_params::dbuf_block_size' data-ref="skl_wm_params::dbuf_block_size" data-ref-filename="skl_wm_params..dbuf_block_size">dbuf_block_size</a> = <var>512</var>;</td></tr>
<tr><th id="4682">4682</th><td></td></tr>
<tr><th id="4683">4683</th><td>	<b>if</b> (<a class="ref fn" href="../../../../include/drm/drm_blend.h.html#drm_rotation_90_or_270" title='drm_rotation_90_or_270' data-ref="drm_rotation_90_or_270" data-ref-filename="drm_rotation_90_or_270">drm_rotation_90_or_270</a>(<a class="local col0 ref" href="#780rotation" title='rotation' data-ref="780rotation" data-ref-filename="780rotation">rotation</a>)) {</td></tr>
<tr><th id="4684">4684</th><td>		<b>switch</b> (<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::cpp" title='skl_wm_params::cpp' data-ref="skl_wm_params::cpp" data-ref-filename="skl_wm_params..cpp">cpp</a>) {</td></tr>
<tr><th id="4685">4685</th><td>		<b>case</b> <var>1</var>:</td></tr>
<tr><th id="4686">4686</th><td>			<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_min_scanlines" title='skl_wm_params::y_min_scanlines' data-ref="skl_wm_params::y_min_scanlines" data-ref-filename="skl_wm_params..y_min_scanlines">y_min_scanlines</a> = <var>16</var>;</td></tr>
<tr><th id="4687">4687</th><td>			<b>break</b>;</td></tr>
<tr><th id="4688">4688</th><td>		<b>case</b> <var>2</var>:</td></tr>
<tr><th id="4689">4689</th><td>			<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_min_scanlines" title='skl_wm_params::y_min_scanlines' data-ref="skl_wm_params::y_min_scanlines" data-ref-filename="skl_wm_params..y_min_scanlines">y_min_scanlines</a> = <var>8</var>;</td></tr>
<tr><th id="4690">4690</th><td>			<b>break</b>;</td></tr>
<tr><th id="4691">4691</th><td>		<b>case</b> <var>4</var>:</td></tr>
<tr><th id="4692">4692</th><td>			<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_min_scanlines" title='skl_wm_params::y_min_scanlines' data-ref="skl_wm_params::y_min_scanlines" data-ref-filename="skl_wm_params..y_min_scanlines">y_min_scanlines</a> = <var>4</var>;</td></tr>
<tr><th id="4693">4693</th><td>			<b>break</b>;</td></tr>
<tr><th id="4694">4694</th><td>		<b>default</b>:</td></tr>
<tr><th id="4695">4695</th><td>			<a class="macro" href="i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;wp-&gt;cpp&quot;, (long)(wp-&gt;cpp)); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (4695), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (433)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::cpp" title='skl_wm_params::cpp' data-ref="skl_wm_params::cpp" data-ref-filename="skl_wm_params..cpp">cpp</a>);</td></tr>
<tr><th id="4696">4696</th><td>			<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="4697">4697</th><td>		}</td></tr>
<tr><th id="4698">4698</th><td>	} <b>else</b> {</td></tr>
<tr><th id="4699">4699</th><td>		<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_min_scanlines" title='skl_wm_params::y_min_scanlines' data-ref="skl_wm_params::y_min_scanlines" data-ref-filename="skl_wm_params..y_min_scanlines">y_min_scanlines</a> = <var>4</var>;</td></tr>
<tr><th id="4700">4700</th><td>	}</td></tr>
<tr><th id="4701">4701</th><td></td></tr>
<tr><th id="4702">4702</th><td>	<b>if</b> (<a class="tu ref fn" href="#skl_needs_memory_bw_wa" title='skl_needs_memory_bw_wa' data-use='c' data-ref="skl_needs_memory_bw_wa" data-ref-filename="skl_needs_memory_bw_wa">skl_needs_memory_bw_wa</a>(<a class="local col5 ref" href="#785dev_priv" title='dev_priv' data-ref="785dev_priv" data-ref-filename="785dev_priv">dev_priv</a>))</td></tr>
<tr><th id="4703">4703</th><td>		<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_min_scanlines" title='skl_wm_params::y_min_scanlines' data-ref="skl_wm_params::y_min_scanlines" data-ref-filename="skl_wm_params..y_min_scanlines">y_min_scanlines</a> *= <var>2</var>;</td></tr>
<tr><th id="4704">4704</th><td></td></tr>
<tr><th id="4705">4705</th><td>	<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::plane_bytes_per_line" title='skl_wm_params::plane_bytes_per_line' data-ref="skl_wm_params::plane_bytes_per_line" data-ref-filename="skl_wm_params..plane_bytes_per_line">plane_bytes_per_line</a> = <a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::width" title='skl_wm_params::width' data-ref="skl_wm_params::width" data-ref-filename="skl_wm_params..width">width</a> * <a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::cpp" title='skl_wm_params::cpp' data-ref="skl_wm_params::cpp" data-ref-filename="skl_wm_params..cpp">cpp</a>;</td></tr>
<tr><th id="4706">4706</th><td>	<b>if</b> (<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_tiled" title='skl_wm_params::y_tiled' data-ref="skl_wm_params::y_tiled" data-ref-filename="skl_wm_params..y_tiled">y_tiled</a>) {</td></tr>
<tr><th id="4707">4707</th><td>		<a class="local col6 ref" href="#786interm_pbpl" title='interm_pbpl' data-ref="786interm_pbpl" data-ref-filename="786interm_pbpl">interm_pbpl</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::plane_bytes_per_line" title='skl_wm_params::plane_bytes_per_line' data-ref="skl_wm_params::plane_bytes_per_line" data-ref-filename="skl_wm_params..plane_bytes_per_line">plane_bytes_per_line</a> *</td></tr>
<tr><th id="4708">4708</th><td>					   <a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_min_scanlines" title='skl_wm_params::y_min_scanlines' data-ref="skl_wm_params::y_min_scanlines" data-ref-filename="skl_wm_params..y_min_scanlines">y_min_scanlines</a>,</td></tr>
<tr><th id="4709">4709</th><td>					   <a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::dbuf_block_size" title='skl_wm_params::dbuf_block_size' data-ref="skl_wm_params::dbuf_block_size" data-ref-filename="skl_wm_params..dbuf_block_size">dbuf_block_size</a>);</td></tr>
<tr><th id="4710">4710</th><td></td></tr>
<tr><th id="4711">4711</th><td>		<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col5 ref" href="#785dev_priv" title='dev_priv' data-ref="785dev_priv" data-ref-filename="785dev_priv">dev_priv</a>) &gt;= <var>10</var>)</td></tr>
<tr><th id="4712">4712</th><td>			<a class="local col6 ref" href="#786interm_pbpl" title='interm_pbpl' data-ref="786interm_pbpl" data-ref-filename="786interm_pbpl">interm_pbpl</a>++;</td></tr>
<tr><th id="4713">4713</th><td></td></tr>
<tr><th id="4714">4714</th><td>		<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::plane_blocks_per_line" title='skl_wm_params::plane_blocks_per_line' data-ref="skl_wm_params::plane_blocks_per_line" data-ref-filename="skl_wm_params..plane_blocks_per_line">plane_blocks_per_line</a> = <a class="ref fn" href="i915_fixed.h.html#div_fixed16" title='div_fixed16' data-ref="div_fixed16" data-ref-filename="div_fixed16">div_fixed16</a>(<a class="local col6 ref" href="#786interm_pbpl" title='interm_pbpl' data-ref="786interm_pbpl" data-ref-filename="786interm_pbpl">interm_pbpl</a>,</td></tr>
<tr><th id="4715">4715</th><td>							<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_min_scanlines" title='skl_wm_params::y_min_scanlines' data-ref="skl_wm_params::y_min_scanlines" data-ref-filename="skl_wm_params..y_min_scanlines">y_min_scanlines</a>);</td></tr>
<tr><th id="4716">4716</th><td>	} <b>else</b> <b>if</b> (<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::x_tiled" title='skl_wm_params::x_tiled' data-ref="skl_wm_params::x_tiled" data-ref-filename="skl_wm_params..x_tiled">x_tiled</a> &amp;&amp; <a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col5 ref" href="#785dev_priv" title='dev_priv' data-ref="785dev_priv" data-ref-filename="785dev_priv">dev_priv</a>, <var>9</var>)) {</td></tr>
<tr><th id="4717">4717</th><td>		<a class="local col6 ref" href="#786interm_pbpl" title='interm_pbpl' data-ref="786interm_pbpl" data-ref-filename="786interm_pbpl">interm_pbpl</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::plane_bytes_per_line" title='skl_wm_params::plane_bytes_per_line' data-ref="skl_wm_params::plane_bytes_per_line" data-ref-filename="skl_wm_params..plane_bytes_per_line">plane_bytes_per_line</a>,</td></tr>
<tr><th id="4718">4718</th><td>					   <a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::dbuf_block_size" title='skl_wm_params::dbuf_block_size' data-ref="skl_wm_params::dbuf_block_size" data-ref-filename="skl_wm_params..dbuf_block_size">dbuf_block_size</a>);</td></tr>
<tr><th id="4719">4719</th><td>		<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::plane_blocks_per_line" title='skl_wm_params::plane_blocks_per_line' data-ref="skl_wm_params::plane_blocks_per_line" data-ref-filename="skl_wm_params..plane_blocks_per_line">plane_blocks_per_line</a> = <a class="ref fn" href="i915_fixed.h.html#u32_to_fixed16" title='u32_to_fixed16' data-ref="u32_to_fixed16" data-ref-filename="u32_to_fixed16">u32_to_fixed16</a>(<a class="local col6 ref" href="#786interm_pbpl" title='interm_pbpl' data-ref="786interm_pbpl" data-ref-filename="786interm_pbpl">interm_pbpl</a>);</td></tr>
<tr><th id="4720">4720</th><td>	} <b>else</b> {</td></tr>
<tr><th id="4721">4721</th><td>		<a class="local col6 ref" href="#786interm_pbpl" title='interm_pbpl' data-ref="786interm_pbpl" data-ref-filename="786interm_pbpl">interm_pbpl</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::plane_bytes_per_line" title='skl_wm_params::plane_bytes_per_line' data-ref="skl_wm_params::plane_bytes_per_line" data-ref-filename="skl_wm_params..plane_bytes_per_line">plane_bytes_per_line</a>,</td></tr>
<tr><th id="4722">4722</th><td>					   <a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::dbuf_block_size" title='skl_wm_params::dbuf_block_size' data-ref="skl_wm_params::dbuf_block_size" data-ref-filename="skl_wm_params..dbuf_block_size">dbuf_block_size</a>) + <var>1</var>;</td></tr>
<tr><th id="4723">4723</th><td>		<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::plane_blocks_per_line" title='skl_wm_params::plane_blocks_per_line' data-ref="skl_wm_params::plane_blocks_per_line" data-ref-filename="skl_wm_params..plane_blocks_per_line">plane_blocks_per_line</a> = <a class="ref fn" href="i915_fixed.h.html#u32_to_fixed16" title='u32_to_fixed16' data-ref="u32_to_fixed16" data-ref-filename="u32_to_fixed16">u32_to_fixed16</a>(<a class="local col6 ref" href="#786interm_pbpl" title='interm_pbpl' data-ref="786interm_pbpl" data-ref-filename="786interm_pbpl">interm_pbpl</a>);</td></tr>
<tr><th id="4724">4724</th><td>	}</td></tr>
<tr><th id="4725">4725</th><td></td></tr>
<tr><th id="4726">4726</th><td>	<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_tile_minimum" title='skl_wm_params::y_tile_minimum' data-ref="skl_wm_params::y_tile_minimum" data-ref-filename="skl_wm_params..y_tile_minimum">y_tile_minimum</a> = <a class="ref fn" href="i915_fixed.h.html#mul_u32_fixed16" title='mul_u32_fixed16' data-ref="mul_u32_fixed16" data-ref-filename="mul_u32_fixed16">mul_u32_fixed16</a>(<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_min_scanlines" title='skl_wm_params::y_min_scanlines' data-ref="skl_wm_params::y_min_scanlines" data-ref-filename="skl_wm_params..y_min_scanlines">y_min_scanlines</a>,</td></tr>
<tr><th id="4727">4727</th><td>					     <a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::plane_blocks_per_line" title='skl_wm_params::plane_blocks_per_line' data-ref="skl_wm_params::plane_blocks_per_line" data-ref-filename="skl_wm_params..plane_blocks_per_line">plane_blocks_per_line</a>);</td></tr>
<tr><th id="4728">4728</th><td></td></tr>
<tr><th id="4729">4729</th><td>	<a class="local col2 ref" href="#782wp" title='wp' data-ref="782wp" data-ref-filename="782wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::linetime_us" title='skl_wm_params::linetime_us' data-ref="skl_wm_params::linetime_us" data-ref-filename="skl_wm_params..linetime_us">linetime_us</a> = <a class="ref fn" href="i915_fixed.h.html#fixed16_to_u32_round_up" title='fixed16_to_u32_round_up' data-ref="fixed16_to_u32_round_up" data-ref-filename="fixed16_to_u32_round_up">fixed16_to_u32_round_up</a>(</td></tr>
<tr><th id="4730">4730</th><td>					<a class="tu ref fn" href="#intel_get_linetime_us" title='intel_get_linetime_us' data-use='c' data-ref="intel_get_linetime_us" data-ref-filename="intel_get_linetime_us">intel_get_linetime_us</a>(<a class="local col6 ref" href="#776crtc_state" title='crtc_state' data-ref="776crtc_state" data-ref-filename="776crtc_state">crtc_state</a>));</td></tr>
<tr><th id="4731">4731</th><td></td></tr>
<tr><th id="4732">4732</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="4733">4733</th><td>}</td></tr>
<tr><th id="4734">4734</th><td></td></tr>
<tr><th id="4735">4735</th><td><em>static</em> <em>int</em></td></tr>
<tr><th id="4736">4736</th><td><dfn class="tu decl def fn" id="skl_compute_plane_wm_params" title='skl_compute_plane_wm_params' data-type='int skl_compute_plane_wm_params(const struct intel_crtc_state * crtc_state, const struct intel_plane_state * plane_state, struct skl_wm_params * wp, int color_plane)' data-ref="skl_compute_plane_wm_params" data-ref-filename="skl_compute_plane_wm_params">skl_compute_plane_wm_params</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col7 decl" id="787crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="787crtc_state" data-ref-filename="787crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="4737">4737</th><td>			    <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col8 decl" id="788plane_state" title='plane_state' data-type='const struct intel_plane_state *' data-ref="788plane_state" data-ref-filename="788plane_state">plane_state</dfn>,</td></tr>
<tr><th id="4738">4738</th><td>			    <b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_params" title='skl_wm_params' data-ref="skl_wm_params" data-ref-filename="skl_wm_params">skl_wm_params</a> *<dfn class="local col9 decl" id="789wp" title='wp' data-type='struct skl_wm_params *' data-ref="789wp" data-ref-filename="789wp">wp</dfn>, <em>int</em> <dfn class="local col0 decl" id="790color_plane" title='color_plane' data-type='int' data-ref="790color_plane" data-ref-filename="790color_plane">color_plane</dfn>)</td></tr>
<tr><th id="4739">4739</th><td>{</td></tr>
<tr><th id="4740">4740</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col1 decl" id="791plane" title='plane' data-type='struct intel_plane *' data-ref="791plane" data-ref-filename="791plane">plane</dfn> = <a class="macro" href="intel_drv.h.html#1053" title="({ void *__mptr = (void *)(plane_state-&gt;base.plane); do { extern void __compiletime_assert_4740(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(plane_state-&gt;base.plane)), typeof(((struct intel_plane *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(plane_state-&gt;base.plane)), typeof(void))))) __compiletime_assert_4740(); } while (0); ((struct intel_plane *)(__mptr - __builtin_offsetof(struct intel_plane, base))); })" data-ref="_M/to_intel_plane">to_intel_plane</a>(<a class="local col8 ref" href="#788plane_state" title='plane_state' data-ref="788plane_state" data-ref-filename="788plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::plane" title='drm_plane_state::plane' data-ref="drm_plane_state::plane" data-ref-filename="drm_plane_state..plane">plane</a>);</td></tr>
<tr><th id="4741">4741</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer" title='drm_framebuffer' data-ref="drm_framebuffer" data-ref-filename="drm_framebuffer">drm_framebuffer</a> *<dfn class="local col2 decl" id="792fb" title='fb' data-type='const struct drm_framebuffer *' data-ref="792fb" data-ref-filename="792fb">fb</dfn> = <a class="local col8 ref" href="#788plane_state" title='plane_state' data-ref="788plane_state" data-ref-filename="788plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>;</td></tr>
<tr><th id="4742">4742</th><td>	<em>int</em> <dfn class="local col3 decl" id="793width" title='width' data-type='int' data-ref="793width" data-ref-filename="793width">width</dfn>;</td></tr>
<tr><th id="4743">4743</th><td></td></tr>
<tr><th id="4744">4744</th><td>	<b>if</b> (<a class="local col1 ref" href="#791plane" title='plane' data-ref="791plane" data-ref-filename="791plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a> == <a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>) {</td></tr>
<tr><th id="4745">4745</th><td>		<a class="local col3 ref" href="#793width" title='width' data-ref="793width" data-ref-filename="793width">width</a> = <a class="local col8 ref" href="#788plane_state" title='plane_state' data-ref="788plane_state" data-ref-filename="788plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::crtc_w" title='drm_plane_state::crtc_w' data-ref="drm_plane_state::crtc_w" data-ref-filename="drm_plane_state..crtc_w">crtc_w</a>;</td></tr>
<tr><th id="4746">4746</th><td>	} <b>else</b> {</td></tr>
<tr><th id="4747">4747</th><td>		<i>/*</i></td></tr>
<tr><th id="4748">4748</th><td><i>		 * Src coordinates are already rotated by 270 degrees for</i></td></tr>
<tr><th id="4749">4749</th><td><i>		 * the 90/270 degree plane rotation cases (to match the</i></td></tr>
<tr><th id="4750">4750</th><td><i>		 * GTT mapping), hence no need to account for rotation here.</i></td></tr>
<tr><th id="4751">4751</th><td><i>		 */</i></td></tr>
<tr><th id="4752">4752</th><td>		<a class="local col3 ref" href="#793width" title='width' data-ref="793width" data-ref-filename="793width">width</a> = <a class="ref fn" href="../../../../include/drm/drm_rect.h.html#drm_rect_width" title='drm_rect_width' data-ref="drm_rect_width" data-ref-filename="drm_rect_width">drm_rect_width</a>(&amp;<a class="local col8 ref" href="#788plane_state" title='plane_state' data-ref="788plane_state" data-ref-filename="788plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::src" title='drm_plane_state::src' data-ref="drm_plane_state::src" data-ref-filename="drm_plane_state..src">src</a>) &gt;&gt; <var>16</var>;</td></tr>
<tr><th id="4753">4753</th><td>	}</td></tr>
<tr><th id="4754">4754</th><td></td></tr>
<tr><th id="4755">4755</th><td>	<b>return</b> <a class="tu ref fn" href="#skl_compute_wm_params" title='skl_compute_wm_params' data-use='c' data-ref="skl_compute_wm_params" data-ref-filename="skl_compute_wm_params">skl_compute_wm_params</a>(<a class="local col7 ref" href="#787crtc_state" title='crtc_state' data-ref="787crtc_state" data-ref-filename="787crtc_state">crtc_state</a>, <a class="local col3 ref" href="#793width" title='width' data-ref="793width" data-ref-filename="793width">width</a>,</td></tr>
<tr><th id="4756">4756</th><td>				     <a class="local col2 ref" href="#792fb" title='fb' data-ref="792fb" data-ref-filename="792fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>, <a class="local col2 ref" href="#792fb" title='fb' data-ref="792fb" data-ref-filename="792fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::modifier" title='drm_framebuffer::modifier' data-ref="drm_framebuffer::modifier" data-ref-filename="drm_framebuffer..modifier">modifier</a>,</td></tr>
<tr><th id="4757">4757</th><td>				     <a class="local col8 ref" href="#788plane_state" title='plane_state' data-ref="788plane_state" data-ref-filename="788plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::rotation" title='drm_plane_state::rotation' data-ref="drm_plane_state::rotation" data-ref-filename="drm_plane_state..rotation">rotation</a>,</td></tr>
<tr><th id="4758">4758</th><td>				     <a class="tu ref fn" href="#skl_adjusted_plane_pixel_rate" title='skl_adjusted_plane_pixel_rate' data-use='c' data-ref="skl_adjusted_plane_pixel_rate" data-ref-filename="skl_adjusted_plane_pixel_rate">skl_adjusted_plane_pixel_rate</a>(<a class="local col7 ref" href="#787crtc_state" title='crtc_state' data-ref="787crtc_state" data-ref-filename="787crtc_state">crtc_state</a>, <a class="local col8 ref" href="#788plane_state" title='plane_state' data-ref="788plane_state" data-ref-filename="788plane_state">plane_state</a>),</td></tr>
<tr><th id="4759">4759</th><td>				     <a class="local col9 ref" href="#789wp" title='wp' data-ref="789wp" data-ref-filename="789wp">wp</a>, <a class="local col0 ref" href="#790color_plane" title='color_plane' data-ref="790color_plane" data-ref-filename="790color_plane">color_plane</a>);</td></tr>
<tr><th id="4760">4760</th><td>}</td></tr>
<tr><th id="4761">4761</th><td></td></tr>
<tr><th id="4762">4762</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="skl_wm_has_lines" title='skl_wm_has_lines' data-type='bool skl_wm_has_lines(struct drm_i915_private * dev_priv, int level)' data-ref="skl_wm_has_lines" data-ref-filename="skl_wm_has_lines">skl_wm_has_lines</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="794dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="794dev_priv" data-ref-filename="794dev_priv">dev_priv</dfn>, <em>int</em> <dfn class="local col5 decl" id="795level" title='level' data-type='int' data-ref="795level" data-ref-filename="795level">level</dfn>)</td></tr>
<tr><th id="4763">4763</th><td>{</td></tr>
<tr><th id="4764">4764</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col4 ref" href="#794dev_priv" title='dev_priv' data-ref="794dev_priv" data-ref-filename="794dev_priv">dev_priv</a>) &gt;= <var>10</var> || <a class="macro" href="i915_drv.h.html#2125" title="IS_PLATFORM(dev_priv, INTEL_GEMINILAKE)" data-ref="_M/IS_GEMINILAKE">IS_GEMINILAKE</a>(<a class="local col4 ref" href="#794dev_priv" title='dev_priv' data-ref="794dev_priv" data-ref-filename="794dev_priv">dev_priv</a>))</td></tr>
<tr><th id="4765">4765</th><td>		<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="4766">4766</th><td></td></tr>
<tr><th id="4767">4767</th><td>	<i>/* The number of lines are ignored for the level 0 watermark. */</i></td></tr>
<tr><th id="4768">4768</th><td>	<b>return</b> <a class="local col5 ref" href="#795level" title='level' data-ref="795level" data-ref-filename="795level">level</a> &gt; <var>0</var>;</td></tr>
<tr><th id="4769">4769</th><td>}</td></tr>
<tr><th id="4770">4770</th><td></td></tr>
<tr><th id="4771">4771</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="skl_compute_plane_wm" title='skl_compute_plane_wm' data-type='void skl_compute_plane_wm(const struct intel_crtc_state * cstate, int level, const struct skl_wm_params * wp, const struct skl_wm_level * result_prev, struct skl_wm_level * result)' data-ref="skl_compute_plane_wm" data-ref-filename="skl_compute_plane_wm">skl_compute_plane_wm</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col6 decl" id="796cstate" title='cstate' data-type='const struct intel_crtc_state *' data-ref="796cstate" data-ref-filename="796cstate">cstate</dfn>,</td></tr>
<tr><th id="4772">4772</th><td>				 <em>int</em> <dfn class="local col7 decl" id="797level" title='level' data-type='int' data-ref="797level" data-ref-filename="797level">level</dfn>,</td></tr>
<tr><th id="4773">4773</th><td>				 <em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_params" title='skl_wm_params' data-ref="skl_wm_params" data-ref-filename="skl_wm_params">skl_wm_params</a> *<dfn class="local col8 decl" id="798wp" title='wp' data-type='const struct skl_wm_params *' data-ref="798wp" data-ref-filename="798wp">wp</dfn>,</td></tr>
<tr><th id="4774">4774</th><td>				 <em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_level" title='skl_wm_level' data-ref="skl_wm_level" data-ref-filename="skl_wm_level">skl_wm_level</a> *<dfn class="local col9 decl" id="799result_prev" title='result_prev' data-type='const struct skl_wm_level *' data-ref="799result_prev" data-ref-filename="799result_prev">result_prev</dfn>,</td></tr>
<tr><th id="4775">4775</th><td>				 <b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_level" title='skl_wm_level' data-ref="skl_wm_level" data-ref-filename="skl_wm_level">skl_wm_level</a> *<dfn class="local col0 decl" id="800result" title='result' data-type='struct skl_wm_level *' data-ref="800result" data-ref-filename="800result">result</dfn> <i>/* out */</i>)</td></tr>
<tr><th id="4776">4776</th><td>{</td></tr>
<tr><th id="4777">4777</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="801dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="801dev_priv" data-ref-filename="801dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col6 ref" href="#796cstate" title='cstate' data-ref="796cstate" data-ref-filename="796cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="4778">4778</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col2 decl" id="802latency" title='latency' data-type='u32' data-ref="802latency" data-ref-filename="802latency">latency</dfn> = <a class="local col1 ref" href="#801dev_priv" title='dev_priv' data-ref="801dev_priv" data-ref-filename="801dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::skl_latency" title='drm_i915_private::(anonymous struct)::skl_latency' data-ref="drm_i915_private::(anonymous)::skl_latency" data-ref-filename="drm_i915_private..(anonymous)..skl_latency">skl_latency</a>[<a class="local col7 ref" href="#797level" title='level' data-ref="797level" data-ref-filename="797level">level</a>];</td></tr>
<tr><th id="4779">4779</th><td>	<a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a> <dfn class="local col3 decl" id="803method1" title='method1' data-type='uint_fixed_16_16_t' data-ref="803method1" data-ref-filename="803method1">method1</dfn>, <dfn class="local col4 decl" id="804method2" title='method2' data-type='uint_fixed_16_16_t' data-ref="804method2" data-ref-filename="804method2">method2</dfn>;</td></tr>
<tr><th id="4780">4780</th><td>	<a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a> <dfn class="local col5 decl" id="805selected_result" title='selected_result' data-type='uint_fixed_16_16_t' data-ref="805selected_result" data-ref-filename="805selected_result">selected_result</dfn>;</td></tr>
<tr><th id="4781">4781</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="806res_blocks" title='res_blocks' data-type='u32' data-ref="806res_blocks" data-ref-filename="806res_blocks">res_blocks</dfn>, <dfn class="local col7 decl" id="807res_lines" title='res_lines' data-type='u32' data-ref="807res_lines" data-ref-filename="807res_lines">res_lines</dfn>, <dfn class="local col8 decl" id="808min_ddb_alloc" title='min_ddb_alloc' data-type='u32' data-ref="808min_ddb_alloc" data-ref-filename="808min_ddb_alloc">min_ddb_alloc</dfn> = <var>0</var>;</td></tr>
<tr><th id="4782">4782</th><td></td></tr>
<tr><th id="4783">4783</th><td>	<b>if</b> (<a class="local col2 ref" href="#802latency" title='latency' data-ref="802latency" data-ref-filename="802latency">latency</a> == <var>0</var>) {</td></tr>
<tr><th id="4784">4784</th><td>		<i>/* reject it */</i></td></tr>
<tr><th id="4785">4785</th><td>		<a class="local col0 ref" href="#800result" title='result' data-ref="800result" data-ref-filename="800result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a> = <a class="macro" href="../../../../include/linux/limits.h.html#26" title="((u16)~0U)" data-ref="_M/U16_MAX">U16_MAX</a>;</td></tr>
<tr><th id="4786">4786</th><td>		<b>return</b>;</td></tr>
<tr><th id="4787">4787</th><td>	}</td></tr>
<tr><th id="4788">4788</th><td></td></tr>
<tr><th id="4789">4789</th><td>	<i>/*</i></td></tr>
<tr><th id="4790">4790</th><td><i>	 * WaIncreaseLatencyIPCEnabled: kbl,cfl</i></td></tr>
<tr><th id="4791">4791</th><td><i>	 * Display WA #1141: kbl,cfl</i></td></tr>
<tr><th id="4792">4792</th><td><i>	 */</i></td></tr>
<tr><th id="4793">4793</th><td>	<b>if</b> ((<a class="macro" href="i915_drv.h.html#2124" title="IS_PLATFORM(dev_priv, INTEL_KABYLAKE)" data-ref="_M/IS_KABYLAKE">IS_KABYLAKE</a>(<a class="local col1 ref" href="#801dev_priv" title='dev_priv' data-ref="801dev_priv" data-ref-filename="801dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2126" title="IS_PLATFORM(dev_priv, INTEL_COFFEELAKE)" data-ref="_M/IS_COFFEELAKE">IS_COFFEELAKE</a>(<a class="local col1 ref" href="#801dev_priv" title='dev_priv' data-ref="801dev_priv" data-ref-filename="801dev_priv">dev_priv</a>)) ||</td></tr>
<tr><th id="4794">4794</th><td>	    <a class="local col1 ref" href="#801dev_priv" title='dev_priv' data-ref="801dev_priv" data-ref-filename="801dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ipc_enabled" title='drm_i915_private::ipc_enabled' data-ref="drm_i915_private::ipc_enabled" data-ref-filename="drm_i915_private..ipc_enabled">ipc_enabled</a>)</td></tr>
<tr><th id="4795">4795</th><td>		<a class="local col2 ref" href="#802latency" title='latency' data-ref="802latency" data-ref-filename="802latency">latency</a> += <var>4</var>;</td></tr>
<tr><th id="4796">4796</th><td></td></tr>
<tr><th id="4797">4797</th><td>	<b>if</b> (<a class="tu ref fn" href="#skl_needs_memory_bw_wa" title='skl_needs_memory_bw_wa' data-use='c' data-ref="skl_needs_memory_bw_wa" data-ref-filename="skl_needs_memory_bw_wa">skl_needs_memory_bw_wa</a>(<a class="local col1 ref" href="#801dev_priv" title='dev_priv' data-ref="801dev_priv" data-ref-filename="801dev_priv">dev_priv</a>) &amp;&amp; <a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::x_tiled" title='skl_wm_params::x_tiled' data-ref="skl_wm_params::x_tiled" data-ref-filename="skl_wm_params..x_tiled">x_tiled</a>)</td></tr>
<tr><th id="4798">4798</th><td>		<a class="local col2 ref" href="#802latency" title='latency' data-ref="802latency" data-ref-filename="802latency">latency</a> += <var>15</var>;</td></tr>
<tr><th id="4799">4799</th><td></td></tr>
<tr><th id="4800">4800</th><td>	<a class="local col3 ref" href="#803method1" title='method1' data-ref="803method1" data-ref-filename="803method1">method1</a> = <a class="tu ref fn" href="#skl_wm_method1" title='skl_wm_method1' data-use='c' data-ref="skl_wm_method1" data-ref-filename="skl_wm_method1">skl_wm_method1</a>(<a class="local col1 ref" href="#801dev_priv" title='dev_priv' data-ref="801dev_priv" data-ref-filename="801dev_priv">dev_priv</a>, <a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::plane_pixel_rate" title='skl_wm_params::plane_pixel_rate' data-ref="skl_wm_params::plane_pixel_rate" data-ref-filename="skl_wm_params..plane_pixel_rate">plane_pixel_rate</a>,</td></tr>
<tr><th id="4801">4801</th><td>				 <a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::cpp" title='skl_wm_params::cpp' data-ref="skl_wm_params::cpp" data-ref-filename="skl_wm_params..cpp">cpp</a>, <a class="local col2 ref" href="#802latency" title='latency' data-ref="802latency" data-ref-filename="802latency">latency</a>, <a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::dbuf_block_size" title='skl_wm_params::dbuf_block_size' data-ref="skl_wm_params::dbuf_block_size" data-ref-filename="skl_wm_params..dbuf_block_size">dbuf_block_size</a>);</td></tr>
<tr><th id="4802">4802</th><td>	<a class="local col4 ref" href="#804method2" title='method2' data-ref="804method2" data-ref-filename="804method2">method2</a> = <a class="tu ref fn" href="#skl_wm_method2" title='skl_wm_method2' data-use='c' data-ref="skl_wm_method2" data-ref-filename="skl_wm_method2">skl_wm_method2</a>(<a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::plane_pixel_rate" title='skl_wm_params::plane_pixel_rate' data-ref="skl_wm_params::plane_pixel_rate" data-ref-filename="skl_wm_params..plane_pixel_rate">plane_pixel_rate</a>,</td></tr>
<tr><th id="4803">4803</th><td>				 <a class="local col6 ref" href="#796cstate" title='cstate' data-ref="796cstate" data-ref-filename="796cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>.<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_htotal" title='drm_display_mode::crtc_htotal' data-ref="drm_display_mode::crtc_htotal" data-ref-filename="drm_display_mode..crtc_htotal">crtc_htotal</a>,</td></tr>
<tr><th id="4804">4804</th><td>				 <a class="local col2 ref" href="#802latency" title='latency' data-ref="802latency" data-ref-filename="802latency">latency</a>,</td></tr>
<tr><th id="4805">4805</th><td>				 <a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::plane_blocks_per_line" title='skl_wm_params::plane_blocks_per_line' data-ref="skl_wm_params::plane_blocks_per_line" data-ref-filename="skl_wm_params..plane_blocks_per_line">plane_blocks_per_line</a>);</td></tr>
<tr><th id="4806">4806</th><td></td></tr>
<tr><th id="4807">4807</th><td>	<b>if</b> (<a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_tiled" title='skl_wm_params::y_tiled' data-ref="skl_wm_params::y_tiled" data-ref-filename="skl_wm_params..y_tiled">y_tiled</a>) {</td></tr>
<tr><th id="4808">4808</th><td>		<a class="local col5 ref" href="#805selected_result" title='selected_result' data-ref="805selected_result" data-ref-filename="805selected_result">selected_result</a> = <a class="ref fn" href="i915_fixed.h.html#max_fixed16" title='max_fixed16' data-ref="max_fixed16" data-ref-filename="max_fixed16">max_fixed16</a>(<a class="local col4 ref" href="#804method2" title='method2' data-ref="804method2" data-ref-filename="804method2">method2</a>, <a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_tile_minimum" title='skl_wm_params::y_tile_minimum' data-ref="skl_wm_params::y_tile_minimum" data-ref-filename="skl_wm_params..y_tile_minimum">y_tile_minimum</a>);</td></tr>
<tr><th id="4809">4809</th><td>	} <b>else</b> {</td></tr>
<tr><th id="4810">4810</th><td>		<b>if</b> ((<a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::cpp" title='skl_wm_params::cpp' data-ref="skl_wm_params::cpp" data-ref-filename="skl_wm_params..cpp">cpp</a> * <a class="local col6 ref" href="#796cstate" title='cstate' data-ref="796cstate" data-ref-filename="796cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::adjusted_mode" title='drm_crtc_state::adjusted_mode' data-ref="drm_crtc_state::adjusted_mode" data-ref-filename="drm_crtc_state..adjusted_mode">adjusted_mode</a>.<a class="ref field" href="../../../../include/drm/drm_modes.h.html#drm_display_mode::crtc_htotal" title='drm_display_mode::crtc_htotal' data-ref="drm_display_mode::crtc_htotal" data-ref-filename="drm_display_mode..crtc_htotal">crtc_htotal</a> /</td></tr>
<tr><th id="4811">4811</th><td>		     <a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::dbuf_block_size" title='skl_wm_params::dbuf_block_size' data-ref="skl_wm_params::dbuf_block_size" data-ref-filename="skl_wm_params..dbuf_block_size">dbuf_block_size</a> &lt; <var>1</var>) &amp;&amp;</td></tr>
<tr><th id="4812">4812</th><td>		     (<a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::plane_bytes_per_line" title='skl_wm_params::plane_bytes_per_line' data-ref="skl_wm_params::plane_bytes_per_line" data-ref-filename="skl_wm_params..plane_bytes_per_line">plane_bytes_per_line</a> / <a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::dbuf_block_size" title='skl_wm_params::dbuf_block_size' data-ref="skl_wm_params::dbuf_block_size" data-ref-filename="skl_wm_params..dbuf_block_size">dbuf_block_size</a> &lt; <var>1</var>)) {</td></tr>
<tr><th id="4813">4813</th><td>			<a class="local col5 ref" href="#805selected_result" title='selected_result' data-ref="805selected_result" data-ref-filename="805selected_result">selected_result</a> = <a class="local col4 ref" href="#804method2" title='method2' data-ref="804method2" data-ref-filename="804method2">method2</a>;</td></tr>
<tr><th id="4814">4814</th><td>		} <b>else</b> <b>if</b> (<a class="local col2 ref" href="#802latency" title='latency' data-ref="802latency" data-ref-filename="802latency">latency</a> &gt;= <a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::linetime_us" title='skl_wm_params::linetime_us' data-ref="skl_wm_params::linetime_us" data-ref-filename="skl_wm_params..linetime_us">linetime_us</a>) {</td></tr>
<tr><th id="4815">4815</th><td>			<b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col1 ref" href="#801dev_priv" title='dev_priv' data-ref="801dev_priv" data-ref-filename="801dev_priv">dev_priv</a>, <var>9</var>) &amp;&amp;</td></tr>
<tr><th id="4816">4816</th><td>			    !<a class="macro" href="i915_drv.h.html#2125" title="IS_PLATFORM(dev_priv, INTEL_GEMINILAKE)" data-ref="_M/IS_GEMINILAKE">IS_GEMINILAKE</a>(<a class="local col1 ref" href="#801dev_priv" title='dev_priv' data-ref="801dev_priv" data-ref-filename="801dev_priv">dev_priv</a>))</td></tr>
<tr><th id="4817">4817</th><td>				<a class="local col5 ref" href="#805selected_result" title='selected_result' data-ref="805selected_result" data-ref-filename="805selected_result">selected_result</a> = <a class="ref fn" href="i915_fixed.h.html#min_fixed16" title='min_fixed16' data-ref="min_fixed16" data-ref-filename="min_fixed16">min_fixed16</a>(<a class="local col3 ref" href="#803method1" title='method1' data-ref="803method1" data-ref-filename="803method1">method1</a>, <a class="local col4 ref" href="#804method2" title='method2' data-ref="804method2" data-ref-filename="804method2">method2</a>);</td></tr>
<tr><th id="4818">4818</th><td>			<b>else</b></td></tr>
<tr><th id="4819">4819</th><td>				<a class="local col5 ref" href="#805selected_result" title='selected_result' data-ref="805selected_result" data-ref-filename="805selected_result">selected_result</a> = <a class="local col4 ref" href="#804method2" title='method2' data-ref="804method2" data-ref-filename="804method2">method2</a>;</td></tr>
<tr><th id="4820">4820</th><td>		} <b>else</b> {</td></tr>
<tr><th id="4821">4821</th><td>			<a class="local col5 ref" href="#805selected_result" title='selected_result' data-ref="805selected_result" data-ref-filename="805selected_result">selected_result</a> = <a class="local col3 ref" href="#803method1" title='method1' data-ref="803method1" data-ref-filename="803method1">method1</a>;</td></tr>
<tr><th id="4822">4822</th><td>		}</td></tr>
<tr><th id="4823">4823</th><td>	}</td></tr>
<tr><th id="4824">4824</th><td></td></tr>
<tr><th id="4825">4825</th><td>	<a class="local col6 ref" href="#806res_blocks" title='res_blocks' data-ref="806res_blocks" data-ref-filename="806res_blocks">res_blocks</a> = <a class="ref fn" href="i915_fixed.h.html#fixed16_to_u32_round_up" title='fixed16_to_u32_round_up' data-ref="fixed16_to_u32_round_up" data-ref-filename="fixed16_to_u32_round_up">fixed16_to_u32_round_up</a>(<a class="local col5 ref" href="#805selected_result" title='selected_result' data-ref="805selected_result" data-ref-filename="805selected_result">selected_result</a>) + <var>1</var>;</td></tr>
<tr><th id="4826">4826</th><td>	<a class="local col7 ref" href="#807res_lines" title='res_lines' data-ref="807res_lines" data-ref-filename="807res_lines">res_lines</a> = <a class="ref fn" href="i915_fixed.h.html#div_round_up_fixed16" title='div_round_up_fixed16' data-ref="div_round_up_fixed16" data-ref-filename="div_round_up_fixed16">div_round_up_fixed16</a>(<a class="local col5 ref" href="#805selected_result" title='selected_result' data-ref="805selected_result" data-ref-filename="805selected_result">selected_result</a>,</td></tr>
<tr><th id="4827">4827</th><td>					 <a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::plane_blocks_per_line" title='skl_wm_params::plane_blocks_per_line' data-ref="skl_wm_params::plane_blocks_per_line" data-ref-filename="skl_wm_params..plane_blocks_per_line">plane_blocks_per_line</a>);</td></tr>
<tr><th id="4828">4828</th><td></td></tr>
<tr><th id="4829">4829</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2231" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; !((&amp;(dev_priv)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_BC">IS_GEN9_BC</a>(<a class="local col1 ref" href="#801dev_priv" title='dev_priv' data-ref="801dev_priv" data-ref-filename="801dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2123" title="IS_PLATFORM(dev_priv, INTEL_BROXTON)" data-ref="_M/IS_BROXTON">IS_BROXTON</a>(<a class="local col1 ref" href="#801dev_priv" title='dev_priv' data-ref="801dev_priv" data-ref-filename="801dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="4830">4830</th><td>		<i>/* Display WA #1125: skl,bxt,kbl */</i></td></tr>
<tr><th id="4831">4831</th><td>		<b>if</b> (<a class="local col7 ref" href="#797level" title='level' data-ref="797level" data-ref-filename="797level">level</a> == <var>0</var> &amp;&amp; <a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::rc_surface" title='skl_wm_params::rc_surface' data-ref="skl_wm_params::rc_surface" data-ref-filename="skl_wm_params..rc_surface">rc_surface</a>)</td></tr>
<tr><th id="4832">4832</th><td>			<a class="local col6 ref" href="#806res_blocks" title='res_blocks' data-ref="806res_blocks" data-ref-filename="806res_blocks">res_blocks</a> +=</td></tr>
<tr><th id="4833">4833</th><td>				<a class="ref fn" href="i915_fixed.h.html#fixed16_to_u32_round_up" title='fixed16_to_u32_round_up' data-ref="fixed16_to_u32_round_up" data-ref-filename="fixed16_to_u32_round_up">fixed16_to_u32_round_up</a>(<a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_tile_minimum" title='skl_wm_params::y_tile_minimum' data-ref="skl_wm_params::y_tile_minimum" data-ref-filename="skl_wm_params..y_tile_minimum">y_tile_minimum</a>);</td></tr>
<tr><th id="4834">4834</th><td></td></tr>
<tr><th id="4835">4835</th><td>		<i>/* Display WA #1126: skl,bxt,kbl */</i></td></tr>
<tr><th id="4836">4836</th><td>		<b>if</b> (<a class="local col7 ref" href="#797level" title='level' data-ref="797level" data-ref-filename="797level">level</a> &gt;= <var>1</var> &amp;&amp; <a class="local col7 ref" href="#797level" title='level' data-ref="797level" data-ref-filename="797level">level</a> &lt;= <var>7</var>) {</td></tr>
<tr><th id="4837">4837</th><td>			<b>if</b> (<a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_tiled" title='skl_wm_params::y_tiled' data-ref="skl_wm_params::y_tiled" data-ref-filename="skl_wm_params..y_tiled">y_tiled</a>) {</td></tr>
<tr><th id="4838">4838</th><td>				<a class="local col6 ref" href="#806res_blocks" title='res_blocks' data-ref="806res_blocks" data-ref-filename="806res_blocks">res_blocks</a> +=</td></tr>
<tr><th id="4839">4839</th><td>				    <a class="ref fn" href="i915_fixed.h.html#fixed16_to_u32_round_up" title='fixed16_to_u32_round_up' data-ref="fixed16_to_u32_round_up" data-ref-filename="fixed16_to_u32_round_up">fixed16_to_u32_round_up</a>(<a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_tile_minimum" title='skl_wm_params::y_tile_minimum' data-ref="skl_wm_params::y_tile_minimum" data-ref-filename="skl_wm_params..y_tile_minimum">y_tile_minimum</a>);</td></tr>
<tr><th id="4840">4840</th><td>				<a class="local col7 ref" href="#807res_lines" title='res_lines' data-ref="807res_lines" data-ref-filename="807res_lines">res_lines</a> += <a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_min_scanlines" title='skl_wm_params::y_min_scanlines' data-ref="skl_wm_params::y_min_scanlines" data-ref-filename="skl_wm_params..y_min_scanlines">y_min_scanlines</a>;</td></tr>
<tr><th id="4841">4841</th><td>			} <b>else</b> {</td></tr>
<tr><th id="4842">4842</th><td>				<a class="local col6 ref" href="#806res_blocks" title='res_blocks' data-ref="806res_blocks" data-ref-filename="806res_blocks">res_blocks</a>++;</td></tr>
<tr><th id="4843">4843</th><td>			}</td></tr>
<tr><th id="4844">4844</th><td></td></tr>
<tr><th id="4845">4845</th><td>			<i>/*</i></td></tr>
<tr><th id="4846">4846</th><td><i>			 * Make sure result blocks for higher latency levels are</i></td></tr>
<tr><th id="4847">4847</th><td><i>			 * atleast as high as level below the current level.</i></td></tr>
<tr><th id="4848">4848</th><td><i>			 * Assumption in DDB algorithm optimization for special</i></td></tr>
<tr><th id="4849">4849</th><td><i>			 * cases. Also covers Display WA #1125 for RC.</i></td></tr>
<tr><th id="4850">4850</th><td><i>			 */</i></td></tr>
<tr><th id="4851">4851</th><td>			<b>if</b> (<a class="local col9 ref" href="#799result_prev" title='result_prev' data-ref="799result_prev" data-ref-filename="799result_prev">result_prev</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a> &gt; <a class="local col6 ref" href="#806res_blocks" title='res_blocks' data-ref="806res_blocks" data-ref-filename="806res_blocks">res_blocks</a>)</td></tr>
<tr><th id="4852">4852</th><td>				<a class="local col6 ref" href="#806res_blocks" title='res_blocks' data-ref="806res_blocks" data-ref-filename="806res_blocks">res_blocks</a> = <a class="local col9 ref" href="#799result_prev" title='result_prev' data-ref="799result_prev" data-ref-filename="799result_prev">result_prev</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>;</td></tr>
<tr><th id="4853">4853</th><td>		}</td></tr>
<tr><th id="4854">4854</th><td>	}</td></tr>
<tr><th id="4855">4855</th><td></td></tr>
<tr><th id="4856">4856</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col1 ref" href="#801dev_priv" title='dev_priv' data-ref="801dev_priv" data-ref-filename="801dev_priv">dev_priv</a>) &gt;= <var>11</var>) {</td></tr>
<tr><th id="4857">4857</th><td>		<b>if</b> (<a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_tiled" title='skl_wm_params::y_tiled' data-ref="skl_wm_params::y_tiled" data-ref-filename="skl_wm_params..y_tiled">y_tiled</a>) {</td></tr>
<tr><th id="4858">4858</th><td>			<em>int</em> <dfn class="local col9 decl" id="809extra_lines" title='extra_lines' data-type='int' data-ref="809extra_lines" data-ref-filename="809extra_lines">extra_lines</dfn>;</td></tr>
<tr><th id="4859">4859</th><td></td></tr>
<tr><th id="4860">4860</th><td>			<b>if</b> (<a class="local col7 ref" href="#807res_lines" title='res_lines' data-ref="807res_lines" data-ref-filename="807res_lines">res_lines</a> % <a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_min_scanlines" title='skl_wm_params::y_min_scanlines' data-ref="skl_wm_params::y_min_scanlines" data-ref-filename="skl_wm_params..y_min_scanlines">y_min_scanlines</a> == <var>0</var>)</td></tr>
<tr><th id="4861">4861</th><td>				<a class="local col9 ref" href="#809extra_lines" title='extra_lines' data-ref="809extra_lines" data-ref-filename="809extra_lines">extra_lines</a> = <a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_min_scanlines" title='skl_wm_params::y_min_scanlines' data-ref="skl_wm_params::y_min_scanlines" data-ref-filename="skl_wm_params..y_min_scanlines">y_min_scanlines</a>;</td></tr>
<tr><th id="4862">4862</th><td>			<b>else</b></td></tr>
<tr><th id="4863">4863</th><td>				<a class="local col9 ref" href="#809extra_lines" title='extra_lines' data-ref="809extra_lines" data-ref-filename="809extra_lines">extra_lines</a> = <a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_min_scanlines" title='skl_wm_params::y_min_scanlines' data-ref="skl_wm_params::y_min_scanlines" data-ref-filename="skl_wm_params..y_min_scanlines">y_min_scanlines</a> * <var>2</var> -</td></tr>
<tr><th id="4864">4864</th><td>					<a class="local col7 ref" href="#807res_lines" title='res_lines' data-ref="807res_lines" data-ref-filename="807res_lines">res_lines</a> % <a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_min_scanlines" title='skl_wm_params::y_min_scanlines' data-ref="skl_wm_params::y_min_scanlines" data-ref-filename="skl_wm_params..y_min_scanlines">y_min_scanlines</a>;</td></tr>
<tr><th id="4865">4865</th><td></td></tr>
<tr><th id="4866">4866</th><td>			<a class="local col8 ref" href="#808min_ddb_alloc" title='min_ddb_alloc' data-ref="808min_ddb_alloc" data-ref-filename="808min_ddb_alloc">min_ddb_alloc</a> = <a class="ref fn" href="i915_fixed.h.html#mul_round_up_u32_fixed16" title='mul_round_up_u32_fixed16' data-ref="mul_round_up_u32_fixed16" data-ref-filename="mul_round_up_u32_fixed16">mul_round_up_u32_fixed16</a>(<a class="local col7 ref" href="#807res_lines" title='res_lines' data-ref="807res_lines" data-ref-filename="807res_lines">res_lines</a> + <a class="local col9 ref" href="#809extra_lines" title='extra_lines' data-ref="809extra_lines" data-ref-filename="809extra_lines">extra_lines</a>,</td></tr>
<tr><th id="4867">4867</th><td>								 <a class="local col8 ref" href="#798wp" title='wp' data-ref="798wp" data-ref-filename="798wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::plane_blocks_per_line" title='skl_wm_params::plane_blocks_per_line' data-ref="skl_wm_params::plane_blocks_per_line" data-ref-filename="skl_wm_params..plane_blocks_per_line">plane_blocks_per_line</a>);</td></tr>
<tr><th id="4868">4868</th><td>		} <b>else</b> {</td></tr>
<tr><th id="4869">4869</th><td>			<a class="local col8 ref" href="#808min_ddb_alloc" title='min_ddb_alloc' data-ref="808min_ddb_alloc" data-ref-filename="808min_ddb_alloc">min_ddb_alloc</a> = <a class="local col6 ref" href="#806res_blocks" title='res_blocks' data-ref="806res_blocks" data-ref-filename="806res_blocks">res_blocks</a> +</td></tr>
<tr><th id="4870">4870</th><td>				<a class="macro" href="../../../../include/linux/kernel.h.html#93" title="__KERNEL_DIV_ROUND_UP" data-ref="_M/DIV_ROUND_UP">DIV_ROUND_UP</a>(<a class="local col6 ref" href="#806res_blocks" title='res_blocks' data-ref="806res_blocks" data-ref-filename="806res_blocks">res_blocks</a>, <var>10</var>);</td></tr>
<tr><th id="4871">4871</th><td>		}</td></tr>
<tr><th id="4872">4872</th><td>	}</td></tr>
<tr><th id="4873">4873</th><td></td></tr>
<tr><th id="4874">4874</th><td>	<b>if</b> (!<a class="tu ref fn" href="#skl_wm_has_lines" title='skl_wm_has_lines' data-use='c' data-ref="skl_wm_has_lines" data-ref-filename="skl_wm_has_lines">skl_wm_has_lines</a>(<a class="local col1 ref" href="#801dev_priv" title='dev_priv' data-ref="801dev_priv" data-ref-filename="801dev_priv">dev_priv</a>, <a class="local col7 ref" href="#797level" title='level' data-ref="797level" data-ref-filename="797level">level</a>))</td></tr>
<tr><th id="4875">4875</th><td>		<a class="local col7 ref" href="#807res_lines" title='res_lines' data-ref="807res_lines" data-ref-filename="807res_lines">res_lines</a> = <var>0</var>;</td></tr>
<tr><th id="4876">4876</th><td></td></tr>
<tr><th id="4877">4877</th><td>	<b>if</b> (<a class="local col7 ref" href="#807res_lines" title='res_lines' data-ref="807res_lines" data-ref-filename="807res_lines">res_lines</a> &gt; <var>31</var>) {</td></tr>
<tr><th id="4878">4878</th><td>		<i>/* reject it */</i></td></tr>
<tr><th id="4879">4879</th><td>		<a class="local col0 ref" href="#800result" title='result' data-ref="800result" data-ref-filename="800result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a> = <a class="macro" href="../../../../include/linux/limits.h.html#26" title="((u16)~0U)" data-ref="_M/U16_MAX">U16_MAX</a>;</td></tr>
<tr><th id="4880">4880</th><td>		<b>return</b>;</td></tr>
<tr><th id="4881">4881</th><td>	}</td></tr>
<tr><th id="4882">4882</th><td></td></tr>
<tr><th id="4883">4883</th><td>	<i>/*</i></td></tr>
<tr><th id="4884">4884</th><td><i>	 * If res_lines is valid, assume we can use this watermark level</i></td></tr>
<tr><th id="4885">4885</th><td><i>	 * for now.  We'll come back and disable it after we calculate the</i></td></tr>
<tr><th id="4886">4886</th><td><i>	 * DDB allocation if it turns out we don't actually have enough</i></td></tr>
<tr><th id="4887">4887</th><td><i>	 * blocks to satisfy it.</i></td></tr>
<tr><th id="4888">4888</th><td><i>	 */</i></td></tr>
<tr><th id="4889">4889</th><td>	<a class="local col0 ref" href="#800result" title='result' data-ref="800result" data-ref-filename="800result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a> = <a class="local col6 ref" href="#806res_blocks" title='res_blocks' data-ref="806res_blocks" data-ref-filename="806res_blocks">res_blocks</a>;</td></tr>
<tr><th id="4890">4890</th><td>	<a class="local col0 ref" href="#800result" title='result' data-ref="800result" data-ref-filename="800result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a> = <a class="local col7 ref" href="#807res_lines" title='res_lines' data-ref="807res_lines" data-ref-filename="807res_lines">res_lines</a>;</td></tr>
<tr><th id="4891">4891</th><td>	<i>/* Bspec says: value &gt;= plane ddb allocation -&gt; invalid, hence the +1 here */</i></td></tr>
<tr><th id="4892">4892</th><td>	<a class="local col0 ref" href="#800result" title='result' data-ref="800result" data-ref-filename="800result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(min_ddb_alloc) *)1 == (typeof(res_blocks) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(min_ddb_alloc) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(res_blocks) * 0l)) : (int *)8))))), ((min_ddb_alloc) &gt; (res_blocks) ? (min_ddb_alloc) : (res_blocks)), ({ typeof(min_ddb_alloc) __UNIQUE_ID___x435 = (min_ddb_alloc); typeof(res_blocks) __UNIQUE_ID___y436 = (res_blocks); ((__UNIQUE_ID___x435) &gt; (__UNIQUE_ID___y436) ? (__UNIQUE_ID___x435) : (__UNIQUE_ID___y436)); }))" data-ref="_M/max">max</a>(<a class="local col8 ref" href="#808min_ddb_alloc" title='min_ddb_alloc' data-ref="808min_ddb_alloc" data-ref-filename="808min_ddb_alloc">min_ddb_alloc</a>, <a class="local col6 ref" href="#806res_blocks" title='res_blocks' data-ref="806res_blocks" data-ref-filename="806res_blocks">res_blocks</a>) + <var>1</var>;</td></tr>
<tr><th id="4893">4893</th><td>	<a class="local col0 ref" href="#800result" title='result' data-ref="800result" data-ref-filename="800result">result</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="4894">4894</th><td>}</td></tr>
<tr><th id="4895">4895</th><td></td></tr>
<tr><th id="4896">4896</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="4897">4897</th><td><dfn class="tu decl def fn" id="skl_compute_wm_levels" title='skl_compute_wm_levels' data-type='void skl_compute_wm_levels(const struct intel_crtc_state * cstate, const struct skl_wm_params * wm_params, struct skl_wm_level * levels)' data-ref="skl_compute_wm_levels" data-ref-filename="skl_compute_wm_levels">skl_compute_wm_levels</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col0 decl" id="810cstate" title='cstate' data-type='const struct intel_crtc_state *' data-ref="810cstate" data-ref-filename="810cstate">cstate</dfn>,</td></tr>
<tr><th id="4898">4898</th><td>		      <em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_params" title='skl_wm_params' data-ref="skl_wm_params" data-ref-filename="skl_wm_params">skl_wm_params</a> *<dfn class="local col1 decl" id="811wm_params" title='wm_params' data-type='const struct skl_wm_params *' data-ref="811wm_params" data-ref-filename="811wm_params">wm_params</dfn>,</td></tr>
<tr><th id="4899">4899</th><td>		      <b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_level" title='skl_wm_level' data-ref="skl_wm_level" data-ref-filename="skl_wm_level">skl_wm_level</a> *<dfn class="local col2 decl" id="812levels" title='levels' data-type='struct skl_wm_level *' data-ref="812levels" data-ref-filename="812levels">levels</dfn>)</td></tr>
<tr><th id="4900">4900</th><td>{</td></tr>
<tr><th id="4901">4901</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="813dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="813dev_priv" data-ref-filename="813dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col0 ref" href="#810cstate" title='cstate' data-ref="810cstate" data-ref-filename="810cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="4902">4902</th><td>	<em>int</em> <dfn class="local col4 decl" id="814level" title='level' data-type='int' data-ref="814level" data-ref-filename="814level">level</dfn>, <dfn class="local col5 decl" id="815max_level" title='max_level' data-type='int' data-ref="815max_level" data-ref-filename="815max_level">max_level</dfn> = <a class="ref fn" href="#ilk_wm_max_level" title='ilk_wm_max_level' data-ref="ilk_wm_max_level" data-ref-filename="ilk_wm_max_level">ilk_wm_max_level</a>(<a class="local col3 ref" href="#813dev_priv" title='dev_priv' data-ref="813dev_priv" data-ref-filename="813dev_priv">dev_priv</a>);</td></tr>
<tr><th id="4903">4903</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_level" title='skl_wm_level' data-ref="skl_wm_level" data-ref-filename="skl_wm_level">skl_wm_level</a> *<dfn class="local col6 decl" id="816result_prev" title='result_prev' data-type='struct skl_wm_level *' data-ref="816result_prev" data-ref-filename="816result_prev">result_prev</dfn> = &amp;<a class="local col2 ref" href="#812levels" title='levels' data-ref="812levels" data-ref-filename="812levels">levels</a>[<var>0</var>];</td></tr>
<tr><th id="4904">4904</th><td></td></tr>
<tr><th id="4905">4905</th><td>	<b>for</b> (<a class="local col4 ref" href="#814level" title='level' data-ref="814level" data-ref-filename="814level">level</a> = <var>0</var>; <a class="local col4 ref" href="#814level" title='level' data-ref="814level" data-ref-filename="814level">level</a> &lt;= <a class="local col5 ref" href="#815max_level" title='max_level' data-ref="815max_level" data-ref-filename="815max_level">max_level</a>; <a class="local col4 ref" href="#814level" title='level' data-ref="814level" data-ref-filename="814level">level</a>++) {</td></tr>
<tr><th id="4906">4906</th><td>		<b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_level" title='skl_wm_level' data-ref="skl_wm_level" data-ref-filename="skl_wm_level">skl_wm_level</a> *<dfn class="local col7 decl" id="817result" title='result' data-type='struct skl_wm_level *' data-ref="817result" data-ref-filename="817result">result</dfn> = &amp;<a class="local col2 ref" href="#812levels" title='levels' data-ref="812levels" data-ref-filename="812levels">levels</a>[<a class="local col4 ref" href="#814level" title='level' data-ref="814level" data-ref-filename="814level">level</a>];</td></tr>
<tr><th id="4907">4907</th><td></td></tr>
<tr><th id="4908">4908</th><td>		<a class="tu ref fn" href="#skl_compute_plane_wm" title='skl_compute_plane_wm' data-use='c' data-ref="skl_compute_plane_wm" data-ref-filename="skl_compute_plane_wm">skl_compute_plane_wm</a>(<a class="local col0 ref" href="#810cstate" title='cstate' data-ref="810cstate" data-ref-filename="810cstate">cstate</a>, <a class="local col4 ref" href="#814level" title='level' data-ref="814level" data-ref-filename="814level">level</a>, <a class="local col1 ref" href="#811wm_params" title='wm_params' data-ref="811wm_params" data-ref-filename="811wm_params">wm_params</a>,</td></tr>
<tr><th id="4909">4909</th><td>				     <a class="local col6 ref" href="#816result_prev" title='result_prev' data-ref="816result_prev" data-ref-filename="816result_prev">result_prev</a>, <a class="local col7 ref" href="#817result" title='result' data-ref="817result" data-ref-filename="817result">result</a>);</td></tr>
<tr><th id="4910">4910</th><td></td></tr>
<tr><th id="4911">4911</th><td>		<a class="local col6 ref" href="#816result_prev" title='result_prev' data-ref="816result_prev" data-ref-filename="816result_prev">result_prev</a> = <a class="local col7 ref" href="#817result" title='result' data-ref="817result" data-ref-filename="817result">result</a>;</td></tr>
<tr><th id="4912">4912</th><td>	}</td></tr>
<tr><th id="4913">4913</th><td>}</td></tr>
<tr><th id="4914">4914</th><td></td></tr>
<tr><th id="4915">4915</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a></td></tr>
<tr><th id="4916">4916</th><td><dfn class="tu decl def fn" id="skl_compute_linetime_wm" title='skl_compute_linetime_wm' data-type='u32 skl_compute_linetime_wm(const struct intel_crtc_state * cstate)' data-ref="skl_compute_linetime_wm" data-ref-filename="skl_compute_linetime_wm">skl_compute_linetime_wm</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col8 decl" id="818cstate" title='cstate' data-type='const struct intel_crtc_state *' data-ref="818cstate" data-ref-filename="818cstate">cstate</dfn>)</td></tr>
<tr><th id="4917">4917</th><td>{</td></tr>
<tr><th id="4918">4918</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_state" title='drm_atomic_state' data-ref="drm_atomic_state" data-ref-filename="drm_atomic_state">drm_atomic_state</a> *<dfn class="local col9 decl" id="819state" title='state' data-type='struct drm_atomic_state *' data-ref="819state" data-ref-filename="819state">state</dfn> = <a class="local col8 ref" href="#818cstate" title='cstate' data-ref="818cstate" data-ref-filename="818cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::state" title='drm_crtc_state::state' data-ref="drm_crtc_state::state" data-ref-filename="drm_crtc_state..state">state</a>;</td></tr>
<tr><th id="4919">4919</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="820dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="820dev_priv" data-ref-filename="820dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col9 ref" href="#819state" title='state' data-ref="819state" data-ref-filename="819state">state</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_state::dev" title='drm_atomic_state::dev' data-ref="drm_atomic_state::dev" data-ref-filename="drm_atomic_state..dev">dev</a>);</td></tr>
<tr><th id="4920">4920</th><td>	<a class="typedef" href="i915_fixed.h.html#uint_fixed_16_16_t" title='uint_fixed_16_16_t' data-type='struct uint_fixed_16_16_t' data-ref="uint_fixed_16_16_t" data-ref-filename="uint_fixed_16_16_t">uint_fixed_16_16_t</a> <dfn class="local col1 decl" id="821linetime_us" title='linetime_us' data-type='uint_fixed_16_16_t' data-ref="821linetime_us" data-ref-filename="821linetime_us">linetime_us</dfn>;</td></tr>
<tr><th id="4921">4921</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col2 decl" id="822linetime_wm" title='linetime_wm' data-type='u32' data-ref="822linetime_wm" data-ref-filename="822linetime_wm">linetime_wm</dfn>;</td></tr>
<tr><th id="4922">4922</th><td></td></tr>
<tr><th id="4923">4923</th><td>	<a class="local col1 ref" href="#821linetime_us" title='linetime_us' data-ref="821linetime_us" data-ref-filename="821linetime_us">linetime_us</a> = <a class="tu ref fn" href="#intel_get_linetime_us" title='intel_get_linetime_us' data-use='c' data-ref="intel_get_linetime_us" data-ref-filename="intel_get_linetime_us">intel_get_linetime_us</a>(<a class="local col8 ref" href="#818cstate" title='cstate' data-ref="818cstate" data-ref-filename="818cstate">cstate</a>);</td></tr>
<tr><th id="4924">4924</th><td>	<a class="local col2 ref" href="#822linetime_wm" title='linetime_wm' data-ref="822linetime_wm" data-ref-filename="822linetime_wm">linetime_wm</a> = <a class="ref fn" href="i915_fixed.h.html#fixed16_to_u32_round_up" title='fixed16_to_u32_round_up' data-ref="fixed16_to_u32_round_up" data-ref-filename="fixed16_to_u32_round_up">fixed16_to_u32_round_up</a>(<a class="ref fn" href="i915_fixed.h.html#mul_u32_fixed16" title='mul_u32_fixed16' data-ref="mul_u32_fixed16" data-ref-filename="mul_u32_fixed16">mul_u32_fixed16</a>(<var>8</var>, <a class="local col1 ref" href="#821linetime_us" title='linetime_us' data-ref="821linetime_us" data-ref-filename="821linetime_us">linetime_us</a>));</td></tr>
<tr><th id="4925">4925</th><td></td></tr>
<tr><th id="4926">4926</th><td>	<i>/* Display WA #1135: BXT:ALL GLK:ALL */</i></td></tr>
<tr><th id="4927">4927</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2230" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_LP">IS_GEN9_LP</a>(<a class="local col0 ref" href="#820dev_priv" title='dev_priv' data-ref="820dev_priv" data-ref-filename="820dev_priv">dev_priv</a>) &amp;&amp; <a class="local col0 ref" href="#820dev_priv" title='dev_priv' data-ref="820dev_priv" data-ref-filename="820dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ipc_enabled" title='drm_i915_private::ipc_enabled' data-ref="drm_i915_private::ipc_enabled" data-ref-filename="drm_i915_private..ipc_enabled">ipc_enabled</a>)</td></tr>
<tr><th id="4928">4928</th><td>		<a class="local col2 ref" href="#822linetime_wm" title='linetime_wm' data-ref="822linetime_wm" data-ref-filename="822linetime_wm">linetime_wm</a> /= <var>2</var>;</td></tr>
<tr><th id="4929">4929</th><td></td></tr>
<tr><th id="4930">4930</th><td>	<b>return</b> <a class="local col2 ref" href="#822linetime_wm" title='linetime_wm' data-ref="822linetime_wm" data-ref-filename="822linetime_wm">linetime_wm</a>;</td></tr>
<tr><th id="4931">4931</th><td>}</td></tr>
<tr><th id="4932">4932</th><td></td></tr>
<tr><th id="4933">4933</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="skl_compute_transition_wm" title='skl_compute_transition_wm' data-type='void skl_compute_transition_wm(const struct intel_crtc_state * cstate, const struct skl_wm_params * wp, struct skl_plane_wm * wm)' data-ref="skl_compute_transition_wm" data-ref-filename="skl_compute_transition_wm">skl_compute_transition_wm</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col3 decl" id="823cstate" title='cstate' data-type='const struct intel_crtc_state *' data-ref="823cstate" data-ref-filename="823cstate">cstate</dfn>,</td></tr>
<tr><th id="4934">4934</th><td>				      <em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_params" title='skl_wm_params' data-ref="skl_wm_params" data-ref-filename="skl_wm_params">skl_wm_params</a> *<dfn class="local col4 decl" id="824wp" title='wp' data-type='const struct skl_wm_params *' data-ref="824wp" data-ref-filename="824wp">wp</dfn>,</td></tr>
<tr><th id="4935">4935</th><td>				      <b>struct</b> <a class="type" href="intel_drv.h.html#skl_plane_wm" title='skl_plane_wm' data-ref="skl_plane_wm" data-ref-filename="skl_plane_wm">skl_plane_wm</a> *<dfn class="local col5 decl" id="825wm" title='wm' data-type='struct skl_plane_wm *' data-ref="825wm" data-ref-filename="825wm">wm</dfn>)</td></tr>
<tr><th id="4936">4936</th><td>{</td></tr>
<tr><th id="4937">4937</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_device.h.html#drm_device" title='drm_device' data-ref="drm_device" data-ref-filename="drm_device">drm_device</a> *<dfn class="local col6 decl" id="826dev" title='dev' data-type='struct drm_device *' data-ref="826dev" data-ref-filename="826dev">dev</dfn> = <a class="local col3 ref" href="#823cstate" title='cstate' data-ref="823cstate" data-ref-filename="823cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>;</td></tr>
<tr><th id="4938">4938</th><td>	<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="827dev_priv" title='dev_priv' data-type='const struct drm_i915_private *' data-ref="827dev_priv" data-ref-filename="827dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col6 ref" href="#826dev" title='dev' data-ref="826dev" data-ref-filename="826dev">dev</a>);</td></tr>
<tr><th id="4939">4939</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col8 decl" id="828trans_min" title='trans_min' data-type='u16' data-ref="828trans_min" data-ref-filename="828trans_min">trans_min</dfn>, <dfn class="local col9 decl" id="829trans_y_tile_min" title='trans_y_tile_min' data-type='u16' data-ref="829trans_y_tile_min" data-ref-filename="829trans_y_tile_min">trans_y_tile_min</dfn>;</td></tr>
<tr><th id="4940">4940</th><td>	<em>const</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col0 decl" id="830trans_amount" title='trans_amount' data-type='const u16' data-ref="830trans_amount" data-ref-filename="830trans_amount">trans_amount</dfn> = <var>10</var>; <i>/* This is configurable amount */</i></td></tr>
<tr><th id="4941">4941</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col1 decl" id="831wm0_sel_res_b" title='wm0_sel_res_b' data-type='u16' data-ref="831wm0_sel_res_b" data-ref-filename="831wm0_sel_res_b">wm0_sel_res_b</dfn>, <dfn class="local col2 decl" id="832trans_offset_b" title='trans_offset_b' data-type='u16' data-ref="832trans_offset_b" data-ref-filename="832trans_offset_b">trans_offset_b</dfn>, <dfn class="local col3 decl" id="833res_blocks" title='res_blocks' data-type='u16' data-ref="833res_blocks" data-ref-filename="833res_blocks">res_blocks</dfn>;</td></tr>
<tr><th id="4942">4942</th><td></td></tr>
<tr><th id="4943">4943</th><td>	<i>/* Transition WM are not recommended by HW team for GEN9 */</i></td></tr>
<tr><th id="4944">4944</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col7 ref" href="#827dev_priv" title='dev_priv' data-ref="827dev_priv" data-ref-filename="827dev_priv">dev_priv</a>) &lt;= <var>9</var>)</td></tr>
<tr><th id="4945">4945</th><td>		<b>return</b>;</td></tr>
<tr><th id="4946">4946</th><td></td></tr>
<tr><th id="4947">4947</th><td>	<i>/* Transition WM don't make any sense if ipc is disabled */</i></td></tr>
<tr><th id="4948">4948</th><td>	<b>if</b> (!<a class="local col7 ref" href="#827dev_priv" title='dev_priv' data-ref="827dev_priv" data-ref-filename="827dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ipc_enabled" title='drm_i915_private::ipc_enabled' data-ref="drm_i915_private::ipc_enabled" data-ref-filename="drm_i915_private..ipc_enabled">ipc_enabled</a>)</td></tr>
<tr><th id="4949">4949</th><td>		<b>return</b>;</td></tr>
<tr><th id="4950">4950</th><td></td></tr>
<tr><th id="4951">4951</th><td>	<a class="local col8 ref" href="#828trans_min" title='trans_min' data-ref="828trans_min" data-ref-filename="828trans_min">trans_min</a> = <var>14</var>;</td></tr>
<tr><th id="4952">4952</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col7 ref" href="#827dev_priv" title='dev_priv' data-ref="827dev_priv" data-ref-filename="827dev_priv">dev_priv</a>) &gt;= <var>11</var>)</td></tr>
<tr><th id="4953">4953</th><td>		<a class="local col8 ref" href="#828trans_min" title='trans_min' data-ref="828trans_min" data-ref-filename="828trans_min">trans_min</a> = <var>4</var>;</td></tr>
<tr><th id="4954">4954</th><td></td></tr>
<tr><th id="4955">4955</th><td>	<a class="local col2 ref" href="#832trans_offset_b" title='trans_offset_b' data-ref="832trans_offset_b" data-ref-filename="832trans_offset_b">trans_offset_b</a> = <a class="local col8 ref" href="#828trans_min" title='trans_min' data-ref="828trans_min" data-ref-filename="828trans_min">trans_min</a> + <a class="local col0 ref" href="#830trans_amount" title='trans_amount' data-ref="830trans_amount" data-ref-filename="830trans_amount">trans_amount</a>;</td></tr>
<tr><th id="4956">4956</th><td></td></tr>
<tr><th id="4957">4957</th><td>	<i>/*</i></td></tr>
<tr><th id="4958">4958</th><td><i>	 * The spec asks for Selected Result Blocks for wm0 (the real value),</i></td></tr>
<tr><th id="4959">4959</th><td><i>	 * not Result Blocks (the integer value). Pay attention to the capital</i></td></tr>
<tr><th id="4960">4960</th><td><i>	 * letters. The value wm_l0-&gt;plane_res_b is actually Result Blocks, but</i></td></tr>
<tr><th id="4961">4961</th><td><i>	 * since Result Blocks is the ceiling of Selected Result Blocks plus 1,</i></td></tr>
<tr><th id="4962">4962</th><td><i>	 * and since we later will have to get the ceiling of the sum in the</i></td></tr>
<tr><th id="4963">4963</th><td><i>	 * transition watermarks calculation, we can just pretend Selected</i></td></tr>
<tr><th id="4964">4964</th><td><i>	 * Result Blocks is Result Blocks minus 1 and it should work for the</i></td></tr>
<tr><th id="4965">4965</th><td><i>	 * current platforms.</i></td></tr>
<tr><th id="4966">4966</th><td><i>	 */</i></td></tr>
<tr><th id="4967">4967</th><td>	<a class="local col1 ref" href="#831wm0_sel_res_b" title='wm0_sel_res_b' data-ref="831wm0_sel_res_b" data-ref-filename="831wm0_sel_res_b">wm0_sel_res_b</a> = <a class="local col5 ref" href="#825wm" title='wm' data-ref="825wm" data-ref-filename="825wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a> - <var>1</var>;</td></tr>
<tr><th id="4968">4968</th><td></td></tr>
<tr><th id="4969">4969</th><td>	<b>if</b> (<a class="local col4 ref" href="#824wp" title='wp' data-ref="824wp" data-ref-filename="824wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_tiled" title='skl_wm_params::y_tiled' data-ref="skl_wm_params::y_tiled" data-ref-filename="skl_wm_params..y_tiled">y_tiled</a>) {</td></tr>
<tr><th id="4970">4970</th><td>		<a class="local col9 ref" href="#829trans_y_tile_min" title='trans_y_tile_min' data-ref="829trans_y_tile_min" data-ref-filename="829trans_y_tile_min">trans_y_tile_min</a> =</td></tr>
<tr><th id="4971">4971</th><td>			(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a>)<a class="ref fn" href="i915_fixed.h.html#mul_round_up_u32_fixed16" title='mul_round_up_u32_fixed16' data-ref="mul_round_up_u32_fixed16" data-ref-filename="mul_round_up_u32_fixed16">mul_round_up_u32_fixed16</a>(<var>2</var>, <a class="local col4 ref" href="#824wp" title='wp' data-ref="824wp" data-ref-filename="824wp">wp</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_params::y_tile_minimum" title='skl_wm_params::y_tile_minimum' data-ref="skl_wm_params::y_tile_minimum" data-ref-filename="skl_wm_params..y_tile_minimum">y_tile_minimum</a>);</td></tr>
<tr><th id="4972">4972</th><td>		<a class="local col3 ref" href="#833res_blocks" title='res_blocks' data-ref="833res_blocks" data-ref-filename="833res_blocks">res_blocks</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(wm0_sel_res_b) *)1 == (typeof(trans_y_tile_min) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(wm0_sel_res_b) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(trans_y_tile_min) * 0l)) : (int *)8))))), ((wm0_sel_res_b) &gt; (trans_y_tile_min) ? (wm0_sel_res_b) : (trans_y_tile_min)), ({ typeof(wm0_sel_res_b) __UNIQUE_ID___x439 = (wm0_sel_res_b); typeof(trans_y_tile_min) __UNIQUE_ID___y440 = (trans_y_tile_min); ((__UNIQUE_ID___x439) &gt; (__UNIQUE_ID___y440) ? (__UNIQUE_ID___x439) : (__UNIQUE_ID___y440)); }))" data-ref="_M/max">max</a>(<a class="local col1 ref" href="#831wm0_sel_res_b" title='wm0_sel_res_b' data-ref="831wm0_sel_res_b" data-ref-filename="831wm0_sel_res_b">wm0_sel_res_b</a>, <a class="local col9 ref" href="#829trans_y_tile_min" title='trans_y_tile_min' data-ref="829trans_y_tile_min" data-ref-filename="829trans_y_tile_min">trans_y_tile_min</a>) +</td></tr>
<tr><th id="4973">4973</th><td>				<a class="local col2 ref" href="#832trans_offset_b" title='trans_offset_b' data-ref="832trans_offset_b" data-ref-filename="832trans_offset_b">trans_offset_b</a>;</td></tr>
<tr><th id="4974">4974</th><td>	} <b>else</b> {</td></tr>
<tr><th id="4975">4975</th><td>		<a class="local col3 ref" href="#833res_blocks" title='res_blocks' data-ref="833res_blocks" data-ref-filename="833res_blocks">res_blocks</a> = <a class="local col1 ref" href="#831wm0_sel_res_b" title='wm0_sel_res_b' data-ref="831wm0_sel_res_b" data-ref-filename="831wm0_sel_res_b">wm0_sel_res_b</a> + <a class="local col2 ref" href="#832trans_offset_b" title='trans_offset_b' data-ref="832trans_offset_b" data-ref-filename="832trans_offset_b">trans_offset_b</a>;</td></tr>
<tr><th id="4976">4976</th><td></td></tr>
<tr><th id="4977">4977</th><td>		<i>/* WA BUG:1938466 add one block for non y-tile planes */</i></td></tr>
<tr><th id="4978">4978</th><td>		<b>if</b> (<a class="macro" href="i915_drv.h.html#2217" title="(IS_PLATFORM(dev_priv, INTEL_CANNONLAKE) &amp;&amp; (((dev_priv)-&gt;drm.pdev-&gt;revision) &gt;= (0x0) &amp;&amp; ((dev_priv)-&gt;drm.pdev-&gt;revision) &lt;= (0x0)))" data-ref="_M/IS_CNL_REVID">IS_CNL_REVID</a>(<a class="local col7 ref" href="#827dev_priv" title='dev_priv' data-ref="827dev_priv" data-ref-filename="827dev_priv">dev_priv</a>, <a class="macro" href="i915_drv.h.html#2213" title="0x0" data-ref="_M/CNL_REVID_A0">CNL_REVID_A0</a>, <a class="macro" href="i915_drv.h.html#2213" title="0x0" data-ref="_M/CNL_REVID_A0">CNL_REVID_A0</a>))</td></tr>
<tr><th id="4979">4979</th><td>			<a class="local col3 ref" href="#833res_blocks" title='res_blocks' data-ref="833res_blocks" data-ref-filename="833res_blocks">res_blocks</a> += <var>1</var>;</td></tr>
<tr><th id="4980">4980</th><td></td></tr>
<tr><th id="4981">4981</th><td>	}</td></tr>
<tr><th id="4982">4982</th><td></td></tr>
<tr><th id="4983">4983</th><td>	<i>/*</i></td></tr>
<tr><th id="4984">4984</th><td><i>	 * Just assume we can enable the transition watermark.  After</i></td></tr>
<tr><th id="4985">4985</th><td><i>	 * computing the DDB we'll come back and disable it if that</i></td></tr>
<tr><th id="4986">4986</th><td><i>	 * assumption turns out to be false.</i></td></tr>
<tr><th id="4987">4987</th><td><i>	 */</i></td></tr>
<tr><th id="4988">4988</th><td>	<a class="local col5 ref" href="#825wm" title='wm' data-ref="825wm" data-ref-filename="825wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>.<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a> = <a class="local col3 ref" href="#833res_blocks" title='res_blocks' data-ref="833res_blocks" data-ref-filename="833res_blocks">res_blocks</a> + <var>1</var>;</td></tr>
<tr><th id="4989">4989</th><td>	<a class="local col5 ref" href="#825wm" title='wm' data-ref="825wm" data-ref-filename="825wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>.<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="4990">4990</th><td>}</td></tr>
<tr><th id="4991">4991</th><td></td></tr>
<tr><th id="4992">4992</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="skl_build_plane_wm_single" title='skl_build_plane_wm_single' data-type='int skl_build_plane_wm_single(struct intel_crtc_state * crtc_state, const struct intel_plane_state * plane_state, enum plane_id plane_id, int color_plane)' data-ref="skl_build_plane_wm_single" data-ref-filename="skl_build_plane_wm_single">skl_build_plane_wm_single</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col4 decl" id="834crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="834crtc_state" data-ref-filename="834crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="4993">4993</th><td>				     <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col5 decl" id="835plane_state" title='plane_state' data-type='const struct intel_plane_state *' data-ref="835plane_state" data-ref-filename="835plane_state">plane_state</dfn>,</td></tr>
<tr><th id="4994">4994</th><td>				     <b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col6 decl" id="836plane_id" title='plane_id' data-type='enum plane_id' data-ref="836plane_id" data-ref-filename="836plane_id">plane_id</dfn>, <em>int</em> <dfn class="local col7 decl" id="837color_plane" title='color_plane' data-type='int' data-ref="837color_plane" data-ref-filename="837color_plane">color_plane</dfn>)</td></tr>
<tr><th id="4995">4995</th><td>{</td></tr>
<tr><th id="4996">4996</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#skl_plane_wm" title='skl_plane_wm' data-ref="skl_plane_wm" data-ref-filename="skl_plane_wm">skl_plane_wm</a> *<dfn class="local col8 decl" id="838wm" title='wm' data-type='struct skl_plane_wm *' data-ref="838wm" data-ref-filename="838wm">wm</dfn> = &amp;<a class="local col4 ref" href="#834crtc_state" title='crtc_state' data-ref="834crtc_state" data-ref-filename="834crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>.<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::planes" title='skl_pipe_wm::planes' data-ref="skl_pipe_wm::planes" data-ref-filename="skl_pipe_wm..planes">planes</a>[<a class="local col6 ref" href="#836plane_id" title='plane_id' data-ref="836plane_id" data-ref-filename="836plane_id">plane_id</a>];</td></tr>
<tr><th id="4997">4997</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_params" title='skl_wm_params' data-ref="skl_wm_params" data-ref-filename="skl_wm_params">skl_wm_params</a> <dfn class="local col9 decl" id="839wm_params" title='wm_params' data-type='struct skl_wm_params' data-ref="839wm_params" data-ref-filename="839wm_params">wm_params</dfn>;</td></tr>
<tr><th id="4998">4998</th><td>	<em>int</em> <dfn class="local col0 decl" id="840ret" title='ret' data-type='int' data-ref="840ret" data-ref-filename="840ret">ret</dfn>;</td></tr>
<tr><th id="4999">4999</th><td></td></tr>
<tr><th id="5000">5000</th><td>	<a class="local col0 ref" href="#840ret" title='ret' data-ref="840ret" data-ref-filename="840ret">ret</a> = <a class="tu ref fn" href="#skl_compute_plane_wm_params" title='skl_compute_plane_wm_params' data-use='c' data-ref="skl_compute_plane_wm_params" data-ref-filename="skl_compute_plane_wm_params">skl_compute_plane_wm_params</a>(<a class="local col4 ref" href="#834crtc_state" title='crtc_state' data-ref="834crtc_state" data-ref-filename="834crtc_state">crtc_state</a>, <a class="local col5 ref" href="#835plane_state" title='plane_state' data-ref="835plane_state" data-ref-filename="835plane_state">plane_state</a>,</td></tr>
<tr><th id="5001">5001</th><td>					  &amp;<a class="local col9 ref" href="#839wm_params" title='wm_params' data-ref="839wm_params" data-ref-filename="839wm_params">wm_params</a>, <a class="local col7 ref" href="#837color_plane" title='color_plane' data-ref="837color_plane" data-ref-filename="837color_plane">color_plane</a>);</td></tr>
<tr><th id="5002">5002</th><td>	<b>if</b> (<a class="local col0 ref" href="#840ret" title='ret' data-ref="840ret" data-ref-filename="840ret">ret</a>)</td></tr>
<tr><th id="5003">5003</th><td>		<b>return</b> <a class="local col0 ref" href="#840ret" title='ret' data-ref="840ret" data-ref-filename="840ret">ret</a>;</td></tr>
<tr><th id="5004">5004</th><td></td></tr>
<tr><th id="5005">5005</th><td>	<a class="tu ref fn" href="#skl_compute_wm_levels" title='skl_compute_wm_levels' data-use='c' data-ref="skl_compute_wm_levels" data-ref-filename="skl_compute_wm_levels">skl_compute_wm_levels</a>(<a class="local col4 ref" href="#834crtc_state" title='crtc_state' data-ref="834crtc_state" data-ref-filename="834crtc_state">crtc_state</a>, &amp;<a class="local col9 ref" href="#839wm_params" title='wm_params' data-ref="839wm_params" data-ref-filename="839wm_params">wm_params</a>, <a class="local col8 ref" href="#838wm" title='wm' data-ref="838wm" data-ref-filename="838wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>);</td></tr>
<tr><th id="5006">5006</th><td>	<a class="tu ref fn" href="#skl_compute_transition_wm" title='skl_compute_transition_wm' data-use='c' data-ref="skl_compute_transition_wm" data-ref-filename="skl_compute_transition_wm">skl_compute_transition_wm</a>(<a class="local col4 ref" href="#834crtc_state" title='crtc_state' data-ref="834crtc_state" data-ref-filename="834crtc_state">crtc_state</a>, &amp;<a class="local col9 ref" href="#839wm_params" title='wm_params' data-ref="839wm_params" data-ref-filename="839wm_params">wm_params</a>, <a class="local col8 ref" href="#838wm" title='wm' data-ref="838wm" data-ref-filename="838wm">wm</a>);</td></tr>
<tr><th id="5007">5007</th><td></td></tr>
<tr><th id="5008">5008</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="5009">5009</th><td>}</td></tr>
<tr><th id="5010">5010</th><td></td></tr>
<tr><th id="5011">5011</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="skl_build_plane_wm_uv" title='skl_build_plane_wm_uv' data-type='int skl_build_plane_wm_uv(struct intel_crtc_state * crtc_state, const struct intel_plane_state * plane_state, enum plane_id plane_id)' data-ref="skl_build_plane_wm_uv" data-ref-filename="skl_build_plane_wm_uv">skl_build_plane_wm_uv</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col1 decl" id="841crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="841crtc_state" data-ref-filename="841crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="5012">5012</th><td>				 <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col2 decl" id="842plane_state" title='plane_state' data-type='const struct intel_plane_state *' data-ref="842plane_state" data-ref-filename="842plane_state">plane_state</dfn>,</td></tr>
<tr><th id="5013">5013</th><td>				 <b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col3 decl" id="843plane_id" title='plane_id' data-type='enum plane_id' data-ref="843plane_id" data-ref-filename="843plane_id">plane_id</dfn>)</td></tr>
<tr><th id="5014">5014</th><td>{</td></tr>
<tr><th id="5015">5015</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#skl_plane_wm" title='skl_plane_wm' data-ref="skl_plane_wm" data-ref-filename="skl_plane_wm">skl_plane_wm</a> *<dfn class="local col4 decl" id="844wm" title='wm' data-type='struct skl_plane_wm *' data-ref="844wm" data-ref-filename="844wm">wm</dfn> = &amp;<a class="local col1 ref" href="#841crtc_state" title='crtc_state' data-ref="841crtc_state" data-ref-filename="841crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>.<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::planes" title='skl_pipe_wm::planes' data-ref="skl_pipe_wm::planes" data-ref-filename="skl_pipe_wm..planes">planes</a>[<a class="local col3 ref" href="#843plane_id" title='plane_id' data-ref="843plane_id" data-ref-filename="843plane_id">plane_id</a>];</td></tr>
<tr><th id="5016">5016</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_params" title='skl_wm_params' data-ref="skl_wm_params" data-ref-filename="skl_wm_params">skl_wm_params</a> <dfn class="local col5 decl" id="845wm_params" title='wm_params' data-type='struct skl_wm_params' data-ref="845wm_params" data-ref-filename="845wm_params">wm_params</dfn>;</td></tr>
<tr><th id="5017">5017</th><td>	<em>int</em> <dfn class="local col6 decl" id="846ret" title='ret' data-type='int' data-ref="846ret" data-ref-filename="846ret">ret</dfn>;</td></tr>
<tr><th id="5018">5018</th><td></td></tr>
<tr><th id="5019">5019</th><td>	<a class="local col4 ref" href="#844wm" title='wm' data-ref="844wm" data-ref-filename="844wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::is_planar" title='skl_plane_wm::is_planar' data-ref="skl_plane_wm::is_planar" data-ref-filename="skl_plane_wm..is_planar">is_planar</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="5020">5020</th><td></td></tr>
<tr><th id="5021">5021</th><td>	<i>/* uv plane watermarks must also be validated for NV12/Planar */</i></td></tr>
<tr><th id="5022">5022</th><td>	<a class="local col6 ref" href="#846ret" title='ret' data-ref="846ret" data-ref-filename="846ret">ret</a> = <a class="tu ref fn" href="#skl_compute_plane_wm_params" title='skl_compute_plane_wm_params' data-use='c' data-ref="skl_compute_plane_wm_params" data-ref-filename="skl_compute_plane_wm_params">skl_compute_plane_wm_params</a>(<a class="local col1 ref" href="#841crtc_state" title='crtc_state' data-ref="841crtc_state" data-ref-filename="841crtc_state">crtc_state</a>, <a class="local col2 ref" href="#842plane_state" title='plane_state' data-ref="842plane_state" data-ref-filename="842plane_state">plane_state</a>,</td></tr>
<tr><th id="5023">5023</th><td>					  &amp;<a class="local col5 ref" href="#845wm_params" title='wm_params' data-ref="845wm_params" data-ref-filename="845wm_params">wm_params</a>, <var>1</var>);</td></tr>
<tr><th id="5024">5024</th><td>	<b>if</b> (<a class="local col6 ref" href="#846ret" title='ret' data-ref="846ret" data-ref-filename="846ret">ret</a>)</td></tr>
<tr><th id="5025">5025</th><td>		<b>return</b> <a class="local col6 ref" href="#846ret" title='ret' data-ref="846ret" data-ref-filename="846ret">ret</a>;</td></tr>
<tr><th id="5026">5026</th><td></td></tr>
<tr><th id="5027">5027</th><td>	<a class="tu ref fn" href="#skl_compute_wm_levels" title='skl_compute_wm_levels' data-use='c' data-ref="skl_compute_wm_levels" data-ref-filename="skl_compute_wm_levels">skl_compute_wm_levels</a>(<a class="local col1 ref" href="#841crtc_state" title='crtc_state' data-ref="841crtc_state" data-ref-filename="841crtc_state">crtc_state</a>, &amp;<a class="local col5 ref" href="#845wm_params" title='wm_params' data-ref="845wm_params" data-ref-filename="845wm_params">wm_params</a>, <a class="local col4 ref" href="#844wm" title='wm' data-ref="844wm" data-ref-filename="844wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::uv_wm" title='skl_plane_wm::uv_wm' data-ref="skl_plane_wm::uv_wm" data-ref-filename="skl_plane_wm..uv_wm">uv_wm</a>);</td></tr>
<tr><th id="5028">5028</th><td></td></tr>
<tr><th id="5029">5029</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="5030">5030</th><td>}</td></tr>
<tr><th id="5031">5031</th><td></td></tr>
<tr><th id="5032">5032</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="skl_build_plane_wm" title='skl_build_plane_wm' data-type='int skl_build_plane_wm(struct intel_crtc_state * crtc_state, const struct intel_plane_state * plane_state)' data-ref="skl_build_plane_wm" data-ref-filename="skl_build_plane_wm">skl_build_plane_wm</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col7 decl" id="847crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="847crtc_state" data-ref-filename="847crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="5033">5033</th><td>			      <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col8 decl" id="848plane_state" title='plane_state' data-type='const struct intel_plane_state *' data-ref="848plane_state" data-ref-filename="848plane_state">plane_state</dfn>)</td></tr>
<tr><th id="5034">5034</th><td>{</td></tr>
<tr><th id="5035">5035</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col9 decl" id="849plane" title='plane' data-type='struct intel_plane *' data-ref="849plane" data-ref-filename="849plane">plane</dfn> = <a class="macro" href="intel_drv.h.html#1053" title="({ void *__mptr = (void *)(plane_state-&gt;base.plane); do { extern void __compiletime_assert_5035(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(plane_state-&gt;base.plane)), typeof(((struct intel_plane *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(plane_state-&gt;base.plane)), typeof(void))))) __compiletime_assert_5035(); } while (0); ((struct intel_plane *)(__mptr - __builtin_offsetof(struct intel_plane, base))); })" data-ref="_M/to_intel_plane">to_intel_plane</a>(<a class="local col8 ref" href="#848plane_state" title='plane_state' data-ref="848plane_state" data-ref-filename="848plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::plane" title='drm_plane_state::plane' data-ref="drm_plane_state::plane" data-ref-filename="drm_plane_state..plane">plane</a>);</td></tr>
<tr><th id="5036">5036</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer" title='drm_framebuffer' data-ref="drm_framebuffer" data-ref-filename="drm_framebuffer">drm_framebuffer</a> *<dfn class="local col0 decl" id="850fb" title='fb' data-type='const struct drm_framebuffer *' data-ref="850fb" data-ref-filename="850fb">fb</dfn> = <a class="local col8 ref" href="#848plane_state" title='plane_state' data-ref="848plane_state" data-ref-filename="848plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>;</td></tr>
<tr><th id="5037">5037</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col1 decl" id="851plane_id" title='plane_id' data-type='enum plane_id' data-ref="851plane_id" data-ref-filename="851plane_id">plane_id</dfn> = <a class="local col9 ref" href="#849plane" title='plane' data-ref="849plane" data-ref-filename="849plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>;</td></tr>
<tr><th id="5038">5038</th><td>	<em>int</em> <dfn class="local col2 decl" id="852ret" title='ret' data-type='int' data-ref="852ret" data-ref-filename="852ret">ret</dfn>;</td></tr>
<tr><th id="5039">5039</th><td></td></tr>
<tr><th id="5040">5040</th><td>	<b>if</b> (!<a class="tu ref fn" href="#intel_wm_plane_visible" title='intel_wm_plane_visible' data-use='c' data-ref="intel_wm_plane_visible" data-ref-filename="intel_wm_plane_visible">intel_wm_plane_visible</a>(<a class="local col7 ref" href="#847crtc_state" title='crtc_state' data-ref="847crtc_state" data-ref-filename="847crtc_state">crtc_state</a>, <a class="local col8 ref" href="#848plane_state" title='plane_state' data-ref="848plane_state" data-ref-filename="848plane_state">plane_state</a>))</td></tr>
<tr><th id="5041">5041</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="5042">5042</th><td></td></tr>
<tr><th id="5043">5043</th><td>	<a class="local col2 ref" href="#852ret" title='ret' data-ref="852ret" data-ref-filename="852ret">ret</a> = <a class="tu ref fn" href="#skl_build_plane_wm_single" title='skl_build_plane_wm_single' data-use='c' data-ref="skl_build_plane_wm_single" data-ref-filename="skl_build_plane_wm_single">skl_build_plane_wm_single</a>(<a class="local col7 ref" href="#847crtc_state" title='crtc_state' data-ref="847crtc_state" data-ref-filename="847crtc_state">crtc_state</a>, <a class="local col8 ref" href="#848plane_state" title='plane_state' data-ref="848plane_state" data-ref-filename="848plane_state">plane_state</a>,</td></tr>
<tr><th id="5044">5044</th><td>					<a class="local col1 ref" href="#851plane_id" title='plane_id' data-ref="851plane_id" data-ref-filename="851plane_id">plane_id</a>, <var>0</var>);</td></tr>
<tr><th id="5045">5045</th><td>	<b>if</b> (<a class="local col2 ref" href="#852ret" title='ret' data-ref="852ret" data-ref-filename="852ret">ret</a>)</td></tr>
<tr><th id="5046">5046</th><td>		<b>return</b> <a class="local col2 ref" href="#852ret" title='ret' data-ref="852ret" data-ref-filename="852ret">ret</a>;</td></tr>
<tr><th id="5047">5047</th><td></td></tr>
<tr><th id="5048">5048</th><td>	<b>if</b> (<a class="local col0 ref" href="#850fb" title='fb' data-ref="850fb" data-ref-filename="850fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::is_yuv" title='drm_format_info::is_yuv' data-ref="drm_format_info::is_yuv" data-ref-filename="drm_format_info..is_yuv">is_yuv</a> &amp;&amp; <a class="local col0 ref" href="#850fb" title='fb' data-ref="850fb" data-ref-filename="850fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::num_planes" title='drm_format_info::num_planes' data-ref="drm_format_info::num_planes" data-ref-filename="drm_format_info..num_planes">num_planes</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="5049">5049</th><td>		<a class="local col2 ref" href="#852ret" title='ret' data-ref="852ret" data-ref-filename="852ret">ret</a> = <a class="tu ref fn" href="#skl_build_plane_wm_uv" title='skl_build_plane_wm_uv' data-use='c' data-ref="skl_build_plane_wm_uv" data-ref-filename="skl_build_plane_wm_uv">skl_build_plane_wm_uv</a>(<a class="local col7 ref" href="#847crtc_state" title='crtc_state' data-ref="847crtc_state" data-ref-filename="847crtc_state">crtc_state</a>, <a class="local col8 ref" href="#848plane_state" title='plane_state' data-ref="848plane_state" data-ref-filename="848plane_state">plane_state</a>,</td></tr>
<tr><th id="5050">5050</th><td>					    <a class="local col1 ref" href="#851plane_id" title='plane_id' data-ref="851plane_id" data-ref-filename="851plane_id">plane_id</a>);</td></tr>
<tr><th id="5051">5051</th><td>		<b>if</b> (<a class="local col2 ref" href="#852ret" title='ret' data-ref="852ret" data-ref-filename="852ret">ret</a>)</td></tr>
<tr><th id="5052">5052</th><td>			<b>return</b> <a class="local col2 ref" href="#852ret" title='ret' data-ref="852ret" data-ref-filename="852ret">ret</a>;</td></tr>
<tr><th id="5053">5053</th><td>	}</td></tr>
<tr><th id="5054">5054</th><td></td></tr>
<tr><th id="5055">5055</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="5056">5056</th><td>}</td></tr>
<tr><th id="5057">5057</th><td></td></tr>
<tr><th id="5058">5058</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="icl_build_plane_wm" title='icl_build_plane_wm' data-type='int icl_build_plane_wm(struct intel_crtc_state * crtc_state, const struct intel_plane_state * plane_state)' data-ref="icl_build_plane_wm" data-ref-filename="icl_build_plane_wm">icl_build_plane_wm</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col3 decl" id="853crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="853crtc_state" data-ref-filename="853crtc_state">crtc_state</dfn>,</td></tr>
<tr><th id="5059">5059</th><td>			      <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col4 decl" id="854plane_state" title='plane_state' data-type='const struct intel_plane_state *' data-ref="854plane_state" data-ref-filename="854plane_state">plane_state</dfn>)</td></tr>
<tr><th id="5060">5060</th><td>{</td></tr>
<tr><th id="5061">5061</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col5 decl" id="855plane_id" title='plane_id' data-type='enum plane_id' data-ref="855plane_id" data-ref-filename="855plane_id">plane_id</dfn> = <a class="macro" href="intel_drv.h.html#1053" title="({ void *__mptr = (void *)(plane_state-&gt;base.plane); do { extern void __compiletime_assert_5061(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(plane_state-&gt;base.plane)), typeof(((struct intel_plane *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(plane_state-&gt;base.plane)), typeof(void))))) __compiletime_assert_5061(); } while (0); ((struct intel_plane *)(__mptr - __builtin_offsetof(struct intel_plane, base))); })" data-ref="_M/to_intel_plane">to_intel_plane</a>(<a class="local col4 ref" href="#854plane_state" title='plane_state' data-ref="854plane_state" data-ref-filename="854plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::plane" title='drm_plane_state::plane' data-ref="drm_plane_state::plane" data-ref-filename="drm_plane_state..plane">plane</a>)-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>;</td></tr>
<tr><th id="5062">5062</th><td>	<em>int</em> <dfn class="local col6 decl" id="856ret" title='ret' data-type='int' data-ref="856ret" data-ref-filename="856ret">ret</dfn>;</td></tr>
<tr><th id="5063">5063</th><td></td></tr>
<tr><th id="5064">5064</th><td>	<i>/* Watermarks calculated in master */</i></td></tr>
<tr><th id="5065">5065</th><td>	<b>if</b> (<a class="local col4 ref" href="#854plane_state" title='plane_state' data-ref="854plane_state" data-ref-filename="854plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::slave" title='intel_plane_state::slave' data-ref="intel_plane_state::slave" data-ref-filename="intel_plane_state..slave">slave</a>)</td></tr>
<tr><th id="5066">5066</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="5067">5067</th><td></td></tr>
<tr><th id="5068">5068</th><td>	<b>if</b> (<a class="local col4 ref" href="#854plane_state" title='plane_state' data-ref="854plane_state" data-ref-filename="854plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::linked_plane" title='intel_plane_state::linked_plane' data-ref="intel_plane_state::linked_plane" data-ref-filename="intel_plane_state..linked_plane">linked_plane</a>) {</td></tr>
<tr><th id="5069">5069</th><td>		<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer" title='drm_framebuffer' data-ref="drm_framebuffer" data-ref-filename="drm_framebuffer">drm_framebuffer</a> *<dfn class="local col7 decl" id="857fb" title='fb' data-type='const struct drm_framebuffer *' data-ref="857fb" data-ref-filename="857fb">fb</dfn> = <a class="local col4 ref" href="#854plane_state" title='plane_state' data-ref="854plane_state" data-ref-filename="854plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::fb" title='drm_plane_state::fb' data-ref="drm_plane_state::fb" data-ref-filename="drm_plane_state..fb">fb</a>;</td></tr>
<tr><th id="5070">5070</th><td>		<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col8 decl" id="858y_plane_id" title='y_plane_id' data-type='enum plane_id' data-ref="858y_plane_id" data-ref-filename="858y_plane_id">y_plane_id</dfn> = <a class="local col4 ref" href="#854plane_state" title='plane_state' data-ref="854plane_state" data-ref-filename="854plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::linked_plane" title='intel_plane_state::linked_plane' data-ref="intel_plane_state::linked_plane" data-ref-filename="intel_plane_state..linked_plane">linked_plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>;</td></tr>
<tr><th id="5071">5071</th><td></td></tr>
<tr><th id="5072">5072</th><td>		<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((!intel_wm_plane_visible(crtc_state, plane_state))); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;!intel_wm_plane_visible(crtc_state, plane_state)&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (5072), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (443)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(!<a class="tu ref fn" href="#intel_wm_plane_visible" title='intel_wm_plane_visible' data-use='c' data-ref="intel_wm_plane_visible" data-ref-filename="intel_wm_plane_visible">intel_wm_plane_visible</a>(<a class="local col3 ref" href="#853crtc_state" title='crtc_state' data-ref="853crtc_state" data-ref-filename="853crtc_state">crtc_state</a>, <a class="local col4 ref" href="#854plane_state" title='plane_state' data-ref="854plane_state" data-ref-filename="854plane_state">plane_state</a>));</td></tr>
<tr><th id="5073">5073</th><td>		<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((!fb-&gt;format-&gt;is_yuv || fb-&gt;format-&gt;num_planes == 1)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;!fb-&gt;format-&gt;is_yuv || fb-&gt;format-&gt;num_planes == 1&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (5074), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (445)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(!<a class="local col7 ref" href="#857fb" title='fb' data-ref="857fb" data-ref-filename="857fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::is_yuv" title='drm_format_info::is_yuv' data-ref="drm_format_info::is_yuv" data-ref-filename="drm_format_info..is_yuv">is_yuv</a> ||</td></tr>
<tr><th id="5074">5074</th><td>			<a class="local col7 ref" href="#857fb" title='fb' data-ref="857fb" data-ref-filename="857fb">fb</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_framebuffer.h.html#drm_framebuffer::format" title='drm_framebuffer::format' data-ref="drm_framebuffer::format" data-ref-filename="drm_framebuffer..format">format</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_fourcc.h.html#drm_format_info::num_planes" title='drm_format_info::num_planes' data-ref="drm_format_info::num_planes" data-ref-filename="drm_format_info..num_planes">num_planes</a> == <var>1</var>);</td></tr>
<tr><th id="5075">5075</th><td></td></tr>
<tr><th id="5076">5076</th><td>		<a class="local col6 ref" href="#856ret" title='ret' data-ref="856ret" data-ref-filename="856ret">ret</a> = <a class="tu ref fn" href="#skl_build_plane_wm_single" title='skl_build_plane_wm_single' data-use='c' data-ref="skl_build_plane_wm_single" data-ref-filename="skl_build_plane_wm_single">skl_build_plane_wm_single</a>(<a class="local col3 ref" href="#853crtc_state" title='crtc_state' data-ref="853crtc_state" data-ref-filename="853crtc_state">crtc_state</a>, <a class="local col4 ref" href="#854plane_state" title='plane_state' data-ref="854plane_state" data-ref-filename="854plane_state">plane_state</a>,</td></tr>
<tr><th id="5077">5077</th><td>						<a class="local col8 ref" href="#858y_plane_id" title='y_plane_id' data-ref="858y_plane_id" data-ref-filename="858y_plane_id">y_plane_id</a>, <var>0</var>);</td></tr>
<tr><th id="5078">5078</th><td>		<b>if</b> (<a class="local col6 ref" href="#856ret" title='ret' data-ref="856ret" data-ref-filename="856ret">ret</a>)</td></tr>
<tr><th id="5079">5079</th><td>			<b>return</b> <a class="local col6 ref" href="#856ret" title='ret' data-ref="856ret" data-ref-filename="856ret">ret</a>;</td></tr>
<tr><th id="5080">5080</th><td></td></tr>
<tr><th id="5081">5081</th><td>		<a class="local col6 ref" href="#856ret" title='ret' data-ref="856ret" data-ref-filename="856ret">ret</a> = <a class="tu ref fn" href="#skl_build_plane_wm_single" title='skl_build_plane_wm_single' data-use='c' data-ref="skl_build_plane_wm_single" data-ref-filename="skl_build_plane_wm_single">skl_build_plane_wm_single</a>(<a class="local col3 ref" href="#853crtc_state" title='crtc_state' data-ref="853crtc_state" data-ref-filename="853crtc_state">crtc_state</a>, <a class="local col4 ref" href="#854plane_state" title='plane_state' data-ref="854plane_state" data-ref-filename="854plane_state">plane_state</a>,</td></tr>
<tr><th id="5082">5082</th><td>						<a class="local col5 ref" href="#855plane_id" title='plane_id' data-ref="855plane_id" data-ref-filename="855plane_id">plane_id</a>, <var>1</var>);</td></tr>
<tr><th id="5083">5083</th><td>		<b>if</b> (<a class="local col6 ref" href="#856ret" title='ret' data-ref="856ret" data-ref-filename="856ret">ret</a>)</td></tr>
<tr><th id="5084">5084</th><td>			<b>return</b> <a class="local col6 ref" href="#856ret" title='ret' data-ref="856ret" data-ref-filename="856ret">ret</a>;</td></tr>
<tr><th id="5085">5085</th><td>	} <b>else</b> <b>if</b> (<a class="tu ref fn" href="#intel_wm_plane_visible" title='intel_wm_plane_visible' data-use='c' data-ref="intel_wm_plane_visible" data-ref-filename="intel_wm_plane_visible">intel_wm_plane_visible</a>(<a class="local col3 ref" href="#853crtc_state" title='crtc_state' data-ref="853crtc_state" data-ref-filename="853crtc_state">crtc_state</a>, <a class="local col4 ref" href="#854plane_state" title='plane_state' data-ref="854plane_state" data-ref-filename="854plane_state">plane_state</a>)) {</td></tr>
<tr><th id="5086">5086</th><td>		<a class="local col6 ref" href="#856ret" title='ret' data-ref="856ret" data-ref-filename="856ret">ret</a> = <a class="tu ref fn" href="#skl_build_plane_wm_single" title='skl_build_plane_wm_single' data-use='c' data-ref="skl_build_plane_wm_single" data-ref-filename="skl_build_plane_wm_single">skl_build_plane_wm_single</a>(<a class="local col3 ref" href="#853crtc_state" title='crtc_state' data-ref="853crtc_state" data-ref-filename="853crtc_state">crtc_state</a>, <a class="local col4 ref" href="#854plane_state" title='plane_state' data-ref="854plane_state" data-ref-filename="854plane_state">plane_state</a>,</td></tr>
<tr><th id="5087">5087</th><td>						<a class="local col5 ref" href="#855plane_id" title='plane_id' data-ref="855plane_id" data-ref-filename="855plane_id">plane_id</a>, <var>0</var>);</td></tr>
<tr><th id="5088">5088</th><td>		<b>if</b> (<a class="local col6 ref" href="#856ret" title='ret' data-ref="856ret" data-ref-filename="856ret">ret</a>)</td></tr>
<tr><th id="5089">5089</th><td>			<b>return</b> <a class="local col6 ref" href="#856ret" title='ret' data-ref="856ret" data-ref-filename="856ret">ret</a>;</td></tr>
<tr><th id="5090">5090</th><td>	}</td></tr>
<tr><th id="5091">5091</th><td></td></tr>
<tr><th id="5092">5092</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="5093">5093</th><td>}</td></tr>
<tr><th id="5094">5094</th><td></td></tr>
<tr><th id="5095">5095</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="skl_build_pipe_wm" title='skl_build_pipe_wm' data-type='int skl_build_pipe_wm(struct intel_crtc_state * cstate)' data-ref="skl_build_pipe_wm" data-ref-filename="skl_build_pipe_wm">skl_build_pipe_wm</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col9 decl" id="859cstate" title='cstate' data-type='struct intel_crtc_state *' data-ref="859cstate" data-ref-filename="859cstate">cstate</dfn>)</td></tr>
<tr><th id="5096">5096</th><td>{</td></tr>
<tr><th id="5097">5097</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="860dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="860dev_priv" data-ref-filename="860dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col9 ref" href="#859cstate" title='cstate' data-ref="859cstate" data-ref-filename="859cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="5098">5098</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#skl_pipe_wm" title='skl_pipe_wm' data-ref="skl_pipe_wm" data-ref-filename="skl_pipe_wm">skl_pipe_wm</a> *<dfn class="local col1 decl" id="861pipe_wm" title='pipe_wm' data-type='struct skl_pipe_wm *' data-ref="861pipe_wm" data-ref-filename="861pipe_wm">pipe_wm</dfn> = &amp;<a class="local col9 ref" href="#859cstate" title='cstate' data-ref="859cstate" data-ref-filename="859cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="5099">5099</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state" title='drm_crtc_state' data-ref="drm_crtc_state" data-ref-filename="drm_crtc_state">drm_crtc_state</a> *<dfn class="local col2 decl" id="862crtc_state" title='crtc_state' data-type='struct drm_crtc_state *' data-ref="862crtc_state" data-ref-filename="862crtc_state">crtc_state</dfn> = &amp;<a class="local col9 ref" href="#859cstate" title='cstate' data-ref="859cstate" data-ref-filename="859cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>;</td></tr>
<tr><th id="5100">5100</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_plane.h.html#drm_plane" title='drm_plane' data-ref="drm_plane" data-ref-filename="drm_plane">drm_plane</a> *<dfn class="local col3 decl" id="863plane" title='plane' data-type='struct drm_plane *' data-ref="863plane" data-ref-filename="863plane">plane</dfn>;</td></tr>
<tr><th id="5101">5101</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../../../../include/drm/drm_plane.h.html#drm_plane_state" title='drm_plane_state' data-ref="drm_plane_state" data-ref-filename="drm_plane_state">drm_plane_state</a> *<dfn class="local col4 decl" id="864pstate" title='pstate' data-type='const struct drm_plane_state *' data-ref="864pstate" data-ref-filename="864pstate">pstate</dfn>;</td></tr>
<tr><th id="5102">5102</th><td>	<em>int</em> <dfn class="local col5 decl" id="865ret" title='ret' data-type='int' data-ref="865ret" data-ref-filename="865ret">ret</dfn>;</td></tr>
<tr><th id="5103">5103</th><td></td></tr>
<tr><th id="5104">5104</th><td>	<i>/*</i></td></tr>
<tr><th id="5105">5105</th><td><i>	 * We'll only calculate watermarks for planes that are actually</i></td></tr>
<tr><th id="5106">5106</th><td><i>	 * enabled, so make sure all other planes are set as disabled.</i></td></tr>
<tr><th id="5107">5107</th><td><i>	 */</i></td></tr>
<tr><th id="5108">5108</th><td>	<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memset" title='memset' data-ref="memset" data-ref-filename="memset">memset</a>(<a class="local col1 ref" href="#861pipe_wm" title='pipe_wm' data-ref="861pipe_wm" data-ref-filename="861pipe_wm">pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::planes" title='skl_pipe_wm::planes' data-ref="skl_pipe_wm::planes" data-ref-filename="skl_pipe_wm..planes">planes</a>, <var>0</var>, <b>sizeof</b>(<a class="local col1 ref" href="#861pipe_wm" title='pipe_wm' data-ref="861pipe_wm" data-ref-filename="861pipe_wm">pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::planes" title='skl_pipe_wm::planes' data-ref="skl_pipe_wm::planes" data-ref-filename="skl_pipe_wm..planes">planes</a>));</td></tr>
<tr><th id="5109">5109</th><td></td></tr>
<tr><th id="5110">5110</th><td>	<a class="macro" href="../../../../include/drm/drm_atomic_helper.h.html#194" title="for ((plane) = ({ void *__mptr = (void *)((&amp;((crtc_state)-&gt;state-&gt;dev)-&gt;mode_config.plane_list)-&gt;next); do { extern void __compiletime_assert_5110(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;((crtc_state)-&gt;state-&gt;dev)-&gt;mode_config.plane_list)-&gt;next)), typeof(((typeof(*(plane)) *)0)-&gt;head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;((crtc_state)-&gt;state-&gt;dev)-&gt;mode_config.plane_list)-&gt;next)), typeof(void))))) __compiletime_assert_5110(); } while (0); ((typeof(*(plane)) *)(__mptr - __builtin_offsetof(typeof(*(plane)), head))); }); &amp;(plane)-&gt;head != (&amp;((crtc_state)-&gt;state-&gt;dev)-&gt;mode_config.plane_list); (plane) = ({ void *__mptr = (void *)(((plane))-&gt;head.next); do { extern void __compiletime_assert_5110(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(((plane))-&gt;head.next)), typeof(((typeof(*((plane))) *)0)-&gt;head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(((plane))-&gt;head.next)), typeof(void))))) __compiletime_assert_5110(); } while (0); ((typeof(*((plane))) *)(__mptr - __builtin_offsetof(typeof(*((plane))), head))); })) if (!(((crtc_state)-&gt;plane_mask) &amp; drm_plane_mask(plane))) {} else if (!((pstate = __drm_atomic_get_current_plane_state((crtc_state)-&gt;state, plane)))) {} else" data-ref="_M/drm_atomic_crtc_state_for_each_plane_state">drm_atomic_crtc_state_for_each_plane_state</a>(<a class="local col3 ref" href="#863plane" title='plane' data-ref="863plane" data-ref-filename="863plane">plane</a>, <a class="local col4 ref" href="#864pstate" title='pstate' data-ref="864pstate" data-ref-filename="864pstate">pstate</a>, <a class="local col2 ref" href="#862crtc_state" title='crtc_state' data-ref="862crtc_state" data-ref-filename="862crtc_state">crtc_state</a>) {</td></tr>
<tr><th id="5111">5111</th><td>		<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col6 decl" id="866intel_pstate" title='intel_pstate' data-type='const struct intel_plane_state *' data-ref="866intel_pstate" data-ref-filename="866intel_pstate">intel_pstate</dfn> =</td></tr>
<tr><th id="5112">5112</th><td>						<a class="macro" href="intel_drv.h.html#1054" title="({ void *__mptr = (void *)(pstate); do { extern void __compiletime_assert_5112(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(pstate)), typeof(((struct intel_plane_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(pstate)), typeof(void))))) __compiletime_assert_5112(); } while (0); ((struct intel_plane_state *)(__mptr - __builtin_offsetof(struct intel_plane_state, base))); })" data-ref="_M/to_intel_plane_state">to_intel_plane_state</a>(<a class="local col4 ref" href="#864pstate" title='pstate' data-ref="864pstate" data-ref-filename="864pstate">pstate</a>);</td></tr>
<tr><th id="5113">5113</th><td></td></tr>
<tr><th id="5114">5114</th><td>		<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col0 ref" href="#860dev_priv" title='dev_priv' data-ref="860dev_priv" data-ref-filename="860dev_priv">dev_priv</a>) &gt;= <var>11</var>)</td></tr>
<tr><th id="5115">5115</th><td>			<a class="local col5 ref" href="#865ret" title='ret' data-ref="865ret" data-ref-filename="865ret">ret</a> = <a class="tu ref fn" href="#icl_build_plane_wm" title='icl_build_plane_wm' data-use='c' data-ref="icl_build_plane_wm" data-ref-filename="icl_build_plane_wm">icl_build_plane_wm</a>(<a class="local col9 ref" href="#859cstate" title='cstate' data-ref="859cstate" data-ref-filename="859cstate">cstate</a>, <a class="local col6 ref" href="#866intel_pstate" title='intel_pstate' data-ref="866intel_pstate" data-ref-filename="866intel_pstate">intel_pstate</a>);</td></tr>
<tr><th id="5116">5116</th><td>		<b>else</b></td></tr>
<tr><th id="5117">5117</th><td>			<a class="local col5 ref" href="#865ret" title='ret' data-ref="865ret" data-ref-filename="865ret">ret</a> = <a class="tu ref fn" href="#skl_build_plane_wm" title='skl_build_plane_wm' data-use='c' data-ref="skl_build_plane_wm" data-ref-filename="skl_build_plane_wm">skl_build_plane_wm</a>(<a class="local col9 ref" href="#859cstate" title='cstate' data-ref="859cstate" data-ref-filename="859cstate">cstate</a>, <a class="local col6 ref" href="#866intel_pstate" title='intel_pstate' data-ref="866intel_pstate" data-ref-filename="866intel_pstate">intel_pstate</a>);</td></tr>
<tr><th id="5118">5118</th><td>		<b>if</b> (<a class="local col5 ref" href="#865ret" title='ret' data-ref="865ret" data-ref-filename="865ret">ret</a>)</td></tr>
<tr><th id="5119">5119</th><td>			<b>return</b> <a class="local col5 ref" href="#865ret" title='ret' data-ref="865ret" data-ref-filename="865ret">ret</a>;</td></tr>
<tr><th id="5120">5120</th><td>	}</td></tr>
<tr><th id="5121">5121</th><td></td></tr>
<tr><th id="5122">5122</th><td>	<a class="local col1 ref" href="#861pipe_wm" title='pipe_wm' data-ref="861pipe_wm" data-ref-filename="861pipe_wm">pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::linetime" title='skl_pipe_wm::linetime' data-ref="skl_pipe_wm::linetime" data-ref-filename="skl_pipe_wm..linetime">linetime</a> = <a class="tu ref fn" href="#skl_compute_linetime_wm" title='skl_compute_linetime_wm' data-use='c' data-ref="skl_compute_linetime_wm" data-ref-filename="skl_compute_linetime_wm">skl_compute_linetime_wm</a>(<a class="local col9 ref" href="#859cstate" title='cstate' data-ref="859cstate" data-ref-filename="859cstate">cstate</a>);</td></tr>
<tr><th id="5123">5123</th><td></td></tr>
<tr><th id="5124">5124</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="5125">5125</th><td>}</td></tr>
<tr><th id="5126">5126</th><td></td></tr>
<tr><th id="5127">5127</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="skl_ddb_entry_write" title='skl_ddb_entry_write' data-type='void skl_ddb_entry_write(struct drm_i915_private * dev_priv, i915_reg_t reg, const struct skl_ddb_entry * entry)' data-ref="skl_ddb_entry_write" data-ref-filename="skl_ddb_entry_write">skl_ddb_entry_write</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="867dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="867dev_priv" data-ref-filename="867dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="5128">5128</th><td>				<a class="typedef" href="i915_reg.h.html#i915_reg_t" title='i915_reg_t' data-type='struct i915_reg_t' data-ref="i915_reg_t" data-ref-filename="i915_reg_t">i915_reg_t</a> <dfn class="local col8 decl" id="868reg" title='reg' data-type='i915_reg_t' data-ref="868reg" data-ref-filename="868reg">reg</dfn>,</td></tr>
<tr><th id="5129">5129</th><td>				<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_entry" title='skl_ddb_entry' data-ref="skl_ddb_entry" data-ref-filename="skl_ddb_entry">skl_ddb_entry</a> *<dfn class="local col9 decl" id="869entry" title='entry' data-type='const struct skl_ddb_entry *' data-ref="869entry" data-ref-filename="869entry">entry</dfn>)</td></tr>
<tr><th id="5130">5130</th><td>{</td></tr>
<tr><th id="5131">5131</th><td>	<b>if</b> (<a class="local col9 ref" href="#869entry" title='entry' data-ref="869entry" data-ref-filename="869entry">entry</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::end" title='skl_ddb_entry::end' data-ref="skl_ddb_entry::end" data-ref-filename="skl_ddb_entry..end">end</a>)</td></tr>
<tr><th id="5132">5132</th><td>		<a class="macro" href="i915_drv.h.html#2794" title="__raw_uncore_write32(&amp;(dev_priv)-&gt;uncore, (reg), ((entry-&gt;end - 1) &lt;&lt; 16 | entry-&gt;start))" data-ref="_M/I915_WRITE_FW">I915_WRITE_FW</a>(<a class="local col8 ref" href="#868reg" title='reg' data-ref="868reg" data-ref-filename="868reg">reg</a>, (<a class="local col9 ref" href="#869entry" title='entry' data-ref="869entry" data-ref-filename="869entry">entry</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::end" title='skl_ddb_entry::end' data-ref="skl_ddb_entry::end" data-ref-filename="skl_ddb_entry..end">end</a> - <var>1</var>) &lt;&lt; <var>16</var> | <a class="local col9 ref" href="#869entry" title='entry' data-ref="869entry" data-ref-filename="869entry">entry</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::start" title='skl_ddb_entry::start' data-ref="skl_ddb_entry::start" data-ref-filename="skl_ddb_entry..start">start</a>);</td></tr>
<tr><th id="5133">5133</th><td>	<b>else</b></td></tr>
<tr><th id="5134">5134</th><td>		<a class="macro" href="i915_drv.h.html#2794" title="__raw_uncore_write32(&amp;(dev_priv)-&gt;uncore, (reg), (0))" data-ref="_M/I915_WRITE_FW">I915_WRITE_FW</a>(<a class="local col8 ref" href="#868reg" title='reg' data-ref="868reg" data-ref-filename="868reg">reg</a>, <var>0</var>);</td></tr>
<tr><th id="5135">5135</th><td>}</td></tr>
<tr><th id="5136">5136</th><td></td></tr>
<tr><th id="5137">5137</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="skl_write_wm_level" title='skl_write_wm_level' data-type='void skl_write_wm_level(struct drm_i915_private * dev_priv, i915_reg_t reg, const struct skl_wm_level * level)' data-ref="skl_write_wm_level" data-ref-filename="skl_write_wm_level">skl_write_wm_level</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="870dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="870dev_priv" data-ref-filename="870dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="5138">5138</th><td>			       <a class="typedef" href="i915_reg.h.html#i915_reg_t" title='i915_reg_t' data-type='struct i915_reg_t' data-ref="i915_reg_t" data-ref-filename="i915_reg_t">i915_reg_t</a> <dfn class="local col1 decl" id="871reg" title='reg' data-type='i915_reg_t' data-ref="871reg" data-ref-filename="871reg">reg</dfn>,</td></tr>
<tr><th id="5139">5139</th><td>			       <em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_level" title='skl_wm_level' data-ref="skl_wm_level" data-ref-filename="skl_wm_level">skl_wm_level</a> *<dfn class="local col2 decl" id="872level" title='level' data-type='const struct skl_wm_level *' data-ref="872level" data-ref-filename="872level">level</dfn>)</td></tr>
<tr><th id="5140">5140</th><td>{</td></tr>
<tr><th id="5141">5141</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col3 decl" id="873val" title='val' data-type='u32' data-ref="873val" data-ref-filename="873val">val</dfn> = <var>0</var>;</td></tr>
<tr><th id="5142">5142</th><td></td></tr>
<tr><th id="5143">5143</th><td>	<b>if</b> (<a class="local col2 ref" href="#872level" title='level' data-ref="872level" data-ref-filename="872level">level</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>)</td></tr>
<tr><th id="5144">5144</th><td>		<a class="local col3 ref" href="#873val" title='val' data-ref="873val" data-ref-filename="873val">val</a> |= <a class="macro" href="i915_reg.h.html#6081" title="(1 &lt;&lt; 31)" data-ref="_M/PLANE_WM_EN">PLANE_WM_EN</a>;</td></tr>
<tr><th id="5145">5145</th><td>	<b>if</b> (<a class="local col2 ref" href="#872level" title='level' data-ref="872level" data-ref-filename="872level">level</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>)</td></tr>
<tr><th id="5146">5146</th><td>		<a class="local col3 ref" href="#873val" title='val' data-ref="873val" data-ref-filename="873val">val</a> |= <a class="macro" href="i915_reg.h.html#6082" title="(1 &lt;&lt; 30)" data-ref="_M/PLANE_WM_IGNORE_LINES">PLANE_WM_IGNORE_LINES</a>;</td></tr>
<tr><th id="5147">5147</th><td>	<a class="local col3 ref" href="#873val" title='val' data-ref="873val" data-ref-filename="873val">val</a> |= <a class="local col2 ref" href="#872level" title='level' data-ref="872level" data-ref-filename="872level">level</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>;</td></tr>
<tr><th id="5148">5148</th><td>	<a class="local col3 ref" href="#873val" title='val' data-ref="873val" data-ref-filename="873val">val</a> |= <a class="local col2 ref" href="#872level" title='level' data-ref="872level" data-ref-filename="872level">level</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a> &lt;&lt; <a class="macro" href="i915_reg.h.html#6083" title="14" data-ref="_M/PLANE_WM_LINES_SHIFT">PLANE_WM_LINES_SHIFT</a>;</td></tr>
<tr><th id="5149">5149</th><td></td></tr>
<tr><th id="5150">5150</th><td>	<a class="macro" href="i915_drv.h.html#2794" title="__raw_uncore_write32(&amp;(dev_priv)-&gt;uncore, (reg), (val))" data-ref="_M/I915_WRITE_FW">I915_WRITE_FW</a>(<a class="local col1 ref" href="#871reg" title='reg' data-ref="871reg" data-ref-filename="871reg">reg</a>, <a class="local col3 ref" href="#873val" title='val' data-ref="873val" data-ref-filename="873val">val</a>);</td></tr>
<tr><th id="5151">5151</th><td>}</td></tr>
<tr><th id="5152">5152</th><td></td></tr>
<tr><th id="5153">5153</th><td><em>void</em> <dfn class="decl def fn" id="skl_write_plane_wm" title='skl_write_plane_wm' data-ref="skl_write_plane_wm" data-ref-filename="skl_write_plane_wm">skl_write_plane_wm</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col4 decl" id="874plane" title='plane' data-type='struct intel_plane *' data-ref="874plane" data-ref-filename="874plane">plane</dfn>,</td></tr>
<tr><th id="5154">5154</th><td>			<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col5 decl" id="875crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="875crtc_state" data-ref-filename="875crtc_state">crtc_state</dfn>)</td></tr>
<tr><th id="5155">5155</th><td>{</td></tr>
<tr><th id="5156">5156</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="876dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="876dev_priv" data-ref-filename="876dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col4 ref" href="#874plane" title='plane' data-ref="874plane" data-ref-filename="874plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::dev" title='drm_plane::dev' data-ref="drm_plane::dev" data-ref-filename="drm_plane..dev">dev</a>);</td></tr>
<tr><th id="5157">5157</th><td>	<em>int</em> <dfn class="local col7 decl" id="877level" title='level' data-type='int' data-ref="877level" data-ref-filename="877level">level</dfn>, <dfn class="local col8 decl" id="878max_level" title='max_level' data-type='int' data-ref="878max_level" data-ref-filename="878max_level">max_level</dfn> = <a class="ref fn" href="#ilk_wm_max_level" title='ilk_wm_max_level' data-ref="ilk_wm_max_level" data-ref-filename="ilk_wm_max_level">ilk_wm_max_level</a>(<a class="local col6 ref" href="#876dev_priv" title='dev_priv' data-ref="876dev_priv" data-ref-filename="876dev_priv">dev_priv</a>);</td></tr>
<tr><th id="5158">5158</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col9 decl" id="879plane_id" title='plane_id' data-type='enum plane_id' data-ref="879plane_id" data-ref-filename="879plane_id">plane_id</dfn> = <a class="local col4 ref" href="#874plane" title='plane' data-ref="874plane" data-ref-filename="874plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>;</td></tr>
<tr><th id="5159">5159</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col0 decl" id="880pipe" title='pipe' data-type='enum pipe' data-ref="880pipe" data-ref-filename="880pipe">pipe</dfn> = <a class="local col4 ref" href="#874plane" title='plane' data-ref="874plane" data-ref-filename="874plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::pipe" title='intel_plane::pipe' data-ref="intel_plane::pipe" data-ref-filename="intel_plane..pipe">pipe</a>;</td></tr>
<tr><th id="5160">5160</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#skl_plane_wm" title='skl_plane_wm' data-ref="skl_plane_wm" data-ref-filename="skl_plane_wm">skl_plane_wm</a> *<dfn class="local col1 decl" id="881wm" title='wm' data-type='const struct skl_plane_wm *' data-ref="881wm" data-ref-filename="881wm">wm</dfn> =</td></tr>
<tr><th id="5161">5161</th><td>		&amp;<a class="local col5 ref" href="#875crtc_state" title='crtc_state' data-ref="875crtc_state" data-ref-filename="875crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>.<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::planes" title='skl_pipe_wm::planes' data-ref="skl_pipe_wm::planes" data-ref-filename="skl_pipe_wm..planes">planes</a>[<a class="local col9 ref" href="#879plane_id" title='plane_id' data-ref="879plane_id" data-ref-filename="879plane_id">plane_id</a>];</td></tr>
<tr><th id="5162">5162</th><td>	<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_entry" title='skl_ddb_entry' data-ref="skl_ddb_entry" data-ref-filename="skl_ddb_entry">skl_ddb_entry</a> *<dfn class="local col2 decl" id="882ddb_y" title='ddb_y' data-type='const struct skl_ddb_entry *' data-ref="882ddb_y" data-ref-filename="882ddb_y">ddb_y</dfn> =</td></tr>
<tr><th id="5163">5163</th><td>		&amp;<a class="local col5 ref" href="#875crtc_state" title='crtc_state' data-ref="875crtc_state" data-ref-filename="875crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::plane_ddb_y' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..plane_ddb_y">plane_ddb_y</a>[<a class="local col9 ref" href="#879plane_id" title='plane_id' data-ref="879plane_id" data-ref-filename="879plane_id">plane_id</a>];</td></tr>
<tr><th id="5164">5164</th><td>	<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_entry" title='skl_ddb_entry' data-ref="skl_ddb_entry" data-ref-filename="skl_ddb_entry">skl_ddb_entry</a> *<dfn class="local col3 decl" id="883ddb_uv" title='ddb_uv' data-type='const struct skl_ddb_entry *' data-ref="883ddb_uv" data-ref-filename="883ddb_uv">ddb_uv</dfn> =</td></tr>
<tr><th id="5165">5165</th><td>		&amp;<a class="local col5 ref" href="#875crtc_state" title='crtc_state' data-ref="875crtc_state" data-ref-filename="875crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_uv" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::plane_ddb_uv' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_uv" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..plane_ddb_uv">plane_ddb_uv</a>[<a class="local col9 ref" href="#879plane_id" title='plane_id' data-ref="879plane_id" data-ref-filename="879plane_id">plane_id</a>];</td></tr>
<tr><th id="5166">5166</th><td></td></tr>
<tr><th id="5167">5167</th><td>	<b>for</b> (<a class="local col7 ref" href="#877level" title='level' data-ref="877level" data-ref-filename="877level">level</a> = <var>0</var>; <a class="local col7 ref" href="#877level" title='level' data-ref="877level" data-ref-filename="877level">level</a> &lt;= <a class="local col8 ref" href="#878max_level" title='max_level' data-ref="878max_level" data-ref-filename="878max_level">max_level</a>; <a class="local col7 ref" href="#877level" title='level' data-ref="877level" data-ref-filename="877level">level</a>++) {</td></tr>
<tr><th id="5168">5168</th><td>		<a class="tu ref fn" href="#skl_write_wm_level" title='skl_write_wm_level' data-use='c' data-ref="skl_write_wm_level" data-ref-filename="skl_write_wm_level">skl_write_wm_level</a>(<a class="local col6 ref" href="#876dev_priv" title='dev_priv' data-ref="876dev_priv" data-ref-filename="876dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#6095" title="((const i915_reg_t){ .reg = (((((0x70240) + (pipe) * ((0x71240) - (0x70240)))) + (plane_id) * ((((0x70340) + (pipe) * ((0x71340) - (0x70340)))) - (((0x70240) + (pipe) * ((0x71240) - (0x70240)))))) + ((4) * (level))) })" data-ref="_M/PLANE_WM">PLANE_WM</a>(<a class="local col0 ref" href="#880pipe" title='pipe' data-ref="880pipe" data-ref-filename="880pipe">pipe</a>, <a class="local col9 ref" href="#879plane_id" title='plane_id' data-ref="879plane_id" data-ref-filename="879plane_id">plane_id</a>, <a class="local col7 ref" href="#877level" title='level' data-ref="877level" data-ref-filename="877level">level</a>),</td></tr>
<tr><th id="5169">5169</th><td>				   &amp;<a class="local col1 ref" href="#881wm" title='wm' data-ref="881wm" data-ref-filename="881wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<a class="local col7 ref" href="#877level" title='level' data-ref="877level" data-ref-filename="877level">level</a>]);</td></tr>
<tr><th id="5170">5170</th><td>	}</td></tr>
<tr><th id="5171">5171</th><td>	<a class="tu ref fn" href="#skl_write_wm_level" title='skl_write_wm_level' data-use='c' data-ref="skl_write_wm_level" data-ref-filename="skl_write_wm_level">skl_write_wm_level</a>(<a class="local col6 ref" href="#876dev_priv" title='dev_priv' data-ref="876dev_priv" data-ref-filename="876dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#6101" title="((const i915_reg_t){ .reg = (((((0x70268) + (pipe) * ((0x71268) - (0x70268)))) + (plane_id) * ((((0x70368) + (pipe) * ((0x71368) - (0x70368)))) - (((0x70268) + (pipe) * ((0x71268) - (0x70268))))))) })" data-ref="_M/PLANE_WM_TRANS">PLANE_WM_TRANS</a>(<a class="local col0 ref" href="#880pipe" title='pipe' data-ref="880pipe" data-ref-filename="880pipe">pipe</a>, <a class="local col9 ref" href="#879plane_id" title='plane_id' data-ref="879plane_id" data-ref-filename="879plane_id">plane_id</a>),</td></tr>
<tr><th id="5172">5172</th><td>			   &amp;<a class="local col1 ref" href="#881wm" title='wm' data-ref="881wm" data-ref-filename="881wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>);</td></tr>
<tr><th id="5173">5173</th><td></td></tr>
<tr><th id="5174">5174</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col6 ref" href="#876dev_priv" title='dev_priv' data-ref="876dev_priv" data-ref-filename="876dev_priv">dev_priv</a>) &gt;= <var>11</var>) {</td></tr>
<tr><th id="5175">5175</th><td>		<a class="tu ref fn" href="#skl_ddb_entry_write" title='skl_ddb_entry_write' data-use='c' data-ref="skl_ddb_entry_write" data-ref-filename="skl_ddb_entry_write">skl_ddb_entry_write</a>(<a class="local col6 ref" href="#876dev_priv" title='dev_priv' data-ref="876dev_priv" data-ref-filename="876dev_priv">dev_priv</a>,</td></tr>
<tr><th id="5176">5176</th><td>				    <a class="macro" href="i915_reg.h.html#6884" title="((const i915_reg_t){ .reg = (((((0x7027c) + (pipe) * ((0x7127c) - (0x7027c)))) + (plane_id) * ((((0x7037c) + (pipe) * ((0x7137c) - (0x7037c)))) - (((0x7027c) + (pipe) * ((0x7127c) - (0x7027c))))))) })" data-ref="_M/PLANE_BUF_CFG">PLANE_BUF_CFG</a>(<a class="local col0 ref" href="#880pipe" title='pipe' data-ref="880pipe" data-ref-filename="880pipe">pipe</a>, <a class="local col9 ref" href="#879plane_id" title='plane_id' data-ref="879plane_id" data-ref-filename="879plane_id">plane_id</a>), <a class="local col2 ref" href="#882ddb_y" title='ddb_y' data-ref="882ddb_y" data-ref-filename="882ddb_y">ddb_y</a>);</td></tr>
<tr><th id="5177">5177</th><td>		<b>return</b>;</td></tr>
<tr><th id="5178">5178</th><td>	}</td></tr>
<tr><th id="5179">5179</th><td></td></tr>
<tr><th id="5180">5180</th><td>	<b>if</b> (<a class="local col1 ref" href="#881wm" title='wm' data-ref="881wm" data-ref-filename="881wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::is_planar" title='skl_plane_wm::is_planar' data-ref="skl_plane_wm::is_planar" data-ref-filename="skl_plane_wm..is_planar">is_planar</a>)</td></tr>
<tr><th id="5181">5181</th><td>		<a class="macro" href="../../../../include/linux/kernel.h.html#954" title="do { typeof(ddb_y) __tmp = (ddb_y); (ddb_y) = (ddb_uv); (ddb_uv) = __tmp; } while (0)" data-ref="_M/swap">swap</a>(<a class="local col2 ref" href="#882ddb_y" title='ddb_y' data-ref="882ddb_y" data-ref-filename="882ddb_y">ddb_y</a>, <a class="local col3 ref" href="#883ddb_uv" title='ddb_uv' data-ref="883ddb_uv" data-ref-filename="883ddb_uv">ddb_uv</a>);</td></tr>
<tr><th id="5182">5182</th><td></td></tr>
<tr><th id="5183">5183</th><td>	<a class="tu ref fn" href="#skl_ddb_entry_write" title='skl_ddb_entry_write' data-use='c' data-ref="skl_ddb_entry_write" data-ref-filename="skl_ddb_entry_write">skl_ddb_entry_write</a>(<a class="local col6 ref" href="#876dev_priv" title='dev_priv' data-ref="876dev_priv" data-ref-filename="876dev_priv">dev_priv</a>,</td></tr>
<tr><th id="5184">5184</th><td>			    <a class="macro" href="i915_reg.h.html#6884" title="((const i915_reg_t){ .reg = (((((0x7027c) + (pipe) * ((0x7127c) - (0x7027c)))) + (plane_id) * ((((0x7037c) + (pipe) * ((0x7137c) - (0x7037c)))) - (((0x7027c) + (pipe) * ((0x7127c) - (0x7027c))))))) })" data-ref="_M/PLANE_BUF_CFG">PLANE_BUF_CFG</a>(<a class="local col0 ref" href="#880pipe" title='pipe' data-ref="880pipe" data-ref-filename="880pipe">pipe</a>, <a class="local col9 ref" href="#879plane_id" title='plane_id' data-ref="879plane_id" data-ref-filename="879plane_id">plane_id</a>), <a class="local col2 ref" href="#882ddb_y" title='ddb_y' data-ref="882ddb_y" data-ref-filename="882ddb_y">ddb_y</a>);</td></tr>
<tr><th id="5185">5185</th><td>	<a class="tu ref fn" href="#skl_ddb_entry_write" title='skl_ddb_entry_write' data-use='c' data-ref="skl_ddb_entry_write" data-ref-filename="skl_ddb_entry_write">skl_ddb_entry_write</a>(<a class="local col6 ref" href="#876dev_priv" title='dev_priv' data-ref="876dev_priv" data-ref-filename="876dev_priv">dev_priv</a>,</td></tr>
<tr><th id="5186">5186</th><td>			    <a class="macro" href="i915_reg.h.html#6893" title="((const i915_reg_t){ .reg = (((((0x70278) + (pipe) * ((0x71278) - (0x70278)))) + (plane_id) * ((((0x70378) + (pipe) * ((0x71378) - (0x70378)))) - (((0x70278) + (pipe) * ((0x71278) - (0x70278))))))) })" data-ref="_M/PLANE_NV12_BUF_CFG">PLANE_NV12_BUF_CFG</a>(<a class="local col0 ref" href="#880pipe" title='pipe' data-ref="880pipe" data-ref-filename="880pipe">pipe</a>, <a class="local col9 ref" href="#879plane_id" title='plane_id' data-ref="879plane_id" data-ref-filename="879plane_id">plane_id</a>), <a class="local col3 ref" href="#883ddb_uv" title='ddb_uv' data-ref="883ddb_uv" data-ref-filename="883ddb_uv">ddb_uv</a>);</td></tr>
<tr><th id="5187">5187</th><td>}</td></tr>
<tr><th id="5188">5188</th><td></td></tr>
<tr><th id="5189">5189</th><td><em>void</em> <dfn class="decl def fn" id="skl_write_cursor_wm" title='skl_write_cursor_wm' data-ref="skl_write_cursor_wm" data-ref-filename="skl_write_cursor_wm">skl_write_cursor_wm</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col4 decl" id="884plane" title='plane' data-type='struct intel_plane *' data-ref="884plane" data-ref-filename="884plane">plane</dfn>,</td></tr>
<tr><th id="5190">5190</th><td>			 <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col5 decl" id="885crtc_state" title='crtc_state' data-type='const struct intel_crtc_state *' data-ref="885crtc_state" data-ref-filename="885crtc_state">crtc_state</dfn>)</td></tr>
<tr><th id="5191">5191</th><td>{</td></tr>
<tr><th id="5192">5192</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="886dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="886dev_priv" data-ref-filename="886dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col4 ref" href="#884plane" title='plane' data-ref="884plane" data-ref-filename="884plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::dev" title='drm_plane::dev' data-ref="drm_plane::dev" data-ref-filename="drm_plane..dev">dev</a>);</td></tr>
<tr><th id="5193">5193</th><td>	<em>int</em> <dfn class="local col7 decl" id="887level" title='level' data-type='int' data-ref="887level" data-ref-filename="887level">level</dfn>, <dfn class="local col8 decl" id="888max_level" title='max_level' data-type='int' data-ref="888max_level" data-ref-filename="888max_level">max_level</dfn> = <a class="ref fn" href="#ilk_wm_max_level" title='ilk_wm_max_level' data-ref="ilk_wm_max_level" data-ref-filename="ilk_wm_max_level">ilk_wm_max_level</a>(<a class="local col6 ref" href="#886dev_priv" title='dev_priv' data-ref="886dev_priv" data-ref-filename="886dev_priv">dev_priv</a>);</td></tr>
<tr><th id="5194">5194</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col9 decl" id="889plane_id" title='plane_id' data-type='enum plane_id' data-ref="889plane_id" data-ref-filename="889plane_id">plane_id</dfn> = <a class="local col4 ref" href="#884plane" title='plane' data-ref="884plane" data-ref-filename="884plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>;</td></tr>
<tr><th id="5195">5195</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col0 decl" id="890pipe" title='pipe' data-type='enum pipe' data-ref="890pipe" data-ref-filename="890pipe">pipe</dfn> = <a class="local col4 ref" href="#884plane" title='plane' data-ref="884plane" data-ref-filename="884plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::pipe" title='intel_plane::pipe' data-ref="intel_plane::pipe" data-ref-filename="intel_plane..pipe">pipe</a>;</td></tr>
<tr><th id="5196">5196</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#skl_plane_wm" title='skl_plane_wm' data-ref="skl_plane_wm" data-ref-filename="skl_plane_wm">skl_plane_wm</a> *<dfn class="local col1 decl" id="891wm" title='wm' data-type='const struct skl_plane_wm *' data-ref="891wm" data-ref-filename="891wm">wm</dfn> =</td></tr>
<tr><th id="5197">5197</th><td>		&amp;<a class="local col5 ref" href="#885crtc_state" title='crtc_state' data-ref="885crtc_state" data-ref-filename="885crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>.<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::planes" title='skl_pipe_wm::planes' data-ref="skl_pipe_wm::planes" data-ref-filename="skl_pipe_wm..planes">planes</a>[<a class="local col9 ref" href="#889plane_id" title='plane_id' data-ref="889plane_id" data-ref-filename="889plane_id">plane_id</a>];</td></tr>
<tr><th id="5198">5198</th><td>	<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_entry" title='skl_ddb_entry' data-ref="skl_ddb_entry" data-ref-filename="skl_ddb_entry">skl_ddb_entry</a> *<dfn class="local col2 decl" id="892ddb" title='ddb' data-type='const struct skl_ddb_entry *' data-ref="892ddb" data-ref-filename="892ddb">ddb</dfn> =</td></tr>
<tr><th id="5199">5199</th><td>		&amp;<a class="local col5 ref" href="#885crtc_state" title='crtc_state' data-ref="885crtc_state" data-ref-filename="885crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::plane_ddb_y' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..plane_ddb_y">plane_ddb_y</a>[<a class="local col9 ref" href="#889plane_id" title='plane_id' data-ref="889plane_id" data-ref-filename="889plane_id">plane_id</a>];</td></tr>
<tr><th id="5200">5200</th><td></td></tr>
<tr><th id="5201">5201</th><td>	<b>for</b> (<a class="local col7 ref" href="#887level" title='level' data-ref="887level" data-ref-filename="887level">level</a> = <var>0</var>; <a class="local col7 ref" href="#887level" title='level' data-ref="887level" data-ref-filename="887level">level</a> &lt;= <a class="local col8 ref" href="#888max_level" title='max_level' data-ref="888max_level" data-ref-filename="888max_level">max_level</a>; <a class="local col7 ref" href="#887level" title='level' data-ref="887level" data-ref-filename="887level">level</a>++) {</td></tr>
<tr><th id="5202">5202</th><td>		<a class="tu ref fn" href="#skl_write_wm_level" title='skl_write_wm_level' data-use='c' data-ref="skl_write_wm_level" data-ref-filename="skl_write_wm_level">skl_write_wm_level</a>(<a class="local col6 ref" href="#886dev_priv" title='dev_priv' data-ref="886dev_priv" data-ref-filename="886dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#6088" title="((const i915_reg_t){ .reg = (((0x70140) + (pipe) * ((0x71140) - (0x70140))) + ((4) * (level))) })" data-ref="_M/CUR_WM">CUR_WM</a>(<a class="local col0 ref" href="#890pipe" title='pipe' data-ref="890pipe" data-ref-filename="890pipe">pipe</a>, <a class="local col7 ref" href="#887level" title='level' data-ref="887level" data-ref-filename="887level">level</a>),</td></tr>
<tr><th id="5203">5203</th><td>				   &amp;<a class="local col1 ref" href="#891wm" title='wm' data-ref="891wm" data-ref-filename="891wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<a class="local col7 ref" href="#887level" title='level' data-ref="887level" data-ref-filename="887level">level</a>]);</td></tr>
<tr><th id="5204">5204</th><td>	}</td></tr>
<tr><th id="5205">5205</th><td>	<a class="tu ref fn" href="#skl_write_wm_level" title='skl_write_wm_level' data-use='c' data-ref="skl_write_wm_level" data-ref-filename="skl_write_wm_level">skl_write_wm_level</a>(<a class="local col6 ref" href="#886dev_priv" title='dev_priv' data-ref="886dev_priv" data-ref-filename="886dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#6089" title="((const i915_reg_t){ .reg = (((0x70168) + (pipe) * ((0x71168) - (0x70168)))) })" data-ref="_M/CUR_WM_TRANS">CUR_WM_TRANS</a>(<a class="local col0 ref" href="#890pipe" title='pipe' data-ref="890pipe" data-ref-filename="890pipe">pipe</a>), &amp;<a class="local col1 ref" href="#891wm" title='wm' data-ref="891wm" data-ref-filename="891wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>);</td></tr>
<tr><th id="5206">5206</th><td></td></tr>
<tr><th id="5207">5207</th><td>	<a class="tu ref fn" href="#skl_ddb_entry_write" title='skl_ddb_entry_write' data-use='c' data-ref="skl_ddb_entry_write" data-ref-filename="skl_ddb_entry_write">skl_ddb_entry_write</a>(<a class="local col6 ref" href="#886dev_priv" title='dev_priv' data-ref="886dev_priv" data-ref-filename="886dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#6936" title="((const i915_reg_t){ .reg = (((0x7017c) + (pipe) * ((0x7117c) - (0x7017c)))) })" data-ref="_M/CUR_BUF_CFG">CUR_BUF_CFG</a>(<a class="local col0 ref" href="#890pipe" title='pipe' data-ref="890pipe" data-ref-filename="890pipe">pipe</a>), <a class="local col2 ref" href="#892ddb" title='ddb' data-ref="892ddb" data-ref-filename="892ddb">ddb</a>);</td></tr>
<tr><th id="5208">5208</th><td>}</td></tr>
<tr><th id="5209">5209</th><td></td></tr>
<tr><th id="5210">5210</th><td><a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl def fn" id="skl_wm_level_equals" title='skl_wm_level_equals' data-ref="skl_wm_level_equals" data-ref-filename="skl_wm_level_equals">skl_wm_level_equals</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_level" title='skl_wm_level' data-ref="skl_wm_level" data-ref-filename="skl_wm_level">skl_wm_level</a> *<dfn class="local col3 decl" id="893l1" title='l1' data-type='const struct skl_wm_level *' data-ref="893l1" data-ref-filename="893l1">l1</dfn>,</td></tr>
<tr><th id="5211">5211</th><td>			 <em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_level" title='skl_wm_level' data-ref="skl_wm_level" data-ref-filename="skl_wm_level">skl_wm_level</a> *<dfn class="local col4 decl" id="894l2" title='l2' data-type='const struct skl_wm_level *' data-ref="894l2" data-ref-filename="894l2">l2</dfn>)</td></tr>
<tr><th id="5212">5212</th><td>{</td></tr>
<tr><th id="5213">5213</th><td>	<b>return</b> <a class="local col3 ref" href="#893l1" title='l1' data-ref="893l1" data-ref-filename="893l1">l1</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a> == <a class="local col4 ref" href="#894l2" title='l2' data-ref="894l2" data-ref-filename="894l2">l2</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a> &amp;&amp;</td></tr>
<tr><th id="5214">5214</th><td>		<a class="local col3 ref" href="#893l1" title='l1' data-ref="893l1" data-ref-filename="893l1">l1</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a> == <a class="local col4 ref" href="#894l2" title='l2' data-ref="894l2" data-ref-filename="894l2">l2</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a> &amp;&amp;</td></tr>
<tr><th id="5215">5215</th><td>		<a class="local col3 ref" href="#893l1" title='l1' data-ref="893l1" data-ref-filename="893l1">l1</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a> == <a class="local col4 ref" href="#894l2" title='l2' data-ref="894l2" data-ref-filename="894l2">l2</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a> &amp;&amp;</td></tr>
<tr><th id="5216">5216</th><td>		<a class="local col3 ref" href="#893l1" title='l1' data-ref="893l1" data-ref-filename="893l1">l1</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a> == <a class="local col4 ref" href="#894l2" title='l2' data-ref="894l2" data-ref-filename="894l2">l2</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>;</td></tr>
<tr><th id="5217">5217</th><td>}</td></tr>
<tr><th id="5218">5218</th><td></td></tr>
<tr><th id="5219">5219</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="skl_plane_wm_equals" title='skl_plane_wm_equals' data-type='bool skl_plane_wm_equals(struct drm_i915_private * dev_priv, const struct skl_plane_wm * wm1, const struct skl_plane_wm * wm2)' data-ref="skl_plane_wm_equals" data-ref-filename="skl_plane_wm_equals">skl_plane_wm_equals</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="895dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="895dev_priv" data-ref-filename="895dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="5220">5220</th><td>				<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#skl_plane_wm" title='skl_plane_wm' data-ref="skl_plane_wm" data-ref-filename="skl_plane_wm">skl_plane_wm</a> *<dfn class="local col6 decl" id="896wm1" title='wm1' data-type='const struct skl_plane_wm *' data-ref="896wm1" data-ref-filename="896wm1">wm1</dfn>,</td></tr>
<tr><th id="5221">5221</th><td>				<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#skl_plane_wm" title='skl_plane_wm' data-ref="skl_plane_wm" data-ref-filename="skl_plane_wm">skl_plane_wm</a> *<dfn class="local col7 decl" id="897wm2" title='wm2' data-type='const struct skl_plane_wm *' data-ref="897wm2" data-ref-filename="897wm2">wm2</dfn>)</td></tr>
<tr><th id="5222">5222</th><td>{</td></tr>
<tr><th id="5223">5223</th><td>	<em>int</em> <dfn class="local col8 decl" id="898level" title='level' data-type='int' data-ref="898level" data-ref-filename="898level">level</dfn>, <dfn class="local col9 decl" id="899max_level" title='max_level' data-type='int' data-ref="899max_level" data-ref-filename="899max_level">max_level</dfn> = <a class="ref fn" href="#ilk_wm_max_level" title='ilk_wm_max_level' data-ref="ilk_wm_max_level" data-ref-filename="ilk_wm_max_level">ilk_wm_max_level</a>(<a class="local col5 ref" href="#895dev_priv" title='dev_priv' data-ref="895dev_priv" data-ref-filename="895dev_priv">dev_priv</a>);</td></tr>
<tr><th id="5224">5224</th><td></td></tr>
<tr><th id="5225">5225</th><td>	<b>for</b> (<a class="local col8 ref" href="#898level" title='level' data-ref="898level" data-ref-filename="898level">level</a> = <var>0</var>; <a class="local col8 ref" href="#898level" title='level' data-ref="898level" data-ref-filename="898level">level</a> &lt;= <a class="local col9 ref" href="#899max_level" title='max_level' data-ref="899max_level" data-ref-filename="899max_level">max_level</a>; <a class="local col8 ref" href="#898level" title='level' data-ref="898level" data-ref-filename="898level">level</a>++) {</td></tr>
<tr><th id="5226">5226</th><td>		<b>if</b> (!<a class="ref fn" href="#skl_wm_level_equals" title='skl_wm_level_equals' data-ref="skl_wm_level_equals" data-ref-filename="skl_wm_level_equals">skl_wm_level_equals</a>(&amp;<a class="local col6 ref" href="#896wm1" title='wm1' data-ref="896wm1" data-ref-filename="896wm1">wm1</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<a class="local col8 ref" href="#898level" title='level' data-ref="898level" data-ref-filename="898level">level</a>], &amp;<a class="local col7 ref" href="#897wm2" title='wm2' data-ref="897wm2" data-ref-filename="897wm2">wm2</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<a class="local col8 ref" href="#898level" title='level' data-ref="898level" data-ref-filename="898level">level</a>]) ||</td></tr>
<tr><th id="5227">5227</th><td>		    !<a class="ref fn" href="#skl_wm_level_equals" title='skl_wm_level_equals' data-ref="skl_wm_level_equals" data-ref-filename="skl_wm_level_equals">skl_wm_level_equals</a>(&amp;<a class="local col6 ref" href="#896wm1" title='wm1' data-ref="896wm1" data-ref-filename="896wm1">wm1</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::uv_wm" title='skl_plane_wm::uv_wm' data-ref="skl_plane_wm::uv_wm" data-ref-filename="skl_plane_wm..uv_wm">uv_wm</a>[<a class="local col8 ref" href="#898level" title='level' data-ref="898level" data-ref-filename="898level">level</a>], &amp;<a class="local col7 ref" href="#897wm2" title='wm2' data-ref="897wm2" data-ref-filename="897wm2">wm2</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::uv_wm" title='skl_plane_wm::uv_wm' data-ref="skl_plane_wm::uv_wm" data-ref-filename="skl_plane_wm..uv_wm">uv_wm</a>[<a class="local col8 ref" href="#898level" title='level' data-ref="898level" data-ref-filename="898level">level</a>]))</td></tr>
<tr><th id="5228">5228</th><td>			<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="5229">5229</th><td>	}</td></tr>
<tr><th id="5230">5230</th><td></td></tr>
<tr><th id="5231">5231</th><td>	<b>return</b> <a class="ref fn" href="#skl_wm_level_equals" title='skl_wm_level_equals' data-ref="skl_wm_level_equals" data-ref-filename="skl_wm_level_equals">skl_wm_level_equals</a>(&amp;<a class="local col6 ref" href="#896wm1" title='wm1' data-ref="896wm1" data-ref-filename="896wm1">wm1</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>, &amp;<a class="local col7 ref" href="#897wm2" title='wm2' data-ref="897wm2" data-ref-filename="897wm2">wm2</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>);</td></tr>
<tr><th id="5232">5232</th><td>}</td></tr>
<tr><th id="5233">5233</th><td></td></tr>
<tr><th id="5234">5234</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="skl_pipe_wm_equals" title='skl_pipe_wm_equals' data-type='bool skl_pipe_wm_equals(struct intel_crtc * crtc, const struct skl_pipe_wm * wm1, const struct skl_pipe_wm * wm2)' data-ref="skl_pipe_wm_equals" data-ref-filename="skl_pipe_wm_equals">skl_pipe_wm_equals</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col0 decl" id="900crtc" title='crtc' data-type='struct intel_crtc *' data-ref="900crtc" data-ref-filename="900crtc">crtc</dfn>,</td></tr>
<tr><th id="5235">5235</th><td>			       <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#skl_pipe_wm" title='skl_pipe_wm' data-ref="skl_pipe_wm" data-ref-filename="skl_pipe_wm">skl_pipe_wm</a> *<dfn class="local col1 decl" id="901wm1" title='wm1' data-type='const struct skl_pipe_wm *' data-ref="901wm1" data-ref-filename="901wm1">wm1</dfn>,</td></tr>
<tr><th id="5236">5236</th><td>			       <em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#skl_pipe_wm" title='skl_pipe_wm' data-ref="skl_pipe_wm" data-ref-filename="skl_pipe_wm">skl_pipe_wm</a> *<dfn class="local col2 decl" id="902wm2" title='wm2' data-type='const struct skl_pipe_wm *' data-ref="902wm2" data-ref-filename="902wm2">wm2</dfn>)</td></tr>
<tr><th id="5237">5237</th><td>{</td></tr>
<tr><th id="5238">5238</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="903dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="903dev_priv" data-ref-filename="903dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col0 ref" href="#900crtc" title='crtc' data-ref="900crtc" data-ref-filename="900crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="5239">5239</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col4 decl" id="904plane_id" title='plane_id' data-type='enum plane_id' data-ref="904plane_id" data-ref-filename="904plane_id">plane_id</dfn>;</td></tr>
<tr><th id="5240">5240</th><td></td></tr>
<tr><th id="5241">5241</th><td>	<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col0 ref" href="#900crtc" title='crtc' data-ref="900crtc" data-ref-filename="900crtc">crtc</a>, <a class="local col4 ref" href="#904plane_id" title='plane_id' data-ref="904plane_id" data-ref-filename="904plane_id">plane_id</a>) {</td></tr>
<tr><th id="5242">5242</th><td>		<b>if</b> (!<a class="tu ref fn" href="#skl_plane_wm_equals" title='skl_plane_wm_equals' data-use='c' data-ref="skl_plane_wm_equals" data-ref-filename="skl_plane_wm_equals">skl_plane_wm_equals</a>(<a class="local col3 ref" href="#903dev_priv" title='dev_priv' data-ref="903dev_priv" data-ref-filename="903dev_priv">dev_priv</a>,</td></tr>
<tr><th id="5243">5243</th><td>					 &amp;<a class="local col1 ref" href="#901wm1" title='wm1' data-ref="901wm1" data-ref-filename="901wm1">wm1</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::planes" title='skl_pipe_wm::planes' data-ref="skl_pipe_wm::planes" data-ref-filename="skl_pipe_wm..planes">planes</a>[<a class="local col4 ref" href="#904plane_id" title='plane_id' data-ref="904plane_id" data-ref-filename="904plane_id">plane_id</a>],</td></tr>
<tr><th id="5244">5244</th><td>					 &amp;<a class="local col2 ref" href="#902wm2" title='wm2' data-ref="902wm2" data-ref-filename="902wm2">wm2</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::planes" title='skl_pipe_wm::planes' data-ref="skl_pipe_wm::planes" data-ref-filename="skl_pipe_wm..planes">planes</a>[<a class="local col4 ref" href="#904plane_id" title='plane_id' data-ref="904plane_id" data-ref-filename="904plane_id">plane_id</a>]))</td></tr>
<tr><th id="5245">5245</th><td>			<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="5246">5246</th><td>	}</td></tr>
<tr><th id="5247">5247</th><td></td></tr>
<tr><th id="5248">5248</th><td>	<b>return</b> <a class="local col1 ref" href="#901wm1" title='wm1' data-ref="901wm1" data-ref-filename="901wm1">wm1</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::linetime" title='skl_pipe_wm::linetime' data-ref="skl_pipe_wm::linetime" data-ref-filename="skl_pipe_wm..linetime">linetime</a> == <a class="local col2 ref" href="#902wm2" title='wm2' data-ref="902wm2" data-ref-filename="902wm2">wm2</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::linetime" title='skl_pipe_wm::linetime' data-ref="skl_pipe_wm::linetime" data-ref-filename="skl_pipe_wm..linetime">linetime</a>;</td></tr>
<tr><th id="5249">5249</th><td>}</td></tr>
<tr><th id="5250">5250</th><td></td></tr>
<tr><th id="5251">5251</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler_types.h.html#149" title="inline __attribute__((__gnu_inline__)) __attribute__((__unused__)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="skl_ddb_entries_overlap" title='skl_ddb_entries_overlap' data-type='bool skl_ddb_entries_overlap(const struct skl_ddb_entry * a, const struct skl_ddb_entry * b)' data-ref="skl_ddb_entries_overlap" data-ref-filename="skl_ddb_entries_overlap">skl_ddb_entries_overlap</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_entry" title='skl_ddb_entry' data-ref="skl_ddb_entry" data-ref-filename="skl_ddb_entry">skl_ddb_entry</a> *<dfn class="local col5 decl" id="905a" title='a' data-type='const struct skl_ddb_entry *' data-ref="905a" data-ref-filename="905a">a</dfn>,</td></tr>
<tr><th id="5252">5252</th><td>					   <em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_entry" title='skl_ddb_entry' data-ref="skl_ddb_entry" data-ref-filename="skl_ddb_entry">skl_ddb_entry</a> *<dfn class="local col6 decl" id="906b" title='b' data-type='const struct skl_ddb_entry *' data-ref="906b" data-ref-filename="906b">b</dfn>)</td></tr>
<tr><th id="5253">5253</th><td>{</td></tr>
<tr><th id="5254">5254</th><td>	<b>return</b> <a class="local col5 ref" href="#905a" title='a' data-ref="905a" data-ref-filename="905a">a</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::start" title='skl_ddb_entry::start' data-ref="skl_ddb_entry::start" data-ref-filename="skl_ddb_entry..start">start</a> &lt; <a class="local col6 ref" href="#906b" title='b' data-ref="906b" data-ref-filename="906b">b</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::end" title='skl_ddb_entry::end' data-ref="skl_ddb_entry::end" data-ref-filename="skl_ddb_entry..end">end</a> &amp;&amp; <a class="local col6 ref" href="#906b" title='b' data-ref="906b" data-ref-filename="906b">b</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::start" title='skl_ddb_entry::start' data-ref="skl_ddb_entry::start" data-ref-filename="skl_ddb_entry..start">start</a> &lt; <a class="local col5 ref" href="#905a" title='a' data-ref="905a" data-ref-filename="905a">a</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::end" title='skl_ddb_entry::end' data-ref="skl_ddb_entry::end" data-ref-filename="skl_ddb_entry..end">end</a>;</td></tr>
<tr><th id="5255">5255</th><td>}</td></tr>
<tr><th id="5256">5256</th><td></td></tr>
<tr><th id="5257">5257</th><td><a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl def fn" id="skl_ddb_allocation_overlaps" title='skl_ddb_allocation_overlaps' data-ref="skl_ddb_allocation_overlaps" data-ref-filename="skl_ddb_allocation_overlaps">skl_ddb_allocation_overlaps</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_entry" title='skl_ddb_entry' data-ref="skl_ddb_entry" data-ref-filename="skl_ddb_entry">skl_ddb_entry</a> *<dfn class="local col7 decl" id="907ddb" title='ddb' data-type='const struct skl_ddb_entry *' data-ref="907ddb" data-ref-filename="907ddb">ddb</dfn>,</td></tr>
<tr><th id="5258">5258</th><td>				 <em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_entry" title='skl_ddb_entry' data-ref="skl_ddb_entry" data-ref-filename="skl_ddb_entry">skl_ddb_entry</a> *<dfn class="local col8 decl" id="908entries" title='entries' data-type='const struct skl_ddb_entry *' data-ref="908entries" data-ref-filename="908entries">entries</dfn>,</td></tr>
<tr><th id="5259">5259</th><td>				 <em>int</em> <dfn class="local col9 decl" id="909num_entries" title='num_entries' data-type='int' data-ref="909num_entries" data-ref-filename="909num_entries">num_entries</dfn>, <em>int</em> <dfn class="local col0 decl" id="910ignore_idx" title='ignore_idx' data-type='int' data-ref="910ignore_idx" data-ref-filename="910ignore_idx">ignore_idx</dfn>)</td></tr>
<tr><th id="5260">5260</th><td>{</td></tr>
<tr><th id="5261">5261</th><td>	<em>int</em> <dfn class="local col1 decl" id="911i" title='i' data-type='int' data-ref="911i" data-ref-filename="911i">i</dfn>;</td></tr>
<tr><th id="5262">5262</th><td></td></tr>
<tr><th id="5263">5263</th><td>	<b>for</b> (<a class="local col1 ref" href="#911i" title='i' data-ref="911i" data-ref-filename="911i">i</a> = <var>0</var>; <a class="local col1 ref" href="#911i" title='i' data-ref="911i" data-ref-filename="911i">i</a> &lt; <a class="local col9 ref" href="#909num_entries" title='num_entries' data-ref="909num_entries" data-ref-filename="909num_entries">num_entries</a>; <a class="local col1 ref" href="#911i" title='i' data-ref="911i" data-ref-filename="911i">i</a>++) {</td></tr>
<tr><th id="5264">5264</th><td>		<b>if</b> (<a class="local col1 ref" href="#911i" title='i' data-ref="911i" data-ref-filename="911i">i</a> != <a class="local col0 ref" href="#910ignore_idx" title='ignore_idx' data-ref="910ignore_idx" data-ref-filename="910ignore_idx">ignore_idx</a> &amp;&amp;</td></tr>
<tr><th id="5265">5265</th><td>		    <a class="tu ref fn" href="#skl_ddb_entries_overlap" title='skl_ddb_entries_overlap' data-use='c' data-ref="skl_ddb_entries_overlap" data-ref-filename="skl_ddb_entries_overlap">skl_ddb_entries_overlap</a>(<a class="local col7 ref" href="#907ddb" title='ddb' data-ref="907ddb" data-ref-filename="907ddb">ddb</a>, &amp;<a class="local col8 ref" href="#908entries" title='entries' data-ref="908entries" data-ref-filename="908entries">entries</a>[<a class="local col1 ref" href="#911i" title='i' data-ref="911i" data-ref-filename="911i">i</a>]))</td></tr>
<tr><th id="5266">5266</th><td>			<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="5267">5267</th><td>	}</td></tr>
<tr><th id="5268">5268</th><td></td></tr>
<tr><th id="5269">5269</th><td>	<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="5270">5270</th><td>}</td></tr>
<tr><th id="5271">5271</th><td></td></tr>
<tr><th id="5272">5272</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a></td></tr>
<tr><th id="5273">5273</th><td><dfn class="tu decl def fn" id="pipes_modified" title='pipes_modified' data-type='u32 pipes_modified(struct intel_atomic_state * state)' data-ref="pipes_modified" data-ref-filename="pipes_modified">pipes_modified</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col2 decl" id="912state" title='state' data-type='struct intel_atomic_state *' data-ref="912state" data-ref-filename="912state">state</dfn>)</td></tr>
<tr><th id="5274">5274</th><td>{</td></tr>
<tr><th id="5275">5275</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col3 decl" id="913crtc" title='crtc' data-type='struct intel_crtc *' data-ref="913crtc" data-ref-filename="913crtc">crtc</dfn>;</td></tr>
<tr><th id="5276">5276</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col4 decl" id="914cstate" title='cstate' data-type='struct intel_crtc_state *' data-ref="914cstate" data-ref-filename="914cstate">cstate</dfn>;</td></tr>
<tr><th id="5277">5277</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="915i" title='i' data-type='u32' data-ref="915i" data-ref-filename="915i">i</dfn>, <dfn class="local col6 decl" id="916ret" title='ret' data-type='u32' data-ref="916ret" data-ref-filename="916ret">ret</dfn> = <var>0</var>;</td></tr>
<tr><th id="5278">5278</th><td></td></tr>
<tr><th id="5279">5279</th><td>	<a class="macro" href="display/intel_display.h.html#325" title="for ((i) = 0; (i) &lt; (state)-&gt;base.dev-&gt;mode_config.num_crtc &amp;&amp; ((crtc) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].ptr); do { extern void __compiletime_assert_5279(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].ptr)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].ptr)), typeof(void))))) __compiletime_assert_5279(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); }), (cstate) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].new_state); do { extern void __compiletime_assert_5279(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].new_state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].new_state)), typeof(void))))) __compiletime_assert_5279(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); }), 1); (i)++) if (!(crtc)) {} else" data-ref="_M/for_each_new_intel_crtc_in_state">for_each_new_intel_crtc_in_state</a>(<a class="local col2 ref" href="#912state" title='state' data-ref="912state" data-ref-filename="912state">state</a>, <a class="local col3 ref" href="#913crtc" title='crtc' data-ref="913crtc" data-ref-filename="913crtc">crtc</a>, <a class="local col4 ref" href="#914cstate" title='cstate' data-ref="914cstate" data-ref-filename="914cstate">cstate</a>, <a class="local col5 ref" href="#915i" title='i' data-ref="915i" data-ref-filename="915i">i</a>)</td></tr>
<tr><th id="5280">5280</th><td>		<a class="local col6 ref" href="#916ret" title='ret' data-ref="916ret" data-ref-filename="916ret">ret</a> |= <a class="ref fn" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_mask" title='drm_crtc_mask' data-ref="drm_crtc_mask" data-ref-filename="drm_crtc_mask">drm_crtc_mask</a>(&amp;<a class="local col3 ref" href="#913crtc" title='crtc' data-ref="913crtc" data-ref-filename="913crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>);</td></tr>
<tr><th id="5281">5281</th><td></td></tr>
<tr><th id="5282">5282</th><td>	<b>return</b> <a class="local col6 ref" href="#916ret" title='ret' data-ref="916ret" data-ref-filename="916ret">ret</a>;</td></tr>
<tr><th id="5283">5283</th><td>}</td></tr>
<tr><th id="5284">5284</th><td></td></tr>
<tr><th id="5285">5285</th><td><em>static</em> <em>int</em></td></tr>
<tr><th id="5286">5286</th><td><dfn class="tu decl def fn" id="skl_ddb_add_affected_planes" title='skl_ddb_add_affected_planes' data-type='int skl_ddb_add_affected_planes(const struct intel_crtc_state * old_crtc_state, struct intel_crtc_state * new_crtc_state)' data-ref="skl_ddb_add_affected_planes" data-ref-filename="skl_ddb_add_affected_planes">skl_ddb_add_affected_planes</dfn>(<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col7 decl" id="917old_crtc_state" title='old_crtc_state' data-type='const struct intel_crtc_state *' data-ref="917old_crtc_state" data-ref-filename="917old_crtc_state">old_crtc_state</dfn>,</td></tr>
<tr><th id="5287">5287</th><td>			    <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col8 decl" id="918new_crtc_state" title='new_crtc_state' data-type='struct intel_crtc_state *' data-ref="918new_crtc_state" data-ref-filename="918new_crtc_state">new_crtc_state</dfn>)</td></tr>
<tr><th id="5288">5288</th><td>{</td></tr>
<tr><th id="5289">5289</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col9 decl" id="919state" title='state' data-type='struct intel_atomic_state *' data-ref="919state" data-ref-filename="919state">state</dfn> = <a class="macro" href="intel_drv.h.html#1047" title="({ void *__mptr = (void *)(new_crtc_state-&gt;base.state); do { extern void __compiletime_assert_5289(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(new_crtc_state-&gt;base.state)), typeof(((struct intel_atomic_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(new_crtc_state-&gt;base.state)), typeof(void))))) __compiletime_assert_5289(); } while (0); ((struct intel_atomic_state *)(__mptr - __builtin_offsetof(struct intel_atomic_state, base))); })" data-ref="_M/to_intel_atomic_state">to_intel_atomic_state</a>(<a class="local col8 ref" href="#918new_crtc_state" title='new_crtc_state' data-ref="918new_crtc_state" data-ref-filename="918new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::state" title='drm_crtc_state::state' data-ref="drm_crtc_state::state" data-ref-filename="drm_crtc_state..state">state</a>);</td></tr>
<tr><th id="5290">5290</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col0 decl" id="920crtc" title='crtc' data-type='struct intel_crtc *' data-ref="920crtc" data-ref-filename="920crtc">crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(new_crtc_state-&gt;base.crtc); do { extern void __compiletime_assert_5290(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(new_crtc_state-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(new_crtc_state-&gt;base.crtc)), typeof(void))))) __compiletime_assert_5290(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col8 ref" href="#918new_crtc_state" title='new_crtc_state' data-ref="918new_crtc_state" data-ref-filename="918new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="5291">5291</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="921dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="921dev_priv" data-ref-filename="921dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col0 ref" href="#920crtc" title='crtc' data-ref="920crtc" data-ref-filename="920crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="5292">5292</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col2 decl" id="922plane" title='plane' data-type='struct intel_plane *' data-ref="922plane" data-ref-filename="922plane">plane</dfn>;</td></tr>
<tr><th id="5293">5293</th><td></td></tr>
<tr><th id="5294">5294</th><td>	<a class="macro" href="display/intel_display.h.html#272" title="for (plane = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list)-&gt;next); do { extern void __compiletime_assert_5294(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list)-&gt;next)), typeof(((typeof(*plane) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list)-&gt;next)), typeof(void))))) __compiletime_assert_5294(); } while (0); ((typeof(*plane) *)(__mptr - __builtin_offsetof(typeof(*plane), base.head))); }); &amp;plane-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list); plane = ({ void *__mptr = (void *)((plane)-&gt;base.head.next); do { extern void __compiletime_assert_5294(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((plane)-&gt;base.head.next)), typeof(((typeof(*(plane)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((plane)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_5294(); } while (0); ((typeof(*(plane)) *)(__mptr - __builtin_offsetof(typeof(*(plane)), base.head))); })) if (!((plane)-&gt;pipe == (crtc)-&gt;pipe)) {} else" data-ref="_M/for_each_intel_plane_on_crtc">for_each_intel_plane_on_crtc</a>(&amp;<a class="local col1 ref" href="#921dev_priv" title='dev_priv' data-ref="921dev_priv" data-ref-filename="921dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col0 ref" href="#920crtc" title='crtc' data-ref="920crtc" data-ref-filename="920crtc">crtc</a>, <a class="local col2 ref" href="#922plane" title='plane' data-ref="922plane" data-ref-filename="922plane">plane</a>) {</td></tr>
<tr><th id="5295">5295</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col3 decl" id="923plane_state" title='plane_state' data-type='struct intel_plane_state *' data-ref="923plane_state" data-ref-filename="923plane_state">plane_state</dfn>;</td></tr>
<tr><th id="5296">5296</th><td>		<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col4 decl" id="924plane_id" title='plane_id' data-type='enum plane_id' data-ref="924plane_id" data-ref-filename="924plane_id">plane_id</dfn> = <a class="local col2 ref" href="#922plane" title='plane' data-ref="922plane" data-ref-filename="922plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>;</td></tr>
<tr><th id="5297">5297</th><td></td></tr>
<tr><th id="5298">5298</th><td>		<b>if</b> (<a class="ref fn" href="i915_drv.h.html#skl_ddb_entry_equal" title='skl_ddb_entry_equal' data-ref="skl_ddb_entry_equal" data-ref-filename="skl_ddb_entry_equal">skl_ddb_entry_equal</a>(&amp;<a class="local col7 ref" href="#917old_crtc_state" title='old_crtc_state' data-ref="917old_crtc_state" data-ref-filename="917old_crtc_state">old_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::plane_ddb_y' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..plane_ddb_y">plane_ddb_y</a>[<a class="local col4 ref" href="#924plane_id" title='plane_id' data-ref="924plane_id" data-ref-filename="924plane_id">plane_id</a>],</td></tr>
<tr><th id="5299">5299</th><td>					&amp;<a class="local col8 ref" href="#918new_crtc_state" title='new_crtc_state' data-ref="918new_crtc_state" data-ref-filename="918new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::plane_ddb_y' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..plane_ddb_y">plane_ddb_y</a>[<a class="local col4 ref" href="#924plane_id" title='plane_id' data-ref="924plane_id" data-ref-filename="924plane_id">plane_id</a>]) &amp;&amp;</td></tr>
<tr><th id="5300">5300</th><td>		    <a class="ref fn" href="i915_drv.h.html#skl_ddb_entry_equal" title='skl_ddb_entry_equal' data-ref="skl_ddb_entry_equal" data-ref-filename="skl_ddb_entry_equal">skl_ddb_entry_equal</a>(&amp;<a class="local col7 ref" href="#917old_crtc_state" title='old_crtc_state' data-ref="917old_crtc_state" data-ref-filename="917old_crtc_state">old_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_uv" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::plane_ddb_uv' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_uv" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..plane_ddb_uv">plane_ddb_uv</a>[<a class="local col4 ref" href="#924plane_id" title='plane_id' data-ref="924plane_id" data-ref-filename="924plane_id">plane_id</a>],</td></tr>
<tr><th id="5301">5301</th><td>					&amp;<a class="local col8 ref" href="#918new_crtc_state" title='new_crtc_state' data-ref="918new_crtc_state" data-ref-filename="918new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_uv" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::plane_ddb_uv' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_uv" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..plane_ddb_uv">plane_ddb_uv</a>[<a class="local col4 ref" href="#924plane_id" title='plane_id' data-ref="924plane_id" data-ref-filename="924plane_id">plane_id</a>]))</td></tr>
<tr><th id="5302">5302</th><td>			<b>continue</b>;</td></tr>
<tr><th id="5303">5303</th><td></td></tr>
<tr><th id="5304">5304</th><td>		<a class="local col3 ref" href="#923plane_state" title='plane_state' data-ref="923plane_state" data-ref-filename="923plane_state">plane_state</a> = <a class="ref fn" href="intel_drv.h.html#intel_atomic_get_plane_state" title='intel_atomic_get_plane_state' data-ref="intel_atomic_get_plane_state" data-ref-filename="intel_atomic_get_plane_state">intel_atomic_get_plane_state</a>(<a class="local col9 ref" href="#919state" title='state' data-ref="919state" data-ref-filename="919state">state</a>, <a class="local col2 ref" href="#922plane" title='plane' data-ref="922plane" data-ref-filename="922plane">plane</a>);</td></tr>
<tr><th id="5305">5305</th><td>		<b>if</b> (<a class="ref fn" href="../../../../include/linux/err.h.html#IS_ERR" title='IS_ERR' data-ref="IS_ERR" data-ref-filename="IS_ERR">IS_ERR</a>(<a class="local col3 ref" href="#923plane_state" title='plane_state' data-ref="923plane_state" data-ref-filename="923plane_state">plane_state</a>))</td></tr>
<tr><th id="5306">5306</th><td>			<b>return</b> <a class="ref fn" href="../../../../include/linux/err.h.html#PTR_ERR" title='PTR_ERR' data-ref="PTR_ERR" data-ref-filename="PTR_ERR">PTR_ERR</a>(<a class="local col3 ref" href="#923plane_state" title='plane_state' data-ref="923plane_state" data-ref-filename="923plane_state">plane_state</a>);</td></tr>
<tr><th id="5307">5307</th><td></td></tr>
<tr><th id="5308">5308</th><td>		<a class="local col8 ref" href="#918new_crtc_state" title='new_crtc_state' data-ref="918new_crtc_state" data-ref-filename="918new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::update_planes" title='intel_crtc_state::update_planes' data-ref="intel_crtc_state::update_planes" data-ref-filename="intel_crtc_state..update_planes">update_planes</a> |= <a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (plane_id))" data-ref="_M/BIT">BIT</a>(<a class="local col4 ref" href="#924plane_id" title='plane_id' data-ref="924plane_id" data-ref-filename="924plane_id">plane_id</a>);</td></tr>
<tr><th id="5309">5309</th><td>	}</td></tr>
<tr><th id="5310">5310</th><td></td></tr>
<tr><th id="5311">5311</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="5312">5312</th><td>}</td></tr>
<tr><th id="5313">5313</th><td></td></tr>
<tr><th id="5314">5314</th><td><em>static</em> <em>int</em></td></tr>
<tr><th id="5315">5315</th><td><dfn class="tu decl def fn" id="skl_compute_ddb" title='skl_compute_ddb' data-type='int skl_compute_ddb(struct intel_atomic_state * state)' data-ref="skl_compute_ddb" data-ref-filename="skl_compute_ddb">skl_compute_ddb</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col5 decl" id="925state" title='state' data-type='struct intel_atomic_state *' data-ref="925state" data-ref-filename="925state">state</dfn>)</td></tr>
<tr><th id="5316">5316</th><td>{</td></tr>
<tr><th id="5317">5317</th><td>	<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="926dev_priv" title='dev_priv' data-type='const struct drm_i915_private *' data-ref="926dev_priv" data-ref-filename="926dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col5 ref" href="#925state" title='state' data-ref="925state" data-ref-filename="925state">state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::base" title='intel_atomic_state::base' data-ref="intel_atomic_state::base" data-ref-filename="intel_atomic_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_state::dev" title='drm_atomic_state::dev' data-ref="drm_atomic_state::dev" data-ref-filename="drm_atomic_state..dev">dev</a>);</td></tr>
<tr><th id="5318">5318</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_allocation" title='skl_ddb_allocation' data-ref="skl_ddb_allocation" data-ref-filename="skl_ddb_allocation">skl_ddb_allocation</a> *<dfn class="local col7 decl" id="927ddb" title='ddb' data-type='struct skl_ddb_allocation *' data-ref="927ddb" data-ref-filename="927ddb">ddb</dfn> = &amp;<a class="local col5 ref" href="#925state" title='state' data-ref="925state" data-ref-filename="925state">state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::wm_results" title='intel_atomic_state::wm_results' data-ref="intel_atomic_state::wm_results" data-ref-filename="intel_atomic_state..wm_results">wm_results</a>.<a class="ref field" href="i915_drv.h.html#skl_ddb_values::ddb" title='skl_ddb_values::ddb' data-ref="skl_ddb_values::ddb" data-ref-filename="skl_ddb_values..ddb">ddb</a>;</td></tr>
<tr><th id="5319">5319</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col8 decl" id="928old_crtc_state" title='old_crtc_state' data-type='struct intel_crtc_state *' data-ref="928old_crtc_state" data-ref-filename="928old_crtc_state">old_crtc_state</dfn>;</td></tr>
<tr><th id="5320">5320</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col9 decl" id="929new_crtc_state" title='new_crtc_state' data-type='struct intel_crtc_state *' data-ref="929new_crtc_state" data-ref-filename="929new_crtc_state">new_crtc_state</dfn>;</td></tr>
<tr><th id="5321">5321</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col0 decl" id="930crtc" title='crtc' data-type='struct intel_crtc *' data-ref="930crtc" data-ref-filename="930crtc">crtc</dfn>;</td></tr>
<tr><th id="5322">5322</th><td>	<em>int</em> <dfn class="local col1 decl" id="931ret" title='ret' data-type='int' data-ref="931ret" data-ref-filename="931ret">ret</dfn>, <dfn class="local col2 decl" id="932i" title='i' data-type='int' data-ref="932i" data-ref-filename="932i">i</dfn>;</td></tr>
<tr><th id="5323">5323</th><td></td></tr>
<tr><th id="5324">5324</th><td>	<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memcpy" title='memcpy' data-ref="memcpy" data-ref-filename="memcpy">memcpy</a>(<a class="local col7 ref" href="#927ddb" title='ddb' data-ref="927ddb" data-ref-filename="927ddb">ddb</a>, &amp;<a class="local col6 ref" href="#926dev_priv" title='dev_priv' data-ref="926dev_priv" data-ref-filename="926dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymousstruct)::(anonymous)::skl_hw" title='drm_i915_private::(anonymous struct)::(anonymous union)::skl_hw' data-ref="drm_i915_private::(anonymousstruct)::(anonymous)::skl_hw" data-ref-filename="drm_i915_private..(anonymousstruct)..(anonymous)..skl_hw">skl_hw</a>.<a class="ref field" href="i915_drv.h.html#skl_ddb_values::ddb" title='skl_ddb_values::ddb' data-ref="skl_ddb_values::ddb" data-ref-filename="skl_ddb_values..ddb">ddb</a>, <b>sizeof</b>(*<a class="local col7 ref" href="#927ddb" title='ddb' data-ref="927ddb" data-ref-filename="927ddb">ddb</a>));</td></tr>
<tr><th id="5325">5325</th><td></td></tr>
<tr><th id="5326">5326</th><td>	<a class="macro" href="display/intel_display.h.html#342" title="for ((i) = 0; (i) &lt; (state)-&gt;base.dev-&gt;mode_config.num_crtc &amp;&amp; ((crtc) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].ptr); do { extern void __compiletime_assert_5327(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].ptr)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].ptr)), typeof(void))))) __compiletime_assert_5327(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); }), (old_crtc_state) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].old_state); do { extern void __compiletime_assert_5327(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].old_state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].old_state)), typeof(void))))) __compiletime_assert_5327(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); }), (new_crtc_state) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].new_state); do { extern void __compiletime_assert_5327(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].new_state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].new_state)), typeof(void))))) __compiletime_assert_5327(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); }), 1); (i)++) if (!(crtc)) {} else" data-ref="_M/for_each_oldnew_intel_crtc_in_state">for_each_oldnew_intel_crtc_in_state</a>(<a class="local col5 ref" href="#925state" title='state' data-ref="925state" data-ref-filename="925state">state</a>, <a class="local col0 ref" href="#930crtc" title='crtc' data-ref="930crtc" data-ref-filename="930crtc">crtc</a>, <a class="local col8 ref" href="#928old_crtc_state" title='old_crtc_state' data-ref="928old_crtc_state" data-ref-filename="928old_crtc_state">old_crtc_state</a>,</td></tr>
<tr><th id="5327">5327</th><td>					    <a class="local col9 ref" href="#929new_crtc_state" title='new_crtc_state' data-ref="929new_crtc_state" data-ref-filename="929new_crtc_state">new_crtc_state</a>, <a class="local col2 ref" href="#932i" title='i' data-ref="932i" data-ref-filename="932i">i</a>) {</td></tr>
<tr><th id="5328">5328</th><td>		<a class="local col1 ref" href="#931ret" title='ret' data-ref="931ret" data-ref-filename="931ret">ret</a> = <a class="tu ref fn" href="#skl_allocate_pipe_ddb" title='skl_allocate_pipe_ddb' data-use='c' data-ref="skl_allocate_pipe_ddb" data-ref-filename="skl_allocate_pipe_ddb">skl_allocate_pipe_ddb</a>(<a class="local col9 ref" href="#929new_crtc_state" title='new_crtc_state' data-ref="929new_crtc_state" data-ref-filename="929new_crtc_state">new_crtc_state</a>, <a class="local col7 ref" href="#927ddb" title='ddb' data-ref="927ddb" data-ref-filename="927ddb">ddb</a>);</td></tr>
<tr><th id="5329">5329</th><td>		<b>if</b> (<a class="local col1 ref" href="#931ret" title='ret' data-ref="931ret" data-ref-filename="931ret">ret</a>)</td></tr>
<tr><th id="5330">5330</th><td>			<b>return</b> <a class="local col1 ref" href="#931ret" title='ret' data-ref="931ret" data-ref-filename="931ret">ret</a>;</td></tr>
<tr><th id="5331">5331</th><td></td></tr>
<tr><th id="5332">5332</th><td>		<a class="local col1 ref" href="#931ret" title='ret' data-ref="931ret" data-ref-filename="931ret">ret</a> = <a class="tu ref fn" href="#skl_ddb_add_affected_planes" title='skl_ddb_add_affected_planes' data-use='c' data-ref="skl_ddb_add_affected_planes" data-ref-filename="skl_ddb_add_affected_planes">skl_ddb_add_affected_planes</a>(<a class="local col8 ref" href="#928old_crtc_state" title='old_crtc_state' data-ref="928old_crtc_state" data-ref-filename="928old_crtc_state">old_crtc_state</a>,</td></tr>
<tr><th id="5333">5333</th><td>						  <a class="local col9 ref" href="#929new_crtc_state" title='new_crtc_state' data-ref="929new_crtc_state" data-ref-filename="929new_crtc_state">new_crtc_state</a>);</td></tr>
<tr><th id="5334">5334</th><td>		<b>if</b> (<a class="local col1 ref" href="#931ret" title='ret' data-ref="931ret" data-ref-filename="931ret">ret</a>)</td></tr>
<tr><th id="5335">5335</th><td>			<b>return</b> <a class="local col1 ref" href="#931ret" title='ret' data-ref="931ret" data-ref-filename="931ret">ret</a>;</td></tr>
<tr><th id="5336">5336</th><td>	}</td></tr>
<tr><th id="5337">5337</th><td></td></tr>
<tr><th id="5338">5338</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="5339">5339</th><td>}</td></tr>
<tr><th id="5340">5340</th><td></td></tr>
<tr><th id="5341">5341</th><td><em>static</em> <em>char</em> <dfn class="tu decl def fn" id="enast" title='enast' data-type='char enast(bool enable)' data-ref="enast" data-ref-filename="enast">enast</dfn>(<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col3 decl" id="933enable" title='enable' data-type='bool' data-ref="933enable" data-ref-filename="933enable">enable</dfn>)</td></tr>
<tr><th id="5342">5342</th><td>{</td></tr>
<tr><th id="5343">5343</th><td>	<b>return</b> <a class="local col3 ref" href="#933enable" title='enable' data-ref="933enable" data-ref-filename="933enable">enable</a> ? <kbd>'*'</kbd> : <kbd>' '</kbd>;</td></tr>
<tr><th id="5344">5344</th><td>}</td></tr>
<tr><th id="5345">5345</th><td></td></tr>
<tr><th id="5346">5346</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="5347">5347</th><td><dfn class="tu decl def fn" id="skl_print_wm_changes" title='skl_print_wm_changes' data-type='void skl_print_wm_changes(struct intel_atomic_state * state)' data-ref="skl_print_wm_changes" data-ref-filename="skl_print_wm_changes">skl_print_wm_changes</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col4 decl" id="934state" title='state' data-type='struct intel_atomic_state *' data-ref="934state" data-ref-filename="934state">state</dfn>)</td></tr>
<tr><th id="5348">5348</th><td>{</td></tr>
<tr><th id="5349">5349</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="935dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="935dev_priv" data-ref-filename="935dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col4 ref" href="#934state" title='state' data-ref="934state" data-ref-filename="934state">state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::base" title='intel_atomic_state::base' data-ref="intel_atomic_state::base" data-ref-filename="intel_atomic_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_state::dev" title='drm_atomic_state::dev' data-ref="drm_atomic_state::dev" data-ref-filename="drm_atomic_state..dev">dev</a>);</td></tr>
<tr><th id="5350">5350</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col6 decl" id="936old_crtc_state" title='old_crtc_state' data-type='const struct intel_crtc_state *' data-ref="936old_crtc_state" data-ref-filename="936old_crtc_state">old_crtc_state</dfn>;</td></tr>
<tr><th id="5351">5351</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col7 decl" id="937new_crtc_state" title='new_crtc_state' data-type='const struct intel_crtc_state *' data-ref="937new_crtc_state" data-ref-filename="937new_crtc_state">new_crtc_state</dfn>;</td></tr>
<tr><th id="5352">5352</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col8 decl" id="938plane" title='plane' data-type='struct intel_plane *' data-ref="938plane" data-ref-filename="938plane">plane</dfn>;</td></tr>
<tr><th id="5353">5353</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col9 decl" id="939crtc" title='crtc' data-type='struct intel_crtc *' data-ref="939crtc" data-ref-filename="939crtc">crtc</dfn>;</td></tr>
<tr><th id="5354">5354</th><td>	<em>int</em> <dfn class="local col0 decl" id="940i" title='i' data-type='int' data-ref="940i" data-ref-filename="940i">i</dfn>;</td></tr>
<tr><th id="5355">5355</th><td></td></tr>
<tr><th id="5356">5356</th><td>	<b>if</b> ((<a class="ref" href="../../../../include/drm/drm_drv.h.html#drm_debug" title='drm_debug' data-ref="drm_debug" data-ref-filename="drm_debug">drm_debug</a> &amp; <a class="macro" href="../../../../include/drm/drm_print.h.html#267" title="0x04" data-ref="_M/DRM_UT_KMS">DRM_UT_KMS</a>) == <var>0</var>)</td></tr>
<tr><th id="5357">5357</th><td>		<b>return</b>;</td></tr>
<tr><th id="5358">5358</th><td></td></tr>
<tr><th id="5359">5359</th><td>	<a class="macro" href="display/intel_display.h.html#342" title="for ((i) = 0; (i) &lt; (state)-&gt;base.dev-&gt;mode_config.num_crtc &amp;&amp; ((crtc) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].ptr); do { extern void __compiletime_assert_5360(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].ptr)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].ptr)), typeof(void))))) __compiletime_assert_5360(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); }), (old_crtc_state) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].old_state); do { extern void __compiletime_assert_5360(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].old_state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].old_state)), typeof(void))))) __compiletime_assert_5360(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); }), (new_crtc_state) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].new_state); do { extern void __compiletime_assert_5360(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].new_state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].new_state)), typeof(void))))) __compiletime_assert_5360(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); }), 1); (i)++) if (!(crtc)) {} else" data-ref="_M/for_each_oldnew_intel_crtc_in_state">for_each_oldnew_intel_crtc_in_state</a>(<a class="local col4 ref" href="#934state" title='state' data-ref="934state" data-ref-filename="934state">state</a>, <a class="local col9 ref" href="#939crtc" title='crtc' data-ref="939crtc" data-ref-filename="939crtc">crtc</a>, <a class="local col6 ref" href="#936old_crtc_state" title='old_crtc_state' data-ref="936old_crtc_state" data-ref-filename="936old_crtc_state">old_crtc_state</a>,</td></tr>
<tr><th id="5360">5360</th><td>					    <a class="local col7 ref" href="#937new_crtc_state" title='new_crtc_state' data-ref="937new_crtc_state" data-ref-filename="937new_crtc_state">new_crtc_state</a>, <a class="local col0 ref" href="#940i" title='i' data-ref="940i" data-ref-filename="940i">i</a>) {</td></tr>
<tr><th id="5361">5361</th><td>		<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#skl_pipe_wm" title='skl_pipe_wm' data-ref="skl_pipe_wm" data-ref-filename="skl_pipe_wm">skl_pipe_wm</a> *<dfn class="local col1 decl" id="941old_pipe_wm" title='old_pipe_wm' data-type='const struct skl_pipe_wm *' data-ref="941old_pipe_wm" data-ref-filename="941old_pipe_wm">old_pipe_wm</dfn>, *<dfn class="local col2 decl" id="942new_pipe_wm" title='new_pipe_wm' data-type='const struct skl_pipe_wm *' data-ref="942new_pipe_wm" data-ref-filename="942new_pipe_wm">new_pipe_wm</dfn>;</td></tr>
<tr><th id="5362">5362</th><td></td></tr>
<tr><th id="5363">5363</th><td>		<a class="local col1 ref" href="#941old_pipe_wm" title='old_pipe_wm' data-ref="941old_pipe_wm" data-ref-filename="941old_pipe_wm">old_pipe_wm</a> = &amp;<a class="local col6 ref" href="#936old_crtc_state" title='old_crtc_state' data-ref="936old_crtc_state" data-ref-filename="936old_crtc_state">old_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="5364">5364</th><td>		<a class="local col2 ref" href="#942new_pipe_wm" title='new_pipe_wm' data-ref="942new_pipe_wm" data-ref-filename="942new_pipe_wm">new_pipe_wm</a> = &amp;<a class="local col7 ref" href="#937new_crtc_state" title='new_crtc_state' data-ref="937new_crtc_state" data-ref-filename="937new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="5365">5365</th><td></td></tr>
<tr><th id="5366">5366</th><td>		<a class="macro" href="display/intel_display.h.html#272" title="for (plane = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list)-&gt;next); do { extern void __compiletime_assert_5366(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list)-&gt;next)), typeof(((typeof(*plane) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list)-&gt;next)), typeof(void))))) __compiletime_assert_5366(); } while (0); ((typeof(*plane) *)(__mptr - __builtin_offsetof(typeof(*plane), base.head))); }); &amp;plane-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list); plane = ({ void *__mptr = (void *)((plane)-&gt;base.head.next); do { extern void __compiletime_assert_5366(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((plane)-&gt;base.head.next)), typeof(((typeof(*(plane)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((plane)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_5366(); } while (0); ((typeof(*(plane)) *)(__mptr - __builtin_offsetof(typeof(*(plane)), base.head))); })) if (!((plane)-&gt;pipe == (crtc)-&gt;pipe)) {} else" data-ref="_M/for_each_intel_plane_on_crtc">for_each_intel_plane_on_crtc</a>(&amp;<a class="local col5 ref" href="#935dev_priv" title='dev_priv' data-ref="935dev_priv" data-ref-filename="935dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col9 ref" href="#939crtc" title='crtc' data-ref="939crtc" data-ref-filename="939crtc">crtc</a>, <a class="local col8 ref" href="#938plane" title='plane' data-ref="938plane" data-ref-filename="938plane">plane</a>) {</td></tr>
<tr><th id="5367">5367</th><td>			<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col3 decl" id="943plane_id" title='plane_id' data-type='enum plane_id' data-ref="943plane_id" data-ref-filename="943plane_id">plane_id</dfn> = <a class="local col8 ref" href="#938plane" title='plane' data-ref="938plane" data-ref-filename="938plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>;</td></tr>
<tr><th id="5368">5368</th><td>			<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_entry" title='skl_ddb_entry' data-ref="skl_ddb_entry" data-ref-filename="skl_ddb_entry">skl_ddb_entry</a> *<dfn class="local col4 decl" id="944old" title='old' data-type='const struct skl_ddb_entry *' data-ref="944old" data-ref-filename="944old">old</dfn>, *<dfn class="local col5 decl" id="945new" title='new' data-type='const struct skl_ddb_entry *' data-ref="945new" data-ref-filename="945new">new</dfn>;</td></tr>
<tr><th id="5369">5369</th><td></td></tr>
<tr><th id="5370">5370</th><td>			<a class="local col4 ref" href="#944old" title='old' data-ref="944old" data-ref-filename="944old">old</a> = &amp;<a class="local col6 ref" href="#936old_crtc_state" title='old_crtc_state' data-ref="936old_crtc_state" data-ref-filename="936old_crtc_state">old_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::plane_ddb_y' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..plane_ddb_y">plane_ddb_y</a>[<a class="local col3 ref" href="#943plane_id" title='plane_id' data-ref="943plane_id" data-ref-filename="943plane_id">plane_id</a>];</td></tr>
<tr><th id="5371">5371</th><td>			<a class="local col5 ref" href="#945new" title='new' data-ref="945new" data-ref-filename="945new">new</a> = &amp;<a class="local col7 ref" href="#937new_crtc_state" title='new_crtc_state' data-ref="937new_crtc_state" data-ref-filename="937new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::plane_ddb_y' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::plane_ddb_y" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..plane_ddb_y">plane_ddb_y</a>[<a class="local col3 ref" href="#943plane_id" title='plane_id' data-ref="943plane_id" data-ref-filename="943plane_id">plane_id</a>];</td></tr>
<tr><th id="5372">5372</th><td></td></tr>
<tr><th id="5373">5373</th><td>			<b>if</b> (<a class="ref fn" href="i915_drv.h.html#skl_ddb_entry_equal" title='skl_ddb_entry_equal' data-ref="skl_ddb_entry_equal" data-ref-filename="skl_ddb_entry_equal">skl_ddb_entry_equal</a>(<a class="local col4 ref" href="#944old" title='old' data-ref="944old" data-ref-filename="944old">old</a>, <a class="local col5 ref" href="#945new" title='new' data-ref="945new" data-ref-filename="945new">new</a>))</td></tr>
<tr><th id="5374">5374</th><td>				<b>continue</b>;</td></tr>
<tr><th id="5375">5375</th><td></td></tr>
<tr><th id="5376">5376</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;[PLANE:%d:%s] ddb (%4d - %4d) -&gt; (%4d - %4d), size %4d -&gt; %4d\n&quot;, plane-&gt;base.base.id, plane-&gt;base.name, old-&gt;start, old-&gt;end, new-&gt;start, new-&gt;end, skl_ddb_entry_size(old), skl_ddb_entry_size(new))" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"[PLANE:%d:%s] ddb (%4d - %4d) -&gt; (%4d - %4d), size %4d -&gt; %4d\n"</q>,</td></tr>
<tr><th id="5377">5377</th><td>				      <a class="local col8 ref" href="#938plane" title='plane' data-ref="938plane" data-ref-filename="938plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::base" title='drm_plane::base' data-ref="drm_plane::base" data-ref-filename="drm_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_mode_object.h.html#drm_mode_object::id" title='drm_mode_object::id' data-ref="drm_mode_object::id" data-ref-filename="drm_mode_object..id">id</a>, <a class="local col8 ref" href="#938plane" title='plane' data-ref="938plane" data-ref-filename="938plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::name" title='drm_plane::name' data-ref="drm_plane::name" data-ref-filename="drm_plane..name">name</a>,</td></tr>
<tr><th id="5378">5378</th><td>				      <a class="local col4 ref" href="#944old" title='old' data-ref="944old" data-ref-filename="944old">old</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::start" title='skl_ddb_entry::start' data-ref="skl_ddb_entry::start" data-ref-filename="skl_ddb_entry..start">start</a>, <a class="local col4 ref" href="#944old" title='old' data-ref="944old" data-ref-filename="944old">old</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::end" title='skl_ddb_entry::end' data-ref="skl_ddb_entry::end" data-ref-filename="skl_ddb_entry..end">end</a>, <a class="local col5 ref" href="#945new" title='new' data-ref="945new" data-ref-filename="945new">new</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::start" title='skl_ddb_entry::start' data-ref="skl_ddb_entry::start" data-ref-filename="skl_ddb_entry..start">start</a>, <a class="local col5 ref" href="#945new" title='new' data-ref="945new" data-ref-filename="945new">new</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_entry::end" title='skl_ddb_entry::end' data-ref="skl_ddb_entry::end" data-ref-filename="skl_ddb_entry..end">end</a>,</td></tr>
<tr><th id="5379">5379</th><td>				      <a class="ref fn" href="i915_drv.h.html#skl_ddb_entry_size" title='skl_ddb_entry_size' data-ref="skl_ddb_entry_size" data-ref-filename="skl_ddb_entry_size">skl_ddb_entry_size</a>(<a class="local col4 ref" href="#944old" title='old' data-ref="944old" data-ref-filename="944old">old</a>), <a class="ref fn" href="i915_drv.h.html#skl_ddb_entry_size" title='skl_ddb_entry_size' data-ref="skl_ddb_entry_size" data-ref-filename="skl_ddb_entry_size">skl_ddb_entry_size</a>(<a class="local col5 ref" href="#945new" title='new' data-ref="945new" data-ref-filename="945new">new</a>));</td></tr>
<tr><th id="5380">5380</th><td>		}</td></tr>
<tr><th id="5381">5381</th><td></td></tr>
<tr><th id="5382">5382</th><td>		<a class="macro" href="display/intel_display.h.html#272" title="for (plane = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list)-&gt;next); do { extern void __compiletime_assert_5382(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list)-&gt;next)), typeof(((typeof(*plane) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list)-&gt;next)), typeof(void))))) __compiletime_assert_5382(); } while (0); ((typeof(*plane) *)(__mptr - __builtin_offsetof(typeof(*plane), base.head))); }); &amp;plane-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list); plane = ({ void *__mptr = (void *)((plane)-&gt;base.head.next); do { extern void __compiletime_assert_5382(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((plane)-&gt;base.head.next)), typeof(((typeof(*(plane)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((plane)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_5382(); } while (0); ((typeof(*(plane)) *)(__mptr - __builtin_offsetof(typeof(*(plane)), base.head))); })) if (!((plane)-&gt;pipe == (crtc)-&gt;pipe)) {} else" data-ref="_M/for_each_intel_plane_on_crtc">for_each_intel_plane_on_crtc</a>(&amp;<a class="local col5 ref" href="#935dev_priv" title='dev_priv' data-ref="935dev_priv" data-ref-filename="935dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col9 ref" href="#939crtc" title='crtc' data-ref="939crtc" data-ref-filename="939crtc">crtc</a>, <a class="local col8 ref" href="#938plane" title='plane' data-ref="938plane" data-ref-filename="938plane">plane</a>) {</td></tr>
<tr><th id="5383">5383</th><td>			<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col6 decl" id="946plane_id" title='plane_id' data-type='enum plane_id' data-ref="946plane_id" data-ref-filename="946plane_id">plane_id</dfn> = <a class="local col8 ref" href="#938plane" title='plane' data-ref="938plane" data-ref-filename="938plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>;</td></tr>
<tr><th id="5384">5384</th><td>			<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#skl_plane_wm" title='skl_plane_wm' data-ref="skl_plane_wm" data-ref-filename="skl_plane_wm">skl_plane_wm</a> *<dfn class="local col7 decl" id="947old_wm" title='old_wm' data-type='const struct skl_plane_wm *' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</dfn>, *<dfn class="local col8 decl" id="948new_wm" title='new_wm' data-type='const struct skl_plane_wm *' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</dfn>;</td></tr>
<tr><th id="5385">5385</th><td></td></tr>
<tr><th id="5386">5386</th><td>			<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a> = &amp;<a class="local col1 ref" href="#941old_pipe_wm" title='old_pipe_wm' data-ref="941old_pipe_wm" data-ref-filename="941old_pipe_wm">old_pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::planes" title='skl_pipe_wm::planes' data-ref="skl_pipe_wm::planes" data-ref-filename="skl_pipe_wm..planes">planes</a>[<a class="local col6 ref" href="#946plane_id" title='plane_id' data-ref="946plane_id" data-ref-filename="946plane_id">plane_id</a>];</td></tr>
<tr><th id="5387">5387</th><td>			<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a> = &amp;<a class="local col2 ref" href="#942new_pipe_wm" title='new_pipe_wm' data-ref="942new_pipe_wm" data-ref-filename="942new_pipe_wm">new_pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::planes" title='skl_pipe_wm::planes' data-ref="skl_pipe_wm::planes" data-ref-filename="skl_pipe_wm..planes">planes</a>[<a class="local col6 ref" href="#946plane_id" title='plane_id' data-ref="946plane_id" data-ref-filename="946plane_id">plane_id</a>];</td></tr>
<tr><th id="5388">5388</th><td></td></tr>
<tr><th id="5389">5389</th><td>			<b>if</b> (<a class="tu ref fn" href="#skl_plane_wm_equals" title='skl_plane_wm_equals' data-use='c' data-ref="skl_plane_wm_equals" data-ref-filename="skl_plane_wm_equals">skl_plane_wm_equals</a>(<a class="local col5 ref" href="#935dev_priv" title='dev_priv' data-ref="935dev_priv" data-ref-filename="935dev_priv">dev_priv</a>, <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>, <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>))</td></tr>
<tr><th id="5390">5390</th><td>				<b>continue</b>;</td></tr>
<tr><th id="5391">5391</th><td></td></tr>
<tr><th id="5392">5392</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;[PLANE:%d:%s]   level %cwm0,%cwm1,%cwm2,%cwm3,%cwm4,%cwm5,%cwm6,%cwm7,%ctwm&quot; &quot; -&gt; %cwm0,%cwm1,%cwm2,%cwm3,%cwm4,%cwm5,%cwm6,%cwm7,%ctwm\n&quot;, plane-&gt;base.base.id, plane-&gt;base.name, enast(old_wm-&gt;wm[0].plane_en), enast(old_wm-&gt;wm[1].plane_en), enast(old_wm-&gt;wm[2].plane_en), enast(old_wm-&gt;wm[3].plane_en), enast(old_wm-&gt;wm[4].plane_en), enast(old_wm-&gt;wm[5].plane_en), enast(old_wm-&gt;wm[6].plane_en), enast(old_wm-&gt;wm[7].plane_en), enast(old_wm-&gt;trans_wm.plane_en), enast(new_wm-&gt;wm[0].plane_en), enast(new_wm-&gt;wm[1].plane_en), enast(new_wm-&gt;wm[2].plane_en), enast(new_wm-&gt;wm[3].plane_en), enast(new_wm-&gt;wm[4].plane_en), enast(new_wm-&gt;wm[5].plane_en), enast(new_wm-&gt;wm[6].plane_en), enast(new_wm-&gt;wm[7].plane_en), enast(new_wm-&gt;trans_wm.plane_en))" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"[PLANE:%d:%s]   level %cwm0,%cwm1,%cwm2,%cwm3,%cwm4,%cwm5,%cwm6,%cwm7,%ctwm"</q></td></tr>
<tr><th id="5393">5393</th><td>				      <q>" -&gt; %cwm0,%cwm1,%cwm2,%cwm3,%cwm4,%cwm5,%cwm6,%cwm7,%ctwm\n"</q>,</td></tr>
<tr><th id="5394">5394</th><td>				      <a class="local col8 ref" href="#938plane" title='plane' data-ref="938plane" data-ref-filename="938plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::base" title='drm_plane::base' data-ref="drm_plane::base" data-ref-filename="drm_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_mode_object.h.html#drm_mode_object::id" title='drm_mode_object::id' data-ref="drm_mode_object::id" data-ref-filename="drm_mode_object..id">id</a>, <a class="local col8 ref" href="#938plane" title='plane' data-ref="938plane" data-ref-filename="938plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::name" title='drm_plane::name' data-ref="drm_plane::name" data-ref-filename="drm_plane..name">name</a>,</td></tr>
<tr><th id="5395">5395</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>), <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>1</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>),</td></tr>
<tr><th id="5396">5396</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>2</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>), <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>3</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>),</td></tr>
<tr><th id="5397">5397</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>4</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>), <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>5</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>),</td></tr>
<tr><th id="5398">5398</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>6</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>), <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>7</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>),</td></tr>
<tr><th id="5399">5399</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>.<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>),</td></tr>
<tr><th id="5400">5400</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>), <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>1</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>),</td></tr>
<tr><th id="5401">5401</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>2</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>), <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>3</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>),</td></tr>
<tr><th id="5402">5402</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>4</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>), <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>5</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>),</td></tr>
<tr><th id="5403">5403</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>6</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>), <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>7</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>),</td></tr>
<tr><th id="5404">5404</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>.<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a>));</td></tr>
<tr><th id="5405">5405</th><td></td></tr>
<tr><th id="5406">5406</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;[PLANE:%d:%s]   lines %c%3d,%c%3d,%c%3d,%c%3d,%c%3d,%c%3d,%c%3d,%c%3d,%c%3d&quot; &quot; -&gt; %c%3d,%c%3d,%c%3d,%c%3d,%c%3d,%c%3d,%c%3d,%c%3d,%c%3d\n&quot;, plane-&gt;base.base.id, plane-&gt;base.name, enast(old_wm-&gt;wm[0].ignore_lines), old_wm-&gt;wm[0].plane_res_l, enast(old_wm-&gt;wm[1].ignore_lines), old_wm-&gt;wm[1].plane_res_l, enast(old_wm-&gt;wm[2].ignore_lines), old_wm-&gt;wm[2].plane_res_l, enast(old_wm-&gt;wm[3].ignore_lines), old_wm-&gt;wm[3].plane_res_l, enast(old_wm-&gt;wm[4].ignore_lines), old_wm-&gt;wm[4].plane_res_l, enast(old_wm-&gt;wm[5].ignore_lines), old_wm-&gt;wm[5].plane_res_l, enast(old_wm-&gt;wm[6].ignore_lines), old_wm-&gt;wm[6].plane_res_l, enast(old_wm-&gt;wm[7].ignore_lines), old_wm-&gt;wm[7].plane_res_l, enast(old_wm-&gt;trans_wm.ignore_lines), old_wm-&gt;trans_wm.plane_res_l, enast(new_wm-&gt;wm[0].ignore_lines), new_wm-&gt;wm[0].plane_res_l, enast(new_wm-&gt;wm[1].ignore_lines), new_wm-&gt;wm[1].plane_res_l, enast(new_wm-&gt;wm[2].ignore_lines), new_wm-&gt;wm[2].plane_res_l, enast(new_wm-&gt;wm[3].ignore_lines), new_wm-&gt;wm[3].plane_res_l, enast(new_wm-&gt;wm[4].ignore_lines), new_wm-&gt;wm[4].plane_res_l, enast(new_wm-&gt;wm[5].ignore_lines), new_wm-&gt;wm[5].plane_res_l, enast(new_wm-&gt;wm[6].ignore_lines), new_wm-&gt;wm[6].plane_res_l, enast(new_wm-&gt;wm[7].ignore_lines), new_wm-&gt;wm[7].plane_res_l, enast(new_wm-&gt;trans_wm.ignore_lines), new_wm-&gt;trans_wm.plane_res_l)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"[PLANE:%d:%s]   lines %c%3d,%c%3d,%c%3d,%c%3d,%c%3d,%c%3d,%c%3d,%c%3d,%c%3d"</q></td></tr>
<tr><th id="5407">5407</th><td>				      <q>" -&gt; %c%3d,%c%3d,%c%3d,%c%3d,%c%3d,%c%3d,%c%3d,%c%3d,%c%3d\n"</q>,</td></tr>
<tr><th id="5408">5408</th><td>				      <a class="local col8 ref" href="#938plane" title='plane' data-ref="938plane" data-ref-filename="938plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::base" title='drm_plane::base' data-ref="drm_plane::base" data-ref-filename="drm_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_mode_object.h.html#drm_mode_object::id" title='drm_mode_object::id' data-ref="drm_mode_object::id" data-ref-filename="drm_mode_object..id">id</a>, <a class="local col8 ref" href="#938plane" title='plane' data-ref="938plane" data-ref-filename="938plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::name" title='drm_plane::name' data-ref="drm_plane::name" data-ref-filename="drm_plane..name">name</a>,</td></tr>
<tr><th id="5409">5409</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>), <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>,</td></tr>
<tr><th id="5410">5410</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>1</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>), <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>1</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>,</td></tr>
<tr><th id="5411">5411</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>2</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>), <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>2</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>,</td></tr>
<tr><th id="5412">5412</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>3</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>), <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>3</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>,</td></tr>
<tr><th id="5413">5413</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>4</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>), <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>4</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>,</td></tr>
<tr><th id="5414">5414</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>5</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>), <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>5</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>,</td></tr>
<tr><th id="5415">5415</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>6</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>), <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>6</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>,</td></tr>
<tr><th id="5416">5416</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>7</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>), <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>7</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>,</td></tr>
<tr><th id="5417">5417</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>.<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>), <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>.<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>,</td></tr>
<tr><th id="5418">5418</th><td></td></tr>
<tr><th id="5419">5419</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>), <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>,</td></tr>
<tr><th id="5420">5420</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>1</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>), <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>1</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>,</td></tr>
<tr><th id="5421">5421</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>2</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>), <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>2</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>,</td></tr>
<tr><th id="5422">5422</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>3</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>), <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>3</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>,</td></tr>
<tr><th id="5423">5423</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>4</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>), <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>4</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>,</td></tr>
<tr><th id="5424">5424</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>5</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>), <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>5</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>,</td></tr>
<tr><th id="5425">5425</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>6</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>), <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>6</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>,</td></tr>
<tr><th id="5426">5426</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>7</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>), <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>7</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>,</td></tr>
<tr><th id="5427">5427</th><td>				      <a class="tu ref fn" href="#enast" title='enast' data-use='c' data-ref="enast" data-ref-filename="enast">enast</a>(<a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>.<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a>), <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>.<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a>);</td></tr>
<tr><th id="5428">5428</th><td></td></tr>
<tr><th id="5429">5429</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;[PLANE:%d:%s]  blocks %4d,%4d,%4d,%4d,%4d,%4d,%4d,%4d,%4d&quot; &quot; -&gt; %4d,%4d,%4d,%4d,%4d,%4d,%4d,%4d,%4d\n&quot;, plane-&gt;base.base.id, plane-&gt;base.name, old_wm-&gt;wm[0].plane_res_b, old_wm-&gt;wm[1].plane_res_b, old_wm-&gt;wm[2].plane_res_b, old_wm-&gt;wm[3].plane_res_b, old_wm-&gt;wm[4].plane_res_b, old_wm-&gt;wm[5].plane_res_b, old_wm-&gt;wm[6].plane_res_b, old_wm-&gt;wm[7].plane_res_b, old_wm-&gt;trans_wm.plane_res_b, new_wm-&gt;wm[0].plane_res_b, new_wm-&gt;wm[1].plane_res_b, new_wm-&gt;wm[2].plane_res_b, new_wm-&gt;wm[3].plane_res_b, new_wm-&gt;wm[4].plane_res_b, new_wm-&gt;wm[5].plane_res_b, new_wm-&gt;wm[6].plane_res_b, new_wm-&gt;wm[7].plane_res_b, new_wm-&gt;trans_wm.plane_res_b)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"[PLANE:%d:%s]  blocks %4d,%4d,%4d,%4d,%4d,%4d,%4d,%4d,%4d"</q></td></tr>
<tr><th id="5430">5430</th><td>				      <q>" -&gt; %4d,%4d,%4d,%4d,%4d,%4d,%4d,%4d,%4d\n"</q>,</td></tr>
<tr><th id="5431">5431</th><td>				      <a class="local col8 ref" href="#938plane" title='plane' data-ref="938plane" data-ref-filename="938plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::base" title='drm_plane::base' data-ref="drm_plane::base" data-ref-filename="drm_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_mode_object.h.html#drm_mode_object::id" title='drm_mode_object::id' data-ref="drm_mode_object::id" data-ref-filename="drm_mode_object..id">id</a>, <a class="local col8 ref" href="#938plane" title='plane' data-ref="938plane" data-ref-filename="938plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::name" title='drm_plane::name' data-ref="drm_plane::name" data-ref-filename="drm_plane..name">name</a>,</td></tr>
<tr><th id="5432">5432</th><td>				      <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>, <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>1</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>,</td></tr>
<tr><th id="5433">5433</th><td>				      <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>2</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>, <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>3</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>,</td></tr>
<tr><th id="5434">5434</th><td>				      <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>4</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>, <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>5</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>,</td></tr>
<tr><th id="5435">5435</th><td>				      <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>6</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>, <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>7</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>,</td></tr>
<tr><th id="5436">5436</th><td>				      <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>.<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>,</td></tr>
<tr><th id="5437">5437</th><td>				      <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>, <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>1</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>,</td></tr>
<tr><th id="5438">5438</th><td>				      <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>2</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>, <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>3</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>,</td></tr>
<tr><th id="5439">5439</th><td>				      <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>4</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>, <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>5</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>,</td></tr>
<tr><th id="5440">5440</th><td>				      <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>6</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>, <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>7</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>,</td></tr>
<tr><th id="5441">5441</th><td>				      <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>.<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a>);</td></tr>
<tr><th id="5442">5442</th><td></td></tr>
<tr><th id="5443">5443</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;[PLANE:%d:%s] min_ddb %4d,%4d,%4d,%4d,%4d,%4d,%4d,%4d,%4d&quot; &quot; -&gt; %4d,%4d,%4d,%4d,%4d,%4d,%4d,%4d,%4d\n&quot;, plane-&gt;base.base.id, plane-&gt;base.name, old_wm-&gt;wm[0].min_ddb_alloc, old_wm-&gt;wm[1].min_ddb_alloc, old_wm-&gt;wm[2].min_ddb_alloc, old_wm-&gt;wm[3].min_ddb_alloc, old_wm-&gt;wm[4].min_ddb_alloc, old_wm-&gt;wm[5].min_ddb_alloc, old_wm-&gt;wm[6].min_ddb_alloc, old_wm-&gt;wm[7].min_ddb_alloc, old_wm-&gt;trans_wm.min_ddb_alloc, new_wm-&gt;wm[0].min_ddb_alloc, new_wm-&gt;wm[1].min_ddb_alloc, new_wm-&gt;wm[2].min_ddb_alloc, new_wm-&gt;wm[3].min_ddb_alloc, new_wm-&gt;wm[4].min_ddb_alloc, new_wm-&gt;wm[5].min_ddb_alloc, new_wm-&gt;wm[6].min_ddb_alloc, new_wm-&gt;wm[7].min_ddb_alloc, new_wm-&gt;trans_wm.min_ddb_alloc)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"[PLANE:%d:%s] min_ddb %4d,%4d,%4d,%4d,%4d,%4d,%4d,%4d,%4d"</q></td></tr>
<tr><th id="5444">5444</th><td>				      <q>" -&gt; %4d,%4d,%4d,%4d,%4d,%4d,%4d,%4d,%4d\n"</q>,</td></tr>
<tr><th id="5445">5445</th><td>				      <a class="local col8 ref" href="#938plane" title='plane' data-ref="938plane" data-ref-filename="938plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::base" title='drm_plane::base' data-ref="drm_plane::base" data-ref-filename="drm_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_mode_object.h.html#drm_mode_object::id" title='drm_mode_object::id' data-ref="drm_mode_object::id" data-ref-filename="drm_mode_object..id">id</a>, <a class="local col8 ref" href="#938plane" title='plane' data-ref="938plane" data-ref-filename="938plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::name" title='drm_plane::name' data-ref="drm_plane::name" data-ref-filename="drm_plane..name">name</a>,</td></tr>
<tr><th id="5446">5446</th><td>				      <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>, <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>1</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>,</td></tr>
<tr><th id="5447">5447</th><td>				      <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>2</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>, <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>3</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>,</td></tr>
<tr><th id="5448">5448</th><td>				      <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>4</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>, <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>5</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>,</td></tr>
<tr><th id="5449">5449</th><td>				      <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>6</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>, <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>7</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>,</td></tr>
<tr><th id="5450">5450</th><td>				      <a class="local col7 ref" href="#947old_wm" title='old_wm' data-ref="947old_wm" data-ref-filename="947old_wm">old_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>.<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>,</td></tr>
<tr><th id="5451">5451</th><td>				      <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>, <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>1</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>,</td></tr>
<tr><th id="5452">5452</th><td>				      <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>2</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>, <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>3</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>,</td></tr>
<tr><th id="5453">5453</th><td>				      <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>4</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>, <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>5</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>,</td></tr>
<tr><th id="5454">5454</th><td>				      <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>6</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>, <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<var>7</var>].<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>,</td></tr>
<tr><th id="5455">5455</th><td>				      <a class="local col8 ref" href="#948new_wm" title='new_wm' data-ref="948new_wm" data-ref-filename="948new_wm">new_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>.<a class="ref field" href="i915_drv.h.html#skl_wm_level::min_ddb_alloc" title='skl_wm_level::min_ddb_alloc' data-ref="skl_wm_level::min_ddb_alloc" data-ref-filename="skl_wm_level..min_ddb_alloc">min_ddb_alloc</a>);</td></tr>
<tr><th id="5456">5456</th><td>		}</td></tr>
<tr><th id="5457">5457</th><td>	}</td></tr>
<tr><th id="5458">5458</th><td>}</td></tr>
<tr><th id="5459">5459</th><td></td></tr>
<tr><th id="5460">5460</th><td><em>static</em> <em>int</em></td></tr>
<tr><th id="5461">5461</th><td><dfn class="tu decl def fn" id="skl_ddb_add_affected_pipes" title='skl_ddb_add_affected_pipes' data-type='int skl_ddb_add_affected_pipes(struct intel_atomic_state * state, bool * changed)' data-ref="skl_ddb_add_affected_pipes" data-ref-filename="skl_ddb_add_affected_pipes">skl_ddb_add_affected_pipes</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col9 decl" id="949state" title='state' data-type='struct intel_atomic_state *' data-ref="949state" data-ref-filename="949state">state</dfn>, <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> *<dfn class="local col0 decl" id="950changed" title='changed' data-type='bool *' data-ref="950changed" data-ref-filename="950changed">changed</dfn>)</td></tr>
<tr><th id="5462">5462</th><td>{</td></tr>
<tr><th id="5463">5463</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_device.h.html#drm_device" title='drm_device' data-ref="drm_device" data-ref-filename="drm_device">drm_device</a> *<dfn class="local col1 decl" id="951dev" title='dev' data-type='struct drm_device *' data-ref="951dev" data-ref-filename="951dev">dev</dfn> = <a class="local col9 ref" href="#949state" title='state' data-ref="949state" data-ref-filename="949state">state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::base" title='intel_atomic_state::base' data-ref="intel_atomic_state::base" data-ref-filename="intel_atomic_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_state::dev" title='drm_atomic_state::dev' data-ref="drm_atomic_state::dev" data-ref-filename="drm_atomic_state..dev">dev</a>;</td></tr>
<tr><th id="5464">5464</th><td>	<em>const</em> <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="952dev_priv" title='dev_priv' data-type='const struct drm_i915_private *' data-ref="952dev_priv" data-ref-filename="952dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col1 ref" href="#951dev" title='dev' data-ref="951dev" data-ref-filename="951dev">dev</a>);</td></tr>
<tr><th id="5465">5465</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col3 decl" id="953crtc" title='crtc' data-type='struct intel_crtc *' data-ref="953crtc" data-ref-filename="953crtc">crtc</dfn>;</td></tr>
<tr><th id="5466">5466</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col4 decl" id="954crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="954crtc_state" data-ref-filename="954crtc_state">crtc_state</dfn>;</td></tr>
<tr><th id="5467">5467</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="955realloc_pipes" title='realloc_pipes' data-type='u32' data-ref="955realloc_pipes" data-ref-filename="955realloc_pipes">realloc_pipes</dfn> = <a class="tu ref fn" href="#pipes_modified" title='pipes_modified' data-use='c' data-ref="pipes_modified" data-ref-filename="pipes_modified">pipes_modified</a>(<a class="local col9 ref" href="#949state" title='state' data-ref="949state" data-ref-filename="949state">state</a>);</td></tr>
<tr><th id="5468">5468</th><td>	<em>int</em> <dfn class="local col6 decl" id="956ret" title='ret' data-type='int' data-ref="956ret" data-ref-filename="956ret">ret</dfn>, <dfn class="local col7 decl" id="957i" title='i' data-type='int' data-ref="957i" data-ref-filename="957i">i</dfn>;</td></tr>
<tr><th id="5469">5469</th><td></td></tr>
<tr><th id="5470">5470</th><td>	<i>/*</i></td></tr>
<tr><th id="5471">5471</th><td><i>	 * When we distrust bios wm we always need to recompute to set the</i></td></tr>
<tr><th id="5472">5472</th><td><i>	 * expected DDB allocations for each CRTC.</i></td></tr>
<tr><th id="5473">5473</th><td><i>	 */</i></td></tr>
<tr><th id="5474">5474</th><td>	<b>if</b> (<a class="local col2 ref" href="#952dev_priv" title='dev_priv' data-ref="952dev_priv" data-ref-filename="952dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::distrust_bios_wm" title='drm_i915_private::(anonymous struct)::distrust_bios_wm' data-ref="drm_i915_private::(anonymous)::distrust_bios_wm" data-ref-filename="drm_i915_private..(anonymous)..distrust_bios_wm">distrust_bios_wm</a>)</td></tr>
<tr><th id="5475">5475</th><td>		(*<a class="local col0 ref" href="#950changed" title='changed' data-ref="950changed" data-ref-filename="950changed">changed</a>) = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="5476">5476</th><td></td></tr>
<tr><th id="5477">5477</th><td>	<i>/*</i></td></tr>
<tr><th id="5478">5478</th><td><i>	 * If this transaction isn't actually touching any CRTC's, don't</i></td></tr>
<tr><th id="5479">5479</th><td><i>	 * bother with watermark calculation.  Note that if we pass this</i></td></tr>
<tr><th id="5480">5480</th><td><i>	 * test, we're guaranteed to hold at least one CRTC state mutex,</i></td></tr>
<tr><th id="5481">5481</th><td><i>	 * which means we can safely use values like dev_priv-&gt;active_crtcs</i></td></tr>
<tr><th id="5482">5482</th><td><i>	 * since any racing commits that want to update them would need to</i></td></tr>
<tr><th id="5483">5483</th><td><i>	 * hold _all_ CRTC state mutexes.</i></td></tr>
<tr><th id="5484">5484</th><td><i>	 */</i></td></tr>
<tr><th id="5485">5485</th><td>	<a class="macro" href="display/intel_display.h.html#325" title="for ((i) = 0; (i) &lt; (state)-&gt;base.dev-&gt;mode_config.num_crtc &amp;&amp; ((crtc) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].ptr); do { extern void __compiletime_assert_5485(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].ptr)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].ptr)), typeof(void))))) __compiletime_assert_5485(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); }), (crtc_state) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].new_state); do { extern void __compiletime_assert_5485(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].new_state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].new_state)), typeof(void))))) __compiletime_assert_5485(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); }), 1); (i)++) if (!(crtc)) {} else" data-ref="_M/for_each_new_intel_crtc_in_state">for_each_new_intel_crtc_in_state</a>(<a class="local col9 ref" href="#949state" title='state' data-ref="949state" data-ref-filename="949state">state</a>, <a class="local col3 ref" href="#953crtc" title='crtc' data-ref="953crtc" data-ref-filename="953crtc">crtc</a>, <a class="local col4 ref" href="#954crtc_state" title='crtc_state' data-ref="954crtc_state" data-ref-filename="954crtc_state">crtc_state</a>, <a class="local col7 ref" href="#957i" title='i' data-ref="957i" data-ref-filename="957i">i</a>)</td></tr>
<tr><th id="5486">5486</th><td>		(*<a class="local col0 ref" href="#950changed" title='changed' data-ref="950changed" data-ref-filename="950changed">changed</a>) = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="5487">5487</th><td></td></tr>
<tr><th id="5488">5488</th><td>	<b>if</b> (!*<a class="local col0 ref" href="#950changed" title='changed' data-ref="950changed" data-ref-filename="950changed">changed</a>)</td></tr>
<tr><th id="5489">5489</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="5490">5490</th><td></td></tr>
<tr><th id="5491">5491</th><td>	<i>/*</i></td></tr>
<tr><th id="5492">5492</th><td><i>	 * If this is our first atomic update following hardware readout,</i></td></tr>
<tr><th id="5493">5493</th><td><i>	 * we can't trust the DDB that the BIOS programmed for us.  Let's</i></td></tr>
<tr><th id="5494">5494</th><td><i>	 * pretend that all pipes switched active status so that we'll</i></td></tr>
<tr><th id="5495">5495</th><td><i>	 * ensure a full DDB recompute.</i></td></tr>
<tr><th id="5496">5496</th><td><i>	 */</i></td></tr>
<tr><th id="5497">5497</th><td>	<b>if</b> (<a class="local col2 ref" href="#952dev_priv" title='dev_priv' data-ref="952dev_priv" data-ref-filename="952dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::distrust_bios_wm" title='drm_i915_private::(anonymous struct)::distrust_bios_wm' data-ref="drm_i915_private::(anonymous)::distrust_bios_wm" data-ref-filename="drm_i915_private..(anonymous)..distrust_bios_wm">distrust_bios_wm</a>) {</td></tr>
<tr><th id="5498">5498</th><td>		<a class="local col6 ref" href="#956ret" title='ret' data-ref="956ret" data-ref-filename="956ret">ret</a> = <a class="ref fn" href="../../../../include/drm/drm_modeset_lock.h.html#drm_modeset_lock" title='drm_modeset_lock' data-ref="drm_modeset_lock" data-ref-filename="drm_modeset_lock">drm_modeset_lock</a>(&amp;<a class="local col1 ref" href="#951dev" title='dev' data-ref="951dev" data-ref-filename="951dev">dev</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_device.h.html#drm_device::mode_config" title='drm_device::mode_config' data-ref="drm_device::mode_config" data-ref-filename="drm_device..mode_config">mode_config</a>.<a class="ref field" href="../../../../include/drm/drm_mode_config.h.html#drm_mode_config::connection_mutex" title='drm_mode_config::connection_mutex' data-ref="drm_mode_config::connection_mutex" data-ref-filename="drm_mode_config..connection_mutex">connection_mutex</a>,</td></tr>
<tr><th id="5499">5499</th><td>				       <a class="local col9 ref" href="#949state" title='state' data-ref="949state" data-ref-filename="949state">state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::base" title='intel_atomic_state::base' data-ref="intel_atomic_state::base" data-ref-filename="intel_atomic_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_state::acquire_ctx" title='drm_atomic_state::acquire_ctx' data-ref="drm_atomic_state::acquire_ctx" data-ref-filename="drm_atomic_state..acquire_ctx">acquire_ctx</a>);</td></tr>
<tr><th id="5500">5500</th><td>		<b>if</b> (<a class="local col6 ref" href="#956ret" title='ret' data-ref="956ret" data-ref-filename="956ret">ret</a>)</td></tr>
<tr><th id="5501">5501</th><td>			<b>return</b> <a class="local col6 ref" href="#956ret" title='ret' data-ref="956ret" data-ref-filename="956ret">ret</a>;</td></tr>
<tr><th id="5502">5502</th><td></td></tr>
<tr><th id="5503">5503</th><td>		<a class="local col9 ref" href="#949state" title='state' data-ref="949state" data-ref-filename="949state">state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::active_pipe_changes" title='intel_atomic_state::active_pipe_changes' data-ref="intel_atomic_state::active_pipe_changes" data-ref-filename="intel_atomic_state..active_pipe_changes">active_pipe_changes</a> = ~<var>0</var>;</td></tr>
<tr><th id="5504">5504</th><td></td></tr>
<tr><th id="5505">5505</th><td>		<i>/*</i></td></tr>
<tr><th id="5506">5506</th><td><i>		 * We usually only initialize state-&gt;active_crtcs if we</i></td></tr>
<tr><th id="5507">5507</th><td><i>		 * we're doing a modeset; make sure this field is always</i></td></tr>
<tr><th id="5508">5508</th><td><i>		 * initialized during the sanitization process that happens</i></td></tr>
<tr><th id="5509">5509</th><td><i>		 * on the first commit too.</i></td></tr>
<tr><th id="5510">5510</th><td><i>		 */</i></td></tr>
<tr><th id="5511">5511</th><td>		<b>if</b> (!<a class="local col9 ref" href="#949state" title='state' data-ref="949state" data-ref-filename="949state">state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::modeset" title='intel_atomic_state::modeset' data-ref="intel_atomic_state::modeset" data-ref-filename="intel_atomic_state..modeset">modeset</a>)</td></tr>
<tr><th id="5512">5512</th><td>			<a class="local col9 ref" href="#949state" title='state' data-ref="949state" data-ref-filename="949state">state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::active_crtcs" title='intel_atomic_state::active_crtcs' data-ref="intel_atomic_state::active_crtcs" data-ref-filename="intel_atomic_state..active_crtcs">active_crtcs</a> = <a class="local col2 ref" href="#952dev_priv" title='dev_priv' data-ref="952dev_priv" data-ref-filename="952dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::active_crtcs" title='drm_i915_private::active_crtcs' data-ref="drm_i915_private::active_crtcs" data-ref-filename="drm_i915_private..active_crtcs">active_crtcs</a>;</td></tr>
<tr><th id="5513">5513</th><td>	}</td></tr>
<tr><th id="5514">5514</th><td></td></tr>
<tr><th id="5515">5515</th><td>	<i>/*</i></td></tr>
<tr><th id="5516">5516</th><td><i>	 * If the modeset changes which CRTC's are active, we need to</i></td></tr>
<tr><th id="5517">5517</th><td><i>	 * recompute the DDB allocation for *all* active pipes, even</i></td></tr>
<tr><th id="5518">5518</th><td><i>	 * those that weren't otherwise being modified in any way by this</i></td></tr>
<tr><th id="5519">5519</th><td><i>	 * atomic commit.  Due to the shrinking of the per-pipe allocations</i></td></tr>
<tr><th id="5520">5520</th><td><i>	 * when new active CRTC's are added, it's possible for a pipe that</i></td></tr>
<tr><th id="5521">5521</th><td><i>	 * we were already using and aren't changing at all here to suddenly</i></td></tr>
<tr><th id="5522">5522</th><td><i>	 * become invalid if its DDB needs exceeds its new allocation.</i></td></tr>
<tr><th id="5523">5523</th><td><i>	 *</i></td></tr>
<tr><th id="5524">5524</th><td><i>	 * Note that if we wind up doing a full DDB recompute, we can't let</i></td></tr>
<tr><th id="5525">5525</th><td><i>	 * any other display updates race with this transaction, so we need</i></td></tr>
<tr><th id="5526">5526</th><td><i>	 * to grab the lock on *all* CRTC's.</i></td></tr>
<tr><th id="5527">5527</th><td><i>	 */</i></td></tr>
<tr><th id="5528">5528</th><td>	<b>if</b> (<a class="local col9 ref" href="#949state" title='state' data-ref="949state" data-ref-filename="949state">state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::active_pipe_changes" title='intel_atomic_state::active_pipe_changes' data-ref="intel_atomic_state::active_pipe_changes" data-ref-filename="intel_atomic_state..active_pipe_changes">active_pipe_changes</a> || <a class="local col9 ref" href="#949state" title='state' data-ref="949state" data-ref-filename="949state">state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::modeset" title='intel_atomic_state::modeset' data-ref="intel_atomic_state::modeset" data-ref-filename="intel_atomic_state..modeset">modeset</a>) {</td></tr>
<tr><th id="5529">5529</th><td>		<a class="local col5 ref" href="#955realloc_pipes" title='realloc_pipes' data-ref="955realloc_pipes" data-ref-filename="955realloc_pipes">realloc_pipes</a> = ~<var>0</var>;</td></tr>
<tr><th id="5530">5530</th><td>		<a class="local col9 ref" href="#949state" title='state' data-ref="949state" data-ref-filename="949state">state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::wm_results" title='intel_atomic_state::wm_results' data-ref="intel_atomic_state::wm_results" data-ref-filename="intel_atomic_state..wm_results">wm_results</a>.<a class="ref field" href="i915_drv.h.html#skl_ddb_values::dirty_pipes" title='skl_ddb_values::dirty_pipes' data-ref="skl_ddb_values::dirty_pipes" data-ref-filename="skl_ddb_values..dirty_pipes">dirty_pipes</a> = ~<var>0</var>;</td></tr>
<tr><th id="5531">5531</th><td>	}</td></tr>
<tr><th id="5532">5532</th><td></td></tr>
<tr><th id="5533">5533</th><td>	<i>/*</i></td></tr>
<tr><th id="5534">5534</th><td><i>	 * We're not recomputing for the pipes not included in the commit, so</i></td></tr>
<tr><th id="5535">5535</th><td><i>	 * make sure we start with the current state.</i></td></tr>
<tr><th id="5536">5536</th><td><i>	 */</i></td></tr>
<tr><th id="5537">5537</th><td>	<a class="macro" href="display/intel_display.h.html#283" title="for (crtc = ({ void *__mptr = (void *)((&amp;(dev)-&gt;mode_config.crtc_list)-&gt;next); do { extern void __compiletime_assert_5537(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(dev)-&gt;mode_config.crtc_list)-&gt;next)), typeof(((typeof(*crtc) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(dev)-&gt;mode_config.crtc_list)-&gt;next)), typeof(void))))) __compiletime_assert_5537(); } while (0); ((typeof(*crtc) *)(__mptr - __builtin_offsetof(typeof(*crtc), base.head))); }); &amp;crtc-&gt;base.head != (&amp;(dev)-&gt;mode_config.crtc_list); crtc = ({ void *__mptr = (void *)((crtc)-&gt;base.head.next); do { extern void __compiletime_assert_5537(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(((typeof(*(crtc)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_5537(); } while (0); ((typeof(*(crtc)) *)(__mptr - __builtin_offsetof(typeof(*(crtc)), base.head))); })) if (!((realloc_pipes) &amp; drm_crtc_mask(&amp;crtc-&gt;base))) {} else" data-ref="_M/for_each_intel_crtc_mask">for_each_intel_crtc_mask</a>(<a class="local col1 ref" href="#951dev" title='dev' data-ref="951dev" data-ref-filename="951dev">dev</a>, <a class="local col3 ref" href="#953crtc" title='crtc' data-ref="953crtc" data-ref-filename="953crtc">crtc</a>, <a class="local col5 ref" href="#955realloc_pipes" title='realloc_pipes' data-ref="955realloc_pipes" data-ref-filename="955realloc_pipes">realloc_pipes</a>) {</td></tr>
<tr><th id="5538">5538</th><td>		<a class="local col4 ref" href="#954crtc_state" title='crtc_state' data-ref="954crtc_state" data-ref-filename="954crtc_state">crtc_state</a> = <a class="ref fn" href="display/intel_atomic.h.html#intel_atomic_get_crtc_state" title='intel_atomic_get_crtc_state' data-ref="intel_atomic_get_crtc_state" data-ref-filename="intel_atomic_get_crtc_state">intel_atomic_get_crtc_state</a>(&amp;<a class="local col9 ref" href="#949state" title='state' data-ref="949state" data-ref-filename="949state">state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::base" title='intel_atomic_state::base' data-ref="intel_atomic_state::base" data-ref-filename="intel_atomic_state..base">base</a>, <a class="local col3 ref" href="#953crtc" title='crtc' data-ref="953crtc" data-ref-filename="953crtc">crtc</a>);</td></tr>
<tr><th id="5539">5539</th><td>		<b>if</b> (<a class="ref fn" href="../../../../include/linux/err.h.html#IS_ERR" title='IS_ERR' data-ref="IS_ERR" data-ref-filename="IS_ERR">IS_ERR</a>(<a class="local col4 ref" href="#954crtc_state" title='crtc_state' data-ref="954crtc_state" data-ref-filename="954crtc_state">crtc_state</a>))</td></tr>
<tr><th id="5540">5540</th><td>			<b>return</b> <a class="ref fn" href="../../../../include/linux/err.h.html#PTR_ERR" title='PTR_ERR' data-ref="PTR_ERR" data-ref-filename="PTR_ERR">PTR_ERR</a>(<a class="local col4 ref" href="#954crtc_state" title='crtc_state' data-ref="954crtc_state" data-ref-filename="954crtc_state">crtc_state</a>);</td></tr>
<tr><th id="5541">5541</th><td>	}</td></tr>
<tr><th id="5542">5542</th><td></td></tr>
<tr><th id="5543">5543</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="5544">5544</th><td>}</td></tr>
<tr><th id="5545">5545</th><td></td></tr>
<tr><th id="5546">5546</th><td><i  data-doc="skl_wm_add_affected_planes">/*</i></td></tr>
<tr><th id="5547">5547</th><td><i  data-doc="skl_wm_add_affected_planes"> * To make sure the cursor watermark registers are always consistent</i></td></tr>
<tr><th id="5548">5548</th><td><i  data-doc="skl_wm_add_affected_planes"> * with our computed state the following scenario needs special</i></td></tr>
<tr><th id="5549">5549</th><td><i  data-doc="skl_wm_add_affected_planes"> * treatment:</i></td></tr>
<tr><th id="5550">5550</th><td><i  data-doc="skl_wm_add_affected_planes"> *</i></td></tr>
<tr><th id="5551">5551</th><td><i  data-doc="skl_wm_add_affected_planes"> * 1. enable cursor</i></td></tr>
<tr><th id="5552">5552</th><td><i  data-doc="skl_wm_add_affected_planes"> * 2. move cursor entirely offscreen</i></td></tr>
<tr><th id="5553">5553</th><td><i  data-doc="skl_wm_add_affected_planes"> * 3. disable cursor</i></td></tr>
<tr><th id="5554">5554</th><td><i  data-doc="skl_wm_add_affected_planes"> *</i></td></tr>
<tr><th id="5555">5555</th><td><i  data-doc="skl_wm_add_affected_planes"> * Step 2. does call .disable_plane() but does not zero the watermarks</i></td></tr>
<tr><th id="5556">5556</th><td><i  data-doc="skl_wm_add_affected_planes"> * (since we consider an offscreen cursor still active for the purposes</i></td></tr>
<tr><th id="5557">5557</th><td><i  data-doc="skl_wm_add_affected_planes"> * of watermarks). Step 3. would not normally call .disable_plane()</i></td></tr>
<tr><th id="5558">5558</th><td><i  data-doc="skl_wm_add_affected_planes"> * because the actual plane visibility isn't changing, and we don't</i></td></tr>
<tr><th id="5559">5559</th><td><i  data-doc="skl_wm_add_affected_planes"> * deallocate the cursor ddb until the pipe gets disabled. So we must</i></td></tr>
<tr><th id="5560">5560</th><td><i  data-doc="skl_wm_add_affected_planes"> * force step 3. to call .disable_plane() to update the watermark</i></td></tr>
<tr><th id="5561">5561</th><td><i  data-doc="skl_wm_add_affected_planes"> * registers properly.</i></td></tr>
<tr><th id="5562">5562</th><td><i  data-doc="skl_wm_add_affected_planes"> *</i></td></tr>
<tr><th id="5563">5563</th><td><i  data-doc="skl_wm_add_affected_planes"> * Other planes do not suffer from this issues as their watermarks are</i></td></tr>
<tr><th id="5564">5564</th><td><i  data-doc="skl_wm_add_affected_planes"> * calculated based on the actual plane visibility. The only time this</i></td></tr>
<tr><th id="5565">5565</th><td><i  data-doc="skl_wm_add_affected_planes"> * can trigger for the other planes is during the initial readout as the</i></td></tr>
<tr><th id="5566">5566</th><td><i  data-doc="skl_wm_add_affected_planes"> * default value of the watermarks registers is not zero.</i></td></tr>
<tr><th id="5567">5567</th><td><i  data-doc="skl_wm_add_affected_planes"> */</i></td></tr>
<tr><th id="5568">5568</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="skl_wm_add_affected_planes" title='skl_wm_add_affected_planes' data-type='int skl_wm_add_affected_planes(struct intel_atomic_state * state, struct intel_crtc * crtc)' data-ref="skl_wm_add_affected_planes" data-ref-filename="skl_wm_add_affected_planes">skl_wm_add_affected_planes</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col8 decl" id="958state" title='state' data-type='struct intel_atomic_state *' data-ref="958state" data-ref-filename="958state">state</dfn>,</td></tr>
<tr><th id="5569">5569</th><td>				      <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col9 decl" id="959crtc" title='crtc' data-type='struct intel_crtc *' data-ref="959crtc" data-ref-filename="959crtc">crtc</dfn>)</td></tr>
<tr><th id="5570">5570</th><td>{</td></tr>
<tr><th id="5571">5571</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="960dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="960dev_priv" data-ref-filename="960dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col9 ref" href="#959crtc" title='crtc' data-ref="959crtc" data-ref-filename="959crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="5572">5572</th><td>	<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col1 decl" id="961old_crtc_state" title='old_crtc_state' data-type='const struct intel_crtc_state *' data-ref="961old_crtc_state" data-ref-filename="961old_crtc_state">old_crtc_state</dfn> =</td></tr>
<tr><th id="5573">5573</th><td>		<a class="ref fn" href="intel_drv.h.html#intel_atomic_get_old_crtc_state" title='intel_atomic_get_old_crtc_state' data-ref="intel_atomic_get_old_crtc_state" data-ref-filename="intel_atomic_get_old_crtc_state">intel_atomic_get_old_crtc_state</a>(<a class="local col8 ref" href="#958state" title='state' data-ref="958state" data-ref-filename="958state">state</a>, <a class="local col9 ref" href="#959crtc" title='crtc' data-ref="959crtc" data-ref-filename="959crtc">crtc</a>);</td></tr>
<tr><th id="5574">5574</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col2 decl" id="962new_crtc_state" title='new_crtc_state' data-type='struct intel_crtc_state *' data-ref="962new_crtc_state" data-ref-filename="962new_crtc_state">new_crtc_state</dfn> =</td></tr>
<tr><th id="5575">5575</th><td>		<a class="ref fn" href="intel_drv.h.html#intel_atomic_get_new_crtc_state" title='intel_atomic_get_new_crtc_state' data-ref="intel_atomic_get_new_crtc_state" data-ref-filename="intel_atomic_get_new_crtc_state">intel_atomic_get_new_crtc_state</a>(<a class="local col8 ref" href="#958state" title='state' data-ref="958state" data-ref-filename="958state">state</a>, <a class="local col9 ref" href="#959crtc" title='crtc' data-ref="959crtc" data-ref-filename="959crtc">crtc</a>);</td></tr>
<tr><th id="5576">5576</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col3 decl" id="963plane" title='plane' data-type='struct intel_plane *' data-ref="963plane" data-ref-filename="963plane">plane</dfn>;</td></tr>
<tr><th id="5577">5577</th><td></td></tr>
<tr><th id="5578">5578</th><td>	<a class="macro" href="display/intel_display.h.html#272" title="for (plane = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list)-&gt;next); do { extern void __compiletime_assert_5578(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list)-&gt;next)), typeof(((typeof(*plane) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list)-&gt;next)), typeof(void))))) __compiletime_assert_5578(); } while (0); ((typeof(*plane) *)(__mptr - __builtin_offsetof(typeof(*plane), base.head))); }); &amp;plane-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list); plane = ({ void *__mptr = (void *)((plane)-&gt;base.head.next); do { extern void __compiletime_assert_5578(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((plane)-&gt;base.head.next)), typeof(((typeof(*(plane)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((plane)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_5578(); } while (0); ((typeof(*(plane)) *)(__mptr - __builtin_offsetof(typeof(*(plane)), base.head))); })) if (!((plane)-&gt;pipe == (crtc)-&gt;pipe)) {} else" data-ref="_M/for_each_intel_plane_on_crtc">for_each_intel_plane_on_crtc</a>(&amp;<a class="local col0 ref" href="#960dev_priv" title='dev_priv' data-ref="960dev_priv" data-ref-filename="960dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col9 ref" href="#959crtc" title='crtc' data-ref="959crtc" data-ref-filename="959crtc">crtc</a>, <a class="local col3 ref" href="#963plane" title='plane' data-ref="963plane" data-ref-filename="963plane">plane</a>) {</td></tr>
<tr><th id="5579">5579</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col4 decl" id="964plane_state" title='plane_state' data-type='struct intel_plane_state *' data-ref="964plane_state" data-ref-filename="964plane_state">plane_state</dfn>;</td></tr>
<tr><th id="5580">5580</th><td>		<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col5 decl" id="965plane_id" title='plane_id' data-type='enum plane_id' data-ref="965plane_id" data-ref-filename="965plane_id">plane_id</dfn> = <a class="local col3 ref" href="#963plane" title='plane' data-ref="963plane" data-ref-filename="963plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>;</td></tr>
<tr><th id="5581">5581</th><td></td></tr>
<tr><th id="5582">5582</th><td>		<i>/*</i></td></tr>
<tr><th id="5583">5583</th><td><i>		 * Force a full wm update for every plane on modeset.</i></td></tr>
<tr><th id="5584">5584</th><td><i>		 * Required because the reset value of the wm registers</i></td></tr>
<tr><th id="5585">5585</th><td><i>		 * is non-zero, whereas we want all disabled planes to</i></td></tr>
<tr><th id="5586">5586</th><td><i>		 * have zero watermarks. So if we turn off the relevant</i></td></tr>
<tr><th id="5587">5587</th><td><i>		 * power well the hardware state will go out of sync</i></td></tr>
<tr><th id="5588">5588</th><td><i>		 * with the software state.</i></td></tr>
<tr><th id="5589">5589</th><td><i>		 */</i></td></tr>
<tr><th id="5590">5590</th><td>		<b>if</b> (!<a class="ref fn" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_crtc_needs_modeset" title='drm_atomic_crtc_needs_modeset' data-ref="drm_atomic_crtc_needs_modeset" data-ref-filename="drm_atomic_crtc_needs_modeset">drm_atomic_crtc_needs_modeset</a>(&amp;<a class="local col2 ref" href="#962new_crtc_state" title='new_crtc_state' data-ref="962new_crtc_state" data-ref-filename="962new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>) &amp;&amp;</td></tr>
<tr><th id="5591">5591</th><td>		    <a class="tu ref fn" href="#skl_plane_wm_equals" title='skl_plane_wm_equals' data-use='c' data-ref="skl_plane_wm_equals" data-ref-filename="skl_plane_wm_equals">skl_plane_wm_equals</a>(<a class="local col0 ref" href="#960dev_priv" title='dev_priv' data-ref="960dev_priv" data-ref-filename="960dev_priv">dev_priv</a>,</td></tr>
<tr><th id="5592">5592</th><td>					&amp;<a class="local col1 ref" href="#961old_crtc_state" title='old_crtc_state' data-ref="961old_crtc_state" data-ref-filename="961old_crtc_state">old_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>.<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::planes" title='skl_pipe_wm::planes' data-ref="skl_pipe_wm::planes" data-ref-filename="skl_pipe_wm..planes">planes</a>[<a class="local col5 ref" href="#965plane_id" title='plane_id' data-ref="965plane_id" data-ref-filename="965plane_id">plane_id</a>],</td></tr>
<tr><th id="5593">5593</th><td>					&amp;<a class="local col2 ref" href="#962new_crtc_state" title='new_crtc_state' data-ref="962new_crtc_state" data-ref-filename="962new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>.<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::planes" title='skl_pipe_wm::planes' data-ref="skl_pipe_wm::planes" data-ref-filename="skl_pipe_wm..planes">planes</a>[<a class="local col5 ref" href="#965plane_id" title='plane_id' data-ref="965plane_id" data-ref-filename="965plane_id">plane_id</a>]))</td></tr>
<tr><th id="5594">5594</th><td>			<b>continue</b>;</td></tr>
<tr><th id="5595">5595</th><td></td></tr>
<tr><th id="5596">5596</th><td>		<a class="local col4 ref" href="#964plane_state" title='plane_state' data-ref="964plane_state" data-ref-filename="964plane_state">plane_state</a> = <a class="ref fn" href="intel_drv.h.html#intel_atomic_get_plane_state" title='intel_atomic_get_plane_state' data-ref="intel_atomic_get_plane_state" data-ref-filename="intel_atomic_get_plane_state">intel_atomic_get_plane_state</a>(<a class="local col8 ref" href="#958state" title='state' data-ref="958state" data-ref-filename="958state">state</a>, <a class="local col3 ref" href="#963plane" title='plane' data-ref="963plane" data-ref-filename="963plane">plane</a>);</td></tr>
<tr><th id="5597">5597</th><td>		<b>if</b> (<a class="ref fn" href="../../../../include/linux/err.h.html#IS_ERR" title='IS_ERR' data-ref="IS_ERR" data-ref-filename="IS_ERR">IS_ERR</a>(<a class="local col4 ref" href="#964plane_state" title='plane_state' data-ref="964plane_state" data-ref-filename="964plane_state">plane_state</a>))</td></tr>
<tr><th id="5598">5598</th><td>			<b>return</b> <a class="ref fn" href="../../../../include/linux/err.h.html#PTR_ERR" title='PTR_ERR' data-ref="PTR_ERR" data-ref-filename="PTR_ERR">PTR_ERR</a>(<a class="local col4 ref" href="#964plane_state" title='plane_state' data-ref="964plane_state" data-ref-filename="964plane_state">plane_state</a>);</td></tr>
<tr><th id="5599">5599</th><td></td></tr>
<tr><th id="5600">5600</th><td>		<a class="local col2 ref" href="#962new_crtc_state" title='new_crtc_state' data-ref="962new_crtc_state" data-ref-filename="962new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::update_planes" title='intel_crtc_state::update_planes' data-ref="intel_crtc_state::update_planes" data-ref-filename="intel_crtc_state..update_planes">update_planes</a> |= <a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (plane_id))" data-ref="_M/BIT">BIT</a>(<a class="local col5 ref" href="#965plane_id" title='plane_id' data-ref="965plane_id" data-ref-filename="965plane_id">plane_id</a>);</td></tr>
<tr><th id="5601">5601</th><td>	}</td></tr>
<tr><th id="5602">5602</th><td></td></tr>
<tr><th id="5603">5603</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="5604">5604</th><td>}</td></tr>
<tr><th id="5605">5605</th><td></td></tr>
<tr><th id="5606">5606</th><td><em>static</em> <em>int</em></td></tr>
<tr><th id="5607">5607</th><td><dfn class="tu decl def fn" id="skl_compute_wm" title='skl_compute_wm' data-type='int skl_compute_wm(struct intel_atomic_state * state)' data-ref="skl_compute_wm" data-ref-filename="skl_compute_wm">skl_compute_wm</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col6 decl" id="966state" title='state' data-type='struct intel_atomic_state *' data-ref="966state" data-ref-filename="966state">state</dfn>)</td></tr>
<tr><th id="5608">5608</th><td>{</td></tr>
<tr><th id="5609">5609</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col7 decl" id="967crtc" title='crtc' data-type='struct intel_crtc *' data-ref="967crtc" data-ref-filename="967crtc">crtc</dfn>;</td></tr>
<tr><th id="5610">5610</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col8 decl" id="968new_crtc_state" title='new_crtc_state' data-type='struct intel_crtc_state *' data-ref="968new_crtc_state" data-ref-filename="968new_crtc_state">new_crtc_state</dfn>;</td></tr>
<tr><th id="5611">5611</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col9 decl" id="969old_crtc_state" title='old_crtc_state' data-type='struct intel_crtc_state *' data-ref="969old_crtc_state" data-ref-filename="969old_crtc_state">old_crtc_state</dfn>;</td></tr>
<tr><th id="5612">5612</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_values" title='skl_ddb_values' data-ref="skl_ddb_values" data-ref-filename="skl_ddb_values">skl_ddb_values</a> *<dfn class="local col0 decl" id="970results" title='results' data-type='struct skl_ddb_values *' data-ref="970results" data-ref-filename="970results">results</dfn> = &amp;<a class="local col6 ref" href="#966state" title='state' data-ref="966state" data-ref-filename="966state">state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::wm_results" title='intel_atomic_state::wm_results' data-ref="intel_atomic_state::wm_results" data-ref-filename="intel_atomic_state..wm_results">wm_results</a>;</td></tr>
<tr><th id="5613">5613</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col1 decl" id="971changed" title='changed' data-type='bool' data-ref="971changed" data-ref-filename="971changed">changed</dfn> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="5614">5614</th><td>	<em>int</em> <dfn class="local col2 decl" id="972ret" title='ret' data-type='int' data-ref="972ret" data-ref-filename="972ret">ret</dfn>, <dfn class="local col3 decl" id="973i" title='i' data-type='int' data-ref="973i" data-ref-filename="973i">i</dfn>;</td></tr>
<tr><th id="5615">5615</th><td></td></tr>
<tr><th id="5616">5616</th><td>	<i>/* Clear all dirty flags */</i></td></tr>
<tr><th id="5617">5617</th><td>	<a class="local col0 ref" href="#970results" title='results' data-ref="970results" data-ref-filename="970results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_values::dirty_pipes" title='skl_ddb_values::dirty_pipes' data-ref="skl_ddb_values::dirty_pipes" data-ref-filename="skl_ddb_values..dirty_pipes">dirty_pipes</a> = <var>0</var>;</td></tr>
<tr><th id="5618">5618</th><td></td></tr>
<tr><th id="5619">5619</th><td>	<a class="local col2 ref" href="#972ret" title='ret' data-ref="972ret" data-ref-filename="972ret">ret</a> = <a class="tu ref fn" href="#skl_ddb_add_affected_pipes" title='skl_ddb_add_affected_pipes' data-use='c' data-ref="skl_ddb_add_affected_pipes" data-ref-filename="skl_ddb_add_affected_pipes">skl_ddb_add_affected_pipes</a>(<a class="local col6 ref" href="#966state" title='state' data-ref="966state" data-ref-filename="966state">state</a>, &amp;<a class="local col1 ref" href="#971changed" title='changed' data-ref="971changed" data-ref-filename="971changed">changed</a>);</td></tr>
<tr><th id="5620">5620</th><td>	<b>if</b> (<a class="local col2 ref" href="#972ret" title='ret' data-ref="972ret" data-ref-filename="972ret">ret</a> || !<a class="local col1 ref" href="#971changed" title='changed' data-ref="971changed" data-ref-filename="971changed">changed</a>)</td></tr>
<tr><th id="5621">5621</th><td>		<b>return</b> <a class="local col2 ref" href="#972ret" title='ret' data-ref="972ret" data-ref-filename="972ret">ret</a>;</td></tr>
<tr><th id="5622">5622</th><td></td></tr>
<tr><th id="5623">5623</th><td>	<i>/*</i></td></tr>
<tr><th id="5624">5624</th><td><i>	 * Calculate WM's for all pipes that are part of this transaction.</i></td></tr>
<tr><th id="5625">5625</th><td><i>	 * Note that skl_ddb_add_affected_pipes may have added more CRTC's that</i></td></tr>
<tr><th id="5626">5626</th><td><i>	 * weren't otherwise being modified (and set bits in dirty_pipes) if</i></td></tr>
<tr><th id="5627">5627</th><td><i>	 * pipe allocations had to change.</i></td></tr>
<tr><th id="5628">5628</th><td><i>	 */</i></td></tr>
<tr><th id="5629">5629</th><td>	<a class="macro" href="display/intel_display.h.html#342" title="for ((i) = 0; (i) &lt; (state)-&gt;base.dev-&gt;mode_config.num_crtc &amp;&amp; ((crtc) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].ptr); do { extern void __compiletime_assert_5630(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].ptr)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].ptr)), typeof(void))))) __compiletime_assert_5630(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); }), (old_crtc_state) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].old_state); do { extern void __compiletime_assert_5630(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].old_state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].old_state)), typeof(void))))) __compiletime_assert_5630(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); }), (new_crtc_state) = ({ void *__mptr = (void *)((state)-&gt;base.crtcs[i].new_state); do { extern void __compiletime_assert_5630(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].new_state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((state)-&gt;base.crtcs[i].new_state)), typeof(void))))) __compiletime_assert_5630(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); }), 1); (i)++) if (!(crtc)) {} else" data-ref="_M/for_each_oldnew_intel_crtc_in_state">for_each_oldnew_intel_crtc_in_state</a>(<a class="local col6 ref" href="#966state" title='state' data-ref="966state" data-ref-filename="966state">state</a>, <a class="local col7 ref" href="#967crtc" title='crtc' data-ref="967crtc" data-ref-filename="967crtc">crtc</a>, <a class="local col9 ref" href="#969old_crtc_state" title='old_crtc_state' data-ref="969old_crtc_state" data-ref-filename="969old_crtc_state">old_crtc_state</a>,</td></tr>
<tr><th id="5630">5630</th><td>					    <a class="local col8 ref" href="#968new_crtc_state" title='new_crtc_state' data-ref="968new_crtc_state" data-ref-filename="968new_crtc_state">new_crtc_state</a>, <a class="local col3 ref" href="#973i" title='i' data-ref="973i" data-ref-filename="973i">i</a>) {</td></tr>
<tr><th id="5631">5631</th><td>		<a class="local col2 ref" href="#972ret" title='ret' data-ref="972ret" data-ref-filename="972ret">ret</a> = <a class="tu ref fn" href="#skl_build_pipe_wm" title='skl_build_pipe_wm' data-use='c' data-ref="skl_build_pipe_wm" data-ref-filename="skl_build_pipe_wm">skl_build_pipe_wm</a>(<a class="local col8 ref" href="#968new_crtc_state" title='new_crtc_state' data-ref="968new_crtc_state" data-ref-filename="968new_crtc_state">new_crtc_state</a>);</td></tr>
<tr><th id="5632">5632</th><td>		<b>if</b> (<a class="local col2 ref" href="#972ret" title='ret' data-ref="972ret" data-ref-filename="972ret">ret</a>)</td></tr>
<tr><th id="5633">5633</th><td>			<b>return</b> <a class="local col2 ref" href="#972ret" title='ret' data-ref="972ret" data-ref-filename="972ret">ret</a>;</td></tr>
<tr><th id="5634">5634</th><td></td></tr>
<tr><th id="5635">5635</th><td>		<a class="local col2 ref" href="#972ret" title='ret' data-ref="972ret" data-ref-filename="972ret">ret</a> = <a class="tu ref fn" href="#skl_wm_add_affected_planes" title='skl_wm_add_affected_planes' data-use='c' data-ref="skl_wm_add_affected_planes" data-ref-filename="skl_wm_add_affected_planes">skl_wm_add_affected_planes</a>(<a class="local col6 ref" href="#966state" title='state' data-ref="966state" data-ref-filename="966state">state</a>, <a class="local col7 ref" href="#967crtc" title='crtc' data-ref="967crtc" data-ref-filename="967crtc">crtc</a>);</td></tr>
<tr><th id="5636">5636</th><td>		<b>if</b> (<a class="local col2 ref" href="#972ret" title='ret' data-ref="972ret" data-ref-filename="972ret">ret</a>)</td></tr>
<tr><th id="5637">5637</th><td>			<b>return</b> <a class="local col2 ref" href="#972ret" title='ret' data-ref="972ret" data-ref-filename="972ret">ret</a>;</td></tr>
<tr><th id="5638">5638</th><td></td></tr>
<tr><th id="5639">5639</th><td>		<b>if</b> (!<a class="tu ref fn" href="#skl_pipe_wm_equals" title='skl_pipe_wm_equals' data-use='c' data-ref="skl_pipe_wm_equals" data-ref-filename="skl_pipe_wm_equals">skl_pipe_wm_equals</a>(<a class="local col7 ref" href="#967crtc" title='crtc' data-ref="967crtc" data-ref-filename="967crtc">crtc</a>,</td></tr>
<tr><th id="5640">5640</th><td>					&amp;<a class="local col9 ref" href="#969old_crtc_state" title='old_crtc_state' data-ref="969old_crtc_state" data-ref-filename="969old_crtc_state">old_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>,</td></tr>
<tr><th id="5641">5641</th><td>					&amp;<a class="local col8 ref" href="#968new_crtc_state" title='new_crtc_state' data-ref="968new_crtc_state" data-ref-filename="968new_crtc_state">new_crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>))</td></tr>
<tr><th id="5642">5642</th><td>			<a class="local col0 ref" href="#970results" title='results' data-ref="970results" data-ref-filename="970results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_values::dirty_pipes" title='skl_ddb_values::dirty_pipes' data-ref="skl_ddb_values::dirty_pipes" data-ref-filename="skl_ddb_values..dirty_pipes">dirty_pipes</a> |= <a class="ref fn" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_mask" title='drm_crtc_mask' data-ref="drm_crtc_mask" data-ref-filename="drm_crtc_mask">drm_crtc_mask</a>(&amp;<a class="local col7 ref" href="#967crtc" title='crtc' data-ref="967crtc" data-ref-filename="967crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>);</td></tr>
<tr><th id="5643">5643</th><td>	}</td></tr>
<tr><th id="5644">5644</th><td></td></tr>
<tr><th id="5645">5645</th><td>	<a class="local col2 ref" href="#972ret" title='ret' data-ref="972ret" data-ref-filename="972ret">ret</a> = <a class="tu ref fn" href="#skl_compute_ddb" title='skl_compute_ddb' data-use='c' data-ref="skl_compute_ddb" data-ref-filename="skl_compute_ddb">skl_compute_ddb</a>(<a class="local col6 ref" href="#966state" title='state' data-ref="966state" data-ref-filename="966state">state</a>);</td></tr>
<tr><th id="5646">5646</th><td>	<b>if</b> (<a class="local col2 ref" href="#972ret" title='ret' data-ref="972ret" data-ref-filename="972ret">ret</a>)</td></tr>
<tr><th id="5647">5647</th><td>		<b>return</b> <a class="local col2 ref" href="#972ret" title='ret' data-ref="972ret" data-ref-filename="972ret">ret</a>;</td></tr>
<tr><th id="5648">5648</th><td></td></tr>
<tr><th id="5649">5649</th><td>	<a class="tu ref fn" href="#skl_print_wm_changes" title='skl_print_wm_changes' data-use='c' data-ref="skl_print_wm_changes" data-ref-filename="skl_print_wm_changes">skl_print_wm_changes</a>(<a class="local col6 ref" href="#966state" title='state' data-ref="966state" data-ref-filename="966state">state</a>);</td></tr>
<tr><th id="5650">5650</th><td></td></tr>
<tr><th id="5651">5651</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="5652">5652</th><td>}</td></tr>
<tr><th id="5653">5653</th><td></td></tr>
<tr><th id="5654">5654</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="skl_atomic_update_crtc_wm" title='skl_atomic_update_crtc_wm' data-type='void skl_atomic_update_crtc_wm(struct intel_atomic_state * state, struct intel_crtc_state * cstate)' data-ref="skl_atomic_update_crtc_wm" data-ref-filename="skl_atomic_update_crtc_wm">skl_atomic_update_crtc_wm</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col4 decl" id="974state" title='state' data-type='struct intel_atomic_state *' data-ref="974state" data-ref-filename="974state">state</dfn>,</td></tr>
<tr><th id="5655">5655</th><td>				      <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col5 decl" id="975cstate" title='cstate' data-type='struct intel_crtc_state *' data-ref="975cstate" data-ref-filename="975cstate">cstate</dfn>)</td></tr>
<tr><th id="5656">5656</th><td>{</td></tr>
<tr><th id="5657">5657</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col6 decl" id="976crtc" title='crtc' data-type='struct intel_crtc *' data-ref="976crtc" data-ref-filename="976crtc">crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(cstate-&gt;base.crtc); do { extern void __compiletime_assert_5657(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(cstate-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(cstate-&gt;base.crtc)), typeof(void))))) __compiletime_assert_5657(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col5 ref" href="#975cstate" title='cstate' data-ref="975cstate" data-ref-filename="975cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="5658">5658</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="977dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="977dev_priv" data-ref-filename="977dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col4 ref" href="#974state" title='state' data-ref="974state" data-ref-filename="974state">state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::base" title='intel_atomic_state::base' data-ref="intel_atomic_state::base" data-ref-filename="intel_atomic_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_atomic.h.html#drm_atomic_state::dev" title='drm_atomic_state::dev' data-ref="drm_atomic_state::dev" data-ref-filename="drm_atomic_state..dev">dev</a>);</td></tr>
<tr><th id="5659">5659</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#skl_pipe_wm" title='skl_pipe_wm' data-ref="skl_pipe_wm" data-ref-filename="skl_pipe_wm">skl_pipe_wm</a> *<dfn class="local col8 decl" id="978pipe_wm" title='pipe_wm' data-type='struct skl_pipe_wm *' data-ref="978pipe_wm" data-ref-filename="978pipe_wm">pipe_wm</dfn> = &amp;<a class="local col5 ref" href="#975cstate" title='cstate' data-ref="975cstate" data-ref-filename="975cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="5660">5660</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col9 decl" id="979pipe" title='pipe' data-type='enum pipe' data-ref="979pipe" data-ref-filename="979pipe">pipe</dfn> = <a class="local col6 ref" href="#976crtc" title='crtc' data-ref="976crtc" data-ref-filename="976crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::pipe" title='intel_crtc::pipe' data-ref="intel_crtc::pipe" data-ref-filename="intel_crtc..pipe">pipe</a>;</td></tr>
<tr><th id="5661">5661</th><td></td></tr>
<tr><th id="5662">5662</th><td>	<b>if</b> (!(<a class="local col4 ref" href="#974state" title='state' data-ref="974state" data-ref-filename="974state">state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::wm_results" title='intel_atomic_state::wm_results' data-ref="intel_atomic_state::wm_results" data-ref-filename="intel_atomic_state..wm_results">wm_results</a>.<a class="ref field" href="i915_drv.h.html#skl_ddb_values::dirty_pipes" title='skl_ddb_values::dirty_pipes' data-ref="skl_ddb_values::dirty_pipes" data-ref-filename="skl_ddb_values..dirty_pipes">dirty_pipes</a> &amp; <a class="ref fn" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_mask" title='drm_crtc_mask' data-ref="drm_crtc_mask" data-ref-filename="drm_crtc_mask">drm_crtc_mask</a>(&amp;<a class="local col6 ref" href="#976crtc" title='crtc' data-ref="976crtc" data-ref-filename="976crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>)))</td></tr>
<tr><th id="5663">5663</th><td>		<b>return</b>;</td></tr>
<tr><th id="5664">5664</th><td></td></tr>
<tr><th id="5665">5665</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x45270) + (pipe) * ((0x45274) - (0x45270)))) })), (pipe_wm-&gt;linetime))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#10010" title="((const i915_reg_t){ .reg = (((0x45270) + (pipe) * ((0x45274) - (0x45270)))) })" data-ref="_M/PIPE_WM_LINETIME">PIPE_WM_LINETIME</a>(<a class="local col9 ref" href="#979pipe" title='pipe' data-ref="979pipe" data-ref-filename="979pipe">pipe</a>), <a class="local col8 ref" href="#978pipe_wm" title='pipe_wm' data-ref="978pipe_wm" data-ref-filename="978pipe_wm">pipe_wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::linetime" title='skl_pipe_wm::linetime' data-ref="skl_pipe_wm::linetime" data-ref-filename="skl_pipe_wm..linetime">linetime</a>);</td></tr>
<tr><th id="5666">5666</th><td>}</td></tr>
<tr><th id="5667">5667</th><td></td></tr>
<tr><th id="5668">5668</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="skl_initial_wm" title='skl_initial_wm' data-type='void skl_initial_wm(struct intel_atomic_state * state, struct intel_crtc_state * cstate)' data-ref="skl_initial_wm" data-ref-filename="skl_initial_wm">skl_initial_wm</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col0 decl" id="980state" title='state' data-type='struct intel_atomic_state *' data-ref="980state" data-ref-filename="980state">state</dfn>,</td></tr>
<tr><th id="5669">5669</th><td>			   <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col1 decl" id="981cstate" title='cstate' data-type='struct intel_crtc_state *' data-ref="981cstate" data-ref-filename="981cstate">cstate</dfn>)</td></tr>
<tr><th id="5670">5670</th><td>{</td></tr>
<tr><th id="5671">5671</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col2 decl" id="982intel_crtc" title='intel_crtc' data-type='struct intel_crtc *' data-ref="982intel_crtc" data-ref-filename="982intel_crtc">intel_crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(cstate-&gt;base.crtc); do { extern void __compiletime_assert_5671(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(cstate-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(cstate-&gt;base.crtc)), typeof(void))))) __compiletime_assert_5671(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col1 ref" href="#981cstate" title='cstate' data-ref="981cstate" data-ref-filename="981cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="5672">5672</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_device.h.html#drm_device" title='drm_device' data-ref="drm_device" data-ref-filename="drm_device">drm_device</a> *<dfn class="local col3 decl" id="983dev" title='dev' data-type='struct drm_device *' data-ref="983dev" data-ref-filename="983dev">dev</dfn> = <a class="local col2 ref" href="#982intel_crtc" title='intel_crtc' data-ref="982intel_crtc" data-ref-filename="982intel_crtc">intel_crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>;</td></tr>
<tr><th id="5673">5673</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="984dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="984dev_priv" data-ref-filename="984dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col3 ref" href="#983dev" title='dev' data-ref="983dev" data-ref-filename="983dev">dev</a>);</td></tr>
<tr><th id="5674">5674</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_values" title='skl_ddb_values' data-ref="skl_ddb_values" data-ref-filename="skl_ddb_values">skl_ddb_values</a> *<dfn class="local col5 decl" id="985results" title='results' data-type='struct skl_ddb_values *' data-ref="985results" data-ref-filename="985results">results</dfn> = &amp;<a class="local col0 ref" href="#980state" title='state' data-ref="980state" data-ref-filename="980state">state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_atomic_state::wm_results" title='intel_atomic_state::wm_results' data-ref="intel_atomic_state::wm_results" data-ref-filename="intel_atomic_state..wm_results">wm_results</a>;</td></tr>
<tr><th id="5675">5675</th><td></td></tr>
<tr><th id="5676">5676</th><td>	<b>if</b> ((<a class="local col5 ref" href="#985results" title='results' data-ref="985results" data-ref-filename="985results">results</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_values::dirty_pipes" title='skl_ddb_values::dirty_pipes' data-ref="skl_ddb_values::dirty_pipes" data-ref-filename="skl_ddb_values..dirty_pipes">dirty_pipes</a> &amp; <a class="ref fn" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_mask" title='drm_crtc_mask' data-ref="drm_crtc_mask" data-ref-filename="drm_crtc_mask">drm_crtc_mask</a>(&amp;<a class="local col2 ref" href="#982intel_crtc" title='intel_crtc' data-ref="982intel_crtc" data-ref-filename="982intel_crtc">intel_crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>)) == <var>0</var>)</td></tr>
<tr><th id="5677">5677</th><td>		<b>return</b>;</td></tr>
<tr><th id="5678">5678</th><td></td></tr>
<tr><th id="5679">5679</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_lock" title='mutex_lock' data-ref="mutex_lock" data-ref-filename="mutex_lock">mutex_lock</a>(&amp;<a class="local col4 ref" href="#984dev_priv" title='dev_priv' data-ref="984dev_priv" data-ref-filename="984dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="5680">5680</th><td></td></tr>
<tr><th id="5681">5681</th><td>	<b>if</b> (<a class="local col1 ref" href="#981cstate" title='cstate' data-ref="981cstate" data-ref-filename="981cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::active_changed" title='drm_crtc_state::active_changed' data-ref="drm_crtc_state::active_changed" data-ref-filename="drm_crtc_state..active_changed">active_changed</a>)</td></tr>
<tr><th id="5682">5682</th><td>		<a class="tu ref fn" href="#skl_atomic_update_crtc_wm" title='skl_atomic_update_crtc_wm' data-use='c' data-ref="skl_atomic_update_crtc_wm" data-ref-filename="skl_atomic_update_crtc_wm">skl_atomic_update_crtc_wm</a>(<a class="local col0 ref" href="#980state" title='state' data-ref="980state" data-ref-filename="980state">state</a>, <a class="local col1 ref" href="#981cstate" title='cstate' data-ref="981cstate" data-ref-filename="981cstate">cstate</a>);</td></tr>
<tr><th id="5683">5683</th><td></td></tr>
<tr><th id="5684">5684</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_unlock" title='mutex_unlock' data-ref="mutex_unlock" data-ref-filename="mutex_unlock">mutex_unlock</a>(&amp;<a class="local col4 ref" href="#984dev_priv" title='dev_priv' data-ref="984dev_priv" data-ref-filename="984dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="5685">5685</th><td>}</td></tr>
<tr><th id="5686">5686</th><td></td></tr>
<tr><th id="5687">5687</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ilk_compute_wm_config" title='ilk_compute_wm_config' data-type='void ilk_compute_wm_config(struct drm_i915_private * dev_priv, struct intel_wm_config * config)' data-ref="ilk_compute_wm_config" data-ref-filename="ilk_compute_wm_config">ilk_compute_wm_config</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="986dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="986dev_priv" data-ref-filename="986dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="5688">5688</th><td>				  <b>struct</b> <a class="type" href="i915_drv.h.html#intel_wm_config" title='intel_wm_config' data-ref="intel_wm_config" data-ref-filename="intel_wm_config">intel_wm_config</a> *<dfn class="local col7 decl" id="987config" title='config' data-type='struct intel_wm_config *' data-ref="987config" data-ref-filename="987config">config</dfn>)</td></tr>
<tr><th id="5689">5689</th><td>{</td></tr>
<tr><th id="5690">5690</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col8 decl" id="988crtc" title='crtc' data-type='struct intel_crtc *' data-ref="988crtc" data-ref-filename="988crtc">crtc</dfn>;</td></tr>
<tr><th id="5691">5691</th><td></td></tr>
<tr><th id="5692">5692</th><td>	<i>/* Compute the currently _active_ config */</i></td></tr>
<tr><th id="5693">5693</th><td>	<a class="macro" href="display/intel_display.h.html#278" title="for (crtc = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next); do { extern void __compiletime_assert_5693(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(((typeof(*crtc) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(void))))) __compiletime_assert_5693(); } while (0); ((typeof(*crtc) *)(__mptr - __builtin_offsetof(typeof(*crtc), base.head))); }); &amp;crtc-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list); crtc = ({ void *__mptr = (void *)((crtc)-&gt;base.head.next); do { extern void __compiletime_assert_5693(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(((typeof(*(crtc)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_5693(); } while (0); ((typeof(*(crtc)) *)(__mptr - __builtin_offsetof(typeof(*(crtc)), base.head))); }))" data-ref="_M/for_each_intel_crtc">for_each_intel_crtc</a>(&amp;<a class="local col6 ref" href="#986dev_priv" title='dev_priv' data-ref="986dev_priv" data-ref-filename="986dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col8 ref" href="#988crtc" title='crtc' data-ref="988crtc" data-ref-filename="988crtc">crtc</a>) {</td></tr>
<tr><th id="5694">5694</th><td>		<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#intel_pipe_wm" title='intel_pipe_wm' data-ref="intel_pipe_wm" data-ref-filename="intel_pipe_wm">intel_pipe_wm</a> *<dfn class="local col9 decl" id="989wm" title='wm' data-type='const struct intel_pipe_wm *' data-ref="989wm" data-ref-filename="989wm">wm</dfn> = &amp;<a class="local col8 ref" href="#988crtc" title='crtc' data-ref="988crtc" data-ref-filename="988crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::ilk" title='intel_crtc::(anonymous struct)::(anonymous union)::ilk' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::ilk" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..ilk">ilk</a>;</td></tr>
<tr><th id="5695">5695</th><td></td></tr>
<tr><th id="5696">5696</th><td>		<b>if</b> (!<a class="local col9 ref" href="#989wm" title='wm' data-ref="989wm" data-ref-filename="989wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::pipe_enabled" title='intel_pipe_wm::pipe_enabled' data-ref="intel_pipe_wm::pipe_enabled" data-ref-filename="intel_pipe_wm..pipe_enabled">pipe_enabled</a>)</td></tr>
<tr><th id="5697">5697</th><td>			<b>continue</b>;</td></tr>
<tr><th id="5698">5698</th><td></td></tr>
<tr><th id="5699">5699</th><td>		<a class="local col7 ref" href="#987config" title='config' data-ref="987config" data-ref-filename="987config">config</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_config::sprites_enabled" title='intel_wm_config::sprites_enabled' data-ref="intel_wm_config::sprites_enabled" data-ref-filename="intel_wm_config..sprites_enabled">sprites_enabled</a> |= <a class="local col9 ref" href="#989wm" title='wm' data-ref="989wm" data-ref-filename="989wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::sprites_enabled" title='intel_pipe_wm::sprites_enabled' data-ref="intel_pipe_wm::sprites_enabled" data-ref-filename="intel_pipe_wm..sprites_enabled">sprites_enabled</a>;</td></tr>
<tr><th id="5700">5700</th><td>		<a class="local col7 ref" href="#987config" title='config' data-ref="987config" data-ref-filename="987config">config</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_config::sprites_scaled" title='intel_wm_config::sprites_scaled' data-ref="intel_wm_config::sprites_scaled" data-ref-filename="intel_wm_config..sprites_scaled">sprites_scaled</a> |= <a class="local col9 ref" href="#989wm" title='wm' data-ref="989wm" data-ref-filename="989wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::sprites_scaled" title='intel_pipe_wm::sprites_scaled' data-ref="intel_pipe_wm::sprites_scaled" data-ref-filename="intel_pipe_wm..sprites_scaled">sprites_scaled</a>;</td></tr>
<tr><th id="5701">5701</th><td>		<a class="local col7 ref" href="#987config" title='config' data-ref="987config" data-ref-filename="987config">config</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_wm_config::num_pipes_active" title='intel_wm_config::num_pipes_active' data-ref="intel_wm_config::num_pipes_active" data-ref-filename="intel_wm_config..num_pipes_active">num_pipes_active</a>++;</td></tr>
<tr><th id="5702">5702</th><td>	}</td></tr>
<tr><th id="5703">5703</th><td>}</td></tr>
<tr><th id="5704">5704</th><td></td></tr>
<tr><th id="5705">5705</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ilk_program_watermarks" title='ilk_program_watermarks' data-type='void ilk_program_watermarks(struct drm_i915_private * dev_priv)' data-ref="ilk_program_watermarks" data-ref-filename="ilk_program_watermarks">ilk_program_watermarks</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="990dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="990dev_priv" data-ref-filename="990dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="5706">5706</th><td>{</td></tr>
<tr><th id="5707">5707</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_pipe_wm" title='intel_pipe_wm' data-ref="intel_pipe_wm" data-ref-filename="intel_pipe_wm">intel_pipe_wm</a> <dfn class="local col1 decl" id="991lp_wm_1_2" title='lp_wm_1_2' data-type='struct intel_pipe_wm' data-ref="991lp_wm_1_2" data-ref-filename="991lp_wm_1_2">lp_wm_1_2</dfn> = {}, <dfn class="local col2 decl" id="992lp_wm_5_6" title='lp_wm_5_6' data-type='struct intel_pipe_wm' data-ref="992lp_wm_5_6" data-ref-filename="992lp_wm_5_6">lp_wm_5_6</dfn> = {}, *<dfn class="local col3 decl" id="993best_lp_wm" title='best_lp_wm' data-type='struct intel_pipe_wm *' data-ref="993best_lp_wm" data-ref-filename="993best_lp_wm">best_lp_wm</dfn>;</td></tr>
<tr><th id="5708">5708</th><td>	<b>struct</b> <a class="type" href="#ilk_wm_maximums" title='ilk_wm_maximums' data-ref="ilk_wm_maximums" data-ref-filename="ilk_wm_maximums">ilk_wm_maximums</a> <dfn class="local col4 decl" id="994max" title='max' data-type='struct ilk_wm_maximums' data-ref="994max" data-ref-filename="994max">max</dfn>;</td></tr>
<tr><th id="5709">5709</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_wm_config" title='intel_wm_config' data-ref="intel_wm_config" data-ref-filename="intel_wm_config">intel_wm_config</a> <dfn class="local col5 decl" id="995config" title='config' data-type='struct intel_wm_config' data-ref="995config" data-ref-filename="995config">config</dfn> = {};</td></tr>
<tr><th id="5710">5710</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#ilk_wm_values" title='ilk_wm_values' data-ref="ilk_wm_values" data-ref-filename="ilk_wm_values">ilk_wm_values</a> <dfn class="local col6 decl" id="996results" title='results' data-type='struct ilk_wm_values' data-ref="996results" data-ref-filename="996results">results</dfn> = {};</td></tr>
<tr><th id="5711">5711</th><td>	<b>enum</b> <a class="type" href="i915_drv.h.html#intel_ddb_partitioning" title='intel_ddb_partitioning' data-ref="intel_ddb_partitioning" data-ref-filename="intel_ddb_partitioning">intel_ddb_partitioning</a> <dfn class="local col7 decl" id="997partitioning" title='partitioning' data-type='enum intel_ddb_partitioning' data-ref="997partitioning" data-ref-filename="997partitioning">partitioning</dfn>;</td></tr>
<tr><th id="5712">5712</th><td></td></tr>
<tr><th id="5713">5713</th><td>	<a class="tu ref fn" href="#ilk_compute_wm_config" title='ilk_compute_wm_config' data-use='c' data-ref="ilk_compute_wm_config" data-ref-filename="ilk_compute_wm_config">ilk_compute_wm_config</a>(<a class="local col0 ref" href="#990dev_priv" title='dev_priv' data-ref="990dev_priv" data-ref-filename="990dev_priv">dev_priv</a>, &amp;<a class="local col5 ref" href="#995config" title='config' data-ref="995config" data-ref-filename="995config">config</a>);</td></tr>
<tr><th id="5714">5714</th><td></td></tr>
<tr><th id="5715">5715</th><td>	<a class="tu ref fn" href="#ilk_compute_wm_maximums" title='ilk_compute_wm_maximums' data-use='c' data-ref="ilk_compute_wm_maximums" data-ref-filename="ilk_compute_wm_maximums">ilk_compute_wm_maximums</a>(<a class="local col0 ref" href="#990dev_priv" title='dev_priv' data-ref="990dev_priv" data-ref-filename="990dev_priv">dev_priv</a>, <var>1</var>, &amp;<a class="local col5 ref" href="#995config" title='config' data-ref="995config" data-ref-filename="995config">config</a>, <a class="enum" href="i915_drv.h.html#INTEL_DDB_PART_1_2" title='INTEL_DDB_PART_1_2' data-ref="INTEL_DDB_PART_1_2" data-ref-filename="INTEL_DDB_PART_1_2">INTEL_DDB_PART_1_2</a>, &amp;<a class="local col4 ref" href="#994max" title='max' data-ref="994max" data-ref-filename="994max">max</a>);</td></tr>
<tr><th id="5716">5716</th><td>	<a class="tu ref fn" href="#ilk_wm_merge" title='ilk_wm_merge' data-use='c' data-ref="ilk_wm_merge" data-ref-filename="ilk_wm_merge">ilk_wm_merge</a>(<a class="local col0 ref" href="#990dev_priv" title='dev_priv' data-ref="990dev_priv" data-ref-filename="990dev_priv">dev_priv</a>, &amp;<a class="local col5 ref" href="#995config" title='config' data-ref="995config" data-ref-filename="995config">config</a>, &amp;<a class="local col4 ref" href="#994max" title='max' data-ref="994max" data-ref-filename="994max">max</a>, &amp;<a class="local col1 ref" href="#991lp_wm_1_2" title='lp_wm_1_2' data-ref="991lp_wm_1_2" data-ref-filename="991lp_wm_1_2">lp_wm_1_2</a>);</td></tr>
<tr><th id="5717">5717</th><td></td></tr>
<tr><th id="5718">5718</th><td>	<i>/* 5/6 split only in single pipe config on IVB+ */</i></td></tr>
<tr><th id="5719">5719</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col0 ref" href="#990dev_priv" title='dev_priv' data-ref="990dev_priv" data-ref-filename="990dev_priv">dev_priv</a>) &gt;= <var>7</var> &amp;&amp;</td></tr>
<tr><th id="5720">5720</th><td>	    <a class="local col5 ref" href="#995config" title='config' data-ref="995config" data-ref-filename="995config">config</a>.<a class="ref field" href="i915_drv.h.html#intel_wm_config::num_pipes_active" title='intel_wm_config::num_pipes_active' data-ref="intel_wm_config::num_pipes_active" data-ref-filename="intel_wm_config..num_pipes_active">num_pipes_active</a> == <var>1</var> &amp;&amp; <a class="local col5 ref" href="#995config" title='config' data-ref="995config" data-ref-filename="995config">config</a>.<a class="ref field" href="i915_drv.h.html#intel_wm_config::sprites_enabled" title='intel_wm_config::sprites_enabled' data-ref="intel_wm_config::sprites_enabled" data-ref-filename="intel_wm_config..sprites_enabled">sprites_enabled</a>) {</td></tr>
<tr><th id="5721">5721</th><td>		<a class="tu ref fn" href="#ilk_compute_wm_maximums" title='ilk_compute_wm_maximums' data-use='c' data-ref="ilk_compute_wm_maximums" data-ref-filename="ilk_compute_wm_maximums">ilk_compute_wm_maximums</a>(<a class="local col0 ref" href="#990dev_priv" title='dev_priv' data-ref="990dev_priv" data-ref-filename="990dev_priv">dev_priv</a>, <var>1</var>, &amp;<a class="local col5 ref" href="#995config" title='config' data-ref="995config" data-ref-filename="995config">config</a>, <a class="enum" href="i915_drv.h.html#INTEL_DDB_PART_5_6" title='INTEL_DDB_PART_5_6' data-ref="INTEL_DDB_PART_5_6" data-ref-filename="INTEL_DDB_PART_5_6">INTEL_DDB_PART_5_6</a>, &amp;<a class="local col4 ref" href="#994max" title='max' data-ref="994max" data-ref-filename="994max">max</a>);</td></tr>
<tr><th id="5722">5722</th><td>		<a class="tu ref fn" href="#ilk_wm_merge" title='ilk_wm_merge' data-use='c' data-ref="ilk_wm_merge" data-ref-filename="ilk_wm_merge">ilk_wm_merge</a>(<a class="local col0 ref" href="#990dev_priv" title='dev_priv' data-ref="990dev_priv" data-ref-filename="990dev_priv">dev_priv</a>, &amp;<a class="local col5 ref" href="#995config" title='config' data-ref="995config" data-ref-filename="995config">config</a>, &amp;<a class="local col4 ref" href="#994max" title='max' data-ref="994max" data-ref-filename="994max">max</a>, &amp;<a class="local col2 ref" href="#992lp_wm_5_6" title='lp_wm_5_6' data-ref="992lp_wm_5_6" data-ref-filename="992lp_wm_5_6">lp_wm_5_6</a>);</td></tr>
<tr><th id="5723">5723</th><td></td></tr>
<tr><th id="5724">5724</th><td>		<a class="local col3 ref" href="#993best_lp_wm" title='best_lp_wm' data-ref="993best_lp_wm" data-ref-filename="993best_lp_wm">best_lp_wm</a> = <a class="tu ref fn" href="#ilk_find_best_result" title='ilk_find_best_result' data-use='c' data-ref="ilk_find_best_result" data-ref-filename="ilk_find_best_result">ilk_find_best_result</a>(<a class="local col0 ref" href="#990dev_priv" title='dev_priv' data-ref="990dev_priv" data-ref-filename="990dev_priv">dev_priv</a>, &amp;<a class="local col1 ref" href="#991lp_wm_1_2" title='lp_wm_1_2' data-ref="991lp_wm_1_2" data-ref-filename="991lp_wm_1_2">lp_wm_1_2</a>, &amp;<a class="local col2 ref" href="#992lp_wm_5_6" title='lp_wm_5_6' data-ref="992lp_wm_5_6" data-ref-filename="992lp_wm_5_6">lp_wm_5_6</a>);</td></tr>
<tr><th id="5725">5725</th><td>	} <b>else</b> {</td></tr>
<tr><th id="5726">5726</th><td>		<a class="local col3 ref" href="#993best_lp_wm" title='best_lp_wm' data-ref="993best_lp_wm" data-ref-filename="993best_lp_wm">best_lp_wm</a> = &amp;<a class="local col1 ref" href="#991lp_wm_1_2" title='lp_wm_1_2' data-ref="991lp_wm_1_2" data-ref-filename="991lp_wm_1_2">lp_wm_1_2</a>;</td></tr>
<tr><th id="5727">5727</th><td>	}</td></tr>
<tr><th id="5728">5728</th><td></td></tr>
<tr><th id="5729">5729</th><td>	<a class="local col7 ref" href="#997partitioning" title='partitioning' data-ref="997partitioning" data-ref-filename="997partitioning">partitioning</a> = (<a class="local col3 ref" href="#993best_lp_wm" title='best_lp_wm' data-ref="993best_lp_wm" data-ref-filename="993best_lp_wm">best_lp_wm</a> == &amp;<a class="local col1 ref" href="#991lp_wm_1_2" title='lp_wm_1_2' data-ref="991lp_wm_1_2" data-ref-filename="991lp_wm_1_2">lp_wm_1_2</a>) ?</td></tr>
<tr><th id="5730">5730</th><td>		       <a class="enum" href="i915_drv.h.html#INTEL_DDB_PART_1_2" title='INTEL_DDB_PART_1_2' data-ref="INTEL_DDB_PART_1_2" data-ref-filename="INTEL_DDB_PART_1_2">INTEL_DDB_PART_1_2</a> : <a class="enum" href="i915_drv.h.html#INTEL_DDB_PART_5_6" title='INTEL_DDB_PART_5_6' data-ref="INTEL_DDB_PART_5_6" data-ref-filename="INTEL_DDB_PART_5_6">INTEL_DDB_PART_5_6</a>;</td></tr>
<tr><th id="5731">5731</th><td></td></tr>
<tr><th id="5732">5732</th><td>	<a class="tu ref fn" href="#ilk_compute_wm_results" title='ilk_compute_wm_results' data-use='c' data-ref="ilk_compute_wm_results" data-ref-filename="ilk_compute_wm_results">ilk_compute_wm_results</a>(<a class="local col0 ref" href="#990dev_priv" title='dev_priv' data-ref="990dev_priv" data-ref-filename="990dev_priv">dev_priv</a>, <a class="local col3 ref" href="#993best_lp_wm" title='best_lp_wm' data-ref="993best_lp_wm" data-ref-filename="993best_lp_wm">best_lp_wm</a>, <a class="local col7 ref" href="#997partitioning" title='partitioning' data-ref="997partitioning" data-ref-filename="997partitioning">partitioning</a>, &amp;<a class="local col6 ref" href="#996results" title='results' data-ref="996results" data-ref-filename="996results">results</a>);</td></tr>
<tr><th id="5733">5733</th><td></td></tr>
<tr><th id="5734">5734</th><td>	<a class="tu ref fn" href="#ilk_write_wm_values" title='ilk_write_wm_values' data-use='c' data-ref="ilk_write_wm_values" data-ref-filename="ilk_write_wm_values">ilk_write_wm_values</a>(<a class="local col0 ref" href="#990dev_priv" title='dev_priv' data-ref="990dev_priv" data-ref-filename="990dev_priv">dev_priv</a>, &amp;<a class="local col6 ref" href="#996results" title='results' data-ref="996results" data-ref-filename="996results">results</a>);</td></tr>
<tr><th id="5735">5735</th><td>}</td></tr>
<tr><th id="5736">5736</th><td></td></tr>
<tr><th id="5737">5737</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ilk_initial_watermarks" title='ilk_initial_watermarks' data-type='void ilk_initial_watermarks(struct intel_atomic_state * state, struct intel_crtc_state * cstate)' data-ref="ilk_initial_watermarks" data-ref-filename="ilk_initial_watermarks">ilk_initial_watermarks</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col8 decl" id="998state" title='state' data-type='struct intel_atomic_state *' data-ref="998state" data-ref-filename="998state">state</dfn>,</td></tr>
<tr><th id="5738">5738</th><td>				   <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col9 decl" id="999cstate" title='cstate' data-type='struct intel_crtc_state *' data-ref="999cstate" data-ref-filename="999cstate">cstate</dfn>)</td></tr>
<tr><th id="5739">5739</th><td>{</td></tr>
<tr><th id="5740">5740</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="1000dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1000dev_priv" data-ref-filename="1000dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col9 ref" href="#999cstate" title='cstate' data-ref="999cstate" data-ref-filename="999cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="5741">5741</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col1 decl" id="1001intel_crtc" title='intel_crtc' data-type='struct intel_crtc *' data-ref="1001intel_crtc" data-ref-filename="1001intel_crtc">intel_crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(cstate-&gt;base.crtc); do { extern void __compiletime_assert_5741(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(cstate-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(cstate-&gt;base.crtc)), typeof(void))))) __compiletime_assert_5741(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col9 ref" href="#999cstate" title='cstate' data-ref="999cstate" data-ref-filename="999cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="5742">5742</th><td></td></tr>
<tr><th id="5743">5743</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_lock" title='mutex_lock' data-ref="mutex_lock" data-ref-filename="mutex_lock">mutex_lock</a>(&amp;<a class="local col0 ref" href="#1000dev_priv" title='dev_priv' data-ref="1000dev_priv" data-ref-filename="1000dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="5744">5744</th><td>	<a class="local col1 ref" href="#1001intel_crtc" title='intel_crtc' data-ref="1001intel_crtc" data-ref-filename="1001intel_crtc">intel_crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::ilk" title='intel_crtc::(anonymous struct)::(anonymous union)::ilk' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::ilk" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..ilk">ilk</a> = <a class="local col9 ref" href="#999cstate" title='cstate' data-ref="999cstate" data-ref-filename="999cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::ilk" title='intel_crtc_wm_state::(anonymous union)::ilk' data-ref="intel_crtc_wm_state::(anonymous)::ilk" data-ref-filename="intel_crtc_wm_state..(anonymous)..ilk">ilk</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::intermediate' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..intermediate">intermediate</a>;</td></tr>
<tr><th id="5745">5745</th><td>	<a class="tu ref fn" href="#ilk_program_watermarks" title='ilk_program_watermarks' data-use='c' data-ref="ilk_program_watermarks" data-ref-filename="ilk_program_watermarks">ilk_program_watermarks</a>(<a class="local col0 ref" href="#1000dev_priv" title='dev_priv' data-ref="1000dev_priv" data-ref-filename="1000dev_priv">dev_priv</a>);</td></tr>
<tr><th id="5746">5746</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_unlock" title='mutex_unlock' data-ref="mutex_unlock" data-ref-filename="mutex_unlock">mutex_unlock</a>(&amp;<a class="local col0 ref" href="#1000dev_priv" title='dev_priv' data-ref="1000dev_priv" data-ref-filename="1000dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="5747">5747</th><td>}</td></tr>
<tr><th id="5748">5748</th><td></td></tr>
<tr><th id="5749">5749</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ilk_optimize_watermarks" title='ilk_optimize_watermarks' data-type='void ilk_optimize_watermarks(struct intel_atomic_state * state, struct intel_crtc_state * cstate)' data-ref="ilk_optimize_watermarks" data-ref-filename="ilk_optimize_watermarks">ilk_optimize_watermarks</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_atomic_state" title='intel_atomic_state' data-ref="intel_atomic_state" data-ref-filename="intel_atomic_state">intel_atomic_state</a> *<dfn class="local col2 decl" id="1002state" title='state' data-type='struct intel_atomic_state *' data-ref="1002state" data-ref-filename="1002state">state</dfn>,</td></tr>
<tr><th id="5750">5750</th><td>				    <b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col3 decl" id="1003cstate" title='cstate' data-type='struct intel_crtc_state *' data-ref="1003cstate" data-ref-filename="1003cstate">cstate</dfn>)</td></tr>
<tr><th id="5751">5751</th><td>{</td></tr>
<tr><th id="5752">5752</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="1004dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1004dev_priv" data-ref-filename="1004dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col3 ref" href="#1003cstate" title='cstate' data-ref="1003cstate" data-ref-filename="1003cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="5753">5753</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col5 decl" id="1005intel_crtc" title='intel_crtc' data-type='struct intel_crtc *' data-ref="1005intel_crtc" data-ref-filename="1005intel_crtc">intel_crtc</dfn> = <a class="macro" href="intel_drv.h.html#1048" title="({ void *__mptr = (void *)(cstate-&gt;base.crtc); do { extern void __compiletime_assert_5753(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(cstate-&gt;base.crtc)), typeof(((struct intel_crtc *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(cstate-&gt;base.crtc)), typeof(void))))) __compiletime_assert_5753(); } while (0); ((struct intel_crtc *)(__mptr - __builtin_offsetof(struct intel_crtc, base))); })" data-ref="_M/to_intel_crtc">to_intel_crtc</a>(<a class="local col3 ref" href="#1003cstate" title='cstate' data-ref="1003cstate" data-ref-filename="1003cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::base" title='intel_crtc_state::base' data-ref="intel_crtc_state::base" data-ref-filename="intel_crtc_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_state::crtc" title='drm_crtc_state::crtc' data-ref="drm_crtc_state::crtc" data-ref-filename="drm_crtc_state..crtc">crtc</a>);</td></tr>
<tr><th id="5754">5754</th><td></td></tr>
<tr><th id="5755">5755</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_lock" title='mutex_lock' data-ref="mutex_lock" data-ref-filename="mutex_lock">mutex_lock</a>(&amp;<a class="local col4 ref" href="#1004dev_priv" title='dev_priv' data-ref="1004dev_priv" data-ref-filename="1004dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="5756">5756</th><td>	<b>if</b> (<a class="local col3 ref" href="#1003cstate" title='cstate' data-ref="1003cstate" data-ref-filename="1003cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::need_postvbl_update" title='intel_crtc_wm_state::need_postvbl_update' data-ref="intel_crtc_wm_state::need_postvbl_update" data-ref-filename="intel_crtc_wm_state..need_postvbl_update">need_postvbl_update</a>) {</td></tr>
<tr><th id="5757">5757</th><td>		<a class="local col5 ref" href="#1005intel_crtc" title='intel_crtc' data-ref="1005intel_crtc" data-ref-filename="1005intel_crtc">intel_crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::ilk" title='intel_crtc::(anonymous struct)::(anonymous union)::ilk' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::ilk" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..ilk">ilk</a> = <a class="local col3 ref" href="#1003cstate" title='cstate' data-ref="1003cstate" data-ref-filename="1003cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::ilk" title='intel_crtc_wm_state::(anonymous union)::ilk' data-ref="intel_crtc_wm_state::(anonymous)::ilk" data-ref-filename="intel_crtc_wm_state..(anonymous)..ilk">ilk</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="5758">5758</th><td>		<a class="tu ref fn" href="#ilk_program_watermarks" title='ilk_program_watermarks' data-use='c' data-ref="ilk_program_watermarks" data-ref-filename="ilk_program_watermarks">ilk_program_watermarks</a>(<a class="local col4 ref" href="#1004dev_priv" title='dev_priv' data-ref="1004dev_priv" data-ref-filename="1004dev_priv">dev_priv</a>);</td></tr>
<tr><th id="5759">5759</th><td>	}</td></tr>
<tr><th id="5760">5760</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_unlock" title='mutex_unlock' data-ref="mutex_unlock" data-ref-filename="mutex_unlock">mutex_unlock</a>(&amp;<a class="local col4 ref" href="#1004dev_priv" title='dev_priv' data-ref="1004dev_priv" data-ref-filename="1004dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="5761">5761</th><td>}</td></tr>
<tr><th id="5762">5762</th><td></td></tr>
<tr><th id="5763">5763</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler_types.h.html#149" title="inline __attribute__((__gnu_inline__)) __attribute__((__unused__)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="tu decl def fn" id="skl_wm_level_from_reg_val" title='skl_wm_level_from_reg_val' data-type='void skl_wm_level_from_reg_val(u32 val, struct skl_wm_level * level)' data-ref="skl_wm_level_from_reg_val" data-ref-filename="skl_wm_level_from_reg_val">skl_wm_level_from_reg_val</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="1006val" title='val' data-type='u32' data-ref="1006val" data-ref-filename="1006val">val</dfn>,</td></tr>
<tr><th id="5764">5764</th><td>					     <b>struct</b> <a class="type" href="i915_drv.h.html#skl_wm_level" title='skl_wm_level' data-ref="skl_wm_level" data-ref-filename="skl_wm_level">skl_wm_level</a> *<dfn class="local col7 decl" id="1007level" title='level' data-type='struct skl_wm_level *' data-ref="1007level" data-ref-filename="1007level">level</dfn>)</td></tr>
<tr><th id="5765">5765</th><td>{</td></tr>
<tr><th id="5766">5766</th><td>	<a class="local col7 ref" href="#1007level" title='level' data-ref="1007level" data-ref-filename="1007level">level</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_en" title='skl_wm_level::plane_en' data-ref="skl_wm_level::plane_en" data-ref-filename="skl_wm_level..plane_en">plane_en</a> = <a class="local col6 ref" href="#1006val" title='val' data-ref="1006val" data-ref-filename="1006val">val</a> &amp; <a class="macro" href="i915_reg.h.html#6081" title="(1 &lt;&lt; 31)" data-ref="_M/PLANE_WM_EN">PLANE_WM_EN</a>;</td></tr>
<tr><th id="5767">5767</th><td>	<a class="local col7 ref" href="#1007level" title='level' data-ref="1007level" data-ref-filename="1007level">level</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::ignore_lines" title='skl_wm_level::ignore_lines' data-ref="skl_wm_level::ignore_lines" data-ref-filename="skl_wm_level..ignore_lines">ignore_lines</a> = <a class="local col6 ref" href="#1006val" title='val' data-ref="1006val" data-ref-filename="1006val">val</a> &amp; <a class="macro" href="i915_reg.h.html#6082" title="(1 &lt;&lt; 30)" data-ref="_M/PLANE_WM_IGNORE_LINES">PLANE_WM_IGNORE_LINES</a>;</td></tr>
<tr><th id="5768">5768</th><td>	<a class="local col7 ref" href="#1007level" title='level' data-ref="1007level" data-ref-filename="1007level">level</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_b" title='skl_wm_level::plane_res_b' data-ref="skl_wm_level::plane_res_b" data-ref-filename="skl_wm_level..plane_res_b">plane_res_b</a> = <a class="local col6 ref" href="#1006val" title='val' data-ref="1006val" data-ref-filename="1006val">val</a> &amp; <a class="macro" href="i915_reg.h.html#6085" title="0x7ff" data-ref="_M/PLANE_WM_BLOCKS_MASK">PLANE_WM_BLOCKS_MASK</a>;</td></tr>
<tr><th id="5769">5769</th><td>	<a class="local col7 ref" href="#1007level" title='level' data-ref="1007level" data-ref-filename="1007level">level</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_wm_level::plane_res_l" title='skl_wm_level::plane_res_l' data-ref="skl_wm_level::plane_res_l" data-ref-filename="skl_wm_level..plane_res_l">plane_res_l</a> = (<a class="local col6 ref" href="#1006val" title='val' data-ref="1006val" data-ref-filename="1006val">val</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#6083" title="14" data-ref="_M/PLANE_WM_LINES_SHIFT">PLANE_WM_LINES_SHIFT</a>) &amp;</td></tr>
<tr><th id="5770">5770</th><td>		<a class="macro" href="i915_reg.h.html#6084" title="0x1f" data-ref="_M/PLANE_WM_LINES_MASK">PLANE_WM_LINES_MASK</a>;</td></tr>
<tr><th id="5771">5771</th><td>}</td></tr>
<tr><th id="5772">5772</th><td></td></tr>
<tr><th id="5773">5773</th><td><em>void</em> <dfn class="decl def fn" id="skl_pipe_wm_get_hw_state" title='skl_pipe_wm_get_hw_state' data-ref="skl_pipe_wm_get_hw_state" data-ref-filename="skl_pipe_wm_get_hw_state">skl_pipe_wm_get_hw_state</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col8 decl" id="1008crtc" title='crtc' data-type='struct intel_crtc *' data-ref="1008crtc" data-ref-filename="1008crtc">crtc</dfn>,</td></tr>
<tr><th id="5774">5774</th><td>			      <b>struct</b> <a class="type" href="intel_drv.h.html#skl_pipe_wm" title='skl_pipe_wm' data-ref="skl_pipe_wm" data-ref-filename="skl_pipe_wm">skl_pipe_wm</a> *<dfn class="local col9 decl" id="1009out" title='out' data-type='struct skl_pipe_wm *' data-ref="1009out" data-ref-filename="1009out">out</dfn>)</td></tr>
<tr><th id="5775">5775</th><td>{</td></tr>
<tr><th id="5776">5776</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="1010dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1010dev_priv" data-ref-filename="1010dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col8 ref" href="#1008crtc" title='crtc' data-ref="1008crtc" data-ref-filename="1008crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="5777">5777</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col1 decl" id="1011pipe" title='pipe' data-type='enum pipe' data-ref="1011pipe" data-ref-filename="1011pipe">pipe</dfn> = <a class="local col8 ref" href="#1008crtc" title='crtc' data-ref="1008crtc" data-ref-filename="1008crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::pipe" title='intel_crtc::pipe' data-ref="intel_crtc::pipe" data-ref-filename="intel_crtc..pipe">pipe</a>;</td></tr>
<tr><th id="5778">5778</th><td>	<em>int</em> <dfn class="local col2 decl" id="1012level" title='level' data-type='int' data-ref="1012level" data-ref-filename="1012level">level</dfn>, <dfn class="local col3 decl" id="1013max_level" title='max_level' data-type='int' data-ref="1013max_level" data-ref-filename="1013max_level">max_level</dfn>;</td></tr>
<tr><th id="5779">5779</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col4 decl" id="1014plane_id" title='plane_id' data-type='enum plane_id' data-ref="1014plane_id" data-ref-filename="1014plane_id">plane_id</dfn>;</td></tr>
<tr><th id="5780">5780</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="1015val" title='val' data-type='u32' data-ref="1015val" data-ref-filename="1015val">val</dfn>;</td></tr>
<tr><th id="5781">5781</th><td></td></tr>
<tr><th id="5782">5782</th><td>	<a class="local col3 ref" href="#1013max_level" title='max_level' data-ref="1013max_level" data-ref-filename="1013max_level">max_level</a> = <a class="ref fn" href="#ilk_wm_max_level" title='ilk_wm_max_level' data-ref="ilk_wm_max_level" data-ref-filename="ilk_wm_max_level">ilk_wm_max_level</a>(<a class="local col0 ref" href="#1010dev_priv" title='dev_priv' data-ref="1010dev_priv" data-ref-filename="1010dev_priv">dev_priv</a>);</td></tr>
<tr><th id="5783">5783</th><td></td></tr>
<tr><th id="5784">5784</th><td>	<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col8 ref" href="#1008crtc" title='crtc' data-ref="1008crtc" data-ref-filename="1008crtc">crtc</a>, <a class="local col4 ref" href="#1014plane_id" title='plane_id' data-ref="1014plane_id" data-ref-filename="1014plane_id">plane_id</a>) {</td></tr>
<tr><th id="5785">5785</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#skl_plane_wm" title='skl_plane_wm' data-ref="skl_plane_wm" data-ref-filename="skl_plane_wm">skl_plane_wm</a> *<dfn class="local col6 decl" id="1016wm" title='wm' data-type='struct skl_plane_wm *' data-ref="1016wm" data-ref-filename="1016wm">wm</dfn> = &amp;<a class="local col9 ref" href="#1009out" title='out' data-ref="1009out" data-ref-filename="1009out">out</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::planes" title='skl_pipe_wm::planes' data-ref="skl_pipe_wm::planes" data-ref-filename="skl_pipe_wm..planes">planes</a>[<a class="local col4 ref" href="#1014plane_id" title='plane_id' data-ref="1014plane_id" data-ref-filename="1014plane_id">plane_id</a>];</td></tr>
<tr><th id="5786">5786</th><td></td></tr>
<tr><th id="5787">5787</th><td>		<b>for</b> (<a class="local col2 ref" href="#1012level" title='level' data-ref="1012level" data-ref-filename="1012level">level</a> = <var>0</var>; <a class="local col2 ref" href="#1012level" title='level' data-ref="1012level" data-ref-filename="1012level">level</a> &lt;= <a class="local col3 ref" href="#1013max_level" title='max_level' data-ref="1013max_level" data-ref-filename="1013max_level">max_level</a>; <a class="local col2 ref" href="#1012level" title='level' data-ref="1012level" data-ref-filename="1012level">level</a>++) {</td></tr>
<tr><th id="5788">5788</th><td>			<b>if</b> (<a class="local col4 ref" href="#1014plane_id" title='plane_id' data-ref="1014plane_id" data-ref-filename="1014plane_id">plane_id</a> != <a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>)</td></tr>
<tr><th id="5789">5789</th><td>				<a class="local col5 ref" href="#1015val" title='val' data-ref="1015val" data-ref-filename="1015val">val</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((((0x70240) + (pipe) * ((0x71240) - (0x70240)))) + (plane_id) * ((((0x70340) + (pipe) * ((0x71340) - (0x70340)))) - (((0x70240) + (pipe) * ((0x71240) - (0x70240)))))) + ((4) * (level))) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6095" title="((const i915_reg_t){ .reg = (((((0x70240) + (pipe) * ((0x71240) - (0x70240)))) + (plane_id) * ((((0x70340) + (pipe) * ((0x71340) - (0x70340)))) - (((0x70240) + (pipe) * ((0x71240) - (0x70240)))))) + ((4) * (level))) })" data-ref="_M/PLANE_WM">PLANE_WM</a>(<a class="local col1 ref" href="#1011pipe" title='pipe' data-ref="1011pipe" data-ref-filename="1011pipe">pipe</a>, <a class="local col4 ref" href="#1014plane_id" title='plane_id' data-ref="1014plane_id" data-ref-filename="1014plane_id">plane_id</a>, <a class="local col2 ref" href="#1012level" title='level' data-ref="1012level" data-ref-filename="1012level">level</a>));</td></tr>
<tr><th id="5790">5790</th><td>			<b>else</b></td></tr>
<tr><th id="5791">5791</th><td>				<a class="local col5 ref" href="#1015val" title='val' data-ref="1015val" data-ref-filename="1015val">val</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x70140) + (pipe) * ((0x71140) - (0x70140))) + ((4) * (level))) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6088" title="((const i915_reg_t){ .reg = (((0x70140) + (pipe) * ((0x71140) - (0x70140))) + ((4) * (level))) })" data-ref="_M/CUR_WM">CUR_WM</a>(<a class="local col1 ref" href="#1011pipe" title='pipe' data-ref="1011pipe" data-ref-filename="1011pipe">pipe</a>, <a class="local col2 ref" href="#1012level" title='level' data-ref="1012level" data-ref-filename="1012level">level</a>));</td></tr>
<tr><th id="5792">5792</th><td></td></tr>
<tr><th id="5793">5793</th><td>			<a class="tu ref fn" href="#skl_wm_level_from_reg_val" title='skl_wm_level_from_reg_val' data-use='c' data-ref="skl_wm_level_from_reg_val" data-ref-filename="skl_wm_level_from_reg_val">skl_wm_level_from_reg_val</a>(<a class="local col5 ref" href="#1015val" title='val' data-ref="1015val" data-ref-filename="1015val">val</a>, &amp;<a class="local col6 ref" href="#1016wm" title='wm' data-ref="1016wm" data-ref-filename="1016wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::wm" title='skl_plane_wm::wm' data-ref="skl_plane_wm::wm" data-ref-filename="skl_plane_wm..wm">wm</a>[<a class="local col2 ref" href="#1012level" title='level' data-ref="1012level" data-ref-filename="1012level">level</a>]);</td></tr>
<tr><th id="5794">5794</th><td>		}</td></tr>
<tr><th id="5795">5795</th><td></td></tr>
<tr><th id="5796">5796</th><td>		<b>if</b> (<a class="local col4 ref" href="#1014plane_id" title='plane_id' data-ref="1014plane_id" data-ref-filename="1014plane_id">plane_id</a> != <a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>)</td></tr>
<tr><th id="5797">5797</th><td>			<a class="local col5 ref" href="#1015val" title='val' data-ref="1015val" data-ref-filename="1015val">val</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((((0x70268) + (pipe) * ((0x71268) - (0x70268)))) + (plane_id) * ((((0x70368) + (pipe) * ((0x71368) - (0x70368)))) - (((0x70268) + (pipe) * ((0x71268) - (0x70268))))))) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6101" title="((const i915_reg_t){ .reg = (((((0x70268) + (pipe) * ((0x71268) - (0x70268)))) + (plane_id) * ((((0x70368) + (pipe) * ((0x71368) - (0x70368)))) - (((0x70268) + (pipe) * ((0x71268) - (0x70268))))))) })" data-ref="_M/PLANE_WM_TRANS">PLANE_WM_TRANS</a>(<a class="local col1 ref" href="#1011pipe" title='pipe' data-ref="1011pipe" data-ref-filename="1011pipe">pipe</a>, <a class="local col4 ref" href="#1014plane_id" title='plane_id' data-ref="1014plane_id" data-ref-filename="1014plane_id">plane_id</a>));</td></tr>
<tr><th id="5798">5798</th><td>		<b>else</b></td></tr>
<tr><th id="5799">5799</th><td>			<a class="local col5 ref" href="#1015val" title='val' data-ref="1015val" data-ref-filename="1015val">val</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x70168) + (pipe) * ((0x71168) - (0x70168)))) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6089" title="((const i915_reg_t){ .reg = (((0x70168) + (pipe) * ((0x71168) - (0x70168)))) })" data-ref="_M/CUR_WM_TRANS">CUR_WM_TRANS</a>(<a class="local col1 ref" href="#1011pipe" title='pipe' data-ref="1011pipe" data-ref-filename="1011pipe">pipe</a>));</td></tr>
<tr><th id="5800">5800</th><td></td></tr>
<tr><th id="5801">5801</th><td>		<a class="tu ref fn" href="#skl_wm_level_from_reg_val" title='skl_wm_level_from_reg_val' data-use='c' data-ref="skl_wm_level_from_reg_val" data-ref-filename="skl_wm_level_from_reg_val">skl_wm_level_from_reg_val</a>(<a class="local col5 ref" href="#1015val" title='val' data-ref="1015val" data-ref-filename="1015val">val</a>, &amp;<a class="local col6 ref" href="#1016wm" title='wm' data-ref="1016wm" data-ref-filename="1016wm">wm</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_plane_wm::trans_wm" title='skl_plane_wm::trans_wm' data-ref="skl_plane_wm::trans_wm" data-ref-filename="skl_plane_wm..trans_wm">trans_wm</a>);</td></tr>
<tr><th id="5802">5802</th><td>	}</td></tr>
<tr><th id="5803">5803</th><td></td></tr>
<tr><th id="5804">5804</th><td>	<b>if</b> (!<a class="local col8 ref" href="#1008crtc" title='crtc' data-ref="1008crtc" data-ref-filename="1008crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::active" title='intel_crtc::active' data-ref="intel_crtc::active" data-ref-filename="intel_crtc..active">active</a>)</td></tr>
<tr><th id="5805">5805</th><td>		<b>return</b>;</td></tr>
<tr><th id="5806">5806</th><td></td></tr>
<tr><th id="5807">5807</th><td>	<a class="local col9 ref" href="#1009out" title='out' data-ref="1009out" data-ref-filename="1009out">out</a>-&gt;<a class="ref field" href="intel_drv.h.html#skl_pipe_wm::linetime" title='skl_pipe_wm::linetime' data-ref="skl_pipe_wm::linetime" data-ref-filename="skl_pipe_wm..linetime">linetime</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x45270) + (pipe) * ((0x45274) - (0x45270)))) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#10010" title="((const i915_reg_t){ .reg = (((0x45270) + (pipe) * ((0x45274) - (0x45270)))) })" data-ref="_M/PIPE_WM_LINETIME">PIPE_WM_LINETIME</a>(<a class="local col1 ref" href="#1011pipe" title='pipe' data-ref="1011pipe" data-ref-filename="1011pipe">pipe</a>));</td></tr>
<tr><th id="5808">5808</th><td>}</td></tr>
<tr><th id="5809">5809</th><td></td></tr>
<tr><th id="5810">5810</th><td><em>void</em> <dfn class="decl def fn" id="skl_wm_get_hw_state" title='skl_wm_get_hw_state' data-ref="skl_wm_get_hw_state" data-ref-filename="skl_wm_get_hw_state">skl_wm_get_hw_state</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="1017dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1017dev_priv" data-ref-filename="1017dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="5811">5811</th><td>{</td></tr>
<tr><th id="5812">5812</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_values" title='skl_ddb_values' data-ref="skl_ddb_values" data-ref-filename="skl_ddb_values">skl_ddb_values</a> *<dfn class="local col8 decl" id="1018hw" title='hw' data-type='struct skl_ddb_values *' data-ref="1018hw" data-ref-filename="1018hw">hw</dfn> = &amp;<a class="local col7 ref" href="#1017dev_priv" title='dev_priv' data-ref="1017dev_priv" data-ref-filename="1017dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymousstruct)::(anonymous)::skl_hw" title='drm_i915_private::(anonymous struct)::(anonymous union)::skl_hw' data-ref="drm_i915_private::(anonymousstruct)::(anonymous)::skl_hw" data-ref-filename="drm_i915_private..(anonymousstruct)..(anonymous)..skl_hw">skl_hw</a>;</td></tr>
<tr><th id="5813">5813</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#skl_ddb_allocation" title='skl_ddb_allocation' data-ref="skl_ddb_allocation" data-ref-filename="skl_ddb_allocation">skl_ddb_allocation</a> *<dfn class="local col9 decl" id="1019ddb" title='ddb' data-type='struct skl_ddb_allocation *' data-ref="1019ddb" data-ref-filename="1019ddb">ddb</dfn> = &amp;<a class="local col7 ref" href="#1017dev_priv" title='dev_priv' data-ref="1017dev_priv" data-ref-filename="1017dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymousstruct)::(anonymous)::skl_hw" title='drm_i915_private::(anonymous struct)::(anonymous union)::skl_hw' data-ref="drm_i915_private::(anonymousstruct)::(anonymous)::skl_hw" data-ref-filename="drm_i915_private..(anonymousstruct)..(anonymous)..skl_hw">skl_hw</a>.<a class="ref field" href="i915_drv.h.html#skl_ddb_values::ddb" title='skl_ddb_values::ddb' data-ref="skl_ddb_values::ddb" data-ref-filename="skl_ddb_values..ddb">ddb</a>;</td></tr>
<tr><th id="5814">5814</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col0 decl" id="1020crtc" title='crtc' data-type='struct intel_crtc *' data-ref="1020crtc" data-ref-filename="1020crtc">crtc</dfn>;</td></tr>
<tr><th id="5815">5815</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col1 decl" id="1021cstate" title='cstate' data-type='struct intel_crtc_state *' data-ref="1021cstate" data-ref-filename="1021cstate">cstate</dfn>;</td></tr>
<tr><th id="5816">5816</th><td></td></tr>
<tr><th id="5817">5817</th><td>	<a class="ref fn" href="#skl_ddb_get_hw_state" title='skl_ddb_get_hw_state' data-ref="skl_ddb_get_hw_state" data-ref-filename="skl_ddb_get_hw_state">skl_ddb_get_hw_state</a>(<a class="local col7 ref" href="#1017dev_priv" title='dev_priv' data-ref="1017dev_priv" data-ref-filename="1017dev_priv">dev_priv</a>, <a class="local col9 ref" href="#1019ddb" title='ddb' data-ref="1019ddb" data-ref-filename="1019ddb">ddb</a>);</td></tr>
<tr><th id="5818">5818</th><td>	<a class="macro" href="display/intel_display.h.html#278" title="for (crtc = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next); do { extern void __compiletime_assert_5818(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(((typeof(*crtc) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(void))))) __compiletime_assert_5818(); } while (0); ((typeof(*crtc) *)(__mptr - __builtin_offsetof(typeof(*crtc), base.head))); }); &amp;crtc-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list); crtc = ({ void *__mptr = (void *)((crtc)-&gt;base.head.next); do { extern void __compiletime_assert_5818(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(((typeof(*(crtc)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_5818(); } while (0); ((typeof(*(crtc)) *)(__mptr - __builtin_offsetof(typeof(*(crtc)), base.head))); }))" data-ref="_M/for_each_intel_crtc">for_each_intel_crtc</a>(&amp;<a class="local col7 ref" href="#1017dev_priv" title='dev_priv' data-ref="1017dev_priv" data-ref-filename="1017dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col0 ref" href="#1020crtc" title='crtc' data-ref="1020crtc" data-ref-filename="1020crtc">crtc</a>) {</td></tr>
<tr><th id="5819">5819</th><td>		<a class="local col1 ref" href="#1021cstate" title='cstate' data-ref="1021cstate" data-ref-filename="1021cstate">cstate</a> = <a class="macro" href="intel_drv.h.html#1049" title="({ void *__mptr = (void *)(crtc-&gt;base.state); do { extern void __compiletime_assert_5819(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc-&gt;base.state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc-&gt;base.state)), typeof(void))))) __compiletime_assert_5819(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); })" data-ref="_M/to_intel_crtc_state">to_intel_crtc_state</a>(<a class="local col0 ref" href="#1020crtc" title='crtc' data-ref="1020crtc" data-ref-filename="1020crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::state" title='drm_crtc::state' data-ref="drm_crtc::state" data-ref-filename="drm_crtc..state">state</a>);</td></tr>
<tr><th id="5820">5820</th><td></td></tr>
<tr><th id="5821">5821</th><td>		<a class="ref fn" href="#skl_pipe_wm_get_hw_state" title='skl_pipe_wm_get_hw_state' data-ref="skl_pipe_wm_get_hw_state" data-ref-filename="skl_pipe_wm_get_hw_state">skl_pipe_wm_get_hw_state</a>(<a class="local col0 ref" href="#1020crtc" title='crtc' data-ref="1020crtc" data-ref-filename="1020crtc">crtc</a>, &amp;<a class="local col1 ref" href="#1021cstate" title='cstate' data-ref="1021cstate" data-ref-filename="1021cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::skl" title='intel_crtc_wm_state::(anonymous union)::skl' data-ref="intel_crtc_wm_state::(anonymous)::skl" data-ref-filename="intel_crtc_wm_state..(anonymous)..skl">skl</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>);</td></tr>
<tr><th id="5822">5822</th><td></td></tr>
<tr><th id="5823">5823</th><td>		<b>if</b> (<a class="local col0 ref" href="#1020crtc" title='crtc' data-ref="1020crtc" data-ref-filename="1020crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::active" title='intel_crtc::active' data-ref="intel_crtc::active" data-ref-filename="intel_crtc..active">active</a>)</td></tr>
<tr><th id="5824">5824</th><td>			<a class="local col8 ref" href="#1018hw" title='hw' data-ref="1018hw" data-ref-filename="1018hw">hw</a>-&gt;<a class="ref field" href="i915_drv.h.html#skl_ddb_values::dirty_pipes" title='skl_ddb_values::dirty_pipes' data-ref="skl_ddb_values::dirty_pipes" data-ref-filename="skl_ddb_values..dirty_pipes">dirty_pipes</a> |= <a class="ref fn" href="../../../../include/drm/drm_crtc.h.html#drm_crtc_mask" title='drm_crtc_mask' data-ref="drm_crtc_mask" data-ref-filename="drm_crtc_mask">drm_crtc_mask</a>(&amp;<a class="local col0 ref" href="#1020crtc" title='crtc' data-ref="1020crtc" data-ref-filename="1020crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>);</td></tr>
<tr><th id="5825">5825</th><td>	}</td></tr>
<tr><th id="5826">5826</th><td></td></tr>
<tr><th id="5827">5827</th><td>	<b>if</b> (<a class="local col7 ref" href="#1017dev_priv" title='dev_priv' data-ref="1017dev_priv" data-ref-filename="1017dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::active_crtcs" title='drm_i915_private::active_crtcs' data-ref="drm_i915_private::active_crtcs" data-ref-filename="drm_i915_private..active_crtcs">active_crtcs</a>) {</td></tr>
<tr><th id="5828">5828</th><td>		<i>/* Fully recompute DDB on first atomic commit */</i></td></tr>
<tr><th id="5829">5829</th><td>		<a class="local col7 ref" href="#1017dev_priv" title='dev_priv' data-ref="1017dev_priv" data-ref-filename="1017dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::distrust_bios_wm" title='drm_i915_private::(anonymous struct)::distrust_bios_wm' data-ref="drm_i915_private::(anonymous)::distrust_bios_wm" data-ref-filename="drm_i915_private..(anonymous)..distrust_bios_wm">distrust_bios_wm</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="5830">5830</th><td>	}</td></tr>
<tr><th id="5831">5831</th><td>}</td></tr>
<tr><th id="5832">5832</th><td></td></tr>
<tr><th id="5833">5833</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ilk_pipe_wm_get_hw_state" title='ilk_pipe_wm_get_hw_state' data-type='void ilk_pipe_wm_get_hw_state(struct intel_crtc * crtc)' data-ref="ilk_pipe_wm_get_hw_state" data-ref-filename="ilk_pipe_wm_get_hw_state">ilk_pipe_wm_get_hw_state</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col2 decl" id="1022crtc" title='crtc' data-type='struct intel_crtc *' data-ref="1022crtc" data-ref-filename="1022crtc">crtc</dfn>)</td></tr>
<tr><th id="5834">5834</th><td>{</td></tr>
<tr><th id="5835">5835</th><td>	<b>struct</b> <a class="type" href="../../../../include/drm/drm_device.h.html#drm_device" title='drm_device' data-ref="drm_device" data-ref-filename="drm_device">drm_device</a> *<dfn class="local col3 decl" id="1023dev" title='dev' data-type='struct drm_device *' data-ref="1023dev" data-ref-filename="1023dev">dev</dfn> = <a class="local col2 ref" href="#1022crtc" title='crtc' data-ref="1022crtc" data-ref-filename="1022crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>;</td></tr>
<tr><th id="5836">5836</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="1024dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1024dev_priv" data-ref-filename="1024dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col3 ref" href="#1023dev" title='dev' data-ref="1023dev" data-ref-filename="1023dev">dev</a>);</td></tr>
<tr><th id="5837">5837</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#ilk_wm_values" title='ilk_wm_values' data-ref="ilk_wm_values" data-ref-filename="ilk_wm_values">ilk_wm_values</a> *<dfn class="local col5 decl" id="1025hw" title='hw' data-type='struct ilk_wm_values *' data-ref="1025hw" data-ref-filename="1025hw">hw</dfn> = &amp;<a class="local col4 ref" href="#1024dev_priv" title='dev_priv' data-ref="1024dev_priv" data-ref-filename="1024dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymousstruct)::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::(anonymous union)::hw' data-ref="drm_i915_private::(anonymousstruct)::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymousstruct)..(anonymous)..hw">hw</a>;</td></tr>
<tr><th id="5838">5838</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col6 decl" id="1026cstate" title='cstate' data-type='struct intel_crtc_state *' data-ref="1026cstate" data-ref-filename="1026cstate">cstate</dfn> = <a class="macro" href="intel_drv.h.html#1049" title="({ void *__mptr = (void *)(crtc-&gt;base.state); do { extern void __compiletime_assert_5838(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc-&gt;base.state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc-&gt;base.state)), typeof(void))))) __compiletime_assert_5838(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); })" data-ref="_M/to_intel_crtc_state">to_intel_crtc_state</a>(<a class="local col2 ref" href="#1022crtc" title='crtc' data-ref="1022crtc" data-ref-filename="1022crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::state" title='drm_crtc::state' data-ref="drm_crtc::state" data-ref-filename="drm_crtc..state">state</a>);</td></tr>
<tr><th id="5839">5839</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_pipe_wm" title='intel_pipe_wm' data-ref="intel_pipe_wm" data-ref-filename="intel_pipe_wm">intel_pipe_wm</a> *<dfn class="local col7 decl" id="1027active" title='active' data-type='struct intel_pipe_wm *' data-ref="1027active" data-ref-filename="1027active">active</dfn> = &amp;<a class="local col6 ref" href="#1026cstate" title='cstate' data-ref="1026cstate" data-ref-filename="1026cstate">cstate</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::ilk" title='intel_crtc_wm_state::(anonymous union)::ilk' data-ref="intel_crtc_wm_state::(anonymous)::ilk" data-ref-filename="intel_crtc_wm_state..(anonymous)..ilk">ilk</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="5840">5840</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col8 decl" id="1028pipe" title='pipe' data-type='enum pipe' data-ref="1028pipe" data-ref-filename="1028pipe">pipe</dfn> = <a class="local col2 ref" href="#1022crtc" title='crtc' data-ref="1022crtc" data-ref-filename="1022crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::pipe" title='intel_crtc::pipe' data-ref="intel_crtc::pipe" data-ref-filename="intel_crtc..pipe">pipe</a>;</td></tr>
<tr><th id="5841">5841</th><td>	<em>static</em> <em>const</em> <a class="typedef" href="i915_reg.h.html#i915_reg_t" title='i915_reg_t' data-type='struct i915_reg_t' data-ref="i915_reg_t" data-ref-filename="i915_reg_t">i915_reg_t</a> <dfn class="local col9 decl" id="1029wm0_pipe_reg" title='wm0_pipe_reg' data-type='const i915_reg_t [3]' data-ref="1029wm0_pipe_reg" data-ref-filename="1029wm0_pipe_reg">wm0_pipe_reg</dfn>[] = {</td></tr>
<tr><th id="5842">5842</th><td>		[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>] = <a class="macro" href="i915_reg.h.html#6105" title="((const i915_reg_t){ .reg = (0x45100) })" data-ref="_M/WM0_PIPEA_ILK">WM0_PIPEA_ILK</a>,</td></tr>
<tr><th id="5843">5843</th><td>		[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>] = <a class="macro" href="i915_reg.h.html#6112" title="((const i915_reg_t){ .reg = (0x45104) })" data-ref="_M/WM0_PIPEB_ILK">WM0_PIPEB_ILK</a>,</td></tr>
<tr><th id="5844">5844</th><td>		[<a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>] = <a class="macro" href="i915_reg.h.html#6113" title="((const i915_reg_t){ .reg = (0x45200) })" data-ref="_M/WM0_PIPEC_IVB">WM0_PIPEC_IVB</a>,</td></tr>
<tr><th id="5845">5845</th><td>	};</td></tr>
<tr><th id="5846">5846</th><td></td></tr>
<tr><th id="5847">5847</th><td>	<a class="local col5 ref" href="#1025hw" title='hw' data-ref="1025hw" data-ref-filename="1025hw">hw</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_pipe" title='ilk_wm_values::wm_pipe' data-ref="ilk_wm_values::wm_pipe" data-ref-filename="ilk_wm_values..wm_pipe">wm_pipe</a>[<a class="local col8 ref" href="#1028pipe" title='pipe' data-ref="1028pipe" data-ref-filename="1028pipe">pipe</a>] = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (wm0_pipe_reg[pipe]))" data-ref="_M/I915_READ">I915_READ</a>(<a class="local col9 ref" href="#1029wm0_pipe_reg" title='wm0_pipe_reg' data-ref="1029wm0_pipe_reg" data-ref-filename="1029wm0_pipe_reg">wm0_pipe_reg</a>[<a class="local col8 ref" href="#1028pipe" title='pipe' data-ref="1028pipe" data-ref-filename="1028pipe">pipe</a>]);</td></tr>
<tr><th id="5848">5848</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2120" title="IS_PLATFORM(dev_priv, INTEL_HASWELL)" data-ref="_M/IS_HASWELL">IS_HASWELL</a>(<a class="local col4 ref" href="#1024dev_priv" title='dev_priv' data-ref="1024dev_priv" data-ref-filename="1024dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col4 ref" href="#1024dev_priv" title='dev_priv' data-ref="1024dev_priv" data-ref-filename="1024dev_priv">dev_priv</a>))</td></tr>
<tr><th id="5849">5849</th><td>		<a class="local col5 ref" href="#1025hw" title='hw' data-ref="1025hw" data-ref-filename="1025hw">hw</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_linetime" title='ilk_wm_values::wm_linetime' data-ref="ilk_wm_values::wm_linetime" data-ref-filename="ilk_wm_values..wm_linetime">wm_linetime</a>[<a class="local col8 ref" href="#1028pipe" title='pipe' data-ref="1028pipe" data-ref-filename="1028pipe">pipe</a>] = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x45270) + (pipe) * ((0x45274) - (0x45270)))) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#10010" title="((const i915_reg_t){ .reg = (((0x45270) + (pipe) * ((0x45274) - (0x45270)))) })" data-ref="_M/PIPE_WM_LINETIME">PIPE_WM_LINETIME</a>(<a class="local col8 ref" href="#1028pipe" title='pipe' data-ref="1028pipe" data-ref-filename="1028pipe">pipe</a>));</td></tr>
<tr><th id="5850">5850</th><td></td></tr>
<tr><th id="5851">5851</th><td>	<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memset" title='memset' data-ref="memset" data-ref-filename="memset">memset</a>(<a class="local col7 ref" href="#1027active" title='active' data-ref="1027active" data-ref-filename="1027active">active</a>, <var>0</var>, <b>sizeof</b>(*<a class="local col7 ref" href="#1027active" title='active' data-ref="1027active" data-ref-filename="1027active">active</a>));</td></tr>
<tr><th id="5852">5852</th><td></td></tr>
<tr><th id="5853">5853</th><td>	<a class="local col7 ref" href="#1027active" title='active' data-ref="1027active" data-ref-filename="1027active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::pipe_enabled" title='intel_pipe_wm::pipe_enabled' data-ref="intel_pipe_wm::pipe_enabled" data-ref-filename="intel_pipe_wm..pipe_enabled">pipe_enabled</a> = <a class="local col2 ref" href="#1022crtc" title='crtc' data-ref="1022crtc" data-ref-filename="1022crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::active" title='intel_crtc::active' data-ref="intel_crtc::active" data-ref-filename="intel_crtc..active">active</a>;</td></tr>
<tr><th id="5854">5854</th><td></td></tr>
<tr><th id="5855">5855</th><td>	<b>if</b> (<a class="local col7 ref" href="#1027active" title='active' data-ref="1027active" data-ref-filename="1027active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::pipe_enabled" title='intel_pipe_wm::pipe_enabled' data-ref="intel_pipe_wm::pipe_enabled" data-ref-filename="intel_pipe_wm..pipe_enabled">pipe_enabled</a>) {</td></tr>
<tr><th id="5856">5856</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="1030tmp" title='tmp' data-type='u32' data-ref="1030tmp" data-ref-filename="1030tmp">tmp</dfn> = <a class="local col5 ref" href="#1025hw" title='hw' data-ref="1025hw" data-ref-filename="1025hw">hw</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_pipe" title='ilk_wm_values::wm_pipe' data-ref="ilk_wm_values::wm_pipe" data-ref-filename="ilk_wm_values..wm_pipe">wm_pipe</a>[<a class="local col8 ref" href="#1028pipe" title='pipe' data-ref="1028pipe" data-ref-filename="1028pipe">pipe</a>];</td></tr>
<tr><th id="5857">5857</th><td></td></tr>
<tr><th id="5858">5858</th><td>		<i>/*</i></td></tr>
<tr><th id="5859">5859</th><td><i>		 * For active pipes LP0 watermark is marked as</i></td></tr>
<tr><th id="5860">5860</th><td><i>		 * enabled, and LP1+ watermaks as disabled since</i></td></tr>
<tr><th id="5861">5861</th><td><i>		 * we can't really reverse compute them in case</i></td></tr>
<tr><th id="5862">5862</th><td><i>		 * multiple pipes are active.</i></td></tr>
<tr><th id="5863">5863</th><td><i>		 */</i></td></tr>
<tr><th id="5864">5864</th><td>		<a class="local col7 ref" href="#1027active" title='active' data-ref="1027active" data-ref-filename="1027active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="5865">5865</th><td>		<a class="local col7 ref" href="#1027active" title='active' data-ref="1027active" data-ref-filename="1027active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#intel_wm_level::pri_val" title='intel_wm_level::pri_val' data-ref="intel_wm_level::pri_val" data-ref-filename="intel_wm_level..pri_val">pri_val</a> = (<a class="local col0 ref" href="#1030tmp" title='tmp' data-ref="1030tmp" data-ref-filename="1030tmp">tmp</a> &amp; <a class="macro" href="i915_reg.h.html#6106" title="(0xffff &lt;&lt; 16)" data-ref="_M/WM0_PIPE_PLANE_MASK">WM0_PIPE_PLANE_MASK</a>) &gt;&gt; <a class="macro" href="i915_reg.h.html#6107" title="16" data-ref="_M/WM0_PIPE_PLANE_SHIFT">WM0_PIPE_PLANE_SHIFT</a>;</td></tr>
<tr><th id="5866">5866</th><td>		<a class="local col7 ref" href="#1027active" title='active' data-ref="1027active" data-ref-filename="1027active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#intel_wm_level::spr_val" title='intel_wm_level::spr_val' data-ref="intel_wm_level::spr_val" data-ref-filename="intel_wm_level..spr_val">spr_val</a> = (<a class="local col0 ref" href="#1030tmp" title='tmp' data-ref="1030tmp" data-ref-filename="1030tmp">tmp</a> &amp; <a class="macro" href="i915_reg.h.html#6108" title="(0xff &lt;&lt; 8)" data-ref="_M/WM0_PIPE_SPRITE_MASK">WM0_PIPE_SPRITE_MASK</a>) &gt;&gt; <a class="macro" href="i915_reg.h.html#6109" title="8" data-ref="_M/WM0_PIPE_SPRITE_SHIFT">WM0_PIPE_SPRITE_SHIFT</a>;</td></tr>
<tr><th id="5867">5867</th><td>		<a class="local col7 ref" href="#1027active" title='active' data-ref="1027active" data-ref-filename="1027active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>[<var>0</var>].<a class="ref field" href="i915_drv.h.html#intel_wm_level::cur_val" title='intel_wm_level::cur_val' data-ref="intel_wm_level::cur_val" data-ref-filename="intel_wm_level..cur_val">cur_val</a> = <a class="local col0 ref" href="#1030tmp" title='tmp' data-ref="1030tmp" data-ref-filename="1030tmp">tmp</a> &amp; <a class="macro" href="i915_reg.h.html#6110" title="(0xff)" data-ref="_M/WM0_PIPE_CURSOR_MASK">WM0_PIPE_CURSOR_MASK</a>;</td></tr>
<tr><th id="5868">5868</th><td>		<a class="local col7 ref" href="#1027active" title='active' data-ref="1027active" data-ref-filename="1027active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::linetime" title='intel_pipe_wm::linetime' data-ref="intel_pipe_wm::linetime" data-ref-filename="intel_pipe_wm..linetime">linetime</a> = <a class="local col5 ref" href="#1025hw" title='hw' data-ref="1025hw" data-ref-filename="1025hw">hw</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_linetime" title='ilk_wm_values::wm_linetime' data-ref="ilk_wm_values::wm_linetime" data-ref-filename="ilk_wm_values..wm_linetime">wm_linetime</a>[<a class="local col8 ref" href="#1028pipe" title='pipe' data-ref="1028pipe" data-ref-filename="1028pipe">pipe</a>];</td></tr>
<tr><th id="5869">5869</th><td>	} <b>else</b> {</td></tr>
<tr><th id="5870">5870</th><td>		<em>int</em> <dfn class="local col1 decl" id="1031level" title='level' data-type='int' data-ref="1031level" data-ref-filename="1031level">level</dfn>, <dfn class="local col2 decl" id="1032max_level" title='max_level' data-type='int' data-ref="1032max_level" data-ref-filename="1032max_level">max_level</dfn> = <a class="ref fn" href="#ilk_wm_max_level" title='ilk_wm_max_level' data-ref="ilk_wm_max_level" data-ref-filename="ilk_wm_max_level">ilk_wm_max_level</a>(<a class="local col4 ref" href="#1024dev_priv" title='dev_priv' data-ref="1024dev_priv" data-ref-filename="1024dev_priv">dev_priv</a>);</td></tr>
<tr><th id="5871">5871</th><td></td></tr>
<tr><th id="5872">5872</th><td>		<i>/*</i></td></tr>
<tr><th id="5873">5873</th><td><i>		 * For inactive pipes, all watermark levels</i></td></tr>
<tr><th id="5874">5874</th><td><i>		 * should be marked as enabled but zeroed,</i></td></tr>
<tr><th id="5875">5875</th><td><i>		 * which is what we'd compute them to.</i></td></tr>
<tr><th id="5876">5876</th><td><i>		 */</i></td></tr>
<tr><th id="5877">5877</th><td>		<b>for</b> (<a class="local col1 ref" href="#1031level" title='level' data-ref="1031level" data-ref-filename="1031level">level</a> = <var>0</var>; <a class="local col1 ref" href="#1031level" title='level' data-ref="1031level" data-ref-filename="1031level">level</a> &lt;= <a class="local col2 ref" href="#1032max_level" title='max_level' data-ref="1032max_level" data-ref-filename="1032max_level">max_level</a>; <a class="local col1 ref" href="#1031level" title='level' data-ref="1031level" data-ref-filename="1031level">level</a>++)</td></tr>
<tr><th id="5878">5878</th><td>			<a class="local col7 ref" href="#1027active" title='active' data-ref="1027active" data-ref-filename="1027active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_pipe_wm::wm" title='intel_pipe_wm::wm' data-ref="intel_pipe_wm::wm" data-ref-filename="intel_pipe_wm..wm">wm</a>[<a class="local col1 ref" href="#1031level" title='level' data-ref="1031level" data-ref-filename="1031level">level</a>].<a class="ref field" href="i915_drv.h.html#intel_wm_level::enable" title='intel_wm_level::enable' data-ref="intel_wm_level::enable" data-ref-filename="intel_wm_level..enable">enable</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="5879">5879</th><td>	}</td></tr>
<tr><th id="5880">5880</th><td></td></tr>
<tr><th id="5881">5881</th><td>	<a class="local col2 ref" href="#1022crtc" title='crtc' data-ref="1022crtc" data-ref-filename="1022crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::ilk" title='intel_crtc::(anonymous struct)::(anonymous union)::ilk' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::ilk" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..ilk">ilk</a> = *<a class="local col7 ref" href="#1027active" title='active' data-ref="1027active" data-ref-filename="1027active">active</a>;</td></tr>
<tr><th id="5882">5882</th><td>}</td></tr>
<tr><th id="5883">5883</th><td></td></tr>
<tr><th id="5884">5884</th><td><u>#define <dfn class="macro" id="_M/_FW_WM" data-ref="_M/_FW_WM">_FW_WM</dfn>(value, plane) \</u></td></tr>
<tr><th id="5885">5885</th><td><u>	(((value) &amp; DSPFW_ ## plane ## _MASK) &gt;&gt; DSPFW_ ## plane ## _SHIFT)</u></td></tr>
<tr><th id="5886">5886</th><td><u>#define <dfn class="macro" id="_M/_FW_WM_VLV" data-ref="_M/_FW_WM_VLV">_FW_WM_VLV</dfn>(value, plane) \</u></td></tr>
<tr><th id="5887">5887</th><td><u>	(((value) &amp; DSPFW_ ## plane ## _MASK_VLV) &gt;&gt; DSPFW_ ## plane ## _SHIFT)</u></td></tr>
<tr><th id="5888">5888</th><td></td></tr>
<tr><th id="5889">5889</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="g4x_read_wm_values" title='g4x_read_wm_values' data-type='void g4x_read_wm_values(struct drm_i915_private * dev_priv, struct g4x_wm_values * wm)' data-ref="g4x_read_wm_values" data-ref-filename="g4x_read_wm_values">g4x_read_wm_values</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="1033dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1033dev_priv" data-ref-filename="1033dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="5890">5890</th><td>			       <b>struct</b> <a class="type" href="i915_drv.h.html#g4x_wm_values" title='g4x_wm_values' data-ref="g4x_wm_values" data-ref-filename="g4x_wm_values">g4x_wm_values</a> *<dfn class="local col4 decl" id="1034wm" title='wm' data-type='struct g4x_wm_values *' data-ref="1034wm" data-ref-filename="1034wm">wm</dfn>)</td></tr>
<tr><th id="5891">5891</th><td>{</td></tr>
<tr><th id="5892">5892</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="1035tmp" title='tmp' data-type='u32' data-ref="1035tmp" data-ref-filename="1035tmp">tmp</dfn>;</td></tr>
<tr><th id="5893">5893</th><td></td></tr>
<tr><th id="5894">5894</th><td>	<a class="local col5 ref" href="#1035tmp" title='tmp' data-ref="1035tmp" data-ref-filename="1035tmp">tmp</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70034) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5889" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70034) })" data-ref="_M/DSPFW1">DSPFW1</a>);</td></tr>
<tr><th id="5895">5895</th><td>	<a class="local col4 ref" href="#1034wm" title='wm' data-ref="1034wm" data-ref-filename="1034wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::sr" title='g4x_wm_values::sr' data-ref="g4x_wm_values::sr" data-ref-filename="g4x_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> = <a class="macro" href="#5884" title="(((tmp) &amp; (0x1ff &lt;&lt; 23)) &gt;&gt; 23)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col5 ref" href="#1035tmp" title='tmp' data-ref="1035tmp" data-ref-filename="1035tmp">tmp</a>, SR);</td></tr>
<tr><th id="5896">5896</th><td>	<a class="local col4 ref" href="#1034wm" title='wm' data-ref="1034wm" data-ref-filename="1034wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::pipe" title='g4x_wm_values::pipe' data-ref="g4x_wm_values::pipe" data-ref-filename="g4x_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>] = <a class="macro" href="#5884" title="(((tmp) &amp; (0x3f &lt;&lt; 16)) &gt;&gt; 16)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col5 ref" href="#1035tmp" title='tmp' data-ref="1035tmp" data-ref-filename="1035tmp">tmp</a>, CURSORB);</td></tr>
<tr><th id="5897">5897</th><td>	<a class="local col4 ref" href="#1034wm" title='wm' data-ref="1034wm" data-ref-filename="1034wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::pipe" title='g4x_wm_values::pipe' data-ref="g4x_wm_values::pipe" data-ref-filename="g4x_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] = <a class="macro" href="#5884" title="(((tmp) &amp; (0x7f &lt;&lt; 8)) &gt;&gt; 8)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col5 ref" href="#1035tmp" title='tmp' data-ref="1035tmp" data-ref-filename="1035tmp">tmp</a>, PLANEB);</td></tr>
<tr><th id="5898">5898</th><td>	<a class="local col4 ref" href="#1034wm" title='wm' data-ref="1034wm" data-ref-filename="1034wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::pipe" title='g4x_wm_values::pipe' data-ref="g4x_wm_values::pipe" data-ref-filename="g4x_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] = <a class="macro" href="#5884" title="(((tmp) &amp; (0x7f &lt;&lt; 0)) &gt;&gt; 0)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col5 ref" href="#1035tmp" title='tmp' data-ref="1035tmp" data-ref-filename="1035tmp">tmp</a>, PLANEA);</td></tr>
<tr><th id="5899">5899</th><td></td></tr>
<tr><th id="5900">5900</th><td>	<a class="local col5 ref" href="#1035tmp" title='tmp' data-ref="1035tmp" data-ref-filename="1035tmp">tmp</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70038) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5900" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70038) })" data-ref="_M/DSPFW2">DSPFW2</a>);</td></tr>
<tr><th id="5901">5901</th><td>	<a class="local col4 ref" href="#1034wm" title='wm' data-ref="1034wm" data-ref-filename="1034wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::fbc_en" title='g4x_wm_values::fbc_en' data-ref="g4x_wm_values::fbc_en" data-ref-filename="g4x_wm_values..fbc_en">fbc_en</a> = <a class="local col5 ref" href="#1035tmp" title='tmp' data-ref="1035tmp" data-ref-filename="1035tmp">tmp</a> &amp; <a class="macro" href="i915_reg.h.html#5901" title="(1 &lt;&lt; 31)" data-ref="_M/DSPFW_FBC_SR_EN">DSPFW_FBC_SR_EN</a>;</td></tr>
<tr><th id="5902">5902</th><td>	<a class="local col4 ref" href="#1034wm" title='wm' data-ref="1034wm" data-ref-filename="1034wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::sr" title='g4x_wm_values::sr' data-ref="g4x_wm_values::sr" data-ref-filename="g4x_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a> = <a class="macro" href="#5884" title="(((tmp) &amp; (0x7 &lt;&lt; 28)) &gt;&gt; 28)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col5 ref" href="#1035tmp" title='tmp' data-ref="1035tmp" data-ref-filename="1035tmp">tmp</a>, FBC_SR);</td></tr>
<tr><th id="5903">5903</th><td>	<a class="local col4 ref" href="#1034wm" title='wm' data-ref="1034wm" data-ref-filename="1034wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll" title='g4x_wm_values::hpll' data-ref="g4x_wm_values::hpll" data-ref-filename="g4x_wm_values..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a> = <a class="macro" href="#5884" title="(((tmp) &amp; (0xf &lt;&lt; 24)) &gt;&gt; 24)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col5 ref" href="#1035tmp" title='tmp' data-ref="1035tmp" data-ref-filename="1035tmp">tmp</a>, FBC_HPLL_SR);</td></tr>
<tr><th id="5904">5904</th><td>	<a class="local col4 ref" href="#1034wm" title='wm' data-ref="1034wm" data-ref-filename="1034wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::pipe" title='g4x_wm_values::pipe' data-ref="g4x_wm_values::pipe" data-ref-filename="g4x_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] = <a class="macro" href="#5884" title="(((tmp) &amp; (0x7f &lt;&lt; 16)) &gt;&gt; (16))" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col5 ref" href="#1035tmp" title='tmp' data-ref="1035tmp" data-ref-filename="1035tmp">tmp</a>, SPRITEB);</td></tr>
<tr><th id="5905">5905</th><td>	<a class="local col4 ref" href="#1034wm" title='wm' data-ref="1034wm" data-ref-filename="1034wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::pipe" title='g4x_wm_values::pipe' data-ref="g4x_wm_values::pipe" data-ref-filename="g4x_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>] = <a class="macro" href="#5884" title="(((tmp) &amp; (0x3f &lt;&lt; 8)) &gt;&gt; 8)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col5 ref" href="#1035tmp" title='tmp' data-ref="1035tmp" data-ref-filename="1035tmp">tmp</a>, CURSORA);</td></tr>
<tr><th id="5906">5906</th><td>	<a class="local col4 ref" href="#1034wm" title='wm' data-ref="1034wm" data-ref-filename="1034wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::pipe" title='g4x_wm_values::pipe' data-ref="g4x_wm_values::pipe" data-ref-filename="g4x_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] = <a class="macro" href="#5884" title="(((tmp) &amp; (0x7f &lt;&lt; 0)) &gt;&gt; 0)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col5 ref" href="#1035tmp" title='tmp' data-ref="1035tmp" data-ref-filename="1035tmp">tmp</a>, SPRITEA);</td></tr>
<tr><th id="5907">5907</th><td></td></tr>
<tr><th id="5908">5908</th><td>	<a class="local col5 ref" href="#1035tmp" title='tmp' data-ref="1035tmp" data-ref-filename="1035tmp">tmp</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5916" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })" data-ref="_M/DSPFW3">DSPFW3</a>);</td></tr>
<tr><th id="5909">5909</th><td>	<a class="local col4 ref" href="#1034wm" title='wm' data-ref="1034wm" data-ref-filename="1034wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll_en" title='g4x_wm_values::hpll_en' data-ref="g4x_wm_values::hpll_en" data-ref-filename="g4x_wm_values..hpll_en">hpll_en</a> = <a class="local col5 ref" href="#1035tmp" title='tmp' data-ref="1035tmp" data-ref-filename="1035tmp">tmp</a> &amp; <a class="macro" href="i915_reg.h.html#5917" title="(1 &lt;&lt; 31)" data-ref="_M/DSPFW_HPLL_SR_EN">DSPFW_HPLL_SR_EN</a>;</td></tr>
<tr><th id="5910">5910</th><td>	<a class="local col4 ref" href="#1034wm" title='wm' data-ref="1034wm" data-ref-filename="1034wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::sr" title='g4x_wm_values::sr' data-ref="g4x_wm_values::sr" data-ref-filename="g4x_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a> = <a class="macro" href="#5884" title="(((tmp) &amp; (0x3f &lt;&lt; 24)) &gt;&gt; 24)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col5 ref" href="#1035tmp" title='tmp' data-ref="1035tmp" data-ref-filename="1035tmp">tmp</a>, CURSOR_SR);</td></tr>
<tr><th id="5911">5911</th><td>	<a class="local col4 ref" href="#1034wm" title='wm' data-ref="1034wm" data-ref-filename="1034wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll" title='g4x_wm_values::hpll' data-ref="g4x_wm_values::hpll" data-ref-filename="g4x_wm_values..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a> = <a class="macro" href="#5884" title="(((tmp) &amp; (0x3f &lt;&lt; 16)) &gt;&gt; 16)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col5 ref" href="#1035tmp" title='tmp' data-ref="1035tmp" data-ref-filename="1035tmp">tmp</a>, HPLL_CURSOR);</td></tr>
<tr><th id="5912">5912</th><td>	<a class="local col4 ref" href="#1034wm" title='wm' data-ref="1034wm" data-ref-filename="1034wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll" title='g4x_wm_values::hpll' data-ref="g4x_wm_values::hpll" data-ref-filename="g4x_wm_values..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> = <a class="macro" href="#5884" title="(((tmp) &amp; (0x1ff &lt;&lt; 0)) &gt;&gt; 0)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col5 ref" href="#1035tmp" title='tmp' data-ref="1035tmp" data-ref-filename="1035tmp">tmp</a>, HPLL_SR);</td></tr>
<tr><th id="5913">5913</th><td>}</td></tr>
<tr><th id="5914">5914</th><td></td></tr>
<tr><th id="5915">5915</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vlv_read_wm_values" title='vlv_read_wm_values' data-type='void vlv_read_wm_values(struct drm_i915_private * dev_priv, struct vlv_wm_values * wm)' data-ref="vlv_read_wm_values" data-ref-filename="vlv_read_wm_values">vlv_read_wm_values</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1036dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1036dev_priv" data-ref-filename="1036dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="5916">5916</th><td>			       <b>struct</b> <a class="type" href="i915_drv.h.html#vlv_wm_values" title='vlv_wm_values' data-ref="vlv_wm_values" data-ref-filename="vlv_wm_values">vlv_wm_values</a> *<dfn class="local col7 decl" id="1037wm" title='wm' data-type='struct vlv_wm_values *' data-ref="1037wm" data-ref-filename="1037wm">wm</dfn>)</td></tr>
<tr><th id="5917">5917</th><td>{</td></tr>
<tr><th id="5918">5918</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col8 decl" id="1038pipe" title='pipe' data-type='enum pipe' data-ref="1038pipe" data-ref-filename="1038pipe">pipe</dfn>;</td></tr>
<tr><th id="5919">5919</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="1039tmp" title='tmp' data-type='u32' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</dfn>;</td></tr>
<tr><th id="5920">5920</th><td></td></tr>
<tr><th id="5921">5921</th><td>	<a class="macro" href="display/intel_display.h.html#232" title="for ((pipe) = 0; (pipe) &lt; (&amp;(dev_priv)-&gt;__info)-&gt;num_pipes; (pipe)++)" data-ref="_M/for_each_pipe">for_each_pipe</a>(<a class="local col6 ref" href="#1036dev_priv" title='dev_priv' data-ref="1036dev_priv" data-ref-filename="1036dev_priv">dev_priv</a>, <a class="local col8 ref" href="#1038pipe" title='pipe' data-ref="1038pipe" data-ref-filename="1038pipe">pipe</a>) {</td></tr>
<tr><th id="5922">5922</th><td>		<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x70050 + 4 * (pipe)) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6020" title="((const i915_reg_t){ .reg = (0x180000 + 0x70050 + 4 * (pipe)) })" data-ref="_M/VLV_DDL">VLV_DDL</a>(<a class="local col8 ref" href="#1038pipe" title='pipe' data-ref="1038pipe" data-ref-filename="1038pipe">pipe</a>));</td></tr>
<tr><th id="5923">5923</th><td></td></tr>
<tr><th id="5924">5924</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::ddl" title='vlv_wm_values::ddl' data-ref="vlv_wm_values::ddl" data-ref-filename="vlv_wm_values..ddl">ddl</a>[<a class="local col8 ref" href="#1038pipe" title='pipe' data-ref="1038pipe" data-ref-filename="1038pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#vlv_wm_ddl_values::plane" title='vlv_wm_ddl_values::plane' data-ref="vlv_wm_ddl_values::plane" data-ref-filename="vlv_wm_ddl_values..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] =</td></tr>
<tr><th id="5925">5925</th><td>			(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#6023" title="0" data-ref="_M/DDL_PLANE_SHIFT">DDL_PLANE_SHIFT</a>) &amp; (<a class="macro" href="i915_reg.h.html#6024" title="(1 &lt;&lt; 7)" data-ref="_M/DDL_PRECISION_HIGH">DDL_PRECISION_HIGH</a> | <a class="macro" href="i915_reg.h.html#6026" title="0x7f" data-ref="_M/DRAIN_LATENCY_MASK">DRAIN_LATENCY_MASK</a>);</td></tr>
<tr><th id="5926">5926</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::ddl" title='vlv_wm_values::ddl' data-ref="vlv_wm_values::ddl" data-ref-filename="vlv_wm_values..ddl">ddl</a>[<a class="local col8 ref" href="#1038pipe" title='pipe' data-ref="1038pipe" data-ref-filename="1038pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#vlv_wm_ddl_values::plane" title='vlv_wm_ddl_values::plane' data-ref="vlv_wm_ddl_values::plane" data-ref-filename="vlv_wm_ddl_values..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>] =</td></tr>
<tr><th id="5927">5927</th><td>			(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#6021" title="24" data-ref="_M/DDL_CURSOR_SHIFT">DDL_CURSOR_SHIFT</a>) &amp; (<a class="macro" href="i915_reg.h.html#6024" title="(1 &lt;&lt; 7)" data-ref="_M/DDL_PRECISION_HIGH">DDL_PRECISION_HIGH</a> | <a class="macro" href="i915_reg.h.html#6026" title="0x7f" data-ref="_M/DRAIN_LATENCY_MASK">DRAIN_LATENCY_MASK</a>);</td></tr>
<tr><th id="5928">5928</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::ddl" title='vlv_wm_values::ddl' data-ref="vlv_wm_values::ddl" data-ref-filename="vlv_wm_values..ddl">ddl</a>[<a class="local col8 ref" href="#1038pipe" title='pipe' data-ref="1038pipe" data-ref-filename="1038pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#vlv_wm_ddl_values::plane" title='vlv_wm_ddl_values::plane' data-ref="vlv_wm_ddl_values::plane" data-ref-filename="vlv_wm_ddl_values..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] =</td></tr>
<tr><th id="5929">5929</th><td>			(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#6022" title="(8 + 8 * (0))" data-ref="_M/DDL_SPRITE_SHIFT">DDL_SPRITE_SHIFT</a>(<var>0</var>)) &amp; (<a class="macro" href="i915_reg.h.html#6024" title="(1 &lt;&lt; 7)" data-ref="_M/DDL_PRECISION_HIGH">DDL_PRECISION_HIGH</a> | <a class="macro" href="i915_reg.h.html#6026" title="0x7f" data-ref="_M/DRAIN_LATENCY_MASK">DRAIN_LATENCY_MASK</a>);</td></tr>
<tr><th id="5930">5930</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::ddl" title='vlv_wm_values::ddl' data-ref="vlv_wm_values::ddl" data-ref-filename="vlv_wm_values..ddl">ddl</a>[<a class="local col8 ref" href="#1038pipe" title='pipe' data-ref="1038pipe" data-ref-filename="1038pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#vlv_wm_ddl_values::plane" title='vlv_wm_ddl_values::plane' data-ref="vlv_wm_ddl_values::plane" data-ref-filename="vlv_wm_ddl_values..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] =</td></tr>
<tr><th id="5931">5931</th><td>			(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#6022" title="(8 + 8 * (1))" data-ref="_M/DDL_SPRITE_SHIFT">DDL_SPRITE_SHIFT</a>(<var>1</var>)) &amp; (<a class="macro" href="i915_reg.h.html#6024" title="(1 &lt;&lt; 7)" data-ref="_M/DDL_PRECISION_HIGH">DDL_PRECISION_HIGH</a> | <a class="macro" href="i915_reg.h.html#6026" title="0x7f" data-ref="_M/DRAIN_LATENCY_MASK">DRAIN_LATENCY_MASK</a>);</td></tr>
<tr><th id="5932">5932</th><td>	}</td></tr>
<tr><th id="5933">5933</th><td></td></tr>
<tr><th id="5934">5934</th><td>	<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70034) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5889" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70034) })" data-ref="_M/DSPFW1">DSPFW1</a>);</td></tr>
<tr><th id="5935">5935</th><td>	<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::sr" title='vlv_wm_values::sr' data-ref="vlv_wm_values::sr" data-ref-filename="vlv_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> = <a class="macro" href="#5884" title="(((tmp) &amp; (0x1ff &lt;&lt; 23)) &gt;&gt; 23)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SR);</td></tr>
<tr><th id="5936">5936</th><td>	<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>] = <a class="macro" href="#5884" title="(((tmp) &amp; (0x3f &lt;&lt; 16)) &gt;&gt; 16)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, CURSORB);</td></tr>
<tr><th id="5937">5937</th><td>	<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] = <a class="macro" href="#5886" title="(((tmp) &amp; (0xff &lt;&lt; 8)) &gt;&gt; 8)" data-ref="_M/_FW_WM_VLV">_FW_WM_VLV</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, PLANEB);</td></tr>
<tr><th id="5938">5938</th><td>	<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] = <a class="macro" href="#5886" title="(((tmp) &amp; (0xff &lt;&lt; 0)) &gt;&gt; 0)" data-ref="_M/_FW_WM_VLV">_FW_WM_VLV</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, PLANEA);</td></tr>
<tr><th id="5939">5939</th><td></td></tr>
<tr><th id="5940">5940</th><td>	<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70038) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5900" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x70038) })" data-ref="_M/DSPFW2">DSPFW2</a>);</td></tr>
<tr><th id="5941">5941</th><td>	<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] = <a class="macro" href="#5886" title="(((tmp) &amp; (0xff &lt;&lt; 16)) &gt;&gt; (16))" data-ref="_M/_FW_WM_VLV">_FW_WM_VLV</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SPRITEB);</td></tr>
<tr><th id="5942">5942</th><td>	<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>] = <a class="macro" href="#5884" title="(((tmp) &amp; (0x3f &lt;&lt; 8)) &gt;&gt; 8)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, CURSORA);</td></tr>
<tr><th id="5943">5943</th><td>	<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] = <a class="macro" href="#5886" title="(((tmp) &amp; (0xff &lt;&lt; 0)) &gt;&gt; 0)" data-ref="_M/_FW_WM_VLV">_FW_WM_VLV</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SPRITEA);</td></tr>
<tr><th id="5944">5944</th><td></td></tr>
<tr><th id="5945">5945</th><td>	<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5916" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x7003c) })" data-ref="_M/DSPFW3">DSPFW3</a>);</td></tr>
<tr><th id="5946">5946</th><td>	<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::sr" title='vlv_wm_values::sr' data-ref="vlv_wm_values::sr" data-ref-filename="vlv_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a> = <a class="macro" href="#5884" title="(((tmp) &amp; (0x3f &lt;&lt; 24)) &gt;&gt; 24)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, CURSOR_SR);</td></tr>
<tr><th id="5947">5947</th><td></td></tr>
<tr><th id="5948">5948</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col6 ref" href="#1036dev_priv" title='dev_priv' data-ref="1036dev_priv" data-ref-filename="1036dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="5949">5949</th><td>		<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x700b4) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5947" title="((const i915_reg_t){ .reg = (0x180000 + 0x700b4) })" data-ref="_M/DSPFW7_CHV">DSPFW7_CHV</a>);</td></tr>
<tr><th id="5950">5950</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] = <a class="macro" href="#5886" title="(((tmp) &amp; (0xff &lt;&lt; 16)) &gt;&gt; 16)" data-ref="_M/_FW_WM_VLV">_FW_WM_VLV</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SPRITED);</td></tr>
<tr><th id="5951">5951</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] = <a class="macro" href="#5886" title="(((tmp) &amp; (0xff &lt;&lt; 0)) &gt;&gt; 0)" data-ref="_M/_FW_WM_VLV">_FW_WM_VLV</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SPRITEC);</td></tr>
<tr><th id="5952">5952</th><td></td></tr>
<tr><th id="5953">5953</th><td>		<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x700b8) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5956" title="((const i915_reg_t){ .reg = (0x180000 + 0x700b8) })" data-ref="_M/DSPFW8_CHV">DSPFW8_CHV</a>);</td></tr>
<tr><th id="5954">5954</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] = <a class="macro" href="#5886" title="(((tmp) &amp; (0xff &lt;&lt; 16)) &gt;&gt; 16)" data-ref="_M/_FW_WM_VLV">_FW_WM_VLV</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SPRITEF);</td></tr>
<tr><th id="5955">5955</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] = <a class="macro" href="#5886" title="(((tmp) &amp; (0xff &lt;&lt; 0)) &gt;&gt; 0)" data-ref="_M/_FW_WM_VLV">_FW_WM_VLV</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SPRITEE);</td></tr>
<tr><th id="5956">5956</th><td></td></tr>
<tr><th id="5957">5957</th><td>		<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x7007c) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5965" title="((const i915_reg_t){ .reg = (0x180000 + 0x7007c) })" data-ref="_M/DSPFW9_CHV">DSPFW9_CHV</a>);</td></tr>
<tr><th id="5958">5958</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] = <a class="macro" href="#5886" title="(((tmp) &amp; (0xff &lt;&lt; 16)) &gt;&gt; 16)" data-ref="_M/_FW_WM_VLV">_FW_WM_VLV</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, PLANEC);</td></tr>
<tr><th id="5959">5959</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>] = <a class="macro" href="#5884" title="(((tmp) &amp; (0x3f &lt;&lt; 0)) &gt;&gt; 0)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, CURSORC);</td></tr>
<tr><th id="5960">5960</th><td></td></tr>
<tr><th id="5961">5961</th><td>		<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x70064) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5976" title="((const i915_reg_t){ .reg = (0x180000 + 0x70064) })" data-ref="_M/DSPHOWM">DSPHOWM</a>);</td></tr>
<tr><th id="5962">5962</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::sr" title='vlv_wm_values::sr' data-ref="vlv_wm_values::sr" data-ref-filename="vlv_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> |= <a class="macro" href="#5884" title="(((tmp) &amp; (3 &lt;&lt; 24)) &gt;&gt; 24)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SR_HI) &lt;&lt; <var>9</var>;</td></tr>
<tr><th id="5963">5963</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] |= <a class="macro" href="#5884" title="(((tmp) &amp; (1 &lt;&lt; 23)) &gt;&gt; 23)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SPRITEF_HI) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="5964">5964</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] |= <a class="macro" href="#5884" title="(((tmp) &amp; (1 &lt;&lt; 22)) &gt;&gt; 22)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SPRITEE_HI) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="5965">5965</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_C" title='PIPE_C' data-ref="PIPE_C" data-ref-filename="PIPE_C">PIPE_C</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] |= <a class="macro" href="#5884" title="(((tmp) &amp; (1 &lt;&lt; 21)) &gt;&gt; 21)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, PLANEC_HI) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="5966">5966</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] |= <a class="macro" href="#5884" title="(((tmp) &amp; (1 &lt;&lt; 20)) &gt;&gt; 20)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SPRITED_HI) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="5967">5967</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] |= <a class="macro" href="#5884" title="(((tmp) &amp; (1 &lt;&lt; 16)) &gt;&gt; 16)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SPRITEC_HI) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="5968">5968</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] |= <a class="macro" href="#5884" title="(((tmp) &amp; (1 &lt;&lt; 12)) &gt;&gt; 12)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, PLANEB_HI) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="5969">5969</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] |= <a class="macro" href="#5884" title="(((tmp) &amp; (1 &lt;&lt; 8)) &gt;&gt; 8)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SPRITEB_HI) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="5970">5970</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] |= <a class="macro" href="#5884" title="(((tmp) &amp; (1 &lt;&lt; 4)) &gt;&gt; 4)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SPRITEA_HI) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="5971">5971</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] |= <a class="macro" href="#5884" title="(((tmp) &amp; (1 &lt;&lt; 0)) &gt;&gt; 0)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, PLANEA_HI) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="5972">5972</th><td>	} <b>else</b> {</td></tr>
<tr><th id="5973">5973</th><td>		<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x7007c) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5946" title="((const i915_reg_t){ .reg = (0x180000 + 0x7007c) })" data-ref="_M/DSPFW7">DSPFW7</a>);</td></tr>
<tr><th id="5974">5974</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] = <a class="macro" href="#5886" title="(((tmp) &amp; (0xff &lt;&lt; 16)) &gt;&gt; 16)" data-ref="_M/_FW_WM_VLV">_FW_WM_VLV</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SPRITED);</td></tr>
<tr><th id="5975">5975</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] = <a class="macro" href="#5886" title="(((tmp) &amp; (0xff &lt;&lt; 0)) &gt;&gt; 0)" data-ref="_M/_FW_WM_VLV">_FW_WM_VLV</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SPRITEC);</td></tr>
<tr><th id="5976">5976</th><td></td></tr>
<tr><th id="5977">5977</th><td>		<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x70064) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#5976" title="((const i915_reg_t){ .reg = (0x180000 + 0x70064) })" data-ref="_M/DSPHOWM">DSPHOWM</a>);</td></tr>
<tr><th id="5978">5978</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::sr" title='vlv_wm_values::sr' data-ref="vlv_wm_values::sr" data-ref-filename="vlv_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> |= <a class="macro" href="#5884" title="(((tmp) &amp; (3 &lt;&lt; 24)) &gt;&gt; 24)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SR_HI) &lt;&lt; <var>9</var>;</td></tr>
<tr><th id="5979">5979</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] |= <a class="macro" href="#5884" title="(((tmp) &amp; (1 &lt;&lt; 20)) &gt;&gt; 20)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SPRITED_HI) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="5980">5980</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] |= <a class="macro" href="#5884" title="(((tmp) &amp; (1 &lt;&lt; 16)) &gt;&gt; 16)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SPRITEC_HI) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="5981">5981</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_B" title='PIPE_B' data-ref="PIPE_B" data-ref-filename="PIPE_B">PIPE_B</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] |= <a class="macro" href="#5884" title="(((tmp) &amp; (1 &lt;&lt; 12)) &gt;&gt; 12)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, PLANEB_HI) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="5982">5982</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>] |= <a class="macro" href="#5884" title="(((tmp) &amp; (1 &lt;&lt; 8)) &gt;&gt; 8)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SPRITEB_HI) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="5983">5983</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] |= <a class="macro" href="#5884" title="(((tmp) &amp; (1 &lt;&lt; 4)) &gt;&gt; 4)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, SPRITEA_HI) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="5984">5984</th><td>		<a class="local col7 ref" href="#1037wm" title='wm' data-ref="1037wm" data-ref-filename="1037wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] |= <a class="macro" href="#5884" title="(((tmp) &amp; (1 &lt;&lt; 0)) &gt;&gt; 0)" data-ref="_M/_FW_WM">_FW_WM</a>(<a class="local col9 ref" href="#1039tmp" title='tmp' data-ref="1039tmp" data-ref-filename="1039tmp">tmp</a>, PLANEA_HI) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="5985">5985</th><td>	}</td></tr>
<tr><th id="5986">5986</th><td>}</td></tr>
<tr><th id="5987">5987</th><td></td></tr>
<tr><th id="5988">5988</th><td><u>#undef <a class="macro" href="#5884" data-ref="_M/_FW_WM">_FW_WM</a></u></td></tr>
<tr><th id="5989">5989</th><td><u>#undef <a class="macro" href="#5886" data-ref="_M/_FW_WM_VLV">_FW_WM_VLV</a></u></td></tr>
<tr><th id="5990">5990</th><td></td></tr>
<tr><th id="5991">5991</th><td><em>void</em> <dfn class="decl def fn" id="g4x_wm_get_hw_state" title='g4x_wm_get_hw_state' data-ref="g4x_wm_get_hw_state" data-ref-filename="g4x_wm_get_hw_state">g4x_wm_get_hw_state</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="1040dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1040dev_priv" data-ref-filename="1040dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="5992">5992</th><td>{</td></tr>
<tr><th id="5993">5993</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#g4x_wm_values" title='g4x_wm_values' data-ref="g4x_wm_values" data-ref-filename="g4x_wm_values">g4x_wm_values</a> *<dfn class="local col1 decl" id="1041wm" title='wm' data-type='struct g4x_wm_values *' data-ref="1041wm" data-ref-filename="1041wm">wm</dfn> = &amp;<a class="local col0 ref" href="#1040dev_priv" title='dev_priv' data-ref="1040dev_priv" data-ref-filename="1040dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymousstruct)::(anonymous)::g4x" title='drm_i915_private::(anonymous struct)::(anonymous union)::g4x' data-ref="drm_i915_private::(anonymousstruct)::(anonymous)::g4x" data-ref-filename="drm_i915_private..(anonymousstruct)..(anonymous)..g4x">g4x</a>;</td></tr>
<tr><th id="5994">5994</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col2 decl" id="1042crtc" title='crtc' data-type='struct intel_crtc *' data-ref="1042crtc" data-ref-filename="1042crtc">crtc</dfn>;</td></tr>
<tr><th id="5995">5995</th><td></td></tr>
<tr><th id="5996">5996</th><td>	<a class="tu ref fn" href="#g4x_read_wm_values" title='g4x_read_wm_values' data-use='c' data-ref="g4x_read_wm_values" data-ref-filename="g4x_read_wm_values">g4x_read_wm_values</a>(<a class="local col0 ref" href="#1040dev_priv" title='dev_priv' data-ref="1040dev_priv" data-ref-filename="1040dev_priv">dev_priv</a>, <a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>);</td></tr>
<tr><th id="5997">5997</th><td></td></tr>
<tr><th id="5998">5998</th><td>	<a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::cxsr" title='g4x_wm_values::cxsr' data-ref="g4x_wm_values::cxsr" data-ref-filename="g4x_wm_values..cxsr">cxsr</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20e0) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#2770" title="((const i915_reg_t){ .reg = (0x20e0) })" data-ref="_M/FW_BLC_SELF">FW_BLC_SELF</a>) &amp; <a class="macro" href="i915_reg.h.html#2773" title="(1 &lt;&lt; 15)" data-ref="_M/FW_BLC_SELF_EN">FW_BLC_SELF_EN</a>;</td></tr>
<tr><th id="5999">5999</th><td></td></tr>
<tr><th id="6000">6000</th><td>	<a class="macro" href="display/intel_display.h.html#278" title="for (crtc = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next); do { extern void __compiletime_assert_6000(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(((typeof(*crtc) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(void))))) __compiletime_assert_6000(); } while (0); ((typeof(*crtc) *)(__mptr - __builtin_offsetof(typeof(*crtc), base.head))); }); &amp;crtc-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list); crtc = ({ void *__mptr = (void *)((crtc)-&gt;base.head.next); do { extern void __compiletime_assert_6000(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(((typeof(*(crtc)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_6000(); } while (0); ((typeof(*(crtc)) *)(__mptr - __builtin_offsetof(typeof(*(crtc)), base.head))); }))" data-ref="_M/for_each_intel_crtc">for_each_intel_crtc</a>(&amp;<a class="local col0 ref" href="#1040dev_priv" title='dev_priv' data-ref="1040dev_priv" data-ref-filename="1040dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col2 ref" href="#1042crtc" title='crtc' data-ref="1042crtc" data-ref-filename="1042crtc">crtc</a>) {</td></tr>
<tr><th id="6001">6001</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col3 decl" id="1043crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="1043crtc_state" data-ref-filename="1043crtc_state">crtc_state</dfn> =</td></tr>
<tr><th id="6002">6002</th><td>			<a class="macro" href="intel_drv.h.html#1049" title="({ void *__mptr = (void *)(crtc-&gt;base.state); do { extern void __compiletime_assert_6002(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc-&gt;base.state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc-&gt;base.state)), typeof(void))))) __compiletime_assert_6002(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); })" data-ref="_M/to_intel_crtc_state">to_intel_crtc_state</a>(<a class="local col2 ref" href="#1042crtc" title='crtc' data-ref="1042crtc" data-ref-filename="1042crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::state" title='drm_crtc::state' data-ref="drm_crtc::state" data-ref-filename="drm_crtc..state">state</a>);</td></tr>
<tr><th id="6003">6003</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#g4x_wm_state" title='g4x_wm_state' data-ref="g4x_wm_state" data-ref-filename="g4x_wm_state">g4x_wm_state</a> *<dfn class="local col4 decl" id="1044active" title='active' data-type='struct g4x_wm_state *' data-ref="1044active" data-ref-filename="1044active">active</dfn> = &amp;<a class="local col2 ref" href="#1042crtc" title='crtc' data-ref="1042crtc" data-ref-filename="1042crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::g4x" title='intel_crtc::(anonymous struct)::(anonymous union)::g4x' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::g4x" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..g4x">g4x</a>;</td></tr>
<tr><th id="6004">6004</th><td>		<b>struct</b> <a class="type" href="i915_drv.h.html#g4x_pipe_wm" title='g4x_pipe_wm' data-ref="g4x_pipe_wm" data-ref-filename="g4x_pipe_wm">g4x_pipe_wm</a> *<dfn class="local col5 decl" id="1045raw" title='raw' data-type='struct g4x_pipe_wm *' data-ref="1045raw" data-ref-filename="1045raw">raw</dfn>;</td></tr>
<tr><th id="6005">6005</th><td>		<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col6 decl" id="1046pipe" title='pipe' data-type='enum pipe' data-ref="1046pipe" data-ref-filename="1046pipe">pipe</dfn> = <a class="local col2 ref" href="#1042crtc" title='crtc' data-ref="1042crtc" data-ref-filename="1042crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::pipe" title='intel_crtc::pipe' data-ref="intel_crtc::pipe" data-ref-filename="intel_crtc..pipe">pipe</a>;</td></tr>
<tr><th id="6006">6006</th><td>		<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col7 decl" id="1047plane_id" title='plane_id' data-type='enum plane_id' data-ref="1047plane_id" data-ref-filename="1047plane_id">plane_id</dfn>;</td></tr>
<tr><th id="6007">6007</th><td>		<em>int</em> <dfn class="local col8 decl" id="1048level" title='level' data-type='int' data-ref="1048level" data-ref-filename="1048level">level</dfn>, <dfn class="local col9 decl" id="1049max_level" title='max_level' data-type='int' data-ref="1049max_level" data-ref-filename="1049max_level">max_level</dfn>;</td></tr>
<tr><th id="6008">6008</th><td></td></tr>
<tr><th id="6009">6009</th><td>		<a class="local col4 ref" href="#1044active" title='active' data-ref="1044active" data-ref-filename="1044active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::cxsr" title='g4x_wm_state::cxsr' data-ref="g4x_wm_state::cxsr" data-ref-filename="g4x_wm_state..cxsr">cxsr</a> = <a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::cxsr" title='g4x_wm_values::cxsr' data-ref="g4x_wm_values::cxsr" data-ref-filename="g4x_wm_values..cxsr">cxsr</a>;</td></tr>
<tr><th id="6010">6010</th><td>		<a class="local col4 ref" href="#1044active" title='active' data-ref="1044active" data-ref-filename="1044active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll_en" title='g4x_wm_state::hpll_en' data-ref="g4x_wm_state::hpll_en" data-ref-filename="g4x_wm_state..hpll_en">hpll_en</a> = <a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll_en" title='g4x_wm_values::hpll_en' data-ref="g4x_wm_values::hpll_en" data-ref-filename="g4x_wm_values..hpll_en">hpll_en</a>;</td></tr>
<tr><th id="6011">6011</th><td>		<a class="local col4 ref" href="#1044active" title='active' data-ref="1044active" data-ref-filename="1044active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::fbc_en" title='g4x_wm_state::fbc_en' data-ref="g4x_wm_state::fbc_en" data-ref-filename="g4x_wm_state..fbc_en">fbc_en</a> = <a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::fbc_en" title='g4x_wm_values::fbc_en' data-ref="g4x_wm_values::fbc_en" data-ref-filename="g4x_wm_values..fbc_en">fbc_en</a>;</td></tr>
<tr><th id="6012">6012</th><td></td></tr>
<tr><th id="6013">6013</th><td>		<a class="local col4 ref" href="#1044active" title='active' data-ref="1044active" data-ref-filename="1044active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a> = <a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::sr" title='g4x_wm_values::sr' data-ref="g4x_wm_values::sr" data-ref-filename="g4x_wm_values..sr">sr</a>;</td></tr>
<tr><th id="6014">6014</th><td>		<a class="local col4 ref" href="#1044active" title='active' data-ref="1044active" data-ref-filename="1044active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a> = <a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll" title='g4x_wm_values::hpll' data-ref="g4x_wm_values::hpll" data-ref-filename="g4x_wm_values..hpll">hpll</a>;</td></tr>
<tr><th id="6015">6015</th><td></td></tr>
<tr><th id="6016">6016</th><td>		<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col2 ref" href="#1042crtc" title='crtc' data-ref="1042crtc" data-ref-filename="1042crtc">crtc</a>, <a class="local col7 ref" href="#1047plane_id" title='plane_id' data-ref="1047plane_id" data-ref-filename="1047plane_id">plane_id</a>) {</td></tr>
<tr><th id="6017">6017</th><td>			<a class="local col4 ref" href="#1044active" title='active' data-ref="1044active" data-ref-filename="1044active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::wm" title='g4x_wm_state::wm' data-ref="g4x_wm_state::wm" data-ref-filename="g4x_wm_state..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col7 ref" href="#1047plane_id" title='plane_id' data-ref="1047plane_id" data-ref-filename="1047plane_id">plane_id</a>] =</td></tr>
<tr><th id="6018">6018</th><td>				<a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::pipe" title='g4x_wm_values::pipe' data-ref="g4x_wm_values::pipe" data-ref-filename="g4x_wm_values..pipe">pipe</a>[<a class="local col6 ref" href="#1046pipe" title='pipe' data-ref="1046pipe" data-ref-filename="1046pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col7 ref" href="#1047plane_id" title='plane_id' data-ref="1047plane_id" data-ref-filename="1047plane_id">plane_id</a>];</td></tr>
<tr><th id="6019">6019</th><td>		}</td></tr>
<tr><th id="6020">6020</th><td></td></tr>
<tr><th id="6021">6021</th><td>		<b>if</b> (<a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::cxsr" title='g4x_wm_values::cxsr' data-ref="g4x_wm_values::cxsr" data-ref-filename="g4x_wm_values..cxsr">cxsr</a> &amp;&amp; <a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll_en" title='g4x_wm_values::hpll_en' data-ref="g4x_wm_values::hpll_en" data-ref-filename="g4x_wm_values..hpll_en">hpll_en</a>)</td></tr>
<tr><th id="6022">6022</th><td>			<a class="local col9 ref" href="#1049max_level" title='max_level' data-ref="1049max_level" data-ref-filename="1049max_level">max_level</a> = <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_HPLL" title='G4X_WM_LEVEL_HPLL' data-ref="G4X_WM_LEVEL_HPLL" data-ref-filename="G4X_WM_LEVEL_HPLL">G4X_WM_LEVEL_HPLL</a>;</td></tr>
<tr><th id="6023">6023</th><td>		<b>else</b> <b>if</b> (<a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::cxsr" title='g4x_wm_values::cxsr' data-ref="g4x_wm_values::cxsr" data-ref-filename="g4x_wm_values..cxsr">cxsr</a>)</td></tr>
<tr><th id="6024">6024</th><td>			<a class="local col9 ref" href="#1049max_level" title='max_level' data-ref="1049max_level" data-ref-filename="1049max_level">max_level</a> = <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_SR" title='G4X_WM_LEVEL_SR' data-ref="G4X_WM_LEVEL_SR" data-ref-filename="G4X_WM_LEVEL_SR">G4X_WM_LEVEL_SR</a>;</td></tr>
<tr><th id="6025">6025</th><td>		<b>else</b></td></tr>
<tr><th id="6026">6026</th><td>			<a class="local col9 ref" href="#1049max_level" title='max_level' data-ref="1049max_level" data-ref-filename="1049max_level">max_level</a> = <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_NORMAL" title='G4X_WM_LEVEL_NORMAL' data-ref="G4X_WM_LEVEL_NORMAL" data-ref-filename="G4X_WM_LEVEL_NORMAL">G4X_WM_LEVEL_NORMAL</a>;</td></tr>
<tr><th id="6027">6027</th><td></td></tr>
<tr><th id="6028">6028</th><td>		<a class="local col8 ref" href="#1048level" title='level' data-ref="1048level" data-ref-filename="1048level">level</a> = <a class="enum" href="intel_drv.h.html#G4X_WM_LEVEL_NORMAL" title='G4X_WM_LEVEL_NORMAL' data-ref="G4X_WM_LEVEL_NORMAL" data-ref-filename="G4X_WM_LEVEL_NORMAL">G4X_WM_LEVEL_NORMAL</a>;</td></tr>
<tr><th id="6029">6029</th><td>		<a class="local col5 ref" href="#1045raw" title='raw' data-ref="1045raw" data-ref-filename="1045raw">raw</a> = &amp;<a class="local col3 ref" href="#1043crtc_state" title='crtc_state' data-ref="1043crtc_state" data-ref-filename="1043crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="local col8 ref" href="#1048level" title='level' data-ref="1048level" data-ref-filename="1048level">level</a>];</td></tr>
<tr><th id="6030">6030</th><td>		<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col2 ref" href="#1042crtc" title='crtc' data-ref="1042crtc" data-ref-filename="1042crtc">crtc</a>, <a class="local col7 ref" href="#1047plane_id" title='plane_id' data-ref="1047plane_id" data-ref-filename="1047plane_id">plane_id</a>)</td></tr>
<tr><th id="6031">6031</th><td>			<a class="local col5 ref" href="#1045raw" title='raw' data-ref="1045raw" data-ref-filename="1045raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col7 ref" href="#1047plane_id" title='plane_id' data-ref="1047plane_id" data-ref-filename="1047plane_id">plane_id</a>] = <a class="local col4 ref" href="#1044active" title='active' data-ref="1044active" data-ref-filename="1044active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::wm" title='g4x_wm_state::wm' data-ref="g4x_wm_state::wm" data-ref-filename="g4x_wm_state..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col7 ref" href="#1047plane_id" title='plane_id' data-ref="1047plane_id" data-ref-filename="1047plane_id">plane_id</a>];</td></tr>
<tr><th id="6032">6032</th><td></td></tr>
<tr><th id="6033">6033</th><td>		<b>if</b> (++<a class="local col8 ref" href="#1048level" title='level' data-ref="1048level" data-ref-filename="1048level">level</a> &gt; <a class="local col9 ref" href="#1049max_level" title='max_level' data-ref="1049max_level" data-ref-filename="1049max_level">max_level</a>)</td></tr>
<tr><th id="6034">6034</th><td>			<b>goto</b> <a class="lbl" href="#1050out" data-ref="1050out" data-ref-filename="1050out">out</a>;</td></tr>
<tr><th id="6035">6035</th><td></td></tr>
<tr><th id="6036">6036</th><td>		<a class="local col5 ref" href="#1045raw" title='raw' data-ref="1045raw" data-ref-filename="1045raw">raw</a> = &amp;<a class="local col3 ref" href="#1043crtc_state" title='crtc_state' data-ref="1043crtc_state" data-ref-filename="1043crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="local col8 ref" href="#1048level" title='level' data-ref="1048level" data-ref-filename="1048level">level</a>];</td></tr>
<tr><th id="6037">6037</th><td>		<a class="local col5 ref" href="#1045raw" title='raw' data-ref="1045raw" data-ref-filename="1045raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] = <a class="local col4 ref" href="#1044active" title='active' data-ref="1044active" data-ref-filename="1044active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a>;</td></tr>
<tr><th id="6038">6038</th><td>		<a class="local col5 ref" href="#1045raw" title='raw' data-ref="1045raw" data-ref-filename="1045raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>] = <a class="local col4 ref" href="#1044active" title='active' data-ref="1044active" data-ref-filename="1044active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a>;</td></tr>
<tr><th id="6039">6039</th><td>		<a class="local col5 ref" href="#1045raw" title='raw' data-ref="1045raw" data-ref-filename="1045raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] = <var>0</var>;</td></tr>
<tr><th id="6040">6040</th><td>		<a class="local col5 ref" href="#1045raw" title='raw' data-ref="1045raw" data-ref-filename="1045raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::fbc" title='g4x_pipe_wm::fbc' data-ref="g4x_pipe_wm::fbc" data-ref-filename="g4x_pipe_wm..fbc">fbc</a> = <a class="local col4 ref" href="#1044active" title='active' data-ref="1044active" data-ref-filename="1044active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a>;</td></tr>
<tr><th id="6041">6041</th><td></td></tr>
<tr><th id="6042">6042</th><td>		<b>if</b> (++<a class="local col8 ref" href="#1048level" title='level' data-ref="1048level" data-ref-filename="1048level">level</a> &gt; <a class="local col9 ref" href="#1049max_level" title='max_level' data-ref="1049max_level" data-ref-filename="1049max_level">max_level</a>)</td></tr>
<tr><th id="6043">6043</th><td>			<b>goto</b> <a class="lbl" href="#1050out" data-ref="1050out" data-ref-filename="1050out">out</a>;</td></tr>
<tr><th id="6044">6044</th><td></td></tr>
<tr><th id="6045">6045</th><td>		<a class="local col5 ref" href="#1045raw" title='raw' data-ref="1045raw" data-ref-filename="1045raw">raw</a> = &amp;<a class="local col3 ref" href="#1043crtc_state" title='crtc_state' data-ref="1043crtc_state" data-ref-filename="1043crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="local col8 ref" href="#1048level" title='level' data-ref="1048level" data-ref-filename="1048level">level</a>];</td></tr>
<tr><th id="6046">6046</th><td>		<a class="local col5 ref" href="#1045raw" title='raw' data-ref="1045raw" data-ref-filename="1045raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>] = <a class="local col4 ref" href="#1044active" title='active' data-ref="1044active" data-ref-filename="1044active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a>;</td></tr>
<tr><th id="6047">6047</th><td>		<a class="local col5 ref" href="#1045raw" title='raw' data-ref="1045raw" data-ref-filename="1045raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>] = <a class="local col4 ref" href="#1044active" title='active' data-ref="1044active" data-ref-filename="1044active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a>;</td></tr>
<tr><th id="6048">6048</th><td>		<a class="local col5 ref" href="#1045raw" title='raw' data-ref="1045raw" data-ref-filename="1045raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>] = <var>0</var>;</td></tr>
<tr><th id="6049">6049</th><td>		<a class="local col5 ref" href="#1045raw" title='raw' data-ref="1045raw" data-ref-filename="1045raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::fbc" title='g4x_pipe_wm::fbc' data-ref="g4x_pipe_wm::fbc" data-ref-filename="g4x_pipe_wm..fbc">fbc</a> = <a class="local col4 ref" href="#1044active" title='active' data-ref="1044active" data-ref-filename="1044active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a>;</td></tr>
<tr><th id="6050">6050</th><td></td></tr>
<tr><th id="6051">6051</th><td>	<dfn class="lbl" id="1050out" data-ref="1050out" data-ref-filename="1050out">out</dfn>:</td></tr>
<tr><th id="6052">6052</th><td>		<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col2 ref" href="#1042crtc" title='crtc' data-ref="1042crtc" data-ref-filename="1042crtc">crtc</a>, <a class="local col7 ref" href="#1047plane_id" title='plane_id' data-ref="1047plane_id" data-ref-filename="1047plane_id">plane_id</a>)</td></tr>
<tr><th id="6053">6053</th><td>			<a class="tu ref fn" href="#g4x_raw_plane_wm_set" title='g4x_raw_plane_wm_set' data-use='c' data-ref="g4x_raw_plane_wm_set" data-ref-filename="g4x_raw_plane_wm_set">g4x_raw_plane_wm_set</a>(<a class="local col3 ref" href="#1043crtc_state" title='crtc_state' data-ref="1043crtc_state" data-ref-filename="1043crtc_state">crtc_state</a>, <a class="local col8 ref" href="#1048level" title='level' data-ref="1048level" data-ref-filename="1048level">level</a>,</td></tr>
<tr><th id="6054">6054</th><td>					     <a class="local col7 ref" href="#1047plane_id" title='plane_id' data-ref="1047plane_id" data-ref-filename="1047plane_id">plane_id</a>, <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>);</td></tr>
<tr><th id="6055">6055</th><td>		<a class="tu ref fn" href="#g4x_raw_fbc_wm_set" title='g4x_raw_fbc_wm_set' data-use='c' data-ref="g4x_raw_fbc_wm_set" data-ref-filename="g4x_raw_fbc_wm_set">g4x_raw_fbc_wm_set</a>(<a class="local col3 ref" href="#1043crtc_state" title='crtc_state' data-ref="1043crtc_state" data-ref-filename="1043crtc_state">crtc_state</a>, <a class="local col8 ref" href="#1048level" title='level' data-ref="1048level" data-ref-filename="1048level">level</a>, <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>);</td></tr>
<tr><th id="6056">6056</th><td></td></tr>
<tr><th id="6057">6057</th><td>		<a class="local col3 ref" href="#1043crtc_state" title='crtc_state' data-ref="1043crtc_state" data-ref-filename="1043crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a> = *<a class="local col4 ref" href="#1044active" title='active' data-ref="1044active" data-ref-filename="1044active">active</a>;</td></tr>
<tr><th id="6058">6058</th><td>		<a class="local col3 ref" href="#1043crtc_state" title='crtc_state' data-ref="1043crtc_state" data-ref-filename="1043crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::intermediate' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..intermediate">intermediate</a> = *<a class="local col4 ref" href="#1044active" title='active' data-ref="1044active" data-ref-filename="1044active">active</a>;</td></tr>
<tr><th id="6059">6059</th><td></td></tr>
<tr><th id="6060">6060</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Initial watermarks: pipe %c, plane=%d, cursor=%d, sprite=%d\n&quot;, ((pipe) + &apos;A&apos;), wm-&gt;pipe[pipe].plane[PLANE_PRIMARY], wm-&gt;pipe[pipe].plane[PLANE_CURSOR], wm-&gt;pipe[pipe].plane[PLANE_SPRITE0])" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Initial watermarks: pipe %c, plane=%d, cursor=%d, sprite=%d\n"</q>,</td></tr>
<tr><th id="6061">6061</th><td>			      pipe_name(<a class="local col6 ref" href="#1046pipe" title='pipe' data-ref="1046pipe" data-ref-filename="1046pipe">pipe</a>),</td></tr>
<tr><th id="6062">6062</th><td>			      <a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::pipe" title='g4x_wm_values::pipe' data-ref="g4x_wm_values::pipe" data-ref-filename="g4x_wm_values..pipe">pipe</a>[<a class="local col6 ref" href="#1046pipe" title='pipe' data-ref="1046pipe" data-ref-filename="1046pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>],</td></tr>
<tr><th id="6063">6063</th><td>			      <a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::pipe" title='g4x_wm_values::pipe' data-ref="g4x_wm_values::pipe" data-ref-filename="g4x_wm_values..pipe">pipe</a>[<a class="local col6 ref" href="#1046pipe" title='pipe' data-ref="1046pipe" data-ref-filename="1046pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>],</td></tr>
<tr><th id="6064">6064</th><td>			      <a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::pipe" title='g4x_wm_values::pipe' data-ref="g4x_wm_values::pipe" data-ref-filename="g4x_wm_values..pipe">pipe</a>[<a class="local col6 ref" href="#1046pipe" title='pipe' data-ref="1046pipe" data-ref-filename="1046pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>]);</td></tr>
<tr><th id="6065">6065</th><td>	}</td></tr>
<tr><th id="6066">6066</th><td></td></tr>
<tr><th id="6067">6067</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Initial SR watermarks: plane=%d, cursor=%d fbc=%d\n&quot;, wm-&gt;sr.plane, wm-&gt;sr.cursor, wm-&gt;sr.fbc)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Initial SR watermarks: plane=%d, cursor=%d fbc=%d\n"</q>,</td></tr>
<tr><th id="6068">6068</th><td>		      <a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::sr" title='g4x_wm_values::sr' data-ref="g4x_wm_values::sr" data-ref-filename="g4x_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a>, <a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::sr" title='g4x_wm_values::sr' data-ref="g4x_wm_values::sr" data-ref-filename="g4x_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a>, <a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::sr" title='g4x_wm_values::sr' data-ref="g4x_wm_values::sr" data-ref-filename="g4x_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a>);</td></tr>
<tr><th id="6069">6069</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Initial HPLL watermarks: plane=%d, SR cursor=%d fbc=%d\n&quot;, wm-&gt;hpll.plane, wm-&gt;hpll.cursor, wm-&gt;hpll.fbc)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Initial HPLL watermarks: plane=%d, SR cursor=%d fbc=%d\n"</q>,</td></tr>
<tr><th id="6070">6070</th><td>		      <a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll" title='g4x_wm_values::hpll' data-ref="g4x_wm_values::hpll" data-ref-filename="g4x_wm_values..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a>, <a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll" title='g4x_wm_values::hpll' data-ref="g4x_wm_values::hpll" data-ref-filename="g4x_wm_values..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a>, <a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll" title='g4x_wm_values::hpll' data-ref="g4x_wm_values::hpll" data-ref-filename="g4x_wm_values..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a>);</td></tr>
<tr><th id="6071">6071</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Initial SR=%s HPLL=%s FBC=%s\n&quot;, yesno(wm-&gt;cxsr), yesno(wm-&gt;hpll_en), yesno(wm-&gt;fbc_en))" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Initial SR=%s HPLL=%s FBC=%s\n"</q>,</td></tr>
<tr><th id="6072">6072</th><td>		      <a class="ref fn" href="i915_utils.h.html#yesno" title='yesno' data-ref="yesno" data-ref-filename="yesno">yesno</a>(<a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::cxsr" title='g4x_wm_values::cxsr' data-ref="g4x_wm_values::cxsr" data-ref-filename="g4x_wm_values..cxsr">cxsr</a>), <a class="ref fn" href="i915_utils.h.html#yesno" title='yesno' data-ref="yesno" data-ref-filename="yesno">yesno</a>(<a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::hpll_en" title='g4x_wm_values::hpll_en' data-ref="g4x_wm_values::hpll_en" data-ref-filename="g4x_wm_values..hpll_en">hpll_en</a>), <a class="ref fn" href="i915_utils.h.html#yesno" title='yesno' data-ref="yesno" data-ref-filename="yesno">yesno</a>(<a class="local col1 ref" href="#1041wm" title='wm' data-ref="1041wm" data-ref-filename="1041wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_wm_values::fbc_en" title='g4x_wm_values::fbc_en' data-ref="g4x_wm_values::fbc_en" data-ref-filename="g4x_wm_values..fbc_en">fbc_en</a>));</td></tr>
<tr><th id="6073">6073</th><td>}</td></tr>
<tr><th id="6074">6074</th><td></td></tr>
<tr><th id="6075">6075</th><td><em>void</em> <dfn class="decl def fn" id="g4x_wm_sanitize" title='g4x_wm_sanitize' data-ref="g4x_wm_sanitize" data-ref-filename="g4x_wm_sanitize">g4x_wm_sanitize</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="1051dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1051dev_priv" data-ref-filename="1051dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6076">6076</th><td>{</td></tr>
<tr><th id="6077">6077</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col2 decl" id="1052plane" title='plane' data-type='struct intel_plane *' data-ref="1052plane" data-ref-filename="1052plane">plane</dfn>;</td></tr>
<tr><th id="6078">6078</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col3 decl" id="1053crtc" title='crtc' data-type='struct intel_crtc *' data-ref="1053crtc" data-ref-filename="1053crtc">crtc</dfn>;</td></tr>
<tr><th id="6079">6079</th><td></td></tr>
<tr><th id="6080">6080</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_lock" title='mutex_lock' data-ref="mutex_lock" data-ref-filename="mutex_lock">mutex_lock</a>(&amp;<a class="local col1 ref" href="#1051dev_priv" title='dev_priv' data-ref="1051dev_priv" data-ref-filename="1051dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="6081">6081</th><td></td></tr>
<tr><th id="6082">6082</th><td>	<a class="macro" href="display/intel_display.h.html#260" title="for (plane = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list)-&gt;next); do { extern void __compiletime_assert_6082(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list)-&gt;next)), typeof(((typeof(*plane) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list)-&gt;next)), typeof(void))))) __compiletime_assert_6082(); } while (0); ((typeof(*plane) *)(__mptr - __builtin_offsetof(typeof(*plane), base.head))); }); &amp;plane-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list); plane = ({ void *__mptr = (void *)((plane)-&gt;base.head.next); do { extern void __compiletime_assert_6082(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((plane)-&gt;base.head.next)), typeof(((typeof(*(plane)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((plane)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_6082(); } while (0); ((typeof(*(plane)) *)(__mptr - __builtin_offsetof(typeof(*(plane)), base.head))); }))" data-ref="_M/for_each_intel_plane">for_each_intel_plane</a>(&amp;<a class="local col1 ref" href="#1051dev_priv" title='dev_priv' data-ref="1051dev_priv" data-ref-filename="1051dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col2 ref" href="#1052plane" title='plane' data-ref="1052plane" data-ref-filename="1052plane">plane</a>) {</td></tr>
<tr><th id="6083">6083</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col4 decl" id="1054crtc" title='crtc' data-type='struct intel_crtc *' data-ref="1054crtc" data-ref-filename="1054crtc">crtc</dfn> =</td></tr>
<tr><th id="6084">6084</th><td>			<a class="ref fn" href="intel_drv.h.html#intel_get_crtc_for_pipe" title='intel_get_crtc_for_pipe' data-ref="intel_get_crtc_for_pipe" data-ref-filename="intel_get_crtc_for_pipe">intel_get_crtc_for_pipe</a>(<a class="local col1 ref" href="#1051dev_priv" title='dev_priv' data-ref="1051dev_priv" data-ref-filename="1051dev_priv">dev_priv</a>, <a class="local col2 ref" href="#1052plane" title='plane' data-ref="1052plane" data-ref-filename="1052plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::pipe" title='intel_plane::pipe' data-ref="intel_plane::pipe" data-ref-filename="intel_plane..pipe">pipe</a>);</td></tr>
<tr><th id="6085">6085</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col5 decl" id="1055crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="1055crtc_state" data-ref-filename="1055crtc_state">crtc_state</dfn> =</td></tr>
<tr><th id="6086">6086</th><td>			<a class="macro" href="intel_drv.h.html#1049" title="({ void *__mptr = (void *)(crtc-&gt;base.state); do { extern void __compiletime_assert_6086(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc-&gt;base.state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc-&gt;base.state)), typeof(void))))) __compiletime_assert_6086(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); })" data-ref="_M/to_intel_crtc_state">to_intel_crtc_state</a>(<a class="local col4 ref" href="#1054crtc" title='crtc' data-ref="1054crtc" data-ref-filename="1054crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::state" title='drm_crtc::state' data-ref="drm_crtc::state" data-ref-filename="drm_crtc..state">state</a>);</td></tr>
<tr><th id="6087">6087</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col6 decl" id="1056plane_state" title='plane_state' data-type='struct intel_plane_state *' data-ref="1056plane_state" data-ref-filename="1056plane_state">plane_state</dfn> =</td></tr>
<tr><th id="6088">6088</th><td>			<a class="macro" href="intel_drv.h.html#1054" title="({ void *__mptr = (void *)(plane-&gt;base.state); do { extern void __compiletime_assert_6088(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(plane-&gt;base.state)), typeof(((struct intel_plane_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(plane-&gt;base.state)), typeof(void))))) __compiletime_assert_6088(); } while (0); ((struct intel_plane_state *)(__mptr - __builtin_offsetof(struct intel_plane_state, base))); })" data-ref="_M/to_intel_plane_state">to_intel_plane_state</a>(<a class="local col2 ref" href="#1052plane" title='plane' data-ref="1052plane" data-ref-filename="1052plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::state" title='drm_plane::state' data-ref="drm_plane::state" data-ref-filename="drm_plane..state">state</a>);</td></tr>
<tr><th id="6089">6089</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#g4x_wm_state" title='g4x_wm_state' data-ref="g4x_wm_state" data-ref-filename="g4x_wm_state">g4x_wm_state</a> *<dfn class="local col7 decl" id="1057wm_state" title='wm_state' data-type='struct g4x_wm_state *' data-ref="1057wm_state" data-ref-filename="1057wm_state">wm_state</dfn> = &amp;<a class="local col5 ref" href="#1055crtc_state" title='crtc_state' data-ref="1055crtc_state" data-ref-filename="1055crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="6090">6090</th><td>		<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col8 decl" id="1058plane_id" title='plane_id' data-type='enum plane_id' data-ref="1058plane_id" data-ref-filename="1058plane_id">plane_id</dfn> = <a class="local col2 ref" href="#1052plane" title='plane' data-ref="1052plane" data-ref-filename="1052plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>;</td></tr>
<tr><th id="6091">6091</th><td>		<em>int</em> <dfn class="local col9 decl" id="1059level" title='level' data-type='int' data-ref="1059level" data-ref-filename="1059level">level</dfn>;</td></tr>
<tr><th id="6092">6092</th><td></td></tr>
<tr><th id="6093">6093</th><td>		<b>if</b> (<a class="local col6 ref" href="#1056plane_state" title='plane_state' data-ref="1056plane_state" data-ref-filename="1056plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::visible" title='drm_plane_state::visible' data-ref="drm_plane_state::visible" data-ref-filename="drm_plane_state..visible">visible</a>)</td></tr>
<tr><th id="6094">6094</th><td>			<b>continue</b>;</td></tr>
<tr><th id="6095">6095</th><td></td></tr>
<tr><th id="6096">6096</th><td>		<b>for</b> (<a class="local col9 ref" href="#1059level" title='level' data-ref="1059level" data-ref-filename="1059level">level</a> = <var>0</var>; <a class="local col9 ref" href="#1059level" title='level' data-ref="1059level" data-ref-filename="1059level">level</a> &lt; <var>3</var>; <a class="local col9 ref" href="#1059level" title='level' data-ref="1059level" data-ref-filename="1059level">level</a>++) {</td></tr>
<tr><th id="6097">6097</th><td>			<b>struct</b> <a class="type" href="i915_drv.h.html#g4x_pipe_wm" title='g4x_pipe_wm' data-ref="g4x_pipe_wm" data-ref-filename="g4x_pipe_wm">g4x_pipe_wm</a> *<dfn class="local col0 decl" id="1060raw" title='raw' data-type='struct g4x_pipe_wm *' data-ref="1060raw" data-ref-filename="1060raw">raw</dfn> =</td></tr>
<tr><th id="6098">6098</th><td>				&amp;<a class="local col5 ref" href="#1055crtc_state" title='crtc_state' data-ref="1055crtc_state" data-ref-filename="1055crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="local col9 ref" href="#1059level" title='level' data-ref="1059level" data-ref-filename="1059level">level</a>];</td></tr>
<tr><th id="6099">6099</th><td></td></tr>
<tr><th id="6100">6100</th><td>			<a class="local col0 ref" href="#1060raw" title='raw' data-ref="1060raw" data-ref-filename="1060raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col8 ref" href="#1058plane_id" title='plane_id' data-ref="1058plane_id" data-ref-filename="1058plane_id">plane_id</a>] = <var>0</var>;</td></tr>
<tr><th id="6101">6101</th><td>			<a class="local col7 ref" href="#1057wm_state" title='wm_state' data-ref="1057wm_state" data-ref-filename="1057wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::wm" title='g4x_wm_state::wm' data-ref="g4x_wm_state::wm" data-ref-filename="g4x_wm_state..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col8 ref" href="#1058plane_id" title='plane_id' data-ref="1058plane_id" data-ref-filename="1058plane_id">plane_id</a>] = <var>0</var>;</td></tr>
<tr><th id="6102">6102</th><td>		}</td></tr>
<tr><th id="6103">6103</th><td></td></tr>
<tr><th id="6104">6104</th><td>		<b>if</b> (<a class="local col8 ref" href="#1058plane_id" title='plane_id' data-ref="1058plane_id" data-ref-filename="1058plane_id">plane_id</a> == <a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>) {</td></tr>
<tr><th id="6105">6105</th><td>			<b>for</b> (<a class="local col9 ref" href="#1059level" title='level' data-ref="1059level" data-ref-filename="1059level">level</a> = <var>0</var>; <a class="local col9 ref" href="#1059level" title='level' data-ref="1059level" data-ref-filename="1059level">level</a> &lt; <var>3</var>; <a class="local col9 ref" href="#1059level" title='level' data-ref="1059level" data-ref-filename="1059level">level</a>++) {</td></tr>
<tr><th id="6106">6106</th><td>				<b>struct</b> <a class="type" href="i915_drv.h.html#g4x_pipe_wm" title='g4x_pipe_wm' data-ref="g4x_pipe_wm" data-ref-filename="g4x_pipe_wm">g4x_pipe_wm</a> *<dfn class="local col1 decl" id="1061raw" title='raw' data-type='struct g4x_pipe_wm *' data-ref="1061raw" data-ref-filename="1061raw">raw</dfn> =</td></tr>
<tr><th id="6107">6107</th><td>					&amp;<a class="local col5 ref" href="#1055crtc_state" title='crtc_state' data-ref="1055crtc_state" data-ref-filename="1055crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="local col9 ref" href="#1059level" title='level' data-ref="1059level" data-ref-filename="1059level">level</a>];</td></tr>
<tr><th id="6108">6108</th><td>				<a class="local col1 ref" href="#1061raw" title='raw' data-ref="1061raw" data-ref-filename="1061raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::fbc" title='g4x_pipe_wm::fbc' data-ref="g4x_pipe_wm::fbc" data-ref-filename="g4x_pipe_wm..fbc">fbc</a> = <var>0</var>;</td></tr>
<tr><th id="6109">6109</th><td>			}</td></tr>
<tr><th id="6110">6110</th><td></td></tr>
<tr><th id="6111">6111</th><td>			<a class="local col7 ref" href="#1057wm_state" title='wm_state' data-ref="1057wm_state" data-ref-filename="1057wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::sr" title='g4x_wm_state::sr' data-ref="g4x_wm_state::sr" data-ref-filename="g4x_wm_state..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a> = <var>0</var>;</td></tr>
<tr><th id="6112">6112</th><td>			<a class="local col7 ref" href="#1057wm_state" title='wm_state' data-ref="1057wm_state" data-ref-filename="1057wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::hpll" title='g4x_wm_state::hpll' data-ref="g4x_wm_state::hpll" data-ref-filename="g4x_wm_state..hpll">hpll</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::fbc" title='g4x_sr_wm::fbc' data-ref="g4x_sr_wm::fbc" data-ref-filename="g4x_sr_wm..fbc">fbc</a> = <var>0</var>;</td></tr>
<tr><th id="6113">6113</th><td>			<a class="local col7 ref" href="#1057wm_state" title='wm_state' data-ref="1057wm_state" data-ref-filename="1057wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#g4x_wm_state::fbc_en" title='g4x_wm_state::fbc_en' data-ref="g4x_wm_state::fbc_en" data-ref-filename="g4x_wm_state..fbc_en">fbc_en</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="6114">6114</th><td>		}</td></tr>
<tr><th id="6115">6115</th><td>	}</td></tr>
<tr><th id="6116">6116</th><td></td></tr>
<tr><th id="6117">6117</th><td>	<a class="macro" href="display/intel_display.h.html#278" title="for (crtc = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next); do { extern void __compiletime_assert_6117(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(((typeof(*crtc) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(void))))) __compiletime_assert_6117(); } while (0); ((typeof(*crtc) *)(__mptr - __builtin_offsetof(typeof(*crtc), base.head))); }); &amp;crtc-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list); crtc = ({ void *__mptr = (void *)((crtc)-&gt;base.head.next); do { extern void __compiletime_assert_6117(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(((typeof(*(crtc)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_6117(); } while (0); ((typeof(*(crtc)) *)(__mptr - __builtin_offsetof(typeof(*(crtc)), base.head))); }))" data-ref="_M/for_each_intel_crtc">for_each_intel_crtc</a>(&amp;<a class="local col1 ref" href="#1051dev_priv" title='dev_priv' data-ref="1051dev_priv" data-ref-filename="1051dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col3 ref" href="#1053crtc" title='crtc' data-ref="1053crtc" data-ref-filename="1053crtc">crtc</a>) {</td></tr>
<tr><th id="6118">6118</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col2 decl" id="1062crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="1062crtc_state" data-ref-filename="1062crtc_state">crtc_state</dfn> =</td></tr>
<tr><th id="6119">6119</th><td>			<a class="macro" href="intel_drv.h.html#1049" title="({ void *__mptr = (void *)(crtc-&gt;base.state); do { extern void __compiletime_assert_6119(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc-&gt;base.state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc-&gt;base.state)), typeof(void))))) __compiletime_assert_6119(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); })" data-ref="_M/to_intel_crtc_state">to_intel_crtc_state</a>(<a class="local col3 ref" href="#1053crtc" title='crtc' data-ref="1053crtc" data-ref-filename="1053crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::state" title='drm_crtc::state' data-ref="drm_crtc::state" data-ref-filename="drm_crtc..state">state</a>);</td></tr>
<tr><th id="6120">6120</th><td></td></tr>
<tr><th id="6121">6121</th><td>		<a class="local col2 ref" href="#1062crtc_state" title='crtc_state' data-ref="1062crtc_state" data-ref-filename="1062crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::intermediate' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..intermediate">intermediate</a> =</td></tr>
<tr><th id="6122">6122</th><td>			<a class="local col2 ref" href="#1062crtc_state" title='crtc_state' data-ref="1062crtc_state" data-ref-filename="1062crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="6123">6123</th><td>		<a class="local col3 ref" href="#1053crtc" title='crtc' data-ref="1053crtc" data-ref-filename="1053crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::g4x" title='intel_crtc::(anonymous struct)::(anonymous union)::g4x' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::g4x" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..g4x">g4x</a> = <a class="local col2 ref" href="#1062crtc_state" title='crtc_state' data-ref="1062crtc_state" data-ref-filename="1062crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::g4x" title='intel_crtc_wm_state::(anonymous union)::g4x' data-ref="intel_crtc_wm_state::(anonymous)::g4x" data-ref-filename="intel_crtc_wm_state..(anonymous)..g4x">g4x</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="6124">6124</th><td>	}</td></tr>
<tr><th id="6125">6125</th><td></td></tr>
<tr><th id="6126">6126</th><td>	<a class="tu ref fn" href="#g4x_program_watermarks" title='g4x_program_watermarks' data-use='c' data-ref="g4x_program_watermarks" data-ref-filename="g4x_program_watermarks">g4x_program_watermarks</a>(<a class="local col1 ref" href="#1051dev_priv" title='dev_priv' data-ref="1051dev_priv" data-ref-filename="1051dev_priv">dev_priv</a>);</td></tr>
<tr><th id="6127">6127</th><td></td></tr>
<tr><th id="6128">6128</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_unlock" title='mutex_unlock' data-ref="mutex_unlock" data-ref-filename="mutex_unlock">mutex_unlock</a>(&amp;<a class="local col1 ref" href="#1051dev_priv" title='dev_priv' data-ref="1051dev_priv" data-ref-filename="1051dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="6129">6129</th><td>}</td></tr>
<tr><th id="6130">6130</th><td></td></tr>
<tr><th id="6131">6131</th><td><em>void</em> <dfn class="decl def fn" id="vlv_wm_get_hw_state" title='vlv_wm_get_hw_state' data-ref="vlv_wm_get_hw_state" data-ref-filename="vlv_wm_get_hw_state">vlv_wm_get_hw_state</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="1063dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1063dev_priv" data-ref-filename="1063dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6132">6132</th><td>{</td></tr>
<tr><th id="6133">6133</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#vlv_wm_values" title='vlv_wm_values' data-ref="vlv_wm_values" data-ref-filename="vlv_wm_values">vlv_wm_values</a> *<dfn class="local col4 decl" id="1064wm" title='wm' data-type='struct vlv_wm_values *' data-ref="1064wm" data-ref-filename="1064wm">wm</dfn> = &amp;<a class="local col3 ref" href="#1063dev_priv" title='dev_priv' data-ref="1063dev_priv" data-ref-filename="1063dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymousstruct)::(anonymous)::vlv" title='drm_i915_private::(anonymous struct)::(anonymous union)::vlv' data-ref="drm_i915_private::(anonymousstruct)::(anonymous)::vlv" data-ref-filename="drm_i915_private..(anonymousstruct)..(anonymous)..vlv">vlv</a>;</td></tr>
<tr><th id="6134">6134</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col5 decl" id="1065crtc" title='crtc' data-type='struct intel_crtc *' data-ref="1065crtc" data-ref-filename="1065crtc">crtc</dfn>;</td></tr>
<tr><th id="6135">6135</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="1066val" title='val' data-type='u32' data-ref="1066val" data-ref-filename="1066val">val</dfn>;</td></tr>
<tr><th id="6136">6136</th><td></td></tr>
<tr><th id="6137">6137</th><td>	<a class="tu ref fn" href="#vlv_read_wm_values" title='vlv_read_wm_values' data-use='c' data-ref="vlv_read_wm_values" data-ref-filename="vlv_read_wm_values">vlv_read_wm_values</a>(<a class="local col3 ref" href="#1063dev_priv" title='dev_priv' data-ref="1063dev_priv" data-ref-filename="1063dev_priv">dev_priv</a>, <a class="local col4 ref" href="#1064wm" title='wm' data-ref="1064wm" data-ref-filename="1064wm">wm</a>);</td></tr>
<tr><th id="6138">6138</th><td></td></tr>
<tr><th id="6139">6139</th><td>	<a class="local col4 ref" href="#1064wm" title='wm' data-ref="1064wm" data-ref-filename="1064wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::cxsr" title='vlv_wm_values::cxsr' data-ref="vlv_wm_values::cxsr" data-ref-filename="vlv_wm_values..cxsr">cxsr</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x6500) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3575" title="((const i915_reg_t){ .reg = (0x180000 + 0x6500) })" data-ref="_M/FW_BLC_SELF_VLV">FW_BLC_SELF_VLV</a>) &amp; <a class="macro" href="i915_reg.h.html#3576" title="(1 &lt;&lt; 15)" data-ref="_M/FW_CSPWRDWNEN">FW_CSPWRDWNEN</a>;</td></tr>
<tr><th id="6140">6140</th><td>	<a class="local col4 ref" href="#1064wm" title='wm' data-ref="1064wm" data-ref-filename="1064wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a> = <a class="enum" href="intel_drv.h.html#VLV_WM_LEVEL_PM2" title='VLV_WM_LEVEL_PM2' data-ref="VLV_WM_LEVEL_PM2" data-ref-filename="VLV_WM_LEVEL_PM2">VLV_WM_LEVEL_PM2</a>;</td></tr>
<tr><th id="6141">6141</th><td></td></tr>
<tr><th id="6142">6142</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col3 ref" href="#1063dev_priv" title='dev_priv' data-ref="1063dev_priv" data-ref-filename="1063dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="6143">6143</th><td>		<a class="ref fn" href="intel_sideband.h.html#vlv_punit_get" title='vlv_punit_get' data-ref="vlv_punit_get" data-ref-filename="vlv_punit_get">vlv_punit_get</a>(<a class="local col3 ref" href="#1063dev_priv" title='dev_priv' data-ref="1063dev_priv" data-ref-filename="1063dev_priv">dev_priv</a>);</td></tr>
<tr><th id="6144">6144</th><td></td></tr>
<tr><th id="6145">6145</th><td>		<a class="local col6 ref" href="#1066val" title='val' data-ref="1066val" data-ref-filename="1066val">val</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col3 ref" href="#1063dev_priv" title='dev_priv' data-ref="1063dev_priv" data-ref-filename="1063dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1136" title="0x36" data-ref="_M/PUNIT_REG_DSPSSPM">PUNIT_REG_DSPSSPM</a>);</td></tr>
<tr><th id="6146">6146</th><td>		<b>if</b> (<a class="local col6 ref" href="#1066val" title='val' data-ref="1066val" data-ref-filename="1066val">val</a> &amp; <a class="macro" href="i915_reg.h.html#1147" title="(1 &lt;&lt; 6)" data-ref="_M/DSP_MAXFIFO_PM5_ENABLE">DSP_MAXFIFO_PM5_ENABLE</a>)</td></tr>
<tr><th id="6147">6147</th><td>			<a class="local col4 ref" href="#1064wm" title='wm' data-ref="1064wm" data-ref-filename="1064wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a> = <a class="enum" href="intel_drv.h.html#VLV_WM_LEVEL_PM5" title='VLV_WM_LEVEL_PM5' data-ref="VLV_WM_LEVEL_PM5" data-ref-filename="VLV_WM_LEVEL_PM5">VLV_WM_LEVEL_PM5</a>;</td></tr>
<tr><th id="6148">6148</th><td></td></tr>
<tr><th id="6149">6149</th><td>		<i>/*</i></td></tr>
<tr><th id="6150">6150</th><td><i>		 * If DDR DVFS is disabled in the BIOS, Punit</i></td></tr>
<tr><th id="6151">6151</th><td><i>		 * will never ack the request. So if that happens</i></td></tr>
<tr><th id="6152">6152</th><td><i>		 * assume we don't have to enable/disable DDR DVFS</i></td></tr>
<tr><th id="6153">6153</th><td><i>		 * dynamically. To test that just set the REQ_ACK</i></td></tr>
<tr><th id="6154">6154</th><td><i>		 * bit to poke the Punit, but don't change the</i></td></tr>
<tr><th id="6155">6155</th><td><i>		 * HIGH/LOW bits so that we don't actually change</i></td></tr>
<tr><th id="6156">6156</th><td><i>		 * the current state.</i></td></tr>
<tr><th id="6157">6157</th><td><i>		 */</i></td></tr>
<tr><th id="6158">6158</th><td>		<a class="local col6 ref" href="#1066val" title='val' data-ref="1066val" data-ref-filename="1066val">val</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col3 ref" href="#1063dev_priv" title='dev_priv' data-ref="1063dev_priv" data-ref-filename="1063dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1225" title="0x139" data-ref="_M/PUNIT_REG_DDR_SETUP2">PUNIT_REG_DDR_SETUP2</a>);</td></tr>
<tr><th id="6159">6159</th><td>		<a class="local col6 ref" href="#1066val" title='val' data-ref="1066val" data-ref-filename="1066val">val</a> |= <a class="macro" href="i915_reg.h.html#1226" title="(1 &lt;&lt; 8)" data-ref="_M/FORCE_DDR_FREQ_REQ_ACK">FORCE_DDR_FREQ_REQ_ACK</a>;</td></tr>
<tr><th id="6160">6160</th><td>		<a class="ref fn" href="intel_sideband.h.html#vlv_punit_write" title='vlv_punit_write' data-ref="vlv_punit_write" data-ref-filename="vlv_punit_write">vlv_punit_write</a>(<a class="local col3 ref" href="#1063dev_priv" title='dev_priv' data-ref="1063dev_priv" data-ref-filename="1063dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1225" title="0x139" data-ref="_M/PUNIT_REG_DDR_SETUP2">PUNIT_REG_DDR_SETUP2</a>, <a class="local col6 ref" href="#1066val" title='val' data-ref="1066val" data-ref-filename="1066val">val</a>);</td></tr>
<tr><th id="6161">6161</th><td></td></tr>
<tr><th id="6162">6162</th><td>		<b>if</b> (<a class="macro" href="i915_utils.h.html#285" title="({ const ktime_t end__ = ((ktime_get_raw()) + (1000ll * (((3) * 1000)))); long wait__ = ((10)); int ret__; do { _cond_resched(); } while (0); for (;;) { const bool expired__ = ktime_after(ktime_get_raw(), end__); ; __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); if ((((vlv_punit_read(dev_priv, 0x139) &amp; (1 &lt;&lt; 8)) == 0))) { ret__ = 0; break; } if (expired__) { ret__ = -110; break; } usleep_range(wait__, wait__ * 2); if (wait__ &lt; ((1000))) wait__ &lt;&lt;= 1; } ret__; })" data-ref="_M/wait_for">wait_for</a>((<a class="ref fn" href="intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col3 ref" href="#1063dev_priv" title='dev_priv' data-ref="1063dev_priv" data-ref-filename="1063dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1225" title="0x139" data-ref="_M/PUNIT_REG_DDR_SETUP2">PUNIT_REG_DDR_SETUP2</a>) &amp;</td></tr>
<tr><th id="6163">6163</th><td>			      <a class="macro" href="i915_reg.h.html#1226" title="(1 &lt;&lt; 8)" data-ref="_M/FORCE_DDR_FREQ_REQ_ACK">FORCE_DDR_FREQ_REQ_ACK</a>) == <var>0</var>, <var>3</var>)) {</td></tr>
<tr><th id="6164">6164</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Punit not acking DDR DVFS request, &quot; &quot;assuming DDR DVFS is disabled\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Punit not acking DDR DVFS request, "</q></td></tr>
<tr><th id="6165">6165</th><td>				      <q>"assuming DDR DVFS is disabled\n"</q>);</td></tr>
<tr><th id="6166">6166</th><td>			<a class="local col3 ref" href="#1063dev_priv" title='dev_priv' data-ref="1063dev_priv" data-ref-filename="1063dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::max_level" title='drm_i915_private::(anonymous struct)::max_level' data-ref="drm_i915_private::(anonymous)::max_level" data-ref-filename="drm_i915_private..(anonymous)..max_level">max_level</a> = <a class="enum" href="intel_drv.h.html#VLV_WM_LEVEL_PM5" title='VLV_WM_LEVEL_PM5' data-ref="VLV_WM_LEVEL_PM5" data-ref-filename="VLV_WM_LEVEL_PM5">VLV_WM_LEVEL_PM5</a>;</td></tr>
<tr><th id="6167">6167</th><td>		} <b>else</b> {</td></tr>
<tr><th id="6168">6168</th><td>			<a class="local col6 ref" href="#1066val" title='val' data-ref="1066val" data-ref-filename="1066val">val</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col3 ref" href="#1063dev_priv" title='dev_priv' data-ref="1063dev_priv" data-ref-filename="1063dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1225" title="0x139" data-ref="_M/PUNIT_REG_DDR_SETUP2">PUNIT_REG_DDR_SETUP2</a>);</td></tr>
<tr><th id="6169">6169</th><td>			<b>if</b> ((<a class="local col6 ref" href="#1066val" title='val' data-ref="1066val" data-ref-filename="1066val">val</a> &amp; <a class="macro" href="i915_reg.h.html#1228" title="(1 &lt;&lt; 0)" data-ref="_M/FORCE_DDR_HIGH_FREQ">FORCE_DDR_HIGH_FREQ</a>) == <var>0</var>)</td></tr>
<tr><th id="6170">6170</th><td>				<a class="local col4 ref" href="#1064wm" title='wm' data-ref="1064wm" data-ref-filename="1064wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a> = <a class="enum" href="intel_drv.h.html#VLV_WM_LEVEL_DDR_DVFS" title='VLV_WM_LEVEL_DDR_DVFS' data-ref="VLV_WM_LEVEL_DDR_DVFS" data-ref-filename="VLV_WM_LEVEL_DDR_DVFS">VLV_WM_LEVEL_DDR_DVFS</a>;</td></tr>
<tr><th id="6171">6171</th><td>		}</td></tr>
<tr><th id="6172">6172</th><td></td></tr>
<tr><th id="6173">6173</th><td>		<a class="ref fn" href="intel_sideband.h.html#vlv_punit_put" title='vlv_punit_put' data-ref="vlv_punit_put" data-ref-filename="vlv_punit_put">vlv_punit_put</a>(<a class="local col3 ref" href="#1063dev_priv" title='dev_priv' data-ref="1063dev_priv" data-ref-filename="1063dev_priv">dev_priv</a>);</td></tr>
<tr><th id="6174">6174</th><td>	}</td></tr>
<tr><th id="6175">6175</th><td></td></tr>
<tr><th id="6176">6176</th><td>	<a class="macro" href="display/intel_display.h.html#278" title="for (crtc = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next); do { extern void __compiletime_assert_6176(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(((typeof(*crtc) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(void))))) __compiletime_assert_6176(); } while (0); ((typeof(*crtc) *)(__mptr - __builtin_offsetof(typeof(*crtc), base.head))); }); &amp;crtc-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list); crtc = ({ void *__mptr = (void *)((crtc)-&gt;base.head.next); do { extern void __compiletime_assert_6176(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(((typeof(*(crtc)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_6176(); } while (0); ((typeof(*(crtc)) *)(__mptr - __builtin_offsetof(typeof(*(crtc)), base.head))); }))" data-ref="_M/for_each_intel_crtc">for_each_intel_crtc</a>(&amp;<a class="local col3 ref" href="#1063dev_priv" title='dev_priv' data-ref="1063dev_priv" data-ref-filename="1063dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col5 ref" href="#1065crtc" title='crtc' data-ref="1065crtc" data-ref-filename="1065crtc">crtc</a>) {</td></tr>
<tr><th id="6177">6177</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col7 decl" id="1067crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="1067crtc_state" data-ref-filename="1067crtc_state">crtc_state</dfn> =</td></tr>
<tr><th id="6178">6178</th><td>			<a class="macro" href="intel_drv.h.html#1049" title="({ void *__mptr = (void *)(crtc-&gt;base.state); do { extern void __compiletime_assert_6178(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc-&gt;base.state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc-&gt;base.state)), typeof(void))))) __compiletime_assert_6178(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); })" data-ref="_M/to_intel_crtc_state">to_intel_crtc_state</a>(<a class="local col5 ref" href="#1065crtc" title='crtc' data-ref="1065crtc" data-ref-filename="1065crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::state" title='drm_crtc::state' data-ref="drm_crtc::state" data-ref-filename="drm_crtc..state">state</a>);</td></tr>
<tr><th id="6179">6179</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#vlv_wm_state" title='vlv_wm_state' data-ref="vlv_wm_state" data-ref-filename="vlv_wm_state">vlv_wm_state</a> *<dfn class="local col8 decl" id="1068active" title='active' data-type='struct vlv_wm_state *' data-ref="1068active" data-ref-filename="1068active">active</dfn> = &amp;<a class="local col5 ref" href="#1065crtc" title='crtc' data-ref="1065crtc" data-ref-filename="1065crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::vlv" title='intel_crtc::(anonymous struct)::(anonymous union)::vlv' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::vlv" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..vlv">vlv</a>;</td></tr>
<tr><th id="6180">6180</th><td>		<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#vlv_fifo_state" title='vlv_fifo_state' data-ref="vlv_fifo_state" data-ref-filename="vlv_fifo_state">vlv_fifo_state</a> *<dfn class="local col9 decl" id="1069fifo_state" title='fifo_state' data-type='const struct vlv_fifo_state *' data-ref="1069fifo_state" data-ref-filename="1069fifo_state">fifo_state</dfn> =</td></tr>
<tr><th id="6181">6181</th><td>			&amp;<a class="local col7 ref" href="#1067crtc_state" title='crtc_state' data-ref="1067crtc_state" data-ref-filename="1067crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::fifo_state" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::fifo_state' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::fifo_state" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..fifo_state">fifo_state</a>;</td></tr>
<tr><th id="6182">6182</th><td>		<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col0 decl" id="1070pipe" title='pipe' data-type='enum pipe' data-ref="1070pipe" data-ref-filename="1070pipe">pipe</dfn> = <a class="local col5 ref" href="#1065crtc" title='crtc' data-ref="1065crtc" data-ref-filename="1065crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::pipe" title='intel_crtc::pipe' data-ref="intel_crtc::pipe" data-ref-filename="intel_crtc..pipe">pipe</a>;</td></tr>
<tr><th id="6183">6183</th><td>		<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col1 decl" id="1071plane_id" title='plane_id' data-type='enum plane_id' data-ref="1071plane_id" data-ref-filename="1071plane_id">plane_id</dfn>;</td></tr>
<tr><th id="6184">6184</th><td>		<em>int</em> <dfn class="local col2 decl" id="1072level" title='level' data-type='int' data-ref="1072level" data-ref-filename="1072level">level</dfn>;</td></tr>
<tr><th id="6185">6185</th><td></td></tr>
<tr><th id="6186">6186</th><td>		<a class="tu ref fn" href="#vlv_get_fifo_size" title='vlv_get_fifo_size' data-use='c' data-ref="vlv_get_fifo_size" data-ref-filename="vlv_get_fifo_size">vlv_get_fifo_size</a>(<a class="local col7 ref" href="#1067crtc_state" title='crtc_state' data-ref="1067crtc_state" data-ref-filename="1067crtc_state">crtc_state</a>);</td></tr>
<tr><th id="6187">6187</th><td></td></tr>
<tr><th id="6188">6188</th><td>		<a class="local col8 ref" href="#1068active" title='active' data-ref="1068active" data-ref-filename="1068active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::num_levels" title='vlv_wm_state::num_levels' data-ref="vlv_wm_state::num_levels" data-ref-filename="vlv_wm_state..num_levels">num_levels</a> = <a class="local col4 ref" href="#1064wm" title='wm' data-ref="1064wm" data-ref-filename="1064wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a> + <var>1</var>;</td></tr>
<tr><th id="6189">6189</th><td>		<a class="local col8 ref" href="#1068active" title='active' data-ref="1068active" data-ref-filename="1068active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::cxsr" title='vlv_wm_state::cxsr' data-ref="vlv_wm_state::cxsr" data-ref-filename="vlv_wm_state..cxsr">cxsr</a> = <a class="local col4 ref" href="#1064wm" title='wm' data-ref="1064wm" data-ref-filename="1064wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::cxsr" title='vlv_wm_values::cxsr' data-ref="vlv_wm_values::cxsr" data-ref-filename="vlv_wm_values..cxsr">cxsr</a>;</td></tr>
<tr><th id="6190">6190</th><td></td></tr>
<tr><th id="6191">6191</th><td>		<b>for</b> (<a class="local col2 ref" href="#1072level" title='level' data-ref="1072level" data-ref-filename="1072level">level</a> = <var>0</var>; <a class="local col2 ref" href="#1072level" title='level' data-ref="1072level" data-ref-filename="1072level">level</a> &lt; <a class="local col8 ref" href="#1068active" title='active' data-ref="1068active" data-ref-filename="1068active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::num_levels" title='vlv_wm_state::num_levels' data-ref="vlv_wm_state::num_levels" data-ref-filename="vlv_wm_state..num_levels">num_levels</a>; <a class="local col2 ref" href="#1072level" title='level' data-ref="1072level" data-ref-filename="1072level">level</a>++) {</td></tr>
<tr><th id="6192">6192</th><td>			<b>struct</b> <a class="type" href="i915_drv.h.html#g4x_pipe_wm" title='g4x_pipe_wm' data-ref="g4x_pipe_wm" data-ref-filename="g4x_pipe_wm">g4x_pipe_wm</a> *<dfn class="local col3 decl" id="1073raw" title='raw' data-type='struct g4x_pipe_wm *' data-ref="1073raw" data-ref-filename="1073raw">raw</dfn> =</td></tr>
<tr><th id="6193">6193</th><td>				&amp;<a class="local col7 ref" href="#1067crtc_state" title='crtc_state' data-ref="1067crtc_state" data-ref-filename="1067crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="local col2 ref" href="#1072level" title='level' data-ref="1072level" data-ref-filename="1072level">level</a>];</td></tr>
<tr><th id="6194">6194</th><td></td></tr>
<tr><th id="6195">6195</th><td>			<a class="local col8 ref" href="#1068active" title='active' data-ref="1068active" data-ref-filename="1068active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::sr" title='vlv_wm_state::sr' data-ref="vlv_wm_state::sr" data-ref-filename="vlv_wm_state..sr">sr</a>[<a class="local col2 ref" href="#1072level" title='level' data-ref="1072level" data-ref-filename="1072level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a> = <a class="local col4 ref" href="#1064wm" title='wm' data-ref="1064wm" data-ref-filename="1064wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::sr" title='vlv_wm_values::sr' data-ref="vlv_wm_values::sr" data-ref-filename="vlv_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a>;</td></tr>
<tr><th id="6196">6196</th><td>			<a class="local col8 ref" href="#1068active" title='active' data-ref="1068active" data-ref-filename="1068active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::sr" title='vlv_wm_state::sr' data-ref="vlv_wm_state::sr" data-ref-filename="vlv_wm_state..sr">sr</a>[<a class="local col2 ref" href="#1072level" title='level' data-ref="1072level" data-ref-filename="1072level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a> = <a class="local col4 ref" href="#1064wm" title='wm' data-ref="1064wm" data-ref-filename="1064wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::sr" title='vlv_wm_values::sr' data-ref="vlv_wm_values::sr" data-ref-filename="vlv_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a>;</td></tr>
<tr><th id="6197">6197</th><td></td></tr>
<tr><th id="6198">6198</th><td>			<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col5 ref" href="#1065crtc" title='crtc' data-ref="1065crtc" data-ref-filename="1065crtc">crtc</a>, <a class="local col1 ref" href="#1071plane_id" title='plane_id' data-ref="1071plane_id" data-ref-filename="1071plane_id">plane_id</a>) {</td></tr>
<tr><th id="6199">6199</th><td>				<a class="local col8 ref" href="#1068active" title='active' data-ref="1068active" data-ref-filename="1068active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::wm" title='vlv_wm_state::wm' data-ref="vlv_wm_state::wm" data-ref-filename="vlv_wm_state..wm">wm</a>[<a class="local col2 ref" href="#1072level" title='level' data-ref="1072level" data-ref-filename="1072level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col1 ref" href="#1071plane_id" title='plane_id' data-ref="1071plane_id" data-ref-filename="1071plane_id">plane_id</a>] =</td></tr>
<tr><th id="6200">6200</th><td>					<a class="local col4 ref" href="#1064wm" title='wm' data-ref="1064wm" data-ref-filename="1064wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="local col0 ref" href="#1070pipe" title='pipe' data-ref="1070pipe" data-ref-filename="1070pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col1 ref" href="#1071plane_id" title='plane_id' data-ref="1071plane_id" data-ref-filename="1071plane_id">plane_id</a>];</td></tr>
<tr><th id="6201">6201</th><td></td></tr>
<tr><th id="6202">6202</th><td>				<a class="local col3 ref" href="#1073raw" title='raw' data-ref="1073raw" data-ref-filename="1073raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col1 ref" href="#1071plane_id" title='plane_id' data-ref="1071plane_id" data-ref-filename="1071plane_id">plane_id</a>] =</td></tr>
<tr><th id="6203">6203</th><td>					<a class="tu ref fn" href="#vlv_invert_wm_value" title='vlv_invert_wm_value' data-use='c' data-ref="vlv_invert_wm_value" data-ref-filename="vlv_invert_wm_value">vlv_invert_wm_value</a>(<a class="local col8 ref" href="#1068active" title='active' data-ref="1068active" data-ref-filename="1068active">active</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::wm" title='vlv_wm_state::wm' data-ref="vlv_wm_state::wm" data-ref-filename="vlv_wm_state..wm">wm</a>[<a class="local col2 ref" href="#1072level" title='level' data-ref="1072level" data-ref-filename="1072level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col1 ref" href="#1071plane_id" title='plane_id' data-ref="1071plane_id" data-ref-filename="1071plane_id">plane_id</a>],</td></tr>
<tr><th id="6204">6204</th><td>							    <a class="local col9 ref" href="#1069fifo_state" title='fifo_state' data-ref="1069fifo_state" data-ref-filename="1069fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="local col1 ref" href="#1071plane_id" title='plane_id' data-ref="1071plane_id" data-ref-filename="1071plane_id">plane_id</a>]);</td></tr>
<tr><th id="6205">6205</th><td>			}</td></tr>
<tr><th id="6206">6206</th><td>		}</td></tr>
<tr><th id="6207">6207</th><td></td></tr>
<tr><th id="6208">6208</th><td>		<a class="macro" href="display/intel_display.h.html#153" title="for ((plane_id) = PLANE_PRIMARY; (plane_id) &lt; I915_MAX_PLANES; (plane_id)++) if (!((crtc)-&gt;plane_ids_mask &amp; ((((1UL))) &lt;&lt; (plane_id)))) {} else" data-ref="_M/for_each_plane_id_on_crtc">for_each_plane_id_on_crtc</a>(<a class="local col5 ref" href="#1065crtc" title='crtc' data-ref="1065crtc" data-ref-filename="1065crtc">crtc</a>, <a class="local col1 ref" href="#1071plane_id" title='plane_id' data-ref="1071plane_id" data-ref-filename="1071plane_id">plane_id</a>)</td></tr>
<tr><th id="6209">6209</th><td>			<a class="tu ref fn" href="#vlv_raw_plane_wm_set" title='vlv_raw_plane_wm_set' data-use='c' data-ref="vlv_raw_plane_wm_set" data-ref-filename="vlv_raw_plane_wm_set">vlv_raw_plane_wm_set</a>(<a class="local col7 ref" href="#1067crtc_state" title='crtc_state' data-ref="1067crtc_state" data-ref-filename="1067crtc_state">crtc_state</a>, <a class="local col2 ref" href="#1072level" title='level' data-ref="1072level" data-ref-filename="1072level">level</a>,</td></tr>
<tr><th id="6210">6210</th><td>					     <a class="local col1 ref" href="#1071plane_id" title='plane_id' data-ref="1071plane_id" data-ref-filename="1071plane_id">plane_id</a>, <a class="macro" href="../../../../include/linux/limits.h.html#8" title="((unsigned short)~0U)" data-ref="_M/USHRT_MAX">USHRT_MAX</a>);</td></tr>
<tr><th id="6211">6211</th><td>		<a class="tu ref fn" href="#vlv_invalidate_wms" title='vlv_invalidate_wms' data-use='c' data-ref="vlv_invalidate_wms" data-ref-filename="vlv_invalidate_wms">vlv_invalidate_wms</a>(<a class="local col5 ref" href="#1065crtc" title='crtc' data-ref="1065crtc" data-ref-filename="1065crtc">crtc</a>, <a class="local col8 ref" href="#1068active" title='active' data-ref="1068active" data-ref-filename="1068active">active</a>, <a class="local col2 ref" href="#1072level" title='level' data-ref="1072level" data-ref-filename="1072level">level</a>);</td></tr>
<tr><th id="6212">6212</th><td></td></tr>
<tr><th id="6213">6213</th><td>		<a class="local col7 ref" href="#1067crtc_state" title='crtc_state' data-ref="1067crtc_state" data-ref-filename="1067crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a> = *<a class="local col8 ref" href="#1068active" title='active' data-ref="1068active" data-ref-filename="1068active">active</a>;</td></tr>
<tr><th id="6214">6214</th><td>		<a class="local col7 ref" href="#1067crtc_state" title='crtc_state' data-ref="1067crtc_state" data-ref-filename="1067crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::intermediate' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..intermediate">intermediate</a> = *<a class="local col8 ref" href="#1068active" title='active' data-ref="1068active" data-ref-filename="1068active">active</a>;</td></tr>
<tr><th id="6215">6215</th><td></td></tr>
<tr><th id="6216">6216</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Initial watermarks: pipe %c, plane=%d, cursor=%d, sprite0=%d, sprite1=%d\n&quot;, ((pipe) + &apos;A&apos;), wm-&gt;pipe[pipe].plane[PLANE_PRIMARY], wm-&gt;pipe[pipe].plane[PLANE_CURSOR], wm-&gt;pipe[pipe].plane[PLANE_SPRITE0], wm-&gt;pipe[pipe].plane[PLANE_SPRITE1])" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Initial watermarks: pipe %c, plane=%d, cursor=%d, sprite0=%d, sprite1=%d\n"</q>,</td></tr>
<tr><th id="6217">6217</th><td>			      pipe_name(<a class="local col0 ref" href="#1070pipe" title='pipe' data-ref="1070pipe" data-ref-filename="1070pipe">pipe</a>),</td></tr>
<tr><th id="6218">6218</th><td>			      <a class="local col4 ref" href="#1064wm" title='wm' data-ref="1064wm" data-ref-filename="1064wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="local col0 ref" href="#1070pipe" title='pipe' data-ref="1070pipe" data-ref-filename="1070pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_PRIMARY" title='PLANE_PRIMARY' data-ref="PLANE_PRIMARY" data-ref-filename="PLANE_PRIMARY">PLANE_PRIMARY</a>],</td></tr>
<tr><th id="6219">6219</th><td>			      <a class="local col4 ref" href="#1064wm" title='wm' data-ref="1064wm" data-ref-filename="1064wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="local col0 ref" href="#1070pipe" title='pipe' data-ref="1070pipe" data-ref-filename="1070pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_CURSOR" title='PLANE_CURSOR' data-ref="PLANE_CURSOR" data-ref-filename="PLANE_CURSOR">PLANE_CURSOR</a>],</td></tr>
<tr><th id="6220">6220</th><td>			      <a class="local col4 ref" href="#1064wm" title='wm' data-ref="1064wm" data-ref-filename="1064wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="local col0 ref" href="#1070pipe" title='pipe' data-ref="1070pipe" data-ref-filename="1070pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE0" title='PLANE_SPRITE0' data-ref="PLANE_SPRITE0" data-ref-filename="PLANE_SPRITE0">PLANE_SPRITE0</a>],</td></tr>
<tr><th id="6221">6221</th><td>			      <a class="local col4 ref" href="#1064wm" title='wm' data-ref="1064wm" data-ref-filename="1064wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::pipe" title='vlv_wm_values::pipe' data-ref="vlv_wm_values::pipe" data-ref-filename="vlv_wm_values..pipe">pipe</a>[<a class="local col0 ref" href="#1070pipe" title='pipe' data-ref="1070pipe" data-ref-filename="1070pipe">pipe</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="enum" href="display/intel_display.h.html#PLANE_SPRITE1" title='PLANE_SPRITE1' data-ref="PLANE_SPRITE1" data-ref-filename="PLANE_SPRITE1">PLANE_SPRITE1</a>]);</td></tr>
<tr><th id="6222">6222</th><td>	}</td></tr>
<tr><th id="6223">6223</th><td></td></tr>
<tr><th id="6224">6224</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Initial watermarks: SR plane=%d, SR cursor=%d level=%d cxsr=%d\n&quot;, wm-&gt;sr.plane, wm-&gt;sr.cursor, wm-&gt;level, wm-&gt;cxsr)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Initial watermarks: SR plane=%d, SR cursor=%d level=%d cxsr=%d\n"</q>,</td></tr>
<tr><th id="6225">6225</th><td>		      <a class="local col4 ref" href="#1064wm" title='wm' data-ref="1064wm" data-ref-filename="1064wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::sr" title='vlv_wm_values::sr' data-ref="vlv_wm_values::sr" data-ref-filename="vlv_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::plane" title='g4x_sr_wm::plane' data-ref="g4x_sr_wm::plane" data-ref-filename="g4x_sr_wm..plane">plane</a>, <a class="local col4 ref" href="#1064wm" title='wm' data-ref="1064wm" data-ref-filename="1064wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::sr" title='vlv_wm_values::sr' data-ref="vlv_wm_values::sr" data-ref-filename="vlv_wm_values..sr">sr</a>.<a class="ref field" href="i915_drv.h.html#g4x_sr_wm::cursor" title='g4x_sr_wm::cursor' data-ref="g4x_sr_wm::cursor" data-ref-filename="g4x_sr_wm..cursor">cursor</a>, <a class="local col4 ref" href="#1064wm" title='wm' data-ref="1064wm" data-ref-filename="1064wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::level" title='vlv_wm_values::level' data-ref="vlv_wm_values::level" data-ref-filename="vlv_wm_values..level">level</a>, <a class="local col4 ref" href="#1064wm" title='wm' data-ref="1064wm" data-ref-filename="1064wm">wm</a>-&gt;<a class="ref field" href="i915_drv.h.html#vlv_wm_values::cxsr" title='vlv_wm_values::cxsr' data-ref="vlv_wm_values::cxsr" data-ref-filename="vlv_wm_values..cxsr">cxsr</a>);</td></tr>
<tr><th id="6226">6226</th><td>}</td></tr>
<tr><th id="6227">6227</th><td></td></tr>
<tr><th id="6228">6228</th><td><em>void</em> <dfn class="decl def fn" id="vlv_wm_sanitize" title='vlv_wm_sanitize' data-ref="vlv_wm_sanitize" data-ref-filename="vlv_wm_sanitize">vlv_wm_sanitize</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="1074dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1074dev_priv" data-ref-filename="1074dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6229">6229</th><td>{</td></tr>
<tr><th id="6230">6230</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane" title='intel_plane' data-ref="intel_plane" data-ref-filename="intel_plane">intel_plane</a> *<dfn class="local col5 decl" id="1075plane" title='plane' data-type='struct intel_plane *' data-ref="1075plane" data-ref-filename="1075plane">plane</dfn>;</td></tr>
<tr><th id="6231">6231</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col6 decl" id="1076crtc" title='crtc' data-type='struct intel_crtc *' data-ref="1076crtc" data-ref-filename="1076crtc">crtc</dfn>;</td></tr>
<tr><th id="6232">6232</th><td></td></tr>
<tr><th id="6233">6233</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_lock" title='mutex_lock' data-ref="mutex_lock" data-ref-filename="mutex_lock">mutex_lock</a>(&amp;<a class="local col4 ref" href="#1074dev_priv" title='dev_priv' data-ref="1074dev_priv" data-ref-filename="1074dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="6234">6234</th><td></td></tr>
<tr><th id="6235">6235</th><td>	<a class="macro" href="display/intel_display.h.html#260" title="for (plane = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list)-&gt;next); do { extern void __compiletime_assert_6235(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list)-&gt;next)), typeof(((typeof(*plane) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list)-&gt;next)), typeof(void))))) __compiletime_assert_6235(); } while (0); ((typeof(*plane) *)(__mptr - __builtin_offsetof(typeof(*plane), base.head))); }); &amp;plane-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.plane_list); plane = ({ void *__mptr = (void *)((plane)-&gt;base.head.next); do { extern void __compiletime_assert_6235(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((plane)-&gt;base.head.next)), typeof(((typeof(*(plane)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((plane)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_6235(); } while (0); ((typeof(*(plane)) *)(__mptr - __builtin_offsetof(typeof(*(plane)), base.head))); }))" data-ref="_M/for_each_intel_plane">for_each_intel_plane</a>(&amp;<a class="local col4 ref" href="#1074dev_priv" title='dev_priv' data-ref="1074dev_priv" data-ref-filename="1074dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col5 ref" href="#1075plane" title='plane' data-ref="1075plane" data-ref-filename="1075plane">plane</a>) {</td></tr>
<tr><th id="6236">6236</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col7 decl" id="1077crtc" title='crtc' data-type='struct intel_crtc *' data-ref="1077crtc" data-ref-filename="1077crtc">crtc</dfn> =</td></tr>
<tr><th id="6237">6237</th><td>			<a class="ref fn" href="intel_drv.h.html#intel_get_crtc_for_pipe" title='intel_get_crtc_for_pipe' data-ref="intel_get_crtc_for_pipe" data-ref-filename="intel_get_crtc_for_pipe">intel_get_crtc_for_pipe</a>(<a class="local col4 ref" href="#1074dev_priv" title='dev_priv' data-ref="1074dev_priv" data-ref-filename="1074dev_priv">dev_priv</a>, <a class="local col5 ref" href="#1075plane" title='plane' data-ref="1075plane" data-ref-filename="1075plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::pipe" title='intel_plane::pipe' data-ref="intel_plane::pipe" data-ref-filename="intel_plane..pipe">pipe</a>);</td></tr>
<tr><th id="6238">6238</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col8 decl" id="1078crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="1078crtc_state" data-ref-filename="1078crtc_state">crtc_state</dfn> =</td></tr>
<tr><th id="6239">6239</th><td>			<a class="macro" href="intel_drv.h.html#1049" title="({ void *__mptr = (void *)(crtc-&gt;base.state); do { extern void __compiletime_assert_6239(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc-&gt;base.state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc-&gt;base.state)), typeof(void))))) __compiletime_assert_6239(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); })" data-ref="_M/to_intel_crtc_state">to_intel_crtc_state</a>(<a class="local col7 ref" href="#1077crtc" title='crtc' data-ref="1077crtc" data-ref-filename="1077crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::state" title='drm_crtc::state' data-ref="drm_crtc::state" data-ref-filename="drm_crtc..state">state</a>);</td></tr>
<tr><th id="6240">6240</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#intel_plane_state" title='intel_plane_state' data-ref="intel_plane_state" data-ref-filename="intel_plane_state">intel_plane_state</a> *<dfn class="local col9 decl" id="1079plane_state" title='plane_state' data-type='struct intel_plane_state *' data-ref="1079plane_state" data-ref-filename="1079plane_state">plane_state</dfn> =</td></tr>
<tr><th id="6241">6241</th><td>			<a class="macro" href="intel_drv.h.html#1054" title="({ void *__mptr = (void *)(plane-&gt;base.state); do { extern void __compiletime_assert_6241(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(plane-&gt;base.state)), typeof(((struct intel_plane_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(plane-&gt;base.state)), typeof(void))))) __compiletime_assert_6241(); } while (0); ((struct intel_plane_state *)(__mptr - __builtin_offsetof(struct intel_plane_state, base))); })" data-ref="_M/to_intel_plane_state">to_intel_plane_state</a>(<a class="local col5 ref" href="#1075plane" title='plane' data-ref="1075plane" data-ref-filename="1075plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::base" title='intel_plane::base' data-ref="intel_plane::base" data-ref-filename="intel_plane..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane::state" title='drm_plane::state' data-ref="drm_plane::state" data-ref-filename="drm_plane..state">state</a>);</td></tr>
<tr><th id="6242">6242</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#vlv_wm_state" title='vlv_wm_state' data-ref="vlv_wm_state" data-ref-filename="vlv_wm_state">vlv_wm_state</a> *<dfn class="local col0 decl" id="1080wm_state" title='wm_state' data-type='struct vlv_wm_state *' data-ref="1080wm_state" data-ref-filename="1080wm_state">wm_state</dfn> = &amp;<a class="local col8 ref" href="#1078crtc_state" title='crtc_state' data-ref="1078crtc_state" data-ref-filename="1078crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="6243">6243</th><td>		<em>const</em> <b>struct</b> <a class="type" href="intel_drv.h.html#vlv_fifo_state" title='vlv_fifo_state' data-ref="vlv_fifo_state" data-ref-filename="vlv_fifo_state">vlv_fifo_state</a> *<dfn class="local col1 decl" id="1081fifo_state" title='fifo_state' data-type='const struct vlv_fifo_state *' data-ref="1081fifo_state" data-ref-filename="1081fifo_state">fifo_state</dfn> =</td></tr>
<tr><th id="6244">6244</th><td>			&amp;<a class="local col8 ref" href="#1078crtc_state" title='crtc_state' data-ref="1078crtc_state" data-ref-filename="1078crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::fifo_state" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::fifo_state' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::fifo_state" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..fifo_state">fifo_state</a>;</td></tr>
<tr><th id="6245">6245</th><td>		<b>enum</b> <a class="type" href="display/intel_display.h.html#plane_id" title='plane_id' data-ref="plane_id" data-ref-filename="plane_id">plane_id</a> <dfn class="local col2 decl" id="1082plane_id" title='plane_id' data-type='enum plane_id' data-ref="1082plane_id" data-ref-filename="1082plane_id">plane_id</dfn> = <a class="local col5 ref" href="#1075plane" title='plane' data-ref="1075plane" data-ref-filename="1075plane">plane</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane::id" title='intel_plane::id' data-ref="intel_plane::id" data-ref-filename="intel_plane..id">id</a>;</td></tr>
<tr><th id="6246">6246</th><td>		<em>int</em> <dfn class="local col3 decl" id="1083level" title='level' data-type='int' data-ref="1083level" data-ref-filename="1083level">level</dfn>;</td></tr>
<tr><th id="6247">6247</th><td></td></tr>
<tr><th id="6248">6248</th><td>		<b>if</b> (<a class="local col9 ref" href="#1079plane_state" title='plane_state' data-ref="1079plane_state" data-ref-filename="1079plane_state">plane_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_plane_state::base" title='intel_plane_state::base' data-ref="intel_plane_state::base" data-ref-filename="intel_plane_state..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_plane.h.html#drm_plane_state::visible" title='drm_plane_state::visible' data-ref="drm_plane_state::visible" data-ref-filename="drm_plane_state..visible">visible</a>)</td></tr>
<tr><th id="6249">6249</th><td>			<b>continue</b>;</td></tr>
<tr><th id="6250">6250</th><td></td></tr>
<tr><th id="6251">6251</th><td>		<b>for</b> (<a class="local col3 ref" href="#1083level" title='level' data-ref="1083level" data-ref-filename="1083level">level</a> = <var>0</var>; <a class="local col3 ref" href="#1083level" title='level' data-ref="1083level" data-ref-filename="1083level">level</a> &lt; <a class="local col0 ref" href="#1080wm_state" title='wm_state' data-ref="1080wm_state" data-ref-filename="1080wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::num_levels" title='vlv_wm_state::num_levels' data-ref="vlv_wm_state::num_levels" data-ref-filename="vlv_wm_state..num_levels">num_levels</a>; <a class="local col3 ref" href="#1083level" title='level' data-ref="1083level" data-ref-filename="1083level">level</a>++) {</td></tr>
<tr><th id="6252">6252</th><td>			<b>struct</b> <a class="type" href="i915_drv.h.html#g4x_pipe_wm" title='g4x_pipe_wm' data-ref="g4x_pipe_wm" data-ref-filename="g4x_pipe_wm">g4x_pipe_wm</a> *<dfn class="local col4 decl" id="1084raw" title='raw' data-type='struct g4x_pipe_wm *' data-ref="1084raw" data-ref-filename="1084raw">raw</dfn> =</td></tr>
<tr><th id="6253">6253</th><td>				&amp;<a class="local col8 ref" href="#1078crtc_state" title='crtc_state' data-ref="1078crtc_state" data-ref-filename="1078crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::raw' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::raw" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..raw">raw</a>[<a class="local col3 ref" href="#1083level" title='level' data-ref="1083level" data-ref-filename="1083level">level</a>];</td></tr>
<tr><th id="6254">6254</th><td></td></tr>
<tr><th id="6255">6255</th><td>			<a class="local col4 ref" href="#1084raw" title='raw' data-ref="1084raw" data-ref-filename="1084raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col2 ref" href="#1082plane_id" title='plane_id' data-ref="1082plane_id" data-ref-filename="1082plane_id">plane_id</a>] = <var>0</var>;</td></tr>
<tr><th id="6256">6256</th><td></td></tr>
<tr><th id="6257">6257</th><td>			<a class="local col0 ref" href="#1080wm_state" title='wm_state' data-ref="1080wm_state" data-ref-filename="1080wm_state">wm_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_wm_state::wm" title='vlv_wm_state::wm' data-ref="vlv_wm_state::wm" data-ref-filename="vlv_wm_state..wm">wm</a>[<a class="local col3 ref" href="#1083level" title='level' data-ref="1083level" data-ref-filename="1083level">level</a>].<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col2 ref" href="#1082plane_id" title='plane_id' data-ref="1082plane_id" data-ref-filename="1082plane_id">plane_id</a>] =</td></tr>
<tr><th id="6258">6258</th><td>				<a class="tu ref fn" href="#vlv_invert_wm_value" title='vlv_invert_wm_value' data-use='c' data-ref="vlv_invert_wm_value" data-ref-filename="vlv_invert_wm_value">vlv_invert_wm_value</a>(<a class="local col4 ref" href="#1084raw" title='raw' data-ref="1084raw" data-ref-filename="1084raw">raw</a>-&gt;<a class="ref field" href="i915_drv.h.html#g4x_pipe_wm::plane" title='g4x_pipe_wm::plane' data-ref="g4x_pipe_wm::plane" data-ref-filename="g4x_pipe_wm..plane">plane</a>[<a class="local col2 ref" href="#1082plane_id" title='plane_id' data-ref="1082plane_id" data-ref-filename="1082plane_id">plane_id</a>],</td></tr>
<tr><th id="6259">6259</th><td>						    <a class="local col1 ref" href="#1081fifo_state" title='fifo_state' data-ref="1081fifo_state" data-ref-filename="1081fifo_state">fifo_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#vlv_fifo_state::plane" title='vlv_fifo_state::plane' data-ref="vlv_fifo_state::plane" data-ref-filename="vlv_fifo_state..plane">plane</a>[<a class="local col2 ref" href="#1082plane_id" title='plane_id' data-ref="1082plane_id" data-ref-filename="1082plane_id">plane_id</a>]);</td></tr>
<tr><th id="6260">6260</th><td>		}</td></tr>
<tr><th id="6261">6261</th><td>	}</td></tr>
<tr><th id="6262">6262</th><td></td></tr>
<tr><th id="6263">6263</th><td>	<a class="macro" href="display/intel_display.h.html#278" title="for (crtc = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next); do { extern void __compiletime_assert_6263(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(((typeof(*crtc) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(void))))) __compiletime_assert_6263(); } while (0); ((typeof(*crtc) *)(__mptr - __builtin_offsetof(typeof(*crtc), base.head))); }); &amp;crtc-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list); crtc = ({ void *__mptr = (void *)((crtc)-&gt;base.head.next); do { extern void __compiletime_assert_6263(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(((typeof(*(crtc)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_6263(); } while (0); ((typeof(*(crtc)) *)(__mptr - __builtin_offsetof(typeof(*(crtc)), base.head))); }))" data-ref="_M/for_each_intel_crtc">for_each_intel_crtc</a>(&amp;<a class="local col4 ref" href="#1074dev_priv" title='dev_priv' data-ref="1074dev_priv" data-ref-filename="1074dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col6 ref" href="#1076crtc" title='crtc' data-ref="1076crtc" data-ref-filename="1076crtc">crtc</a>) {</td></tr>
<tr><th id="6264">6264</th><td>		<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc_state" title='intel_crtc_state' data-ref="intel_crtc_state" data-ref-filename="intel_crtc_state">intel_crtc_state</a> *<dfn class="local col5 decl" id="1085crtc_state" title='crtc_state' data-type='struct intel_crtc_state *' data-ref="1085crtc_state" data-ref-filename="1085crtc_state">crtc_state</dfn> =</td></tr>
<tr><th id="6265">6265</th><td>			<a class="macro" href="intel_drv.h.html#1049" title="({ void *__mptr = (void *)(crtc-&gt;base.state); do { extern void __compiletime_assert_6265(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*(crtc-&gt;base.state)), typeof(((struct intel_crtc_state *)0)-&gt;base)) &amp;&amp; !__builtin_types_compatible_p(typeof(*(crtc-&gt;base.state)), typeof(void))))) __compiletime_assert_6265(); } while (0); ((struct intel_crtc_state *)(__mptr - __builtin_offsetof(struct intel_crtc_state, base))); })" data-ref="_M/to_intel_crtc_state">to_intel_crtc_state</a>(<a class="local col6 ref" href="#1076crtc" title='crtc' data-ref="1076crtc" data-ref-filename="1076crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::state" title='drm_crtc::state' data-ref="drm_crtc::state" data-ref-filename="drm_crtc..state">state</a>);</td></tr>
<tr><th id="6266">6266</th><td></td></tr>
<tr><th id="6267">6267</th><td>		<a class="local col5 ref" href="#1085crtc_state" title='crtc_state' data-ref="1085crtc_state" data-ref-filename="1085crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::intermediate' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::intermediate" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..intermediate">intermediate</a> =</td></tr>
<tr><th id="6268">6268</th><td>			<a class="local col5 ref" href="#1085crtc_state" title='crtc_state' data-ref="1085crtc_state" data-ref-filename="1085crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="6269">6269</th><td>		<a class="local col6 ref" href="#1076crtc" title='crtc' data-ref="1076crtc" data-ref-filename="1076crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::wm" title='intel_crtc::wm' data-ref="intel_crtc::wm" data-ref-filename="intel_crtc..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymous)::active" title='intel_crtc::(anonymous struct)::active' data-ref="intel_crtc::(anonymous)::active" data-ref-filename="intel_crtc..(anonymous)..active">active</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc::(anonymousstruct)::(anonymous)::vlv" title='intel_crtc::(anonymous struct)::(anonymous union)::vlv' data-ref="intel_crtc::(anonymousstruct)::(anonymous)::vlv" data-ref-filename="intel_crtc..(anonymousstruct)..(anonymous)..vlv">vlv</a> = <a class="local col5 ref" href="#1085crtc_state" title='crtc_state' data-ref="1085crtc_state" data-ref-filename="1085crtc_state">crtc_state</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc_state::wm" title='intel_crtc_state::wm' data-ref="intel_crtc_state::wm" data-ref-filename="intel_crtc_state..wm">wm</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymous)::vlv" title='intel_crtc_wm_state::(anonymous union)::vlv' data-ref="intel_crtc_wm_state::(anonymous)::vlv" data-ref-filename="intel_crtc_wm_state..(anonymous)..vlv">vlv</a>.<a class="ref field" href="intel_drv.h.html#intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" title='intel_crtc_wm_state::(anonymous union)::(anonymous struct)::optimal' data-ref="intel_crtc_wm_state::(anonymousunion)::(anonymous)::optimal" data-ref-filename="intel_crtc_wm_state..(anonymousunion)..(anonymous)..optimal">optimal</a>;</td></tr>
<tr><th id="6270">6270</th><td>	}</td></tr>
<tr><th id="6271">6271</th><td></td></tr>
<tr><th id="6272">6272</th><td>	<a class="tu ref fn" href="#vlv_program_watermarks" title='vlv_program_watermarks' data-use='c' data-ref="vlv_program_watermarks" data-ref-filename="vlv_program_watermarks">vlv_program_watermarks</a>(<a class="local col4 ref" href="#1074dev_priv" title='dev_priv' data-ref="1074dev_priv" data-ref-filename="1074dev_priv">dev_priv</a>);</td></tr>
<tr><th id="6273">6273</th><td></td></tr>
<tr><th id="6274">6274</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_unlock" title='mutex_unlock' data-ref="mutex_unlock" data-ref-filename="mutex_unlock">mutex_unlock</a>(&amp;<a class="local col4 ref" href="#1074dev_priv" title='dev_priv' data-ref="1074dev_priv" data-ref-filename="1074dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::wm_mutex" title='drm_i915_private::(anonymous struct)::wm_mutex' data-ref="drm_i915_private::(anonymous)::wm_mutex" data-ref-filename="drm_i915_private..(anonymous)..wm_mutex">wm_mutex</a>);</td></tr>
<tr><th id="6275">6275</th><td>}</td></tr>
<tr><th id="6276">6276</th><td></td></tr>
<tr><th id="6277">6277</th><td><i  data-doc="ilk_init_lp_watermarks">/*</i></td></tr>
<tr><th id="6278">6278</th><td><i  data-doc="ilk_init_lp_watermarks"> * FIXME should probably kill this and improve</i></td></tr>
<tr><th id="6279">6279</th><td><i  data-doc="ilk_init_lp_watermarks"> * the real watermark readout/sanitation instead</i></td></tr>
<tr><th id="6280">6280</th><td><i  data-doc="ilk_init_lp_watermarks"> */</i></td></tr>
<tr><th id="6281">6281</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ilk_init_lp_watermarks" title='ilk_init_lp_watermarks' data-type='void ilk_init_lp_watermarks(struct drm_i915_private * dev_priv)' data-ref="ilk_init_lp_watermarks" data-ref-filename="ilk_init_lp_watermarks">ilk_init_lp_watermarks</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1086dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1086dev_priv" data-ref-filename="1086dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6282">6282</th><td>{</td></tr>
<tr><th id="6283">6283</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45110) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45110) }))) &amp; ~(1 &lt;&lt; 31)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6126" title="((const i915_reg_t){ .reg = (0x45110) })" data-ref="_M/WM3_LP_ILK">WM3_LP_ILK</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45110) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6126" title="((const i915_reg_t){ .reg = (0x45110) })" data-ref="_M/WM3_LP_ILK">WM3_LP_ILK</a>) &amp; ~<a class="macro" href="i915_reg.h.html#6115" title="(1 &lt;&lt; 31)" data-ref="_M/WM1_LP_SR_EN">WM1_LP_SR_EN</a>);</td></tr>
<tr><th id="6284">6284</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x4510c) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x4510c) }))) &amp; ~(1 &lt;&lt; 31)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6124" title="((const i915_reg_t){ .reg = (0x4510c) })" data-ref="_M/WM2_LP_ILK">WM2_LP_ILK</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x4510c) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6124" title="((const i915_reg_t){ .reg = (0x4510c) })" data-ref="_M/WM2_LP_ILK">WM2_LP_ILK</a>) &amp; ~<a class="macro" href="i915_reg.h.html#6115" title="(1 &lt;&lt; 31)" data-ref="_M/WM1_LP_SR_EN">WM1_LP_SR_EN</a>);</td></tr>
<tr><th id="6285">6285</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45108) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45108) }))) &amp; ~(1 &lt;&lt; 31)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6114" title="((const i915_reg_t){ .reg = (0x45108) })" data-ref="_M/WM1_LP_ILK">WM1_LP_ILK</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45108) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6114" title="((const i915_reg_t){ .reg = (0x45108) })" data-ref="_M/WM1_LP_ILK">WM1_LP_ILK</a>) &amp; ~<a class="macro" href="i915_reg.h.html#6115" title="(1 &lt;&lt; 31)" data-ref="_M/WM1_LP_SR_EN">WM1_LP_SR_EN</a>);</td></tr>
<tr><th id="6286">6286</th><td></td></tr>
<tr><th id="6287">6287</th><td>	<i>/*</i></td></tr>
<tr><th id="6288">6288</th><td><i>	 * Don't touch WM1S_LP_EN here.</i></td></tr>
<tr><th id="6289">6289</th><td><i>	 * Doing so could cause underruns.</i></td></tr>
<tr><th id="6290">6290</th><td><i>	 */</i></td></tr>
<tr><th id="6291">6291</th><td>}</td></tr>
<tr><th id="6292">6292</th><td></td></tr>
<tr><th id="6293">6293</th><td><em>void</em> <dfn class="decl def fn" id="ilk_wm_get_hw_state" title='ilk_wm_get_hw_state' data-ref="ilk_wm_get_hw_state" data-ref-filename="ilk_wm_get_hw_state">ilk_wm_get_hw_state</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="1087dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1087dev_priv" data-ref-filename="1087dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6294">6294</th><td>{</td></tr>
<tr><th id="6295">6295</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#ilk_wm_values" title='ilk_wm_values' data-ref="ilk_wm_values" data-ref-filename="ilk_wm_values">ilk_wm_values</a> *<dfn class="local col8 decl" id="1088hw" title='hw' data-type='struct ilk_wm_values *' data-ref="1088hw" data-ref-filename="1088hw">hw</dfn> = &amp;<a class="local col7 ref" href="#1087dev_priv" title='dev_priv' data-ref="1087dev_priv" data-ref-filename="1087dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymousstruct)::(anonymous)::hw" title='drm_i915_private::(anonymous struct)::(anonymous union)::hw' data-ref="drm_i915_private::(anonymousstruct)::(anonymous)::hw" data-ref-filename="drm_i915_private..(anonymousstruct)..(anonymous)..hw">hw</a>;</td></tr>
<tr><th id="6296">6296</th><td>	<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col9 decl" id="1089crtc" title='crtc' data-type='struct intel_crtc *' data-ref="1089crtc" data-ref-filename="1089crtc">crtc</dfn>;</td></tr>
<tr><th id="6297">6297</th><td></td></tr>
<tr><th id="6298">6298</th><td>	<a class="tu ref fn" href="#ilk_init_lp_watermarks" title='ilk_init_lp_watermarks' data-use='c' data-ref="ilk_init_lp_watermarks" data-ref-filename="ilk_init_lp_watermarks">ilk_init_lp_watermarks</a>(<a class="local col7 ref" href="#1087dev_priv" title='dev_priv' data-ref="1087dev_priv" data-ref-filename="1087dev_priv">dev_priv</a>);</td></tr>
<tr><th id="6299">6299</th><td></td></tr>
<tr><th id="6300">6300</th><td>	<a class="macro" href="display/intel_display.h.html#278" title="for (crtc = ({ void *__mptr = (void *)((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next); do { extern void __compiletime_assert_6300(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(((typeof(*crtc) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list)-&gt;next)), typeof(void))))) __compiletime_assert_6300(); } while (0); ((typeof(*crtc) *)(__mptr - __builtin_offsetof(typeof(*crtc), base.head))); }); &amp;crtc-&gt;base.head != (&amp;(&amp;dev_priv-&gt;drm)-&gt;mode_config.crtc_list); crtc = ({ void *__mptr = (void *)((crtc)-&gt;base.head.next); do { extern void __compiletime_assert_6300(void) ; if (!(!(!__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(((typeof(*(crtc)) *)0)-&gt;base.head)) &amp;&amp; !__builtin_types_compatible_p(typeof(*((crtc)-&gt;base.head.next)), typeof(void))))) __compiletime_assert_6300(); } while (0); ((typeof(*(crtc)) *)(__mptr - __builtin_offsetof(typeof(*(crtc)), base.head))); }))" data-ref="_M/for_each_intel_crtc">for_each_intel_crtc</a>(&amp;<a class="local col7 ref" href="#1087dev_priv" title='dev_priv' data-ref="1087dev_priv" data-ref-filename="1087dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>, <a class="local col9 ref" href="#1089crtc" title='crtc' data-ref="1089crtc" data-ref-filename="1089crtc">crtc</a>)</td></tr>
<tr><th id="6301">6301</th><td>		<a class="tu ref fn" href="#ilk_pipe_wm_get_hw_state" title='ilk_pipe_wm_get_hw_state' data-use='c' data-ref="ilk_pipe_wm_get_hw_state" data-ref-filename="ilk_pipe_wm_get_hw_state">ilk_pipe_wm_get_hw_state</a>(<a class="local col9 ref" href="#1089crtc" title='crtc' data-ref="1089crtc" data-ref-filename="1089crtc">crtc</a>);</td></tr>
<tr><th id="6302">6302</th><td></td></tr>
<tr><th id="6303">6303</th><td>	<a class="local col8 ref" href="#1088hw" title='hw' data-ref="1088hw" data-ref-filename="1088hw">hw</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>0</var>] = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45108) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6114" title="((const i915_reg_t){ .reg = (0x45108) })" data-ref="_M/WM1_LP_ILK">WM1_LP_ILK</a>);</td></tr>
<tr><th id="6304">6304</th><td>	<a class="local col8 ref" href="#1088hw" title='hw' data-ref="1088hw" data-ref-filename="1088hw">hw</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>1</var>] = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x4510c) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6124" title="((const i915_reg_t){ .reg = (0x4510c) })" data-ref="_M/WM2_LP_ILK">WM2_LP_ILK</a>);</td></tr>
<tr><th id="6305">6305</th><td>	<a class="local col8 ref" href="#1088hw" title='hw' data-ref="1088hw" data-ref-filename="1088hw">hw</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp" title='ilk_wm_values::wm_lp' data-ref="ilk_wm_values::wm_lp" data-ref-filename="ilk_wm_values..wm_lp">wm_lp</a>[<var>2</var>] = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45110) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6126" title="((const i915_reg_t){ .reg = (0x45110) })" data-ref="_M/WM3_LP_ILK">WM3_LP_ILK</a>);</td></tr>
<tr><th id="6306">6306</th><td></td></tr>
<tr><th id="6307">6307</th><td>	<a class="local col8 ref" href="#1088hw" title='hw' data-ref="1088hw" data-ref-filename="1088hw">hw</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp_spr" title='ilk_wm_values::wm_lp_spr' data-ref="ilk_wm_values::wm_lp_spr" data-ref-filename="ilk_wm_values..wm_lp_spr">wm_lp_spr</a>[<var>0</var>] = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45120) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6128" title="((const i915_reg_t){ .reg = (0x45120) })" data-ref="_M/WM1S_LP_ILK">WM1S_LP_ILK</a>);</td></tr>
<tr><th id="6308">6308</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col7 ref" href="#1087dev_priv" title='dev_priv' data-ref="1087dev_priv" data-ref-filename="1087dev_priv">dev_priv</a>) &gt;= <var>7</var>) {</td></tr>
<tr><th id="6309">6309</th><td>		<a class="local col8 ref" href="#1088hw" title='hw' data-ref="1088hw" data-ref-filename="1088hw">hw</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp_spr" title='ilk_wm_values::wm_lp_spr' data-ref="ilk_wm_values::wm_lp_spr" data-ref-filename="ilk_wm_values..wm_lp_spr">wm_lp_spr</a>[<var>1</var>] = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45124) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6129" title="((const i915_reg_t){ .reg = (0x45124) })" data-ref="_M/WM2S_LP_IVB">WM2S_LP_IVB</a>);</td></tr>
<tr><th id="6310">6310</th><td>		<a class="local col8 ref" href="#1088hw" title='hw' data-ref="1088hw" data-ref-filename="1088hw">hw</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::wm_lp_spr" title='ilk_wm_values::wm_lp_spr' data-ref="ilk_wm_values::wm_lp_spr" data-ref-filename="ilk_wm_values..wm_lp_spr">wm_lp_spr</a>[<var>2</var>] = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45128) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6130" title="((const i915_reg_t){ .reg = (0x45128) })" data-ref="_M/WM3S_LP_IVB">WM3S_LP_IVB</a>);</td></tr>
<tr><th id="6311">6311</th><td>	}</td></tr>
<tr><th id="6312">6312</th><td></td></tr>
<tr><th id="6313">6313</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2120" title="IS_PLATFORM(dev_priv, INTEL_HASWELL)" data-ref="_M/IS_HASWELL">IS_HASWELL</a>(<a class="local col7 ref" href="#1087dev_priv" title='dev_priv' data-ref="1087dev_priv" data-ref-filename="1087dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col7 ref" href="#1087dev_priv" title='dev_priv' data-ref="1087dev_priv" data-ref-filename="1087dev_priv">dev_priv</a>))</td></tr>
<tr><th id="6314">6314</th><td>		<a class="local col8 ref" href="#1088hw" title='hw' data-ref="1088hw" data-ref-filename="1088hw">hw</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::partitioning" title='ilk_wm_values::partitioning' data-ref="ilk_wm_values::partitioning" data-ref-filename="ilk_wm_values..partitioning">partitioning</a> = (<a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45260) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#10027" title="((const i915_reg_t){ .reg = (0x45260) })" data-ref="_M/WM_MISC">WM_MISC</a>) &amp; <a class="macro" href="i915_reg.h.html#10028" title="(1 &lt;&lt; 0)" data-ref="_M/WM_MISC_DATA_PARTITION_5_6">WM_MISC_DATA_PARTITION_5_6</a>) ?</td></tr>
<tr><th id="6315">6315</th><td>			<a class="enum" href="i915_drv.h.html#INTEL_DDB_PART_5_6" title='INTEL_DDB_PART_5_6' data-ref="INTEL_DDB_PART_5_6" data-ref-filename="INTEL_DDB_PART_5_6">INTEL_DDB_PART_5_6</a> : <a class="enum" href="i915_drv.h.html#INTEL_DDB_PART_1_2" title='INTEL_DDB_PART_1_2' data-ref="INTEL_DDB_PART_1_2" data-ref-filename="INTEL_DDB_PART_1_2">INTEL_DDB_PART_1_2</a>;</td></tr>
<tr><th id="6316">6316</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2115" title="IS_PLATFORM(dev_priv, INTEL_IVYBRIDGE)" data-ref="_M/IS_IVYBRIDGE">IS_IVYBRIDGE</a>(<a class="local col7 ref" href="#1087dev_priv" title='dev_priv' data-ref="1087dev_priv" data-ref-filename="1087dev_priv">dev_priv</a>))</td></tr>
<tr><th id="6317">6317</th><td>		<a class="local col8 ref" href="#1088hw" title='hw' data-ref="1088hw" data-ref-filename="1088hw">hw</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::partitioning" title='ilk_wm_values::partitioning' data-ref="ilk_wm_values::partitioning" data-ref-filename="ilk_wm_values..partitioning">partitioning</a> = (<a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45004) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7581" title="((const i915_reg_t){ .reg = (0x45004) })" data-ref="_M/DISP_ARB_CTL2">DISP_ARB_CTL2</a>) &amp; <a class="macro" href="i915_reg.h.html#7582" title="(1 &lt;&lt; 6)" data-ref="_M/DISP_DATA_PARTITION_5_6">DISP_DATA_PARTITION_5_6</a>) ?</td></tr>
<tr><th id="6318">6318</th><td>			<a class="enum" href="i915_drv.h.html#INTEL_DDB_PART_5_6" title='INTEL_DDB_PART_5_6' data-ref="INTEL_DDB_PART_5_6" data-ref-filename="INTEL_DDB_PART_5_6">INTEL_DDB_PART_5_6</a> : <a class="enum" href="i915_drv.h.html#INTEL_DDB_PART_1_2" title='INTEL_DDB_PART_1_2' data-ref="INTEL_DDB_PART_1_2" data-ref-filename="INTEL_DDB_PART_1_2">INTEL_DDB_PART_1_2</a>;</td></tr>
<tr><th id="6319">6319</th><td></td></tr>
<tr><th id="6320">6320</th><td>	<a class="local col8 ref" href="#1088hw" title='hw' data-ref="1088hw" data-ref-filename="1088hw">hw</a>-&gt;<a class="ref field" href="i915_drv.h.html#ilk_wm_values::enable_fbc_wm" title='ilk_wm_values::enable_fbc_wm' data-ref="ilk_wm_values::enable_fbc_wm" data-ref-filename="ilk_wm_values..enable_fbc_wm">enable_fbc_wm</a> =</td></tr>
<tr><th id="6321">6321</th><td>		!(<a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7577" title="((const i915_reg_t){ .reg = (0x45000) })" data-ref="_M/DISP_ARB_CTL">DISP_ARB_CTL</a>) &amp; <a class="macro" href="i915_reg.h.html#7580" title="(1 &lt;&lt; 15)" data-ref="_M/DISP_FBC_WM_DIS">DISP_FBC_WM_DIS</a>);</td></tr>
<tr><th id="6322">6322</th><td>}</td></tr>
<tr><th id="6323">6323</th><td></td></tr>
<tr><th id="6324">6324</th><td><i class="doc">/**</i></td></tr>
<tr><th id="6325">6325</th><td><i class="doc"> * intel_update_watermarks - update FIFO watermark values based on current modes</i></td></tr>
<tr><th id="6326">6326</th><td><i class="doc"> *<span class="command"> @crtc</span>: the #intel_crtc on which to compute the WM</i></td></tr>
<tr><th id="6327">6327</th><td><i class="doc"> *</i></td></tr>
<tr><th id="6328">6328</th><td><i class="doc"> * Calculate watermark values for the various WM regs based on current mode</i></td></tr>
<tr><th id="6329">6329</th><td><i class="doc"> * and plane configuration.</i></td></tr>
<tr><th id="6330">6330</th><td><i class="doc"> *</i></td></tr>
<tr><th id="6331">6331</th><td><i class="doc"> * There are several cases to deal with here:</i></td></tr>
<tr><th id="6332">6332</th><td><i class="doc"> *   - normal (i.e. non-self-refresh)</i></td></tr>
<tr><th id="6333">6333</th><td><i class="doc"> *   - self-refresh (SR) mode</i></td></tr>
<tr><th id="6334">6334</th><td><i class="doc"> *   - lines are large relative to FIFO size (buffer can hold up to 2)</i></td></tr>
<tr><th id="6335">6335</th><td><i class="doc"> *   - lines are small relative to FIFO size (buffer can hold more than 2</i></td></tr>
<tr><th id="6336">6336</th><td><i class="doc"> *     lines), so need to account for TLB latency</i></td></tr>
<tr><th id="6337">6337</th><td><i class="doc"> *</i></td></tr>
<tr><th id="6338">6338</th><td><i class="doc"> *   The normal calculation is:</i></td></tr>
<tr><th id="6339">6339</th><td><i class="doc"> *     watermark = dotclock * bytes per pixel * latency</i></td></tr>
<tr><th id="6340">6340</th><td><i class="doc"> *   where latency is platform &amp; configuration dependent (we assume pessimal</i></td></tr>
<tr><th id="6341">6341</th><td><i class="doc"> *   values here).</i></td></tr>
<tr><th id="6342">6342</th><td><i class="doc"> *</i></td></tr>
<tr><th id="6343">6343</th><td><i class="doc"> *   The SR calculation is:</i></td></tr>
<tr><th id="6344">6344</th><td><i class="doc"> *     watermark = (trunc(latency/line time)+1) * surface width *</i></td></tr>
<tr><th id="6345">6345</th><td><i class="doc"> *       bytes per pixel</i></td></tr>
<tr><th id="6346">6346</th><td><i class="doc"> *   where</i></td></tr>
<tr><th id="6347">6347</th><td><i class="doc"> *     line time = htotal / dotclock</i></td></tr>
<tr><th id="6348">6348</th><td><i class="doc"> *     surface width = hdisplay for normal plane and 64 for cursor</i></td></tr>
<tr><th id="6349">6349</th><td><i class="doc"> *   and latency is assumed to be high, as above.</i></td></tr>
<tr><th id="6350">6350</th><td><i class="doc"> *</i></td></tr>
<tr><th id="6351">6351</th><td><i class="doc"> * The final value programmed to the register should always be rounded up,</i></td></tr>
<tr><th id="6352">6352</th><td><i class="doc"> * and include an extra 2 entries to account for clock crossings.</i></td></tr>
<tr><th id="6353">6353</th><td><i class="doc"> *</i></td></tr>
<tr><th id="6354">6354</th><td><i class="doc"> * We don't use the sprite, so we can ignore that.  And on Crestline we have</i></td></tr>
<tr><th id="6355">6355</th><td><i class="doc"> * to set the non-SR watermarks to 8.</i></td></tr>
<tr><th id="6356">6356</th><td><i class="doc"> */</i></td></tr>
<tr><th id="6357">6357</th><td><em>void</em> <dfn class="decl def fn" id="intel_update_watermarks" title='intel_update_watermarks' data-ref="intel_update_watermarks" data-ref-filename="intel_update_watermarks">intel_update_watermarks</dfn>(<b>struct</b> <a class="type" href="intel_drv.h.html#intel_crtc" title='intel_crtc' data-ref="intel_crtc" data-ref-filename="intel_crtc">intel_crtc</a> *<dfn class="local col0 decl" id="1090crtc" title='crtc' data-type='struct intel_crtc *' data-ref="1090crtc" data-ref-filename="1090crtc">crtc</dfn>)</td></tr>
<tr><th id="6358">6358</th><td>{</td></tr>
<tr><th id="6359">6359</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="1091dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1091dev_priv" data-ref-filename="1091dev_priv">dev_priv</dfn> = <a class="ref fn" href="i915_drv.h.html#to_i915" title='to_i915' data-ref="to_i915" data-ref-filename="to_i915">to_i915</a>(<a class="local col0 ref" href="#1090crtc" title='crtc' data-ref="1090crtc" data-ref-filename="1090crtc">crtc</a>-&gt;<a class="ref field" href="intel_drv.h.html#intel_crtc::base" title='intel_crtc::base' data-ref="intel_crtc::base" data-ref-filename="intel_crtc..base">base</a>.<a class="ref field" href="../../../../include/drm/drm_crtc.h.html#drm_crtc::dev" title='drm_crtc::dev' data-ref="drm_crtc::dev" data-ref-filename="drm_crtc..dev">dev</a>);</td></tr>
<tr><th id="6360">6360</th><td></td></tr>
<tr><th id="6361">6361</th><td>	<b>if</b> (<a class="local col1 ref" href="#1091dev_priv" title='dev_priv' data-ref="1091dev_priv" data-ref-filename="1091dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::update_wm" title='drm_i915_display_funcs::update_wm' data-ref="drm_i915_display_funcs::update_wm" data-ref-filename="drm_i915_display_funcs..update_wm">update_wm</a>)</td></tr>
<tr><th id="6362">6362</th><td>		<a class="local col1 ref" href="#1091dev_priv" title='dev_priv' data-ref="1091dev_priv" data-ref-filename="1091dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::update_wm" title='drm_i915_display_funcs::update_wm' data-ref="drm_i915_display_funcs::update_wm" data-ref-filename="drm_i915_display_funcs..update_wm">update_wm</a>(<a class="local col0 ref" href="#1090crtc" title='crtc' data-ref="1090crtc" data-ref-filename="1090crtc">crtc</a>);</td></tr>
<tr><th id="6363">6363</th><td>}</td></tr>
<tr><th id="6364">6364</th><td></td></tr>
<tr><th id="6365">6365</th><td><em>void</em> <dfn class="decl def fn" id="intel_enable_ipc" title='intel_enable_ipc' data-ref="intel_enable_ipc" data-ref-filename="intel_enable_ipc">intel_enable_ipc</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="1092dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1092dev_priv" data-ref-filename="1092dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6366">6366</th><td>{</td></tr>
<tr><th id="6367">6367</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col3 decl" id="1093val" title='val' data-type='u32' data-ref="1093val" data-ref-filename="1093val">val</dfn>;</td></tr>
<tr><th id="6368">6368</th><td></td></tr>
<tr><th id="6369">6369</th><td>	<b>if</b> (!<a class="macro" href="i915_drv.h.html#2324" title="((&amp;(dev_priv)-&gt;__info)-&gt;display.has_ipc)" data-ref="_M/HAS_IPC">HAS_IPC</a>(<a class="local col2 ref" href="#1092dev_priv" title='dev_priv' data-ref="1092dev_priv" data-ref-filename="1092dev_priv">dev_priv</a>))</td></tr>
<tr><th id="6370">6370</th><td>		<b>return</b>;</td></tr>
<tr><th id="6371">6371</th><td></td></tr>
<tr><th id="6372">6372</th><td>	<a class="local col3 ref" href="#1093val" title='val' data-ref="1093val" data-ref-filename="1093val">val</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45004) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7581" title="((const i915_reg_t){ .reg = (0x45004) })" data-ref="_M/DISP_ARB_CTL2">DISP_ARB_CTL2</a>);</td></tr>
<tr><th id="6373">6373</th><td></td></tr>
<tr><th id="6374">6374</th><td>	<b>if</b> (<a class="local col2 ref" href="#1092dev_priv" title='dev_priv' data-ref="1092dev_priv" data-ref-filename="1092dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ipc_enabled" title='drm_i915_private::ipc_enabled' data-ref="drm_i915_private::ipc_enabled" data-ref-filename="drm_i915_private..ipc_enabled">ipc_enabled</a>)</td></tr>
<tr><th id="6375">6375</th><td>		<a class="local col3 ref" href="#1093val" title='val' data-ref="1093val" data-ref-filename="1093val">val</a> |= <a class="macro" href="i915_reg.h.html#7583" title="(1 &lt;&lt; 3)" data-ref="_M/DISP_IPC_ENABLE">DISP_IPC_ENABLE</a>;</td></tr>
<tr><th id="6376">6376</th><td>	<b>else</b></td></tr>
<tr><th id="6377">6377</th><td>		<a class="local col3 ref" href="#1093val" title='val' data-ref="1093val" data-ref-filename="1093val">val</a> &amp;= ~<a class="macro" href="i915_reg.h.html#7583" title="(1 &lt;&lt; 3)" data-ref="_M/DISP_IPC_ENABLE">DISP_IPC_ENABLE</a>;</td></tr>
<tr><th id="6378">6378</th><td></td></tr>
<tr><th id="6379">6379</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45004) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7581" title="((const i915_reg_t){ .reg = (0x45004) })" data-ref="_M/DISP_ARB_CTL2">DISP_ARB_CTL2</a>, <a class="local col3 ref" href="#1093val" title='val' data-ref="1093val" data-ref-filename="1093val">val</a>);</td></tr>
<tr><th id="6380">6380</th><td>}</td></tr>
<tr><th id="6381">6381</th><td></td></tr>
<tr><th id="6382">6382</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="intel_can_enable_ipc" title='intel_can_enable_ipc' data-type='bool intel_can_enable_ipc(struct drm_i915_private * dev_priv)' data-ref="intel_can_enable_ipc" data-ref-filename="intel_can_enable_ipc">intel_can_enable_ipc</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="1094dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1094dev_priv" data-ref-filename="1094dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6383">6383</th><td>{</td></tr>
<tr><th id="6384">6384</th><td>	<i>/* Display WA #0477 WaDisableIPC: skl */</i></td></tr>
<tr><th id="6385">6385</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2122" title="IS_PLATFORM(dev_priv, INTEL_SKYLAKE)" data-ref="_M/IS_SKYLAKE">IS_SKYLAKE</a>(<a class="local col4 ref" href="#1094dev_priv" title='dev_priv' data-ref="1094dev_priv" data-ref-filename="1094dev_priv">dev_priv</a>))</td></tr>
<tr><th id="6386">6386</th><td>		<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="6387">6387</th><td></td></tr>
<tr><th id="6388">6388</th><td>	<i>/* Display WA #1141: SKL:all KBL:all CFL */</i></td></tr>
<tr><th id="6389">6389</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2124" title="IS_PLATFORM(dev_priv, INTEL_KABYLAKE)" data-ref="_M/IS_KABYLAKE">IS_KABYLAKE</a>(<a class="local col4 ref" href="#1094dev_priv" title='dev_priv' data-ref="1094dev_priv" data-ref-filename="1094dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2126" title="IS_PLATFORM(dev_priv, INTEL_COFFEELAKE)" data-ref="_M/IS_COFFEELAKE">IS_COFFEELAKE</a>(<a class="local col4 ref" href="#1094dev_priv" title='dev_priv' data-ref="1094dev_priv" data-ref-filename="1094dev_priv">dev_priv</a>))</td></tr>
<tr><th id="6390">6390</th><td>		<b>return</b> <a class="local col4 ref" href="#1094dev_priv" title='dev_priv' data-ref="1094dev_priv" data-ref-filename="1094dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::dram_info" title='drm_i915_private::dram_info' data-ref="drm_i915_private::dram_info" data-ref-filename="drm_i915_private..dram_info">dram_info</a>.<a class="ref field" href="i915_drv.h.html#dram_info::symmetric_memory" title='dram_info::symmetric_memory' data-ref="dram_info::symmetric_memory" data-ref-filename="dram_info..symmetric_memory">symmetric_memory</a>;</td></tr>
<tr><th id="6391">6391</th><td></td></tr>
<tr><th id="6392">6392</th><td>	<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="6393">6393</th><td>}</td></tr>
<tr><th id="6394">6394</th><td></td></tr>
<tr><th id="6395">6395</th><td><em>void</em> <dfn class="decl def fn" id="intel_init_ipc" title='intel_init_ipc' data-ref="intel_init_ipc" data-ref-filename="intel_init_ipc">intel_init_ipc</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="1095dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1095dev_priv" data-ref-filename="1095dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6396">6396</th><td>{</td></tr>
<tr><th id="6397">6397</th><td>	<b>if</b> (!<a class="macro" href="i915_drv.h.html#2324" title="((&amp;(dev_priv)-&gt;__info)-&gt;display.has_ipc)" data-ref="_M/HAS_IPC">HAS_IPC</a>(<a class="local col5 ref" href="#1095dev_priv" title='dev_priv' data-ref="1095dev_priv" data-ref-filename="1095dev_priv">dev_priv</a>))</td></tr>
<tr><th id="6398">6398</th><td>		<b>return</b>;</td></tr>
<tr><th id="6399">6399</th><td></td></tr>
<tr><th id="6400">6400</th><td>	<a class="local col5 ref" href="#1095dev_priv" title='dev_priv' data-ref="1095dev_priv" data-ref-filename="1095dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ipc_enabled" title='drm_i915_private::ipc_enabled' data-ref="drm_i915_private::ipc_enabled" data-ref-filename="drm_i915_private..ipc_enabled">ipc_enabled</a> = <a class="tu ref fn" href="#intel_can_enable_ipc" title='intel_can_enable_ipc' data-use='c' data-ref="intel_can_enable_ipc" data-ref-filename="intel_can_enable_ipc">intel_can_enable_ipc</a>(<a class="local col5 ref" href="#1095dev_priv" title='dev_priv' data-ref="1095dev_priv" data-ref-filename="1095dev_priv">dev_priv</a>);</td></tr>
<tr><th id="6401">6401</th><td></td></tr>
<tr><th id="6402">6402</th><td>	<a class="ref fn" href="#intel_enable_ipc" title='intel_enable_ipc' data-ref="intel_enable_ipc" data-ref-filename="intel_enable_ipc">intel_enable_ipc</a>(<a class="local col5 ref" href="#1095dev_priv" title='dev_priv' data-ref="1095dev_priv" data-ref-filename="1095dev_priv">dev_priv</a>);</td></tr>
<tr><th id="6403">6403</th><td>}</td></tr>
<tr><th id="6404">6404</th><td></td></tr>
<tr><th id="6405">6405</th><td><i>/*</i></td></tr>
<tr><th id="6406">6406</th><td><i> * Lock protecting IPS related data structures</i></td></tr>
<tr><th id="6407">6407</th><td><i> */</i></td></tr>
<tr><th id="6408">6408</th><td><a class="macro" href="../../../../include/linux/spinlock_types.h.html#81" title="spinlock_t mchdev_lock = (spinlock_t ) { { .rlock = { .raw_lock = { { .val = { (0) } } }, } } }" data-ref="_M/DEFINE_SPINLOCK">DEFINE_SPINLOCK</a>(<dfn class="decl def" id="mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</dfn>);</td></tr>
<tr><th id="6409">6409</th><td></td></tr>
<tr><th id="6410">6410</th><td><a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl def fn" id="ironlake_set_drps" title='ironlake_set_drps' data-ref="ironlake_set_drps" data-ref-filename="ironlake_set_drps">ironlake_set_drps</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1096i915" title='i915' data-type='struct drm_i915_private *' data-ref="1096i915" data-ref-filename="1096i915">i915</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col7 decl" id="1097val" title='val' data-type='u8' data-ref="1097val" data-ref-filename="1097val">val</dfn>)</td></tr>
<tr><th id="6411">6411</th><td>{</td></tr>
<tr><th id="6412">6412</th><td>	<b>struct</b> <a class="type" href="intel_uncore.h.html#intel_uncore" title='intel_uncore' data-ref="intel_uncore" data-ref-filename="intel_uncore">intel_uncore</a> *<dfn class="local col8 decl" id="1098uncore" title='uncore' data-type='struct intel_uncore *' data-ref="1098uncore" data-ref-filename="1098uncore">uncore</dfn> = &amp;<a class="local col6 ref" href="#1096i915" title='i915' data-ref="1096i915" data-ref-filename="1096i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>;</td></tr>
<tr><th id="6413">6413</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col9 decl" id="1099rgvswctl" title='rgvswctl' data-type='u16' data-ref="1099rgvswctl" data-ref-filename="1099rgvswctl">rgvswctl</dfn>;</td></tr>
<tr><th id="6414">6414</th><td></td></tr>
<tr><th id="6415">6415</th><td>	<a class="macro" href="../../../../include/linux/lockdep.h.html#481" title="do { (void)(&amp;mchdev_lock); } while (0)" data-ref="_M/lockdep_assert_held">lockdep_assert_held</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="6416">6416</th><td></td></tr>
<tr><th id="6417">6417</th><td>	<a class="local col9 ref" href="#1099rgvswctl" title='rgvswctl' data-ref="1099rgvswctl" data-ref-filename="1099rgvswctl">rgvswctl</a> = <a class="ref fn" href="intel_uncore.h.html#295" title='intel_uncore_read16' data-ref="intel_uncore_read16" data-ref-filename="intel_uncore_read16">intel_uncore_read16</a>(<a class="local col8 ref" href="#1098uncore" title='uncore' data-ref="1098uncore" data-ref-filename="1098uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3740" title="((const i915_reg_t){ .reg = (0x11170) })" data-ref="_M/MEMSWCTL">MEMSWCTL</a>);</td></tr>
<tr><th id="6418">6418</th><td>	<b>if</b> (<a class="local col9 ref" href="#1099rgvswctl" title='rgvswctl' data-ref="1099rgvswctl" data-ref-filename="1099rgvswctl">rgvswctl</a> &amp; <a class="macro" href="i915_reg.h.html#3749" title="(1 &lt;&lt; 12)" data-ref="_M/MEMCTL_CMD_STS">MEMCTL_CMD_STS</a>) {</td></tr>
<tr><th id="6419">6419</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#355" title="drm_dbg(0x01, &quot;gpu busy, RCS change rejected\n&quot;)" data-ref="_M/DRM_DEBUG">DRM_DEBUG</a>(<q>"gpu busy, RCS change rejected\n"</q>);</td></tr>
<tr><th id="6420">6420</th><td>		<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>; <i>/* still busy with another command */</i></td></tr>
<tr><th id="6421">6421</th><td>	}</td></tr>
<tr><th id="6422">6422</th><td></td></tr>
<tr><th id="6423">6423</th><td>	<a class="local col9 ref" href="#1099rgvswctl" title='rgvswctl' data-ref="1099rgvswctl" data-ref-filename="1099rgvswctl">rgvswctl</a> = (<a class="macro" href="i915_reg.h.html#3745" title="2" data-ref="_M/MEMCTL_CMD_CHFREQ">MEMCTL_CMD_CHFREQ</a> &lt;&lt; <a class="macro" href="i915_reg.h.html#3742" title="13" data-ref="_M/MEMCTL_CMD_SHIFT">MEMCTL_CMD_SHIFT</a>) |</td></tr>
<tr><th id="6424">6424</th><td>		(<a class="local col7 ref" href="#1097val" title='val' data-ref="1097val" data-ref-filename="1097val">val</a> &lt;&lt; <a class="macro" href="i915_reg.h.html#3752" title="8" data-ref="_M/MEMCTL_FREQ_SHIFT">MEMCTL_FREQ_SHIFT</a>) | <a class="macro" href="i915_reg.h.html#3753" title="(1 &lt;&lt; 7)" data-ref="_M/MEMCTL_SFCAVM">MEMCTL_SFCAVM</a>;</td></tr>
<tr><th id="6425">6425</th><td>	<a class="ref fn" href="intel_uncore.h.html#301" title='intel_uncore_write16' data-ref="intel_uncore_write16" data-ref-filename="intel_uncore_write16">intel_uncore_write16</a>(<a class="local col8 ref" href="#1098uncore" title='uncore' data-ref="1098uncore" data-ref-filename="1098uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3740" title="((const i915_reg_t){ .reg = (0x11170) })" data-ref="_M/MEMSWCTL">MEMSWCTL</a>, <a class="local col9 ref" href="#1099rgvswctl" title='rgvswctl' data-ref="1099rgvswctl" data-ref-filename="1099rgvswctl">rgvswctl</a>);</td></tr>
<tr><th id="6426">6426</th><td>	<a class="macro" href="intel_uncore.h.html#336" title="((void)intel_uncore_read16_notrace(uncore, ((const i915_reg_t){ .reg = (0x11170) })))" data-ref="_M/intel_uncore_posting_read16">intel_uncore_posting_read16</a>(<a class="local col8 ref" href="#1098uncore" title='uncore' data-ref="1098uncore" data-ref-filename="1098uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3740" title="((const i915_reg_t){ .reg = (0x11170) })" data-ref="_M/MEMSWCTL">MEMSWCTL</a>);</td></tr>
<tr><th id="6427">6427</th><td></td></tr>
<tr><th id="6428">6428</th><td>	<a class="local col9 ref" href="#1099rgvswctl" title='rgvswctl' data-ref="1099rgvswctl" data-ref-filename="1099rgvswctl">rgvswctl</a> |= <a class="macro" href="i915_reg.h.html#3749" title="(1 &lt;&lt; 12)" data-ref="_M/MEMCTL_CMD_STS">MEMCTL_CMD_STS</a>;</td></tr>
<tr><th id="6429">6429</th><td>	<a class="ref fn" href="intel_uncore.h.html#301" title='intel_uncore_write16' data-ref="intel_uncore_write16" data-ref-filename="intel_uncore_write16">intel_uncore_write16</a>(<a class="local col8 ref" href="#1098uncore" title='uncore' data-ref="1098uncore" data-ref-filename="1098uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3740" title="((const i915_reg_t){ .reg = (0x11170) })" data-ref="_M/MEMSWCTL">MEMSWCTL</a>, <a class="local col9 ref" href="#1099rgvswctl" title='rgvswctl' data-ref="1099rgvswctl" data-ref-filename="1099rgvswctl">rgvswctl</a>);</td></tr>
<tr><th id="6430">6430</th><td></td></tr>
<tr><th id="6431">6431</th><td>	<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="6432">6432</th><td>}</td></tr>
<tr><th id="6433">6433</th><td></td></tr>
<tr><th id="6434">6434</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ironlake_enable_drps" title='ironlake_enable_drps' data-type='void ironlake_enable_drps(struct drm_i915_private * dev_priv)' data-ref="ironlake_enable_drps" data-ref-filename="ironlake_enable_drps">ironlake_enable_drps</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="1100dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1100dev_priv" data-ref-filename="1100dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6435">6435</th><td>{</td></tr>
<tr><th id="6436">6436</th><td>	<b>struct</b> <a class="type" href="intel_uncore.h.html#intel_uncore" title='intel_uncore' data-ref="intel_uncore" data-ref-filename="intel_uncore">intel_uncore</a> *<dfn class="local col1 decl" id="1101uncore" title='uncore' data-type='struct intel_uncore *' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</dfn> = &amp;<a class="local col0 ref" href="#1100dev_priv" title='dev_priv' data-ref="1100dev_priv" data-ref-filename="1100dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>;</td></tr>
<tr><th id="6437">6437</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col2 decl" id="1102rgvmodectl" title='rgvmodectl' data-type='u32' data-ref="1102rgvmodectl" data-ref-filename="1102rgvmodectl">rgvmodectl</dfn>;</td></tr>
<tr><th id="6438">6438</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col3 decl" id="1103fmax" title='fmax' data-type='u8' data-ref="1103fmax" data-ref-filename="1103fmax">fmax</dfn>, <dfn class="local col4 decl" id="1104fmin" title='fmin' data-type='u8' data-ref="1104fmin" data-ref-filename="1104fmin">fmin</dfn>, <dfn class="local col5 decl" id="1105fstart" title='fstart' data-type='u8' data-ref="1105fstart" data-ref-filename="1105fstart">fstart</dfn>, <dfn class="local col6 decl" id="1106vstart" title='vstart' data-type='u8' data-ref="1106vstart" data-ref-filename="1106vstart">vstart</dfn>;</td></tr>
<tr><th id="6439">6439</th><td></td></tr>
<tr><th id="6440">6440</th><td>	<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_lock_irq" title='spin_lock_irq' data-ref="spin_lock_irq" data-ref-filename="spin_lock_irq">spin_lock_irq</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="6441">6441</th><td></td></tr>
<tr><th id="6442">6442</th><td>	<a class="local col2 ref" href="#1102rgvmodectl" title='rgvmodectl' data-ref="1102rgvmodectl" data-ref-filename="1102rgvmodectl">rgvmodectl</a> = <a class="ref fn" href="intel_uncore.h.html#296" title='intel_uncore_read' data-ref="intel_uncore_read" data-ref-filename="intel_uncore_read">intel_uncore_read</a>(<a class="local col1 ref" href="#1101uncore" title='uncore' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3795" title="((const i915_reg_t){ .reg = (0x11190) })" data-ref="_M/MEMMODECTL">MEMMODECTL</a>);</td></tr>
<tr><th id="6443">6443</th><td></td></tr>
<tr><th id="6444">6444</th><td>	<i>/* Enable temp reporting */</i></td></tr>
<tr><th id="6445">6445</th><td>	<a class="ref fn" href="intel_uncore.h.html#301" title='intel_uncore_write16' data-ref="intel_uncore_write16" data-ref-filename="intel_uncore_write16">intel_uncore_write16</a>(<a class="local col1 ref" href="#1101uncore" title='uncore' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3889" title="((const i915_reg_t){ .reg = (0x11214) })" data-ref="_M/PMMISC">PMMISC</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11214) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3889" title="((const i915_reg_t){ .reg = (0x11214) })" data-ref="_M/PMMISC">PMMISC</a>) | <a class="macro" href="i915_reg.h.html#3890" title="(1 &lt;&lt; 0)" data-ref="_M/MCPPCE_EN">MCPPCE_EN</a>);</td></tr>
<tr><th id="6446">6446</th><td>	<a class="ref fn" href="intel_uncore.h.html#301" title='intel_uncore_write16' data-ref="intel_uncore_write16" data-ref-filename="intel_uncore_write16">intel_uncore_write16</a>(<a class="local col1 ref" href="#1101uncore" title='uncore' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3702" title="((const i915_reg_t){ .reg = (0x11001) })" data-ref="_M/TSC1">TSC1</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11001) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3702" title="((const i915_reg_t){ .reg = (0x11001) })" data-ref="_M/TSC1">TSC1</a>) | <a class="macro" href="i915_reg.h.html#3703" title="(1 &lt;&lt; 0)" data-ref="_M/TSE">TSE</a>);</td></tr>
<tr><th id="6447">6447</th><td></td></tr>
<tr><th id="6448">6448</th><td>	<i>/* 100ms RC evaluation intervals */</i></td></tr>
<tr><th id="6449">6449</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col1 ref" href="#1101uncore" title='uncore' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3827" title="((const i915_reg_t){ .reg = (0x111b0) })" data-ref="_M/RCUPEI">RCUPEI</a>, <var>100000</var>);</td></tr>
<tr><th id="6450">6450</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col1 ref" href="#1101uncore" title='uncore' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3828" title="((const i915_reg_t){ .reg = (0x111b4) })" data-ref="_M/RCDNEI">RCDNEI</a>, <var>100000</var>);</td></tr>
<tr><th id="6451">6451</th><td></td></tr>
<tr><th id="6452">6452</th><td>	<i>/* Set max/min thresholds to 90ms and 80ms respectively */</i></td></tr>
<tr><th id="6453">6453</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col1 ref" href="#1101uncore" title='uncore' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3812" title="((const i915_reg_t){ .reg = (0x1119c) })" data-ref="_M/RCBMAXAVG">RCBMAXAVG</a>, <var>90000</var>);</td></tr>
<tr><th id="6454">6454</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col1 ref" href="#1101uncore" title='uncore' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3826" title="((const i915_reg_t){ .reg = (0x111a0) })" data-ref="_M/RCBMINAVG">RCBMINAVG</a>, <var>80000</var>);</td></tr>
<tr><th id="6455">6455</th><td></td></tr>
<tr><th id="6456">6456</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col1 ref" href="#1101uncore" title='uncore' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3755" title="((const i915_reg_t){ .reg = (0x1117c) })" data-ref="_M/MEMIHYST">MEMIHYST</a>, <var>1</var>);</td></tr>
<tr><th id="6457">6457</th><td></td></tr>
<tr><th id="6458">6458</th><td>	<i>/* Set up min, max, and cur for interrupt handling */</i></td></tr>
<tr><th id="6459">6459</th><td>	<a class="local col3 ref" href="#1103fmax" title='fmax' data-ref="1103fmax" data-ref-filename="1103fmax">fmax</a> = (<a class="local col2 ref" href="#1102rgvmodectl" title='rgvmodectl' data-ref="1102rgvmodectl" data-ref-filename="1102rgvmodectl">rgvmodectl</a> &amp; <a class="macro" href="i915_reg.h.html#3809" title="0x000000f0" data-ref="_M/MEMMODE_FMAX_MASK">MEMMODE_FMAX_MASK</a>) &gt;&gt; <a class="macro" href="i915_reg.h.html#3810" title="4" data-ref="_M/MEMMODE_FMAX_SHIFT">MEMMODE_FMAX_SHIFT</a>;</td></tr>
<tr><th id="6460">6460</th><td>	<a class="local col4 ref" href="#1104fmin" title='fmin' data-ref="1104fmin" data-ref-filename="1104fmin">fmin</a> = (<a class="local col2 ref" href="#1102rgvmodectl" title='rgvmodectl' data-ref="1102rgvmodectl" data-ref-filename="1102rgvmodectl">rgvmodectl</a> &amp; <a class="macro" href="i915_reg.h.html#3811" title="0x0000000f" data-ref="_M/MEMMODE_FMIN_MASK">MEMMODE_FMIN_MASK</a>);</td></tr>
<tr><th id="6461">6461</th><td>	<a class="local col5 ref" href="#1105fstart" title='fstart' data-ref="1105fstart" data-ref-filename="1105fstart">fstart</a> = (<a class="local col2 ref" href="#1102rgvmodectl" title='rgvmodectl' data-ref="1102rgvmodectl" data-ref-filename="1102rgvmodectl">rgvmodectl</a> &amp; <a class="macro" href="i915_reg.h.html#3807" title="0x00000f00" data-ref="_M/MEMMODE_FSTART_MASK">MEMMODE_FSTART_MASK</a>) &gt;&gt;</td></tr>
<tr><th id="6462">6462</th><td>		<a class="macro" href="i915_reg.h.html#3808" title="8" data-ref="_M/MEMMODE_FSTART_SHIFT">MEMMODE_FSTART_SHIFT</a>;</td></tr>
<tr><th id="6463">6463</th><td></td></tr>
<tr><th id="6464">6464</th><td>	<a class="local col6 ref" href="#1106vstart" title='vstart' data-ref="1106vstart" data-ref-filename="1106vstart">vstart</a> = (<a class="ref fn" href="intel_uncore.h.html#296" title='intel_uncore_read' data-ref="intel_uncore_read" data-ref-filename="intel_uncore_read">intel_uncore_read</a>(<a class="local col1 ref" href="#1101uncore" title='uncore' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3711" title="((const i915_reg_t){ .reg = (0x11110 + (fstart) * 4) })" data-ref="_M/PXVFREQ">PXVFREQ</a>(<a class="local col5 ref" href="#1105fstart" title='fstart' data-ref="1105fstart" data-ref-filename="1105fstart">fstart</a>)) &amp;</td></tr>
<tr><th id="6465">6465</th><td>		  <a class="macro" href="i915_reg.h.html#3712" title="0x7f000000" data-ref="_M/PXVFREQ_PX_MASK">PXVFREQ_PX_MASK</a>) &gt;&gt; <a class="macro" href="i915_reg.h.html#3713" title="24" data-ref="_M/PXVFREQ_PX_SHIFT">PXVFREQ_PX_SHIFT</a>;</td></tr>
<tr><th id="6466">6466</th><td></td></tr>
<tr><th id="6467">6467</th><td>	<a class="local col0 ref" href="#1100dev_priv" title='dev_priv' data-ref="1100dev_priv" data-ref-filename="1100dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::fmax" title='intel_ilk_power_mgmt::fmax' data-ref="intel_ilk_power_mgmt::fmax" data-ref-filename="intel_ilk_power_mgmt..fmax">fmax</a> = <a class="local col3 ref" href="#1103fmax" title='fmax' data-ref="1103fmax" data-ref-filename="1103fmax">fmax</a>; <i>/* IPS callback will increase this */</i></td></tr>
<tr><th id="6468">6468</th><td>	<a class="local col0 ref" href="#1100dev_priv" title='dev_priv' data-ref="1100dev_priv" data-ref-filename="1100dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::fstart" title='intel_ilk_power_mgmt::fstart' data-ref="intel_ilk_power_mgmt::fstart" data-ref-filename="intel_ilk_power_mgmt..fstart">fstart</a> = <a class="local col5 ref" href="#1105fstart" title='fstart' data-ref="1105fstart" data-ref-filename="1105fstart">fstart</a>;</td></tr>
<tr><th id="6469">6469</th><td></td></tr>
<tr><th id="6470">6470</th><td>	<a class="local col0 ref" href="#1100dev_priv" title='dev_priv' data-ref="1100dev_priv" data-ref-filename="1100dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::max_delay" title='intel_ilk_power_mgmt::max_delay' data-ref="intel_ilk_power_mgmt::max_delay" data-ref-filename="intel_ilk_power_mgmt..max_delay">max_delay</a> = <a class="local col5 ref" href="#1105fstart" title='fstart' data-ref="1105fstart" data-ref-filename="1105fstart">fstart</a>;</td></tr>
<tr><th id="6471">6471</th><td>	<a class="local col0 ref" href="#1100dev_priv" title='dev_priv' data-ref="1100dev_priv" data-ref-filename="1100dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::min_delay" title='intel_ilk_power_mgmt::min_delay' data-ref="intel_ilk_power_mgmt::min_delay" data-ref-filename="intel_ilk_power_mgmt..min_delay">min_delay</a> = <a class="local col4 ref" href="#1104fmin" title='fmin' data-ref="1104fmin" data-ref-filename="1104fmin">fmin</a>;</td></tr>
<tr><th id="6472">6472</th><td>	<a class="local col0 ref" href="#1100dev_priv" title='dev_priv' data-ref="1100dev_priv" data-ref-filename="1100dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::cur_delay" title='intel_ilk_power_mgmt::cur_delay' data-ref="intel_ilk_power_mgmt::cur_delay" data-ref-filename="intel_ilk_power_mgmt..cur_delay">cur_delay</a> = <a class="local col5 ref" href="#1105fstart" title='fstart' data-ref="1105fstart" data-ref-filename="1105fstart">fstart</a>;</td></tr>
<tr><th id="6473">6473</th><td></td></tr>
<tr><th id="6474">6474</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;fmax: %d, fmin: %d, fstart: %d\n&quot;, fmax, fmin, fstart)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"fmax: %d, fmin: %d, fstart: %d\n"</q>,</td></tr>
<tr><th id="6475">6475</th><td>			 <a class="local col3 ref" href="#1103fmax" title='fmax' data-ref="1103fmax" data-ref-filename="1103fmax">fmax</a>, <a class="local col4 ref" href="#1104fmin" title='fmin' data-ref="1104fmin" data-ref-filename="1104fmin">fmin</a>, <a class="local col5 ref" href="#1105fstart" title='fstart' data-ref="1105fstart" data-ref-filename="1105fstart">fstart</a>);</td></tr>
<tr><th id="6476">6476</th><td></td></tr>
<tr><th id="6477">6477</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col1 ref" href="#1101uncore" title='uncore' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</a>,</td></tr>
<tr><th id="6478">6478</th><td>			   <a class="macro" href="i915_reg.h.html#3756" title="((const i915_reg_t){ .reg = (0x11180) })" data-ref="_M/MEMINTREN">MEMINTREN</a>,</td></tr>
<tr><th id="6479">6479</th><td>			   <a class="macro" href="i915_reg.h.html#3758" title="(1 &lt;&lt; 7)" data-ref="_M/MEMINT_CX_SUPR_EN">MEMINT_CX_SUPR_EN</a> | <a class="macro" href="i915_reg.h.html#3761" title="(1 &lt;&lt; 4)" data-ref="_M/MEMINT_EVAL_CHG_EN">MEMINT_EVAL_CHG_EN</a>);</td></tr>
<tr><th id="6480">6480</th><td></td></tr>
<tr><th id="6481">6481</th><td>	<i>/*</i></td></tr>
<tr><th id="6482">6482</th><td><i>	 * Interrupts will be enabled in ironlake_irq_postinstall</i></td></tr>
<tr><th id="6483">6483</th><td><i>	 */</i></td></tr>
<tr><th id="6484">6484</th><td></td></tr>
<tr><th id="6485">6485</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col1 ref" href="#1101uncore" title='uncore' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3875" title="((const i915_reg_t){ .reg = (0x111cc) })" data-ref="_M/VIDSTART">VIDSTART</a>, <a class="local col6 ref" href="#1106vstart" title='vstart' data-ref="1106vstart" data-ref-filename="1106vstart">vstart</a>);</td></tr>
<tr><th id="6486">6486</th><td>	<a class="macro" href="intel_uncore.h.html#335" title="((void)intel_uncore_read_notrace(uncore, ((const i915_reg_t){ .reg = (0x111cc) })))" data-ref="_M/intel_uncore_posting_read">intel_uncore_posting_read</a>(<a class="local col1 ref" href="#1101uncore" title='uncore' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3875" title="((const i915_reg_t){ .reg = (0x111cc) })" data-ref="_M/VIDSTART">VIDSTART</a>);</td></tr>
<tr><th id="6487">6487</th><td></td></tr>
<tr><th id="6488">6488</th><td>	<a class="local col2 ref" href="#1102rgvmodectl" title='rgvmodectl' data-ref="1102rgvmodectl" data-ref-filename="1102rgvmodectl">rgvmodectl</a> |= <a class="macro" href="i915_reg.h.html#3804" title="(1 &lt;&lt; 14)" data-ref="_M/MEMMODE_SWMODE_EN">MEMMODE_SWMODE_EN</a>;</td></tr>
<tr><th id="6489">6489</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col1 ref" href="#1101uncore" title='uncore' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3795" title="((const i915_reg_t){ .reg = (0x11190) })" data-ref="_M/MEMMODECTL">MEMMODECTL</a>, <a class="local col2 ref" href="#1102rgvmodectl" title='rgvmodectl' data-ref="1102rgvmodectl" data-ref-filename="1102rgvmodectl">rgvmodectl</a>);</td></tr>
<tr><th id="6490">6490</th><td></td></tr>
<tr><th id="6491">6491</th><td>	<b>if</b> (<a class="macro" href="i915_utils.h.html#349" title="({ do { extern void __compiletime_assert_6492(void) ; if (!(!(!__builtin_constant_p((10) * 1000)))) __compiletime_assert_6492(); } while (0); do { extern void __compiletime_assert_6492(void) ; if (!(!(((10) * 1000) &gt; 50000))) __compiletime_assert_6492(); } while (0); ({ int cpu, ret, timeout = (((10) * 1000)) * 1000; u64 base; do { } while (0); if (!(1)) { __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); cpu = ({ __this_cpu_preempt_check(&quot;read&quot;); ({ typeof(cpu_number) pscr_ret__; do { const void *__vpp_verify = (typeof((&amp;(cpu_number)) + 0))((void *)0); (void)__vpp_verify; } while (0); switch(sizeof(cpu_number)) { case 1: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 2: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 4: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 8: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; default: __bad_size_call_parameter(); break; } pscr_ret__; }); }); } base = local_clock(); for (;;) { u64 now = local_clock(); if (!(1)) __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); if ((((intel_uncore_read(uncore, ((const i915_reg_t){ .reg = (0x11170) })) &amp; (1 &lt;&lt; 12)) == 0))) { ret = 0; break; } if (now - base &gt;= timeout) { ret = -110; break; } cpu_relax(); if (!(1)) { __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); if (__builtin_expect(!!(cpu != ({ __this_cpu_preempt_check(&quot;read&quot;); ({ typeof(cpu_number) pscr_ret__; do { const void *__vpp_verify = (typeof((&amp;(cpu_number)) + 0))((void *)0); (void)__vpp_verify; } while (0); switch(sizeof(cpu_number)) { case 1: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 2: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 4: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 8: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; default: __bad_size_call_parameter(); break; } pscr_ret__; }); })), 0)) { timeout -= now - base; cpu = ({ __this_cpu_preempt_check(&quot;read&quot;); ({ typeof(cpu_number) pscr_ret__; do { const void *__vpp_verify = (typeof((&amp;(cpu_number)) + 0))((void *)0); (void)__vpp_verify; } while (0); switch(sizeof(cpu_number)) { case 1: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 2: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 4: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 8: pscr_ret__ = ({ typeof(cpu_number) pfo_ret__; switch (sizeof(cpu_number)) { case 1: asm (&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 2: asm (&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 4: asm (&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; case 8: asm (&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_number)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; default: __bad_size_call_parameter(); break; } pscr_ret__; }); }); base = local_clock(); } } } ret; }); })" data-ref="_M/wait_for_atomic">wait_for_atomic</a>((<a class="ref fn" href="intel_uncore.h.html#296" title='intel_uncore_read' data-ref="intel_uncore_read" data-ref-filename="intel_uncore_read">intel_uncore_read</a>(<a class="local col1 ref" href="#1101uncore" title='uncore' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3740" title="((const i915_reg_t){ .reg = (0x11170) })" data-ref="_M/MEMSWCTL">MEMSWCTL</a>) &amp;</td></tr>
<tr><th id="6492">6492</th><td>			     <a class="macro" href="i915_reg.h.html#3749" title="(1 &lt;&lt; 12)" data-ref="_M/MEMCTL_CMD_STS">MEMCTL_CMD_STS</a>) == <var>0</var>, <var>10</var>))</td></tr>
<tr><th id="6493">6493</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;stuck trying to change perf mode\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"stuck trying to change perf mode\n"</q>);</td></tr>
<tr><th id="6494">6494</th><td>	<a class="macro" href="../../../../include/linux/delay.h.html#43" title="( (__builtin_constant_p(1) &amp;&amp; (1)&lt;=5) ? ({ if (__builtin_constant_p((1)*1000)) { if (((1)*1000) / 20000 &gt;= 1) __bad_udelay(); else __const_udelay(((1)*1000) * 0x10c7ul); } else { __udelay((1)*1000); } }) : ({unsigned long __ms=(1); while (__ms--) ({ if (__builtin_constant_p(1000)) { if ((1000) / 20000 &gt;= 1) __bad_udelay(); else __const_udelay((1000) * 0x10c7ul); } else { __udelay(1000); } });}))" data-ref="_M/mdelay">mdelay</a>(<var>1</var>);</td></tr>
<tr><th id="6495">6495</th><td></td></tr>
<tr><th id="6496">6496</th><td>	<a class="ref fn" href="#ironlake_set_drps" title='ironlake_set_drps' data-ref="ironlake_set_drps" data-ref-filename="ironlake_set_drps">ironlake_set_drps</a>(<a class="local col0 ref" href="#1100dev_priv" title='dev_priv' data-ref="1100dev_priv" data-ref-filename="1100dev_priv">dev_priv</a>, <a class="local col5 ref" href="#1105fstart" title='fstart' data-ref="1105fstart" data-ref-filename="1105fstart">fstart</a>);</td></tr>
<tr><th id="6497">6497</th><td></td></tr>
<tr><th id="6498">6498</th><td>	<a class="local col0 ref" href="#1100dev_priv" title='dev_priv' data-ref="1100dev_priv" data-ref-filename="1100dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::last_count1" title='intel_ilk_power_mgmt::last_count1' data-ref="intel_ilk_power_mgmt::last_count1" data-ref-filename="intel_ilk_power_mgmt..last_count1">last_count1</a> =</td></tr>
<tr><th id="6499">6499</th><td>		<a class="ref fn" href="intel_uncore.h.html#296" title='intel_uncore_read' data-ref="intel_uncore_read" data-ref-filename="intel_uncore_read">intel_uncore_read</a>(<a class="local col1 ref" href="#1101uncore" title='uncore' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3899" title="((const i915_reg_t){ .reg = (0x112e4) })" data-ref="_M/DMIEC">DMIEC</a>) +</td></tr>
<tr><th id="6500">6500</th><td>		<a class="ref fn" href="intel_uncore.h.html#296" title='intel_uncore_read' data-ref="intel_uncore_read" data-ref-filename="intel_uncore_read">intel_uncore_read</a>(<a class="local col1 ref" href="#1101uncore" title='uncore' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3900" title="((const i915_reg_t){ .reg = (0x112e8) })" data-ref="_M/DDREC">DDREC</a>) +</td></tr>
<tr><th id="6501">6501</th><td>		<a class="ref fn" href="intel_uncore.h.html#296" title='intel_uncore_read' data-ref="intel_uncore_read" data-ref-filename="intel_uncore_read">intel_uncore_read</a>(<a class="local col1 ref" href="#1101uncore" title='uncore' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3898" title="((const i915_reg_t){ .reg = (0x112e0) })" data-ref="_M/CSIEC">CSIEC</a>);</td></tr>
<tr><th id="6502">6502</th><td>	<a class="local col0 ref" href="#1100dev_priv" title='dev_priv' data-ref="1100dev_priv" data-ref-filename="1100dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::last_time1" title='intel_ilk_power_mgmt::last_time1' data-ref="intel_ilk_power_mgmt::last_time1" data-ref-filename="intel_ilk_power_mgmt..last_time1">last_time1</a> = <a class="ref fn" href="../../../../include/linux/jiffies.h.html#jiffies_to_msecs" title='jiffies_to_msecs' data-ref="jiffies_to_msecs" data-ref-filename="jiffies_to_msecs">jiffies_to_msecs</a>(<a class="ref" href="../../../../include/linux/jiffies.h.html#jiffies" title='jiffies' data-ref="jiffies" data-ref-filename="jiffies">jiffies</a>);</td></tr>
<tr><th id="6503">6503</th><td>	<a class="local col0 ref" href="#1100dev_priv" title='dev_priv' data-ref="1100dev_priv" data-ref-filename="1100dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::last_count2" title='intel_ilk_power_mgmt::last_count2' data-ref="intel_ilk_power_mgmt::last_count2" data-ref-filename="intel_ilk_power_mgmt..last_count2">last_count2</a> = <a class="ref fn" href="intel_uncore.h.html#296" title='intel_uncore_read' data-ref="intel_uncore_read" data-ref-filename="intel_uncore_read">intel_uncore_read</a>(<a class="local col1 ref" href="#1101uncore" title='uncore' data-ref="1101uncore" data-ref-filename="1101uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3903" title="((const i915_reg_t){ .reg = (0x112f4) })" data-ref="_M/GFXEC">GFXEC</a>);</td></tr>
<tr><th id="6504">6504</th><td>	<a class="local col0 ref" href="#1100dev_priv" title='dev_priv' data-ref="1100dev_priv" data-ref-filename="1100dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::last_time2" title='intel_ilk_power_mgmt::last_time2' data-ref="intel_ilk_power_mgmt::last_time2" data-ref-filename="intel_ilk_power_mgmt..last_time2">last_time2</a> = <a class="ref fn" href="../../../../include/linux/timekeeping.h.html#ktime_get_raw_ns" title='ktime_get_raw_ns' data-ref="ktime_get_raw_ns" data-ref-filename="ktime_get_raw_ns">ktime_get_raw_ns</a>();</td></tr>
<tr><th id="6505">6505</th><td></td></tr>
<tr><th id="6506">6506</th><td>	<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_unlock_irq" title='spin_unlock_irq' data-ref="spin_unlock_irq" data-ref-filename="spin_unlock_irq">spin_unlock_irq</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="6507">6507</th><td>}</td></tr>
<tr><th id="6508">6508</th><td></td></tr>
<tr><th id="6509">6509</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ironlake_disable_drps" title='ironlake_disable_drps' data-type='void ironlake_disable_drps(struct drm_i915_private * i915)' data-ref="ironlake_disable_drps" data-ref-filename="ironlake_disable_drps">ironlake_disable_drps</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="1107i915" title='i915' data-type='struct drm_i915_private *' data-ref="1107i915" data-ref-filename="1107i915">i915</dfn>)</td></tr>
<tr><th id="6510">6510</th><td>{</td></tr>
<tr><th id="6511">6511</th><td>	<b>struct</b> <a class="type" href="intel_uncore.h.html#intel_uncore" title='intel_uncore' data-ref="intel_uncore" data-ref-filename="intel_uncore">intel_uncore</a> *<dfn class="local col8 decl" id="1108uncore" title='uncore' data-type='struct intel_uncore *' data-ref="1108uncore" data-ref-filename="1108uncore">uncore</dfn> = &amp;<a class="local col7 ref" href="#1107i915" title='i915' data-ref="1107i915" data-ref-filename="1107i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>;</td></tr>
<tr><th id="6512">6512</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="local col9 decl" id="1109rgvswctl" title='rgvswctl' data-type='u16' data-ref="1109rgvswctl" data-ref-filename="1109rgvswctl">rgvswctl</dfn>;</td></tr>
<tr><th id="6513">6513</th><td></td></tr>
<tr><th id="6514">6514</th><td>	<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_lock_irq" title='spin_lock_irq' data-ref="spin_lock_irq" data-ref-filename="spin_lock_irq">spin_lock_irq</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="6515">6515</th><td></td></tr>
<tr><th id="6516">6516</th><td>	<a class="local col9 ref" href="#1109rgvswctl" title='rgvswctl' data-ref="1109rgvswctl" data-ref-filename="1109rgvswctl">rgvswctl</a> = <a class="ref fn" href="intel_uncore.h.html#295" title='intel_uncore_read16' data-ref="intel_uncore_read16" data-ref-filename="intel_uncore_read16">intel_uncore_read16</a>(<a class="local col8 ref" href="#1108uncore" title='uncore' data-ref="1108uncore" data-ref-filename="1108uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3740" title="((const i915_reg_t){ .reg = (0x11170) })" data-ref="_M/MEMSWCTL">MEMSWCTL</a>);</td></tr>
<tr><th id="6517">6517</th><td></td></tr>
<tr><th id="6518">6518</th><td>	<i>/* Ack interrupts, disable EFC interrupt */</i></td></tr>
<tr><th id="6519">6519</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col8 ref" href="#1108uncore" title='uncore' data-ref="1108uncore" data-ref-filename="1108uncore">uncore</a>,</td></tr>
<tr><th id="6520">6520</th><td>			   <a class="macro" href="i915_reg.h.html#3756" title="((const i915_reg_t){ .reg = (0x11180) })" data-ref="_M/MEMINTREN">MEMINTREN</a>,</td></tr>
<tr><th id="6521">6521</th><td>			   <a class="ref fn" href="intel_uncore.h.html#296" title='intel_uncore_read' data-ref="intel_uncore_read" data-ref-filename="intel_uncore_read">intel_uncore_read</a>(<a class="local col8 ref" href="#1108uncore" title='uncore' data-ref="1108uncore" data-ref-filename="1108uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3756" title="((const i915_reg_t){ .reg = (0x11180) })" data-ref="_M/MEMINTREN">MEMINTREN</a>) &amp;</td></tr>
<tr><th id="6522">6522</th><td>			   ~<a class="macro" href="i915_reg.h.html#3761" title="(1 &lt;&lt; 4)" data-ref="_M/MEMINT_EVAL_CHG_EN">MEMINT_EVAL_CHG_EN</a>);</td></tr>
<tr><th id="6523">6523</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col8 ref" href="#1108uncore" title='uncore' data-ref="1108uncore" data-ref-filename="1108uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3786" title="((const i915_reg_t){ .reg = (0x11184) })" data-ref="_M/MEMINTRSTS">MEMINTRSTS</a>, <a class="macro" href="i915_reg.h.html#3790" title="(1 &lt;&lt; 4)" data-ref="_M/MEMINT_EVAL_CHG">MEMINT_EVAL_CHG</a>);</td></tr>
<tr><th id="6524">6524</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col8 ref" href="#1108uncore" title='uncore' data-ref="1108uncore" data-ref-filename="1108uncore">uncore</a>,</td></tr>
<tr><th id="6525">6525</th><td>			   <a class="macro" href="i915_reg.h.html#7290" title="((const i915_reg_t){ .reg = (0x4400c) })" data-ref="_M/DEIER">DEIER</a>,</td></tr>
<tr><th id="6526">6526</th><td>			   <a class="ref fn" href="intel_uncore.h.html#296" title='intel_uncore_read' data-ref="intel_uncore_read" data-ref-filename="intel_uncore_read">intel_uncore_read</a>(<a class="local col8 ref" href="#1108uncore" title='uncore' data-ref="1108uncore" data-ref-filename="1108uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#7290" title="((const i915_reg_t){ .reg = (0x4400c) })" data-ref="_M/DEIER">DEIER</a>) &amp; ~<a class="macro" href="i915_reg.h.html#7239" title="(1 &lt;&lt; 25)" data-ref="_M/DE_PCU_EVENT">DE_PCU_EVENT</a>);</td></tr>
<tr><th id="6527">6527</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col8 ref" href="#1108uncore" title='uncore' data-ref="1108uncore" data-ref-filename="1108uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#7289" title="((const i915_reg_t){ .reg = (0x44008) })" data-ref="_M/DEIIR">DEIIR</a>, <a class="macro" href="i915_reg.h.html#7239" title="(1 &lt;&lt; 25)" data-ref="_M/DE_PCU_EVENT">DE_PCU_EVENT</a>);</td></tr>
<tr><th id="6528">6528</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col8 ref" href="#1108uncore" title='uncore' data-ref="1108uncore" data-ref-filename="1108uncore">uncore</a>,</td></tr>
<tr><th id="6529">6529</th><td>			   <a class="macro" href="i915_reg.h.html#7288" title="((const i915_reg_t){ .reg = (0x44004) })" data-ref="_M/DEIMR">DEIMR</a>,</td></tr>
<tr><th id="6530">6530</th><td>			   <a class="ref fn" href="intel_uncore.h.html#296" title='intel_uncore_read' data-ref="intel_uncore_read" data-ref-filename="intel_uncore_read">intel_uncore_read</a>(<a class="local col8 ref" href="#1108uncore" title='uncore' data-ref="1108uncore" data-ref-filename="1108uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#7288" title="((const i915_reg_t){ .reg = (0x44004) })" data-ref="_M/DEIMR">DEIMR</a>) | <a class="macro" href="i915_reg.h.html#7239" title="(1 &lt;&lt; 25)" data-ref="_M/DE_PCU_EVENT">DE_PCU_EVENT</a>);</td></tr>
<tr><th id="6531">6531</th><td></td></tr>
<tr><th id="6532">6532</th><td>	<i>/* Go back to the starting frequency */</i></td></tr>
<tr><th id="6533">6533</th><td>	<a class="ref fn" href="#ironlake_set_drps" title='ironlake_set_drps' data-ref="ironlake_set_drps" data-ref-filename="ironlake_set_drps">ironlake_set_drps</a>(<a class="local col7 ref" href="#1107i915" title='i915' data-ref="1107i915" data-ref-filename="1107i915">i915</a>, <a class="local col7 ref" href="#1107i915" title='i915' data-ref="1107i915" data-ref-filename="1107i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::fstart" title='intel_ilk_power_mgmt::fstart' data-ref="intel_ilk_power_mgmt::fstart" data-ref-filename="intel_ilk_power_mgmt..fstart">fstart</a>);</td></tr>
<tr><th id="6534">6534</th><td>	<a class="macro" href="../../../../include/linux/delay.h.html#43" title="( (__builtin_constant_p(1) &amp;&amp; (1)&lt;=5) ? ({ if (__builtin_constant_p((1)*1000)) { if (((1)*1000) / 20000 &gt;= 1) __bad_udelay(); else __const_udelay(((1)*1000) * 0x10c7ul); } else { __udelay((1)*1000); } }) : ({unsigned long __ms=(1); while (__ms--) ({ if (__builtin_constant_p(1000)) { if ((1000) / 20000 &gt;= 1) __bad_udelay(); else __const_udelay((1000) * 0x10c7ul); } else { __udelay(1000); } });}))" data-ref="_M/mdelay">mdelay</a>(<var>1</var>);</td></tr>
<tr><th id="6535">6535</th><td>	<a class="local col9 ref" href="#1109rgvswctl" title='rgvswctl' data-ref="1109rgvswctl" data-ref-filename="1109rgvswctl">rgvswctl</a> |= <a class="macro" href="i915_reg.h.html#3749" title="(1 &lt;&lt; 12)" data-ref="_M/MEMCTL_CMD_STS">MEMCTL_CMD_STS</a>;</td></tr>
<tr><th id="6536">6536</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col8 ref" href="#1108uncore" title='uncore' data-ref="1108uncore" data-ref-filename="1108uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3740" title="((const i915_reg_t){ .reg = (0x11170) })" data-ref="_M/MEMSWCTL">MEMSWCTL</a>, <a class="local col9 ref" href="#1109rgvswctl" title='rgvswctl' data-ref="1109rgvswctl" data-ref-filename="1109rgvswctl">rgvswctl</a>);</td></tr>
<tr><th id="6537">6537</th><td>	<a class="macro" href="../../../../include/linux/delay.h.html#43" title="( (__builtin_constant_p(1) &amp;&amp; (1)&lt;=5) ? ({ if (__builtin_constant_p((1)*1000)) { if (((1)*1000) / 20000 &gt;= 1) __bad_udelay(); else __const_udelay(((1)*1000) * 0x10c7ul); } else { __udelay((1)*1000); } }) : ({unsigned long __ms=(1); while (__ms--) ({ if (__builtin_constant_p(1000)) { if ((1000) / 20000 &gt;= 1) __bad_udelay(); else __const_udelay((1000) * 0x10c7ul); } else { __udelay(1000); } });}))" data-ref="_M/mdelay">mdelay</a>(<var>1</var>);</td></tr>
<tr><th id="6538">6538</th><td></td></tr>
<tr><th id="6539">6539</th><td>	<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_unlock_irq" title='spin_unlock_irq' data-ref="spin_unlock_irq" data-ref-filename="spin_unlock_irq">spin_unlock_irq</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="6540">6540</th><td>}</td></tr>
<tr><th id="6541">6541</th><td></td></tr>
<tr><th id="6542">6542</th><td><i  data-doc="intel_rps_limits">/* There's a funny hw issue where the hw returns all 0 when reading from</i></td></tr>
<tr><th id="6543">6543</th><td><i  data-doc="intel_rps_limits"> * GEN6_RP_INTERRUPT_LIMITS. Hence we always need to compute the desired value</i></td></tr>
<tr><th id="6544">6544</th><td><i  data-doc="intel_rps_limits"> * ourselves, instead of doing a rmw cycle (which might result in us clearing</i></td></tr>
<tr><th id="6545">6545</th><td><i  data-doc="intel_rps_limits"> * all limits and the gpu stuck at whatever frequency it is at atm).</i></td></tr>
<tr><th id="6546">6546</th><td><i  data-doc="intel_rps_limits"> */</i></td></tr>
<tr><th id="6547">6547</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="tu decl def fn" id="intel_rps_limits" title='intel_rps_limits' data-type='u32 intel_rps_limits(struct drm_i915_private * dev_priv, u8 val)' data-ref="intel_rps_limits" data-ref-filename="intel_rps_limits">intel_rps_limits</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="1110dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1110dev_priv" data-ref-filename="1110dev_priv">dev_priv</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col1 decl" id="1111val" title='val' data-type='u8' data-ref="1111val" data-ref-filename="1111val">val</dfn>)</td></tr>
<tr><th id="6548">6548</th><td>{</td></tr>
<tr><th id="6549">6549</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col2 decl" id="1112rps" title='rps' data-type='struct intel_rps *' data-ref="1112rps" data-ref-filename="1112rps">rps</dfn> = &amp;<a class="local col0 ref" href="#1110dev_priv" title='dev_priv' data-ref="1110dev_priv" data-ref-filename="1110dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="6550">6550</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col3 decl" id="1113limits" title='limits' data-type='u32' data-ref="1113limits" data-ref-filename="1113limits">limits</dfn>;</td></tr>
<tr><th id="6551">6551</th><td></td></tr>
<tr><th id="6552">6552</th><td>	<i>/* Only set the down limit when we've reached the lowest level to avoid</i></td></tr>
<tr><th id="6553">6553</th><td><i>	 * getting more interrupts, otherwise leave this clear. This prevents a</i></td></tr>
<tr><th id="6554">6554</th><td><i>	 * race in the hw when coming out of rc6: There's a tiny window where</i></td></tr>
<tr><th id="6555">6555</th><td><i>	 * the hw runs at the minimal clock before selecting the desired</i></td></tr>
<tr><th id="6556">6556</th><td><i>	 * frequency, if the down threshold expires in that window we will not</i></td></tr>
<tr><th id="6557">6557</th><td><i>	 * receive a down interrupt. */</i></td></tr>
<tr><th id="6558">6558</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col0 ref" href="#1110dev_priv" title='dev_priv' data-ref="1110dev_priv" data-ref-filename="1110dev_priv">dev_priv</a>) &gt;= <var>9</var>) {</td></tr>
<tr><th id="6559">6559</th><td>		<a class="local col3 ref" href="#1113limits" title='limits' data-ref="1113limits" data-ref-filename="1113limits">limits</a> = (<a class="local col2 ref" href="#1112rps" title='rps' data-ref="1112rps" data-ref-filename="1112rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq_softlimit" title='intel_rps::max_freq_softlimit' data-ref="intel_rps::max_freq_softlimit" data-ref-filename="intel_rps..max_freq_softlimit">max_freq_softlimit</a>) &lt;&lt; <var>23</var>;</td></tr>
<tr><th id="6560">6560</th><td>		<b>if</b> (<a class="local col1 ref" href="#1111val" title='val' data-ref="1111val" data-ref-filename="1111val">val</a> &lt;= <a class="local col2 ref" href="#1112rps" title='rps' data-ref="1112rps" data-ref-filename="1112rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq_softlimit" title='intel_rps::min_freq_softlimit' data-ref="intel_rps::min_freq_softlimit" data-ref-filename="intel_rps..min_freq_softlimit">min_freq_softlimit</a>)</td></tr>
<tr><th id="6561">6561</th><td>			<a class="local col3 ref" href="#1113limits" title='limits' data-ref="1113limits" data-ref-filename="1113limits">limits</a> |= (<a class="local col2 ref" href="#1112rps" title='rps' data-ref="1112rps" data-ref-filename="1112rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq_softlimit" title='intel_rps::min_freq_softlimit' data-ref="intel_rps::min_freq_softlimit" data-ref-filename="intel_rps..min_freq_softlimit">min_freq_softlimit</a>) &lt;&lt; <var>14</var>;</td></tr>
<tr><th id="6562">6562</th><td>	} <b>else</b> {</td></tr>
<tr><th id="6563">6563</th><td>		<a class="local col3 ref" href="#1113limits" title='limits' data-ref="1113limits" data-ref-filename="1113limits">limits</a> = <a class="local col2 ref" href="#1112rps" title='rps' data-ref="1112rps" data-ref-filename="1112rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq_softlimit" title='intel_rps::max_freq_softlimit' data-ref="intel_rps::max_freq_softlimit" data-ref-filename="intel_rps..max_freq_softlimit">max_freq_softlimit</a> &lt;&lt; <var>24</var>;</td></tr>
<tr><th id="6564">6564</th><td>		<b>if</b> (<a class="local col1 ref" href="#1111val" title='val' data-ref="1111val" data-ref-filename="1111val">val</a> &lt;= <a class="local col2 ref" href="#1112rps" title='rps' data-ref="1112rps" data-ref-filename="1112rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq_softlimit" title='intel_rps::min_freq_softlimit' data-ref="intel_rps::min_freq_softlimit" data-ref-filename="intel_rps..min_freq_softlimit">min_freq_softlimit</a>)</td></tr>
<tr><th id="6565">6565</th><td>			<a class="local col3 ref" href="#1113limits" title='limits' data-ref="1113limits" data-ref-filename="1113limits">limits</a> |= <a class="local col2 ref" href="#1112rps" title='rps' data-ref="1112rps" data-ref-filename="1112rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq_softlimit" title='intel_rps::min_freq_softlimit' data-ref="intel_rps::min_freq_softlimit" data-ref-filename="intel_rps..min_freq_softlimit">min_freq_softlimit</a> &lt;&lt; <var>16</var>;</td></tr>
<tr><th id="6566">6566</th><td>	}</td></tr>
<tr><th id="6567">6567</th><td></td></tr>
<tr><th id="6568">6568</th><td>	<b>return</b> <a class="local col3 ref" href="#1113limits" title='limits' data-ref="1113limits" data-ref-filename="1113limits">limits</a>;</td></tr>
<tr><th id="6569">6569</th><td>}</td></tr>
<tr><th id="6570">6570</th><td></td></tr>
<tr><th id="6571">6571</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="rps_set_power" title='rps_set_power' data-type='void rps_set_power(struct drm_i915_private * dev_priv, int new_power)' data-ref="rps_set_power" data-ref-filename="rps_set_power">rps_set_power</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="1114dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1114dev_priv" data-ref-filename="1114dev_priv">dev_priv</dfn>, <em>int</em> <dfn class="local col5 decl" id="1115new_power" title='new_power' data-type='int' data-ref="1115new_power" data-ref-filename="1115new_power">new_power</dfn>)</td></tr>
<tr><th id="6572">6572</th><td>{</td></tr>
<tr><th id="6573">6573</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col6 decl" id="1116rps" title='rps' data-type='struct intel_rps *' data-ref="1116rps" data-ref-filename="1116rps">rps</dfn> = &amp;<a class="local col4 ref" href="#1114dev_priv" title='dev_priv' data-ref="1114dev_priv" data-ref-filename="1114dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="6574">6574</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col7 decl" id="1117threshold_up" title='threshold_up' data-type='u32' data-ref="1117threshold_up" data-ref-filename="1117threshold_up">threshold_up</dfn> = <var>0</var>, <dfn class="local col8 decl" id="1118threshold_down" title='threshold_down' data-type='u32' data-ref="1118threshold_down" data-ref-filename="1118threshold_down">threshold_down</dfn> = <var>0</var>; <i>/* in % */</i></td></tr>
<tr><th id="6575">6575</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="1119ei_up" title='ei_up' data-type='u32' data-ref="1119ei_up" data-ref-filename="1119ei_up">ei_up</dfn> = <var>0</var>, <dfn class="local col0 decl" id="1120ei_down" title='ei_down' data-type='u32' data-ref="1120ei_down" data-ref-filename="1120ei_down">ei_down</dfn> = <var>0</var>;</td></tr>
<tr><th id="6576">6576</th><td></td></tr>
<tr><th id="6577">6577</th><td>	<a class="macro" href="../../../../include/linux/lockdep.h.html#481" title="do { (void)(&amp;rps-&gt;power.mutex); } while (0)" data-ref="_M/lockdep_assert_held">lockdep_assert_held</a>(&amp;<a class="local col6 ref" href="#1116rps" title='rps' data-ref="1116rps" data-ref-filename="1116rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::power" title='intel_rps::power' data-ref="intel_rps::power" data-ref-filename="intel_rps..power">power</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::(anonymous)::mutex" title='intel_rps::(anonymous struct)::mutex' data-ref="intel_rps::(anonymous)::mutex" data-ref-filename="intel_rps..(anonymous)..mutex">mutex</a>);</td></tr>
<tr><th id="6578">6578</th><td></td></tr>
<tr><th id="6579">6579</th><td>	<b>if</b> (<a class="local col5 ref" href="#1115new_power" title='new_power' data-ref="1115new_power" data-ref-filename="1115new_power">new_power</a> == <a class="local col6 ref" href="#1116rps" title='rps' data-ref="1116rps" data-ref-filename="1116rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::power" title='intel_rps::power' data-ref="intel_rps::power" data-ref-filename="intel_rps..power">power</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::(anonymous)::mode" title='intel_rps::(anonymous struct)::mode' data-ref="intel_rps::(anonymous)::mode" data-ref-filename="intel_rps..(anonymous)..mode">mode</a>)</td></tr>
<tr><th id="6580">6580</th><td>		<b>return</b>;</td></tr>
<tr><th id="6581">6581</th><td></td></tr>
<tr><th id="6582">6582</th><td>	<i>/* Note the units here are not exactly 1us, but 1280ns. */</i></td></tr>
<tr><th id="6583">6583</th><td>	<b>switch</b> (<a class="local col5 ref" href="#1115new_power" title='new_power' data-ref="1115new_power" data-ref-filename="1115new_power">new_power</a>) {</td></tr>
<tr><th id="6584">6584</th><td>	<b>case</b> <a class="enum" href="i915_drv.h.html#intel_rps::(anonymousstruct)::LOW_POWER" title='intel_rps::(anonymous struct)::LOW_POWER' data-ref="intel_rps::(anonymousstruct)::LOW_POWER" data-ref-filename="intel_rps..(anonymousstruct)..LOW_POWER">LOW_POWER</a>:</td></tr>
<tr><th id="6585">6585</th><td>		<i>/* Upclock if more than 95% busy over 16ms */</i></td></tr>
<tr><th id="6586">6586</th><td>		<a class="local col9 ref" href="#1119ei_up" title='ei_up' data-ref="1119ei_up" data-ref-filename="1119ei_up">ei_up</a> = <var>16000</var>;</td></tr>
<tr><th id="6587">6587</th><td>		<a class="local col7 ref" href="#1117threshold_up" title='threshold_up' data-ref="1117threshold_up" data-ref-filename="1117threshold_up">threshold_up</a> = <var>95</var>;</td></tr>
<tr><th id="6588">6588</th><td></td></tr>
<tr><th id="6589">6589</th><td>		<i>/* Downclock if less than 85% busy over 32ms */</i></td></tr>
<tr><th id="6590">6590</th><td>		<a class="local col0 ref" href="#1120ei_down" title='ei_down' data-ref="1120ei_down" data-ref-filename="1120ei_down">ei_down</a> = <var>32000</var>;</td></tr>
<tr><th id="6591">6591</th><td>		<a class="local col8 ref" href="#1118threshold_down" title='threshold_down' data-ref="1118threshold_down" data-ref-filename="1118threshold_down">threshold_down</a> = <var>85</var>;</td></tr>
<tr><th id="6592">6592</th><td>		<b>break</b>;</td></tr>
<tr><th id="6593">6593</th><td></td></tr>
<tr><th id="6594">6594</th><td>	<b>case</b> <a class="enum" href="i915_drv.h.html#intel_rps::(anonymousstruct)::BETWEEN" title='intel_rps::(anonymous struct)::BETWEEN' data-ref="intel_rps::(anonymousstruct)::BETWEEN" data-ref-filename="intel_rps..(anonymousstruct)..BETWEEN">BETWEEN</a>:</td></tr>
<tr><th id="6595">6595</th><td>		<i>/* Upclock if more than 90% busy over 13ms */</i></td></tr>
<tr><th id="6596">6596</th><td>		<a class="local col9 ref" href="#1119ei_up" title='ei_up' data-ref="1119ei_up" data-ref-filename="1119ei_up">ei_up</a> = <var>13000</var>;</td></tr>
<tr><th id="6597">6597</th><td>		<a class="local col7 ref" href="#1117threshold_up" title='threshold_up' data-ref="1117threshold_up" data-ref-filename="1117threshold_up">threshold_up</a> = <var>90</var>;</td></tr>
<tr><th id="6598">6598</th><td></td></tr>
<tr><th id="6599">6599</th><td>		<i>/* Downclock if less than 75% busy over 32ms */</i></td></tr>
<tr><th id="6600">6600</th><td>		<a class="local col0 ref" href="#1120ei_down" title='ei_down' data-ref="1120ei_down" data-ref-filename="1120ei_down">ei_down</a> = <var>32000</var>;</td></tr>
<tr><th id="6601">6601</th><td>		<a class="local col8 ref" href="#1118threshold_down" title='threshold_down' data-ref="1118threshold_down" data-ref-filename="1118threshold_down">threshold_down</a> = <var>75</var>;</td></tr>
<tr><th id="6602">6602</th><td>		<b>break</b>;</td></tr>
<tr><th id="6603">6603</th><td></td></tr>
<tr><th id="6604">6604</th><td>	<b>case</b> <a class="enum" href="i915_drv.h.html#intel_rps::(anonymousstruct)::HIGH_POWER" title='intel_rps::(anonymous struct)::HIGH_POWER' data-ref="intel_rps::(anonymousstruct)::HIGH_POWER" data-ref-filename="intel_rps..(anonymousstruct)..HIGH_POWER">HIGH_POWER</a>:</td></tr>
<tr><th id="6605">6605</th><td>		<i>/* Upclock if more than 85% busy over 10ms */</i></td></tr>
<tr><th id="6606">6606</th><td>		<a class="local col9 ref" href="#1119ei_up" title='ei_up' data-ref="1119ei_up" data-ref-filename="1119ei_up">ei_up</a> = <var>10000</var>;</td></tr>
<tr><th id="6607">6607</th><td>		<a class="local col7 ref" href="#1117threshold_up" title='threshold_up' data-ref="1117threshold_up" data-ref-filename="1117threshold_up">threshold_up</a> = <var>85</var>;</td></tr>
<tr><th id="6608">6608</th><td></td></tr>
<tr><th id="6609">6609</th><td>		<i>/* Downclock if less than 60% busy over 32ms */</i></td></tr>
<tr><th id="6610">6610</th><td>		<a class="local col0 ref" href="#1120ei_down" title='ei_down' data-ref="1120ei_down" data-ref-filename="1120ei_down">ei_down</a> = <var>32000</var>;</td></tr>
<tr><th id="6611">6611</th><td>		<a class="local col8 ref" href="#1118threshold_down" title='threshold_down' data-ref="1118threshold_down" data-ref-filename="1118threshold_down">threshold_down</a> = <var>60</var>;</td></tr>
<tr><th id="6612">6612</th><td>		<b>break</b>;</td></tr>
<tr><th id="6613">6613</th><td>	}</td></tr>
<tr><th id="6614">6614</th><td></td></tr>
<tr><th id="6615">6615</th><td>	<i>/* When byt can survive without system hang with dynamic</i></td></tr>
<tr><th id="6616">6616</th><td><i>	 * sw freq adjustments, this restriction can be lifted.</i></td></tr>
<tr><th id="6617">6617</th><td><i>	 */</i></td></tr>
<tr><th id="6618">6618</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col4 ref" href="#1114dev_priv" title='dev_priv' data-ref="1114dev_priv" data-ref-filename="1114dev_priv">dev_priv</a>))</td></tr>
<tr><th id="6619">6619</th><td>		<b>goto</b> <a class="lbl" href="#1121skip_hw_write" data-ref="1121skip_hw_write" data-ref-filename="1121skip_hw_write">skip_hw_write</a>;</td></tr>
<tr><th id="6620">6620</th><td></td></tr>
<tr><th id="6621">6621</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA068) })), ((((&amp;(dev_priv)-&gt;__info)-&gt;gen) &gt;= 9 ? ((((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_lp)) ? (((ei_up) * 6) / 5) : (((ei_up) * 3) &gt;&gt; 2)) : ( { typeof(25) __y = 25; (((((ei_up) * 100) &gt;&gt; 7) + (__y - 1)) / __y) * __y; } ))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8690" title="((const i915_reg_t){ .reg = (0xA068) })" data-ref="_M/GEN6_RP_UP_EI">GEN6_RP_UP_EI</a>,</td></tr>
<tr><th id="6622">6622</th><td>		   <a class="macro" href="i915_reg.h.html#3947" title="(((&amp;(dev_priv)-&gt;__info)-&gt;gen) &gt;= 9 ? ((((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_lp)) ? (((ei_up) * 6) / 5) : (((ei_up) * 3) &gt;&gt; 2)) : ( { typeof(25) __y = 25; (((((ei_up) * 100) &gt;&gt; 7) + (__y - 1)) / __y) * __y; } ))" data-ref="_M/GT_INTERVAL_FROM_US">GT_INTERVAL_FROM_US</a>(<a class="local col4 ref" href="#1114dev_priv" title='dev_priv' data-ref="1114dev_priv" data-ref-filename="1114dev_priv">dev_priv</a>, <a class="local col9 ref" href="#1119ei_up" title='ei_up' data-ref="1119ei_up" data-ref-filename="1119ei_up">ei_up</a>));</td></tr>
<tr><th id="6623">6623</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA02C) })), ((((&amp;(dev_priv)-&gt;__info)-&gt;gen) &gt;= 9 ? ((((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_lp)) ? (((ei_up * threshold_up / 100) * 6) / 5) : (((ei_up * threshold_up / 100) * 3) &gt;&gt; 2)) : ( { typeof(25) __y = 25; (((((ei_up * threshold_up / 100) * 100) &gt;&gt; 7) + (__y - 1)) / __y) * __y; } ))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8678" title="((const i915_reg_t){ .reg = (0xA02C) })" data-ref="_M/GEN6_RP_UP_THRESHOLD">GEN6_RP_UP_THRESHOLD</a>,</td></tr>
<tr><th id="6624">6624</th><td>		   <a class="macro" href="i915_reg.h.html#3947" title="(((&amp;(dev_priv)-&gt;__info)-&gt;gen) &gt;= 9 ? ((((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_lp)) ? (((ei_up * threshold_up / 100) * 6) / 5) : (((ei_up * threshold_up / 100) * 3) &gt;&gt; 2)) : ( { typeof(25) __y = 25; (((((ei_up * threshold_up / 100) * 100) &gt;&gt; 7) + (__y - 1)) / __y) * __y; } ))" data-ref="_M/GT_INTERVAL_FROM_US">GT_INTERVAL_FROM_US</a>(<a class="local col4 ref" href="#1114dev_priv" title='dev_priv' data-ref="1114dev_priv" data-ref-filename="1114dev_priv">dev_priv</a>,</td></tr>
<tr><th id="6625">6625</th><td>				       <a class="local col9 ref" href="#1119ei_up" title='ei_up' data-ref="1119ei_up" data-ref-filename="1119ei_up">ei_up</a> * <a class="local col7 ref" href="#1117threshold_up" title='threshold_up' data-ref="1117threshold_up" data-ref-filename="1117threshold_up">threshold_up</a> / <var>100</var>));</td></tr>
<tr><th id="6626">6626</th><td></td></tr>
<tr><th id="6627">6627</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA06C) })), ((((&amp;(dev_priv)-&gt;__info)-&gt;gen) &gt;= 9 ? ((((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_lp)) ? (((ei_down) * 6) / 5) : (((ei_down) * 3) &gt;&gt; 2)) : ( { typeof(25) __y = 25; (((((ei_down) * 100) &gt;&gt; 7) + (__y - 1)) / __y) * __y; } ))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8691" title="((const i915_reg_t){ .reg = (0xA06C) })" data-ref="_M/GEN6_RP_DOWN_EI">GEN6_RP_DOWN_EI</a>,</td></tr>
<tr><th id="6628">6628</th><td>		   <a class="macro" href="i915_reg.h.html#3947" title="(((&amp;(dev_priv)-&gt;__info)-&gt;gen) &gt;= 9 ? ((((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_lp)) ? (((ei_down) * 6) / 5) : (((ei_down) * 3) &gt;&gt; 2)) : ( { typeof(25) __y = 25; (((((ei_down) * 100) &gt;&gt; 7) + (__y - 1)) / __y) * __y; } ))" data-ref="_M/GT_INTERVAL_FROM_US">GT_INTERVAL_FROM_US</a>(<a class="local col4 ref" href="#1114dev_priv" title='dev_priv' data-ref="1114dev_priv" data-ref-filename="1114dev_priv">dev_priv</a>, <a class="local col0 ref" href="#1120ei_down" title='ei_down' data-ref="1120ei_down" data-ref-filename="1120ei_down">ei_down</a>));</td></tr>
<tr><th id="6629">6629</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA030) })), ((((&amp;(dev_priv)-&gt;__info)-&gt;gen) &gt;= 9 ? ((((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_lp)) ? (((ei_down * threshold_down / 100) * 6) / 5) : (((ei_down * threshold_down / 100) * 3) &gt;&gt; 2)) : ( { typeof(25) __y = 25; (((((ei_down * threshold_down / 100) * 100) &gt;&gt; 7) + (__y - 1)) / __y) * __y; } ))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8679" title="((const i915_reg_t){ .reg = (0xA030) })" data-ref="_M/GEN6_RP_DOWN_THRESHOLD">GEN6_RP_DOWN_THRESHOLD</a>,</td></tr>
<tr><th id="6630">6630</th><td>		   <a class="macro" href="i915_reg.h.html#3947" title="(((&amp;(dev_priv)-&gt;__info)-&gt;gen) &gt;= 9 ? ((((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_lp)) ? (((ei_down * threshold_down / 100) * 6) / 5) : (((ei_down * threshold_down / 100) * 3) &gt;&gt; 2)) : ( { typeof(25) __y = 25; (((((ei_down * threshold_down / 100) * 100) &gt;&gt; 7) + (__y - 1)) / __y) * __y; } ))" data-ref="_M/GT_INTERVAL_FROM_US">GT_INTERVAL_FROM_US</a>(<a class="local col4 ref" href="#1114dev_priv" title='dev_priv' data-ref="1114dev_priv" data-ref-filename="1114dev_priv">dev_priv</a>,</td></tr>
<tr><th id="6631">6631</th><td>				       <a class="local col0 ref" href="#1120ei_down" title='ei_down' data-ref="1120ei_down" data-ref-filename="1120ei_down">ei_down</a> * <a class="local col8 ref" href="#1118threshold_down" title='threshold_down' data-ref="1118threshold_down" data-ref-filename="1118threshold_down">threshold_down</a> / <var>100</var>));</td></tr>
<tr><th id="6632">6632</th><td></td></tr>
<tr><th id="6633">6633</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA024) })), ((((&amp;(dev_priv)-&gt;__info)-&gt;gen) &gt; 9 ? 0 : (1 &lt;&lt; 11)) | (2 &lt;&lt; 9) | (1 &lt;&lt; 8) | (1 &lt;&lt; 7) | (0x2 &lt;&lt; 3) | (0x2 &lt;&lt; 0)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8664" title="((const i915_reg_t){ .reg = (0xA024) })" data-ref="_M/GEN6_RP_CONTROL">GEN6_RP_CONTROL</a>,</td></tr>
<tr><th id="6634">6634</th><td>		   (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col4 ref" href="#1114dev_priv" title='dev_priv' data-ref="1114dev_priv" data-ref-filename="1114dev_priv">dev_priv</a>) &gt; <var>9</var> ? <var>0</var> : <a class="macro" href="i915_reg.h.html#8665" title="(1 &lt;&lt; 11)" data-ref="_M/GEN6_RP_MEDIA_TURBO">GEN6_RP_MEDIA_TURBO</a>) |</td></tr>
<tr><th id="6635">6635</th><td>		   <a class="macro" href="i915_reg.h.html#8668" title="(2 &lt;&lt; 9)" data-ref="_M/GEN6_RP_MEDIA_HW_NORMAL_MODE">GEN6_RP_MEDIA_HW_NORMAL_MODE</a> |</td></tr>
<tr><th id="6636">6636</th><td>		   <a class="macro" href="i915_reg.h.html#8671" title="(1 &lt;&lt; 8)" data-ref="_M/GEN6_RP_MEDIA_IS_GFX">GEN6_RP_MEDIA_IS_GFX</a> |</td></tr>
<tr><th id="6637">6637</th><td>		   <a class="macro" href="i915_reg.h.html#8672" title="(1 &lt;&lt; 7)" data-ref="_M/GEN6_RP_ENABLE">GEN6_RP_ENABLE</a> |</td></tr>
<tr><th id="6638">6638</th><td>		   <a class="macro" href="i915_reg.h.html#8674" title="(0x2 &lt;&lt; 3)" data-ref="_M/GEN6_RP_UP_BUSY_AVG">GEN6_RP_UP_BUSY_AVG</a> |</td></tr>
<tr><th id="6639">6639</th><td>		   <a class="macro" href="i915_reg.h.html#8676" title="(0x2 &lt;&lt; 0)" data-ref="_M/GEN6_RP_DOWN_IDLE_AVG">GEN6_RP_DOWN_IDLE_AVG</a>);</td></tr>
<tr><th id="6640">6640</th><td></td></tr>
<tr><th id="6641">6641</th><td><dfn class="lbl" id="1121skip_hw_write" data-ref="1121skip_hw_write" data-ref-filename="1121skip_hw_write">skip_hw_write</dfn>:</td></tr>
<tr><th id="6642">6642</th><td>	<a class="local col6 ref" href="#1116rps" title='rps' data-ref="1116rps" data-ref-filename="1116rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::power" title='intel_rps::power' data-ref="intel_rps::power" data-ref-filename="intel_rps..power">power</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::(anonymous)::mode" title='intel_rps::(anonymous struct)::mode' data-ref="intel_rps::(anonymous)::mode" data-ref-filename="intel_rps..(anonymous)..mode">mode</a> = <a class="local col5 ref" href="#1115new_power" title='new_power' data-ref="1115new_power" data-ref-filename="1115new_power">new_power</a>;</td></tr>
<tr><th id="6643">6643</th><td>	<a class="local col6 ref" href="#1116rps" title='rps' data-ref="1116rps" data-ref-filename="1116rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::power" title='intel_rps::power' data-ref="intel_rps::power" data-ref-filename="intel_rps..power">power</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::(anonymous)::up_threshold" title='intel_rps::(anonymous struct)::up_threshold' data-ref="intel_rps::(anonymous)::up_threshold" data-ref-filename="intel_rps..(anonymous)..up_threshold">up_threshold</a> = <a class="local col7 ref" href="#1117threshold_up" title='threshold_up' data-ref="1117threshold_up" data-ref-filename="1117threshold_up">threshold_up</a>;</td></tr>
<tr><th id="6644">6644</th><td>	<a class="local col6 ref" href="#1116rps" title='rps' data-ref="1116rps" data-ref-filename="1116rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::power" title='intel_rps::power' data-ref="intel_rps::power" data-ref-filename="intel_rps..power">power</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::(anonymous)::down_threshold" title='intel_rps::(anonymous struct)::down_threshold' data-ref="intel_rps::(anonymous)::down_threshold" data-ref-filename="intel_rps..(anonymous)..down_threshold">down_threshold</a> = <a class="local col8 ref" href="#1118threshold_down" title='threshold_down' data-ref="1118threshold_down" data-ref-filename="1118threshold_down">threshold_down</a>;</td></tr>
<tr><th id="6645">6645</th><td>}</td></tr>
<tr><th id="6646">6646</th><td></td></tr>
<tr><th id="6647">6647</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen6_set_rps_thresholds" title='gen6_set_rps_thresholds' data-type='void gen6_set_rps_thresholds(struct drm_i915_private * dev_priv, u8 val)' data-ref="gen6_set_rps_thresholds" data-ref-filename="gen6_set_rps_thresholds">gen6_set_rps_thresholds</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="1122dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1122dev_priv" data-ref-filename="1122dev_priv">dev_priv</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col3 decl" id="1123val" title='val' data-type='u8' data-ref="1123val" data-ref-filename="1123val">val</dfn>)</td></tr>
<tr><th id="6648">6648</th><td>{</td></tr>
<tr><th id="6649">6649</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col4 decl" id="1124rps" title='rps' data-type='struct intel_rps *' data-ref="1124rps" data-ref-filename="1124rps">rps</dfn> = &amp;<a class="local col2 ref" href="#1122dev_priv" title='dev_priv' data-ref="1122dev_priv" data-ref-filename="1122dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="6650">6650</th><td>	<em>int</em> <dfn class="local col5 decl" id="1125new_power" title='new_power' data-type='int' data-ref="1125new_power" data-ref-filename="1125new_power">new_power</dfn>;</td></tr>
<tr><th id="6651">6651</th><td></td></tr>
<tr><th id="6652">6652</th><td>	<a class="local col5 ref" href="#1125new_power" title='new_power' data-ref="1125new_power" data-ref-filename="1125new_power">new_power</a> = <a class="local col4 ref" href="#1124rps" title='rps' data-ref="1124rps" data-ref-filename="1124rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::power" title='intel_rps::power' data-ref="intel_rps::power" data-ref-filename="intel_rps..power">power</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::(anonymous)::mode" title='intel_rps::(anonymous struct)::mode' data-ref="intel_rps::(anonymous)::mode" data-ref-filename="intel_rps..(anonymous)..mode">mode</a>;</td></tr>
<tr><th id="6653">6653</th><td>	<b>switch</b> (<a class="local col4 ref" href="#1124rps" title='rps' data-ref="1124rps" data-ref-filename="1124rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::power" title='intel_rps::power' data-ref="intel_rps::power" data-ref-filename="intel_rps..power">power</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::(anonymous)::mode" title='intel_rps::(anonymous struct)::mode' data-ref="intel_rps::(anonymous)::mode" data-ref-filename="intel_rps..(anonymous)..mode">mode</a>) {</td></tr>
<tr><th id="6654">6654</th><td>	<b>case</b> <a class="enum" href="i915_drv.h.html#intel_rps::(anonymousstruct)::LOW_POWER" title='intel_rps::(anonymous struct)::LOW_POWER' data-ref="intel_rps::(anonymousstruct)::LOW_POWER" data-ref-filename="intel_rps..(anonymousstruct)..LOW_POWER">LOW_POWER</a>:</td></tr>
<tr><th id="6655">6655</th><td>		<b>if</b> (<a class="local col3 ref" href="#1123val" title='val' data-ref="1123val" data-ref-filename="1123val">val</a> &gt; <a class="local col4 ref" href="#1124rps" title='rps' data-ref="1124rps" data-ref-filename="1124rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::efficient_freq" title='intel_rps::efficient_freq' data-ref="intel_rps::efficient_freq" data-ref-filename="intel_rps..efficient_freq">efficient_freq</a> + <var>1</var> &amp;&amp;</td></tr>
<tr><th id="6656">6656</th><td>		    <a class="local col3 ref" href="#1123val" title='val' data-ref="1123val" data-ref-filename="1123val">val</a> &gt; <a class="local col4 ref" href="#1124rps" title='rps' data-ref="1124rps" data-ref-filename="1124rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::cur_freq" title='intel_rps::cur_freq' data-ref="intel_rps::cur_freq" data-ref-filename="intel_rps..cur_freq">cur_freq</a>)</td></tr>
<tr><th id="6657">6657</th><td>			<a class="local col5 ref" href="#1125new_power" title='new_power' data-ref="1125new_power" data-ref-filename="1125new_power">new_power</a> = <a class="enum" href="i915_drv.h.html#intel_rps::(anonymousstruct)::BETWEEN" title='intel_rps::(anonymous struct)::BETWEEN' data-ref="intel_rps::(anonymousstruct)::BETWEEN" data-ref-filename="intel_rps..(anonymousstruct)..BETWEEN">BETWEEN</a>;</td></tr>
<tr><th id="6658">6658</th><td>		<b>break</b>;</td></tr>
<tr><th id="6659">6659</th><td></td></tr>
<tr><th id="6660">6660</th><td>	<b>case</b> <a class="enum" href="i915_drv.h.html#intel_rps::(anonymousstruct)::BETWEEN" title='intel_rps::(anonymous struct)::BETWEEN' data-ref="intel_rps::(anonymousstruct)::BETWEEN" data-ref-filename="intel_rps..(anonymousstruct)..BETWEEN">BETWEEN</a>:</td></tr>
<tr><th id="6661">6661</th><td>		<b>if</b> (<a class="local col3 ref" href="#1123val" title='val' data-ref="1123val" data-ref-filename="1123val">val</a> &lt;= <a class="local col4 ref" href="#1124rps" title='rps' data-ref="1124rps" data-ref-filename="1124rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::efficient_freq" title='intel_rps::efficient_freq' data-ref="intel_rps::efficient_freq" data-ref-filename="intel_rps..efficient_freq">efficient_freq</a> &amp;&amp;</td></tr>
<tr><th id="6662">6662</th><td>		    <a class="local col3 ref" href="#1123val" title='val' data-ref="1123val" data-ref-filename="1123val">val</a> &lt; <a class="local col4 ref" href="#1124rps" title='rps' data-ref="1124rps" data-ref-filename="1124rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::cur_freq" title='intel_rps::cur_freq' data-ref="intel_rps::cur_freq" data-ref-filename="intel_rps..cur_freq">cur_freq</a>)</td></tr>
<tr><th id="6663">6663</th><td>			<a class="local col5 ref" href="#1125new_power" title='new_power' data-ref="1125new_power" data-ref-filename="1125new_power">new_power</a> = <a class="enum" href="i915_drv.h.html#intel_rps::(anonymousstruct)::LOW_POWER" title='intel_rps::(anonymous struct)::LOW_POWER' data-ref="intel_rps::(anonymousstruct)::LOW_POWER" data-ref-filename="intel_rps..(anonymousstruct)..LOW_POWER">LOW_POWER</a>;</td></tr>
<tr><th id="6664">6664</th><td>		<b>else</b> <b>if</b> (<a class="local col3 ref" href="#1123val" title='val' data-ref="1123val" data-ref-filename="1123val">val</a> &gt;= <a class="local col4 ref" href="#1124rps" title='rps' data-ref="1124rps" data-ref-filename="1124rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp0_freq" title='intel_rps::rp0_freq' data-ref="intel_rps::rp0_freq" data-ref-filename="intel_rps..rp0_freq">rp0_freq</a> &amp;&amp;</td></tr>
<tr><th id="6665">6665</th><td>			 <a class="local col3 ref" href="#1123val" title='val' data-ref="1123val" data-ref-filename="1123val">val</a> &gt; <a class="local col4 ref" href="#1124rps" title='rps' data-ref="1124rps" data-ref-filename="1124rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::cur_freq" title='intel_rps::cur_freq' data-ref="intel_rps::cur_freq" data-ref-filename="intel_rps..cur_freq">cur_freq</a>)</td></tr>
<tr><th id="6666">6666</th><td>			<a class="local col5 ref" href="#1125new_power" title='new_power' data-ref="1125new_power" data-ref-filename="1125new_power">new_power</a> = <a class="enum" href="i915_drv.h.html#intel_rps::(anonymousstruct)::HIGH_POWER" title='intel_rps::(anonymous struct)::HIGH_POWER' data-ref="intel_rps::(anonymousstruct)::HIGH_POWER" data-ref-filename="intel_rps..(anonymousstruct)..HIGH_POWER">HIGH_POWER</a>;</td></tr>
<tr><th id="6667">6667</th><td>		<b>break</b>;</td></tr>
<tr><th id="6668">6668</th><td></td></tr>
<tr><th id="6669">6669</th><td>	<b>case</b> <a class="enum" href="i915_drv.h.html#intel_rps::(anonymousstruct)::HIGH_POWER" title='intel_rps::(anonymous struct)::HIGH_POWER' data-ref="intel_rps::(anonymousstruct)::HIGH_POWER" data-ref-filename="intel_rps..(anonymousstruct)..HIGH_POWER">HIGH_POWER</a>:</td></tr>
<tr><th id="6670">6670</th><td>		<b>if</b> (<a class="local col3 ref" href="#1123val" title='val' data-ref="1123val" data-ref-filename="1123val">val</a> &lt; (<a class="local col4 ref" href="#1124rps" title='rps' data-ref="1124rps" data-ref-filename="1124rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp1_freq" title='intel_rps::rp1_freq' data-ref="intel_rps::rp1_freq" data-ref-filename="intel_rps..rp1_freq">rp1_freq</a> + <a class="local col4 ref" href="#1124rps" title='rps' data-ref="1124rps" data-ref-filename="1124rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp0_freq" title='intel_rps::rp0_freq' data-ref="intel_rps::rp0_freq" data-ref-filename="intel_rps..rp0_freq">rp0_freq</a>) &gt;&gt; <var>1</var> &amp;&amp;</td></tr>
<tr><th id="6671">6671</th><td>		    <a class="local col3 ref" href="#1123val" title='val' data-ref="1123val" data-ref-filename="1123val">val</a> &lt; <a class="local col4 ref" href="#1124rps" title='rps' data-ref="1124rps" data-ref-filename="1124rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::cur_freq" title='intel_rps::cur_freq' data-ref="intel_rps::cur_freq" data-ref-filename="intel_rps..cur_freq">cur_freq</a>)</td></tr>
<tr><th id="6672">6672</th><td>			<a class="local col5 ref" href="#1125new_power" title='new_power' data-ref="1125new_power" data-ref-filename="1125new_power">new_power</a> = <a class="enum" href="i915_drv.h.html#intel_rps::(anonymousstruct)::BETWEEN" title='intel_rps::(anonymous struct)::BETWEEN' data-ref="intel_rps::(anonymousstruct)::BETWEEN" data-ref-filename="intel_rps..(anonymousstruct)..BETWEEN">BETWEEN</a>;</td></tr>
<tr><th id="6673">6673</th><td>		<b>break</b>;</td></tr>
<tr><th id="6674">6674</th><td>	}</td></tr>
<tr><th id="6675">6675</th><td>	<i>/* Max/min bins are special */</i></td></tr>
<tr><th id="6676">6676</th><td>	<b>if</b> (<a class="local col3 ref" href="#1123val" title='val' data-ref="1123val" data-ref-filename="1123val">val</a> &lt;= <a class="local col4 ref" href="#1124rps" title='rps' data-ref="1124rps" data-ref-filename="1124rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq_softlimit" title='intel_rps::min_freq_softlimit' data-ref="intel_rps::min_freq_softlimit" data-ref-filename="intel_rps..min_freq_softlimit">min_freq_softlimit</a>)</td></tr>
<tr><th id="6677">6677</th><td>		<a class="local col5 ref" href="#1125new_power" title='new_power' data-ref="1125new_power" data-ref-filename="1125new_power">new_power</a> = <a class="enum" href="i915_drv.h.html#intel_rps::(anonymousstruct)::LOW_POWER" title='intel_rps::(anonymous struct)::LOW_POWER' data-ref="intel_rps::(anonymousstruct)::LOW_POWER" data-ref-filename="intel_rps..(anonymousstruct)..LOW_POWER">LOW_POWER</a>;</td></tr>
<tr><th id="6678">6678</th><td>	<b>if</b> (<a class="local col3 ref" href="#1123val" title='val' data-ref="1123val" data-ref-filename="1123val">val</a> &gt;= <a class="local col4 ref" href="#1124rps" title='rps' data-ref="1124rps" data-ref-filename="1124rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq_softlimit" title='intel_rps::max_freq_softlimit' data-ref="intel_rps::max_freq_softlimit" data-ref-filename="intel_rps..max_freq_softlimit">max_freq_softlimit</a>)</td></tr>
<tr><th id="6679">6679</th><td>		<a class="local col5 ref" href="#1125new_power" title='new_power' data-ref="1125new_power" data-ref-filename="1125new_power">new_power</a> = <a class="enum" href="i915_drv.h.html#intel_rps::(anonymousstruct)::HIGH_POWER" title='intel_rps::(anonymous struct)::HIGH_POWER' data-ref="intel_rps::(anonymousstruct)::HIGH_POWER" data-ref-filename="intel_rps..(anonymousstruct)..HIGH_POWER">HIGH_POWER</a>;</td></tr>
<tr><th id="6680">6680</th><td></td></tr>
<tr><th id="6681">6681</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_lock" title='mutex_lock' data-ref="mutex_lock" data-ref-filename="mutex_lock">mutex_lock</a>(&amp;<a class="local col4 ref" href="#1124rps" title='rps' data-ref="1124rps" data-ref-filename="1124rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::power" title='intel_rps::power' data-ref="intel_rps::power" data-ref-filename="intel_rps..power">power</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::(anonymous)::mutex" title='intel_rps::(anonymous struct)::mutex' data-ref="intel_rps::(anonymous)::mutex" data-ref-filename="intel_rps..(anonymous)..mutex">mutex</a>);</td></tr>
<tr><th id="6682">6682</th><td>	<b>if</b> (<a class="local col4 ref" href="#1124rps" title='rps' data-ref="1124rps" data-ref-filename="1124rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::power" title='intel_rps::power' data-ref="intel_rps::power" data-ref-filename="intel_rps..power">power</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::(anonymous)::interactive" title='intel_rps::(anonymous struct)::interactive' data-ref="intel_rps::(anonymous)::interactive" data-ref-filename="intel_rps..(anonymous)..interactive">interactive</a>)</td></tr>
<tr><th id="6683">6683</th><td>		<a class="local col5 ref" href="#1125new_power" title='new_power' data-ref="1125new_power" data-ref-filename="1125new_power">new_power</a> = <a class="enum" href="i915_drv.h.html#intel_rps::(anonymousstruct)::HIGH_POWER" title='intel_rps::(anonymous struct)::HIGH_POWER' data-ref="intel_rps::(anonymousstruct)::HIGH_POWER" data-ref-filename="intel_rps..(anonymousstruct)..HIGH_POWER">HIGH_POWER</a>;</td></tr>
<tr><th id="6684">6684</th><td>	<a class="tu ref fn" href="#rps_set_power" title='rps_set_power' data-use='c' data-ref="rps_set_power" data-ref-filename="rps_set_power">rps_set_power</a>(<a class="local col2 ref" href="#1122dev_priv" title='dev_priv' data-ref="1122dev_priv" data-ref-filename="1122dev_priv">dev_priv</a>, <a class="local col5 ref" href="#1125new_power" title='new_power' data-ref="1125new_power" data-ref-filename="1125new_power">new_power</a>);</td></tr>
<tr><th id="6685">6685</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_unlock" title='mutex_unlock' data-ref="mutex_unlock" data-ref-filename="mutex_unlock">mutex_unlock</a>(&amp;<a class="local col4 ref" href="#1124rps" title='rps' data-ref="1124rps" data-ref-filename="1124rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::power" title='intel_rps::power' data-ref="intel_rps::power" data-ref-filename="intel_rps..power">power</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::(anonymous)::mutex" title='intel_rps::(anonymous struct)::mutex' data-ref="intel_rps::(anonymous)::mutex" data-ref-filename="intel_rps..(anonymous)..mutex">mutex</a>);</td></tr>
<tr><th id="6686">6686</th><td>}</td></tr>
<tr><th id="6687">6687</th><td></td></tr>
<tr><th id="6688">6688</th><td><em>void</em> <dfn class="decl def fn" id="intel_rps_mark_interactive" title='intel_rps_mark_interactive' data-ref="intel_rps_mark_interactive" data-ref-filename="intel_rps_mark_interactive">intel_rps_mark_interactive</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1126i915" title='i915' data-type='struct drm_i915_private *' data-ref="1126i915" data-ref-filename="1126i915">i915</dfn>, <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col7 decl" id="1127interactive" title='interactive' data-type='bool' data-ref="1127interactive" data-ref-filename="1127interactive">interactive</dfn>)</td></tr>
<tr><th id="6689">6689</th><td>{</td></tr>
<tr><th id="6690">6690</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col8 decl" id="1128rps" title='rps' data-type='struct intel_rps *' data-ref="1128rps" data-ref-filename="1128rps">rps</dfn> = &amp;<a class="local col6 ref" href="#1126i915" title='i915' data-ref="1126i915" data-ref-filename="1126i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="6691">6691</th><td></td></tr>
<tr><th id="6692">6692</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(i915)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col6 ref" href="#1126i915" title='i915' data-ref="1126i915" data-ref-filename="1126i915">i915</a>) &lt; <var>6</var>)</td></tr>
<tr><th id="6693">6693</th><td>		<b>return</b>;</td></tr>
<tr><th id="6694">6694</th><td></td></tr>
<tr><th id="6695">6695</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_lock" title='mutex_lock' data-ref="mutex_lock" data-ref-filename="mutex_lock">mutex_lock</a>(&amp;<a class="local col8 ref" href="#1128rps" title='rps' data-ref="1128rps" data-ref-filename="1128rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::power" title='intel_rps::power' data-ref="intel_rps::power" data-ref-filename="intel_rps..power">power</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::(anonymous)::mutex" title='intel_rps::(anonymous struct)::mutex' data-ref="intel_rps::(anonymous)::mutex" data-ref-filename="intel_rps..(anonymous)..mutex">mutex</a>);</td></tr>
<tr><th id="6696">6696</th><td>	<b>if</b> (<a class="local col7 ref" href="#1127interactive" title='interactive' data-ref="1127interactive" data-ref-filename="1127interactive">interactive</a>) {</td></tr>
<tr><th id="6697">6697</th><td>		<b>if</b> (!<a class="local col8 ref" href="#1128rps" title='rps' data-ref="1128rps" data-ref-filename="1128rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::power" title='intel_rps::power' data-ref="intel_rps::power" data-ref-filename="intel_rps..power">power</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::(anonymous)::interactive" title='intel_rps::(anonymous struct)::interactive' data-ref="intel_rps::(anonymous)::interactive" data-ref-filename="intel_rps..(anonymous)..interactive">interactive</a>++ &amp;&amp; <a class="macro" href="../../../../include/linux/compiler.h.html#269" title="({ union { typeof(i915-&gt;gt.awake) __val; char __c[1]; } __u; if (1) __read_once_size(&amp;(i915-&gt;gt.awake), __u.__c, sizeof(i915-&gt;gt.awake)); else __read_once_size_nocheck(&amp;(i915-&gt;gt.awake), __u.__c, sizeof(i915-&gt;gt.awake)); do { } while (0); __u.__val; })" data-ref="_M/READ_ONCE">READ_ONCE</a>(<a class="local col6 ref" href="#1126i915" title='i915' data-ref="1126i915" data-ref-filename="1126i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt" title='drm_i915_private::gt' data-ref="drm_i915_private::gt" data-ref-filename="drm_i915_private..gt">gt</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::awake" title='drm_i915_private::(anonymous struct)::awake' data-ref="drm_i915_private::(anonymous)::awake" data-ref-filename="drm_i915_private..(anonymous)..awake">awake</a>))</td></tr>
<tr><th id="6698">6698</th><td>			<a class="tu ref fn" href="#rps_set_power" title='rps_set_power' data-use='c' data-ref="rps_set_power" data-ref-filename="rps_set_power">rps_set_power</a>(<a class="local col6 ref" href="#1126i915" title='i915' data-ref="1126i915" data-ref-filename="1126i915">i915</a>, <a class="enum" href="i915_drv.h.html#intel_rps::(anonymousstruct)::HIGH_POWER" title='intel_rps::(anonymous struct)::HIGH_POWER' data-ref="intel_rps::(anonymousstruct)::HIGH_POWER" data-ref-filename="intel_rps..(anonymousstruct)..HIGH_POWER">HIGH_POWER</a>);</td></tr>
<tr><th id="6699">6699</th><td>	} <b>else</b> {</td></tr>
<tr><th id="6700">6700</th><td>		<a class="macro" href="i915_gem.h.html#56" title="((void)(sizeof(( long)(!rps-&gt;power.interactive))))" data-ref="_M/GEM_BUG_ON">GEM_BUG_ON</a>(!<a class="local col8 ref" href="#1128rps" title='rps' data-ref="1128rps" data-ref-filename="1128rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::power" title='intel_rps::power' data-ref="intel_rps::power" data-ref-filename="intel_rps..power">power</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::(anonymous)::interactive" title='intel_rps::(anonymous struct)::interactive' data-ref="intel_rps::(anonymous)::interactive" data-ref-filename="intel_rps..(anonymous)..interactive">interactive</a>);</td></tr>
<tr><th id="6701">6701</th><td>		<a class="local col8 ref" href="#1128rps" title='rps' data-ref="1128rps" data-ref-filename="1128rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::power" title='intel_rps::power' data-ref="intel_rps::power" data-ref-filename="intel_rps..power">power</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::(anonymous)::interactive" title='intel_rps::(anonymous struct)::interactive' data-ref="intel_rps::(anonymous)::interactive" data-ref-filename="intel_rps..(anonymous)..interactive">interactive</a>--;</td></tr>
<tr><th id="6702">6702</th><td>	}</td></tr>
<tr><th id="6703">6703</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_unlock" title='mutex_unlock' data-ref="mutex_unlock" data-ref-filename="mutex_unlock">mutex_unlock</a>(&amp;<a class="local col8 ref" href="#1128rps" title='rps' data-ref="1128rps" data-ref-filename="1128rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::power" title='intel_rps::power' data-ref="intel_rps::power" data-ref-filename="intel_rps..power">power</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::(anonymous)::mutex" title='intel_rps::(anonymous struct)::mutex' data-ref="intel_rps::(anonymous)::mutex" data-ref-filename="intel_rps..(anonymous)..mutex">mutex</a>);</td></tr>
<tr><th id="6704">6704</th><td>}</td></tr>
<tr><th id="6705">6705</th><td></td></tr>
<tr><th id="6706">6706</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="tu decl def fn" id="gen6_rps_pm_mask" title='gen6_rps_pm_mask' data-type='u32 gen6_rps_pm_mask(struct drm_i915_private * dev_priv, u8 val)' data-ref="gen6_rps_pm_mask" data-ref-filename="gen6_rps_pm_mask">gen6_rps_pm_mask</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="1129dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1129dev_priv" data-ref-filename="1129dev_priv">dev_priv</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col0 decl" id="1130val" title='val' data-type='u8' data-ref="1130val" data-ref-filename="1130val">val</dfn>)</td></tr>
<tr><th id="6707">6707</th><td>{</td></tr>
<tr><th id="6708">6708</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col1 decl" id="1131rps" title='rps' data-type='struct intel_rps *' data-ref="1131rps" data-ref-filename="1131rps">rps</dfn> = &amp;<a class="local col9 ref" href="#1129dev_priv" title='dev_priv' data-ref="1129dev_priv" data-ref-filename="1129dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="6709">6709</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col2 decl" id="1132mask" title='mask' data-type='u32' data-ref="1132mask" data-ref-filename="1132mask">mask</dfn> = <var>0</var>;</td></tr>
<tr><th id="6710">6710</th><td></td></tr>
<tr><th id="6711">6711</th><td>	<i>/* We use UP_EI_EXPIRED interupts for both up/down in manual mode */</i></td></tr>
<tr><th id="6712">6712</th><td>	<b>if</b> (<a class="local col0 ref" href="#1130val" title='val' data-ref="1130val" data-ref-filename="1130val">val</a> &gt; <a class="local col1 ref" href="#1131rps" title='rps' data-ref="1131rps" data-ref-filename="1131rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq_softlimit" title='intel_rps::min_freq_softlimit' data-ref="intel_rps::min_freq_softlimit" data-ref-filename="intel_rps..min_freq_softlimit">min_freq_softlimit</a>)</td></tr>
<tr><th id="6713">6713</th><td>		<a class="local col2 ref" href="#1132mask" title='mask' data-ref="1132mask" data-ref-filename="1132mask">mask</a> |= <a class="macro" href="i915_reg.h.html#8745" title="(1 &lt;&lt; 2)" data-ref="_M/GEN6_PM_RP_UP_EI_EXPIRED">GEN6_PM_RP_UP_EI_EXPIRED</a> | <a class="macro" href="i915_reg.h.html#8744" title="(1 &lt;&lt; 4)" data-ref="_M/GEN6_PM_RP_DOWN_THRESHOLD">GEN6_PM_RP_DOWN_THRESHOLD</a> | <a class="macro" href="i915_reg.h.html#8742" title="(1 &lt;&lt; 6)" data-ref="_M/GEN6_PM_RP_DOWN_TIMEOUT">GEN6_PM_RP_DOWN_TIMEOUT</a>;</td></tr>
<tr><th id="6714">6714</th><td>	<b>if</b> (<a class="local col0 ref" href="#1130val" title='val' data-ref="1130val" data-ref-filename="1130val">val</a> &lt; <a class="local col1 ref" href="#1131rps" title='rps' data-ref="1131rps" data-ref-filename="1131rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq_softlimit" title='intel_rps::max_freq_softlimit' data-ref="intel_rps::max_freq_softlimit" data-ref-filename="intel_rps..max_freq_softlimit">max_freq_softlimit</a>)</td></tr>
<tr><th id="6715">6715</th><td>		<a class="local col2 ref" href="#1132mask" title='mask' data-ref="1132mask" data-ref-filename="1132mask">mask</a> |= <a class="macro" href="i915_reg.h.html#8745" title="(1 &lt;&lt; 2)" data-ref="_M/GEN6_PM_RP_UP_EI_EXPIRED">GEN6_PM_RP_UP_EI_EXPIRED</a> | <a class="macro" href="i915_reg.h.html#8743" title="(1 &lt;&lt; 5)" data-ref="_M/GEN6_PM_RP_UP_THRESHOLD">GEN6_PM_RP_UP_THRESHOLD</a>;</td></tr>
<tr><th id="6716">6716</th><td></td></tr>
<tr><th id="6717">6717</th><td>	<a class="local col2 ref" href="#1132mask" title='mask' data-ref="1132mask" data-ref-filename="1132mask">mask</a> &amp;= <a class="local col9 ref" href="#1129dev_priv" title='dev_priv' data-ref="1129dev_priv" data-ref-filename="1129dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::pm_rps_events" title='drm_i915_private::pm_rps_events' data-ref="drm_i915_private::pm_rps_events" data-ref-filename="drm_i915_private..pm_rps_events">pm_rps_events</a>;</td></tr>
<tr><th id="6718">6718</th><td></td></tr>
<tr><th id="6719">6719</th><td>	<b>return</b> <a class="ref fn" href="i915_irq.h.html#gen6_sanitize_rps_pm_mask" title='gen6_sanitize_rps_pm_mask' data-ref="gen6_sanitize_rps_pm_mask" data-ref-filename="gen6_sanitize_rps_pm_mask">gen6_sanitize_rps_pm_mask</a>(<a class="local col9 ref" href="#1129dev_priv" title='dev_priv' data-ref="1129dev_priv" data-ref-filename="1129dev_priv">dev_priv</a>, ~<a class="local col2 ref" href="#1132mask" title='mask' data-ref="1132mask" data-ref-filename="1132mask">mask</a>);</td></tr>
<tr><th id="6720">6720</th><td>}</td></tr>
<tr><th id="6721">6721</th><td></td></tr>
<tr><th id="6722">6722</th><td><i  data-doc="gen6_set_rps">/* gen6_set_rps is called to update the frequency request, but should also be</i></td></tr>
<tr><th id="6723">6723</th><td><i  data-doc="gen6_set_rps"> * called when the range (min_delay and max_delay) is modified so that we can</i></td></tr>
<tr><th id="6724">6724</th><td><i  data-doc="gen6_set_rps"> * update the GEN6_RP_INTERRUPT_LIMITS register accordingly. */</i></td></tr>
<tr><th id="6725">6725</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="gen6_set_rps" title='gen6_set_rps' data-type='int gen6_set_rps(struct drm_i915_private * dev_priv, u8 val)' data-ref="gen6_set_rps" data-ref-filename="gen6_set_rps">gen6_set_rps</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="1133dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1133dev_priv" data-ref-filename="1133dev_priv">dev_priv</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col4 decl" id="1134val" title='val' data-type='u8' data-ref="1134val" data-ref-filename="1134val">val</dfn>)</td></tr>
<tr><th id="6726">6726</th><td>{</td></tr>
<tr><th id="6727">6727</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col5 decl" id="1135rps" title='rps' data-type='struct intel_rps *' data-ref="1135rps" data-ref-filename="1135rps">rps</dfn> = &amp;<a class="local col3 ref" href="#1133dev_priv" title='dev_priv' data-ref="1133dev_priv" data-ref-filename="1133dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="6728">6728</th><td></td></tr>
<tr><th id="6729">6729</th><td>	<i>/* min/max delay may still have been modified so be sure to</i></td></tr>
<tr><th id="6730">6730</th><td><i>	 * write the limits value.</i></td></tr>
<tr><th id="6731">6731</th><td><i>	 */</i></td></tr>
<tr><th id="6732">6732</th><td>	<b>if</b> (<a class="local col4 ref" href="#1134val" title='val' data-ref="1134val" data-ref-filename="1134val">val</a> != <a class="local col5 ref" href="#1135rps" title='rps' data-ref="1135rps" data-ref-filename="1135rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::cur_freq" title='intel_rps::cur_freq' data-ref="intel_rps::cur_freq" data-ref-filename="intel_rps..cur_freq">cur_freq</a>) {</td></tr>
<tr><th id="6733">6733</th><td>		<a class="tu ref fn" href="#gen6_set_rps_thresholds" title='gen6_set_rps_thresholds' data-use='c' data-ref="gen6_set_rps_thresholds" data-ref-filename="gen6_set_rps_thresholds">gen6_set_rps_thresholds</a>(<a class="local col3 ref" href="#1133dev_priv" title='dev_priv' data-ref="1133dev_priv" data-ref-filename="1133dev_priv">dev_priv</a>, <a class="local col4 ref" href="#1134val" title='val' data-ref="1134val" data-ref-filename="1134val">val</a>);</td></tr>
<tr><th id="6734">6734</th><td></td></tr>
<tr><th id="6735">6735</th><td>		<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col3 ref" href="#1133dev_priv" title='dev_priv' data-ref="1133dev_priv" data-ref-filename="1133dev_priv">dev_priv</a>) &gt;= <var>9</var>)</td></tr>
<tr><th id="6736">6736</th><td>			<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA008) })), (((val) &lt;&lt; 23)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8637" title="((const i915_reg_t){ .reg = (0xA008) })" data-ref="_M/GEN6_RPNSWREQ">GEN6_RPNSWREQ</a>,</td></tr>
<tr><th id="6737">6737</th><td>				   <a class="macro" href="i915_reg.h.html#8641" title="((val) &lt;&lt; 23)" data-ref="_M/GEN9_FREQUENCY">GEN9_FREQUENCY</a>(<a class="local col4 ref" href="#1134val" title='val' data-ref="1134val" data-ref-filename="1134val">val</a>));</td></tr>
<tr><th id="6738">6738</th><td>		<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2120" title="IS_PLATFORM(dev_priv, INTEL_HASWELL)" data-ref="_M/IS_HASWELL">IS_HASWELL</a>(<a class="local col3 ref" href="#1133dev_priv" title='dev_priv' data-ref="1133dev_priv" data-ref-filename="1133dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col3 ref" href="#1133dev_priv" title='dev_priv' data-ref="1133dev_priv" data-ref-filename="1133dev_priv">dev_priv</a>))</td></tr>
<tr><th id="6739">6739</th><td>			<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA008) })), (((val) &lt;&lt; 24)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8637" title="((const i915_reg_t){ .reg = (0xA008) })" data-ref="_M/GEN6_RPNSWREQ">GEN6_RPNSWREQ</a>,</td></tr>
<tr><th id="6740">6740</th><td>				   <a class="macro" href="i915_reg.h.html#8640" title="((val) &lt;&lt; 24)" data-ref="_M/HSW_FREQUENCY">HSW_FREQUENCY</a>(<a class="local col4 ref" href="#1134val" title='val' data-ref="1134val" data-ref-filename="1134val">val</a>));</td></tr>
<tr><th id="6741">6741</th><td>		<b>else</b></td></tr>
<tr><th id="6742">6742</th><td>			<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA008) })), (((val) &lt;&lt; 25) | ((0) &lt;&lt; 19) | (0 &lt;&lt; 15)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8637" title="((const i915_reg_t){ .reg = (0xA008) })" data-ref="_M/GEN6_RPNSWREQ">GEN6_RPNSWREQ</a>,</td></tr>
<tr><th id="6743">6743</th><td>				   <a class="macro" href="i915_reg.h.html#8639" title="((val) &lt;&lt; 25)" data-ref="_M/GEN6_FREQUENCY">GEN6_FREQUENCY</a>(<a class="local col4 ref" href="#1134val" title='val' data-ref="1134val" data-ref-filename="1134val">val</a>) |</td></tr>
<tr><th id="6744">6744</th><td>				   <a class="macro" href="i915_reg.h.html#8642" title="((0) &lt;&lt; 19)" data-ref="_M/GEN6_OFFSET">GEN6_OFFSET</a>(<var>0</var>) |</td></tr>
<tr><th id="6745">6745</th><td>				   <a class="macro" href="i915_reg.h.html#8643" title="(0 &lt;&lt; 15)" data-ref="_M/GEN6_AGGRESSIVE_TURBO">GEN6_AGGRESSIVE_TURBO</a>);</td></tr>
<tr><th id="6746">6746</th><td>	}</td></tr>
<tr><th id="6747">6747</th><td></td></tr>
<tr><th id="6748">6748</th><td>	<i>/* Make sure we continue to get interrupts</i></td></tr>
<tr><th id="6749">6749</th><td><i>	 * until we hit the minimum or maximum frequencies.</i></td></tr>
<tr><th id="6750">6750</th><td><i>	 */</i></td></tr>
<tr><th id="6751">6751</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA014) })), (intel_rps_limits(dev_priv, val)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8656" title="((const i915_reg_t){ .reg = (0xA014) })" data-ref="_M/GEN6_RP_INTERRUPT_LIMITS">GEN6_RP_INTERRUPT_LIMITS</a>, <a class="tu ref fn" href="#intel_rps_limits" title='intel_rps_limits' data-use='c' data-ref="intel_rps_limits" data-ref-filename="intel_rps_limits">intel_rps_limits</a>(<a class="local col3 ref" href="#1133dev_priv" title='dev_priv' data-ref="1133dev_priv" data-ref-filename="1133dev_priv">dev_priv</a>, <a class="local col4 ref" href="#1134val" title='val' data-ref="1134val" data-ref-filename="1134val">val</a>));</td></tr>
<tr><th id="6752">6752</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA168) })), (gen6_rps_pm_mask(dev_priv, val)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8712" title="((const i915_reg_t){ .reg = (0xA168) })" data-ref="_M/GEN6_PMINTRMSK">GEN6_PMINTRMSK</a>, <a class="tu ref fn" href="#gen6_rps_pm_mask" title='gen6_rps_pm_mask' data-use='c' data-ref="gen6_rps_pm_mask" data-ref-filename="gen6_rps_pm_mask">gen6_rps_pm_mask</a>(<a class="local col3 ref" href="#1133dev_priv" title='dev_priv' data-ref="1133dev_priv" data-ref-filename="1133dev_priv">dev_priv</a>, <a class="local col4 ref" href="#1134val" title='val' data-ref="1134val" data-ref-filename="1134val">val</a>));</td></tr>
<tr><th id="6753">6753</th><td></td></tr>
<tr><th id="6754">6754</th><td>	<a class="local col5 ref" href="#1135rps" title='rps' data-ref="1135rps" data-ref-filename="1135rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::cur_freq" title='intel_rps::cur_freq' data-ref="intel_rps::cur_freq" data-ref-filename="intel_rps..cur_freq">cur_freq</a> = <a class="local col4 ref" href="#1134val" title='val' data-ref="1134val" data-ref-filename="1134val">val</a>;</td></tr>
<tr><th id="6755">6755</th><td>	<a class="ref fn" href="i915_trace.h.html#895" title='trace_intel_gpu_freq_change' data-ref="trace_intel_gpu_freq_change" data-ref-filename="trace_intel_gpu_freq_change">trace_intel_gpu_freq_change</a>(<a class="ref fn" href="#intel_gpu_freq" title='intel_gpu_freq' data-ref="intel_gpu_freq" data-ref-filename="intel_gpu_freq">intel_gpu_freq</a>(<a class="local col3 ref" href="#1133dev_priv" title='dev_priv' data-ref="1133dev_priv" data-ref-filename="1133dev_priv">dev_priv</a>, <a class="local col4 ref" href="#1134val" title='val' data-ref="1134val" data-ref-filename="1134val">val</a>));</td></tr>
<tr><th id="6756">6756</th><td></td></tr>
<tr><th id="6757">6757</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="6758">6758</th><td>}</td></tr>
<tr><th id="6759">6759</th><td></td></tr>
<tr><th id="6760">6760</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="valleyview_set_rps" title='valleyview_set_rps' data-type='int valleyview_set_rps(struct drm_i915_private * dev_priv, u8 val)' data-ref="valleyview_set_rps" data-ref-filename="valleyview_set_rps">valleyview_set_rps</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1136dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1136dev_priv" data-ref-filename="1136dev_priv">dev_priv</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col7 decl" id="1137val" title='val' data-type='u8' data-ref="1137val" data-ref-filename="1137val">val</dfn>)</td></tr>
<tr><th id="6761">6761</th><td>{</td></tr>
<tr><th id="6762">6762</th><td>	<em>int</em> <dfn class="local col8 decl" id="1138err" title='err' data-type='int' data-ref="1138err" data-ref-filename="1138err">err</dfn>;</td></tr>
<tr><th id="6763">6763</th><td></td></tr>
<tr><th id="6764">6764</th><td>	<b>if</b> (<a class="macro" href="../../../../include/asm-generic/bug.h.html#160" title="({ static bool __attribute__((__section__(&quot;.data.once&quot;))) __warned; int __ret_warn_once = !!(IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW) &amp;&amp; (val &amp; 1)); if (__builtin_expect(!!(__ret_warn_once &amp;&amp; !__warned), 0)) { __warned = true; ({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Odd GPU freq value\n&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (6765), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (447)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); }); } __builtin_expect(!!(__ret_warn_once), 0); })" data-ref="_M/WARN_ONCE">WARN_ONCE</a>(<a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col6 ref" href="#1136dev_priv" title='dev_priv' data-ref="1136dev_priv" data-ref-filename="1136dev_priv">dev_priv</a>) &amp;&amp; (<a class="local col7 ref" href="#1137val" title='val' data-ref="1137val" data-ref-filename="1137val">val</a> &amp; <var>1</var>),</td></tr>
<tr><th id="6765">6765</th><td>		      <q>"Odd GPU freq value\n"</q>))</td></tr>
<tr><th id="6766">6766</th><td>		<a class="local col7 ref" href="#1137val" title='val' data-ref="1137val" data-ref-filename="1137val">val</a> &amp;= ~<var>1</var>;</td></tr>
<tr><th id="6767">6767</th><td></td></tr>
<tr><th id="6768">6768</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA168) })), (gen6_rps_pm_mask(dev_priv, val)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8712" title="((const i915_reg_t){ .reg = (0xA168) })" data-ref="_M/GEN6_PMINTRMSK">GEN6_PMINTRMSK</a>, <a class="tu ref fn" href="#gen6_rps_pm_mask" title='gen6_rps_pm_mask' data-use='c' data-ref="gen6_rps_pm_mask" data-ref-filename="gen6_rps_pm_mask">gen6_rps_pm_mask</a>(<a class="local col6 ref" href="#1136dev_priv" title='dev_priv' data-ref="1136dev_priv" data-ref-filename="1136dev_priv">dev_priv</a>, <a class="local col7 ref" href="#1137val" title='val' data-ref="1137val" data-ref-filename="1137val">val</a>));</td></tr>
<tr><th id="6769">6769</th><td></td></tr>
<tr><th id="6770">6770</th><td>	<b>if</b> (<a class="local col7 ref" href="#1137val" title='val' data-ref="1137val" data-ref-filename="1137val">val</a> != <a class="local col6 ref" href="#1136dev_priv" title='dev_priv' data-ref="1136dev_priv" data-ref-filename="1136dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::cur_freq" title='intel_rps::cur_freq' data-ref="intel_rps::cur_freq" data-ref-filename="intel_rps..cur_freq">cur_freq</a>) {</td></tr>
<tr><th id="6771">6771</th><td>		<a class="ref fn" href="intel_sideband.h.html#vlv_punit_get" title='vlv_punit_get' data-ref="vlv_punit_get" data-ref-filename="vlv_punit_get">vlv_punit_get</a>(<a class="local col6 ref" href="#1136dev_priv" title='dev_priv' data-ref="1136dev_priv" data-ref-filename="1136dev_priv">dev_priv</a>);</td></tr>
<tr><th id="6772">6772</th><td>		<a class="local col8 ref" href="#1138err" title='err' data-ref="1138err" data-ref-filename="1138err">err</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_punit_write" title='vlv_punit_write' data-ref="vlv_punit_write" data-ref-filename="vlv_punit_write">vlv_punit_write</a>(<a class="local col6 ref" href="#1136dev_priv" title='dev_priv' data-ref="1136dev_priv" data-ref-filename="1136dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1206" title="0xd4" data-ref="_M/PUNIT_REG_GPU_FREQ_REQ">PUNIT_REG_GPU_FREQ_REQ</a>, <a class="local col7 ref" href="#1137val" title='val' data-ref="1137val" data-ref-filename="1137val">val</a>);</td></tr>
<tr><th id="6773">6773</th><td>		<a class="ref fn" href="intel_sideband.h.html#vlv_punit_put" title='vlv_punit_put' data-ref="vlv_punit_put" data-ref-filename="vlv_punit_put">vlv_punit_put</a>(<a class="local col6 ref" href="#1136dev_priv" title='dev_priv' data-ref="1136dev_priv" data-ref-filename="1136dev_priv">dev_priv</a>);</td></tr>
<tr><th id="6774">6774</th><td>		<b>if</b> (<a class="local col8 ref" href="#1138err" title='err' data-ref="1138err" data-ref-filename="1138err">err</a>)</td></tr>
<tr><th id="6775">6775</th><td>			<b>return</b> <a class="local col8 ref" href="#1138err" title='err' data-ref="1138err" data-ref-filename="1138err">err</a>;</td></tr>
<tr><th id="6776">6776</th><td></td></tr>
<tr><th id="6777">6777</th><td>		<a class="tu ref fn" href="#gen6_set_rps_thresholds" title='gen6_set_rps_thresholds' data-use='c' data-ref="gen6_set_rps_thresholds" data-ref-filename="gen6_set_rps_thresholds">gen6_set_rps_thresholds</a>(<a class="local col6 ref" href="#1136dev_priv" title='dev_priv' data-ref="1136dev_priv" data-ref-filename="1136dev_priv">dev_priv</a>, <a class="local col7 ref" href="#1137val" title='val' data-ref="1137val" data-ref-filename="1137val">val</a>);</td></tr>
<tr><th id="6778">6778</th><td>	}</td></tr>
<tr><th id="6779">6779</th><td></td></tr>
<tr><th id="6780">6780</th><td>	<a class="local col6 ref" href="#1136dev_priv" title='dev_priv' data-ref="1136dev_priv" data-ref-filename="1136dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::cur_freq" title='intel_rps::cur_freq' data-ref="intel_rps::cur_freq" data-ref-filename="intel_rps..cur_freq">cur_freq</a> = <a class="local col7 ref" href="#1137val" title='val' data-ref="1137val" data-ref-filename="1137val">val</a>;</td></tr>
<tr><th id="6781">6781</th><td>	<a class="ref fn" href="i915_trace.h.html#895" title='trace_intel_gpu_freq_change' data-ref="trace_intel_gpu_freq_change" data-ref-filename="trace_intel_gpu_freq_change">trace_intel_gpu_freq_change</a>(<a class="ref fn" href="#intel_gpu_freq" title='intel_gpu_freq' data-ref="intel_gpu_freq" data-ref-filename="intel_gpu_freq">intel_gpu_freq</a>(<a class="local col6 ref" href="#1136dev_priv" title='dev_priv' data-ref="1136dev_priv" data-ref-filename="1136dev_priv">dev_priv</a>, <a class="local col7 ref" href="#1137val" title='val' data-ref="1137val" data-ref-filename="1137val">val</a>));</td></tr>
<tr><th id="6782">6782</th><td></td></tr>
<tr><th id="6783">6783</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="6784">6784</th><td>}</td></tr>
<tr><th id="6785">6785</th><td></td></tr>
<tr><th id="6786">6786</th><td><i  data-doc="vlv_set_rps_idle">/* vlv_set_rps_idle: Set the frequency to idle, if Gfx clocks are down</i></td></tr>
<tr><th id="6787">6787</th><td><i  data-doc="vlv_set_rps_idle"> *</i></td></tr>
<tr><th id="6788">6788</th><td><i  data-doc="vlv_set_rps_idle"> * * If Gfx is Idle, then</i></td></tr>
<tr><th id="6789">6789</th><td><i  data-doc="vlv_set_rps_idle"> * 1. Forcewake Media well.</i></td></tr>
<tr><th id="6790">6790</th><td><i  data-doc="vlv_set_rps_idle"> * 2. Request idle freq.</i></td></tr>
<tr><th id="6791">6791</th><td><i  data-doc="vlv_set_rps_idle"> * 3. Release Forcewake of Media well.</i></td></tr>
<tr><th id="6792">6792</th><td><i  data-doc="vlv_set_rps_idle">*/</i></td></tr>
<tr><th id="6793">6793</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vlv_set_rps_idle" title='vlv_set_rps_idle' data-type='void vlv_set_rps_idle(struct drm_i915_private * dev_priv)' data-ref="vlv_set_rps_idle" data-ref-filename="vlv_set_rps_idle">vlv_set_rps_idle</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="1139dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1139dev_priv" data-ref-filename="1139dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6794">6794</th><td>{</td></tr>
<tr><th id="6795">6795</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col0 decl" id="1140rps" title='rps' data-type='struct intel_rps *' data-ref="1140rps" data-ref-filename="1140rps">rps</dfn> = &amp;<a class="local col9 ref" href="#1139dev_priv" title='dev_priv' data-ref="1139dev_priv" data-ref-filename="1139dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="6796">6796</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="1141val" title='val' data-type='u32' data-ref="1141val" data-ref-filename="1141val">val</dfn> = <a class="local col0 ref" href="#1140rps" title='rps' data-ref="1140rps" data-ref-filename="1140rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::idle_freq" title='intel_rps::idle_freq' data-ref="intel_rps::idle_freq" data-ref-filename="intel_rps..idle_freq">idle_freq</a>;</td></tr>
<tr><th id="6797">6797</th><td>	<em>int</em> <dfn class="local col2 decl" id="1142err" title='err' data-type='int' data-ref="1142err" data-ref-filename="1142err">err</dfn>;</td></tr>
<tr><th id="6798">6798</th><td></td></tr>
<tr><th id="6799">6799</th><td>	<b>if</b> (<a class="local col0 ref" href="#1140rps" title='rps' data-ref="1140rps" data-ref-filename="1140rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::cur_freq" title='intel_rps::cur_freq' data-ref="intel_rps::cur_freq" data-ref-filename="intel_rps..cur_freq">cur_freq</a> &lt;= <a class="local col1 ref" href="#1141val" title='val' data-ref="1141val" data-ref-filename="1141val">val</a>)</td></tr>
<tr><th id="6800">6800</th><td>		<b>return</b>;</td></tr>
<tr><th id="6801">6801</th><td></td></tr>
<tr><th id="6802">6802</th><td>	<i>/* The punit delays the write of the frequency and voltage until it</i></td></tr>
<tr><th id="6803">6803</th><td><i>	 * determines the GPU is awake. During normal usage we don't want to</i></td></tr>
<tr><th id="6804">6804</th><td><i>	 * waste power changing the frequency if the GPU is sleeping (rc6).</i></td></tr>
<tr><th id="6805">6805</th><td><i>	 * However, the GPU and driver is now idle and we do not want to delay</i></td></tr>
<tr><th id="6806">6806</th><td><i>	 * switching to minimum voltage (reducing power whilst idle) as we do</i></td></tr>
<tr><th id="6807">6807</th><td><i>	 * not expect to be woken in the near future and so must flush the</i></td></tr>
<tr><th id="6808">6808</th><td><i>	 * change by waking the device.</i></td></tr>
<tr><th id="6809">6809</th><td><i>	 *</i></td></tr>
<tr><th id="6810">6810</th><td><i>	 * We choose to take the media powerwell (either would do to trick the</i></td></tr>
<tr><th id="6811">6811</th><td><i>	 * punit into committing the voltage change) as that takes a lot less</i></td></tr>
<tr><th id="6812">6812</th><td><i>	 * power than the render powerwell.</i></td></tr>
<tr><th id="6813">6813</th><td><i>	 */</i></td></tr>
<tr><th id="6814">6814</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_get" title='intel_uncore_forcewake_get' data-ref="intel_uncore_forcewake_get" data-ref-filename="intel_uncore_forcewake_get">intel_uncore_forcewake_get</a>(&amp;<a class="local col9 ref" href="#1139dev_priv" title='dev_priv' data-ref="1139dev_priv" data-ref-filename="1139dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_MEDIA" title='FORCEWAKE_MEDIA' data-ref="FORCEWAKE_MEDIA" data-ref-filename="FORCEWAKE_MEDIA">FORCEWAKE_MEDIA</a>);</td></tr>
<tr><th id="6815">6815</th><td>	<a class="local col2 ref" href="#1142err" title='err' data-ref="1142err" data-ref-filename="1142err">err</a> = <a class="tu ref fn" href="#valleyview_set_rps" title='valleyview_set_rps' data-use='c' data-ref="valleyview_set_rps" data-ref-filename="valleyview_set_rps">valleyview_set_rps</a>(<a class="local col9 ref" href="#1139dev_priv" title='dev_priv' data-ref="1139dev_priv" data-ref-filename="1139dev_priv">dev_priv</a>, <a class="local col1 ref" href="#1141val" title='val' data-ref="1141val" data-ref-filename="1141val">val</a>);</td></tr>
<tr><th id="6816">6816</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_put" title='intel_uncore_forcewake_put' data-ref="intel_uncore_forcewake_put" data-ref-filename="intel_uncore_forcewake_put">intel_uncore_forcewake_put</a>(&amp;<a class="local col9 ref" href="#1139dev_priv" title='dev_priv' data-ref="1139dev_priv" data-ref-filename="1139dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_MEDIA" title='FORCEWAKE_MEDIA' data-ref="FORCEWAKE_MEDIA" data-ref-filename="FORCEWAKE_MEDIA">FORCEWAKE_MEDIA</a>);</td></tr>
<tr><th id="6817">6817</th><td></td></tr>
<tr><th id="6818">6818</th><td>	<b>if</b> (<a class="local col2 ref" href="#1142err" title='err' data-ref="1142err" data-ref-filename="1142err">err</a>)</td></tr>
<tr><th id="6819">6819</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;Failed to set RPS for idle\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"Failed to set RPS for idle\n"</q>);</td></tr>
<tr><th id="6820">6820</th><td>}</td></tr>
<tr><th id="6821">6821</th><td></td></tr>
<tr><th id="6822">6822</th><td><em>void</em> <dfn class="decl def fn" id="gen6_rps_busy" title='gen6_rps_busy' data-ref="gen6_rps_busy" data-ref-filename="gen6_rps_busy">gen6_rps_busy</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="1143dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1143dev_priv" data-ref-filename="1143dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6823">6823</th><td>{</td></tr>
<tr><th id="6824">6824</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col4 decl" id="1144rps" title='rps' data-type='struct intel_rps *' data-ref="1144rps" data-ref-filename="1144rps">rps</dfn> = &amp;<a class="local col3 ref" href="#1143dev_priv" title='dev_priv' data-ref="1143dev_priv" data-ref-filename="1143dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="6825">6825</th><td></td></tr>
<tr><th id="6826">6826</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_lock" title='mutex_lock' data-ref="mutex_lock" data-ref-filename="mutex_lock">mutex_lock</a>(&amp;<a class="local col4 ref" href="#1144rps" title='rps' data-ref="1144rps" data-ref-filename="1144rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::lock" title='intel_rps::lock' data-ref="intel_rps::lock" data-ref-filename="intel_rps..lock">lock</a>);</td></tr>
<tr><th id="6827">6827</th><td>	<b>if</b> (<a class="local col4 ref" href="#1144rps" title='rps' data-ref="1144rps" data-ref-filename="1144rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::enabled" title='intel_rps::enabled' data-ref="intel_rps::enabled" data-ref-filename="intel_rps..enabled">enabled</a>) {</td></tr>
<tr><th id="6828">6828</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col5 decl" id="1145freq" title='freq' data-type='u8' data-ref="1145freq" data-ref-filename="1145freq">freq</dfn>;</td></tr>
<tr><th id="6829">6829</th><td></td></tr>
<tr><th id="6830">6830</th><td>		<b>if</b> (<a class="local col3 ref" href="#1143dev_priv" title='dev_priv' data-ref="1143dev_priv" data-ref-filename="1143dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::pm_rps_events" title='drm_i915_private::pm_rps_events' data-ref="drm_i915_private::pm_rps_events" data-ref-filename="drm_i915_private..pm_rps_events">pm_rps_events</a> &amp; <a class="macro" href="i915_reg.h.html#8745" title="(1 &lt;&lt; 2)" data-ref="_M/GEN6_PM_RP_UP_EI_EXPIRED">GEN6_PM_RP_UP_EI_EXPIRED</a>)</td></tr>
<tr><th id="6831">6831</th><td>			<a class="ref fn" href="i915_irq.h.html#gen6_rps_reset_ei" title='gen6_rps_reset_ei' data-ref="gen6_rps_reset_ei" data-ref-filename="gen6_rps_reset_ei">gen6_rps_reset_ei</a>(<a class="local col3 ref" href="#1143dev_priv" title='dev_priv' data-ref="1143dev_priv" data-ref-filename="1143dev_priv">dev_priv</a>);</td></tr>
<tr><th id="6832">6832</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA168) })), (gen6_rps_pm_mask(dev_priv, rps-&gt;cur_freq)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8712" title="((const i915_reg_t){ .reg = (0xA168) })" data-ref="_M/GEN6_PMINTRMSK">GEN6_PMINTRMSK</a>,</td></tr>
<tr><th id="6833">6833</th><td>			   <a class="tu ref fn" href="#gen6_rps_pm_mask" title='gen6_rps_pm_mask' data-use='c' data-ref="gen6_rps_pm_mask" data-ref-filename="gen6_rps_pm_mask">gen6_rps_pm_mask</a>(<a class="local col3 ref" href="#1143dev_priv" title='dev_priv' data-ref="1143dev_priv" data-ref-filename="1143dev_priv">dev_priv</a>, <a class="local col4 ref" href="#1144rps" title='rps' data-ref="1144rps" data-ref-filename="1144rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::cur_freq" title='intel_rps::cur_freq' data-ref="intel_rps::cur_freq" data-ref-filename="intel_rps..cur_freq">cur_freq</a>));</td></tr>
<tr><th id="6834">6834</th><td></td></tr>
<tr><th id="6835">6835</th><td>		<a class="ref fn" href="i915_irq.h.html#gen6_enable_rps_interrupts" title='gen6_enable_rps_interrupts' data-ref="gen6_enable_rps_interrupts" data-ref-filename="gen6_enable_rps_interrupts">gen6_enable_rps_interrupts</a>(<a class="local col3 ref" href="#1143dev_priv" title='dev_priv' data-ref="1143dev_priv" data-ref-filename="1143dev_priv">dev_priv</a>);</td></tr>
<tr><th id="6836">6836</th><td></td></tr>
<tr><th id="6837">6837</th><td>		<i>/* Use the user's desired frequency as a guide, but for better</i></td></tr>
<tr><th id="6838">6838</th><td><i>		 * performance, jump directly to RPe as our starting frequency.</i></td></tr>
<tr><th id="6839">6839</th><td><i>		 */</i></td></tr>
<tr><th id="6840">6840</th><td>		<a class="local col5 ref" href="#1145freq" title='freq' data-ref="1145freq" data-ref-filename="1145freq">freq</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(rps-&gt;cur_freq) *)1 == (typeof(rps-&gt;efficient_freq) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(rps-&gt;cur_freq) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(rps-&gt;efficient_freq) * 0l)) : (int *)8))))), ((rps-&gt;cur_freq) &gt; (rps-&gt;efficient_freq) ? (rps-&gt;cur_freq) : (rps-&gt;efficient_freq)), ({ typeof(rps-&gt;cur_freq) __UNIQUE_ID___x449 = (rps-&gt;cur_freq); typeof(rps-&gt;efficient_freq) __UNIQUE_ID___y450 = (rps-&gt;efficient_freq); ((__UNIQUE_ID___x449) &gt; (__UNIQUE_ID___y450) ? (__UNIQUE_ID___x449) : (__UNIQUE_ID___y450)); }))" data-ref="_M/max">max</a>(<a class="local col4 ref" href="#1144rps" title='rps' data-ref="1144rps" data-ref-filename="1144rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::cur_freq" title='intel_rps::cur_freq' data-ref="intel_rps::cur_freq" data-ref-filename="intel_rps..cur_freq">cur_freq</a>,</td></tr>
<tr><th id="6841">6841</th><td>			   <a class="local col4 ref" href="#1144rps" title='rps' data-ref="1144rps" data-ref-filename="1144rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::efficient_freq" title='intel_rps::efficient_freq' data-ref="intel_rps::efficient_freq" data-ref-filename="intel_rps..efficient_freq">efficient_freq</a>);</td></tr>
<tr><th id="6842">6842</th><td></td></tr>
<tr><th id="6843">6843</th><td>		<b>if</b> (<a class="ref fn" href="#intel_set_rps" title='intel_set_rps' data-ref="intel_set_rps" data-ref-filename="intel_set_rps">intel_set_rps</a>(<a class="local col3 ref" href="#1143dev_priv" title='dev_priv' data-ref="1143dev_priv" data-ref-filename="1143dev_priv">dev_priv</a>,</td></tr>
<tr><th id="6844">6844</th><td>				  <a class="macro" href="../../../../include/linux/kernel.h.html#898" title="__builtin_choose_expr(((!!(sizeof((typeof((typeof(freq))__builtin_choose_expr(((!!(sizeof((typeof(freq) *)1 == (typeof(rps-&gt;min_freq_softlimit) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(freq) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(rps-&gt;min_freq_softlimit) * 0l)) : (int *)8))))), ((freq) &gt; (rps-&gt;min_freq_softlimit) ? (freq) : (rps-&gt;min_freq_softlimit)), ({ typeof(freq) __UNIQUE_ID___x453 = (freq); typeof(rps-&gt;min_freq_softlimit) __UNIQUE_ID___y454 = (rps-&gt;min_freq_softlimit); ((__UNIQUE_ID___x453) &gt; (__UNIQUE_ID___y454) ? (__UNIQUE_ID___x453) : (__UNIQUE_ID___y454)); }))) *)1 == (typeof(rps-&gt;max_freq_softlimit) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((typeof(freq))__builtin_choose_expr(((!!(sizeof((typeof(freq) *)1 == (typeof(rps-&gt;min_freq_softlimit) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(freq) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(rps-&gt;min_freq_softlimit) * 0l)) : (int *)8))))), ((freq) &gt; (rps-&gt;min_freq_softlimit) ? (freq) : (rps-&gt;min_freq_softlimit)), ({ typeof(freq) __UNIQUE_ID___x453 = (freq); typeof(rps-&gt;min_freq_softlimit) __UNIQUE_ID___y454 = (rps-&gt;min_freq_softlimit); ((__UNIQUE_ID___x453) &gt; (__UNIQUE_ID___y454) ? (__UNIQUE_ID___x453) : (__UNIQUE_ID___y454)); }))) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(rps-&gt;max_freq_softlimit) * 0l)) : (int *)8))))), (((typeof(freq))__builtin_choose_expr(((!!(sizeof((typeof(freq) *)1 == (typeof(rps-&gt;min_freq_softlimit) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(freq) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(rps-&gt;min_freq_softlimit) * 0l)) : (int *)8))))), ((freq) &gt; (rps-&gt;min_freq_softlimit) ? (freq) : (rps-&gt;min_freq_softlimit)), ({ typeof(freq) __UNIQUE_ID___x453 = (freq); typeof(rps-&gt;min_freq_softlimit) __UNIQUE_ID___y454 = (rps-&gt;min_freq_softlimit); ((__UNIQUE_ID___x453) &gt; (__UNIQUE_ID___y454) ? (__UNIQUE_ID___x453) : (__UNIQUE_ID___y454)); }))) &lt; (rps-&gt;max_freq_softlimit) ? ((typeof(freq))__builtin_choose_expr(((!!(sizeof((typeof(freq) *)1 == (typeof(rps-&gt;min_freq_softlimit) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(freq) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(rps-&gt;min_freq_softlimit) * 0l)) : (int *)8))))), ((freq) &gt; (rps-&gt;min_freq_softlimit) ? (freq) : (rps-&gt;min_freq_softlimit)), ({ typeof(freq) __UNIQUE_ID___x453 = (freq); typeof(rps-&gt;min_freq_softlimit) __UNIQUE_ID___y454 = (rps-&gt;min_freq_softlimit); ((__UNIQUE_ID___x453) &gt; (__UNIQUE_ID___y454) ? (__UNIQUE_ID___x453) : (__UNIQUE_ID___y454)); }))) : (rps-&gt;max_freq_softlimit)), ({ typeof((typeof(freq))__builtin_choose_expr(((!!(sizeof((typeof(freq) *)1 == (typeof(rps-&gt;min_freq_softlimit) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(freq) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(rps-&gt;min_freq_softlimit) * 0l)) : (int *)8))))), ((freq) &gt; (rps-&gt;min_freq_softlimit) ? (freq) : (rps-&gt;min_freq_softlimit)), ({ typeof(freq) __UNIQUE_ID___x453 = (freq); typeof(rps-&gt;min_freq_softlimit) __UNIQUE_ID___y454 = (rps-&gt;min_freq_softlimit); ((__UNIQUE_ID___x453) &gt; (__UNIQUE_ID___y454) ? (__UNIQUE_ID___x453) : (__UNIQUE_ID___y454)); }))) __UNIQUE_ID___x455 = ((typeof(freq))__builtin_choose_expr(((!!(sizeof((typeof(freq) *)1 == (typeof(rps-&gt;min_freq_softlimit) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(freq) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(rps-&gt;min_freq_softlimit) * 0l)) : (int *)8))))), ((freq) &gt; (rps-&gt;min_freq_softlimit) ? (freq) : (rps-&gt;min_freq_softlimit)), ({ typeof(freq) __UNIQUE_ID___x453 = (freq); typeof(rps-&gt;min_freq_softlimit) __UNIQUE_ID___y454 = (rps-&gt;min_freq_softlimit); ((__UNIQUE_ID___x453) &gt; (__UNIQUE_ID___y454) ? (__UNIQUE_ID___x453) : (__UNIQUE_ID___y454)); }))); typeof(rps-&gt;max_freq_softlimit) __UNIQUE_ID___y456 = (rps-&gt;max_freq_softlimit); ((__UNIQUE_ID___x455) &lt; (__UNIQUE_ID___y456) ? (__UNIQUE_ID___x455) : (__UNIQUE_ID___y456)); }))" data-ref="_M/clamp">clamp</a>(<a class="local col5 ref" href="#1145freq" title='freq' data-ref="1145freq" data-ref-filename="1145freq">freq</a>,</td></tr>
<tr><th id="6845">6845</th><td>					<a class="local col4 ref" href="#1144rps" title='rps' data-ref="1144rps" data-ref-filename="1144rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq_softlimit" title='intel_rps::min_freq_softlimit' data-ref="intel_rps::min_freq_softlimit" data-ref-filename="intel_rps..min_freq_softlimit">min_freq_softlimit</a>,</td></tr>
<tr><th id="6846">6846</th><td>					<a class="local col4 ref" href="#1144rps" title='rps' data-ref="1144rps" data-ref-filename="1144rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq_softlimit" title='intel_rps::max_freq_softlimit' data-ref="intel_rps::max_freq_softlimit" data-ref-filename="intel_rps..max_freq_softlimit">max_freq_softlimit</a>)))</td></tr>
<tr><th id="6847">6847</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;Failed to set idle frequency\n&quot;)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"Failed to set idle frequency\n"</q>);</td></tr>
<tr><th id="6848">6848</th><td>	}</td></tr>
<tr><th id="6849">6849</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_unlock" title='mutex_unlock' data-ref="mutex_unlock" data-ref-filename="mutex_unlock">mutex_unlock</a>(&amp;<a class="local col4 ref" href="#1144rps" title='rps' data-ref="1144rps" data-ref-filename="1144rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::lock" title='intel_rps::lock' data-ref="intel_rps::lock" data-ref-filename="intel_rps..lock">lock</a>);</td></tr>
<tr><th id="6850">6850</th><td>}</td></tr>
<tr><th id="6851">6851</th><td></td></tr>
<tr><th id="6852">6852</th><td><em>void</em> <dfn class="decl def fn" id="gen6_rps_idle" title='gen6_rps_idle' data-ref="gen6_rps_idle" data-ref-filename="gen6_rps_idle">gen6_rps_idle</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1146dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1146dev_priv" data-ref-filename="1146dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6853">6853</th><td>{</td></tr>
<tr><th id="6854">6854</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col7 decl" id="1147rps" title='rps' data-type='struct intel_rps *' data-ref="1147rps" data-ref-filename="1147rps">rps</dfn> = &amp;<a class="local col6 ref" href="#1146dev_priv" title='dev_priv' data-ref="1146dev_priv" data-ref-filename="1146dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="6855">6855</th><td></td></tr>
<tr><th id="6856">6856</th><td>	<i>/* Flush our bottom-half so that it does not race with us</i></td></tr>
<tr><th id="6857">6857</th><td><i>	 * setting the idle frequency and so that it is bounded by</i></td></tr>
<tr><th id="6858">6858</th><td><i>	 * our rpm wakeref. And then disable the interrupts to stop any</i></td></tr>
<tr><th id="6859">6859</th><td><i>	 * futher RPS reclocking whilst we are asleep.</i></td></tr>
<tr><th id="6860">6860</th><td><i>	 */</i></td></tr>
<tr><th id="6861">6861</th><td>	<a class="ref fn" href="i915_irq.h.html#gen6_disable_rps_interrupts" title='gen6_disable_rps_interrupts' data-ref="gen6_disable_rps_interrupts" data-ref-filename="gen6_disable_rps_interrupts">gen6_disable_rps_interrupts</a>(<a class="local col6 ref" href="#1146dev_priv" title='dev_priv' data-ref="1146dev_priv" data-ref-filename="1146dev_priv">dev_priv</a>);</td></tr>
<tr><th id="6862">6862</th><td></td></tr>
<tr><th id="6863">6863</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_lock" title='mutex_lock' data-ref="mutex_lock" data-ref-filename="mutex_lock">mutex_lock</a>(&amp;<a class="local col7 ref" href="#1147rps" title='rps' data-ref="1147rps" data-ref-filename="1147rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::lock" title='intel_rps::lock' data-ref="intel_rps::lock" data-ref-filename="intel_rps..lock">lock</a>);</td></tr>
<tr><th id="6864">6864</th><td>	<b>if</b> (<a class="local col7 ref" href="#1147rps" title='rps' data-ref="1147rps" data-ref-filename="1147rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::enabled" title='intel_rps::enabled' data-ref="intel_rps::enabled" data-ref-filename="intel_rps..enabled">enabled</a>) {</td></tr>
<tr><th id="6865">6865</th><td>		<b>if</b> (<a class="macro" href="i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col6 ref" href="#1146dev_priv" title='dev_priv' data-ref="1146dev_priv" data-ref-filename="1146dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col6 ref" href="#1146dev_priv" title='dev_priv' data-ref="1146dev_priv" data-ref-filename="1146dev_priv">dev_priv</a>))</td></tr>
<tr><th id="6866">6866</th><td>			<a class="tu ref fn" href="#vlv_set_rps_idle" title='vlv_set_rps_idle' data-use='c' data-ref="vlv_set_rps_idle" data-ref-filename="vlv_set_rps_idle">vlv_set_rps_idle</a>(<a class="local col6 ref" href="#1146dev_priv" title='dev_priv' data-ref="1146dev_priv" data-ref-filename="1146dev_priv">dev_priv</a>);</td></tr>
<tr><th id="6867">6867</th><td>		<b>else</b></td></tr>
<tr><th id="6868">6868</th><td>			<a class="tu ref fn" href="#gen6_set_rps" title='gen6_set_rps' data-use='c' data-ref="gen6_set_rps" data-ref-filename="gen6_set_rps">gen6_set_rps</a>(<a class="local col6 ref" href="#1146dev_priv" title='dev_priv' data-ref="1146dev_priv" data-ref-filename="1146dev_priv">dev_priv</a>, <a class="local col7 ref" href="#1147rps" title='rps' data-ref="1147rps" data-ref-filename="1147rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::idle_freq" title='intel_rps::idle_freq' data-ref="intel_rps::idle_freq" data-ref-filename="intel_rps..idle_freq">idle_freq</a>);</td></tr>
<tr><th id="6869">6869</th><td>		<a class="local col7 ref" href="#1147rps" title='rps' data-ref="1147rps" data-ref-filename="1147rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::last_adj" title='intel_rps::last_adj' data-ref="intel_rps::last_adj" data-ref-filename="intel_rps..last_adj">last_adj</a> = <var>0</var>;</td></tr>
<tr><th id="6870">6870</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA168) })), (gen6_sanitize_rps_pm_mask(dev_priv, ~0)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8712" title="((const i915_reg_t){ .reg = (0xA168) })" data-ref="_M/GEN6_PMINTRMSK">GEN6_PMINTRMSK</a>,</td></tr>
<tr><th id="6871">6871</th><td>			   <a class="ref fn" href="i915_irq.h.html#gen6_sanitize_rps_pm_mask" title='gen6_sanitize_rps_pm_mask' data-ref="gen6_sanitize_rps_pm_mask" data-ref-filename="gen6_sanitize_rps_pm_mask">gen6_sanitize_rps_pm_mask</a>(<a class="local col6 ref" href="#1146dev_priv" title='dev_priv' data-ref="1146dev_priv" data-ref-filename="1146dev_priv">dev_priv</a>, ~<var>0</var>));</td></tr>
<tr><th id="6872">6872</th><td>	}</td></tr>
<tr><th id="6873">6873</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_unlock" title='mutex_unlock' data-ref="mutex_unlock" data-ref-filename="mutex_unlock">mutex_unlock</a>(&amp;<a class="local col7 ref" href="#1147rps" title='rps' data-ref="1147rps" data-ref-filename="1147rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::lock" title='intel_rps::lock' data-ref="intel_rps::lock" data-ref-filename="intel_rps..lock">lock</a>);</td></tr>
<tr><th id="6874">6874</th><td>}</td></tr>
<tr><th id="6875">6875</th><td></td></tr>
<tr><th id="6876">6876</th><td><em>void</em> <dfn class="decl def fn" id="gen6_rps_boost" title='gen6_rps_boost' data-ref="gen6_rps_boost" data-ref-filename="gen6_rps_boost">gen6_rps_boost</dfn>(<b>struct</b> <a class="type" href="i915_request.h.html#i915_request" title='i915_request' data-ref="i915_request" data-ref-filename="i915_request">i915_request</a> *<dfn class="local col8 decl" id="1148rq" title='rq' data-type='struct i915_request *' data-ref="1148rq" data-ref-filename="1148rq">rq</dfn>)</td></tr>
<tr><th id="6877">6877</th><td>{</td></tr>
<tr><th id="6878">6878</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col9 decl" id="1149rps" title='rps' data-type='struct intel_rps *' data-ref="1149rps" data-ref-filename="1149rps">rps</dfn> = &amp;<a class="local col8 ref" href="#1148rq" title='rq' data-ref="1148rq" data-ref-filename="1148rq">rq</a>-&gt;<a class="ref field" href="i915_request.h.html#i915_request::i915" title='i915_request::i915' data-ref="i915_request::i915" data-ref-filename="i915_request..i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="6879">6879</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col0 decl" id="1150flags" title='flags' data-type='unsigned long' data-ref="1150flags" data-ref-filename="1150flags">flags</dfn>;</td></tr>
<tr><th id="6880">6880</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col1 decl" id="1151boost" title='boost' data-type='bool' data-ref="1151boost" data-ref-filename="1151boost">boost</dfn>;</td></tr>
<tr><th id="6881">6881</th><td></td></tr>
<tr><th id="6882">6882</th><td>	<i>/* This is intentionally racy! We peek at the state here, then</i></td></tr>
<tr><th id="6883">6883</th><td><i>	 * validate inside the RPS worker.</i></td></tr>
<tr><th id="6884">6884</th><td><i>	 */</i></td></tr>
<tr><th id="6885">6885</th><td>	<b>if</b> (!<a class="local col9 ref" href="#1149rps" title='rps' data-ref="1149rps" data-ref-filename="1149rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::enabled" title='intel_rps::enabled' data-ref="intel_rps::enabled" data-ref-filename="intel_rps..enabled">enabled</a>)</td></tr>
<tr><th id="6886">6886</th><td>		<b>return</b>;</td></tr>
<tr><th id="6887">6887</th><td></td></tr>
<tr><th id="6888">6888</th><td>	<b>if</b> (<a class="ref fn" href="i915_request.h.html#i915_request_signaled" title='i915_request_signaled' data-ref="i915_request_signaled" data-ref-filename="i915_request_signaled">i915_request_signaled</a>(<a class="local col8 ref" href="#1148rq" title='rq' data-ref="1148rq" data-ref-filename="1148rq">rq</a>))</td></tr>
<tr><th id="6889">6889</th><td>		<b>return</b>;</td></tr>
<tr><th id="6890">6890</th><td></td></tr>
<tr><th id="6891">6891</th><td>	<i>/* Serializes with i915_request_retire() */</i></td></tr>
<tr><th id="6892">6892</th><td>	<a class="local col1 ref" href="#1151boost" title='boost' data-ref="1151boost" data-ref-filename="1151boost">boost</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="6893">6893</th><td>	<a class="macro" href="../../../../include/linux/spinlock.h.html#366" title="do { do { ({ unsigned long __dummy; typeof(flags) __dummy2; (void)(&amp;__dummy == &amp;__dummy2); 1; }); flags = _raw_spin_lock_irqsave(spinlock_check(&amp;rq-&gt;lock)); } while (0); } while (0)" data-ref="_M/spin_lock_irqsave">spin_lock_irqsave</a>(&amp;<a class="local col8 ref" href="#1148rq" title='rq' data-ref="1148rq" data-ref-filename="1148rq">rq</a>-&gt;<a class="ref field" href="i915_request.h.html#i915_request::lock" title='i915_request::lock' data-ref="i915_request::lock" data-ref-filename="i915_request..lock">lock</a>, <a class="local col0 ref" href="#1150flags" title='flags' data-ref="1150flags" data-ref-filename="1150flags">flags</a>);</td></tr>
<tr><th id="6894">6894</th><td>	<b>if</b> (!<a class="local col8 ref" href="#1148rq" title='rq' data-ref="1148rq" data-ref-filename="1148rq">rq</a>-&gt;<a class="ref field" href="i915_request.h.html#i915_request::waitboost" title='i915_request::waitboost' data-ref="i915_request::waitboost" data-ref-filename="i915_request..waitboost">waitboost</a> &amp;&amp; !<a class="ref fn" href="../../../../include/linux/dma-fence.h.html#dma_fence_is_signaled_locked" title='dma_fence_is_signaled_locked' data-ref="dma_fence_is_signaled_locked" data-ref-filename="dma_fence_is_signaled_locked">dma_fence_is_signaled_locked</a>(&amp;<a class="local col8 ref" href="#1148rq" title='rq' data-ref="1148rq" data-ref-filename="1148rq">rq</a>-&gt;<a class="ref field" href="i915_request.h.html#i915_request::fence" title='i915_request::fence' data-ref="i915_request::fence" data-ref-filename="i915_request..fence">fence</a>)) {</td></tr>
<tr><th id="6895">6895</th><td>		<a class="local col1 ref" href="#1151boost" title='boost' data-ref="1151boost" data-ref-filename="1151boost">boost</a> = !<a class="macro" href="../../../../include/linux/atomic-fallback.h.html#367" title="atomic_fetch_inc" data-ref="_M/atomic_fetch_inc">atomic_fetch_inc</a>(&amp;<a class="local col9 ref" href="#1149rps" title='rps' data-ref="1149rps" data-ref-filename="1149rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::num_waiters" title='intel_rps::num_waiters' data-ref="intel_rps::num_waiters" data-ref-filename="intel_rps..num_waiters">num_waiters</a>);</td></tr>
<tr><th id="6896">6896</th><td>		<a class="local col8 ref" href="#1148rq" title='rq' data-ref="1148rq" data-ref-filename="1148rq">rq</a>-&gt;<a class="ref field" href="i915_request.h.html#i915_request::waitboost" title='i915_request::waitboost' data-ref="i915_request::waitboost" data-ref-filename="i915_request..waitboost">waitboost</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="6897">6897</th><td>	}</td></tr>
<tr><th id="6898">6898</th><td>	<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_unlock_irqrestore" title='spin_unlock_irqrestore' data-ref="spin_unlock_irqrestore" data-ref-filename="spin_unlock_irqrestore">spin_unlock_irqrestore</a>(&amp;<a class="local col8 ref" href="#1148rq" title='rq' data-ref="1148rq" data-ref-filename="1148rq">rq</a>-&gt;<a class="ref field" href="i915_request.h.html#i915_request::lock" title='i915_request::lock' data-ref="i915_request::lock" data-ref-filename="i915_request..lock">lock</a>, <a class="local col0 ref" href="#1150flags" title='flags' data-ref="1150flags" data-ref-filename="1150flags">flags</a>);</td></tr>
<tr><th id="6899">6899</th><td>	<b>if</b> (!<a class="local col1 ref" href="#1151boost" title='boost' data-ref="1151boost" data-ref-filename="1151boost">boost</a>)</td></tr>
<tr><th id="6900">6900</th><td>		<b>return</b>;</td></tr>
<tr><th id="6901">6901</th><td></td></tr>
<tr><th id="6902">6902</th><td>	<b>if</b> (<a class="macro" href="../../../../include/linux/compiler.h.html#269" title="({ union { typeof(rps-&gt;cur_freq) __val; char __c[1]; } __u; if (1) __read_once_size(&amp;(rps-&gt;cur_freq), __u.__c, sizeof(rps-&gt;cur_freq)); else __read_once_size_nocheck(&amp;(rps-&gt;cur_freq), __u.__c, sizeof(rps-&gt;cur_freq)); do { } while (0); __u.__val; })" data-ref="_M/READ_ONCE">READ_ONCE</a>(<a class="local col9 ref" href="#1149rps" title='rps' data-ref="1149rps" data-ref-filename="1149rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::cur_freq" title='intel_rps::cur_freq' data-ref="intel_rps::cur_freq" data-ref-filename="intel_rps..cur_freq">cur_freq</a>) &lt; <a class="local col9 ref" href="#1149rps" title='rps' data-ref="1149rps" data-ref-filename="1149rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::boost_freq" title='intel_rps::boost_freq' data-ref="intel_rps::boost_freq" data-ref-filename="intel_rps..boost_freq">boost_freq</a>)</td></tr>
<tr><th id="6903">6903</th><td>		<a class="ref fn" href="../../../../include/linux/workqueue.h.html#schedule_work" title='schedule_work' data-ref="schedule_work" data-ref-filename="schedule_work">schedule_work</a>(&amp;<a class="local col9 ref" href="#1149rps" title='rps' data-ref="1149rps" data-ref-filename="1149rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::work" title='intel_rps::work' data-ref="intel_rps::work" data-ref-filename="intel_rps..work">work</a>);</td></tr>
<tr><th id="6904">6904</th><td></td></tr>
<tr><th id="6905">6905</th><td>	<a class="macro" href="../../../../include/asm-generic/atomic-instrumented.h.html#242" title="atomic_inc" data-ref="_M/atomic_inc">atomic_inc</a>(&amp;<a class="local col9 ref" href="#1149rps" title='rps' data-ref="1149rps" data-ref-filename="1149rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::boosts" title='intel_rps::boosts' data-ref="intel_rps::boosts" data-ref-filename="intel_rps..boosts">boosts</a>);</td></tr>
<tr><th id="6906">6906</th><td>}</td></tr>
<tr><th id="6907">6907</th><td></td></tr>
<tr><th id="6908">6908</th><td><em>int</em> <dfn class="decl def fn" id="intel_set_rps" title='intel_set_rps' data-ref="intel_set_rps" data-ref-filename="intel_set_rps">intel_set_rps</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="1152dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1152dev_priv" data-ref-filename="1152dev_priv">dev_priv</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col3 decl" id="1153val" title='val' data-type='u8' data-ref="1153val" data-ref-filename="1153val">val</dfn>)</td></tr>
<tr><th id="6909">6909</th><td>{</td></tr>
<tr><th id="6910">6910</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col4 decl" id="1154rps" title='rps' data-type='struct intel_rps *' data-ref="1154rps" data-ref-filename="1154rps">rps</dfn> = &amp;<a class="local col2 ref" href="#1152dev_priv" title='dev_priv' data-ref="1152dev_priv" data-ref-filename="1152dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="6911">6911</th><td>	<em>int</em> <dfn class="local col5 decl" id="1155err" title='err' data-type='int' data-ref="1155err" data-ref-filename="1155err">err</dfn>;</td></tr>
<tr><th id="6912">6912</th><td></td></tr>
<tr><th id="6913">6913</th><td>	<a class="macro" href="../../../../include/linux/lockdep.h.html#481" title="do { (void)(&amp;rps-&gt;lock); } while (0)" data-ref="_M/lockdep_assert_held">lockdep_assert_held</a>(&amp;<a class="local col4 ref" href="#1154rps" title='rps' data-ref="1154rps" data-ref-filename="1154rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::lock" title='intel_rps::lock' data-ref="intel_rps::lock" data-ref-filename="intel_rps..lock">lock</a>);</td></tr>
<tr><th id="6914">6914</th><td>	<a class="macro" href="i915_gem.h.html#56" title="((void)(sizeof(( long)(val &gt; rps-&gt;max_freq))))" data-ref="_M/GEM_BUG_ON">GEM_BUG_ON</a>(<a class="local col3 ref" href="#1153val" title='val' data-ref="1153val" data-ref-filename="1153val">val</a> &gt; <a class="local col4 ref" href="#1154rps" title='rps' data-ref="1154rps" data-ref-filename="1154rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a>);</td></tr>
<tr><th id="6915">6915</th><td>	<a class="macro" href="i915_gem.h.html#56" title="((void)(sizeof(( long)(val &lt; rps-&gt;min_freq))))" data-ref="_M/GEM_BUG_ON">GEM_BUG_ON</a>(<a class="local col3 ref" href="#1153val" title='val' data-ref="1153val" data-ref-filename="1153val">val</a> &lt; <a class="local col4 ref" href="#1154rps" title='rps' data-ref="1154rps" data-ref-filename="1154rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq" title='intel_rps::min_freq' data-ref="intel_rps::min_freq" data-ref-filename="intel_rps..min_freq">min_freq</a>);</td></tr>
<tr><th id="6916">6916</th><td></td></tr>
<tr><th id="6917">6917</th><td>	<b>if</b> (!<a class="local col4 ref" href="#1154rps" title='rps' data-ref="1154rps" data-ref-filename="1154rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::enabled" title='intel_rps::enabled' data-ref="intel_rps::enabled" data-ref-filename="intel_rps..enabled">enabled</a>) {</td></tr>
<tr><th id="6918">6918</th><td>		<a class="local col4 ref" href="#1154rps" title='rps' data-ref="1154rps" data-ref-filename="1154rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::cur_freq" title='intel_rps::cur_freq' data-ref="intel_rps::cur_freq" data-ref-filename="intel_rps..cur_freq">cur_freq</a> = <a class="local col3 ref" href="#1153val" title='val' data-ref="1153val" data-ref-filename="1153val">val</a>;</td></tr>
<tr><th id="6919">6919</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="6920">6920</th><td>	}</td></tr>
<tr><th id="6921">6921</th><td></td></tr>
<tr><th id="6922">6922</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col2 ref" href="#1152dev_priv" title='dev_priv' data-ref="1152dev_priv" data-ref-filename="1152dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col2 ref" href="#1152dev_priv" title='dev_priv' data-ref="1152dev_priv" data-ref-filename="1152dev_priv">dev_priv</a>))</td></tr>
<tr><th id="6923">6923</th><td>		<a class="local col5 ref" href="#1155err" title='err' data-ref="1155err" data-ref-filename="1155err">err</a> = <a class="tu ref fn" href="#valleyview_set_rps" title='valleyview_set_rps' data-use='c' data-ref="valleyview_set_rps" data-ref-filename="valleyview_set_rps">valleyview_set_rps</a>(<a class="local col2 ref" href="#1152dev_priv" title='dev_priv' data-ref="1152dev_priv" data-ref-filename="1152dev_priv">dev_priv</a>, <a class="local col3 ref" href="#1153val" title='val' data-ref="1153val" data-ref-filename="1153val">val</a>);</td></tr>
<tr><th id="6924">6924</th><td>	<b>else</b></td></tr>
<tr><th id="6925">6925</th><td>		<a class="local col5 ref" href="#1155err" title='err' data-ref="1155err" data-ref-filename="1155err">err</a> = <a class="tu ref fn" href="#gen6_set_rps" title='gen6_set_rps' data-use='c' data-ref="gen6_set_rps" data-ref-filename="gen6_set_rps">gen6_set_rps</a>(<a class="local col2 ref" href="#1152dev_priv" title='dev_priv' data-ref="1152dev_priv" data-ref-filename="1152dev_priv">dev_priv</a>, <a class="local col3 ref" href="#1153val" title='val' data-ref="1153val" data-ref-filename="1153val">val</a>);</td></tr>
<tr><th id="6926">6926</th><td></td></tr>
<tr><th id="6927">6927</th><td>	<b>return</b> <a class="local col5 ref" href="#1155err" title='err' data-ref="1155err" data-ref-filename="1155err">err</a>;</td></tr>
<tr><th id="6928">6928</th><td>}</td></tr>
<tr><th id="6929">6929</th><td></td></tr>
<tr><th id="6930">6930</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen9_disable_rc6" title='gen9_disable_rc6' data-type='void gen9_disable_rc6(struct drm_i915_private * dev_priv)' data-ref="gen9_disable_rc6" data-ref-filename="gen9_disable_rc6">gen9_disable_rc6</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1156dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1156dev_priv" data-ref-filename="1156dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6931">6931</th><td>{</td></tr>
<tr><th id="6932">6932</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA090) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8645" title="((const i915_reg_t){ .reg = (0xA090) })" data-ref="_M/GEN6_RC_CONTROL">GEN6_RC_CONTROL</a>, <var>0</var>);</td></tr>
<tr><th id="6933">6933</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA210) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8719" title="((const i915_reg_t){ .reg = (0xA210) })" data-ref="_M/GEN9_PG_ENABLE">GEN9_PG_ENABLE</a>, <var>0</var>);</td></tr>
<tr><th id="6934">6934</th><td>}</td></tr>
<tr><th id="6935">6935</th><td></td></tr>
<tr><th id="6936">6936</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen9_disable_rps" title='gen9_disable_rps' data-type='void gen9_disable_rps(struct drm_i915_private * dev_priv)' data-ref="gen9_disable_rps" data-ref-filename="gen9_disable_rps">gen9_disable_rps</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="1157dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1157dev_priv" data-ref-filename="1157dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6937">6937</th><td>{</td></tr>
<tr><th id="6938">6938</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA024) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8664" title="((const i915_reg_t){ .reg = (0xA024) })" data-ref="_M/GEN6_RP_CONTROL">GEN6_RP_CONTROL</a>, <var>0</var>);</td></tr>
<tr><th id="6939">6939</th><td>}</td></tr>
<tr><th id="6940">6940</th><td></td></tr>
<tr><th id="6941">6941</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen6_disable_rc6" title='gen6_disable_rc6' data-type='void gen6_disable_rc6(struct drm_i915_private * dev_priv)' data-ref="gen6_disable_rc6" data-ref-filename="gen6_disable_rc6">gen6_disable_rc6</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="1158dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1158dev_priv" data-ref-filename="1158dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6942">6942</th><td>{</td></tr>
<tr><th id="6943">6943</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA090) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8645" title="((const i915_reg_t){ .reg = (0xA090) })" data-ref="_M/GEN6_RC_CONTROL">GEN6_RC_CONTROL</a>, <var>0</var>);</td></tr>
<tr><th id="6944">6944</th><td>}</td></tr>
<tr><th id="6945">6945</th><td></td></tr>
<tr><th id="6946">6946</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen6_disable_rps" title='gen6_disable_rps' data-type='void gen6_disable_rps(struct drm_i915_private * dev_priv)' data-ref="gen6_disable_rps" data-ref-filename="gen6_disable_rps">gen6_disable_rps</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="1159dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1159dev_priv" data-ref-filename="1159dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6947">6947</th><td>{</td></tr>
<tr><th id="6948">6948</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA008) })), (1 &lt;&lt; 31))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8637" title="((const i915_reg_t){ .reg = (0xA008) })" data-ref="_M/GEN6_RPNSWREQ">GEN6_RPNSWREQ</a>, <var>1</var> &lt;&lt; <var>31</var>);</td></tr>
<tr><th id="6949">6949</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA024) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8664" title="((const i915_reg_t){ .reg = (0xA024) })" data-ref="_M/GEN6_RP_CONTROL">GEN6_RP_CONTROL</a>, <var>0</var>);</td></tr>
<tr><th id="6950">6950</th><td>}</td></tr>
<tr><th id="6951">6951</th><td></td></tr>
<tr><th id="6952">6952</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cherryview_disable_rc6" title='cherryview_disable_rc6' data-type='void cherryview_disable_rc6(struct drm_i915_private * dev_priv)' data-ref="cherryview_disable_rc6" data-ref-filename="cherryview_disable_rc6">cherryview_disable_rc6</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="1160dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1160dev_priv" data-ref-filename="1160dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6953">6953</th><td>{</td></tr>
<tr><th id="6954">6954</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA090) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8645" title="((const i915_reg_t){ .reg = (0xA090) })" data-ref="_M/GEN6_RC_CONTROL">GEN6_RC_CONTROL</a>, <var>0</var>);</td></tr>
<tr><th id="6955">6955</th><td>}</td></tr>
<tr><th id="6956">6956</th><td></td></tr>
<tr><th id="6957">6957</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cherryview_disable_rps" title='cherryview_disable_rps' data-type='void cherryview_disable_rps(struct drm_i915_private * dev_priv)' data-ref="cherryview_disable_rps" data-ref-filename="cherryview_disable_rps">cherryview_disable_rps</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="1161dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1161dev_priv" data-ref-filename="1161dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6958">6958</th><td>{</td></tr>
<tr><th id="6959">6959</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA024) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8664" title="((const i915_reg_t){ .reg = (0xA024) })" data-ref="_M/GEN6_RP_CONTROL">GEN6_RP_CONTROL</a>, <var>0</var>);</td></tr>
<tr><th id="6960">6960</th><td>}</td></tr>
<tr><th id="6961">6961</th><td></td></tr>
<tr><th id="6962">6962</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="valleyview_disable_rc6" title='valleyview_disable_rc6' data-type='void valleyview_disable_rc6(struct drm_i915_private * dev_priv)' data-ref="valleyview_disable_rc6" data-ref-filename="valleyview_disable_rc6">valleyview_disable_rc6</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="1162dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1162dev_priv" data-ref-filename="1162dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6963">6963</th><td>{</td></tr>
<tr><th id="6964">6964</th><td>	<i>/* We're doing forcewake before Disabling RC6,</i></td></tr>
<tr><th id="6965">6965</th><td><i>	 * This what the BIOS expects when going into suspend */</i></td></tr>
<tr><th id="6966">6966</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_get" title='intel_uncore_forcewake_get' data-ref="intel_uncore_forcewake_get" data-ref-filename="intel_uncore_forcewake_get">intel_uncore_forcewake_get</a>(&amp;<a class="local col2 ref" href="#1162dev_priv" title='dev_priv' data-ref="1162dev_priv" data-ref-filename="1162dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="6967">6967</th><td></td></tr>
<tr><th id="6968">6968</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA090) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8645" title="((const i915_reg_t){ .reg = (0xA090) })" data-ref="_M/GEN6_RC_CONTROL">GEN6_RC_CONTROL</a>, <var>0</var>);</td></tr>
<tr><th id="6969">6969</th><td></td></tr>
<tr><th id="6970">6970</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_put" title='intel_uncore_forcewake_put' data-ref="intel_uncore_forcewake_put" data-ref-filename="intel_uncore_forcewake_put">intel_uncore_forcewake_put</a>(&amp;<a class="local col2 ref" href="#1162dev_priv" title='dev_priv' data-ref="1162dev_priv" data-ref-filename="1162dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="6971">6971</th><td>}</td></tr>
<tr><th id="6972">6972</th><td></td></tr>
<tr><th id="6973">6973</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="valleyview_disable_rps" title='valleyview_disable_rps' data-type='void valleyview_disable_rps(struct drm_i915_private * dev_priv)' data-ref="valleyview_disable_rps" data-ref-filename="valleyview_disable_rps">valleyview_disable_rps</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="1163dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1163dev_priv" data-ref-filename="1163dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6974">6974</th><td>{</td></tr>
<tr><th id="6975">6975</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA024) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8664" title="((const i915_reg_t){ .reg = (0xA024) })" data-ref="_M/GEN6_RP_CONTROL">GEN6_RP_CONTROL</a>, <var>0</var>);</td></tr>
<tr><th id="6976">6976</th><td>}</td></tr>
<tr><th id="6977">6977</th><td></td></tr>
<tr><th id="6978">6978</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="bxt_check_bios_rc6_setup" title='bxt_check_bios_rc6_setup' data-type='bool bxt_check_bios_rc6_setup(struct drm_i915_private * dev_priv)' data-ref="bxt_check_bios_rc6_setup" data-ref-filename="bxt_check_bios_rc6_setup">bxt_check_bios_rc6_setup</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="1164dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1164dev_priv" data-ref-filename="1164dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="6979">6979</th><td>{</td></tr>
<tr><th id="6980">6980</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col5 decl" id="1165enable_rc6" title='enable_rc6' data-type='bool' data-ref="1165enable_rc6" data-ref-filename="1165enable_rc6">enable_rc6</dfn> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="6981">6981</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col6 decl" id="1166rc6_ctx_base" title='rc6_ctx_base' data-type='unsigned long' data-ref="1166rc6_ctx_base" data-ref-filename="1166rc6_ctx_base">rc6_ctx_base</dfn>;</td></tr>
<tr><th id="6982">6982</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col7 decl" id="1167rc_ctl" title='rc_ctl' data-type='u32' data-ref="1167rc_ctl" data-ref-filename="1167rc_ctl">rc_ctl</dfn>;</td></tr>
<tr><th id="6983">6983</th><td>	<em>int</em> <dfn class="local col8 decl" id="1168rc_sw_target" title='rc_sw_target' data-type='int' data-ref="1168rc_sw_target" data-ref-filename="1168rc_sw_target">rc_sw_target</dfn>;</td></tr>
<tr><th id="6984">6984</th><td></td></tr>
<tr><th id="6985">6985</th><td>	<a class="local col7 ref" href="#1167rc_ctl" title='rc_ctl' data-ref="1167rc_ctl" data-ref-filename="1167rc_ctl">rc_ctl</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA090) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8645" title="((const i915_reg_t){ .reg = (0xA090) })" data-ref="_M/GEN6_RC_CONTROL">GEN6_RC_CONTROL</a>);</td></tr>
<tr><th id="6986">6986</th><td>	<a class="local col8 ref" href="#1168rc_sw_target" title='rc_sw_target' data-ref="1168rc_sw_target" data-ref-filename="1168rc_sw_target">rc_sw_target</a> = (<a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA094) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8696" title="((const i915_reg_t){ .reg = (0xA094) })" data-ref="_M/GEN6_RC_STATE">GEN6_RC_STATE</a>) &amp; <a class="macro" href="i915_reg.h.html#8698" title="(7 &lt;&lt; 16)" data-ref="_M/RC_SW_TARGET_STATE_MASK">RC_SW_TARGET_STATE_MASK</a>) &gt;&gt;</td></tr>
<tr><th id="6987">6987</th><td>		       <a class="macro" href="i915_reg.h.html#8697" title="16" data-ref="_M/RC_SW_TARGET_STATE_SHIFT">RC_SW_TARGET_STATE_SHIFT</a>;</td></tr>
<tr><th id="6988">6988</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;BIOS enabled RC states: &quot; &quot;HW_CTRL %s HW_RC6 %s SW_TARGET_STATE %x\n&quot;, onoff(rc_ctl &amp; (1 &lt;&lt; 31)), onoff(rc_ctl &amp; (1 &lt;&lt; 18)), rc_sw_target)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"BIOS enabled RC states: "</q></td></tr>
<tr><th id="6989">6989</th><td>			 <q>"HW_CTRL %s HW_RC6 %s SW_TARGET_STATE %x\n"</q>,</td></tr>
<tr><th id="6990">6990</th><td>			 <a class="ref fn" href="i915_utils.h.html#onoff" title='onoff' data-ref="onoff" data-ref-filename="onoff">onoff</a>(<a class="local col7 ref" href="#1167rc_ctl" title='rc_ctl' data-ref="1167rc_ctl" data-ref-filename="1167rc_ctl">rc_ctl</a> &amp; GEN6_RC_CTL_HW_ENABLE),</td></tr>
<tr><th id="6991">6991</th><td>			 <a class="ref fn" href="i915_utils.h.html#onoff" title='onoff' data-ref="onoff" data-ref-filename="onoff">onoff</a>(<a class="local col7 ref" href="#1167rc_ctl" title='rc_ctl' data-ref="1167rc_ctl" data-ref-filename="1167rc_ctl">rc_ctl</a> &amp; GEN6_RC_CTL_RC6_ENABLE),</td></tr>
<tr><th id="6992">6992</th><td>			 <a class="local col8 ref" href="#1168rc_sw_target" title='rc_sw_target' data-ref="1168rc_sw_target" data-ref-filename="1168rc_sw_target">rc_sw_target</a>);</td></tr>
<tr><th id="6993">6993</th><td></td></tr>
<tr><th id="6994">6994</th><td>	<b>if</b> (!(<a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xD40) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8532" title="((const i915_reg_t){ .reg = (0xD40) })" data-ref="_M/RC6_LOCATION">RC6_LOCATION</a>) &amp; <a class="macro" href="i915_reg.h.html#8533" title="(1 &lt;&lt; 0)" data-ref="_M/RC6_CTX_IN_DRAM">RC6_CTX_IN_DRAM</a>)) {</td></tr>
<tr><th id="6995">6995</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;RC6 Base location not set properly.\n&quot;)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"RC6 Base location not set properly.\n"</q>);</td></tr>
<tr><th id="6996">6996</th><td>		<a class="local col5 ref" href="#1165enable_rc6" title='enable_rc6' data-ref="1165enable_rc6" data-ref-filename="1165enable_rc6">enable_rc6</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="6997">6997</th><td>	}</td></tr>
<tr><th id="6998">6998</th><td></td></tr>
<tr><th id="6999">6999</th><td>	<i>/*</i></td></tr>
<tr><th id="7000">7000</th><td><i>	 * The exact context size is not known for BXT, so assume a page size</i></td></tr>
<tr><th id="7001">7001</th><td><i>	 * for this check.</i></td></tr>
<tr><th id="7002">7002</th><td><i>	 */</i></td></tr>
<tr><th id="7003">7003</th><td>	<a class="local col6 ref" href="#1166rc6_ctx_base" title='rc6_ctx_base' data-ref="1166rc6_ctx_base" data-ref-filename="1166rc6_ctx_base">rc6_ctx_base</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xD48) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8534" title="((const i915_reg_t){ .reg = (0xD48) })" data-ref="_M/RC6_CTX_BASE">RC6_CTX_BASE</a>) &amp; <a class="macro" href="i915_reg.h.html#8535" title="0xFFFFFFF0" data-ref="_M/RC6_CTX_BASE_MASK">RC6_CTX_BASE_MASK</a>;</td></tr>
<tr><th id="7004">7004</th><td>	<b>if</b> (!((<a class="local col6 ref" href="#1166rc6_ctx_base" title='rc6_ctx_base' data-ref="1166rc6_ctx_base" data-ref-filename="1166rc6_ctx_base">rc6_ctx_base</a> &gt;= <a class="local col4 ref" href="#1164dev_priv" title='dev_priv' data-ref="1164dev_priv" data-ref-filename="1164dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::dsm_reserved" title='drm_i915_private::dsm_reserved' data-ref="drm_i915_private::dsm_reserved" data-ref-filename="drm_i915_private..dsm_reserved">dsm_reserved</a>.<a class="ref field" href="../../../../include/linux/ioport.h.html#resource::start" title='resource::start' data-ref="resource::start" data-ref-filename="resource..start">start</a>) &amp;&amp;</td></tr>
<tr><th id="7005">7005</th><td>	      (<a class="local col6 ref" href="#1166rc6_ctx_base" title='rc6_ctx_base' data-ref="1166rc6_ctx_base" data-ref-filename="1166rc6_ctx_base">rc6_ctx_base</a> + <a class="macro" href="../../../../arch/x86/include/asm/page_types.h.html#11" title="((1UL) &lt;&lt; 12)" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> &lt; <a class="local col4 ref" href="#1164dev_priv" title='dev_priv' data-ref="1164dev_priv" data-ref-filename="1164dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::dsm_reserved" title='drm_i915_private::dsm_reserved' data-ref="drm_i915_private::dsm_reserved" data-ref-filename="drm_i915_private..dsm_reserved">dsm_reserved</a>.<a class="ref field" href="../../../../include/linux/ioport.h.html#resource::end" title='resource::end' data-ref="resource::end" data-ref-filename="resource..end">end</a>))) {</td></tr>
<tr><th id="7006">7006</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;RC6 Base address not as expected.\n&quot;)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"RC6 Base address not as expected.\n"</q>);</td></tr>
<tr><th id="7007">7007</th><td>		<a class="local col5 ref" href="#1165enable_rc6" title='enable_rc6' data-ref="1165enable_rc6" data-ref-filename="1165enable_rc6">enable_rc6</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="7008">7008</th><td>	}</td></tr>
<tr><th id="7009">7009</th><td></td></tr>
<tr><th id="7010">7010</th><td>	<b>if</b> (!(((<a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x2054) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8536" title="((const i915_reg_t){ .reg = (0x2054) })" data-ref="_M/PWRCTX_MAXCNT_RCSUNIT">PWRCTX_MAXCNT_RCSUNIT</a>) &amp; <a class="macro" href="i915_reg.h.html#8541" title="0xFFFFF" data-ref="_M/IDLE_TIME_MASK">IDLE_TIME_MASK</a>) &gt; <var>1</var>) &amp;&amp;</td></tr>
<tr><th id="7011">7011</th><td>	      ((<a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x12054) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8537" title="((const i915_reg_t){ .reg = (0x12054) })" data-ref="_M/PWRCTX_MAXCNT_VCSUNIT0">PWRCTX_MAXCNT_VCSUNIT0</a>) &amp; <a class="macro" href="i915_reg.h.html#8541" title="0xFFFFF" data-ref="_M/IDLE_TIME_MASK">IDLE_TIME_MASK</a>) &gt; <var>1</var>) &amp;&amp;</td></tr>
<tr><th id="7012">7012</th><td>	      ((<a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x22054) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8538" title="((const i915_reg_t){ .reg = (0x22054) })" data-ref="_M/PWRCTX_MAXCNT_BCSUNIT">PWRCTX_MAXCNT_BCSUNIT</a>) &amp; <a class="macro" href="i915_reg.h.html#8541" title="0xFFFFF" data-ref="_M/IDLE_TIME_MASK">IDLE_TIME_MASK</a>) &gt; <var>1</var>) &amp;&amp;</td></tr>
<tr><th id="7013">7013</th><td>	      ((<a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x1A054) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8539" title="((const i915_reg_t){ .reg = (0x1A054) })" data-ref="_M/PWRCTX_MAXCNT_VECSUNIT">PWRCTX_MAXCNT_VECSUNIT</a>) &amp; <a class="macro" href="i915_reg.h.html#8541" title="0xFFFFF" data-ref="_M/IDLE_TIME_MASK">IDLE_TIME_MASK</a>) &gt; <var>1</var>))) {</td></tr>
<tr><th id="7014">7014</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;Engine Idle wait time not set properly.\n&quot;)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"Engine Idle wait time not set properly.\n"</q>);</td></tr>
<tr><th id="7015">7015</th><td>		<a class="local col5 ref" href="#1165enable_rc6" title='enable_rc6' data-ref="1165enable_rc6" data-ref-filename="1165enable_rc6">enable_rc6</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="7016">7016</th><td>	}</td></tr>
<tr><th id="7017">7017</th><td></td></tr>
<tr><th id="7018">7018</th><td>	<b>if</b> (!<a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA248) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8723" title="((const i915_reg_t){ .reg = (0xA248) })" data-ref="_M/GEN8_PUSHBUS_CONTROL">GEN8_PUSHBUS_CONTROL</a>) ||</td></tr>
<tr><th id="7019">7019</th><td>	    !<a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA250) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8724" title="((const i915_reg_t){ .reg = (0xA250) })" data-ref="_M/GEN8_PUSHBUS_ENABLE">GEN8_PUSHBUS_ENABLE</a>) ||</td></tr>
<tr><th id="7020">7020</th><td>	    !<a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA25C) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8725" title="((const i915_reg_t){ .reg = (0xA25C) })" data-ref="_M/GEN8_PUSHBUS_SHIFT">GEN8_PUSHBUS_SHIFT</a>)) {</td></tr>
<tr><th id="7021">7021</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;Pushbus not setup properly.\n&quot;)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"Pushbus not setup properly.\n"</q>);</td></tr>
<tr><th id="7022">7022</th><td>		<a class="local col5 ref" href="#1165enable_rc6" title='enable_rc6' data-ref="1165enable_rc6" data-ref-filename="1165enable_rc6">enable_rc6</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="7023">7023</th><td>	}</td></tr>
<tr><th id="7024">7024</th><td></td></tr>
<tr><th id="7025">7025</th><td>	<b>if</b> (!<a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8636" title="((const i915_reg_t){ .reg = (0xA000) })" data-ref="_M/GEN6_GFXPAUSE">GEN6_GFXPAUSE</a>)) {</td></tr>
<tr><th id="7026">7026</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;GFX pause not setup properly.\n&quot;)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"GFX pause not setup properly.\n"</q>);</td></tr>
<tr><th id="7027">7027</th><td>		<a class="local col5 ref" href="#1165enable_rc6" title='enable_rc6' data-ref="1165enable_rc6" data-ref-filename="1165enable_rc6">enable_rc6</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="7028">7028</th><td>	}</td></tr>
<tr><th id="7029">7029</th><td></td></tr>
<tr><th id="7030">7030</th><td>	<b>if</b> (!<a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA180) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8715" title="((const i915_reg_t){ .reg = (0xA180) })" data-ref="_M/GEN8_MISC_CTRL0">GEN8_MISC_CTRL0</a>)) {</td></tr>
<tr><th id="7031">7031</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;GPM control not setup properly.\n&quot;)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"GPM control not setup properly.\n"</q>);</td></tr>
<tr><th id="7032">7032</th><td>		<a class="local col5 ref" href="#1165enable_rc6" title='enable_rc6' data-ref="1165enable_rc6" data-ref-filename="1165enable_rc6">enable_rc6</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="7033">7033</th><td>	}</td></tr>
<tr><th id="7034">7034</th><td></td></tr>
<tr><th id="7035">7035</th><td>	<b>return</b> <a class="local col5 ref" href="#1165enable_rc6" title='enable_rc6' data-ref="1165enable_rc6" data-ref-filename="1165enable_rc6">enable_rc6</a>;</td></tr>
<tr><th id="7036">7036</th><td>}</td></tr>
<tr><th id="7037">7037</th><td></td></tr>
<tr><th id="7038">7038</th><td><em>static</em> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="sanitize_rc6" title='sanitize_rc6' data-type='bool sanitize_rc6(struct drm_i915_private * i915)' data-ref="sanitize_rc6" data-ref-filename="sanitize_rc6">sanitize_rc6</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="1169i915" title='i915' data-type='struct drm_i915_private *' data-ref="1169i915" data-ref-filename="1169i915">i915</dfn>)</td></tr>
<tr><th id="7039">7039</th><td>{</td></tr>
<tr><th id="7040">7040</th><td>	<b>struct</b> <a class="type" href="intel_device_info.h.html#intel_device_info" title='intel_device_info' data-ref="intel_device_info" data-ref-filename="intel_device_info">intel_device_info</a> *<dfn class="local col0 decl" id="1170info" title='info' data-type='struct intel_device_info *' data-ref="1170info" data-ref-filename="1170info">info</dfn> = <a class="ref fn" href="i915_drv.h.html#mkwrite_device_info" title='mkwrite_device_info' data-ref="mkwrite_device_info" data-ref-filename="mkwrite_device_info">mkwrite_device_info</a>(<a class="local col9 ref" href="#1169i915" title='i915' data-ref="1169i915" data-ref-filename="1169i915">i915</a>);</td></tr>
<tr><th id="7041">7041</th><td></td></tr>
<tr><th id="7042">7042</th><td>	<i>/* Powersaving is controlled by the host when inside a VM */</i></td></tr>
<tr><th id="7043">7043</th><td>	<b>if</b> (<a class="ref fn" href="i915_drv.h.html#intel_vgpu_active" title='intel_vgpu_active' data-ref="intel_vgpu_active" data-ref-filename="intel_vgpu_active">intel_vgpu_active</a>(<a class="local col9 ref" href="#1169i915" title='i915' data-ref="1169i915" data-ref-filename="1169i915">i915</a>)) {</td></tr>
<tr><th id="7044">7044</th><td>		<a class="local col0 ref" href="#1170info" title='info' data-ref="1170info" data-ref-filename="1170info">info</a>-&gt;<a class="ref field" href="intel_device_info.h.html#163" title='intel_device_info::has_rc6' data-ref="intel_device_info::has_rc6" data-ref-filename="intel_device_info..has_rc6">has_rc6</a> = <var>0</var>;</td></tr>
<tr><th id="7045">7045</th><td>		<a class="local col0 ref" href="#1170info" title='info' data-ref="1170info" data-ref-filename="1170info">info</a>-&gt;<a class="ref field" href="intel_device_info.h.html#163" title='intel_device_info::has_rps' data-ref="intel_device_info::has_rps" data-ref-filename="intel_device_info..has_rps">has_rps</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="7046">7046</th><td>	}</td></tr>
<tr><th id="7047">7047</th><td></td></tr>
<tr><th id="7048">7048</th><td>	<b>if</b> (<a class="local col0 ref" href="#1170info" title='info' data-ref="1170info" data-ref-filename="1170info">info</a>-&gt;<a class="ref field" href="intel_device_info.h.html#163" title='intel_device_info::has_rc6' data-ref="intel_device_info::has_rc6" data-ref-filename="intel_device_info..has_rc6">has_rc6</a> &amp;&amp;</td></tr>
<tr><th id="7049">7049</th><td>	    <a class="macro" href="i915_drv.h.html#2230" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(i915)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(i915)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_LP">IS_GEN9_LP</a>(<a class="local col9 ref" href="#1169i915" title='i915' data-ref="1169i915" data-ref-filename="1169i915">i915</a>) &amp;&amp; !<a class="tu ref fn" href="#bxt_check_bios_rc6_setup" title='bxt_check_bios_rc6_setup' data-use='c' data-ref="bxt_check_bios_rc6_setup" data-ref-filename="bxt_check_bios_rc6_setup">bxt_check_bios_rc6_setup</a>(<a class="local col9 ref" href="#1169i915" title='i915' data-ref="1169i915" data-ref-filename="1169i915">i915</a>)) {</td></tr>
<tr><th id="7050">7050</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#292" title="printk(&quot;\001&quot; &quot;6&quot; &quot;[&quot; &quot;drm&quot; &quot;] &quot; &quot;RC6 disabled by BIOS\n&quot;)" data-ref="_M/DRM_INFO">DRM_INFO</a>(<q>"RC6 disabled by BIOS\n"</q>);</td></tr>
<tr><th id="7051">7051</th><td>		<a class="local col0 ref" href="#1170info" title='info' data-ref="1170info" data-ref-filename="1170info">info</a>-&gt;<a class="ref field" href="intel_device_info.h.html#163" title='intel_device_info::has_rc6' data-ref="intel_device_info::has_rc6" data-ref-filename="intel_device_info..has_rc6">has_rc6</a> = <var>0</var>;</td></tr>
<tr><th id="7052">7052</th><td>	}</td></tr>
<tr><th id="7053">7053</th><td></td></tr>
<tr><th id="7054">7054</th><td>	<i>/*</i></td></tr>
<tr><th id="7055">7055</th><td><i>	 * We assume that we do not have any deep rc6 levels if we don't have</i></td></tr>
<tr><th id="7056">7056</th><td><i>	 * have the previous rc6 level supported, i.e. we use HAS_RC6()</i></td></tr>
<tr><th id="7057">7057</th><td><i>	 * as the initial coarse check for rc6 in general, moving on to</i></td></tr>
<tr><th id="7058">7058</th><td><i>	 * progressively finer/deeper levels.</i></td></tr>
<tr><th id="7059">7059</th><td><i>	 */</i></td></tr>
<tr><th id="7060">7060</th><td>	<b>if</b> (!<a class="local col0 ref" href="#1170info" title='info' data-ref="1170info" data-ref-filename="1170info">info</a>-&gt;<a class="ref field" href="intel_device_info.h.html#163" title='intel_device_info::has_rc6' data-ref="intel_device_info::has_rc6" data-ref-filename="intel_device_info..has_rc6">has_rc6</a> &amp;&amp; <a class="local col0 ref" href="#1170info" title='info' data-ref="1170info" data-ref-filename="1170info">info</a>-&gt;<a class="ref field" href="intel_device_info.h.html#163" title='intel_device_info::has_rc6p' data-ref="intel_device_info::has_rc6p" data-ref-filename="intel_device_info..has_rc6p">has_rc6p</a>)</td></tr>
<tr><th id="7061">7061</th><td>		<a class="local col0 ref" href="#1170info" title='info' data-ref="1170info" data-ref-filename="1170info">info</a>-&gt;<a class="ref field" href="intel_device_info.h.html#163" title='intel_device_info::has_rc6p' data-ref="intel_device_info::has_rc6p" data-ref-filename="intel_device_info..has_rc6p">has_rc6p</a> = <var>0</var>;</td></tr>
<tr><th id="7062">7062</th><td></td></tr>
<tr><th id="7063">7063</th><td>	<b>return</b> <a class="local col0 ref" href="#1170info" title='info' data-ref="1170info" data-ref-filename="1170info">info</a>-&gt;<a class="ref field" href="intel_device_info.h.html#163" title='intel_device_info::has_rc6' data-ref="intel_device_info::has_rc6" data-ref-filename="intel_device_info..has_rc6">has_rc6</a>;</td></tr>
<tr><th id="7064">7064</th><td>}</td></tr>
<tr><th id="7065">7065</th><td></td></tr>
<tr><th id="7066">7066</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen6_init_rps_frequencies" title='gen6_init_rps_frequencies' data-type='void gen6_init_rps_frequencies(struct drm_i915_private * dev_priv)' data-ref="gen6_init_rps_frequencies" data-ref-filename="gen6_init_rps_frequencies">gen6_init_rps_frequencies</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="1171dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1171dev_priv" data-ref-filename="1171dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7067">7067</th><td>{</td></tr>
<tr><th id="7068">7068</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col2 decl" id="1172rps" title='rps' data-type='struct intel_rps *' data-ref="1172rps" data-ref-filename="1172rps">rps</dfn> = &amp;<a class="local col1 ref" href="#1171dev_priv" title='dev_priv' data-ref="1171dev_priv" data-ref-filename="1171dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="7069">7069</th><td></td></tr>
<tr><th id="7070">7070</th><td>	<i>/* All of these values are in units of 50MHz */</i></td></tr>
<tr><th id="7071">7071</th><td></td></tr>
<tr><th id="7072">7072</th><td>	<i>/* static values from HW: RP0 &gt; RP1 &gt; RPn (min_freq) */</i></td></tr>
<tr><th id="7073">7073</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2230" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_LP">IS_GEN9_LP</a>(<a class="local col1 ref" href="#1171dev_priv" title='dev_priv' data-ref="1171dev_priv" data-ref-filename="1171dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="7074">7074</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col3 decl" id="1173rp_state_cap" title='rp_state_cap' data-type='u32' data-ref="1173rp_state_cap" data-ref-filename="1173rp_state_cap">rp_state_cap</dfn> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x138170) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3935" title="((const i915_reg_t){ .reg = (0x138170) })" data-ref="_M/BXT_RP_STATE_CAP">BXT_RP_STATE_CAP</a>);</td></tr>
<tr><th id="7075">7075</th><td>		<a class="local col2 ref" href="#1172rps" title='rps' data-ref="1172rps" data-ref-filename="1172rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp0_freq" title='intel_rps::rp0_freq' data-ref="intel_rps::rp0_freq" data-ref-filename="intel_rps..rp0_freq">rp0_freq</a> = (<a class="local col3 ref" href="#1173rp_state_cap" title='rp_state_cap' data-ref="1173rp_state_cap" data-ref-filename="1173rp_state_cap">rp_state_cap</a> &gt;&gt; <var>16</var>) &amp; <var>0xff</var>;</td></tr>
<tr><th id="7076">7076</th><td>		<a class="local col2 ref" href="#1172rps" title='rps' data-ref="1172rps" data-ref-filename="1172rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp1_freq" title='intel_rps::rp1_freq' data-ref="intel_rps::rp1_freq" data-ref-filename="intel_rps..rp1_freq">rp1_freq</a> = (<a class="local col3 ref" href="#1173rp_state_cap" title='rp_state_cap' data-ref="1173rp_state_cap" data-ref-filename="1173rp_state_cap">rp_state_cap</a> &gt;&gt;  <var>8</var>) &amp; <var>0xff</var>;</td></tr>
<tr><th id="7077">7077</th><td>		<a class="local col2 ref" href="#1172rps" title='rps' data-ref="1172rps" data-ref-filename="1172rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq" title='intel_rps::min_freq' data-ref="intel_rps::min_freq" data-ref-filename="intel_rps..min_freq">min_freq</a> = (<a class="local col3 ref" href="#1173rp_state_cap" title='rp_state_cap' data-ref="1173rp_state_cap" data-ref-filename="1173rp_state_cap">rp_state_cap</a> &gt;&gt;  <var>0</var>) &amp; <var>0xff</var>;</td></tr>
<tr><th id="7078">7078</th><td>	} <b>else</b> {</td></tr>
<tr><th id="7079">7079</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="1174rp_state_cap" title='rp_state_cap' data-type='u32' data-ref="1174rp_state_cap" data-ref-filename="1174rp_state_cap">rp_state_cap</dfn> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x140000 + 0x5998) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3934" title="((const i915_reg_t){ .reg = (0x140000 + 0x5998) })" data-ref="_M/GEN6_RP_STATE_CAP">GEN6_RP_STATE_CAP</a>);</td></tr>
<tr><th id="7080">7080</th><td>		<a class="local col2 ref" href="#1172rps" title='rps' data-ref="1172rps" data-ref-filename="1172rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp0_freq" title='intel_rps::rp0_freq' data-ref="intel_rps::rp0_freq" data-ref-filename="intel_rps..rp0_freq">rp0_freq</a> = (<a class="local col4 ref" href="#1174rp_state_cap" title='rp_state_cap' data-ref="1174rp_state_cap" data-ref-filename="1174rp_state_cap">rp_state_cap</a> &gt;&gt;  <var>0</var>) &amp; <var>0xff</var>;</td></tr>
<tr><th id="7081">7081</th><td>		<a class="local col2 ref" href="#1172rps" title='rps' data-ref="1172rps" data-ref-filename="1172rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp1_freq" title='intel_rps::rp1_freq' data-ref="intel_rps::rp1_freq" data-ref-filename="intel_rps..rp1_freq">rp1_freq</a> = (<a class="local col4 ref" href="#1174rp_state_cap" title='rp_state_cap' data-ref="1174rp_state_cap" data-ref-filename="1174rp_state_cap">rp_state_cap</a> &gt;&gt;  <var>8</var>) &amp; <var>0xff</var>;</td></tr>
<tr><th id="7082">7082</th><td>		<a class="local col2 ref" href="#1172rps" title='rps' data-ref="1172rps" data-ref-filename="1172rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq" title='intel_rps::min_freq' data-ref="intel_rps::min_freq" data-ref-filename="intel_rps..min_freq">min_freq</a> = (<a class="local col4 ref" href="#1174rp_state_cap" title='rp_state_cap' data-ref="1174rp_state_cap" data-ref-filename="1174rp_state_cap">rp_state_cap</a> &gt;&gt; <var>16</var>) &amp; <var>0xff</var>;</td></tr>
<tr><th id="7083">7083</th><td>	}</td></tr>
<tr><th id="7084">7084</th><td>	<i>/* hw_max = RP0 until we check for overclocking */</i></td></tr>
<tr><th id="7085">7085</th><td>	<a class="local col2 ref" href="#1172rps" title='rps' data-ref="1172rps" data-ref-filename="1172rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a> = <a class="local col2 ref" href="#1172rps" title='rps' data-ref="1172rps" data-ref-filename="1172rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp0_freq" title='intel_rps::rp0_freq' data-ref="intel_rps::rp0_freq" data-ref-filename="intel_rps..rp0_freq">rp0_freq</a>;</td></tr>
<tr><th id="7086">7086</th><td></td></tr>
<tr><th id="7087">7087</th><td>	<a class="local col2 ref" href="#1172rps" title='rps' data-ref="1172rps" data-ref-filename="1172rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::efficient_freq" title='intel_rps::efficient_freq' data-ref="intel_rps::efficient_freq" data-ref-filename="intel_rps..efficient_freq">efficient_freq</a> = <a class="local col2 ref" href="#1172rps" title='rps' data-ref="1172rps" data-ref-filename="1172rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp1_freq" title='intel_rps::rp1_freq' data-ref="intel_rps::rp1_freq" data-ref-filename="intel_rps..rp1_freq">rp1_freq</a>;</td></tr>
<tr><th id="7088">7088</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2120" title="IS_PLATFORM(dev_priv, INTEL_HASWELL)" data-ref="_M/IS_HASWELL">IS_HASWELL</a>(<a class="local col1 ref" href="#1171dev_priv" title='dev_priv' data-ref="1171dev_priv" data-ref-filename="1171dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col1 ref" href="#1171dev_priv" title='dev_priv' data-ref="1171dev_priv" data-ref-filename="1171dev_priv">dev_priv</a>) ||</td></tr>
<tr><th id="7089">7089</th><td>	    <a class="macro" href="i915_drv.h.html#2231" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; !((&amp;(dev_priv)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_BC">IS_GEN9_BC</a>(<a class="local col1 ref" href="#1171dev_priv" title='dev_priv' data-ref="1171dev_priv" data-ref-filename="1171dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col1 ref" href="#1171dev_priv" title='dev_priv' data-ref="1171dev_priv" data-ref-filename="1171dev_priv">dev_priv</a>) &gt;= <var>10</var>) {</td></tr>
<tr><th id="7090">7090</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="1175ddcc_status" title='ddcc_status' data-type='u32' data-ref="1175ddcc_status" data-ref-filename="1175ddcc_status">ddcc_status</dfn> = <var>0</var>;</td></tr>
<tr><th id="7091">7091</th><td></td></tr>
<tr><th id="7092">7092</th><td>		<b>if</b> (<a class="ref fn" href="intel_sideband.h.html#sandybridge_pcode_read" title='sandybridge_pcode_read' data-ref="sandybridge_pcode_read" data-ref-filename="sandybridge_pcode_read">sandybridge_pcode_read</a>(<a class="local col1 ref" href="#1171dev_priv" title='dev_priv' data-ref="1171dev_priv" data-ref-filename="1171dev_priv">dev_priv</a>,</td></tr>
<tr><th id="7093">7093</th><td>					   <a class="macro" href="i915_reg.h.html#8813" title="0x1A" data-ref="_M/HSW_PCODE_DYNAMIC_DUTY_CYCLE_CONTROL">HSW_PCODE_DYNAMIC_DUTY_CYCLE_CONTROL</a>,</td></tr>
<tr><th id="7094">7094</th><td>					   &amp;<a class="local col5 ref" href="#1175ddcc_status" title='ddcc_status' data-ref="1175ddcc_status" data-ref-filename="1175ddcc_status">ddcc_status</a>, <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>) == <var>0</var>)</td></tr>
<tr><th id="7095">7095</th><td>			<a class="local col2 ref" href="#1172rps" title='rps' data-ref="1172rps" data-ref-filename="1172rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::efficient_freq" title='intel_rps::efficient_freq' data-ref="intel_rps::efficient_freq" data-ref-filename="intel_rps..efficient_freq">efficient_freq</a> =</td></tr>
<tr><th id="7096">7096</th><td>				<a class="macro" href="../../../../include/linux/kernel.h.html#933" title="__builtin_choose_expr(((!!(sizeof((typeof((u8)(__builtin_choose_expr(((!!(sizeof((typeof((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) *)1 == (typeof((u8)(rps-&gt;min_freq)) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((u8)(rps-&gt;min_freq)) * 0l)) : (int *)8))))), (((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) &gt; ((u8)(rps-&gt;min_freq)) ? ((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) : ((u8)(rps-&gt;min_freq))), ({ typeof((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) __UNIQUE_ID___x461 = ((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))); typeof((u8)(rps-&gt;min_freq)) __UNIQUE_ID___y462 = ((u8)(rps-&gt;min_freq)); ((__UNIQUE_ID___x461) &gt; (__UNIQUE_ID___y462) ? (__UNIQUE_ID___x461) : (__UNIQUE_ID___y462)); })))) *)1 == (typeof((u8)(rps-&gt;max_freq)) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((u8)(__builtin_choose_expr(((!!(sizeof((typeof((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) *)1 == (typeof((u8)(rps-&gt;min_freq)) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((u8)(rps-&gt;min_freq)) * 0l)) : (int *)8))))), (((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) &gt; ((u8)(rps-&gt;min_freq)) ? ((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) : ((u8)(rps-&gt;min_freq))), ({ typeof((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) __UNIQUE_ID___x461 = ((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))); typeof((u8)(rps-&gt;min_freq)) __UNIQUE_ID___y462 = ((u8)(rps-&gt;min_freq)); ((__UNIQUE_ID___x461) &gt; (__UNIQUE_ID___y462) ? (__UNIQUE_ID___x461) : (__UNIQUE_ID___y462)); })))) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((u8)(rps-&gt;max_freq)) * 0l)) : (int *)8))))), (((u8)(__builtin_choose_expr(((!!(sizeof((typeof((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) *)1 == (typeof((u8)(rps-&gt;min_freq)) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((u8)(rps-&gt;min_freq)) * 0l)) : (int *)8))))), (((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) &gt; ((u8)(rps-&gt;min_freq)) ? ((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) : ((u8)(rps-&gt;min_freq))), ({ typeof((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) __UNIQUE_ID___x461 = ((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))); typeof((u8)(rps-&gt;min_freq)) __UNIQUE_ID___y462 = ((u8)(rps-&gt;min_freq)); ((__UNIQUE_ID___x461) &gt; (__UNIQUE_ID___y462) ? (__UNIQUE_ID___x461) : (__UNIQUE_ID___y462)); })))) &lt; ((u8)(rps-&gt;max_freq)) ? ((u8)(__builtin_choose_expr(((!!(sizeof((typeof((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) *)1 == (typeof((u8)(rps-&gt;min_freq)) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((u8)(rps-&gt;min_freq)) * 0l)) : (int *)8))))), (((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) &gt; ((u8)(rps-&gt;min_freq)) ? ((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) : ((u8)(rps-&gt;min_freq))), ({ typeof((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) __UNIQUE_ID___x461 = ((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))); typeof((u8)(rps-&gt;min_freq)) __UNIQUE_ID___y462 = ((u8)(rps-&gt;min_freq)); ((__UNIQUE_ID___x461) &gt; (__UNIQUE_ID___y462) ? (__UNIQUE_ID___x461) : (__UNIQUE_ID___y462)); })))) : ((u8)(rps-&gt;max_freq))), ({ typeof((u8)(__builtin_choose_expr(((!!(sizeof((typeof((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) *)1 == (typeof((u8)(rps-&gt;min_freq)) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((u8)(rps-&gt;min_freq)) * 0l)) : (int *)8))))), (((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) &gt; ((u8)(rps-&gt;min_freq)) ? ((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) : ((u8)(rps-&gt;min_freq))), ({ typeof((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) __UNIQUE_ID___x461 = ((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))); typeof((u8)(rps-&gt;min_freq)) __UNIQUE_ID___y462 = ((u8)(rps-&gt;min_freq)); ((__UNIQUE_ID___x461) &gt; (__UNIQUE_ID___y462) ? (__UNIQUE_ID___x461) : (__UNIQUE_ID___y462)); })))) __UNIQUE_ID___x463 = ((u8)(__builtin_choose_expr(((!!(sizeof((typeof((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) *)1 == (typeof((u8)(rps-&gt;min_freq)) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((u8)(rps-&gt;min_freq)) * 0l)) : (int *)8))))), (((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) &gt; ((u8)(rps-&gt;min_freq)) ? ((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) : ((u8)(rps-&gt;min_freq))), ({ typeof((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))) __UNIQUE_ID___x461 = ((u8)(((ddcc_status &gt;&gt; 8) &amp; 0xff))); typeof((u8)(rps-&gt;min_freq)) __UNIQUE_ID___y462 = ((u8)(rps-&gt;min_freq)); ((__UNIQUE_ID___x461) &gt; (__UNIQUE_ID___y462) ? (__UNIQUE_ID___x461) : (__UNIQUE_ID___y462)); })))); typeof((u8)(rps-&gt;max_freq)) __UNIQUE_ID___y464 = ((u8)(rps-&gt;max_freq)); ((__UNIQUE_ID___x463) &lt; (__UNIQUE_ID___y464) ? (__UNIQUE_ID___x463) : (__UNIQUE_ID___y464)); }))" data-ref="_M/clamp_t">clamp_t</a>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a>,</td></tr>
<tr><th id="7097">7097</th><td>					((<a class="local col5 ref" href="#1175ddcc_status" title='ddcc_status' data-ref="1175ddcc_status" data-ref-filename="1175ddcc_status">ddcc_status</a> &gt;&gt; <var>8</var>) &amp; <var>0xff</var>),</td></tr>
<tr><th id="7098">7098</th><td>					<a class="local col2 ref" href="#1172rps" title='rps' data-ref="1172rps" data-ref-filename="1172rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq" title='intel_rps::min_freq' data-ref="intel_rps::min_freq" data-ref-filename="intel_rps..min_freq">min_freq</a>,</td></tr>
<tr><th id="7099">7099</th><td>					<a class="local col2 ref" href="#1172rps" title='rps' data-ref="1172rps" data-ref-filename="1172rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a>);</td></tr>
<tr><th id="7100">7100</th><td>	}</td></tr>
<tr><th id="7101">7101</th><td></td></tr>
<tr><th id="7102">7102</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2231" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; !((&amp;(dev_priv)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_BC">IS_GEN9_BC</a>(<a class="local col1 ref" href="#1171dev_priv" title='dev_priv' data-ref="1171dev_priv" data-ref-filename="1171dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col1 ref" href="#1171dev_priv" title='dev_priv' data-ref="1171dev_priv" data-ref-filename="1171dev_priv">dev_priv</a>) &gt;= <var>10</var>) {</td></tr>
<tr><th id="7103">7103</th><td>		<i>/* Store the frequency values in 16.66 MHZ units, which is</i></td></tr>
<tr><th id="7104">7104</th><td><i>		 * the natural hardware unit for SKL</i></td></tr>
<tr><th id="7105">7105</th><td><i>		 */</i></td></tr>
<tr><th id="7106">7106</th><td>		<a class="local col2 ref" href="#1172rps" title='rps' data-ref="1172rps" data-ref-filename="1172rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp0_freq" title='intel_rps::rp0_freq' data-ref="intel_rps::rp0_freq" data-ref-filename="intel_rps..rp0_freq">rp0_freq</a> *= <a class="macro" href="i915_drv.h.html#2394" title="3" data-ref="_M/GEN9_FREQ_SCALER">GEN9_FREQ_SCALER</a>;</td></tr>
<tr><th id="7107">7107</th><td>		<a class="local col2 ref" href="#1172rps" title='rps' data-ref="1172rps" data-ref-filename="1172rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp1_freq" title='intel_rps::rp1_freq' data-ref="intel_rps::rp1_freq" data-ref-filename="intel_rps..rp1_freq">rp1_freq</a> *= <a class="macro" href="i915_drv.h.html#2394" title="3" data-ref="_M/GEN9_FREQ_SCALER">GEN9_FREQ_SCALER</a>;</td></tr>
<tr><th id="7108">7108</th><td>		<a class="local col2 ref" href="#1172rps" title='rps' data-ref="1172rps" data-ref-filename="1172rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq" title='intel_rps::min_freq' data-ref="intel_rps::min_freq" data-ref-filename="intel_rps..min_freq">min_freq</a> *= <a class="macro" href="i915_drv.h.html#2394" title="3" data-ref="_M/GEN9_FREQ_SCALER">GEN9_FREQ_SCALER</a>;</td></tr>
<tr><th id="7109">7109</th><td>		<a class="local col2 ref" href="#1172rps" title='rps' data-ref="1172rps" data-ref-filename="1172rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a> *= <a class="macro" href="i915_drv.h.html#2394" title="3" data-ref="_M/GEN9_FREQ_SCALER">GEN9_FREQ_SCALER</a>;</td></tr>
<tr><th id="7110">7110</th><td>		<a class="local col2 ref" href="#1172rps" title='rps' data-ref="1172rps" data-ref-filename="1172rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::efficient_freq" title='intel_rps::efficient_freq' data-ref="intel_rps::efficient_freq" data-ref-filename="intel_rps..efficient_freq">efficient_freq</a> *= <a class="macro" href="i915_drv.h.html#2394" title="3" data-ref="_M/GEN9_FREQ_SCALER">GEN9_FREQ_SCALER</a>;</td></tr>
<tr><th id="7111">7111</th><td>	}</td></tr>
<tr><th id="7112">7112</th><td>}</td></tr>
<tr><th id="7113">7113</th><td></td></tr>
<tr><th id="7114">7114</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="reset_rps" title='reset_rps' data-type='void reset_rps(struct drm_i915_private * dev_priv, int (*)(struct drm_i915_private *, u8) set)' data-ref="reset_rps" data-ref-filename="reset_rps">reset_rps</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1176dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1176dev_priv" data-ref-filename="1176dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="7115">7115</th><td>		      <em>int</em> (*<dfn class="local col7 decl" id="1177set" title='set' data-type='int (*)(struct drm_i915_private *, u8)' data-ref="1177set" data-ref-filename="1177set">set</dfn>)(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a>))</td></tr>
<tr><th id="7116">7116</th><td>{</td></tr>
<tr><th id="7117">7117</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col8 decl" id="1178rps" title='rps' data-type='struct intel_rps *' data-ref="1178rps" data-ref-filename="1178rps">rps</dfn> = &amp;<a class="local col6 ref" href="#1176dev_priv" title='dev_priv' data-ref="1176dev_priv" data-ref-filename="1176dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="7118">7118</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col9 decl" id="1179freq" title='freq' data-type='u8' data-ref="1179freq" data-ref-filename="1179freq">freq</dfn> = <a class="local col8 ref" href="#1178rps" title='rps' data-ref="1178rps" data-ref-filename="1178rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::cur_freq" title='intel_rps::cur_freq' data-ref="intel_rps::cur_freq" data-ref-filename="intel_rps..cur_freq">cur_freq</a>;</td></tr>
<tr><th id="7119">7119</th><td></td></tr>
<tr><th id="7120">7120</th><td>	<i>/* force a reset */</i></td></tr>
<tr><th id="7121">7121</th><td>	<a class="local col8 ref" href="#1178rps" title='rps' data-ref="1178rps" data-ref-filename="1178rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::power" title='intel_rps::power' data-ref="intel_rps::power" data-ref-filename="intel_rps..power">power</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::(anonymous)::mode" title='intel_rps::(anonymous struct)::mode' data-ref="intel_rps::(anonymous)::mode" data-ref-filename="intel_rps..(anonymous)..mode">mode</a> = -<var>1</var>;</td></tr>
<tr><th id="7122">7122</th><td>	<a class="local col8 ref" href="#1178rps" title='rps' data-ref="1178rps" data-ref-filename="1178rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::cur_freq" title='intel_rps::cur_freq' data-ref="intel_rps::cur_freq" data-ref-filename="intel_rps..cur_freq">cur_freq</a> = -<var>1</var>;</td></tr>
<tr><th id="7123">7123</th><td></td></tr>
<tr><th id="7124">7124</th><td>	<b>if</b> (<a class="local col7 ref" href="#1177set" title='set' data-ref="1177set" data-ref-filename="1177set">set</a>(<a class="local col6 ref" href="#1176dev_priv" title='dev_priv' data-ref="1176dev_priv" data-ref-filename="1176dev_priv">dev_priv</a>, <a class="local col9 ref" href="#1179freq" title='freq' data-ref="1179freq" data-ref-filename="1179freq">freq</a>))</td></tr>
<tr><th id="7125">7125</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;Failed to reset RPS to initial values\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"Failed to reset RPS to initial values\n"</q>);</td></tr>
<tr><th id="7126">7126</th><td>}</td></tr>
<tr><th id="7127">7127</th><td></td></tr>
<tr><th id="7128">7128</th><td><i  data-doc="gen9_enable_rps">/* See the Gen9_GT_PM_Programming_Guide doc for the below */</i></td></tr>
<tr><th id="7129">7129</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen9_enable_rps" title='gen9_enable_rps' data-type='void gen9_enable_rps(struct drm_i915_private * dev_priv)' data-ref="gen9_enable_rps" data-ref-filename="gen9_enable_rps">gen9_enable_rps</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="1180dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1180dev_priv" data-ref-filename="1180dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7130">7130</th><td>{</td></tr>
<tr><th id="7131">7131</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_get" title='intel_uncore_forcewake_get' data-ref="intel_uncore_forcewake_get" data-ref-filename="intel_uncore_forcewake_get">intel_uncore_forcewake_get</a>(&amp;<a class="local col0 ref" href="#1180dev_priv" title='dev_priv' data-ref="1180dev_priv" data-ref-filename="1180dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="7132">7132</th><td></td></tr>
<tr><th id="7133">7133</th><td>	<i>/* Program defaults and thresholds for RPS */</i></td></tr>
<tr><th id="7134">7134</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col0 ref" href="#1180dev_priv" title='dev_priv' data-ref="1180dev_priv" data-ref-filename="1180dev_priv">dev_priv</a>, <var>9</var>))</td></tr>
<tr><th id="7135">7135</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA00C) })), (((dev_priv-&gt;gt_pm.rps.rp1_freq) &lt;&lt; 23)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8644" title="((const i915_reg_t){ .reg = (0xA00C) })" data-ref="_M/GEN6_RC_VIDEO_FREQ">GEN6_RC_VIDEO_FREQ</a>,</td></tr>
<tr><th id="7136">7136</th><td>			<a class="macro" href="i915_reg.h.html#8641" title="((dev_priv-&gt;gt_pm.rps.rp1_freq) &lt;&lt; 23)" data-ref="_M/GEN9_FREQUENCY">GEN9_FREQUENCY</a>(<a class="local col0 ref" href="#1180dev_priv" title='dev_priv' data-ref="1180dev_priv" data-ref-filename="1180dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::rp1_freq" title='intel_rps::rp1_freq' data-ref="intel_rps::rp1_freq" data-ref-filename="intel_rps..rp1_freq">rp1_freq</a>));</td></tr>
<tr><th id="7137">7137</th><td></td></tr>
<tr><th id="7138">7138</th><td>	<i>/* 1 second timeout*/</i></td></tr>
<tr><th id="7139">7139</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA010) })), ((((&amp;(dev_priv)-&gt;__info)-&gt;gen) &gt;= 9 ? ((((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_lp)) ? (((1000000) * 6) / 5) : (((1000000) * 3) &gt;&gt; 2)) : ( { typeof(25) __y = 25; (((((1000000) * 100) &gt;&gt; 7) + (__y - 1)) / __y) * __y; } ))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8655" title="((const i915_reg_t){ .reg = (0xA010) })" data-ref="_M/GEN6_RP_DOWN_TIMEOUT">GEN6_RP_DOWN_TIMEOUT</a>,</td></tr>
<tr><th id="7140">7140</th><td>		<a class="macro" href="i915_reg.h.html#3947" title="(((&amp;(dev_priv)-&gt;__info)-&gt;gen) &gt;= 9 ? ((((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_lp)) ? (((1000000) * 6) / 5) : (((1000000) * 3) &gt;&gt; 2)) : ( { typeof(25) __y = 25; (((((1000000) * 100) &gt;&gt; 7) + (__y - 1)) / __y) * __y; } ))" data-ref="_M/GT_INTERVAL_FROM_US">GT_INTERVAL_FROM_US</a>(<a class="local col0 ref" href="#1180dev_priv" title='dev_priv' data-ref="1180dev_priv" data-ref-filename="1180dev_priv">dev_priv</a>, <var>1000000</var>));</td></tr>
<tr><th id="7141">7141</th><td></td></tr>
<tr><th id="7142">7142</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA070) })), (0xa))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8692" title="((const i915_reg_t){ .reg = (0xA070) })" data-ref="_M/GEN6_RP_IDLE_HYSTERSIS">GEN6_RP_IDLE_HYSTERSIS</a>, <var>0xa</var>);</td></tr>
<tr><th id="7143">7143</th><td></td></tr>
<tr><th id="7144">7144</th><td>	<i>/* Leaning on the below call to gen6_set_rps to program/setup the</i></td></tr>
<tr><th id="7145">7145</th><td><i>	 * Up/Down EI &amp; threshold registers, as well as the RP_CONTROL,</i></td></tr>
<tr><th id="7146">7146</th><td><i>	 * RP_INTERRUPT_LIMITS &amp; RPNSWREQ registers */</i></td></tr>
<tr><th id="7147">7147</th><td>	<a class="tu ref fn" href="#reset_rps" title='reset_rps' data-use='c' data-ref="reset_rps" data-ref-filename="reset_rps">reset_rps</a>(<a class="local col0 ref" href="#1180dev_priv" title='dev_priv' data-ref="1180dev_priv" data-ref-filename="1180dev_priv">dev_priv</a>, <a class="tu ref fn" href="#gen6_set_rps" title='gen6_set_rps' data-use='r' data-ref="gen6_set_rps" data-ref-filename="gen6_set_rps">gen6_set_rps</a>);</td></tr>
<tr><th id="7148">7148</th><td></td></tr>
<tr><th id="7149">7149</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_put" title='intel_uncore_forcewake_put' data-ref="intel_uncore_forcewake_put" data-ref-filename="intel_uncore_forcewake_put">intel_uncore_forcewake_put</a>(&amp;<a class="local col0 ref" href="#1180dev_priv" title='dev_priv' data-ref="1180dev_priv" data-ref-filename="1180dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="7150">7150</th><td>}</td></tr>
<tr><th id="7151">7151</th><td></td></tr>
<tr><th id="7152">7152</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen11_enable_rc6" title='gen11_enable_rc6' data-type='void gen11_enable_rc6(struct drm_i915_private * dev_priv)' data-ref="gen11_enable_rc6" data-ref-filename="gen11_enable_rc6">gen11_enable_rc6</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="1181dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1181dev_priv" data-ref-filename="1181dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7153">7153</th><td>{</td></tr>
<tr><th id="7154">7154</th><td>	<b>struct</b> <a class="type" href="gt/intel_engine_types.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col2 decl" id="1182engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1182engine" data-ref-filename="1182engine">engine</dfn>;</td></tr>
<tr><th id="7155">7155</th><td>	<b>enum</b> <a class="type" href="gt/intel_engine_types.h.html#intel_engine_id" title='intel_engine_id' data-ref="intel_engine_id" data-ref-filename="intel_engine_id">intel_engine_id</a> <dfn class="local col3 decl" id="1183id" title='id' data-type='enum intel_engine_id' data-ref="1183id" data-ref-filename="1183id">id</dfn>;</td></tr>
<tr><th id="7156">7156</th><td></td></tr>
<tr><th id="7157">7157</th><td>	<i>/* 1a: Software RC state - RC0 */</i></td></tr>
<tr><th id="7158">7158</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA094) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8696" title="((const i915_reg_t){ .reg = (0xA094) })" data-ref="_M/GEN6_RC_STATE">GEN6_RC_STATE</a>, <var>0</var>);</td></tr>
<tr><th id="7159">7159</th><td></td></tr>
<tr><th id="7160">7160</th><td>	<i>/*</i></td></tr>
<tr><th id="7161">7161</th><td><i>	 * 1b: Get forcewake during program sequence. Although the driver</i></td></tr>
<tr><th id="7162">7162</th><td><i>	 * hasn't enabled a state yet where we need forcewake, BIOS may have.</i></td></tr>
<tr><th id="7163">7163</th><td><i>	 */</i></td></tr>
<tr><th id="7164">7164</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_get" title='intel_uncore_forcewake_get' data-ref="intel_uncore_forcewake_get" data-ref-filename="intel_uncore_forcewake_get">intel_uncore_forcewake_get</a>(&amp;<a class="local col1 ref" href="#1181dev_priv" title='dev_priv' data-ref="1181dev_priv" data-ref-filename="1181dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="7165">7165</th><td></td></tr>
<tr><th id="7166">7166</th><td>	<i>/* 2a: Disable RC states. */</i></td></tr>
<tr><th id="7167">7167</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA090) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8645" title="((const i915_reg_t){ .reg = (0xA090) })" data-ref="_M/GEN6_RC_CONTROL">GEN6_RC_CONTROL</a>, <var>0</var>);</td></tr>
<tr><th id="7168">7168</th><td></td></tr>
<tr><th id="7169">7169</th><td>	<i>/* 2b: Program RC6 thresholds.*/</i></td></tr>
<tr><th id="7170">7170</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA09C) })), (54 &lt;&lt; 16 | 85))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8700" title="((const i915_reg_t){ .reg = (0xA09C) })" data-ref="_M/GEN6_RC6_WAKE_RATE_LIMIT">GEN6_RC6_WAKE_RATE_LIMIT</a>, <var>54</var> &lt;&lt; <var>16</var> | <var>85</var>);</td></tr>
<tr><th id="7171">7171</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0A0) })), (150))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8702" title="((const i915_reg_t){ .reg = (0xA0A0) })" data-ref="_M/GEN10_MEDIA_WAKE_RATE_LIMIT">GEN10_MEDIA_WAKE_RATE_LIMIT</a>, <var>150</var>);</td></tr>
<tr><th id="7172">7172</th><td></td></tr>
<tr><th id="7173">7173</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0A8) })), (125000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8703" title="((const i915_reg_t){ .reg = (0xA0A8) })" data-ref="_M/GEN6_RC_EVALUATION_INTERVAL">GEN6_RC_EVALUATION_INTERVAL</a>, <var>125000</var>); <i>/* 12500 * 1280ns */</i></td></tr>
<tr><th id="7174">7174</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0AC) })), (25))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8704" title="((const i915_reg_t){ .reg = (0xA0AC) })" data-ref="_M/GEN6_RC_IDLE_HYSTERSIS">GEN6_RC_IDLE_HYSTERSIS</a>, <var>25</var>); <i>/* 25 * 1280ns */</i></td></tr>
<tr><th id="7175">7175</th><td>	<a class="macro" href="i915_drv.h.html#1960" title="for ((id) = 0; (id) &lt; I915_NUM_ENGINES; (id)++) if (!((engine) = (dev_priv)-&gt;engine[(id)])) {} else" data-ref="_M/for_each_engine">for_each_engine</a>(<a class="local col2 ref" href="#1182engine" title='engine' data-ref="1182engine" data-ref-filename="1182engine">engine</a>, <a class="local col1 ref" href="#1181dev_priv" title='dev_priv' data-ref="1181dev_priv" data-ref-filename="1181dev_priv">dev_priv</a>, <a class="local col3 ref" href="#1183id" title='id' data-ref="1183id" data-ref-filename="1183id">id</a>)</td></tr>
<tr><th id="7176">7176</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((engine-&gt;mmio_base) + 0x54) })), (10))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2449" title="((const i915_reg_t){ .reg = ((engine-&gt;mmio_base) + 0x54) })" data-ref="_M/RING_MAX_IDLE">RING_MAX_IDLE</a>(<a class="local col2 ref" href="#1182engine" title='engine' data-ref="1182engine" data-ref-filename="1182engine">engine</a>-&gt;<a class="ref field" href="gt/intel_engine_types.h.html#intel_engine_cs::mmio_base" title='intel_engine_cs::mmio_base' data-ref="intel_engine_cs::mmio_base" data-ref-filename="intel_engine_cs..mmio_base">mmio_base</a>), <var>10</var>);</td></tr>
<tr><th id="7177">7177</th><td></td></tr>
<tr><th id="7178">7178</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2331" title="((&amp;(dev_priv)-&gt;__info)-&gt;has_guc)" data-ref="_M/HAS_GUC">HAS_GUC</a>(<a class="local col1 ref" href="#1181dev_priv" title='dev_priv' data-ref="1181dev_priv" data-ref-filename="1181dev_priv">dev_priv</a>))</td></tr>
<tr><th id="7179">7179</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xC3E4) })), (0xA))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="intel_guc_reg.h.html#77" title="((const i915_reg_t){ .reg = (0xC3E4) })" data-ref="_M/GUC_MAX_IDLE_COUNT">GUC_MAX_IDLE_COUNT</a>, <var>0xA</var>);</td></tr>
<tr><th id="7180">7180</th><td></td></tr>
<tr><th id="7181">7181</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0B0) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8705" title="((const i915_reg_t){ .reg = (0xA0B0) })" data-ref="_M/GEN6_RC_SLEEP">GEN6_RC_SLEEP</a>, <var>0</var>);</td></tr>
<tr><th id="7182">7182</th><td></td></tr>
<tr><th id="7183">7183</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0B8) })), (50000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8708" title="((const i915_reg_t){ .reg = (0xA0B8) })" data-ref="_M/GEN6_RC6_THRESHOLD">GEN6_RC6_THRESHOLD</a>, <var>50000</var>); <i>/* 50/125ms per EI */</i></td></tr>
<tr><th id="7184">7184</th><td></td></tr>
<tr><th id="7185">7185</th><td>	<i>/*</i></td></tr>
<tr><th id="7186">7186</th><td><i>	 * 2c: Program Coarse Power Gating Policies.</i></td></tr>
<tr><th id="7187">7187</th><td><i>	 *</i></td></tr>
<tr><th id="7188">7188</th><td><i>	 * Bspec's guidance is to use 25us (really 25 * 1280ns) here. What we</i></td></tr>
<tr><th id="7189">7189</th><td><i>	 * use instead is a more conservative estimate for the maximum time</i></td></tr>
<tr><th id="7190">7190</th><td><i>	 * it takes us to service a CS interrupt and submit a new ELSP - that</i></td></tr>
<tr><th id="7191">7191</th><td><i>	 * is the time which the GPU is idle waiting for the CPU to select the</i></td></tr>
<tr><th id="7192">7192</th><td><i>	 * next request to execute. If the idle hysteresis is less than that</i></td></tr>
<tr><th id="7193">7193</th><td><i>	 * interrupt service latency, the hardware will automatically gate</i></td></tr>
<tr><th id="7194">7194</th><td><i>	 * the power well and we will then incur the wake up cost on top of</i></td></tr>
<tr><th id="7195">7195</th><td><i>	 * the service latency. A similar guide from intel_pstate is that we</i></td></tr>
<tr><th id="7196">7196</th><td><i>	 * do not want the enable hysteresis to less than the wakeup latency.</i></td></tr>
<tr><th id="7197">7197</th><td><i>	 *</i></td></tr>
<tr><th id="7198">7198</th><td><i>	 * igt/gem_exec_nop/sequential provides a rough estimate for the</i></td></tr>
<tr><th id="7199">7199</th><td><i>	 * service latency, and puts it around 10us for Broadwell (and other</i></td></tr>
<tr><th id="7200">7200</th><td><i>	 * big core) and around 40us for Broxton (and other low power cores).</i></td></tr>
<tr><th id="7201">7201</th><td><i>	 * [Note that for legacy ringbuffer submission, this is less than 1us!]</i></td></tr>
<tr><th id="7202">7202</th><td><i>	 * However, the wakeup latency on Broxton is closer to 100us. To be</i></td></tr>
<tr><th id="7203">7203</th><td><i>	 * conservative, we have to factor in a context switch on top (due</i></td></tr>
<tr><th id="7204">7204</th><td><i>	 * to ksoftirqd).</i></td></tr>
<tr><th id="7205">7205</th><td><i>	 */</i></td></tr>
<tr><th id="7206">7206</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0C4) })), (250))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8717" title="((const i915_reg_t){ .reg = (0xA0C4) })" data-ref="_M/GEN9_MEDIA_PG_IDLE_HYSTERESIS">GEN9_MEDIA_PG_IDLE_HYSTERESIS</a>, <var>250</var>);</td></tr>
<tr><th id="7207">7207</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0C8) })), (250))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8718" title="((const i915_reg_t){ .reg = (0xA0C8) })" data-ref="_M/GEN9_RENDER_PG_IDLE_HYSTERESIS">GEN9_RENDER_PG_IDLE_HYSTERESIS</a>, <var>250</var>);</td></tr>
<tr><th id="7208">7208</th><td></td></tr>
<tr><th id="7209">7209</th><td>	<i>/* 3a: Enable RC6 */</i></td></tr>
<tr><th id="7210">7210</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA090) })), ((1 &lt;&lt; 31) | (1 &lt;&lt; 18) | ((1) &lt;&lt; 27)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8645" title="((const i915_reg_t){ .reg = (0xA090) })" data-ref="_M/GEN6_RC_CONTROL">GEN6_RC_CONTROL</a>,</td></tr>
<tr><th id="7211">7211</th><td>		   <a class="macro" href="i915_reg.h.html#8654" title="(1 &lt;&lt; 31)" data-ref="_M/GEN6_RC_CTL_HW_ENABLE">GEN6_RC_CTL_HW_ENABLE</a> |</td></tr>
<tr><th id="7212">7212</th><td>		   <a class="macro" href="i915_reg.h.html#8648" title="(1 &lt;&lt; 18)" data-ref="_M/GEN6_RC_CTL_RC6_ENABLE">GEN6_RC_CTL_RC6_ENABLE</a> |</td></tr>
<tr><th id="7213">7213</th><td>		   <a class="macro" href="i915_reg.h.html#8653" title="((1) &lt;&lt; 27)" data-ref="_M/GEN6_RC_CTL_EI_MODE">GEN6_RC_CTL_EI_MODE</a>(<var>1</var>));</td></tr>
<tr><th id="7214">7214</th><td></td></tr>
<tr><th id="7215">7215</th><td>	<i>/* 3b: Enable Coarse Power Gating only when RC6 is enabled. */</i></td></tr>
<tr><th id="7216">7216</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA210) })), (((u32)(((((1UL))) &lt;&lt; (0)) + (sizeof(struct { int:(-!!((sizeof(int) == sizeof(*(8 ? ((void *)((long)(0) * 0l)) : (int *)8))) &amp;&amp; ((0) &lt; 0 || (0) &gt; 31))); })))) | ((u32)(((((1UL))) &lt;&lt; (1)) + (sizeof(struct { int:(-!!((sizeof(int) == sizeof(*(8 ? ((void *)((long)(1) * 0l)) : (int *)8))) &amp;&amp; ((1) &lt; 0 || (1) &gt; 31))); })))) | ((u32)(((((1UL))) &lt;&lt; (2)) + (sizeof(struct { int:(-!!((sizeof(int) == sizeof(*(8 ? ((void *)((long)(2) * 0l)) : (int *)8))) &amp;&amp; ((2) &lt; 0 || (2) &gt; 31))); }))))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8719" title="((const i915_reg_t){ .reg = (0xA210) })" data-ref="_M/GEN9_PG_ENABLE">GEN9_PG_ENABLE</a>,</td></tr>
<tr><th id="7217">7217</th><td>		   <a class="macro" href="i915_reg.h.html#8720" title="((u32)(((((1UL))) &lt;&lt; (0)) + (sizeof(struct { int:(-!!((sizeof(int) == sizeof(*(8 ? ((void *)((long)(0) * 0l)) : (int *)8))) &amp;&amp; ((0) &lt; 0 || (0) &gt; 31))); }))))" data-ref="_M/GEN9_RENDER_PG_ENABLE">GEN9_RENDER_PG_ENABLE</a> |</td></tr>
<tr><th id="7218">7218</th><td>		   <a class="macro" href="i915_reg.h.html#8721" title="((u32)(((((1UL))) &lt;&lt; (1)) + (sizeof(struct { int:(-!!((sizeof(int) == sizeof(*(8 ? ((void *)((long)(1) * 0l)) : (int *)8))) &amp;&amp; ((1) &lt; 0 || (1) &gt; 31))); }))))" data-ref="_M/GEN9_MEDIA_PG_ENABLE">GEN9_MEDIA_PG_ENABLE</a> |</td></tr>
<tr><th id="7219">7219</th><td>		   <a class="macro" href="i915_reg.h.html#8722" title="((u32)(((((1UL))) &lt;&lt; (2)) + (sizeof(struct { int:(-!!((sizeof(int) == sizeof(*(8 ? ((void *)((long)(2) * 0l)) : (int *)8))) &amp;&amp; ((2) &lt; 0 || (2) &gt; 31))); }))))" data-ref="_M/GEN11_MEDIA_SAMPLER_PG_ENABLE">GEN11_MEDIA_SAMPLER_PG_ENABLE</a>);</td></tr>
<tr><th id="7220">7220</th><td></td></tr>
<tr><th id="7221">7221</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_put" title='intel_uncore_forcewake_put' data-ref="intel_uncore_forcewake_put" data-ref-filename="intel_uncore_forcewake_put">intel_uncore_forcewake_put</a>(&amp;<a class="local col1 ref" href="#1181dev_priv" title='dev_priv' data-ref="1181dev_priv" data-ref-filename="1181dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="7222">7222</th><td>}</td></tr>
<tr><th id="7223">7223</th><td></td></tr>
<tr><th id="7224">7224</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen9_enable_rc6" title='gen9_enable_rc6' data-type='void gen9_enable_rc6(struct drm_i915_private * dev_priv)' data-ref="gen9_enable_rc6" data-ref-filename="gen9_enable_rc6">gen9_enable_rc6</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="1184dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1184dev_priv" data-ref-filename="1184dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7225">7225</th><td>{</td></tr>
<tr><th id="7226">7226</th><td>	<b>struct</b> <a class="type" href="gt/intel_engine_types.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col5 decl" id="1185engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1185engine" data-ref-filename="1185engine">engine</dfn>;</td></tr>
<tr><th id="7227">7227</th><td>	<b>enum</b> <a class="type" href="gt/intel_engine_types.h.html#intel_engine_id" title='intel_engine_id' data-ref="intel_engine_id" data-ref-filename="intel_engine_id">intel_engine_id</a> <dfn class="local col6 decl" id="1186id" title='id' data-type='enum intel_engine_id' data-ref="1186id" data-ref-filename="1186id">id</dfn>;</td></tr>
<tr><th id="7228">7228</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col7 decl" id="1187rc6_mode" title='rc6_mode' data-type='u32' data-ref="1187rc6_mode" data-ref-filename="1187rc6_mode">rc6_mode</dfn>;</td></tr>
<tr><th id="7229">7229</th><td></td></tr>
<tr><th id="7230">7230</th><td>	<i>/* 1a: Software RC state - RC0 */</i></td></tr>
<tr><th id="7231">7231</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA094) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8696" title="((const i915_reg_t){ .reg = (0xA094) })" data-ref="_M/GEN6_RC_STATE">GEN6_RC_STATE</a>, <var>0</var>);</td></tr>
<tr><th id="7232">7232</th><td></td></tr>
<tr><th id="7233">7233</th><td>	<i>/* 1b: Get forcewake during program sequence. Although the driver</i></td></tr>
<tr><th id="7234">7234</th><td><i>	 * hasn't enabled a state yet where we need forcewake, BIOS may have.*/</i></td></tr>
<tr><th id="7235">7235</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_get" title='intel_uncore_forcewake_get' data-ref="intel_uncore_forcewake_get" data-ref-filename="intel_uncore_forcewake_get">intel_uncore_forcewake_get</a>(&amp;<a class="local col4 ref" href="#1184dev_priv" title='dev_priv' data-ref="1184dev_priv" data-ref-filename="1184dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="7236">7236</th><td></td></tr>
<tr><th id="7237">7237</th><td>	<i>/* 2a: Disable RC states. */</i></td></tr>
<tr><th id="7238">7238</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA090) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8645" title="((const i915_reg_t){ .reg = (0xA090) })" data-ref="_M/GEN6_RC_CONTROL">GEN6_RC_CONTROL</a>, <var>0</var>);</td></tr>
<tr><th id="7239">7239</th><td></td></tr>
<tr><th id="7240">7240</th><td>	<i>/* 2b: Program RC6 thresholds.*/</i></td></tr>
<tr><th id="7241">7241</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col4 ref" href="#1184dev_priv" title='dev_priv' data-ref="1184dev_priv" data-ref-filename="1184dev_priv">dev_priv</a>) &gt;= <var>10</var>) {</td></tr>
<tr><th id="7242">7242</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA09C) })), (54 &lt;&lt; 16 | 85))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8700" title="((const i915_reg_t){ .reg = (0xA09C) })" data-ref="_M/GEN6_RC6_WAKE_RATE_LIMIT">GEN6_RC6_WAKE_RATE_LIMIT</a>, <var>54</var> &lt;&lt; <var>16</var> | <var>85</var>);</td></tr>
<tr><th id="7243">7243</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0A0) })), (150))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8702" title="((const i915_reg_t){ .reg = (0xA0A0) })" data-ref="_M/GEN10_MEDIA_WAKE_RATE_LIMIT">GEN10_MEDIA_WAKE_RATE_LIMIT</a>, <var>150</var>);</td></tr>
<tr><th id="7244">7244</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2122" title="IS_PLATFORM(dev_priv, INTEL_SKYLAKE)" data-ref="_M/IS_SKYLAKE">IS_SKYLAKE</a>(<a class="local col4 ref" href="#1184dev_priv" title='dev_priv' data-ref="1184dev_priv" data-ref-filename="1184dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="7245">7245</th><td>		<i>/*</i></td></tr>
<tr><th id="7246">7246</th><td><i>		 * WaRsDoubleRc6WrlWithCoarsePowerGating:skl Doubling WRL only</i></td></tr>
<tr><th id="7247">7247</th><td><i>		 * when CPG is enabled</i></td></tr>
<tr><th id="7248">7248</th><td><i>		 */</i></td></tr>
<tr><th id="7249">7249</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA09C) })), (108 &lt;&lt; 16))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8700" title="((const i915_reg_t){ .reg = (0xA09C) })" data-ref="_M/GEN6_RC6_WAKE_RATE_LIMIT">GEN6_RC6_WAKE_RATE_LIMIT</a>, <var>108</var> &lt;&lt; <var>16</var>);</td></tr>
<tr><th id="7250">7250</th><td>	} <b>else</b> {</td></tr>
<tr><th id="7251">7251</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA09C) })), (54 &lt;&lt; 16))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8700" title="((const i915_reg_t){ .reg = (0xA09C) })" data-ref="_M/GEN6_RC6_WAKE_RATE_LIMIT">GEN6_RC6_WAKE_RATE_LIMIT</a>, <var>54</var> &lt;&lt; <var>16</var>);</td></tr>
<tr><th id="7252">7252</th><td>	}</td></tr>
<tr><th id="7253">7253</th><td></td></tr>
<tr><th id="7254">7254</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0A8) })), (125000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8703" title="((const i915_reg_t){ .reg = (0xA0A8) })" data-ref="_M/GEN6_RC_EVALUATION_INTERVAL">GEN6_RC_EVALUATION_INTERVAL</a>, <var>125000</var>); <i>/* 12500 * 1280ns */</i></td></tr>
<tr><th id="7255">7255</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0AC) })), (25))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8704" title="((const i915_reg_t){ .reg = (0xA0AC) })" data-ref="_M/GEN6_RC_IDLE_HYSTERSIS">GEN6_RC_IDLE_HYSTERSIS</a>, <var>25</var>); <i>/* 25 * 1280ns */</i></td></tr>
<tr><th id="7256">7256</th><td>	<a class="macro" href="i915_drv.h.html#1960" title="for ((id) = 0; (id) &lt; I915_NUM_ENGINES; (id)++) if (!((engine) = (dev_priv)-&gt;engine[(id)])) {} else" data-ref="_M/for_each_engine">for_each_engine</a>(<a class="local col5 ref" href="#1185engine" title='engine' data-ref="1185engine" data-ref-filename="1185engine">engine</a>, <a class="local col4 ref" href="#1184dev_priv" title='dev_priv' data-ref="1184dev_priv" data-ref-filename="1184dev_priv">dev_priv</a>, <a class="local col6 ref" href="#1186id" title='id' data-ref="1186id" data-ref-filename="1186id">id</a>)</td></tr>
<tr><th id="7257">7257</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((engine-&gt;mmio_base) + 0x54) })), (10))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2449" title="((const i915_reg_t){ .reg = ((engine-&gt;mmio_base) + 0x54) })" data-ref="_M/RING_MAX_IDLE">RING_MAX_IDLE</a>(<a class="local col5 ref" href="#1185engine" title='engine' data-ref="1185engine" data-ref-filename="1185engine">engine</a>-&gt;<a class="ref field" href="gt/intel_engine_types.h.html#intel_engine_cs::mmio_base" title='intel_engine_cs::mmio_base' data-ref="intel_engine_cs::mmio_base" data-ref-filename="intel_engine_cs..mmio_base">mmio_base</a>), <var>10</var>);</td></tr>
<tr><th id="7258">7258</th><td></td></tr>
<tr><th id="7259">7259</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2331" title="((&amp;(dev_priv)-&gt;__info)-&gt;has_guc)" data-ref="_M/HAS_GUC">HAS_GUC</a>(<a class="local col4 ref" href="#1184dev_priv" title='dev_priv' data-ref="1184dev_priv" data-ref-filename="1184dev_priv">dev_priv</a>))</td></tr>
<tr><th id="7260">7260</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xC3E4) })), (0xA))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="intel_guc_reg.h.html#77" title="((const i915_reg_t){ .reg = (0xC3E4) })" data-ref="_M/GUC_MAX_IDLE_COUNT">GUC_MAX_IDLE_COUNT</a>, <var>0xA</var>);</td></tr>
<tr><th id="7261">7261</th><td></td></tr>
<tr><th id="7262">7262</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0B0) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8705" title="((const i915_reg_t){ .reg = (0xA0B0) })" data-ref="_M/GEN6_RC_SLEEP">GEN6_RC_SLEEP</a>, <var>0</var>);</td></tr>
<tr><th id="7263">7263</th><td></td></tr>
<tr><th id="7264">7264</th><td>	<i>/*</i></td></tr>
<tr><th id="7265">7265</th><td><i>	 * 2c: Program Coarse Power Gating Policies.</i></td></tr>
<tr><th id="7266">7266</th><td><i>	 *</i></td></tr>
<tr><th id="7267">7267</th><td><i>	 * Bspec's guidance is to use 25us (really 25 * 1280ns) here. What we</i></td></tr>
<tr><th id="7268">7268</th><td><i>	 * use instead is a more conservative estimate for the maximum time</i></td></tr>
<tr><th id="7269">7269</th><td><i>	 * it takes us to service a CS interrupt and submit a new ELSP - that</i></td></tr>
<tr><th id="7270">7270</th><td><i>	 * is the time which the GPU is idle waiting for the CPU to select the</i></td></tr>
<tr><th id="7271">7271</th><td><i>	 * next request to execute. If the idle hysteresis is less than that</i></td></tr>
<tr><th id="7272">7272</th><td><i>	 * interrupt service latency, the hardware will automatically gate</i></td></tr>
<tr><th id="7273">7273</th><td><i>	 * the power well and we will then incur the wake up cost on top of</i></td></tr>
<tr><th id="7274">7274</th><td><i>	 * the service latency. A similar guide from intel_pstate is that we</i></td></tr>
<tr><th id="7275">7275</th><td><i>	 * do not want the enable hysteresis to less than the wakeup latency.</i></td></tr>
<tr><th id="7276">7276</th><td><i>	 *</i></td></tr>
<tr><th id="7277">7277</th><td><i>	 * igt/gem_exec_nop/sequential provides a rough estimate for the</i></td></tr>
<tr><th id="7278">7278</th><td><i>	 * service latency, and puts it around 10us for Broadwell (and other</i></td></tr>
<tr><th id="7279">7279</th><td><i>	 * big core) and around 40us for Broxton (and other low power cores).</i></td></tr>
<tr><th id="7280">7280</th><td><i>	 * [Note that for legacy ringbuffer submission, this is less than 1us!]</i></td></tr>
<tr><th id="7281">7281</th><td><i>	 * However, the wakeup latency on Broxton is closer to 100us. To be</i></td></tr>
<tr><th id="7282">7282</th><td><i>	 * conservative, we have to factor in a context switch on top (due</i></td></tr>
<tr><th id="7283">7283</th><td><i>	 * to ksoftirqd).</i></td></tr>
<tr><th id="7284">7284</th><td><i>	 */</i></td></tr>
<tr><th id="7285">7285</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0C4) })), (250))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8717" title="((const i915_reg_t){ .reg = (0xA0C4) })" data-ref="_M/GEN9_MEDIA_PG_IDLE_HYSTERESIS">GEN9_MEDIA_PG_IDLE_HYSTERESIS</a>, <var>250</var>);</td></tr>
<tr><th id="7286">7286</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0C8) })), (250))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8718" title="((const i915_reg_t){ .reg = (0xA0C8) })" data-ref="_M/GEN9_RENDER_PG_IDLE_HYSTERESIS">GEN9_RENDER_PG_IDLE_HYSTERESIS</a>, <var>250</var>);</td></tr>
<tr><th id="7287">7287</th><td></td></tr>
<tr><th id="7288">7288</th><td>	<i>/* 3a: Enable RC6 */</i></td></tr>
<tr><th id="7289">7289</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0B8) })), (37500))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8708" title="((const i915_reg_t){ .reg = (0xA0B8) })" data-ref="_M/GEN6_RC6_THRESHOLD">GEN6_RC6_THRESHOLD</a>, <var>37500</var>); <i>/* 37.5/125ms per EI */</i></td></tr>
<tr><th id="7290">7290</th><td></td></tr>
<tr><th id="7291">7291</th><td>	<i>/* WaRsUseTimeoutMode:cnl (pre-prod) */</i></td></tr>
<tr><th id="7292">7292</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2217" title="(IS_PLATFORM(dev_priv, INTEL_CANNONLAKE) &amp;&amp; (((dev_priv)-&gt;drm.pdev-&gt;revision) &gt;= (0x0) &amp;&amp; ((dev_priv)-&gt;drm.pdev-&gt;revision) &lt;= (0x2)))" data-ref="_M/IS_CNL_REVID">IS_CNL_REVID</a>(<a class="local col4 ref" href="#1184dev_priv" title='dev_priv' data-ref="1184dev_priv" data-ref-filename="1184dev_priv">dev_priv</a>, <a class="macro" href="i915_drv.h.html#2213" title="0x0" data-ref="_M/CNL_REVID_A0">CNL_REVID_A0</a>, <a class="macro" href="i915_drv.h.html#2215" title="0x2" data-ref="_M/CNL_REVID_C0">CNL_REVID_C0</a>))</td></tr>
<tr><th id="7293">7293</th><td>		<a class="local col7 ref" href="#1187rc6_mode" title='rc6_mode' data-ref="1187rc6_mode" data-ref-filename="1187rc6_mode">rc6_mode</a> = <a class="macro" href="i915_reg.h.html#8652" title="(1 &lt;&lt; 28)" data-ref="_M/GEN7_RC_CTL_TO_MODE">GEN7_RC_CTL_TO_MODE</a>;</td></tr>
<tr><th id="7294">7294</th><td>	<b>else</b></td></tr>
<tr><th id="7295">7295</th><td>		<a class="local col7 ref" href="#1187rc6_mode" title='rc6_mode' data-ref="1187rc6_mode" data-ref-filename="1187rc6_mode">rc6_mode</a> = <a class="macro" href="i915_reg.h.html#8653" title="((1) &lt;&lt; 27)" data-ref="_M/GEN6_RC_CTL_EI_MODE">GEN6_RC_CTL_EI_MODE</a>(<var>1</var>);</td></tr>
<tr><th id="7296">7296</th><td></td></tr>
<tr><th id="7297">7297</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA090) })), ((1 &lt;&lt; 31) | (1 &lt;&lt; 18) | rc6_mode))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8645" title="((const i915_reg_t){ .reg = (0xA090) })" data-ref="_M/GEN6_RC_CONTROL">GEN6_RC_CONTROL</a>,</td></tr>
<tr><th id="7298">7298</th><td>		   <a class="macro" href="i915_reg.h.html#8654" title="(1 &lt;&lt; 31)" data-ref="_M/GEN6_RC_CTL_HW_ENABLE">GEN6_RC_CTL_HW_ENABLE</a> |</td></tr>
<tr><th id="7299">7299</th><td>		   <a class="macro" href="i915_reg.h.html#8648" title="(1 &lt;&lt; 18)" data-ref="_M/GEN6_RC_CTL_RC6_ENABLE">GEN6_RC_CTL_RC6_ENABLE</a> |</td></tr>
<tr><th id="7300">7300</th><td>		   <a class="local col7 ref" href="#1187rc6_mode" title='rc6_mode' data-ref="1187rc6_mode" data-ref-filename="1187rc6_mode">rc6_mode</a>);</td></tr>
<tr><th id="7301">7301</th><td></td></tr>
<tr><th id="7302">7302</th><td>	<i>/*</i></td></tr>
<tr><th id="7303">7303</th><td><i>	 * 3b: Enable Coarse Power Gating only when RC6 is enabled.</i></td></tr>
<tr><th id="7304">7304</th><td><i>	 * WaRsDisableCoarsePowerGating:skl,cnl - Render/Media PG need to be disabled with RC6.</i></td></tr>
<tr><th id="7305">7305</th><td><i>	 */</i></td></tr>
<tr><th id="7306">7306</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2282" title="(IS_PLATFORM(dev_priv, INTEL_CANNONLAKE) || (IS_PLATFORM(dev_priv, INTEL_SKYLAKE) &amp;&amp; (&amp;(dev_priv)-&gt;__info)-&gt;gt == 3) || (IS_PLATFORM(dev_priv, INTEL_SKYLAKE) &amp;&amp; (&amp;(dev_priv)-&gt;__info)-&gt;gt == 4))" data-ref="_M/NEEDS_WaRsDisableCoarsePowerGating">NEEDS_WaRsDisableCoarsePowerGating</a>(<a class="local col4 ref" href="#1184dev_priv" title='dev_priv' data-ref="1184dev_priv" data-ref-filename="1184dev_priv">dev_priv</a>))</td></tr>
<tr><th id="7307">7307</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA210) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8719" title="((const i915_reg_t){ .reg = (0xA210) })" data-ref="_M/GEN9_PG_ENABLE">GEN9_PG_ENABLE</a>, <var>0</var>);</td></tr>
<tr><th id="7308">7308</th><td>	<b>else</b></td></tr>
<tr><th id="7309">7309</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA210) })), (((u32)(((((1UL))) &lt;&lt; (0)) + (sizeof(struct { int:(-!!((sizeof(int) == sizeof(*(8 ? ((void *)((long)(0) * 0l)) : (int *)8))) &amp;&amp; ((0) &lt; 0 || (0) &gt; 31))); })))) | ((u32)(((((1UL))) &lt;&lt; (1)) + (sizeof(struct { int:(-!!((sizeof(int) == sizeof(*(8 ? ((void *)((long)(1) * 0l)) : (int *)8))) &amp;&amp; ((1) &lt; 0 || (1) &gt; 31))); }))))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8719" title="((const i915_reg_t){ .reg = (0xA210) })" data-ref="_M/GEN9_PG_ENABLE">GEN9_PG_ENABLE</a>,</td></tr>
<tr><th id="7310">7310</th><td>			   <a class="macro" href="i915_reg.h.html#8720" title="((u32)(((((1UL))) &lt;&lt; (0)) + (sizeof(struct { int:(-!!((sizeof(int) == sizeof(*(8 ? ((void *)((long)(0) * 0l)) : (int *)8))) &amp;&amp; ((0) &lt; 0 || (0) &gt; 31))); }))))" data-ref="_M/GEN9_RENDER_PG_ENABLE">GEN9_RENDER_PG_ENABLE</a> | <a class="macro" href="i915_reg.h.html#8721" title="((u32)(((((1UL))) &lt;&lt; (1)) + (sizeof(struct { int:(-!!((sizeof(int) == sizeof(*(8 ? ((void *)((long)(1) * 0l)) : (int *)8))) &amp;&amp; ((1) &lt; 0 || (1) &gt; 31))); }))))" data-ref="_M/GEN9_MEDIA_PG_ENABLE">GEN9_MEDIA_PG_ENABLE</a>);</td></tr>
<tr><th id="7311">7311</th><td></td></tr>
<tr><th id="7312">7312</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_put" title='intel_uncore_forcewake_put' data-ref="intel_uncore_forcewake_put" data-ref-filename="intel_uncore_forcewake_put">intel_uncore_forcewake_put</a>(&amp;<a class="local col4 ref" href="#1184dev_priv" title='dev_priv' data-ref="1184dev_priv" data-ref-filename="1184dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="7313">7313</th><td>}</td></tr>
<tr><th id="7314">7314</th><td></td></tr>
<tr><th id="7315">7315</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen8_enable_rc6" title='gen8_enable_rc6' data-type='void gen8_enable_rc6(struct drm_i915_private * dev_priv)' data-ref="gen8_enable_rc6" data-ref-filename="gen8_enable_rc6">gen8_enable_rc6</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="1188dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1188dev_priv" data-ref-filename="1188dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7316">7316</th><td>{</td></tr>
<tr><th id="7317">7317</th><td>	<b>struct</b> <a class="type" href="gt/intel_engine_types.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col9 decl" id="1189engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1189engine" data-ref-filename="1189engine">engine</dfn>;</td></tr>
<tr><th id="7318">7318</th><td>	<b>enum</b> <a class="type" href="gt/intel_engine_types.h.html#intel_engine_id" title='intel_engine_id' data-ref="intel_engine_id" data-ref-filename="intel_engine_id">intel_engine_id</a> <dfn class="local col0 decl" id="1190id" title='id' data-type='enum intel_engine_id' data-ref="1190id" data-ref-filename="1190id">id</dfn>;</td></tr>
<tr><th id="7319">7319</th><td></td></tr>
<tr><th id="7320">7320</th><td>	<i>/* 1a: Software RC state - RC0 */</i></td></tr>
<tr><th id="7321">7321</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA094) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8696" title="((const i915_reg_t){ .reg = (0xA094) })" data-ref="_M/GEN6_RC_STATE">GEN6_RC_STATE</a>, <var>0</var>);</td></tr>
<tr><th id="7322">7322</th><td></td></tr>
<tr><th id="7323">7323</th><td>	<i>/* 1b: Get forcewake during program sequence. Although the driver</i></td></tr>
<tr><th id="7324">7324</th><td><i>	 * hasn't enabled a state yet where we need forcewake, BIOS may have.*/</i></td></tr>
<tr><th id="7325">7325</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_get" title='intel_uncore_forcewake_get' data-ref="intel_uncore_forcewake_get" data-ref-filename="intel_uncore_forcewake_get">intel_uncore_forcewake_get</a>(&amp;<a class="local col8 ref" href="#1188dev_priv" title='dev_priv' data-ref="1188dev_priv" data-ref-filename="1188dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="7326">7326</th><td></td></tr>
<tr><th id="7327">7327</th><td>	<i>/* 2a: Disable RC states. */</i></td></tr>
<tr><th id="7328">7328</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA090) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8645" title="((const i915_reg_t){ .reg = (0xA090) })" data-ref="_M/GEN6_RC_CONTROL">GEN6_RC_CONTROL</a>, <var>0</var>);</td></tr>
<tr><th id="7329">7329</th><td></td></tr>
<tr><th id="7330">7330</th><td>	<i>/* 2b: Program RC6 thresholds.*/</i></td></tr>
<tr><th id="7331">7331</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA09C) })), (40 &lt;&lt; 16))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8700" title="((const i915_reg_t){ .reg = (0xA09C) })" data-ref="_M/GEN6_RC6_WAKE_RATE_LIMIT">GEN6_RC6_WAKE_RATE_LIMIT</a>, <var>40</var> &lt;&lt; <var>16</var>);</td></tr>
<tr><th id="7332">7332</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0A8) })), (125000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8703" title="((const i915_reg_t){ .reg = (0xA0A8) })" data-ref="_M/GEN6_RC_EVALUATION_INTERVAL">GEN6_RC_EVALUATION_INTERVAL</a>, <var>125000</var>); <i>/* 12500 * 1280ns */</i></td></tr>
<tr><th id="7333">7333</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0AC) })), (25))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8704" title="((const i915_reg_t){ .reg = (0xA0AC) })" data-ref="_M/GEN6_RC_IDLE_HYSTERSIS">GEN6_RC_IDLE_HYSTERSIS</a>, <var>25</var>); <i>/* 25 * 1280ns */</i></td></tr>
<tr><th id="7334">7334</th><td>	<a class="macro" href="i915_drv.h.html#1960" title="for ((id) = 0; (id) &lt; I915_NUM_ENGINES; (id)++) if (!((engine) = (dev_priv)-&gt;engine[(id)])) {} else" data-ref="_M/for_each_engine">for_each_engine</a>(<a class="local col9 ref" href="#1189engine" title='engine' data-ref="1189engine" data-ref-filename="1189engine">engine</a>, <a class="local col8 ref" href="#1188dev_priv" title='dev_priv' data-ref="1188dev_priv" data-ref-filename="1188dev_priv">dev_priv</a>, <a class="local col0 ref" href="#1190id" title='id' data-ref="1190id" data-ref-filename="1190id">id</a>)</td></tr>
<tr><th id="7335">7335</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((engine-&gt;mmio_base) + 0x54) })), (10))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2449" title="((const i915_reg_t){ .reg = ((engine-&gt;mmio_base) + 0x54) })" data-ref="_M/RING_MAX_IDLE">RING_MAX_IDLE</a>(<a class="local col9 ref" href="#1189engine" title='engine' data-ref="1189engine" data-ref-filename="1189engine">engine</a>-&gt;<a class="ref field" href="gt/intel_engine_types.h.html#intel_engine_cs::mmio_base" title='intel_engine_cs::mmio_base' data-ref="intel_engine_cs::mmio_base" data-ref-filename="intel_engine_cs..mmio_base">mmio_base</a>), <var>10</var>);</td></tr>
<tr><th id="7336">7336</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0B0) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8705" title="((const i915_reg_t){ .reg = (0xA0B0) })" data-ref="_M/GEN6_RC_SLEEP">GEN6_RC_SLEEP</a>, <var>0</var>);</td></tr>
<tr><th id="7337">7337</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0B8) })), (625))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8708" title="((const i915_reg_t){ .reg = (0xA0B8) })" data-ref="_M/GEN6_RC6_THRESHOLD">GEN6_RC6_THRESHOLD</a>, <var>625</var>); <i>/* 800us/1.28 for TO */</i></td></tr>
<tr><th id="7338">7338</th><td></td></tr>
<tr><th id="7339">7339</th><td>	<i>/* 3: Enable RC6 */</i></td></tr>
<tr><th id="7340">7340</th><td></td></tr>
<tr><th id="7341">7341</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA090) })), ((1 &lt;&lt; 31) | (1 &lt;&lt; 28) | (1 &lt;&lt; 18)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8645" title="((const i915_reg_t){ .reg = (0xA090) })" data-ref="_M/GEN6_RC_CONTROL">GEN6_RC_CONTROL</a>,</td></tr>
<tr><th id="7342">7342</th><td>		   <a class="macro" href="i915_reg.h.html#8654" title="(1 &lt;&lt; 31)" data-ref="_M/GEN6_RC_CTL_HW_ENABLE">GEN6_RC_CTL_HW_ENABLE</a> |</td></tr>
<tr><th id="7343">7343</th><td>		   <a class="macro" href="i915_reg.h.html#8652" title="(1 &lt;&lt; 28)" data-ref="_M/GEN7_RC_CTL_TO_MODE">GEN7_RC_CTL_TO_MODE</a> |</td></tr>
<tr><th id="7344">7344</th><td>		   <a class="macro" href="i915_reg.h.html#8648" title="(1 &lt;&lt; 18)" data-ref="_M/GEN6_RC_CTL_RC6_ENABLE">GEN6_RC_CTL_RC6_ENABLE</a>);</td></tr>
<tr><th id="7345">7345</th><td></td></tr>
<tr><th id="7346">7346</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_put" title='intel_uncore_forcewake_put' data-ref="intel_uncore_forcewake_put" data-ref-filename="intel_uncore_forcewake_put">intel_uncore_forcewake_put</a>(&amp;<a class="local col8 ref" href="#1188dev_priv" title='dev_priv' data-ref="1188dev_priv" data-ref-filename="1188dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="7347">7347</th><td>}</td></tr>
<tr><th id="7348">7348</th><td></td></tr>
<tr><th id="7349">7349</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen8_enable_rps" title='gen8_enable_rps' data-type='void gen8_enable_rps(struct drm_i915_private * dev_priv)' data-ref="gen8_enable_rps" data-ref-filename="gen8_enable_rps">gen8_enable_rps</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="1191dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1191dev_priv" data-ref-filename="1191dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7350">7350</th><td>{</td></tr>
<tr><th id="7351">7351</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col2 decl" id="1192rps" title='rps' data-type='struct intel_rps *' data-ref="1192rps" data-ref-filename="1192rps">rps</dfn> = &amp;<a class="local col1 ref" href="#1191dev_priv" title='dev_priv' data-ref="1191dev_priv" data-ref-filename="1191dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="7352">7352</th><td></td></tr>
<tr><th id="7353">7353</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_get" title='intel_uncore_forcewake_get' data-ref="intel_uncore_forcewake_get" data-ref-filename="intel_uncore_forcewake_get">intel_uncore_forcewake_get</a>(&amp;<a class="local col1 ref" href="#1191dev_priv" title='dev_priv' data-ref="1191dev_priv" data-ref-filename="1191dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="7354">7354</th><td></td></tr>
<tr><th id="7355">7355</th><td>	<i>/* 1 Program defaults and thresholds for RPS*/</i></td></tr>
<tr><th id="7356">7356</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA008) })), (((rps-&gt;rp1_freq) &lt;&lt; 24)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8637" title="((const i915_reg_t){ .reg = (0xA008) })" data-ref="_M/GEN6_RPNSWREQ">GEN6_RPNSWREQ</a>,</td></tr>
<tr><th id="7357">7357</th><td>		   <a class="macro" href="i915_reg.h.html#8640" title="((rps-&gt;rp1_freq) &lt;&lt; 24)" data-ref="_M/HSW_FREQUENCY">HSW_FREQUENCY</a>(<a class="local col2 ref" href="#1192rps" title='rps' data-ref="1192rps" data-ref-filename="1192rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp1_freq" title='intel_rps::rp1_freq' data-ref="intel_rps::rp1_freq" data-ref-filename="intel_rps..rp1_freq">rp1_freq</a>));</td></tr>
<tr><th id="7358">7358</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA00C) })), (((rps-&gt;rp1_freq) &lt;&lt; 24)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8644" title="((const i915_reg_t){ .reg = (0xA00C) })" data-ref="_M/GEN6_RC_VIDEO_FREQ">GEN6_RC_VIDEO_FREQ</a>,</td></tr>
<tr><th id="7359">7359</th><td>		   <a class="macro" href="i915_reg.h.html#8640" title="((rps-&gt;rp1_freq) &lt;&lt; 24)" data-ref="_M/HSW_FREQUENCY">HSW_FREQUENCY</a>(<a class="local col2 ref" href="#1192rps" title='rps' data-ref="1192rps" data-ref-filename="1192rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp1_freq" title='intel_rps::rp1_freq' data-ref="intel_rps::rp1_freq" data-ref-filename="intel_rps..rp1_freq">rp1_freq</a>));</td></tr>
<tr><th id="7360">7360</th><td>	<i>/* NB: Docs say 1s, and 1000000 - which aren't equivalent */</i></td></tr>
<tr><th id="7361">7361</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA010) })), (100000000 / 128))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8655" title="((const i915_reg_t){ .reg = (0xA010) })" data-ref="_M/GEN6_RP_DOWN_TIMEOUT">GEN6_RP_DOWN_TIMEOUT</a>, <var>100000000</var> / <var>128</var>); <i>/* 1 second timeout */</i></td></tr>
<tr><th id="7362">7362</th><td></td></tr>
<tr><th id="7363">7363</th><td>	<i>/* Docs recommend 900MHz, and 300 MHz respectively */</i></td></tr>
<tr><th id="7364">7364</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA014) })), (rps-&gt;max_freq_softlimit &lt;&lt; 24 | rps-&gt;min_freq_softlimit &lt;&lt; 16))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8656" title="((const i915_reg_t){ .reg = (0xA014) })" data-ref="_M/GEN6_RP_INTERRUPT_LIMITS">GEN6_RP_INTERRUPT_LIMITS</a>,</td></tr>
<tr><th id="7365">7365</th><td>		   <a class="local col2 ref" href="#1192rps" title='rps' data-ref="1192rps" data-ref-filename="1192rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq_softlimit" title='intel_rps::max_freq_softlimit' data-ref="intel_rps::max_freq_softlimit" data-ref-filename="intel_rps..max_freq_softlimit">max_freq_softlimit</a> &lt;&lt; <var>24</var> |</td></tr>
<tr><th id="7366">7366</th><td>		   <a class="local col2 ref" href="#1192rps" title='rps' data-ref="1192rps" data-ref-filename="1192rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq_softlimit" title='intel_rps::min_freq_softlimit' data-ref="intel_rps::min_freq_softlimit" data-ref-filename="intel_rps..min_freq_softlimit">min_freq_softlimit</a> &lt;&lt; <var>16</var>);</td></tr>
<tr><th id="7367">7367</th><td></td></tr>
<tr><th id="7368">7368</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA02C) })), (7600000 / 128))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8678" title="((const i915_reg_t){ .reg = (0xA02C) })" data-ref="_M/GEN6_RP_UP_THRESHOLD">GEN6_RP_UP_THRESHOLD</a>, <var>7600000</var> / <var>128</var>); <i>/* 76ms busyness per EI, 90% */</i></td></tr>
<tr><th id="7369">7369</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA030) })), (31300000 / 128))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8679" title="((const i915_reg_t){ .reg = (0xA030) })" data-ref="_M/GEN6_RP_DOWN_THRESHOLD">GEN6_RP_DOWN_THRESHOLD</a>, <var>31300000</var> / <var>128</var>); <i>/* 313ms busyness per EI, 70%*/</i></td></tr>
<tr><th id="7370">7370</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA068) })), (66000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8690" title="((const i915_reg_t){ .reg = (0xA068) })" data-ref="_M/GEN6_RP_UP_EI">GEN6_RP_UP_EI</a>, <var>66000</var>); <i>/* 84.48ms, XXX: random? */</i></td></tr>
<tr><th id="7371">7371</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA06C) })), (350000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8691" title="((const i915_reg_t){ .reg = (0xA06C) })" data-ref="_M/GEN6_RP_DOWN_EI">GEN6_RP_DOWN_EI</a>, <var>350000</var>); <i>/* 448ms, XXX: random? */</i></td></tr>
<tr><th id="7372">7372</th><td></td></tr>
<tr><th id="7373">7373</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA070) })), (10))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8692" title="((const i915_reg_t){ .reg = (0xA070) })" data-ref="_M/GEN6_RP_IDLE_HYSTERSIS">GEN6_RP_IDLE_HYSTERSIS</a>, <var>10</var>);</td></tr>
<tr><th id="7374">7374</th><td></td></tr>
<tr><th id="7375">7375</th><td>	<i>/* 2: Enable RPS */</i></td></tr>
<tr><th id="7376">7376</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA024) })), ((1 &lt;&lt; 11) | (2 &lt;&lt; 9) | (1 &lt;&lt; 8) | (1 &lt;&lt; 7) | (0x2 &lt;&lt; 3) | (0x2 &lt;&lt; 0)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8664" title="((const i915_reg_t){ .reg = (0xA024) })" data-ref="_M/GEN6_RP_CONTROL">GEN6_RP_CONTROL</a>,</td></tr>
<tr><th id="7377">7377</th><td>		   <a class="macro" href="i915_reg.h.html#8665" title="(1 &lt;&lt; 11)" data-ref="_M/GEN6_RP_MEDIA_TURBO">GEN6_RP_MEDIA_TURBO</a> |</td></tr>
<tr><th id="7378">7378</th><td>		   <a class="macro" href="i915_reg.h.html#8668" title="(2 &lt;&lt; 9)" data-ref="_M/GEN6_RP_MEDIA_HW_NORMAL_MODE">GEN6_RP_MEDIA_HW_NORMAL_MODE</a> |</td></tr>
<tr><th id="7379">7379</th><td>		   <a class="macro" href="i915_reg.h.html#8671" title="(1 &lt;&lt; 8)" data-ref="_M/GEN6_RP_MEDIA_IS_GFX">GEN6_RP_MEDIA_IS_GFX</a> |</td></tr>
<tr><th id="7380">7380</th><td>		   <a class="macro" href="i915_reg.h.html#8672" title="(1 &lt;&lt; 7)" data-ref="_M/GEN6_RP_ENABLE">GEN6_RP_ENABLE</a> |</td></tr>
<tr><th id="7381">7381</th><td>		   <a class="macro" href="i915_reg.h.html#8674" title="(0x2 &lt;&lt; 3)" data-ref="_M/GEN6_RP_UP_BUSY_AVG">GEN6_RP_UP_BUSY_AVG</a> |</td></tr>
<tr><th id="7382">7382</th><td>		   <a class="macro" href="i915_reg.h.html#8676" title="(0x2 &lt;&lt; 0)" data-ref="_M/GEN6_RP_DOWN_IDLE_AVG">GEN6_RP_DOWN_IDLE_AVG</a>);</td></tr>
<tr><th id="7383">7383</th><td></td></tr>
<tr><th id="7384">7384</th><td>	<a class="tu ref fn" href="#reset_rps" title='reset_rps' data-use='c' data-ref="reset_rps" data-ref-filename="reset_rps">reset_rps</a>(<a class="local col1 ref" href="#1191dev_priv" title='dev_priv' data-ref="1191dev_priv" data-ref-filename="1191dev_priv">dev_priv</a>, <a class="tu ref fn" href="#gen6_set_rps" title='gen6_set_rps' data-use='r' data-ref="gen6_set_rps" data-ref-filename="gen6_set_rps">gen6_set_rps</a>);</td></tr>
<tr><th id="7385">7385</th><td></td></tr>
<tr><th id="7386">7386</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_put" title='intel_uncore_forcewake_put' data-ref="intel_uncore_forcewake_put" data-ref-filename="intel_uncore_forcewake_put">intel_uncore_forcewake_put</a>(&amp;<a class="local col1 ref" href="#1191dev_priv" title='dev_priv' data-ref="1191dev_priv" data-ref-filename="1191dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="7387">7387</th><td>}</td></tr>
<tr><th id="7388">7388</th><td></td></tr>
<tr><th id="7389">7389</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen6_enable_rc6" title='gen6_enable_rc6' data-type='void gen6_enable_rc6(struct drm_i915_private * dev_priv)' data-ref="gen6_enable_rc6" data-ref-filename="gen6_enable_rc6">gen6_enable_rc6</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="1193dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1193dev_priv" data-ref-filename="1193dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7390">7390</th><td>{</td></tr>
<tr><th id="7391">7391</th><td>	<b>struct</b> <a class="type" href="gt/intel_engine_types.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col4 decl" id="1194engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1194engine" data-ref-filename="1194engine">engine</dfn>;</td></tr>
<tr><th id="7392">7392</th><td>	<b>enum</b> <a class="type" href="gt/intel_engine_types.h.html#intel_engine_id" title='intel_engine_id' data-ref="intel_engine_id" data-ref-filename="intel_engine_id">intel_engine_id</a> <dfn class="local col5 decl" id="1195id" title='id' data-type='enum intel_engine_id' data-ref="1195id" data-ref-filename="1195id">id</dfn>;</td></tr>
<tr><th id="7393">7393</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="1196rc6vids" title='rc6vids' data-type='u32' data-ref="1196rc6vids" data-ref-filename="1196rc6vids">rc6vids</dfn>, <dfn class="local col7 decl" id="1197rc6_mask" title='rc6_mask' data-type='u32' data-ref="1197rc6_mask" data-ref-filename="1197rc6_mask">rc6_mask</dfn>;</td></tr>
<tr><th id="7394">7394</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col8 decl" id="1198gtfifodbg" title='gtfifodbg' data-type='u32' data-ref="1198gtfifodbg" data-ref-filename="1198gtfifodbg">gtfifodbg</dfn>;</td></tr>
<tr><th id="7395">7395</th><td>	<em>int</em> <dfn class="local col9 decl" id="1199ret" title='ret' data-type='int' data-ref="1199ret" data-ref-filename="1199ret">ret</dfn>;</td></tr>
<tr><th id="7396">7396</th><td></td></tr>
<tr><th id="7397">7397</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA094) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8696" title="((const i915_reg_t){ .reg = (0xA094) })" data-ref="_M/GEN6_RC_STATE">GEN6_RC_STATE</a>, <var>0</var>);</td></tr>
<tr><th id="7398">7398</th><td></td></tr>
<tr><th id="7399">7399</th><td>	<i>/* Clear the DBG now so we don't confuse earlier errors */</i></td></tr>
<tr><th id="7400">7400</th><td>	<a class="local col8 ref" href="#1198gtfifodbg" title='gtfifodbg' data-ref="1198gtfifodbg" data-ref-filename="1198gtfifodbg">gtfifodbg</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x120000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8581" title="((const i915_reg_t){ .reg = (0x120000) })" data-ref="_M/GTFIFODBG">GTFIFODBG</a>);</td></tr>
<tr><th id="7401">7401</th><td>	<b>if</b> (<a class="local col8 ref" href="#1198gtfifodbg" title='gtfifodbg' data-ref="1198gtfifodbg" data-ref-filename="1198gtfifodbg">gtfifodbg</a>) {</td></tr>
<tr><th id="7402">7402</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;GT fifo had a previous error %x\n&quot;, gtfifodbg)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"GT fifo had a previous error %x\n"</q>, <a class="local col8 ref" href="#1198gtfifodbg" title='gtfifodbg' data-ref="1198gtfifodbg" data-ref-filename="1198gtfifodbg">gtfifodbg</a>);</td></tr>
<tr><th id="7403">7403</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x120000) })), (gtfifodbg))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8581" title="((const i915_reg_t){ .reg = (0x120000) })" data-ref="_M/GTFIFODBG">GTFIFODBG</a>, <a class="local col8 ref" href="#1198gtfifodbg" title='gtfifodbg' data-ref="1198gtfifodbg" data-ref-filename="1198gtfifodbg">gtfifodbg</a>);</td></tr>
<tr><th id="7404">7404</th><td>	}</td></tr>
<tr><th id="7405">7405</th><td></td></tr>
<tr><th id="7406">7406</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_get" title='intel_uncore_forcewake_get' data-ref="intel_uncore_forcewake_get" data-ref-filename="intel_uncore_forcewake_get">intel_uncore_forcewake_get</a>(&amp;<a class="local col3 ref" href="#1193dev_priv" title='dev_priv' data-ref="1193dev_priv" data-ref-filename="1193dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="7407">7407</th><td></td></tr>
<tr><th id="7408">7408</th><td>	<i>/* disable the counters and set deterministic thresholds */</i></td></tr>
<tr><th id="7409">7409</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA090) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8645" title="((const i915_reg_t){ .reg = (0xA090) })" data-ref="_M/GEN6_RC_CONTROL">GEN6_RC_CONTROL</a>, <var>0</var>);</td></tr>
<tr><th id="7410">7410</th><td></td></tr>
<tr><th id="7411">7411</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA098) })), (1000 &lt;&lt; 16))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8699" title="((const i915_reg_t){ .reg = (0xA098) })" data-ref="_M/GEN6_RC1_WAKE_RATE_LIMIT">GEN6_RC1_WAKE_RATE_LIMIT</a>, <var>1000</var> &lt;&lt; <var>16</var>);</td></tr>
<tr><th id="7412">7412</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA09C) })), (40 &lt;&lt; 16 | 30))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8700" title="((const i915_reg_t){ .reg = (0xA09C) })" data-ref="_M/GEN6_RC6_WAKE_RATE_LIMIT">GEN6_RC6_WAKE_RATE_LIMIT</a>, <var>40</var> &lt;&lt; <var>16</var> | <var>30</var>);</td></tr>
<tr><th id="7413">7413</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0A0) })), (30))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8701" title="((const i915_reg_t){ .reg = (0xA0A0) })" data-ref="_M/GEN6_RC6pp_WAKE_RATE_LIMIT">GEN6_RC6pp_WAKE_RATE_LIMIT</a>, <var>30</var>);</td></tr>
<tr><th id="7414">7414</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0A8) })), (125000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8703" title="((const i915_reg_t){ .reg = (0xA0A8) })" data-ref="_M/GEN6_RC_EVALUATION_INTERVAL">GEN6_RC_EVALUATION_INTERVAL</a>, <var>125000</var>);</td></tr>
<tr><th id="7415">7415</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0AC) })), (25))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8704" title="((const i915_reg_t){ .reg = (0xA0AC) })" data-ref="_M/GEN6_RC_IDLE_HYSTERSIS">GEN6_RC_IDLE_HYSTERSIS</a>, <var>25</var>);</td></tr>
<tr><th id="7416">7416</th><td></td></tr>
<tr><th id="7417">7417</th><td>	<a class="macro" href="i915_drv.h.html#1960" title="for ((id) = 0; (id) &lt; I915_NUM_ENGINES; (id)++) if (!((engine) = (dev_priv)-&gt;engine[(id)])) {} else" data-ref="_M/for_each_engine">for_each_engine</a>(<a class="local col4 ref" href="#1194engine" title='engine' data-ref="1194engine" data-ref-filename="1194engine">engine</a>, <a class="local col3 ref" href="#1193dev_priv" title='dev_priv' data-ref="1193dev_priv" data-ref-filename="1193dev_priv">dev_priv</a>, <a class="local col5 ref" href="#1195id" title='id' data-ref="1195id" data-ref-filename="1195id">id</a>)</td></tr>
<tr><th id="7418">7418</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((engine-&gt;mmio_base) + 0x54) })), (10))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2449" title="((const i915_reg_t){ .reg = ((engine-&gt;mmio_base) + 0x54) })" data-ref="_M/RING_MAX_IDLE">RING_MAX_IDLE</a>(<a class="local col4 ref" href="#1194engine" title='engine' data-ref="1194engine" data-ref-filename="1194engine">engine</a>-&gt;<a class="ref field" href="gt/intel_engine_types.h.html#intel_engine_cs::mmio_base" title='intel_engine_cs::mmio_base' data-ref="intel_engine_cs::mmio_base" data-ref-filename="intel_engine_cs..mmio_base">mmio_base</a>), <var>10</var>);</td></tr>
<tr><th id="7419">7419</th><td></td></tr>
<tr><th id="7420">7420</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0B0) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8705" title="((const i915_reg_t){ .reg = (0xA0B0) })" data-ref="_M/GEN6_RC_SLEEP">GEN6_RC_SLEEP</a>, <var>0</var>);</td></tr>
<tr><th id="7421">7421</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0B4) })), (1000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8707" title="((const i915_reg_t){ .reg = (0xA0B4) })" data-ref="_M/GEN6_RC1e_THRESHOLD">GEN6_RC1e_THRESHOLD</a>, <var>1000</var>);</td></tr>
<tr><th id="7422">7422</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2115" title="IS_PLATFORM(dev_priv, INTEL_IVYBRIDGE)" data-ref="_M/IS_IVYBRIDGE">IS_IVYBRIDGE</a>(<a class="local col3 ref" href="#1193dev_priv" title='dev_priv' data-ref="1193dev_priv" data-ref-filename="1193dev_priv">dev_priv</a>))</td></tr>
<tr><th id="7423">7423</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0B8) })), (125000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8708" title="((const i915_reg_t){ .reg = (0xA0B8) })" data-ref="_M/GEN6_RC6_THRESHOLD">GEN6_RC6_THRESHOLD</a>, <var>125000</var>);</td></tr>
<tr><th id="7424">7424</th><td>	<b>else</b></td></tr>
<tr><th id="7425">7425</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0B8) })), (50000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8708" title="((const i915_reg_t){ .reg = (0xA0B8) })" data-ref="_M/GEN6_RC6_THRESHOLD">GEN6_RC6_THRESHOLD</a>, <var>50000</var>);</td></tr>
<tr><th id="7426">7426</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0BC) })), (150000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8709" title="((const i915_reg_t){ .reg = (0xA0BC) })" data-ref="_M/GEN6_RC6p_THRESHOLD">GEN6_RC6p_THRESHOLD</a>, <var>150000</var>);</td></tr>
<tr><th id="7427">7427</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0C0) })), (64000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8711" title="((const i915_reg_t){ .reg = (0xA0C0) })" data-ref="_M/GEN6_RC6pp_THRESHOLD">GEN6_RC6pp_THRESHOLD</a>, <var>64000</var>); <i>/* unused */</i></td></tr>
<tr><th id="7428">7428</th><td></td></tr>
<tr><th id="7429">7429</th><td>	<i>/* We don't use those on Haswell */</i></td></tr>
<tr><th id="7430">7430</th><td>	<a class="local col7 ref" href="#1197rc6_mask" title='rc6_mask' data-ref="1197rc6_mask" data-ref-filename="1197rc6_mask">rc6_mask</a> = <a class="macro" href="i915_reg.h.html#8648" title="(1 &lt;&lt; 18)" data-ref="_M/GEN6_RC_CTL_RC6_ENABLE">GEN6_RC_CTL_RC6_ENABLE</a>;</td></tr>
<tr><th id="7431">7431</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2314" title="((&amp;(dev_priv)-&gt;__info)-&gt;has_rc6p)" data-ref="_M/HAS_RC6p">HAS_RC6p</a>(<a class="local col3 ref" href="#1193dev_priv" title='dev_priv' data-ref="1193dev_priv" data-ref-filename="1193dev_priv">dev_priv</a>))</td></tr>
<tr><th id="7432">7432</th><td>		<a class="local col7 ref" href="#1197rc6_mask" title='rc6_mask' data-ref="1197rc6_mask" data-ref-filename="1197rc6_mask">rc6_mask</a> |= <a class="macro" href="i915_reg.h.html#8647" title="(1 &lt;&lt; 17)" data-ref="_M/GEN6_RC_CTL_RC6p_ENABLE">GEN6_RC_CTL_RC6p_ENABLE</a>;</td></tr>
<tr><th id="7433">7433</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2315" title="(false)" data-ref="_M/HAS_RC6pp">HAS_RC6pp</a>(dev_priv))</td></tr>
<tr><th id="7434">7434</th><td>		<a class="local col7 ref" href="#1197rc6_mask" title='rc6_mask' data-ref="1197rc6_mask" data-ref-filename="1197rc6_mask">rc6_mask</a> |= <a class="macro" href="i915_reg.h.html#8646" title="(1 &lt;&lt; 16)" data-ref="_M/GEN6_RC_CTL_RC6pp_ENABLE">GEN6_RC_CTL_RC6pp_ENABLE</a>;</td></tr>
<tr><th id="7435">7435</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA090) })), (rc6_mask | ((1) &lt;&lt; 27) | (1 &lt;&lt; 31)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8645" title="((const i915_reg_t){ .reg = (0xA090) })" data-ref="_M/GEN6_RC_CONTROL">GEN6_RC_CONTROL</a>,</td></tr>
<tr><th id="7436">7436</th><td>		   <a class="local col7 ref" href="#1197rc6_mask" title='rc6_mask' data-ref="1197rc6_mask" data-ref-filename="1197rc6_mask">rc6_mask</a> |</td></tr>
<tr><th id="7437">7437</th><td>		   <a class="macro" href="i915_reg.h.html#8653" title="((1) &lt;&lt; 27)" data-ref="_M/GEN6_RC_CTL_EI_MODE">GEN6_RC_CTL_EI_MODE</a>(<var>1</var>) |</td></tr>
<tr><th id="7438">7438</th><td>		   <a class="macro" href="i915_reg.h.html#8654" title="(1 &lt;&lt; 31)" data-ref="_M/GEN6_RC_CTL_HW_ENABLE">GEN6_RC_CTL_HW_ENABLE</a>);</td></tr>
<tr><th id="7439">7439</th><td></td></tr>
<tr><th id="7440">7440</th><td>	<a class="local col6 ref" href="#1196rc6vids" title='rc6vids' data-ref="1196rc6vids" data-ref-filename="1196rc6vids">rc6vids</a> = <var>0</var>;</td></tr>
<tr><th id="7441">7441</th><td>	<a class="local col9 ref" href="#1199ret" title='ret' data-ref="1199ret" data-ref-filename="1199ret">ret</a> = <a class="ref fn" href="intel_sideband.h.html#sandybridge_pcode_read" title='sandybridge_pcode_read' data-ref="sandybridge_pcode_read" data-ref-filename="sandybridge_pcode_read">sandybridge_pcode_read</a>(<a class="local col3 ref" href="#1193dev_priv" title='dev_priv' data-ref="1193dev_priv" data-ref-filename="1193dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#8788" title="0x5" data-ref="_M/GEN6_PCODE_READ_RC6VIDS">GEN6_PCODE_READ_RC6VIDS</a>,</td></tr>
<tr><th id="7442">7442</th><td>				     &amp;<a class="local col6 ref" href="#1196rc6vids" title='rc6vids' data-ref="1196rc6vids" data-ref-filename="1196rc6vids">rc6vids</a>, <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>);</td></tr>
<tr><th id="7443">7443</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(6))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (6))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col3 ref" href="#1193dev_priv" title='dev_priv' data-ref="1193dev_priv" data-ref-filename="1193dev_priv">dev_priv</a>, <var>6</var>) &amp;&amp; <a class="local col9 ref" href="#1199ret" title='ret' data-ref="1199ret" data-ref-filename="1199ret">ret</a>) {</td></tr>
<tr><th id="7444">7444</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;Couldn&apos;t check for BIOS workaround\n&quot;)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"Couldn't check for BIOS workaround\n"</q>);</td></tr>
<tr><th id="7445">7445</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(6))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (6))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col3 ref" href="#1193dev_priv" title='dev_priv' data-ref="1193dev_priv" data-ref-filename="1193dev_priv">dev_priv</a>, <var>6</var>) &amp;&amp; (<a class="macro" href="i915_reg.h.html#8790" title="(((rc6vids &amp; 0xff) * 5) + 245)" data-ref="_M/GEN6_DECODE_RC6_VID">GEN6_DECODE_RC6_VID</a>(<a class="local col6 ref" href="#1196rc6vids" title='rc6vids' data-ref="1196rc6vids" data-ref-filename="1196rc6vids">rc6vids</a> &amp; <var>0xff</var>) &lt; <var>450</var>)) {</td></tr>
<tr><th id="7446">7446</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;You should update your BIOS. Correcting minimum rc6 voltage (%dmV-&gt;%dmV)\n&quot;, (((rc6vids &amp; 0xff) * 5) + 245), 450)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"You should update your BIOS. Correcting minimum rc6 voltage (%dmV-&gt;%dmV)\n"</q>,</td></tr>
<tr><th id="7447">7447</th><td>			  GEN6_DECODE_RC6_VID(<a class="local col6 ref" href="#1196rc6vids" title='rc6vids' data-ref="1196rc6vids" data-ref-filename="1196rc6vids">rc6vids</a> &amp; <var>0xff</var>), <var>450</var>);</td></tr>
<tr><th id="7448">7448</th><td>		<a class="local col6 ref" href="#1196rc6vids" title='rc6vids' data-ref="1196rc6vids" data-ref-filename="1196rc6vids">rc6vids</a> &amp;= <var>0xffff00</var>;</td></tr>
<tr><th id="7449">7449</th><td>		<a class="local col6 ref" href="#1196rc6vids" title='rc6vids' data-ref="1196rc6vids" data-ref-filename="1196rc6vids">rc6vids</a> |= <a class="macro" href="i915_reg.h.html#8789" title="(((450) - 245) / 5)" data-ref="_M/GEN6_ENCODE_RC6_VID">GEN6_ENCODE_RC6_VID</a>(<var>450</var>);</td></tr>
<tr><th id="7450">7450</th><td>		<a class="local col9 ref" href="#1199ret" title='ret' data-ref="1199ret" data-ref-filename="1199ret">ret</a> = <a class="macro" href="intel_sideband.h.html#135" title="sandybridge_pcode_write_timeout(dev_priv, 0x4, rc6vids, 500, 0)" data-ref="_M/sandybridge_pcode_write">sandybridge_pcode_write</a>(<a class="local col3 ref" href="#1193dev_priv" title='dev_priv' data-ref="1193dev_priv" data-ref-filename="1193dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#8787" title="0x4" data-ref="_M/GEN6_PCODE_WRITE_RC6VIDS">GEN6_PCODE_WRITE_RC6VIDS</a>, <a class="local col6 ref" href="#1196rc6vids" title='rc6vids' data-ref="1196rc6vids" data-ref-filename="1196rc6vids">rc6vids</a>);</td></tr>
<tr><th id="7451">7451</th><td>		<b>if</b> (<a class="local col9 ref" href="#1199ret" title='ret' data-ref="1199ret" data-ref-filename="1199ret">ret</a>)</td></tr>
<tr><th id="7452">7452</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;Couldn&apos;t fix incorrect rc6 voltage\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"Couldn't fix incorrect rc6 voltage\n"</q>);</td></tr>
<tr><th id="7453">7453</th><td>	}</td></tr>
<tr><th id="7454">7454</th><td></td></tr>
<tr><th id="7455">7455</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_put" title='intel_uncore_forcewake_put' data-ref="intel_uncore_forcewake_put" data-ref-filename="intel_uncore_forcewake_put">intel_uncore_forcewake_put</a>(&amp;<a class="local col3 ref" href="#1193dev_priv" title='dev_priv' data-ref="1193dev_priv" data-ref-filename="1193dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="7456">7456</th><td>}</td></tr>
<tr><th id="7457">7457</th><td></td></tr>
<tr><th id="7458">7458</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen6_enable_rps" title='gen6_enable_rps' data-type='void gen6_enable_rps(struct drm_i915_private * dev_priv)' data-ref="gen6_enable_rps" data-ref-filename="gen6_enable_rps">gen6_enable_rps</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="1200dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1200dev_priv" data-ref-filename="1200dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7459">7459</th><td>{</td></tr>
<tr><th id="7460">7460</th><td>	<i>/* Here begins a magic sequence of register writes to enable</i></td></tr>
<tr><th id="7461">7461</th><td><i>	 * auto-downclocking.</i></td></tr>
<tr><th id="7462">7462</th><td><i>	 *</i></td></tr>
<tr><th id="7463">7463</th><td><i>	 * Perhaps there might be some value in exposing these to</i></td></tr>
<tr><th id="7464">7464</th><td><i>	 * userspace...</i></td></tr>
<tr><th id="7465">7465</th><td><i>	 */</i></td></tr>
<tr><th id="7466">7466</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_get" title='intel_uncore_forcewake_get' data-ref="intel_uncore_forcewake_get" data-ref-filename="intel_uncore_forcewake_get">intel_uncore_forcewake_get</a>(&amp;<a class="local col0 ref" href="#1200dev_priv" title='dev_priv' data-ref="1200dev_priv" data-ref-filename="1200dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="7467">7467</th><td></td></tr>
<tr><th id="7468">7468</th><td>	<i>/* Power down if completely idle for over 50ms */</i></td></tr>
<tr><th id="7469">7469</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA010) })), (50000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8655" title="((const i915_reg_t){ .reg = (0xA010) })" data-ref="_M/GEN6_RP_DOWN_TIMEOUT">GEN6_RP_DOWN_TIMEOUT</a>, <var>50000</var>);</td></tr>
<tr><th id="7470">7470</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA070) })), (10))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8692" title="((const i915_reg_t){ .reg = (0xA070) })" data-ref="_M/GEN6_RP_IDLE_HYSTERSIS">GEN6_RP_IDLE_HYSTERSIS</a>, <var>10</var>);</td></tr>
<tr><th id="7471">7471</th><td></td></tr>
<tr><th id="7472">7472</th><td>	<a class="tu ref fn" href="#reset_rps" title='reset_rps' data-use='c' data-ref="reset_rps" data-ref-filename="reset_rps">reset_rps</a>(<a class="local col0 ref" href="#1200dev_priv" title='dev_priv' data-ref="1200dev_priv" data-ref-filename="1200dev_priv">dev_priv</a>, <a class="tu ref fn" href="#gen6_set_rps" title='gen6_set_rps' data-use='r' data-ref="gen6_set_rps" data-ref-filename="gen6_set_rps">gen6_set_rps</a>);</td></tr>
<tr><th id="7473">7473</th><td></td></tr>
<tr><th id="7474">7474</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_put" title='intel_uncore_forcewake_put' data-ref="intel_uncore_forcewake_put" data-ref-filename="intel_uncore_forcewake_put">intel_uncore_forcewake_put</a>(&amp;<a class="local col0 ref" href="#1200dev_priv" title='dev_priv' data-ref="1200dev_priv" data-ref-filename="1200dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="7475">7475</th><td>}</td></tr>
<tr><th id="7476">7476</th><td></td></tr>
<tr><th id="7477">7477</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen6_update_ring_freq" title='gen6_update_ring_freq' data-type='void gen6_update_ring_freq(struct drm_i915_private * dev_priv)' data-ref="gen6_update_ring_freq" data-ref-filename="gen6_update_ring_freq">gen6_update_ring_freq</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="1201dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1201dev_priv" data-ref-filename="1201dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7478">7478</th><td>{</td></tr>
<tr><th id="7479">7479</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col2 decl" id="1202rps" title='rps' data-type='struct intel_rps *' data-ref="1202rps" data-ref-filename="1202rps">rps</dfn> = &amp;<a class="local col1 ref" href="#1201dev_priv" title='dev_priv' data-ref="1201dev_priv" data-ref-filename="1201dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="7480">7480</th><td>	<em>const</em> <em>int</em> <dfn class="local col3 decl" id="1203min_freq" title='min_freq' data-type='const int' data-ref="1203min_freq" data-ref-filename="1203min_freq">min_freq</dfn> = <var>15</var>;</td></tr>
<tr><th id="7481">7481</th><td>	<em>const</em> <em>int</em> <dfn class="local col4 decl" id="1204scaling_factor" title='scaling_factor' data-type='const int' data-ref="1204scaling_factor" data-ref-filename="1204scaling_factor">scaling_factor</dfn> = <var>180</var>;</td></tr>
<tr><th id="7482">7482</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="1205gpu_freq" title='gpu_freq' data-type='unsigned int' data-ref="1205gpu_freq" data-ref-filename="1205gpu_freq">gpu_freq</dfn>;</td></tr>
<tr><th id="7483">7483</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="1206max_ia_freq" title='max_ia_freq' data-type='unsigned int' data-ref="1206max_ia_freq" data-ref-filename="1206max_ia_freq">max_ia_freq</dfn>, <dfn class="local col7 decl" id="1207min_ring_freq" title='min_ring_freq' data-type='unsigned int' data-ref="1207min_ring_freq" data-ref-filename="1207min_ring_freq">min_ring_freq</dfn>;</td></tr>
<tr><th id="7484">7484</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="1208max_gpu_freq" title='max_gpu_freq' data-type='unsigned int' data-ref="1208max_gpu_freq" data-ref-filename="1208max_gpu_freq">max_gpu_freq</dfn>, <dfn class="local col9 decl" id="1209min_gpu_freq" title='min_gpu_freq' data-type='unsigned int' data-ref="1209min_gpu_freq" data-ref-filename="1209min_gpu_freq">min_gpu_freq</dfn>;</td></tr>
<tr><th id="7485">7485</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/cpufreq.h.html#cpufreq_policy" title='cpufreq_policy' data-ref="cpufreq_policy" data-ref-filename="cpufreq_policy">cpufreq_policy</a> *<dfn class="local col0 decl" id="1210policy" title='policy' data-type='struct cpufreq_policy *' data-ref="1210policy" data-ref-filename="1210policy">policy</dfn>;</td></tr>
<tr><th id="7486">7486</th><td></td></tr>
<tr><th id="7487">7487</th><td>	<a class="macro" href="../../../../include/linux/lockdep.h.html#481" title="do { (void)(&amp;rps-&gt;lock); } while (0)" data-ref="_M/lockdep_assert_held">lockdep_assert_held</a>(&amp;<a class="local col2 ref" href="#1202rps" title='rps' data-ref="1202rps" data-ref-filename="1202rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::lock" title='intel_rps::lock' data-ref="intel_rps::lock" data-ref-filename="intel_rps..lock">lock</a>);</td></tr>
<tr><th id="7488">7488</th><td></td></tr>
<tr><th id="7489">7489</th><td>	<b>if</b> (<a class="local col2 ref" href="#1202rps" title='rps' data-ref="1202rps" data-ref-filename="1202rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a> &lt;= <a class="local col2 ref" href="#1202rps" title='rps' data-ref="1202rps" data-ref-filename="1202rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq" title='intel_rps::min_freq' data-ref="intel_rps::min_freq" data-ref-filename="intel_rps..min_freq">min_freq</a>)</td></tr>
<tr><th id="7490">7490</th><td>		<b>return</b>;</td></tr>
<tr><th id="7491">7491</th><td></td></tr>
<tr><th id="7492">7492</th><td>	<a class="local col0 ref" href="#1210policy" title='policy' data-ref="1210policy" data-ref-filename="1210policy">policy</a> = <a class="ref fn" href="../../../../include/linux/cpufreq.h.html#cpufreq_cpu_get" title='cpufreq_cpu_get' data-ref="cpufreq_cpu_get" data-ref-filename="cpufreq_cpu_get">cpufreq_cpu_get</a>(<var>0</var>);</td></tr>
<tr><th id="7493">7493</th><td>	<b>if</b> (<a class="local col0 ref" href="#1210policy" title='policy' data-ref="1210policy" data-ref-filename="1210policy">policy</a>) {</td></tr>
<tr><th id="7494">7494</th><td>		<a class="local col6 ref" href="#1206max_ia_freq" title='max_ia_freq' data-ref="1206max_ia_freq" data-ref-filename="1206max_ia_freq">max_ia_freq</a> = <a class="local col0 ref" href="#1210policy" title='policy' data-ref="1210policy" data-ref-filename="1210policy">policy</a>-&gt;<a class="ref field" href="../../../../include/linux/cpufreq.h.html#cpufreq_policy::cpuinfo" title='cpufreq_policy::cpuinfo' data-ref="cpufreq_policy::cpuinfo" data-ref-filename="cpufreq_policy..cpuinfo">cpuinfo</a>.<a class="ref field" href="../../../../include/linux/cpufreq.h.html#cpufreq_cpuinfo::max_freq" title='cpufreq_cpuinfo::max_freq' data-ref="cpufreq_cpuinfo::max_freq" data-ref-filename="cpufreq_cpuinfo..max_freq">max_freq</a>;</td></tr>
<tr><th id="7495">7495</th><td>		<a class="ref fn" href="../../../../include/linux/cpufreq.h.html#cpufreq_cpu_put" title='cpufreq_cpu_put' data-ref="cpufreq_cpu_put" data-ref-filename="cpufreq_cpu_put">cpufreq_cpu_put</a>(<a class="local col0 ref" href="#1210policy" title='policy' data-ref="1210policy" data-ref-filename="1210policy">policy</a>);</td></tr>
<tr><th id="7496">7496</th><td>	} <b>else</b> {</td></tr>
<tr><th id="7497">7497</th><td>		<i>/*</i></td></tr>
<tr><th id="7498">7498</th><td><i>		 * Default to measured freq if none found, PCU will ensure we</i></td></tr>
<tr><th id="7499">7499</th><td><i>		 * don't go over</i></td></tr>
<tr><th id="7500">7500</th><td><i>		 */</i></td></tr>
<tr><th id="7501">7501</th><td>		<a class="local col6 ref" href="#1206max_ia_freq" title='max_ia_freq' data-ref="1206max_ia_freq" data-ref-filename="1206max_ia_freq">max_ia_freq</a> = <a class="ref" href="../../../../arch/x86/include/asm/tsc.h.html#tsc_khz" title='tsc_khz' data-ref="tsc_khz" data-ref-filename="tsc_khz">tsc_khz</a>;</td></tr>
<tr><th id="7502">7502</th><td>	}</td></tr>
<tr><th id="7503">7503</th><td></td></tr>
<tr><th id="7504">7504</th><td>	<i>/* Convert from kHz to MHz */</i></td></tr>
<tr><th id="7505">7505</th><td>	<a class="local col6 ref" href="#1206max_ia_freq" title='max_ia_freq' data-ref="1206max_ia_freq" data-ref-filename="1206max_ia_freq">max_ia_freq</a> /= <var>1000</var>;</td></tr>
<tr><th id="7506">7506</th><td></td></tr>
<tr><th id="7507">7507</th><td>	<a class="local col7 ref" href="#1207min_ring_freq" title='min_ring_freq' data-ref="1207min_ring_freq" data-ref-filename="1207min_ring_freq">min_ring_freq</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x140000 + 0x5e04) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3628" title="((const i915_reg_t){ .reg = (0x140000 + 0x5e04) })" data-ref="_M/DCLK">DCLK</a>) &amp; <var>0xf</var>;</td></tr>
<tr><th id="7508">7508</th><td>	<i>/* convert DDR frequency from units of 266.6MHz to bandwidth */</i></td></tr>
<tr><th id="7509">7509</th><td>	<a class="local col7 ref" href="#1207min_ring_freq" title='min_ring_freq' data-ref="1207min_ring_freq" data-ref-filename="1207min_ring_freq">min_ring_freq</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#170" title="( { typeof(min_ring_freq) quot = (min_ring_freq) / (3); typeof(min_ring_freq) rem = (min_ring_freq) % (3); (quot * (8)) + ((rem * (8)) / (3)); } )" data-ref="_M/mult_frac">mult_frac</a>(<a class="local col7 ref" href="#1207min_ring_freq" title='min_ring_freq' data-ref="1207min_ring_freq" data-ref-filename="1207min_ring_freq">min_ring_freq</a>, <var>8</var>, <var>3</var>);</td></tr>
<tr><th id="7510">7510</th><td></td></tr>
<tr><th id="7511">7511</th><td>	<a class="local col9 ref" href="#1209min_gpu_freq" title='min_gpu_freq' data-ref="1209min_gpu_freq" data-ref-filename="1209min_gpu_freq">min_gpu_freq</a> = <a class="local col2 ref" href="#1202rps" title='rps' data-ref="1202rps" data-ref-filename="1202rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq" title='intel_rps::min_freq' data-ref="intel_rps::min_freq" data-ref-filename="intel_rps..min_freq">min_freq</a>;</td></tr>
<tr><th id="7512">7512</th><td>	<a class="local col8 ref" href="#1208max_gpu_freq" title='max_gpu_freq' data-ref="1208max_gpu_freq" data-ref-filename="1208max_gpu_freq">max_gpu_freq</a> = <a class="local col2 ref" href="#1202rps" title='rps' data-ref="1202rps" data-ref-filename="1202rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a>;</td></tr>
<tr><th id="7513">7513</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2231" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; !((&amp;(dev_priv)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_BC">IS_GEN9_BC</a>(<a class="local col1 ref" href="#1201dev_priv" title='dev_priv' data-ref="1201dev_priv" data-ref-filename="1201dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col1 ref" href="#1201dev_priv" title='dev_priv' data-ref="1201dev_priv" data-ref-filename="1201dev_priv">dev_priv</a>) &gt;= <var>10</var>) {</td></tr>
<tr><th id="7514">7514</th><td>		<i>/* Convert GT frequency to 50 HZ units */</i></td></tr>
<tr><th id="7515">7515</th><td>		<a class="local col9 ref" href="#1209min_gpu_freq" title='min_gpu_freq' data-ref="1209min_gpu_freq" data-ref-filename="1209min_gpu_freq">min_gpu_freq</a> /= <a class="macro" href="i915_drv.h.html#2394" title="3" data-ref="_M/GEN9_FREQ_SCALER">GEN9_FREQ_SCALER</a>;</td></tr>
<tr><th id="7516">7516</th><td>		<a class="local col8 ref" href="#1208max_gpu_freq" title='max_gpu_freq' data-ref="1208max_gpu_freq" data-ref-filename="1208max_gpu_freq">max_gpu_freq</a> /= <a class="macro" href="i915_drv.h.html#2394" title="3" data-ref="_M/GEN9_FREQ_SCALER">GEN9_FREQ_SCALER</a>;</td></tr>
<tr><th id="7517">7517</th><td>	}</td></tr>
<tr><th id="7518">7518</th><td></td></tr>
<tr><th id="7519">7519</th><td>	<i>/*</i></td></tr>
<tr><th id="7520">7520</th><td><i>	 * For each potential GPU frequency, load a ring frequency we'd like</i></td></tr>
<tr><th id="7521">7521</th><td><i>	 * to use for memory access.  We do this by specifying the IA frequency</i></td></tr>
<tr><th id="7522">7522</th><td><i>	 * the PCU should use as a reference to determine the ring frequency.</i></td></tr>
<tr><th id="7523">7523</th><td><i>	 */</i></td></tr>
<tr><th id="7524">7524</th><td>	<b>for</b> (<a class="local col5 ref" href="#1205gpu_freq" title='gpu_freq' data-ref="1205gpu_freq" data-ref-filename="1205gpu_freq">gpu_freq</a> = <a class="local col8 ref" href="#1208max_gpu_freq" title='max_gpu_freq' data-ref="1208max_gpu_freq" data-ref-filename="1208max_gpu_freq">max_gpu_freq</a>; <a class="local col5 ref" href="#1205gpu_freq" title='gpu_freq' data-ref="1205gpu_freq" data-ref-filename="1205gpu_freq">gpu_freq</a> &gt;= <a class="local col9 ref" href="#1209min_gpu_freq" title='min_gpu_freq' data-ref="1209min_gpu_freq" data-ref-filename="1209min_gpu_freq">min_gpu_freq</a>; <a class="local col5 ref" href="#1205gpu_freq" title='gpu_freq' data-ref="1205gpu_freq" data-ref-filename="1205gpu_freq">gpu_freq</a>--) {</td></tr>
<tr><th id="7525">7525</th><td>		<em>const</em> <em>int</em> <dfn class="local col1 decl" id="1211diff" title='diff' data-type='const int' data-ref="1211diff" data-ref-filename="1211diff">diff</dfn> = <a class="local col8 ref" href="#1208max_gpu_freq" title='max_gpu_freq' data-ref="1208max_gpu_freq" data-ref-filename="1208max_gpu_freq">max_gpu_freq</a> - <a class="local col5 ref" href="#1205gpu_freq" title='gpu_freq' data-ref="1205gpu_freq" data-ref-filename="1205gpu_freq">gpu_freq</a>;</td></tr>
<tr><th id="7526">7526</th><td>		<em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="1212ia_freq" title='ia_freq' data-type='unsigned int' data-ref="1212ia_freq" data-ref-filename="1212ia_freq">ia_freq</dfn> = <var>0</var>, <dfn class="local col3 decl" id="1213ring_freq" title='ring_freq' data-type='unsigned int' data-ref="1213ring_freq" data-ref-filename="1213ring_freq">ring_freq</dfn> = <var>0</var>;</td></tr>
<tr><th id="7527">7527</th><td></td></tr>
<tr><th id="7528">7528</th><td>		<b>if</b> (<a class="macro" href="i915_drv.h.html#2231" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; !((&amp;(dev_priv)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_BC">IS_GEN9_BC</a>(<a class="local col1 ref" href="#1201dev_priv" title='dev_priv' data-ref="1201dev_priv" data-ref-filename="1201dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col1 ref" href="#1201dev_priv" title='dev_priv' data-ref="1201dev_priv" data-ref-filename="1201dev_priv">dev_priv</a>) &gt;= <var>10</var>) {</td></tr>
<tr><th id="7529">7529</th><td>			<i>/*</i></td></tr>
<tr><th id="7530">7530</th><td><i>			 * ring_freq = 2 * GT. ring_freq is in 100MHz units</i></td></tr>
<tr><th id="7531">7531</th><td><i>			 * No floor required for ring frequency on SKL.</i></td></tr>
<tr><th id="7532">7532</th><td><i>			 */</i></td></tr>
<tr><th id="7533">7533</th><td>			<a class="local col3 ref" href="#1213ring_freq" title='ring_freq' data-ref="1213ring_freq" data-ref-filename="1213ring_freq">ring_freq</a> = <a class="local col5 ref" href="#1205gpu_freq" title='gpu_freq' data-ref="1205gpu_freq" data-ref-filename="1205gpu_freq">gpu_freq</a>;</td></tr>
<tr><th id="7534">7534</th><td>		} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col1 ref" href="#1201dev_priv" title='dev_priv' data-ref="1201dev_priv" data-ref-filename="1201dev_priv">dev_priv</a>) &gt;= <var>8</var>) {</td></tr>
<tr><th id="7535">7535</th><td>			<i>/* max(2 * GT, DDR). NB: GT is 50MHz units */</i></td></tr>
<tr><th id="7536">7536</th><td>			<a class="local col3 ref" href="#1213ring_freq" title='ring_freq' data-ref="1213ring_freq" data-ref-filename="1213ring_freq">ring_freq</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(min_ring_freq) *)1 == (typeof(gpu_freq) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(min_ring_freq) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(gpu_freq) * 0l)) : (int *)8))))), ((min_ring_freq) &gt; (gpu_freq) ? (min_ring_freq) : (gpu_freq)), ({ typeof(min_ring_freq) __UNIQUE_ID___x469 = (min_ring_freq); typeof(gpu_freq) __UNIQUE_ID___y470 = (gpu_freq); ((__UNIQUE_ID___x469) &gt; (__UNIQUE_ID___y470) ? (__UNIQUE_ID___x469) : (__UNIQUE_ID___y470)); }))" data-ref="_M/max">max</a>(<a class="local col7 ref" href="#1207min_ring_freq" title='min_ring_freq' data-ref="1207min_ring_freq" data-ref-filename="1207min_ring_freq">min_ring_freq</a>, <a class="local col5 ref" href="#1205gpu_freq" title='gpu_freq' data-ref="1205gpu_freq" data-ref-filename="1205gpu_freq">gpu_freq</a>);</td></tr>
<tr><th id="7537">7537</th><td>		} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2120" title="IS_PLATFORM(dev_priv, INTEL_HASWELL)" data-ref="_M/IS_HASWELL">IS_HASWELL</a>(<a class="local col1 ref" href="#1201dev_priv" title='dev_priv' data-ref="1201dev_priv" data-ref-filename="1201dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="7538">7538</th><td>			<a class="local col3 ref" href="#1213ring_freq" title='ring_freq' data-ref="1213ring_freq" data-ref-filename="1213ring_freq">ring_freq</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#170" title="( { typeof(gpu_freq) quot = (gpu_freq) / (4); typeof(gpu_freq) rem = (gpu_freq) % (4); (quot * (5)) + ((rem * (5)) / (4)); } )" data-ref="_M/mult_frac">mult_frac</a>(<a class="local col5 ref" href="#1205gpu_freq" title='gpu_freq' data-ref="1205gpu_freq" data-ref-filename="1205gpu_freq">gpu_freq</a>, <var>5</var>, <var>4</var>);</td></tr>
<tr><th id="7539">7539</th><td>			<a class="local col3 ref" href="#1213ring_freq" title='ring_freq' data-ref="1213ring_freq" data-ref-filename="1213ring_freq">ring_freq</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#861" title="__builtin_choose_expr(((!!(sizeof((typeof(min_ring_freq) *)1 == (typeof(ring_freq) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)(min_ring_freq) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)(ring_freq) * 0l)) : (int *)8))))), ((min_ring_freq) &gt; (ring_freq) ? (min_ring_freq) : (ring_freq)), ({ typeof(min_ring_freq) __UNIQUE_ID___x473 = (min_ring_freq); typeof(ring_freq) __UNIQUE_ID___y474 = (ring_freq); ((__UNIQUE_ID___x473) &gt; (__UNIQUE_ID___y474) ? (__UNIQUE_ID___x473) : (__UNIQUE_ID___y474)); }))" data-ref="_M/max">max</a>(<a class="local col7 ref" href="#1207min_ring_freq" title='min_ring_freq' data-ref="1207min_ring_freq" data-ref-filename="1207min_ring_freq">min_ring_freq</a>, <a class="local col3 ref" href="#1213ring_freq" title='ring_freq' data-ref="1213ring_freq" data-ref-filename="1213ring_freq">ring_freq</a>);</td></tr>
<tr><th id="7540">7540</th><td>			<i>/* leave ia_freq as the default, chosen by cpufreq */</i></td></tr>
<tr><th id="7541">7541</th><td>		} <b>else</b> {</td></tr>
<tr><th id="7542">7542</th><td>			<i>/* On older processors, there is no separate ring</i></td></tr>
<tr><th id="7543">7543</th><td><i>			 * clock domain, so in order to boost the bandwidth</i></td></tr>
<tr><th id="7544">7544</th><td><i>			 * of the ring, we need to upclock the CPU (ia_freq).</i></td></tr>
<tr><th id="7545">7545</th><td><i>			 *</i></td></tr>
<tr><th id="7546">7546</th><td><i>			 * For GPU frequencies less than 750MHz,</i></td></tr>
<tr><th id="7547">7547</th><td><i>			 * just use the lowest ring freq.</i></td></tr>
<tr><th id="7548">7548</th><td><i>			 */</i></td></tr>
<tr><th id="7549">7549</th><td>			<b>if</b> (<a class="local col5 ref" href="#1205gpu_freq" title='gpu_freq' data-ref="1205gpu_freq" data-ref-filename="1205gpu_freq">gpu_freq</a> &lt; <a class="local col3 ref" href="#1203min_freq" title='min_freq' data-ref="1203min_freq" data-ref-filename="1203min_freq">min_freq</a>)</td></tr>
<tr><th id="7550">7550</th><td>				<a class="local col2 ref" href="#1212ia_freq" title='ia_freq' data-ref="1212ia_freq" data-ref-filename="1212ia_freq">ia_freq</a> = <var>800</var>;</td></tr>
<tr><th id="7551">7551</th><td>			<b>else</b></td></tr>
<tr><th id="7552">7552</th><td>				<a class="local col2 ref" href="#1212ia_freq" title='ia_freq' data-ref="1212ia_freq" data-ref-filename="1212ia_freq">ia_freq</a> = <a class="local col6 ref" href="#1206max_ia_freq" title='max_ia_freq' data-ref="1206max_ia_freq" data-ref-filename="1206max_ia_freq">max_ia_freq</a> - ((<a class="local col1 ref" href="#1211diff" title='diff' data-ref="1211diff" data-ref-filename="1211diff">diff</a> * <a class="local col4 ref" href="#1204scaling_factor" title='scaling_factor' data-ref="1204scaling_factor" data-ref-filename="1204scaling_factor">scaling_factor</a>) / <var>2</var>);</td></tr>
<tr><th id="7553">7553</th><td>			<a class="local col2 ref" href="#1212ia_freq" title='ia_freq' data-ref="1212ia_freq" data-ref-filename="1212ia_freq">ia_freq</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#142" title="( { typeof(ia_freq) __x = ia_freq; typeof(100) __d = 100; (((typeof(ia_freq))-1) &gt; 0 || ((typeof(100))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col2 ref" href="#1212ia_freq" title='ia_freq' data-ref="1212ia_freq" data-ref-filename="1212ia_freq">ia_freq</a>, <var>100</var>);</td></tr>
<tr><th id="7554">7554</th><td>		}</td></tr>
<tr><th id="7555">7555</th><td></td></tr>
<tr><th id="7556">7556</th><td>		<a class="macro" href="intel_sideband.h.html#135" title="sandybridge_pcode_write_timeout(dev_priv, 0x8, ia_freq &lt;&lt; 8 | ring_freq &lt;&lt; 16 | gpu_freq, 500, 0)" data-ref="_M/sandybridge_pcode_write">sandybridge_pcode_write</a>(<a class="local col1 ref" href="#1201dev_priv" title='dev_priv' data-ref="1201dev_priv" data-ref-filename="1201dev_priv">dev_priv</a>,</td></tr>
<tr><th id="7557">7557</th><td>					<a class="macro" href="i915_reg.h.html#8801" title="0x8" data-ref="_M/GEN6_PCODE_WRITE_MIN_FREQ_TABLE">GEN6_PCODE_WRITE_MIN_FREQ_TABLE</a>,</td></tr>
<tr><th id="7558">7558</th><td>					<a class="local col2 ref" href="#1212ia_freq" title='ia_freq' data-ref="1212ia_freq" data-ref-filename="1212ia_freq">ia_freq</a> &lt;&lt; <a class="macro" href="i915_reg.h.html#8819" title="8" data-ref="_M/GEN6_PCODE_FREQ_IA_RATIO_SHIFT">GEN6_PCODE_FREQ_IA_RATIO_SHIFT</a> |</td></tr>
<tr><th id="7559">7559</th><td>					<a class="local col3 ref" href="#1213ring_freq" title='ring_freq' data-ref="1213ring_freq" data-ref-filename="1213ring_freq">ring_freq</a> &lt;&lt; <a class="macro" href="i915_reg.h.html#8820" title="16" data-ref="_M/GEN6_PCODE_FREQ_RING_RATIO_SHIFT">GEN6_PCODE_FREQ_RING_RATIO_SHIFT</a> |</td></tr>
<tr><th id="7560">7560</th><td>					<a class="local col5 ref" href="#1205gpu_freq" title='gpu_freq' data-ref="1205gpu_freq" data-ref-filename="1205gpu_freq">gpu_freq</a>);</td></tr>
<tr><th id="7561">7561</th><td>	}</td></tr>
<tr><th id="7562">7562</th><td>}</td></tr>
<tr><th id="7563">7563</th><td></td></tr>
<tr><th id="7564">7564</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="cherryview_rps_max_freq" title='cherryview_rps_max_freq' data-type='int cherryview_rps_max_freq(struct drm_i915_private * dev_priv)' data-ref="cherryview_rps_max_freq" data-ref-filename="cherryview_rps_max_freq">cherryview_rps_max_freq</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="1214dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1214dev_priv" data-ref-filename="1214dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7565">7565</th><td>{</td></tr>
<tr><th id="7566">7566</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="1215val" title='val' data-type='u32' data-ref="1215val" data-ref-filename="1215val">val</dfn>, <dfn class="local col6 decl" id="1216rp0" title='rp0' data-type='u32' data-ref="1216rp0" data-ref-filename="1216rp0">rp0</dfn>;</td></tr>
<tr><th id="7567">7567</th><td></td></tr>
<tr><th id="7568">7568</th><td>	<a class="local col5 ref" href="#1215val" title='val' data-ref="1215val" data-ref-filename="1215val">val</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col4 ref" href="#1214dev_priv" title='dev_priv' data-ref="1214dev_priv" data-ref-filename="1214dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1216" title="0x136" data-ref="_M/FB_GFX_FMAX_AT_VMAX_FUSE">FB_GFX_FMAX_AT_VMAX_FUSE</a>);</td></tr>
<tr><th id="7569">7569</th><td></td></tr>
<tr><th id="7570">7570</th><td>	<b>switch</b> (<a class="macro" href="i915_drv.h.html#2003" title="(&amp;(dev_priv)-&gt;__runtime)" data-ref="_M/RUNTIME_INFO">RUNTIME_INFO</a>(<a class="local col4 ref" href="#1214dev_priv" title='dev_priv' data-ref="1214dev_priv" data-ref-filename="1214dev_priv">dev_priv</a>)-&gt;<a class="ref field" href="intel_device_info.h.html#intel_runtime_info::sseu" title='intel_runtime_info::sseu' data-ref="intel_runtime_info::sseu" data-ref-filename="intel_runtime_info..sseu">sseu</a>.<a class="ref field" href="gt/intel_sseu.h.html#sseu_dev_info::eu_total" title='sseu_dev_info::eu_total' data-ref="sseu_dev_info::eu_total" data-ref-filename="sseu_dev_info..eu_total">eu_total</a>) {</td></tr>
<tr><th id="7571">7571</th><td>	<b>case</b> <var>8</var>:</td></tr>
<tr><th id="7572">7572</th><td>		<i>/* (2 * 4) config */</i></td></tr>
<tr><th id="7573">7573</th><td>		<a class="local col6 ref" href="#1216rp0" title='rp0' data-ref="1216rp0" data-ref-filename="1216rp0">rp0</a> = (<a class="local col5 ref" href="#1215val" title='val' data-ref="1215val" data-ref-filename="1215val">val</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#1218" title="24" data-ref="_M/FB_GFX_FMAX_AT_VMAX_2SS4EU_FUSE_SHIFT">FB_GFX_FMAX_AT_VMAX_2SS4EU_FUSE_SHIFT</a>);</td></tr>
<tr><th id="7574">7574</th><td>		<b>break</b>;</td></tr>
<tr><th id="7575">7575</th><td>	<b>case</b> <var>12</var>:</td></tr>
<tr><th id="7576">7576</th><td>		<i>/* (2 * 6) config */</i></td></tr>
<tr><th id="7577">7577</th><td>		<a class="local col6 ref" href="#1216rp0" title='rp0' data-ref="1216rp0" data-ref-filename="1216rp0">rp0</a> = (<a class="local col5 ref" href="#1215val" title='val' data-ref="1215val" data-ref-filename="1215val">val</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#1219" title="16" data-ref="_M/FB_GFX_FMAX_AT_VMAX_2SS6EU_FUSE_SHIFT">FB_GFX_FMAX_AT_VMAX_2SS6EU_FUSE_SHIFT</a>);</td></tr>
<tr><th id="7578">7578</th><td>		<b>break</b>;</td></tr>
<tr><th id="7579">7579</th><td>	<b>case</b> <var>16</var>:</td></tr>
<tr><th id="7580">7580</th><td>		<i>/* (2 * 8) config */</i></td></tr>
<tr><th id="7581">7581</th><td>	<b>default</b>:</td></tr>
<tr><th id="7582">7582</th><td>		<i>/* Setting (2 * 8) Min RP0 for any other combination */</i></td></tr>
<tr><th id="7583">7583</th><td>		<a class="local col6 ref" href="#1216rp0" title='rp0' data-ref="1216rp0" data-ref-filename="1216rp0">rp0</a> = (<a class="local col5 ref" href="#1215val" title='val' data-ref="1215val" data-ref-filename="1215val">val</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#1220" title="8" data-ref="_M/FB_GFX_FMAX_AT_VMAX_2SS8EU_FUSE_SHIFT">FB_GFX_FMAX_AT_VMAX_2SS8EU_FUSE_SHIFT</a>);</td></tr>
<tr><th id="7584">7584</th><td>		<b>break</b>;</td></tr>
<tr><th id="7585">7585</th><td>	}</td></tr>
<tr><th id="7586">7586</th><td></td></tr>
<tr><th id="7587">7587</th><td>	<a class="local col6 ref" href="#1216rp0" title='rp0' data-ref="1216rp0" data-ref-filename="1216rp0">rp0</a> = (<a class="local col6 ref" href="#1216rp0" title='rp0' data-ref="1216rp0" data-ref-filename="1216rp0">rp0</a> &amp; <a class="macro" href="i915_reg.h.html#1217" title="0xff" data-ref="_M/FB_GFX_FREQ_FUSE_MASK">FB_GFX_FREQ_FUSE_MASK</a>);</td></tr>
<tr><th id="7588">7588</th><td></td></tr>
<tr><th id="7589">7589</th><td>	<b>return</b> <a class="local col6 ref" href="#1216rp0" title='rp0' data-ref="1216rp0" data-ref-filename="1216rp0">rp0</a>;</td></tr>
<tr><th id="7590">7590</th><td>}</td></tr>
<tr><th id="7591">7591</th><td></td></tr>
<tr><th id="7592">7592</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="cherryview_rps_rpe_freq" title='cherryview_rps_rpe_freq' data-type='int cherryview_rps_rpe_freq(struct drm_i915_private * dev_priv)' data-ref="cherryview_rps_rpe_freq" data-ref-filename="cherryview_rps_rpe_freq">cherryview_rps_rpe_freq</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="1217dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1217dev_priv" data-ref-filename="1217dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7593">7593</th><td>{</td></tr>
<tr><th id="7594">7594</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col8 decl" id="1218val" title='val' data-type='u32' data-ref="1218val" data-ref-filename="1218val">val</dfn>, <dfn class="local col9 decl" id="1219rpe" title='rpe' data-type='u32' data-ref="1219rpe" data-ref-filename="1219rpe">rpe</dfn>;</td></tr>
<tr><th id="7595">7595</th><td></td></tr>
<tr><th id="7596">7596</th><td>	<a class="local col8 ref" href="#1218val" title='val' data-ref="1218val" data-ref-filename="1218val">val</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col7 ref" href="#1217dev_priv" title='dev_priv' data-ref="1217dev_priv" data-ref-filename="1217dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1236" title="0xdf" data-ref="_M/PUNIT_GPU_DUTYCYCLE_REG">PUNIT_GPU_DUTYCYCLE_REG</a>);</td></tr>
<tr><th id="7597">7597</th><td>	<a class="local col9 ref" href="#1219rpe" title='rpe' data-ref="1219rpe" data-ref-filename="1219rpe">rpe</a> = (<a class="local col8 ref" href="#1218val" title='val' data-ref="1218val" data-ref-filename="1218val">val</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#1237" title="8" data-ref="_M/PUNIT_GPU_DUTYCYCLE_RPE_FREQ_SHIFT">PUNIT_GPU_DUTYCYCLE_RPE_FREQ_SHIFT</a>) &amp; <a class="macro" href="i915_reg.h.html#1238" title="0xff" data-ref="_M/PUNIT_GPU_DUTYCYCLE_RPE_FREQ_MASK">PUNIT_GPU_DUTYCYCLE_RPE_FREQ_MASK</a>;</td></tr>
<tr><th id="7598">7598</th><td></td></tr>
<tr><th id="7599">7599</th><td>	<b>return</b> <a class="local col9 ref" href="#1219rpe" title='rpe' data-ref="1219rpe" data-ref-filename="1219rpe">rpe</a>;</td></tr>
<tr><th id="7600">7600</th><td>}</td></tr>
<tr><th id="7601">7601</th><td></td></tr>
<tr><th id="7602">7602</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="cherryview_rps_guar_freq" title='cherryview_rps_guar_freq' data-type='int cherryview_rps_guar_freq(struct drm_i915_private * dev_priv)' data-ref="cherryview_rps_guar_freq" data-ref-filename="cherryview_rps_guar_freq">cherryview_rps_guar_freq</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="1220dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1220dev_priv" data-ref-filename="1220dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7603">7603</th><td>{</td></tr>
<tr><th id="7604">7604</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="1221val" title='val' data-type='u32' data-ref="1221val" data-ref-filename="1221val">val</dfn>, <dfn class="local col2 decl" id="1222rp1" title='rp1' data-type='u32' data-ref="1222rp1" data-ref-filename="1222rp1">rp1</dfn>;</td></tr>
<tr><th id="7605">7605</th><td></td></tr>
<tr><th id="7606">7606</th><td>	<a class="local col1 ref" href="#1221val" title='val' data-ref="1221val" data-ref-filename="1221val">val</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col0 ref" href="#1220dev_priv" title='dev_priv' data-ref="1220dev_priv" data-ref-filename="1220dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1216" title="0x136" data-ref="_M/FB_GFX_FMAX_AT_VMAX_FUSE">FB_GFX_FMAX_AT_VMAX_FUSE</a>);</td></tr>
<tr><th id="7607">7607</th><td>	<a class="local col2 ref" href="#1222rp1" title='rp1' data-ref="1222rp1" data-ref-filename="1222rp1">rp1</a> = (<a class="local col1 ref" href="#1221val" title='val' data-ref="1221val" data-ref-filename="1221val">val</a> &amp; <a class="macro" href="i915_reg.h.html#1217" title="0xff" data-ref="_M/FB_GFX_FREQ_FUSE_MASK">FB_GFX_FREQ_FUSE_MASK</a>);</td></tr>
<tr><th id="7608">7608</th><td></td></tr>
<tr><th id="7609">7609</th><td>	<b>return</b> <a class="local col2 ref" href="#1222rp1" title='rp1' data-ref="1222rp1" data-ref-filename="1222rp1">rp1</a>;</td></tr>
<tr><th id="7610">7610</th><td>}</td></tr>
<tr><th id="7611">7611</th><td></td></tr>
<tr><th id="7612">7612</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="tu decl def fn" id="cherryview_rps_min_freq" title='cherryview_rps_min_freq' data-type='u32 cherryview_rps_min_freq(struct drm_i915_private * dev_priv)' data-ref="cherryview_rps_min_freq" data-ref-filename="cherryview_rps_min_freq">cherryview_rps_min_freq</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="1223dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1223dev_priv" data-ref-filename="1223dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7613">7613</th><td>{</td></tr>
<tr><th id="7614">7614</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="1224val" title='val' data-type='u32' data-ref="1224val" data-ref-filename="1224val">val</dfn>, <dfn class="local col5 decl" id="1225rpn" title='rpn' data-type='u32' data-ref="1225rpn" data-ref-filename="1225rpn">rpn</dfn>;</td></tr>
<tr><th id="7615">7615</th><td></td></tr>
<tr><th id="7616">7616</th><td>	<a class="local col4 ref" href="#1224val" title='val' data-ref="1224val" data-ref-filename="1224val">val</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col3 ref" href="#1223dev_priv" title='dev_priv' data-ref="1223dev_priv" data-ref-filename="1223dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1222" title="0x137" data-ref="_M/FB_GFX_FMIN_AT_VMIN_FUSE">FB_GFX_FMIN_AT_VMIN_FUSE</a>);</td></tr>
<tr><th id="7617">7617</th><td>	<a class="local col5 ref" href="#1225rpn" title='rpn' data-ref="1225rpn" data-ref-filename="1225rpn">rpn</a> = ((<a class="local col4 ref" href="#1224val" title='val' data-ref="1224val" data-ref-filename="1224val">val</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#1223" title="8" data-ref="_M/FB_GFX_FMIN_AT_VMIN_FUSE_SHIFT">FB_GFX_FMIN_AT_VMIN_FUSE_SHIFT</a>) &amp;</td></tr>
<tr><th id="7618">7618</th><td>		       <a class="macro" href="i915_reg.h.html#1217" title="0xff" data-ref="_M/FB_GFX_FREQ_FUSE_MASK">FB_GFX_FREQ_FUSE_MASK</a>);</td></tr>
<tr><th id="7619">7619</th><td></td></tr>
<tr><th id="7620">7620</th><td>	<b>return</b> <a class="local col5 ref" href="#1225rpn" title='rpn' data-ref="1225rpn" data-ref-filename="1225rpn">rpn</a>;</td></tr>
<tr><th id="7621">7621</th><td>}</td></tr>
<tr><th id="7622">7622</th><td></td></tr>
<tr><th id="7623">7623</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="valleyview_rps_guar_freq" title='valleyview_rps_guar_freq' data-type='int valleyview_rps_guar_freq(struct drm_i915_private * dev_priv)' data-ref="valleyview_rps_guar_freq" data-ref-filename="valleyview_rps_guar_freq">valleyview_rps_guar_freq</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1226dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1226dev_priv" data-ref-filename="1226dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7624">7624</th><td>{</td></tr>
<tr><th id="7625">7625</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col7 decl" id="1227val" title='val' data-type='u32' data-ref="1227val" data-ref-filename="1227val">val</dfn>, <dfn class="local col8 decl" id="1228rp1" title='rp1' data-type='u32' data-ref="1228rp1" data-ref-filename="1228rp1">rp1</dfn>;</td></tr>
<tr><th id="7626">7626</th><td></td></tr>
<tr><th id="7627">7627</th><td>	<a class="local col7 ref" href="#1227val" title='val' data-ref="1227val" data-ref-filename="1227val">val</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_nc_read" title='vlv_nc_read' data-ref="vlv_nc_read" data-ref-filename="vlv_nc_read">vlv_nc_read</a>(<a class="local col6 ref" href="#1226dev_priv" title='dev_priv' data-ref="1226dev_priv" data-ref-filename="1226dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1240" title="0x1c" data-ref="_M/IOSF_NC_FB_GFX_FREQ_FUSE">IOSF_NC_FB_GFX_FREQ_FUSE</a>);</td></tr>
<tr><th id="7628">7628</th><td></td></tr>
<tr><th id="7629">7629</th><td>	<a class="local col8 ref" href="#1228rp1" title='rp1' data-ref="1228rp1" data-ref-filename="1228rp1">rp1</a> = (<a class="local col7 ref" href="#1227val" title='val' data-ref="1227val" data-ref-filename="1227val">val</a> &amp; <a class="macro" href="i915_reg.h.html#1244" title="0x0007f800" data-ref="_M/FB_GFX_FGUARANTEED_FREQ_FUSE_MASK">FB_GFX_FGUARANTEED_FREQ_FUSE_MASK</a>) &gt;&gt; <a class="macro" href="i915_reg.h.html#1243" title="11" data-ref="_M/FB_GFX_FGUARANTEED_FREQ_FUSE_SHIFT">FB_GFX_FGUARANTEED_FREQ_FUSE_SHIFT</a>;</td></tr>
<tr><th id="7630">7630</th><td></td></tr>
<tr><th id="7631">7631</th><td>	<b>return</b> <a class="local col8 ref" href="#1228rp1" title='rp1' data-ref="1228rp1" data-ref-filename="1228rp1">rp1</a>;</td></tr>
<tr><th id="7632">7632</th><td>}</td></tr>
<tr><th id="7633">7633</th><td></td></tr>
<tr><th id="7634">7634</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="valleyview_rps_max_freq" title='valleyview_rps_max_freq' data-type='int valleyview_rps_max_freq(struct drm_i915_private * dev_priv)' data-ref="valleyview_rps_max_freq" data-ref-filename="valleyview_rps_max_freq">valleyview_rps_max_freq</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="1229dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1229dev_priv" data-ref-filename="1229dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7635">7635</th><td>{</td></tr>
<tr><th id="7636">7636</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="1230val" title='val' data-type='u32' data-ref="1230val" data-ref-filename="1230val">val</dfn>, <dfn class="local col1 decl" id="1231rp0" title='rp0' data-type='u32' data-ref="1231rp0" data-ref-filename="1231rp0">rp0</dfn>;</td></tr>
<tr><th id="7637">7637</th><td></td></tr>
<tr><th id="7638">7638</th><td>	<a class="local col0 ref" href="#1230val" title='val' data-ref="1230val" data-ref-filename="1230val">val</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_nc_read" title='vlv_nc_read' data-ref="vlv_nc_read" data-ref-filename="vlv_nc_read">vlv_nc_read</a>(<a class="local col9 ref" href="#1229dev_priv" title='dev_priv' data-ref="1229dev_priv" data-ref-filename="1229dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1240" title="0x1c" data-ref="_M/IOSF_NC_FB_GFX_FREQ_FUSE">IOSF_NC_FB_GFX_FREQ_FUSE</a>);</td></tr>
<tr><th id="7639">7639</th><td></td></tr>
<tr><th id="7640">7640</th><td>	<a class="local col1 ref" href="#1231rp0" title='rp0' data-ref="1231rp0" data-ref-filename="1231rp0">rp0</a> = (<a class="local col0 ref" href="#1230val" title='val' data-ref="1230val" data-ref-filename="1230val">val</a> &amp; <a class="macro" href="i915_reg.h.html#1242" title="0x000007f8" data-ref="_M/FB_GFX_MAX_FREQ_FUSE_MASK">FB_GFX_MAX_FREQ_FUSE_MASK</a>) &gt;&gt; <a class="macro" href="i915_reg.h.html#1241" title="3" data-ref="_M/FB_GFX_MAX_FREQ_FUSE_SHIFT">FB_GFX_MAX_FREQ_FUSE_SHIFT</a>;</td></tr>
<tr><th id="7641">7641</th><td>	<i>/* Clamp to max */</i></td></tr>
<tr><th id="7642">7642</th><td>	<a class="local col1 ref" href="#1231rp0" title='rp0' data-ref="1231rp0" data-ref-filename="1231rp0">rp0</a> = <a class="macro" href="../../../../include/linux/kernel.h.html#913" title="__builtin_choose_expr(((!!(sizeof((typeof((u32)(rp0)) *)1 == (typeof((u32)(0xea)) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((u32)(rp0)) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((u32)(0xea)) * 0l)) : (int *)8))))), (((u32)(rp0)) &lt; ((u32)(0xea)) ? ((u32)(rp0)) : ((u32)(0xea))), ({ typeof((u32)(rp0)) __UNIQUE_ID___x477 = ((u32)(rp0)); typeof((u32)(0xea)) __UNIQUE_ID___y478 = ((u32)(0xea)); ((__UNIQUE_ID___x477) &lt; (__UNIQUE_ID___y478) ? (__UNIQUE_ID___x477) : (__UNIQUE_ID___y478)); }))" data-ref="_M/min_t">min_t</a>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>, <a class="local col1 ref" href="#1231rp0" title='rp0' data-ref="1231rp0" data-ref-filename="1231rp0">rp0</a>, <var>0xea</var>);</td></tr>
<tr><th id="7643">7643</th><td></td></tr>
<tr><th id="7644">7644</th><td>	<b>return</b> <a class="local col1 ref" href="#1231rp0" title='rp0' data-ref="1231rp0" data-ref-filename="1231rp0">rp0</a>;</td></tr>
<tr><th id="7645">7645</th><td>}</td></tr>
<tr><th id="7646">7646</th><td></td></tr>
<tr><th id="7647">7647</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="valleyview_rps_rpe_freq" title='valleyview_rps_rpe_freq' data-type='int valleyview_rps_rpe_freq(struct drm_i915_private * dev_priv)' data-ref="valleyview_rps_rpe_freq" data-ref-filename="valleyview_rps_rpe_freq">valleyview_rps_rpe_freq</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="1232dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1232dev_priv" data-ref-filename="1232dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7648">7648</th><td>{</td></tr>
<tr><th id="7649">7649</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col3 decl" id="1233val" title='val' data-type='u32' data-ref="1233val" data-ref-filename="1233val">val</dfn>, <dfn class="local col4 decl" id="1234rpe" title='rpe' data-type='u32' data-ref="1234rpe" data-ref-filename="1234rpe">rpe</dfn>;</td></tr>
<tr><th id="7650">7650</th><td></td></tr>
<tr><th id="7651">7651</th><td>	<a class="local col3 ref" href="#1233val" title='val' data-ref="1233val" data-ref-filename="1233val">val</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_nc_read" title='vlv_nc_read' data-ref="vlv_nc_read" data-ref-filename="vlv_nc_read">vlv_nc_read</a>(<a class="local col2 ref" href="#1232dev_priv" title='dev_priv' data-ref="1232dev_priv" data-ref-filename="1232dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1247" title="0x30" data-ref="_M/IOSF_NC_FB_GFX_FMAX_FUSE_LO">IOSF_NC_FB_GFX_FMAX_FUSE_LO</a>);</td></tr>
<tr><th id="7652">7652</th><td>	<a class="local col4 ref" href="#1234rpe" title='rpe' data-ref="1234rpe" data-ref-filename="1234rpe">rpe</a> = (<a class="local col3 ref" href="#1233val" title='val' data-ref="1233val" data-ref-filename="1233val">val</a> &amp; <a class="macro" href="i915_reg.h.html#1249" title="0xf8000000" data-ref="_M/FB_FMAX_VMIN_FREQ_LO_MASK">FB_FMAX_VMIN_FREQ_LO_MASK</a>) &gt;&gt; <a class="macro" href="i915_reg.h.html#1248" title="27" data-ref="_M/FB_FMAX_VMIN_FREQ_LO_SHIFT">FB_FMAX_VMIN_FREQ_LO_SHIFT</a>;</td></tr>
<tr><th id="7653">7653</th><td>	<a class="local col3 ref" href="#1233val" title='val' data-ref="1233val" data-ref-filename="1233val">val</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_nc_read" title='vlv_nc_read' data-ref="vlv_nc_read" data-ref-filename="vlv_nc_read">vlv_nc_read</a>(<a class="local col2 ref" href="#1232dev_priv" title='dev_priv' data-ref="1232dev_priv" data-ref-filename="1232dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1245" title="0x34" data-ref="_M/IOSF_NC_FB_GFX_FMAX_FUSE_HI">IOSF_NC_FB_GFX_FMAX_FUSE_HI</a>);</td></tr>
<tr><th id="7654">7654</th><td>	<a class="local col4 ref" href="#1234rpe" title='rpe' data-ref="1234rpe" data-ref-filename="1234rpe">rpe</a> |= (<a class="local col3 ref" href="#1233val" title='val' data-ref="1233val" data-ref-filename="1233val">val</a> &amp; <a class="macro" href="i915_reg.h.html#1246" title="0x00000007" data-ref="_M/FB_FMAX_VMIN_FREQ_HI_MASK">FB_FMAX_VMIN_FREQ_HI_MASK</a>) &lt;&lt; <var>5</var>;</td></tr>
<tr><th id="7655">7655</th><td></td></tr>
<tr><th id="7656">7656</th><td>	<b>return</b> <a class="local col4 ref" href="#1234rpe" title='rpe' data-ref="1234rpe" data-ref-filename="1234rpe">rpe</a>;</td></tr>
<tr><th id="7657">7657</th><td>}</td></tr>
<tr><th id="7658">7658</th><td></td></tr>
<tr><th id="7659">7659</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="valleyview_rps_min_freq" title='valleyview_rps_min_freq' data-type='int valleyview_rps_min_freq(struct drm_i915_private * dev_priv)' data-ref="valleyview_rps_min_freq" data-ref-filename="valleyview_rps_min_freq">valleyview_rps_min_freq</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="1235dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1235dev_priv" data-ref-filename="1235dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7660">7660</th><td>{</td></tr>
<tr><th id="7661">7661</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="1236val" title='val' data-type='u32' data-ref="1236val" data-ref-filename="1236val">val</dfn>;</td></tr>
<tr><th id="7662">7662</th><td></td></tr>
<tr><th id="7663">7663</th><td>	<a class="local col6 ref" href="#1236val" title='val' data-ref="1236val" data-ref-filename="1236val">val</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col5 ref" href="#1235dev_priv" title='dev_priv' data-ref="1235dev_priv" data-ref-filename="1235dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1205" title="0xd3" data-ref="_M/PUNIT_REG_GPU_LFM">PUNIT_REG_GPU_LFM</a>) &amp; <var>0xff</var>;</td></tr>
<tr><th id="7664">7664</th><td>	<i>/*</i></td></tr>
<tr><th id="7665">7665</th><td><i>	 * According to the BYT Punit GPU turbo HAS 1.1.6.3 the minimum value</i></td></tr>
<tr><th id="7666">7666</th><td><i>	 * for the minimum frequency in GPLL mode is 0xc1. Contrary to this on</i></td></tr>
<tr><th id="7667">7667</th><td><i>	 * a BYT-M B0 the above register contains 0xbf. Moreover when setting</i></td></tr>
<tr><th id="7668">7668</th><td><i>	 * a frequency Punit will not allow values below 0xc0. Clamp it 0xc0</i></td></tr>
<tr><th id="7669">7669</th><td><i>	 * to make sure it matches what Punit accepts.</i></td></tr>
<tr><th id="7670">7670</th><td><i>	 */</i></td></tr>
<tr><th id="7671">7671</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/kernel.h.html#921" title="__builtin_choose_expr(((!!(sizeof((typeof((u32)(val)) *)1 == (typeof((u32)(0xc0)) *)1))) &amp;&amp; ((sizeof(int) == sizeof(*(8 ? ((void *)((long)((u32)(val)) * 0l)) : (int *)8))) &amp;&amp; (sizeof(int) == sizeof(*(8 ? ((void *)((long)((u32)(0xc0)) * 0l)) : (int *)8))))), (((u32)(val)) &gt; ((u32)(0xc0)) ? ((u32)(val)) : ((u32)(0xc0))), ({ typeof((u32)(val)) __UNIQUE_ID___x481 = ((u32)(val)); typeof((u32)(0xc0)) __UNIQUE_ID___y482 = ((u32)(0xc0)); ((__UNIQUE_ID___x481) &gt; (__UNIQUE_ID___y482) ? (__UNIQUE_ID___x481) : (__UNIQUE_ID___y482)); }))" data-ref="_M/max_t">max_t</a>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>, <a class="local col6 ref" href="#1236val" title='val' data-ref="1236val" data-ref-filename="1236val">val</a>, <var>0xc0</var>);</td></tr>
<tr><th id="7672">7672</th><td>}</td></tr>
<tr><th id="7673">7673</th><td></td></tr>
<tr><th id="7674">7674</th><td><i  data-doc="valleyview_check_pctx">/* Check that the pctx buffer wasn't move under us. */</i></td></tr>
<tr><th id="7675">7675</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="valleyview_check_pctx" title='valleyview_check_pctx' data-type='void valleyview_check_pctx(struct drm_i915_private * dev_priv)' data-ref="valleyview_check_pctx" data-ref-filename="valleyview_check_pctx">valleyview_check_pctx</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="1237dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1237dev_priv" data-ref-filename="1237dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7676">7676</th><td>{</td></tr>
<tr><th id="7677">7677</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col8 decl" id="1238pctx_addr" title='pctx_addr' data-type='unsigned long' data-ref="1238pctx_addr" data-ref-filename="1238pctx_addr">pctx_addr</dfn> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x2120) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#2742" title="((const i915_reg_t){ .reg = (0x180000 + 0x2120) })" data-ref="_M/VLV_PCBR">VLV_PCBR</a>) &amp; ~<var>4095</var>;</td></tr>
<tr><th id="7678">7678</th><td></td></tr>
<tr><th id="7679">7679</th><td>	<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((pctx_addr != dev_priv-&gt;dsm.start + dev_priv-&gt;vlv_pctx-&gt;stolen-&gt;start)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;pctx_addr != dev_priv-&gt;dsm.start + dev_priv-&gt;vlv_pctx-&gt;stolen-&gt;start&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (7680), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (485)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col8 ref" href="#1238pctx_addr" title='pctx_addr' data-ref="1238pctx_addr" data-ref-filename="1238pctx_addr">pctx_addr</a> != <a class="local col7 ref" href="#1237dev_priv" title='dev_priv' data-ref="1237dev_priv" data-ref-filename="1237dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::dsm" title='drm_i915_private::dsm' data-ref="drm_i915_private::dsm" data-ref-filename="drm_i915_private..dsm">dsm</a>.<a class="ref field" href="../../../../include/linux/ioport.h.html#resource::start" title='resource::start' data-ref="resource::start" data-ref-filename="resource..start">start</a> +</td></tr>
<tr><th id="7680">7680</th><td>			     <a class="local col7 ref" href="#1237dev_priv" title='dev_priv' data-ref="1237dev_priv" data-ref-filename="1237dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::vlv_pctx" title='drm_i915_private::vlv_pctx' data-ref="drm_i915_private::vlv_pctx" data-ref-filename="drm_i915_private..vlv_pctx">vlv_pctx</a>-&gt;<a class="ref field" href="gem/i915_gem_object_types.h.html#drm_i915_gem_object::stolen" title='drm_i915_gem_object::stolen' data-ref="drm_i915_gem_object::stolen" data-ref-filename="drm_i915_gem_object..stolen">stolen</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_mm.h.html#drm_mm_node::start" title='drm_mm_node::start' data-ref="drm_mm_node::start" data-ref-filename="drm_mm_node..start">start</a>);</td></tr>
<tr><th id="7681">7681</th><td>}</td></tr>
<tr><th id="7682">7682</th><td></td></tr>
<tr><th id="7683">7683</th><td></td></tr>
<tr><th id="7684">7684</th><td><i  data-doc="cherryview_check_pctx">/* Check that the pcbr address is not empty. */</i></td></tr>
<tr><th id="7685">7685</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cherryview_check_pctx" title='cherryview_check_pctx' data-type='void cherryview_check_pctx(struct drm_i915_private * dev_priv)' data-ref="cherryview_check_pctx" data-ref-filename="cherryview_check_pctx">cherryview_check_pctx</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="1239dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1239dev_priv" data-ref-filename="1239dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7686">7686</th><td>{</td></tr>
<tr><th id="7687">7687</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col0 decl" id="1240pctx_addr" title='pctx_addr' data-type='unsigned long' data-ref="1240pctx_addr" data-ref-filename="1240pctx_addr">pctx_addr</dfn> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x2120) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#2742" title="((const i915_reg_t){ .reg = (0x180000 + 0x2120) })" data-ref="_M/VLV_PCBR">VLV_PCBR</a>) &amp; ~<var>4095</var>;</td></tr>
<tr><th id="7688">7688</th><td></td></tr>
<tr><th id="7689">7689</th><td>	<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!(((pctx_addr &gt;&gt; 12) == 0)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;(pctx_addr &gt;&gt; 12) == 0&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (7689), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (487)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>((<a class="local col0 ref" href="#1240pctx_addr" title='pctx_addr' data-ref="1240pctx_addr" data-ref-filename="1240pctx_addr">pctx_addr</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#2743" title="12" data-ref="_M/VLV_PCBR_ADDR_SHIFT">VLV_PCBR_ADDR_SHIFT</a>) == <var>0</var>);</td></tr>
<tr><th id="7690">7690</th><td>}</td></tr>
<tr><th id="7691">7691</th><td></td></tr>
<tr><th id="7692">7692</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cherryview_setup_pctx" title='cherryview_setup_pctx' data-type='void cherryview_setup_pctx(struct drm_i915_private * dev_priv)' data-ref="cherryview_setup_pctx" data-ref-filename="cherryview_setup_pctx">cherryview_setup_pctx</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="1241dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1241dev_priv" data-ref-filename="1241dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7693">7693</th><td>{</td></tr>
<tr><th id="7694">7694</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#resource_size_t" title='resource_size_t' data-type='phys_addr_t' data-ref="resource_size_t" data-ref-filename="resource_size_t">resource_size_t</a> <dfn class="local col2 decl" id="1242pctx_paddr" title='pctx_paddr' data-type='resource_size_t' data-ref="1242pctx_paddr" data-ref-filename="1242pctx_paddr">pctx_paddr</dfn>, <dfn class="local col3 decl" id="1243paddr" title='paddr' data-type='resource_size_t' data-ref="1243paddr" data-ref-filename="1243paddr">paddr</dfn>;</td></tr>
<tr><th id="7695">7695</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#resource_size_t" title='resource_size_t' data-type='phys_addr_t' data-ref="resource_size_t" data-ref-filename="resource_size_t">resource_size_t</a> <dfn class="local col4 decl" id="1244pctx_size" title='pctx_size' data-type='resource_size_t' data-ref="1244pctx_size" data-ref-filename="1244pctx_size">pctx_size</dfn> = <var>32</var>*<var>1024</var>;</td></tr>
<tr><th id="7696">7696</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="1245pcbr" title='pcbr' data-type='u32' data-ref="1245pcbr" data-ref-filename="1245pcbr">pcbr</dfn>;</td></tr>
<tr><th id="7697">7697</th><td></td></tr>
<tr><th id="7698">7698</th><td>	<a class="local col5 ref" href="#1245pcbr" title='pcbr' data-ref="1245pcbr" data-ref-filename="1245pcbr">pcbr</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x2120) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#2742" title="((const i915_reg_t){ .reg = (0x180000 + 0x2120) })" data-ref="_M/VLV_PCBR">VLV_PCBR</a>);</td></tr>
<tr><th id="7699">7699</th><td>	<b>if</b> ((<a class="local col5 ref" href="#1245pcbr" title='pcbr' data-ref="1245pcbr" data-ref-filename="1245pcbr">pcbr</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#2743" title="12" data-ref="_M/VLV_PCBR_ADDR_SHIFT">VLV_PCBR_ADDR_SHIFT</a>) == <var>0</var>) {</td></tr>
<tr><th id="7700">7700</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;BIOS didn&apos;t set up PCBR, fixing up\n&quot;)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"BIOS didn't set up PCBR, fixing up\n"</q>);</td></tr>
<tr><th id="7701">7701</th><td>		<a class="local col3 ref" href="#1243paddr" title='paddr' data-ref="1243paddr" data-ref-filename="1243paddr">paddr</a> = <a class="local col1 ref" href="#1241dev_priv" title='dev_priv' data-ref="1241dev_priv" data-ref-filename="1241dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::dsm" title='drm_i915_private::dsm' data-ref="drm_i915_private::dsm" data-ref-filename="drm_i915_private..dsm">dsm</a>.<a class="ref field" href="../../../../include/linux/ioport.h.html#resource::end" title='resource::end' data-ref="resource::end" data-ref-filename="resource..end">end</a> + <var>1</var> - <a class="local col4 ref" href="#1244pctx_size" title='pctx_size' data-ref="1244pctx_size" data-ref-filename="1244pctx_size">pctx_size</a>;</td></tr>
<tr><th id="7702">7702</th><td>		<a class="macro" href="i915_gem.h.html#56" title="((void)(sizeof(( long)(paddr &gt; ((u32)~0U)))))" data-ref="_M/GEM_BUG_ON">GEM_BUG_ON</a>(<a class="local col3 ref" href="#1243paddr" title='paddr' data-ref="1243paddr" data-ref-filename="1243paddr">paddr</a> &gt; <a class="macro" href="../../../../include/linux/limits.h.html#29" title="((u32)~0U)" data-ref="_M/U32_MAX">U32_MAX</a>);</td></tr>
<tr><th id="7703">7703</th><td></td></tr>
<tr><th id="7704">7704</th><td>		<a class="local col2 ref" href="#1242pctx_paddr" title='pctx_paddr' data-ref="1242pctx_paddr" data-ref-filename="1242pctx_paddr">pctx_paddr</a> = (<a class="local col3 ref" href="#1243paddr" title='paddr' data-ref="1243paddr" data-ref-filename="1243paddr">paddr</a> &amp; (~<var>4095</var>));</td></tr>
<tr><th id="7705">7705</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x2120) })), (pctx_paddr))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2742" title="((const i915_reg_t){ .reg = (0x180000 + 0x2120) })" data-ref="_M/VLV_PCBR">VLV_PCBR</a>, <a class="local col2 ref" href="#1242pctx_paddr" title='pctx_paddr' data-ref="1242pctx_paddr" data-ref-filename="1242pctx_paddr">pctx_paddr</a>);</td></tr>
<tr><th id="7706">7706</th><td>	}</td></tr>
<tr><th id="7707">7707</th><td></td></tr>
<tr><th id="7708">7708</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;PCBR: 0x%08x\n&quot;, intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x2120) }))))" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"PCBR: 0x%08x\n"</q>, I915_READ(VLV_PCBR));</td></tr>
<tr><th id="7709">7709</th><td>}</td></tr>
<tr><th id="7710">7710</th><td></td></tr>
<tr><th id="7711">7711</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="valleyview_setup_pctx" title='valleyview_setup_pctx' data-type='void valleyview_setup_pctx(struct drm_i915_private * dev_priv)' data-ref="valleyview_setup_pctx" data-ref-filename="valleyview_setup_pctx">valleyview_setup_pctx</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1246dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1246dev_priv" data-ref-filename="1246dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7712">7712</th><td>{</td></tr>
<tr><th id="7713">7713</th><td>	<b>struct</b> <a class="type" href="gem/i915_gem_object_types.h.html#drm_i915_gem_object" title='drm_i915_gem_object' data-ref="drm_i915_gem_object" data-ref-filename="drm_i915_gem_object">drm_i915_gem_object</a> *<dfn class="local col7 decl" id="1247pctx" title='pctx' data-type='struct drm_i915_gem_object *' data-ref="1247pctx" data-ref-filename="1247pctx">pctx</dfn>;</td></tr>
<tr><th id="7714">7714</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#resource_size_t" title='resource_size_t' data-type='phys_addr_t' data-ref="resource_size_t" data-ref-filename="resource_size_t">resource_size_t</a> <dfn class="local col8 decl" id="1248pctx_paddr" title='pctx_paddr' data-type='resource_size_t' data-ref="1248pctx_paddr" data-ref-filename="1248pctx_paddr">pctx_paddr</dfn>;</td></tr>
<tr><th id="7715">7715</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#resource_size_t" title='resource_size_t' data-type='phys_addr_t' data-ref="resource_size_t" data-ref-filename="resource_size_t">resource_size_t</a> <dfn class="local col9 decl" id="1249pctx_size" title='pctx_size' data-type='resource_size_t' data-ref="1249pctx_size" data-ref-filename="1249pctx_size">pctx_size</dfn> = <var>24</var>*<var>1024</var>;</td></tr>
<tr><th id="7716">7716</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="1250pcbr" title='pcbr' data-type='u32' data-ref="1250pcbr" data-ref-filename="1250pcbr">pcbr</dfn>;</td></tr>
<tr><th id="7717">7717</th><td></td></tr>
<tr><th id="7718">7718</th><td>	<a class="local col0 ref" href="#1250pcbr" title='pcbr' data-ref="1250pcbr" data-ref-filename="1250pcbr">pcbr</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x2120) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#2742" title="((const i915_reg_t){ .reg = (0x180000 + 0x2120) })" data-ref="_M/VLV_PCBR">VLV_PCBR</a>);</td></tr>
<tr><th id="7719">7719</th><td>	<b>if</b> (<a class="local col0 ref" href="#1250pcbr" title='pcbr' data-ref="1250pcbr" data-ref-filename="1250pcbr">pcbr</a>) {</td></tr>
<tr><th id="7720">7720</th><td>		<i>/* BIOS set it up already, grab the pre-alloc'd space */</i></td></tr>
<tr><th id="7721">7721</th><td>		<a class="typedef" href="../../../../include/linux/types.h.html#resource_size_t" title='resource_size_t' data-type='phys_addr_t' data-ref="resource_size_t" data-ref-filename="resource_size_t">resource_size_t</a> <dfn class="local col1 decl" id="1251pcbr_offset" title='pcbr_offset' data-type='resource_size_t' data-ref="1251pcbr_offset" data-ref-filename="1251pcbr_offset">pcbr_offset</dfn>;</td></tr>
<tr><th id="7722">7722</th><td></td></tr>
<tr><th id="7723">7723</th><td>		<a class="local col1 ref" href="#1251pcbr_offset" title='pcbr_offset' data-ref="1251pcbr_offset" data-ref-filename="1251pcbr_offset">pcbr_offset</a> = (<a class="local col0 ref" href="#1250pcbr" title='pcbr' data-ref="1250pcbr" data-ref-filename="1250pcbr">pcbr</a> &amp; (~<var>4095</var>)) - <a class="local col6 ref" href="#1246dev_priv" title='dev_priv' data-ref="1246dev_priv" data-ref-filename="1246dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::dsm" title='drm_i915_private::dsm' data-ref="drm_i915_private::dsm" data-ref-filename="drm_i915_private..dsm">dsm</a>.<a class="ref field" href="../../../../include/linux/ioport.h.html#resource::start" title='resource::start' data-ref="resource::start" data-ref-filename="resource..start">start</a>;</td></tr>
<tr><th id="7724">7724</th><td>		<a class="local col7 ref" href="#1247pctx" title='pctx' data-ref="1247pctx" data-ref-filename="1247pctx">pctx</a> = <a class="ref fn" href="i915_drv.h.html#i915_gem_object_create_stolen_for_preallocated" title='i915_gem_object_create_stolen_for_preallocated' data-ref="i915_gem_object_create_stolen_for_preallocated" data-ref-filename="i915_gem_object_create_stolen_for_preallocated">i915_gem_object_create_stolen_for_preallocated</a>(<a class="local col6 ref" href="#1246dev_priv" title='dev_priv' data-ref="1246dev_priv" data-ref-filename="1246dev_priv">dev_priv</a>,</td></tr>
<tr><th id="7725">7725</th><td>								      <a class="local col1 ref" href="#1251pcbr_offset" title='pcbr_offset' data-ref="1251pcbr_offset" data-ref-filename="1251pcbr_offset">pcbr_offset</a>,</td></tr>
<tr><th id="7726">7726</th><td>								      <a class="macro" href="i915_drv.h.html#1980" title="((u32)-1)" data-ref="_M/I915_GTT_OFFSET_NONE">I915_GTT_OFFSET_NONE</a>,</td></tr>
<tr><th id="7727">7727</th><td>								      <a class="local col9 ref" href="#1249pctx_size" title='pctx_size' data-ref="1249pctx_size" data-ref-filename="1249pctx_size">pctx_size</a>);</td></tr>
<tr><th id="7728">7728</th><td>		<b>goto</b> <a class="lbl" href="#1252out" data-ref="1252out" data-ref-filename="1252out">out</a>;</td></tr>
<tr><th id="7729">7729</th><td>	}</td></tr>
<tr><th id="7730">7730</th><td></td></tr>
<tr><th id="7731">7731</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;BIOS didn&apos;t set up PCBR, fixing up\n&quot;)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"BIOS didn't set up PCBR, fixing up\n"</q>);</td></tr>
<tr><th id="7732">7732</th><td></td></tr>
<tr><th id="7733">7733</th><td>	<i>/*</i></td></tr>
<tr><th id="7734">7734</th><td><i>	 * From the Gunit register HAS:</i></td></tr>
<tr><th id="7735">7735</th><td><i>	 * The Gfx driver is expected to program this register and ensure</i></td></tr>
<tr><th id="7736">7736</th><td><i>	 * proper allocation within Gfx stolen memory.  For example, this</i></td></tr>
<tr><th id="7737">7737</th><td><i>	 * register should be programmed such than the PCBR range does not</i></td></tr>
<tr><th id="7738">7738</th><td><i>	 * overlap with other ranges, such as the frame buffer, protected</i></td></tr>
<tr><th id="7739">7739</th><td><i>	 * memory, or any other relevant ranges.</i></td></tr>
<tr><th id="7740">7740</th><td><i>	 */</i></td></tr>
<tr><th id="7741">7741</th><td>	<a class="local col7 ref" href="#1247pctx" title='pctx' data-ref="1247pctx" data-ref-filename="1247pctx">pctx</a> = <a class="ref fn" href="i915_drv.h.html#i915_gem_object_create_stolen" title='i915_gem_object_create_stolen' data-ref="i915_gem_object_create_stolen" data-ref-filename="i915_gem_object_create_stolen">i915_gem_object_create_stolen</a>(<a class="local col6 ref" href="#1246dev_priv" title='dev_priv' data-ref="1246dev_priv" data-ref-filename="1246dev_priv">dev_priv</a>, <a class="local col9 ref" href="#1249pctx_size" title='pctx_size' data-ref="1249pctx_size" data-ref-filename="1249pctx_size">pctx_size</a>);</td></tr>
<tr><th id="7742">7742</th><td>	<b>if</b> (!<a class="local col7 ref" href="#1247pctx" title='pctx' data-ref="1247pctx" data-ref-filename="1247pctx">pctx</a>) {</td></tr>
<tr><th id="7743">7743</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#355" title="drm_dbg(0x01, &quot;not enough stolen space for PCTX, disabling\n&quot;)" data-ref="_M/DRM_DEBUG">DRM_DEBUG</a>(<q>"not enough stolen space for PCTX, disabling\n"</q>);</td></tr>
<tr><th id="7744">7744</th><td>		<b>goto</b> <a class="lbl" href="#1252out" data-ref="1252out" data-ref-filename="1252out">out</a>;</td></tr>
<tr><th id="7745">7745</th><td>	}</td></tr>
<tr><th id="7746">7746</th><td></td></tr>
<tr><th id="7747">7747</th><td>	<a class="macro" href="i915_gem.h.html#56" title="((void)(sizeof(( long)(({ typeof((u64)(dev_priv-&gt;dsm.start)) start__ = ((u64)(dev_priv-&gt;dsm.start)); typeof((u64)(pctx-&gt;stolen-&gt;start)) size__ = ((u64)(pctx-&gt;stolen-&gt;start)); typeof((u64)(((u32)~0U))) max__ = ((u64)(((u32)~0U))); (void)(&amp;start__ == &amp;size__); (void)(&amp;start__ == &amp;max__); start__ &gt; max__ || size__ &gt; max__ - start__; })))))" data-ref="_M/GEM_BUG_ON">GEM_BUG_ON</a>(<a class="macro" href="i915_utils.h.html#75" title="({ typeof((u64)(dev_priv-&gt;dsm.start)) start__ = ((u64)(dev_priv-&gt;dsm.start)); typeof((u64)(pctx-&gt;stolen-&gt;start)) size__ = ((u64)(pctx-&gt;stolen-&gt;start)); typeof((u64)(((u32)~0U))) max__ = ((u64)(((u32)~0U))); (void)(&amp;start__ == &amp;size__); (void)(&amp;start__ == &amp;max__); start__ &gt; max__ || size__ &gt; max__ - start__; })" data-ref="_M/range_overflows_t">range_overflows_t</a>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>,</td></tr>
<tr><th id="7748">7748</th><td>				     <a class="local col6 ref" href="#1246dev_priv" title='dev_priv' data-ref="1246dev_priv" data-ref-filename="1246dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::dsm" title='drm_i915_private::dsm' data-ref="drm_i915_private::dsm" data-ref-filename="drm_i915_private..dsm">dsm</a>.<a class="ref field" href="../../../../include/linux/ioport.h.html#resource::start" title='resource::start' data-ref="resource::start" data-ref-filename="resource..start">start</a>,</td></tr>
<tr><th id="7749">7749</th><td>				     <a class="local col7 ref" href="#1247pctx" title='pctx' data-ref="1247pctx" data-ref-filename="1247pctx">pctx</a>-&gt;<a class="ref field" href="gem/i915_gem_object_types.h.html#drm_i915_gem_object::stolen" title='drm_i915_gem_object::stolen' data-ref="drm_i915_gem_object::stolen" data-ref-filename="drm_i915_gem_object..stolen">stolen</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_mm.h.html#drm_mm_node::start" title='drm_mm_node::start' data-ref="drm_mm_node::start" data-ref-filename="drm_mm_node..start">start</a>,</td></tr>
<tr><th id="7750">7750</th><td>				     <a class="macro" href="../../../../include/linux/limits.h.html#29" title="((u32)~0U)" data-ref="_M/U32_MAX">U32_MAX</a>));</td></tr>
<tr><th id="7751">7751</th><td>	<a class="local col8 ref" href="#1248pctx_paddr" title='pctx_paddr' data-ref="1248pctx_paddr" data-ref-filename="1248pctx_paddr">pctx_paddr</a> = <a class="local col6 ref" href="#1246dev_priv" title='dev_priv' data-ref="1246dev_priv" data-ref-filename="1246dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::dsm" title='drm_i915_private::dsm' data-ref="drm_i915_private::dsm" data-ref-filename="drm_i915_private..dsm">dsm</a>.<a class="ref field" href="../../../../include/linux/ioport.h.html#resource::start" title='resource::start' data-ref="resource::start" data-ref-filename="resource..start">start</a> + <a class="local col7 ref" href="#1247pctx" title='pctx' data-ref="1247pctx" data-ref-filename="1247pctx">pctx</a>-&gt;<a class="ref field" href="gem/i915_gem_object_types.h.html#drm_i915_gem_object::stolen" title='drm_i915_gem_object::stolen' data-ref="drm_i915_gem_object::stolen" data-ref-filename="drm_i915_gem_object..stolen">stolen</a>-&gt;<a class="ref field" href="../../../../include/drm/drm_mm.h.html#drm_mm_node::start" title='drm_mm_node::start' data-ref="drm_mm_node::start" data-ref-filename="drm_mm_node..start">start</a>;</td></tr>
<tr><th id="7752">7752</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x2120) })), (pctx_paddr))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2742" title="((const i915_reg_t){ .reg = (0x180000 + 0x2120) })" data-ref="_M/VLV_PCBR">VLV_PCBR</a>, <a class="local col8 ref" href="#1248pctx_paddr" title='pctx_paddr' data-ref="1248pctx_paddr" data-ref-filename="1248pctx_paddr">pctx_paddr</a>);</td></tr>
<tr><th id="7753">7753</th><td></td></tr>
<tr><th id="7754">7754</th><td><dfn class="lbl" id="1252out" data-ref="1252out" data-ref-filename="1252out">out</dfn>:</td></tr>
<tr><th id="7755">7755</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;PCBR: 0x%08x\n&quot;, intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x2120) }))))" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"PCBR: 0x%08x\n"</q>, I915_READ(VLV_PCBR));</td></tr>
<tr><th id="7756">7756</th><td>	<a class="local col6 ref" href="#1246dev_priv" title='dev_priv' data-ref="1246dev_priv" data-ref-filename="1246dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::vlv_pctx" title='drm_i915_private::vlv_pctx' data-ref="drm_i915_private::vlv_pctx" data-ref-filename="drm_i915_private..vlv_pctx">vlv_pctx</a> = <a class="local col7 ref" href="#1247pctx" title='pctx' data-ref="1247pctx" data-ref-filename="1247pctx">pctx</a>;</td></tr>
<tr><th id="7757">7757</th><td>}</td></tr>
<tr><th id="7758">7758</th><td></td></tr>
<tr><th id="7759">7759</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="valleyview_cleanup_pctx" title='valleyview_cleanup_pctx' data-type='void valleyview_cleanup_pctx(struct drm_i915_private * dev_priv)' data-ref="valleyview_cleanup_pctx" data-ref-filename="valleyview_cleanup_pctx">valleyview_cleanup_pctx</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="1253dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1253dev_priv" data-ref-filename="1253dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7760">7760</th><td>{</td></tr>
<tr><th id="7761">7761</th><td>	<b>struct</b> <a class="type" href="gem/i915_gem_object_types.h.html#drm_i915_gem_object" title='drm_i915_gem_object' data-ref="drm_i915_gem_object" data-ref-filename="drm_i915_gem_object">drm_i915_gem_object</a> *<dfn class="local col4 decl" id="1254pctx" title='pctx' data-type='struct drm_i915_gem_object *' data-ref="1254pctx" data-ref-filename="1254pctx">pctx</dfn>;</td></tr>
<tr><th id="7762">7762</th><td></td></tr>
<tr><th id="7763">7763</th><td>	<a class="local col4 ref" href="#1254pctx" title='pctx' data-ref="1254pctx" data-ref-filename="1254pctx">pctx</a> = <a class="macro" href="i915_utils.h.html#143" title="({ typeof(*&amp;dev_priv-&gt;vlv_pctx) __T = *(&amp;dev_priv-&gt;vlv_pctx); *(&amp;dev_priv-&gt;vlv_pctx) = (typeof(*&amp;dev_priv-&gt;vlv_pctx))0; __T; })" data-ref="_M/fetch_and_zero">fetch_and_zero</a>(&amp;<a class="local col3 ref" href="#1253dev_priv" title='dev_priv' data-ref="1253dev_priv" data-ref-filename="1253dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::vlv_pctx" title='drm_i915_private::vlv_pctx' data-ref="drm_i915_private::vlv_pctx" data-ref-filename="drm_i915_private..vlv_pctx">vlv_pctx</a>);</td></tr>
<tr><th id="7764">7764</th><td>	<b>if</b> (<a class="local col4 ref" href="#1254pctx" title='pctx' data-ref="1254pctx" data-ref-filename="1254pctx">pctx</a>)</td></tr>
<tr><th id="7765">7765</th><td>		<a class="ref fn" href="gem/i915_gem_object.h.html#i915_gem_object_put" title='i915_gem_object_put' data-ref="i915_gem_object_put" data-ref-filename="i915_gem_object_put">i915_gem_object_put</a>(<a class="local col4 ref" href="#1254pctx" title='pctx' data-ref="1254pctx" data-ref-filename="1254pctx">pctx</a>);</td></tr>
<tr><th id="7766">7766</th><td>}</td></tr>
<tr><th id="7767">7767</th><td></td></tr>
<tr><th id="7768">7768</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vlv_init_gpll_ref_freq" title='vlv_init_gpll_ref_freq' data-type='void vlv_init_gpll_ref_freq(struct drm_i915_private * dev_priv)' data-ref="vlv_init_gpll_ref_freq" data-ref-filename="vlv_init_gpll_ref_freq">vlv_init_gpll_ref_freq</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="1255dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1255dev_priv" data-ref-filename="1255dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7769">7769</th><td>{</td></tr>
<tr><th id="7770">7770</th><td>	<a class="local col5 ref" href="#1255dev_priv" title='dev_priv' data-ref="1255dev_priv" data-ref-filename="1255dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::gpll_ref_freq" title='intel_rps::gpll_ref_freq' data-ref="intel_rps::gpll_ref_freq" data-ref-filename="intel_rps..gpll_ref_freq">gpll_ref_freq</a> =</td></tr>
<tr><th id="7771">7771</th><td>		<a class="ref fn" href="intel_drv.h.html#vlv_get_cck_clock" title='vlv_get_cck_clock' data-ref="vlv_get_cck_clock" data-ref-filename="vlv_get_cck_clock">vlv_get_cck_clock</a>(<a class="local col5 ref" href="#1255dev_priv" title='dev_priv' data-ref="1255dev_priv" data-ref-filename="1255dev_priv">dev_priv</a>, <q>"GPLL ref"</q>,</td></tr>
<tr><th id="7772">7772</th><td>				  <a class="macro" href="i915_reg.h.html#1291" title="0x67" data-ref="_M/CCK_GPLL_CLOCK_CONTROL">CCK_GPLL_CLOCK_CONTROL</a>,</td></tr>
<tr><th id="7773">7773</th><td>				  <a class="local col5 ref" href="#1255dev_priv" title='dev_priv' data-ref="1255dev_priv" data-ref-filename="1255dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::czclk_freq" title='drm_i915_private::czclk_freq' data-ref="drm_i915_private::czclk_freq" data-ref-filename="drm_i915_private..czclk_freq">czclk_freq</a>);</td></tr>
<tr><th id="7774">7774</th><td></td></tr>
<tr><th id="7775">7775</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;GPLL reference freq: %d kHz\n&quot;, dev_priv-&gt;gt_pm.rps.gpll_ref_freq)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"GPLL reference freq: %d kHz\n"</q>,</td></tr>
<tr><th id="7776">7776</th><td>			 <a class="local col5 ref" href="#1255dev_priv" title='dev_priv' data-ref="1255dev_priv" data-ref-filename="1255dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::gpll_ref_freq" title='intel_rps::gpll_ref_freq' data-ref="intel_rps::gpll_ref_freq" data-ref-filename="intel_rps..gpll_ref_freq">gpll_ref_freq</a>);</td></tr>
<tr><th id="7777">7777</th><td>}</td></tr>
<tr><th id="7778">7778</th><td></td></tr>
<tr><th id="7779">7779</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="valleyview_init_gt_powersave" title='valleyview_init_gt_powersave' data-type='void valleyview_init_gt_powersave(struct drm_i915_private * dev_priv)' data-ref="valleyview_init_gt_powersave" data-ref-filename="valleyview_init_gt_powersave">valleyview_init_gt_powersave</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1256dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7780">7780</th><td>{</td></tr>
<tr><th id="7781">7781</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col7 decl" id="1257rps" title='rps' data-type='struct intel_rps *' data-ref="1257rps" data-ref-filename="1257rps">rps</dfn> = &amp;<a class="local col6 ref" href="#1256dev_priv" title='dev_priv' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="7782">7782</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col8 decl" id="1258val" title='val' data-type='u32' data-ref="1258val" data-ref-filename="1258val">val</dfn>;</td></tr>
<tr><th id="7783">7783</th><td></td></tr>
<tr><th id="7784">7784</th><td>	<a class="tu ref fn" href="#valleyview_setup_pctx" title='valleyview_setup_pctx' data-use='c' data-ref="valleyview_setup_pctx" data-ref-filename="valleyview_setup_pctx">valleyview_setup_pctx</a>(<a class="local col6 ref" href="#1256dev_priv" title='dev_priv' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</a>);</td></tr>
<tr><th id="7785">7785</th><td></td></tr>
<tr><th id="7786">7786</th><td>	<a class="ref fn" href="intel_sideband.h.html#vlv_iosf_sb_get" title='vlv_iosf_sb_get' data-ref="vlv_iosf_sb_get" data-ref-filename="vlv_iosf_sb_get">vlv_iosf_sb_get</a>(<a class="local col6 ref" href="#1256dev_priv" title='dev_priv' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</a>,</td></tr>
<tr><th id="7787">7787</th><td>			<a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_PUNIT))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="intel_sideband.h.html#VLV_IOSF_SB_PUNIT" title='VLV_IOSF_SB_PUNIT' data-ref="VLV_IOSF_SB_PUNIT" data-ref-filename="VLV_IOSF_SB_PUNIT">VLV_IOSF_SB_PUNIT</a>) |</td></tr>
<tr><th id="7788">7788</th><td>			<a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_NC))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="intel_sideband.h.html#VLV_IOSF_SB_NC" title='VLV_IOSF_SB_NC' data-ref="VLV_IOSF_SB_NC" data-ref-filename="VLV_IOSF_SB_NC">VLV_IOSF_SB_NC</a>) |</td></tr>
<tr><th id="7789">7789</th><td>			<a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_CCK))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="intel_sideband.h.html#VLV_IOSF_SB_CCK" title='VLV_IOSF_SB_CCK' data-ref="VLV_IOSF_SB_CCK" data-ref-filename="VLV_IOSF_SB_CCK">VLV_IOSF_SB_CCK</a>));</td></tr>
<tr><th id="7790">7790</th><td></td></tr>
<tr><th id="7791">7791</th><td>	<a class="tu ref fn" href="#vlv_init_gpll_ref_freq" title='vlv_init_gpll_ref_freq' data-use='c' data-ref="vlv_init_gpll_ref_freq" data-ref-filename="vlv_init_gpll_ref_freq">vlv_init_gpll_ref_freq</a>(<a class="local col6 ref" href="#1256dev_priv" title='dev_priv' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</a>);</td></tr>
<tr><th id="7792">7792</th><td></td></tr>
<tr><th id="7793">7793</th><td>	<a class="local col8 ref" href="#1258val" title='val' data-ref="1258val" data-ref-filename="1258val">val</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col6 ref" href="#1256dev_priv" title='dev_priv' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1207" title="0xd8" data-ref="_M/PUNIT_REG_GPU_FREQ_STS">PUNIT_REG_GPU_FREQ_STS</a>);</td></tr>
<tr><th id="7794">7794</th><td>	<b>switch</b> ((<a class="local col8 ref" href="#1258val" title='val' data-ref="1258val" data-ref-filename="1258val">val</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>) {</td></tr>
<tr><th id="7795">7795</th><td>	<b>case</b> <var>0</var>:</td></tr>
<tr><th id="7796">7796</th><td>	<b>case</b> <var>1</var>:</td></tr>
<tr><th id="7797">7797</th><td>		<a class="local col6 ref" href="#1256dev_priv" title='dev_priv' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a> = <var>800</var>;</td></tr>
<tr><th id="7798">7798</th><td>		<b>break</b>;</td></tr>
<tr><th id="7799">7799</th><td>	<b>case</b> <var>2</var>:</td></tr>
<tr><th id="7800">7800</th><td>		<a class="local col6 ref" href="#1256dev_priv" title='dev_priv' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a> = <var>1066</var>;</td></tr>
<tr><th id="7801">7801</th><td>		<b>break</b>;</td></tr>
<tr><th id="7802">7802</th><td>	<b>case</b> <var>3</var>:</td></tr>
<tr><th id="7803">7803</th><td>		<a class="local col6 ref" href="#1256dev_priv" title='dev_priv' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a> = <var>1333</var>;</td></tr>
<tr><th id="7804">7804</th><td>		<b>break</b>;</td></tr>
<tr><th id="7805">7805</th><td>	}</td></tr>
<tr><th id="7806">7806</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;DDR speed: %d MHz\n&quot;, dev_priv-&gt;mem_freq)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"DDR speed: %d MHz\n"</q>, <a class="local col6 ref" href="#1256dev_priv" title='dev_priv' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a>);</td></tr>
<tr><th id="7807">7807</th><td></td></tr>
<tr><th id="7808">7808</th><td>	<a class="local col7 ref" href="#1257rps" title='rps' data-ref="1257rps" data-ref-filename="1257rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a> = <a class="tu ref fn" href="#valleyview_rps_max_freq" title='valleyview_rps_max_freq' data-use='c' data-ref="valleyview_rps_max_freq" data-ref-filename="valleyview_rps_max_freq">valleyview_rps_max_freq</a>(<a class="local col6 ref" href="#1256dev_priv" title='dev_priv' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</a>);</td></tr>
<tr><th id="7809">7809</th><td>	<a class="local col7 ref" href="#1257rps" title='rps' data-ref="1257rps" data-ref-filename="1257rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp0_freq" title='intel_rps::rp0_freq' data-ref="intel_rps::rp0_freq" data-ref-filename="intel_rps..rp0_freq">rp0_freq</a> = <a class="local col7 ref" href="#1257rps" title='rps' data-ref="1257rps" data-ref-filename="1257rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a>;</td></tr>
<tr><th id="7810">7810</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;max GPU freq: %d MHz (%u)\n&quot;, intel_gpu_freq(dev_priv, rps-&gt;max_freq), rps-&gt;max_freq)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"max GPU freq: %d MHz (%u)\n"</q>,</td></tr>
<tr><th id="7811">7811</th><td>			 <a class="ref fn" href="#intel_gpu_freq" title='intel_gpu_freq' data-ref="intel_gpu_freq" data-ref-filename="intel_gpu_freq">intel_gpu_freq</a>(<a class="local col6 ref" href="#1256dev_priv" title='dev_priv' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</a>, <a class="local col7 ref" href="#1257rps" title='rps' data-ref="1257rps" data-ref-filename="1257rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a>),</td></tr>
<tr><th id="7812">7812</th><td>			 <a class="local col7 ref" href="#1257rps" title='rps' data-ref="1257rps" data-ref-filename="1257rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a>);</td></tr>
<tr><th id="7813">7813</th><td></td></tr>
<tr><th id="7814">7814</th><td>	<a class="local col7 ref" href="#1257rps" title='rps' data-ref="1257rps" data-ref-filename="1257rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::efficient_freq" title='intel_rps::efficient_freq' data-ref="intel_rps::efficient_freq" data-ref-filename="intel_rps..efficient_freq">efficient_freq</a> = <a class="tu ref fn" href="#valleyview_rps_rpe_freq" title='valleyview_rps_rpe_freq' data-use='c' data-ref="valleyview_rps_rpe_freq" data-ref-filename="valleyview_rps_rpe_freq">valleyview_rps_rpe_freq</a>(<a class="local col6 ref" href="#1256dev_priv" title='dev_priv' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</a>);</td></tr>
<tr><th id="7815">7815</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;RPe GPU freq: %d MHz (%u)\n&quot;, intel_gpu_freq(dev_priv, rps-&gt;efficient_freq), rps-&gt;efficient_freq)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"RPe GPU freq: %d MHz (%u)\n"</q>,</td></tr>
<tr><th id="7816">7816</th><td>			 <a class="ref fn" href="#intel_gpu_freq" title='intel_gpu_freq' data-ref="intel_gpu_freq" data-ref-filename="intel_gpu_freq">intel_gpu_freq</a>(<a class="local col6 ref" href="#1256dev_priv" title='dev_priv' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</a>, <a class="local col7 ref" href="#1257rps" title='rps' data-ref="1257rps" data-ref-filename="1257rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::efficient_freq" title='intel_rps::efficient_freq' data-ref="intel_rps::efficient_freq" data-ref-filename="intel_rps..efficient_freq">efficient_freq</a>),</td></tr>
<tr><th id="7817">7817</th><td>			 <a class="local col7 ref" href="#1257rps" title='rps' data-ref="1257rps" data-ref-filename="1257rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::efficient_freq" title='intel_rps::efficient_freq' data-ref="intel_rps::efficient_freq" data-ref-filename="intel_rps..efficient_freq">efficient_freq</a>);</td></tr>
<tr><th id="7818">7818</th><td></td></tr>
<tr><th id="7819">7819</th><td>	<a class="local col7 ref" href="#1257rps" title='rps' data-ref="1257rps" data-ref-filename="1257rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp1_freq" title='intel_rps::rp1_freq' data-ref="intel_rps::rp1_freq" data-ref-filename="intel_rps..rp1_freq">rp1_freq</a> = <a class="tu ref fn" href="#valleyview_rps_guar_freq" title='valleyview_rps_guar_freq' data-use='c' data-ref="valleyview_rps_guar_freq" data-ref-filename="valleyview_rps_guar_freq">valleyview_rps_guar_freq</a>(<a class="local col6 ref" href="#1256dev_priv" title='dev_priv' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</a>);</td></tr>
<tr><th id="7820">7820</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;RP1(Guar Freq) GPU freq: %d MHz (%u)\n&quot;, intel_gpu_freq(dev_priv, rps-&gt;rp1_freq), rps-&gt;rp1_freq)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"RP1(Guar Freq) GPU freq: %d MHz (%u)\n"</q>,</td></tr>
<tr><th id="7821">7821</th><td>			 <a class="ref fn" href="#intel_gpu_freq" title='intel_gpu_freq' data-ref="intel_gpu_freq" data-ref-filename="intel_gpu_freq">intel_gpu_freq</a>(<a class="local col6 ref" href="#1256dev_priv" title='dev_priv' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</a>, <a class="local col7 ref" href="#1257rps" title='rps' data-ref="1257rps" data-ref-filename="1257rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp1_freq" title='intel_rps::rp1_freq' data-ref="intel_rps::rp1_freq" data-ref-filename="intel_rps..rp1_freq">rp1_freq</a>),</td></tr>
<tr><th id="7822">7822</th><td>			 <a class="local col7 ref" href="#1257rps" title='rps' data-ref="1257rps" data-ref-filename="1257rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp1_freq" title='intel_rps::rp1_freq' data-ref="intel_rps::rp1_freq" data-ref-filename="intel_rps..rp1_freq">rp1_freq</a>);</td></tr>
<tr><th id="7823">7823</th><td></td></tr>
<tr><th id="7824">7824</th><td>	<a class="local col7 ref" href="#1257rps" title='rps' data-ref="1257rps" data-ref-filename="1257rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq" title='intel_rps::min_freq' data-ref="intel_rps::min_freq" data-ref-filename="intel_rps..min_freq">min_freq</a> = <a class="tu ref fn" href="#valleyview_rps_min_freq" title='valleyview_rps_min_freq' data-use='c' data-ref="valleyview_rps_min_freq" data-ref-filename="valleyview_rps_min_freq">valleyview_rps_min_freq</a>(<a class="local col6 ref" href="#1256dev_priv" title='dev_priv' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</a>);</td></tr>
<tr><th id="7825">7825</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;min GPU freq: %d MHz (%u)\n&quot;, intel_gpu_freq(dev_priv, rps-&gt;min_freq), rps-&gt;min_freq)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"min GPU freq: %d MHz (%u)\n"</q>,</td></tr>
<tr><th id="7826">7826</th><td>			 <a class="ref fn" href="#intel_gpu_freq" title='intel_gpu_freq' data-ref="intel_gpu_freq" data-ref-filename="intel_gpu_freq">intel_gpu_freq</a>(<a class="local col6 ref" href="#1256dev_priv" title='dev_priv' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</a>, <a class="local col7 ref" href="#1257rps" title='rps' data-ref="1257rps" data-ref-filename="1257rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq" title='intel_rps::min_freq' data-ref="intel_rps::min_freq" data-ref-filename="intel_rps..min_freq">min_freq</a>),</td></tr>
<tr><th id="7827">7827</th><td>			 <a class="local col7 ref" href="#1257rps" title='rps' data-ref="1257rps" data-ref-filename="1257rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq" title='intel_rps::min_freq' data-ref="intel_rps::min_freq" data-ref-filename="intel_rps..min_freq">min_freq</a>);</td></tr>
<tr><th id="7828">7828</th><td></td></tr>
<tr><th id="7829">7829</th><td>	<a class="ref fn" href="intel_sideband.h.html#vlv_iosf_sb_put" title='vlv_iosf_sb_put' data-ref="vlv_iosf_sb_put" data-ref-filename="vlv_iosf_sb_put">vlv_iosf_sb_put</a>(<a class="local col6 ref" href="#1256dev_priv" title='dev_priv' data-ref="1256dev_priv" data-ref-filename="1256dev_priv">dev_priv</a>,</td></tr>
<tr><th id="7830">7830</th><td>			<a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_PUNIT))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="intel_sideband.h.html#VLV_IOSF_SB_PUNIT" title='VLV_IOSF_SB_PUNIT' data-ref="VLV_IOSF_SB_PUNIT" data-ref-filename="VLV_IOSF_SB_PUNIT">VLV_IOSF_SB_PUNIT</a>) |</td></tr>
<tr><th id="7831">7831</th><td>			<a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_NC))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="intel_sideband.h.html#VLV_IOSF_SB_NC" title='VLV_IOSF_SB_NC' data-ref="VLV_IOSF_SB_NC" data-ref-filename="VLV_IOSF_SB_NC">VLV_IOSF_SB_NC</a>) |</td></tr>
<tr><th id="7832">7832</th><td>			<a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_CCK))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="intel_sideband.h.html#VLV_IOSF_SB_CCK" title='VLV_IOSF_SB_CCK' data-ref="VLV_IOSF_SB_CCK" data-ref-filename="VLV_IOSF_SB_CCK">VLV_IOSF_SB_CCK</a>));</td></tr>
<tr><th id="7833">7833</th><td>}</td></tr>
<tr><th id="7834">7834</th><td></td></tr>
<tr><th id="7835">7835</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cherryview_init_gt_powersave" title='cherryview_init_gt_powersave' data-type='void cherryview_init_gt_powersave(struct drm_i915_private * dev_priv)' data-ref="cherryview_init_gt_powersave" data-ref-filename="cherryview_init_gt_powersave">cherryview_init_gt_powersave</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="1259dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1259dev_priv" data-ref-filename="1259dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7836">7836</th><td>{</td></tr>
<tr><th id="7837">7837</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col0 decl" id="1260rps" title='rps' data-type='struct intel_rps *' data-ref="1260rps" data-ref-filename="1260rps">rps</dfn> = &amp;<a class="local col9 ref" href="#1259dev_priv" title='dev_priv' data-ref="1259dev_priv" data-ref-filename="1259dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="7838">7838</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="1261val" title='val' data-type='u32' data-ref="1261val" data-ref-filename="1261val">val</dfn>;</td></tr>
<tr><th id="7839">7839</th><td></td></tr>
<tr><th id="7840">7840</th><td>	<a class="tu ref fn" href="#cherryview_setup_pctx" title='cherryview_setup_pctx' data-use='c' data-ref="cherryview_setup_pctx" data-ref-filename="cherryview_setup_pctx">cherryview_setup_pctx</a>(<a class="local col9 ref" href="#1259dev_priv" title='dev_priv' data-ref="1259dev_priv" data-ref-filename="1259dev_priv">dev_priv</a>);</td></tr>
<tr><th id="7841">7841</th><td></td></tr>
<tr><th id="7842">7842</th><td>	<a class="ref fn" href="intel_sideband.h.html#vlv_iosf_sb_get" title='vlv_iosf_sb_get' data-ref="vlv_iosf_sb_get" data-ref-filename="vlv_iosf_sb_get">vlv_iosf_sb_get</a>(<a class="local col9 ref" href="#1259dev_priv" title='dev_priv' data-ref="1259dev_priv" data-ref-filename="1259dev_priv">dev_priv</a>,</td></tr>
<tr><th id="7843">7843</th><td>			<a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_PUNIT))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="intel_sideband.h.html#VLV_IOSF_SB_PUNIT" title='VLV_IOSF_SB_PUNIT' data-ref="VLV_IOSF_SB_PUNIT" data-ref-filename="VLV_IOSF_SB_PUNIT">VLV_IOSF_SB_PUNIT</a>) |</td></tr>
<tr><th id="7844">7844</th><td>			<a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_NC))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="intel_sideband.h.html#VLV_IOSF_SB_NC" title='VLV_IOSF_SB_NC' data-ref="VLV_IOSF_SB_NC" data-ref-filename="VLV_IOSF_SB_NC">VLV_IOSF_SB_NC</a>) |</td></tr>
<tr><th id="7845">7845</th><td>			<a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_CCK))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="intel_sideband.h.html#VLV_IOSF_SB_CCK" title='VLV_IOSF_SB_CCK' data-ref="VLV_IOSF_SB_CCK" data-ref-filename="VLV_IOSF_SB_CCK">VLV_IOSF_SB_CCK</a>));</td></tr>
<tr><th id="7846">7846</th><td></td></tr>
<tr><th id="7847">7847</th><td>	<a class="tu ref fn" href="#vlv_init_gpll_ref_freq" title='vlv_init_gpll_ref_freq' data-use='c' data-ref="vlv_init_gpll_ref_freq" data-ref-filename="vlv_init_gpll_ref_freq">vlv_init_gpll_ref_freq</a>(<a class="local col9 ref" href="#1259dev_priv" title='dev_priv' data-ref="1259dev_priv" data-ref-filename="1259dev_priv">dev_priv</a>);</td></tr>
<tr><th id="7848">7848</th><td></td></tr>
<tr><th id="7849">7849</th><td>	<a class="local col1 ref" href="#1261val" title='val' data-ref="1261val" data-ref-filename="1261val">val</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_cck_read" title='vlv_cck_read' data-ref="vlv_cck_read" data-ref-filename="vlv_cck_read">vlv_cck_read</a>(<a class="local col9 ref" href="#1259dev_priv" title='dev_priv' data-ref="1259dev_priv" data-ref-filename="1259dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1258" title="0x8" data-ref="_M/CCK_FUSE_REG">CCK_FUSE_REG</a>);</td></tr>
<tr><th id="7850">7850</th><td></td></tr>
<tr><th id="7851">7851</th><td>	<b>switch</b> ((<a class="local col1 ref" href="#1261val" title='val' data-ref="1261val" data-ref-filename="1261val">val</a> &gt;&gt; <var>2</var>) &amp; <var>0x7</var>) {</td></tr>
<tr><th id="7852">7852</th><td>	<b>case</b> <var>3</var>:</td></tr>
<tr><th id="7853">7853</th><td>		<a class="local col9 ref" href="#1259dev_priv" title='dev_priv' data-ref="1259dev_priv" data-ref-filename="1259dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a> = <var>2000</var>;</td></tr>
<tr><th id="7854">7854</th><td>		<b>break</b>;</td></tr>
<tr><th id="7855">7855</th><td>	<b>default</b>:</td></tr>
<tr><th id="7856">7856</th><td>		<a class="local col9 ref" href="#1259dev_priv" title='dev_priv' data-ref="1259dev_priv" data-ref-filename="1259dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a> = <var>1600</var>;</td></tr>
<tr><th id="7857">7857</th><td>		<b>break</b>;</td></tr>
<tr><th id="7858">7858</th><td>	}</td></tr>
<tr><th id="7859">7859</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;DDR speed: %d MHz\n&quot;, dev_priv-&gt;mem_freq)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"DDR speed: %d MHz\n"</q>, <a class="local col9 ref" href="#1259dev_priv" title='dev_priv' data-ref="1259dev_priv" data-ref-filename="1259dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a>);</td></tr>
<tr><th id="7860">7860</th><td></td></tr>
<tr><th id="7861">7861</th><td>	<a class="local col0 ref" href="#1260rps" title='rps' data-ref="1260rps" data-ref-filename="1260rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a> = <a class="tu ref fn" href="#cherryview_rps_max_freq" title='cherryview_rps_max_freq' data-use='c' data-ref="cherryview_rps_max_freq" data-ref-filename="cherryview_rps_max_freq">cherryview_rps_max_freq</a>(<a class="local col9 ref" href="#1259dev_priv" title='dev_priv' data-ref="1259dev_priv" data-ref-filename="1259dev_priv">dev_priv</a>);</td></tr>
<tr><th id="7862">7862</th><td>	<a class="local col0 ref" href="#1260rps" title='rps' data-ref="1260rps" data-ref-filename="1260rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp0_freq" title='intel_rps::rp0_freq' data-ref="intel_rps::rp0_freq" data-ref-filename="intel_rps..rp0_freq">rp0_freq</a> = <a class="local col0 ref" href="#1260rps" title='rps' data-ref="1260rps" data-ref-filename="1260rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a>;</td></tr>
<tr><th id="7863">7863</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;max GPU freq: %d MHz (%u)\n&quot;, intel_gpu_freq(dev_priv, rps-&gt;max_freq), rps-&gt;max_freq)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"max GPU freq: %d MHz (%u)\n"</q>,</td></tr>
<tr><th id="7864">7864</th><td>			 <a class="ref fn" href="#intel_gpu_freq" title='intel_gpu_freq' data-ref="intel_gpu_freq" data-ref-filename="intel_gpu_freq">intel_gpu_freq</a>(<a class="local col9 ref" href="#1259dev_priv" title='dev_priv' data-ref="1259dev_priv" data-ref-filename="1259dev_priv">dev_priv</a>, <a class="local col0 ref" href="#1260rps" title='rps' data-ref="1260rps" data-ref-filename="1260rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a>),</td></tr>
<tr><th id="7865">7865</th><td>			 <a class="local col0 ref" href="#1260rps" title='rps' data-ref="1260rps" data-ref-filename="1260rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a>);</td></tr>
<tr><th id="7866">7866</th><td></td></tr>
<tr><th id="7867">7867</th><td>	<a class="local col0 ref" href="#1260rps" title='rps' data-ref="1260rps" data-ref-filename="1260rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::efficient_freq" title='intel_rps::efficient_freq' data-ref="intel_rps::efficient_freq" data-ref-filename="intel_rps..efficient_freq">efficient_freq</a> = <a class="tu ref fn" href="#cherryview_rps_rpe_freq" title='cherryview_rps_rpe_freq' data-use='c' data-ref="cherryview_rps_rpe_freq" data-ref-filename="cherryview_rps_rpe_freq">cherryview_rps_rpe_freq</a>(<a class="local col9 ref" href="#1259dev_priv" title='dev_priv' data-ref="1259dev_priv" data-ref-filename="1259dev_priv">dev_priv</a>);</td></tr>
<tr><th id="7868">7868</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;RPe GPU freq: %d MHz (%u)\n&quot;, intel_gpu_freq(dev_priv, rps-&gt;efficient_freq), rps-&gt;efficient_freq)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"RPe GPU freq: %d MHz (%u)\n"</q>,</td></tr>
<tr><th id="7869">7869</th><td>			 <a class="ref fn" href="#intel_gpu_freq" title='intel_gpu_freq' data-ref="intel_gpu_freq" data-ref-filename="intel_gpu_freq">intel_gpu_freq</a>(<a class="local col9 ref" href="#1259dev_priv" title='dev_priv' data-ref="1259dev_priv" data-ref-filename="1259dev_priv">dev_priv</a>, <a class="local col0 ref" href="#1260rps" title='rps' data-ref="1260rps" data-ref-filename="1260rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::efficient_freq" title='intel_rps::efficient_freq' data-ref="intel_rps::efficient_freq" data-ref-filename="intel_rps..efficient_freq">efficient_freq</a>),</td></tr>
<tr><th id="7870">7870</th><td>			 <a class="local col0 ref" href="#1260rps" title='rps' data-ref="1260rps" data-ref-filename="1260rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::efficient_freq" title='intel_rps::efficient_freq' data-ref="intel_rps::efficient_freq" data-ref-filename="intel_rps..efficient_freq">efficient_freq</a>);</td></tr>
<tr><th id="7871">7871</th><td></td></tr>
<tr><th id="7872">7872</th><td>	<a class="local col0 ref" href="#1260rps" title='rps' data-ref="1260rps" data-ref-filename="1260rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp1_freq" title='intel_rps::rp1_freq' data-ref="intel_rps::rp1_freq" data-ref-filename="intel_rps..rp1_freq">rp1_freq</a> = <a class="tu ref fn" href="#cherryview_rps_guar_freq" title='cherryview_rps_guar_freq' data-use='c' data-ref="cherryview_rps_guar_freq" data-ref-filename="cherryview_rps_guar_freq">cherryview_rps_guar_freq</a>(<a class="local col9 ref" href="#1259dev_priv" title='dev_priv' data-ref="1259dev_priv" data-ref-filename="1259dev_priv">dev_priv</a>);</td></tr>
<tr><th id="7873">7873</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;RP1(Guar) GPU freq: %d MHz (%u)\n&quot;, intel_gpu_freq(dev_priv, rps-&gt;rp1_freq), rps-&gt;rp1_freq)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"RP1(Guar) GPU freq: %d MHz (%u)\n"</q>,</td></tr>
<tr><th id="7874">7874</th><td>			 <a class="ref fn" href="#intel_gpu_freq" title='intel_gpu_freq' data-ref="intel_gpu_freq" data-ref-filename="intel_gpu_freq">intel_gpu_freq</a>(<a class="local col9 ref" href="#1259dev_priv" title='dev_priv' data-ref="1259dev_priv" data-ref-filename="1259dev_priv">dev_priv</a>, <a class="local col0 ref" href="#1260rps" title='rps' data-ref="1260rps" data-ref-filename="1260rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp1_freq" title='intel_rps::rp1_freq' data-ref="intel_rps::rp1_freq" data-ref-filename="intel_rps..rp1_freq">rp1_freq</a>),</td></tr>
<tr><th id="7875">7875</th><td>			 <a class="local col0 ref" href="#1260rps" title='rps' data-ref="1260rps" data-ref-filename="1260rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp1_freq" title='intel_rps::rp1_freq' data-ref="intel_rps::rp1_freq" data-ref-filename="intel_rps..rp1_freq">rp1_freq</a>);</td></tr>
<tr><th id="7876">7876</th><td></td></tr>
<tr><th id="7877">7877</th><td>	<a class="local col0 ref" href="#1260rps" title='rps' data-ref="1260rps" data-ref-filename="1260rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq" title='intel_rps::min_freq' data-ref="intel_rps::min_freq" data-ref-filename="intel_rps..min_freq">min_freq</a> = <a class="tu ref fn" href="#cherryview_rps_min_freq" title='cherryview_rps_min_freq' data-use='c' data-ref="cherryview_rps_min_freq" data-ref-filename="cherryview_rps_min_freq">cherryview_rps_min_freq</a>(<a class="local col9 ref" href="#1259dev_priv" title='dev_priv' data-ref="1259dev_priv" data-ref-filename="1259dev_priv">dev_priv</a>);</td></tr>
<tr><th id="7878">7878</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;min GPU freq: %d MHz (%u)\n&quot;, intel_gpu_freq(dev_priv, rps-&gt;min_freq), rps-&gt;min_freq)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"min GPU freq: %d MHz (%u)\n"</q>,</td></tr>
<tr><th id="7879">7879</th><td>			 <a class="ref fn" href="#intel_gpu_freq" title='intel_gpu_freq' data-ref="intel_gpu_freq" data-ref-filename="intel_gpu_freq">intel_gpu_freq</a>(<a class="local col9 ref" href="#1259dev_priv" title='dev_priv' data-ref="1259dev_priv" data-ref-filename="1259dev_priv">dev_priv</a>, <a class="local col0 ref" href="#1260rps" title='rps' data-ref="1260rps" data-ref-filename="1260rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq" title='intel_rps::min_freq' data-ref="intel_rps::min_freq" data-ref-filename="intel_rps..min_freq">min_freq</a>),</td></tr>
<tr><th id="7880">7880</th><td>			 <a class="local col0 ref" href="#1260rps" title='rps' data-ref="1260rps" data-ref-filename="1260rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq" title='intel_rps::min_freq' data-ref="intel_rps::min_freq" data-ref-filename="intel_rps..min_freq">min_freq</a>);</td></tr>
<tr><th id="7881">7881</th><td></td></tr>
<tr><th id="7882">7882</th><td>	<a class="ref fn" href="intel_sideband.h.html#vlv_iosf_sb_put" title='vlv_iosf_sb_put' data-ref="vlv_iosf_sb_put" data-ref-filename="vlv_iosf_sb_put">vlv_iosf_sb_put</a>(<a class="local col9 ref" href="#1259dev_priv" title='dev_priv' data-ref="1259dev_priv" data-ref-filename="1259dev_priv">dev_priv</a>,</td></tr>
<tr><th id="7883">7883</th><td>			<a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_PUNIT))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="intel_sideband.h.html#VLV_IOSF_SB_PUNIT" title='VLV_IOSF_SB_PUNIT' data-ref="VLV_IOSF_SB_PUNIT" data-ref-filename="VLV_IOSF_SB_PUNIT">VLV_IOSF_SB_PUNIT</a>) |</td></tr>
<tr><th id="7884">7884</th><td>			<a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_NC))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="intel_sideband.h.html#VLV_IOSF_SB_NC" title='VLV_IOSF_SB_NC' data-ref="VLV_IOSF_SB_NC" data-ref-filename="VLV_IOSF_SB_NC">VLV_IOSF_SB_NC</a>) |</td></tr>
<tr><th id="7885">7885</th><td>			<a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (VLV_IOSF_SB_CCK))" data-ref="_M/BIT">BIT</a>(<a class="enum" href="intel_sideband.h.html#VLV_IOSF_SB_CCK" title='VLV_IOSF_SB_CCK' data-ref="VLV_IOSF_SB_CCK" data-ref-filename="VLV_IOSF_SB_CCK">VLV_IOSF_SB_CCK</a>));</td></tr>
<tr><th id="7886">7886</th><td></td></tr>
<tr><th id="7887">7887</th><td>	<a class="macro" href="../../../../include/asm-generic/bug.h.html#160" title="({ static bool __attribute__((__section__(&quot;.data.once&quot;))) __warned; int __ret_warn_once = !!((rps-&gt;max_freq | rps-&gt;efficient_freq | rps-&gt;rp1_freq | rps-&gt;min_freq) &amp; 1); if (__builtin_expect(!!(__ret_warn_once &amp;&amp; !__warned), 0)) { __warned = true; ({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Odd GPU freq values\n&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (7889), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (489)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); }); } __builtin_expect(!!(__ret_warn_once), 0); })" data-ref="_M/WARN_ONCE">WARN_ONCE</a>((<a class="local col0 ref" href="#1260rps" title='rps' data-ref="1260rps" data-ref-filename="1260rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a> | <a class="local col0 ref" href="#1260rps" title='rps' data-ref="1260rps" data-ref-filename="1260rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::efficient_freq" title='intel_rps::efficient_freq' data-ref="intel_rps::efficient_freq" data-ref-filename="intel_rps..efficient_freq">efficient_freq</a> | <a class="local col0 ref" href="#1260rps" title='rps' data-ref="1260rps" data-ref-filename="1260rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::rp1_freq" title='intel_rps::rp1_freq' data-ref="intel_rps::rp1_freq" data-ref-filename="intel_rps..rp1_freq">rp1_freq</a> |</td></tr>
<tr><th id="7888">7888</th><td>		   <a class="local col0 ref" href="#1260rps" title='rps' data-ref="1260rps" data-ref-filename="1260rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq" title='intel_rps::min_freq' data-ref="intel_rps::min_freq" data-ref-filename="intel_rps..min_freq">min_freq</a>) &amp; <var>1</var>,</td></tr>
<tr><th id="7889">7889</th><td>		  <q>"Odd GPU freq values\n"</q>);</td></tr>
<tr><th id="7890">7890</th><td>}</td></tr>
<tr><th id="7891">7891</th><td></td></tr>
<tr><th id="7892">7892</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="valleyview_cleanup_gt_powersave" title='valleyview_cleanup_gt_powersave' data-type='void valleyview_cleanup_gt_powersave(struct drm_i915_private * dev_priv)' data-ref="valleyview_cleanup_gt_powersave" data-ref-filename="valleyview_cleanup_gt_powersave">valleyview_cleanup_gt_powersave</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="1262dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1262dev_priv" data-ref-filename="1262dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7893">7893</th><td>{</td></tr>
<tr><th id="7894">7894</th><td>	<a class="tu ref fn" href="#valleyview_cleanup_pctx" title='valleyview_cleanup_pctx' data-use='c' data-ref="valleyview_cleanup_pctx" data-ref-filename="valleyview_cleanup_pctx">valleyview_cleanup_pctx</a>(<a class="local col2 ref" href="#1262dev_priv" title='dev_priv' data-ref="1262dev_priv" data-ref-filename="1262dev_priv">dev_priv</a>);</td></tr>
<tr><th id="7895">7895</th><td>}</td></tr>
<tr><th id="7896">7896</th><td></td></tr>
<tr><th id="7897">7897</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cherryview_enable_rc6" title='cherryview_enable_rc6' data-type='void cherryview_enable_rc6(struct drm_i915_private * dev_priv)' data-ref="cherryview_enable_rc6" data-ref-filename="cherryview_enable_rc6">cherryview_enable_rc6</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="1263dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1263dev_priv" data-ref-filename="1263dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7898">7898</th><td>{</td></tr>
<tr><th id="7899">7899</th><td>	<b>struct</b> <a class="type" href="gt/intel_engine_types.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col4 decl" id="1264engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1264engine" data-ref-filename="1264engine">engine</dfn>;</td></tr>
<tr><th id="7900">7900</th><td>	<b>enum</b> <a class="type" href="gt/intel_engine_types.h.html#intel_engine_id" title='intel_engine_id' data-ref="intel_engine_id" data-ref-filename="intel_engine_id">intel_engine_id</a> <dfn class="local col5 decl" id="1265id" title='id' data-type='enum intel_engine_id' data-ref="1265id" data-ref-filename="1265id">id</dfn>;</td></tr>
<tr><th id="7901">7901</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="1266gtfifodbg" title='gtfifodbg' data-type='u32' data-ref="1266gtfifodbg" data-ref-filename="1266gtfifodbg">gtfifodbg</dfn>, <dfn class="local col7 decl" id="1267rc6_mode" title='rc6_mode' data-type='u32' data-ref="1267rc6_mode" data-ref-filename="1267rc6_mode">rc6_mode</dfn>, <dfn class="local col8 decl" id="1268pcbr" title='pcbr' data-type='u32' data-ref="1268pcbr" data-ref-filename="1268pcbr">pcbr</dfn>;</td></tr>
<tr><th id="7902">7902</th><td></td></tr>
<tr><th id="7903">7903</th><td>	<a class="local col6 ref" href="#1266gtfifodbg" title='gtfifodbg' data-ref="1266gtfifodbg" data-ref-filename="1266gtfifodbg">gtfifodbg</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x120000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8581" title="((const i915_reg_t){ .reg = (0x120000) })" data-ref="_M/GTFIFODBG">GTFIFODBG</a>) &amp; ~(<a class="macro" href="i915_reg.h.html#8582" title="(0x1f &lt;&lt; 20)" data-ref="_M/GT_FIFO_SBDEDICATE_FREE_ENTRY_CHV">GT_FIFO_SBDEDICATE_FREE_ENTRY_CHV</a> |</td></tr>
<tr><th id="7904">7904</th><td>					     <a class="macro" href="i915_reg.h.html#8583" title="(0x7f &lt;&lt; 13)" data-ref="_M/GT_FIFO_FREE_ENTRIES_CHV">GT_FIFO_FREE_ENTRIES_CHV</a>);</td></tr>
<tr><th id="7905">7905</th><td>	<b>if</b> (<a class="local col6 ref" href="#1266gtfifodbg" title='gtfifodbg' data-ref="1266gtfifodbg" data-ref-filename="1266gtfifodbg">gtfifodbg</a>) {</td></tr>
<tr><th id="7906">7906</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;GT fifo had a previous error %x\n&quot;, gtfifodbg)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"GT fifo had a previous error %x\n"</q>,</td></tr>
<tr><th id="7907">7907</th><td>				 <a class="local col6 ref" href="#1266gtfifodbg" title='gtfifodbg' data-ref="1266gtfifodbg" data-ref-filename="1266gtfifodbg">gtfifodbg</a>);</td></tr>
<tr><th id="7908">7908</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x120000) })), (gtfifodbg))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8581" title="((const i915_reg_t){ .reg = (0x120000) })" data-ref="_M/GTFIFODBG">GTFIFODBG</a>, <a class="local col6 ref" href="#1266gtfifodbg" title='gtfifodbg' data-ref="1266gtfifodbg" data-ref-filename="1266gtfifodbg">gtfifodbg</a>);</td></tr>
<tr><th id="7909">7909</th><td>	}</td></tr>
<tr><th id="7910">7910</th><td></td></tr>
<tr><th id="7911">7911</th><td>	<a class="tu ref fn" href="#cherryview_check_pctx" title='cherryview_check_pctx' data-use='c' data-ref="cherryview_check_pctx" data-ref-filename="cherryview_check_pctx">cherryview_check_pctx</a>(<a class="local col3 ref" href="#1263dev_priv" title='dev_priv' data-ref="1263dev_priv" data-ref-filename="1263dev_priv">dev_priv</a>);</td></tr>
<tr><th id="7912">7912</th><td></td></tr>
<tr><th id="7913">7913</th><td>	<i>/* 1a &amp; 1b: Get forcewake during program sequence. Although the driver</i></td></tr>
<tr><th id="7914">7914</th><td><i>	 * hasn't enabled a state yet where we need forcewake, BIOS may have.*/</i></td></tr>
<tr><th id="7915">7915</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_get" title='intel_uncore_forcewake_get' data-ref="intel_uncore_forcewake_get" data-ref-filename="intel_uncore_forcewake_get">intel_uncore_forcewake_get</a>(&amp;<a class="local col3 ref" href="#1263dev_priv" title='dev_priv' data-ref="1263dev_priv" data-ref-filename="1263dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="7916">7916</th><td></td></tr>
<tr><th id="7917">7917</th><td>	<i>/*  Disable RC states. */</i></td></tr>
<tr><th id="7918">7918</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA090) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8645" title="((const i915_reg_t){ .reg = (0xA090) })" data-ref="_M/GEN6_RC_CONTROL">GEN6_RC_CONTROL</a>, <var>0</var>);</td></tr>
<tr><th id="7919">7919</th><td></td></tr>
<tr><th id="7920">7920</th><td>	<i>/* 2a: Program RC6 thresholds.*/</i></td></tr>
<tr><th id="7921">7921</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA09C) })), (40 &lt;&lt; 16))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8700" title="((const i915_reg_t){ .reg = (0xA09C) })" data-ref="_M/GEN6_RC6_WAKE_RATE_LIMIT">GEN6_RC6_WAKE_RATE_LIMIT</a>, <var>40</var> &lt;&lt; <var>16</var>);</td></tr>
<tr><th id="7922">7922</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0A8) })), (125000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8703" title="((const i915_reg_t){ .reg = (0xA0A8) })" data-ref="_M/GEN6_RC_EVALUATION_INTERVAL">GEN6_RC_EVALUATION_INTERVAL</a>, <var>125000</var>); <i>/* 12500 * 1280ns */</i></td></tr>
<tr><th id="7923">7923</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0AC) })), (25))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8704" title="((const i915_reg_t){ .reg = (0xA0AC) })" data-ref="_M/GEN6_RC_IDLE_HYSTERSIS">GEN6_RC_IDLE_HYSTERSIS</a>, <var>25</var>); <i>/* 25 * 1280ns */</i></td></tr>
<tr><th id="7924">7924</th><td></td></tr>
<tr><th id="7925">7925</th><td>	<a class="macro" href="i915_drv.h.html#1960" title="for ((id) = 0; (id) &lt; I915_NUM_ENGINES; (id)++) if (!((engine) = (dev_priv)-&gt;engine[(id)])) {} else" data-ref="_M/for_each_engine">for_each_engine</a>(<a class="local col4 ref" href="#1264engine" title='engine' data-ref="1264engine" data-ref-filename="1264engine">engine</a>, <a class="local col3 ref" href="#1263dev_priv" title='dev_priv' data-ref="1263dev_priv" data-ref-filename="1263dev_priv">dev_priv</a>, <a class="local col5 ref" href="#1265id" title='id' data-ref="1265id" data-ref-filename="1265id">id</a>)</td></tr>
<tr><th id="7926">7926</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((engine-&gt;mmio_base) + 0x54) })), (10))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2449" title="((const i915_reg_t){ .reg = ((engine-&gt;mmio_base) + 0x54) })" data-ref="_M/RING_MAX_IDLE">RING_MAX_IDLE</a>(<a class="local col4 ref" href="#1264engine" title='engine' data-ref="1264engine" data-ref-filename="1264engine">engine</a>-&gt;<a class="ref field" href="gt/intel_engine_types.h.html#intel_engine_cs::mmio_base" title='intel_engine_cs::mmio_base' data-ref="intel_engine_cs::mmio_base" data-ref-filename="intel_engine_cs..mmio_base">mmio_base</a>), <var>10</var>);</td></tr>
<tr><th id="7927">7927</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0B0) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8705" title="((const i915_reg_t){ .reg = (0xA0B0) })" data-ref="_M/GEN6_RC_SLEEP">GEN6_RC_SLEEP</a>, <var>0</var>);</td></tr>
<tr><th id="7928">7928</th><td></td></tr>
<tr><th id="7929">7929</th><td>	<i>/* TO threshold set to 500 us ( 0x186 * 1.28 us) */</i></td></tr>
<tr><th id="7930">7930</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0B8) })), (0x186))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8708" title="((const i915_reg_t){ .reg = (0xA0B8) })" data-ref="_M/GEN6_RC6_THRESHOLD">GEN6_RC6_THRESHOLD</a>, <var>0x186</var>);</td></tr>
<tr><th id="7931">7931</th><td></td></tr>
<tr><th id="7932">7932</th><td>	<i>/* Allows RC6 residency counter to work */</i></td></tr>
<tr><th id="7933">7933</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x138104) })), (({ typeof((1 &lt;&lt; 15) | (1 &lt;&lt; 1) | (1 &lt;&lt; 0)) _a = ((1 &lt;&lt; 15) | (1 &lt;&lt; 1) | (1 &lt;&lt; 0)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_7936(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_7936(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_7936(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_7936(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_7936(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_7936(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8761" title="((const i915_reg_t){ .reg = (0x138104) })" data-ref="_M/VLV_COUNTER_CONTROL">VLV_COUNTER_CONTROL</a>,</td></tr>
<tr><th id="7934">7934</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 15) | (1 &lt;&lt; 1) | (1 &lt;&lt; 0)) _a = ((1 &lt;&lt; 15) | (1 &lt;&lt; 1) | (1 &lt;&lt; 0)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_7936(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_7936(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_7936(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_7936(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_7936(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_7936(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#8762" title="(1 &lt;&lt; 15)" data-ref="_M/VLV_COUNT_RANGE_HIGH">VLV_COUNT_RANGE_HIGH</a> |</td></tr>
<tr><th id="7935">7935</th><td>				      <a class="macro" href="i915_reg.h.html#8765" title="(1 &lt;&lt; 1)" data-ref="_M/VLV_MEDIA_RC6_COUNT_EN">VLV_MEDIA_RC6_COUNT_EN</a> |</td></tr>
<tr><th id="7936">7936</th><td>				      <a class="macro" href="i915_reg.h.html#8766" title="(1 &lt;&lt; 0)" data-ref="_M/VLV_RENDER_RC6_COUNT_EN">VLV_RENDER_RC6_COUNT_EN</a>));</td></tr>
<tr><th id="7937">7937</th><td></td></tr>
<tr><th id="7938">7938</th><td>	<i>/* For now we assume BIOS is allocating and populating the PCBR  */</i></td></tr>
<tr><th id="7939">7939</th><td>	<a class="local col8 ref" href="#1268pcbr" title='pcbr' data-ref="1268pcbr" data-ref-filename="1268pcbr">pcbr</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x2120) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#2742" title="((const i915_reg_t){ .reg = (0x180000 + 0x2120) })" data-ref="_M/VLV_PCBR">VLV_PCBR</a>);</td></tr>
<tr><th id="7940">7940</th><td></td></tr>
<tr><th id="7941">7941</th><td>	<i>/* 3: Enable RC6 */</i></td></tr>
<tr><th id="7942">7942</th><td>	<a class="local col7 ref" href="#1267rc6_mode" title='rc6_mode' data-ref="1267rc6_mode" data-ref-filename="1267rc6_mode">rc6_mode</a> = <var>0</var>;</td></tr>
<tr><th id="7943">7943</th><td>	<b>if</b> (<a class="local col8 ref" href="#1268pcbr" title='pcbr' data-ref="1268pcbr" data-ref-filename="1268pcbr">pcbr</a> &gt;&gt; <a class="macro" href="i915_reg.h.html#2743" title="12" data-ref="_M/VLV_PCBR_ADDR_SHIFT">VLV_PCBR_ADDR_SHIFT</a>)</td></tr>
<tr><th id="7944">7944</th><td>		<a class="local col7 ref" href="#1267rc6_mode" title='rc6_mode' data-ref="1267rc6_mode" data-ref-filename="1267rc6_mode">rc6_mode</a> = <a class="macro" href="i915_reg.h.html#8652" title="(1 &lt;&lt; 28)" data-ref="_M/GEN7_RC_CTL_TO_MODE">GEN7_RC_CTL_TO_MODE</a>;</td></tr>
<tr><th id="7945">7945</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA090) })), (rc6_mode))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8645" title="((const i915_reg_t){ .reg = (0xA090) })" data-ref="_M/GEN6_RC_CONTROL">GEN6_RC_CONTROL</a>, <a class="local col7 ref" href="#1267rc6_mode" title='rc6_mode' data-ref="1267rc6_mode" data-ref-filename="1267rc6_mode">rc6_mode</a>);</td></tr>
<tr><th id="7946">7946</th><td></td></tr>
<tr><th id="7947">7947</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_put" title='intel_uncore_forcewake_put' data-ref="intel_uncore_forcewake_put" data-ref-filename="intel_uncore_forcewake_put">intel_uncore_forcewake_put</a>(&amp;<a class="local col3 ref" href="#1263dev_priv" title='dev_priv' data-ref="1263dev_priv" data-ref-filename="1263dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="7948">7948</th><td>}</td></tr>
<tr><th id="7949">7949</th><td></td></tr>
<tr><th id="7950">7950</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cherryview_enable_rps" title='cherryview_enable_rps' data-type='void cherryview_enable_rps(struct drm_i915_private * dev_priv)' data-ref="cherryview_enable_rps" data-ref-filename="cherryview_enable_rps">cherryview_enable_rps</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="1269dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1269dev_priv" data-ref-filename="1269dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7951">7951</th><td>{</td></tr>
<tr><th id="7952">7952</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="1270val" title='val' data-type='u32' data-ref="1270val" data-ref-filename="1270val">val</dfn>;</td></tr>
<tr><th id="7953">7953</th><td></td></tr>
<tr><th id="7954">7954</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_get" title='intel_uncore_forcewake_get' data-ref="intel_uncore_forcewake_get" data-ref-filename="intel_uncore_forcewake_get">intel_uncore_forcewake_get</a>(&amp;<a class="local col9 ref" href="#1269dev_priv" title='dev_priv' data-ref="1269dev_priv" data-ref-filename="1269dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="7955">7955</th><td></td></tr>
<tr><th id="7956">7956</th><td>	<i>/* 1: Program defaults and thresholds for RPS*/</i></td></tr>
<tr><th id="7957">7957</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA010) })), (1000000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8655" title="((const i915_reg_t){ .reg = (0xA010) })" data-ref="_M/GEN6_RP_DOWN_TIMEOUT">GEN6_RP_DOWN_TIMEOUT</a>, <var>1000000</var>);</td></tr>
<tr><th id="7958">7958</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA02C) })), (59400))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8678" title="((const i915_reg_t){ .reg = (0xA02C) })" data-ref="_M/GEN6_RP_UP_THRESHOLD">GEN6_RP_UP_THRESHOLD</a>, <var>59400</var>);</td></tr>
<tr><th id="7959">7959</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA030) })), (245000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8679" title="((const i915_reg_t){ .reg = (0xA030) })" data-ref="_M/GEN6_RP_DOWN_THRESHOLD">GEN6_RP_DOWN_THRESHOLD</a>, <var>245000</var>);</td></tr>
<tr><th id="7960">7960</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA068) })), (66000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8690" title="((const i915_reg_t){ .reg = (0xA068) })" data-ref="_M/GEN6_RP_UP_EI">GEN6_RP_UP_EI</a>, <var>66000</var>);</td></tr>
<tr><th id="7961">7961</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA06C) })), (350000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8691" title="((const i915_reg_t){ .reg = (0xA06C) })" data-ref="_M/GEN6_RP_DOWN_EI">GEN6_RP_DOWN_EI</a>, <var>350000</var>);</td></tr>
<tr><th id="7962">7962</th><td></td></tr>
<tr><th id="7963">7963</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA070) })), (10))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8692" title="((const i915_reg_t){ .reg = (0xA070) })" data-ref="_M/GEN6_RP_IDLE_HYSTERSIS">GEN6_RP_IDLE_HYSTERSIS</a>, <var>10</var>);</td></tr>
<tr><th id="7964">7964</th><td></td></tr>
<tr><th id="7965">7965</th><td>	<i>/* 2: Enable RPS */</i></td></tr>
<tr><th id="7966">7966</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA024) })), ((2 &lt;&lt; 9) | (1 &lt;&lt; 8) | (1 &lt;&lt; 7) | (0x2 &lt;&lt; 3) | (0x2 &lt;&lt; 0)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8664" title="((const i915_reg_t){ .reg = (0xA024) })" data-ref="_M/GEN6_RP_CONTROL">GEN6_RP_CONTROL</a>,</td></tr>
<tr><th id="7967">7967</th><td>		   <a class="macro" href="i915_reg.h.html#8668" title="(2 &lt;&lt; 9)" data-ref="_M/GEN6_RP_MEDIA_HW_NORMAL_MODE">GEN6_RP_MEDIA_HW_NORMAL_MODE</a> |</td></tr>
<tr><th id="7968">7968</th><td>		   <a class="macro" href="i915_reg.h.html#8671" title="(1 &lt;&lt; 8)" data-ref="_M/GEN6_RP_MEDIA_IS_GFX">GEN6_RP_MEDIA_IS_GFX</a> |</td></tr>
<tr><th id="7969">7969</th><td>		   <a class="macro" href="i915_reg.h.html#8672" title="(1 &lt;&lt; 7)" data-ref="_M/GEN6_RP_ENABLE">GEN6_RP_ENABLE</a> |</td></tr>
<tr><th id="7970">7970</th><td>		   <a class="macro" href="i915_reg.h.html#8674" title="(0x2 &lt;&lt; 3)" data-ref="_M/GEN6_RP_UP_BUSY_AVG">GEN6_RP_UP_BUSY_AVG</a> |</td></tr>
<tr><th id="7971">7971</th><td>		   <a class="macro" href="i915_reg.h.html#8676" title="(0x2 &lt;&lt; 0)" data-ref="_M/GEN6_RP_DOWN_IDLE_AVG">GEN6_RP_DOWN_IDLE_AVG</a>);</td></tr>
<tr><th id="7972">7972</th><td></td></tr>
<tr><th id="7973">7973</th><td>	<i>/* Setting Fixed Bias */</i></td></tr>
<tr><th id="7974">7974</th><td>	<a class="ref fn" href="intel_sideband.h.html#vlv_punit_get" title='vlv_punit_get' data-ref="vlv_punit_get" data-ref-filename="vlv_punit_get">vlv_punit_get</a>(<a class="local col9 ref" href="#1269dev_priv" title='dev_priv' data-ref="1269dev_priv" data-ref-filename="1269dev_priv">dev_priv</a>);</td></tr>
<tr><th id="7975">7975</th><td></td></tr>
<tr><th id="7976">7976</th><td>	<a class="local col0 ref" href="#1270val" title='val' data-ref="1270val" data-ref-filename="1270val">val</a> = <a class="macro" href="i915_reg.h.html#1252" title="1" data-ref="_M/VLV_OVERRIDE_EN">VLV_OVERRIDE_EN</a> | <a class="macro" href="i915_reg.h.html#1253" title="(1 &lt;&lt; 1)" data-ref="_M/VLV_SOC_TDP_EN">VLV_SOC_TDP_EN</a> | <a class="macro" href="i915_reg.h.html#1255" title="(3 &lt;&lt; 2)" data-ref="_M/CHV_BIAS_CPU_50_SOC_50">CHV_BIAS_CPU_50_SOC_50</a>;</td></tr>
<tr><th id="7977">7977</th><td>	<a class="ref fn" href="intel_sideband.h.html#vlv_punit_write" title='vlv_punit_write' data-ref="vlv_punit_write" data-ref-filename="vlv_punit_write">vlv_punit_write</a>(<a class="local col9 ref" href="#1269dev_priv" title='dev_priv' data-ref="1269dev_priv" data-ref-filename="1269dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1251" title="0x04" data-ref="_M/VLV_TURBO_SOC_OVERRIDE">VLV_TURBO_SOC_OVERRIDE</a>, <a class="local col0 ref" href="#1270val" title='val' data-ref="1270val" data-ref-filename="1270val">val</a>);</td></tr>
<tr><th id="7978">7978</th><td></td></tr>
<tr><th id="7979">7979</th><td>	<a class="local col0 ref" href="#1270val" title='val' data-ref="1270val" data-ref-filename="1270val">val</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col9 ref" href="#1269dev_priv" title='dev_priv' data-ref="1269dev_priv" data-ref-filename="1269dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1207" title="0xd8" data-ref="_M/PUNIT_REG_GPU_FREQ_STS">PUNIT_REG_GPU_FREQ_STS</a>);</td></tr>
<tr><th id="7980">7980</th><td></td></tr>
<tr><th id="7981">7981</th><td>	<a class="ref fn" href="intel_sideband.h.html#vlv_punit_put" title='vlv_punit_put' data-ref="vlv_punit_put" data-ref-filename="vlv_punit_put">vlv_punit_put</a>(<a class="local col9 ref" href="#1269dev_priv" title='dev_priv' data-ref="1269dev_priv" data-ref-filename="1269dev_priv">dev_priv</a>);</td></tr>
<tr><th id="7982">7982</th><td></td></tr>
<tr><th id="7983">7983</th><td>	<i>/* RPS code assumes GPLL is used */</i></td></tr>
<tr><th id="7984">7984</th><td>	<a class="macro" href="../../../../include/asm-generic/bug.h.html#160" title="({ static bool __attribute__((__section__(&quot;.data.once&quot;))) __warned; int __ret_warn_once = !!((val &amp; (1 &lt;&lt; 4)) == 0); if (__builtin_expect(!!(__ret_warn_once &amp;&amp; !__warned), 0)) { __warned = true; ({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;GPLL not enabled\n&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (7984), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (491)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); }); } __builtin_expect(!!(__ret_warn_once), 0); })" data-ref="_M/WARN_ONCE">WARN_ONCE</a>((<a class="local col0 ref" href="#1270val" title='val' data-ref="1270val" data-ref-filename="1270val">val</a> &amp; <a class="macro" href="i915_reg.h.html#1208" title="(1 &lt;&lt; 4)" data-ref="_M/GPLLENABLE">GPLLENABLE</a>) == <var>0</var>, <q>"GPLL not enabled\n"</q>);</td></tr>
<tr><th id="7985">7985</th><td></td></tr>
<tr><th id="7986">7986</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;GPLL enabled? %s\n&quot;, yesno(val &amp; (1 &lt;&lt; 4)))" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"GPLL enabled? %s\n"</q>, <a class="ref fn" href="i915_utils.h.html#yesno" title='yesno' data-ref="yesno" data-ref-filename="yesno">yesno</a>(<a class="local col0 ref" href="#1270val" title='val' data-ref="1270val" data-ref-filename="1270val">val</a> &amp; GPLLENABLE));</td></tr>
<tr><th id="7987">7987</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;GPU status: 0x%08x\n&quot;, val)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"GPU status: 0x%08x\n"</q>, <a class="local col0 ref" href="#1270val" title='val' data-ref="1270val" data-ref-filename="1270val">val</a>);</td></tr>
<tr><th id="7988">7988</th><td></td></tr>
<tr><th id="7989">7989</th><td>	<a class="tu ref fn" href="#reset_rps" title='reset_rps' data-use='c' data-ref="reset_rps" data-ref-filename="reset_rps">reset_rps</a>(<a class="local col9 ref" href="#1269dev_priv" title='dev_priv' data-ref="1269dev_priv" data-ref-filename="1269dev_priv">dev_priv</a>, <a class="tu ref fn" href="#valleyview_set_rps" title='valleyview_set_rps' data-use='r' data-ref="valleyview_set_rps" data-ref-filename="valleyview_set_rps">valleyview_set_rps</a>);</td></tr>
<tr><th id="7990">7990</th><td></td></tr>
<tr><th id="7991">7991</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_put" title='intel_uncore_forcewake_put' data-ref="intel_uncore_forcewake_put" data-ref-filename="intel_uncore_forcewake_put">intel_uncore_forcewake_put</a>(&amp;<a class="local col9 ref" href="#1269dev_priv" title='dev_priv' data-ref="1269dev_priv" data-ref-filename="1269dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="7992">7992</th><td>}</td></tr>
<tr><th id="7993">7993</th><td></td></tr>
<tr><th id="7994">7994</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="valleyview_enable_rc6" title='valleyview_enable_rc6' data-type='void valleyview_enable_rc6(struct drm_i915_private * dev_priv)' data-ref="valleyview_enable_rc6" data-ref-filename="valleyview_enable_rc6">valleyview_enable_rc6</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="1271dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1271dev_priv" data-ref-filename="1271dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="7995">7995</th><td>{</td></tr>
<tr><th id="7996">7996</th><td>	<b>struct</b> <a class="type" href="gt/intel_engine_types.h.html#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col2 decl" id="1272engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1272engine" data-ref-filename="1272engine">engine</dfn>;</td></tr>
<tr><th id="7997">7997</th><td>	<b>enum</b> <a class="type" href="gt/intel_engine_types.h.html#intel_engine_id" title='intel_engine_id' data-ref="intel_engine_id" data-ref-filename="intel_engine_id">intel_engine_id</a> <dfn class="local col3 decl" id="1273id" title='id' data-type='enum intel_engine_id' data-ref="1273id" data-ref-filename="1273id">id</dfn>;</td></tr>
<tr><th id="7998">7998</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="1274gtfifodbg" title='gtfifodbg' data-type='u32' data-ref="1274gtfifodbg" data-ref-filename="1274gtfifodbg">gtfifodbg</dfn>;</td></tr>
<tr><th id="7999">7999</th><td></td></tr>
<tr><th id="8000">8000</th><td>	<a class="tu ref fn" href="#valleyview_check_pctx" title='valleyview_check_pctx' data-use='c' data-ref="valleyview_check_pctx" data-ref-filename="valleyview_check_pctx">valleyview_check_pctx</a>(<a class="local col1 ref" href="#1271dev_priv" title='dev_priv' data-ref="1271dev_priv" data-ref-filename="1271dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8001">8001</th><td></td></tr>
<tr><th id="8002">8002</th><td>	<a class="local col4 ref" href="#1274gtfifodbg" title='gtfifodbg' data-ref="1274gtfifodbg" data-ref-filename="1274gtfifodbg">gtfifodbg</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x120000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8581" title="((const i915_reg_t){ .reg = (0x120000) })" data-ref="_M/GTFIFODBG">GTFIFODBG</a>);</td></tr>
<tr><th id="8003">8003</th><td>	<b>if</b> (<a class="local col4 ref" href="#1274gtfifodbg" title='gtfifodbg' data-ref="1274gtfifodbg" data-ref-filename="1274gtfifodbg">gtfifodbg</a>) {</td></tr>
<tr><th id="8004">8004</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;GT fifo had a previous error %x\n&quot;, gtfifodbg)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"GT fifo had a previous error %x\n"</q>,</td></tr>
<tr><th id="8005">8005</th><td>				 <a class="local col4 ref" href="#1274gtfifodbg" title='gtfifodbg' data-ref="1274gtfifodbg" data-ref-filename="1274gtfifodbg">gtfifodbg</a>);</td></tr>
<tr><th id="8006">8006</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x120000) })), (gtfifodbg))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8581" title="((const i915_reg_t){ .reg = (0x120000) })" data-ref="_M/GTFIFODBG">GTFIFODBG</a>, <a class="local col4 ref" href="#1274gtfifodbg" title='gtfifodbg' data-ref="1274gtfifodbg" data-ref-filename="1274gtfifodbg">gtfifodbg</a>);</td></tr>
<tr><th id="8007">8007</th><td>	}</td></tr>
<tr><th id="8008">8008</th><td></td></tr>
<tr><th id="8009">8009</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_get" title='intel_uncore_forcewake_get' data-ref="intel_uncore_forcewake_get" data-ref-filename="intel_uncore_forcewake_get">intel_uncore_forcewake_get</a>(&amp;<a class="local col1 ref" href="#1271dev_priv" title='dev_priv' data-ref="1271dev_priv" data-ref-filename="1271dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="8010">8010</th><td></td></tr>
<tr><th id="8011">8011</th><td>	<i>/*  Disable RC states. */</i></td></tr>
<tr><th id="8012">8012</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA090) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8645" title="((const i915_reg_t){ .reg = (0xA090) })" data-ref="_M/GEN6_RC_CONTROL">GEN6_RC_CONTROL</a>, <var>0</var>);</td></tr>
<tr><th id="8013">8013</th><td></td></tr>
<tr><th id="8014">8014</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA09C) })), (0x00280000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8700" title="((const i915_reg_t){ .reg = (0xA09C) })" data-ref="_M/GEN6_RC6_WAKE_RATE_LIMIT">GEN6_RC6_WAKE_RATE_LIMIT</a>, <var>0x00280000</var>);</td></tr>
<tr><th id="8015">8015</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0A8) })), (125000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8703" title="((const i915_reg_t){ .reg = (0xA0A8) })" data-ref="_M/GEN6_RC_EVALUATION_INTERVAL">GEN6_RC_EVALUATION_INTERVAL</a>, <var>125000</var>);</td></tr>
<tr><th id="8016">8016</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0AC) })), (25))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8704" title="((const i915_reg_t){ .reg = (0xA0AC) })" data-ref="_M/GEN6_RC_IDLE_HYSTERSIS">GEN6_RC_IDLE_HYSTERSIS</a>, <var>25</var>);</td></tr>
<tr><th id="8017">8017</th><td></td></tr>
<tr><th id="8018">8018</th><td>	<a class="macro" href="i915_drv.h.html#1960" title="for ((id) = 0; (id) &lt; I915_NUM_ENGINES; (id)++) if (!((engine) = (dev_priv)-&gt;engine[(id)])) {} else" data-ref="_M/for_each_engine">for_each_engine</a>(<a class="local col2 ref" href="#1272engine" title='engine' data-ref="1272engine" data-ref-filename="1272engine">engine</a>, <a class="local col1 ref" href="#1271dev_priv" title='dev_priv' data-ref="1271dev_priv" data-ref-filename="1271dev_priv">dev_priv</a>, <a class="local col3 ref" href="#1273id" title='id' data-ref="1273id" data-ref-filename="1273id">id</a>)</td></tr>
<tr><th id="8019">8019</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((engine-&gt;mmio_base) + 0x54) })), (10))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2449" title="((const i915_reg_t){ .reg = ((engine-&gt;mmio_base) + 0x54) })" data-ref="_M/RING_MAX_IDLE">RING_MAX_IDLE</a>(<a class="local col2 ref" href="#1272engine" title='engine' data-ref="1272engine" data-ref-filename="1272engine">engine</a>-&gt;<a class="ref field" href="gt/intel_engine_types.h.html#intel_engine_cs::mmio_base" title='intel_engine_cs::mmio_base' data-ref="intel_engine_cs::mmio_base" data-ref-filename="intel_engine_cs..mmio_base">mmio_base</a>), <var>10</var>);</td></tr>
<tr><th id="8020">8020</th><td></td></tr>
<tr><th id="8021">8021</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA0B8) })), (0x557))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8708" title="((const i915_reg_t){ .reg = (0xA0B8) })" data-ref="_M/GEN6_RC6_THRESHOLD">GEN6_RC6_THRESHOLD</a>, <var>0x557</var>);</td></tr>
<tr><th id="8022">8022</th><td></td></tr>
<tr><th id="8023">8023</th><td>	<i>/* Allows RC6 residency counter to work */</i></td></tr>
<tr><th id="8024">8024</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x138104) })), (({ typeof((1 &lt;&lt; 15) | (1 &lt;&lt; 5) | (1 &lt;&lt; 4) | (1 &lt;&lt; 1) | (1 &lt;&lt; 0)) _a = ((1 &lt;&lt; 15) | (1 &lt;&lt; 5) | (1 &lt;&lt; 4) | (1 &lt;&lt; 1) | (1 &lt;&lt; 0)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8029(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_8029(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8029(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_8029(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_8029(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_8029(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8761" title="((const i915_reg_t){ .reg = (0x138104) })" data-ref="_M/VLV_COUNTER_CONTROL">VLV_COUNTER_CONTROL</a>,</td></tr>
<tr><th id="8025">8025</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 15) | (1 &lt;&lt; 5) | (1 &lt;&lt; 4) | (1 &lt;&lt; 1) | (1 &lt;&lt; 0)) _a = ((1 &lt;&lt; 15) | (1 &lt;&lt; 5) | (1 &lt;&lt; 4) | (1 &lt;&lt; 1) | (1 &lt;&lt; 0)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8029(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_8029(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8029(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_8029(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_8029(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_8029(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#8762" title="(1 &lt;&lt; 15)" data-ref="_M/VLV_COUNT_RANGE_HIGH">VLV_COUNT_RANGE_HIGH</a> |</td></tr>
<tr><th id="8026">8026</th><td>				      <a class="macro" href="i915_reg.h.html#8763" title="(1 &lt;&lt; 5)" data-ref="_M/VLV_MEDIA_RC0_COUNT_EN">VLV_MEDIA_RC0_COUNT_EN</a> |</td></tr>
<tr><th id="8027">8027</th><td>				      <a class="macro" href="i915_reg.h.html#8764" title="(1 &lt;&lt; 4)" data-ref="_M/VLV_RENDER_RC0_COUNT_EN">VLV_RENDER_RC0_COUNT_EN</a> |</td></tr>
<tr><th id="8028">8028</th><td>				      <a class="macro" href="i915_reg.h.html#8765" title="(1 &lt;&lt; 1)" data-ref="_M/VLV_MEDIA_RC6_COUNT_EN">VLV_MEDIA_RC6_COUNT_EN</a> |</td></tr>
<tr><th id="8029">8029</th><td>				      <a class="macro" href="i915_reg.h.html#8766" title="(1 &lt;&lt; 0)" data-ref="_M/VLV_RENDER_RC6_COUNT_EN">VLV_RENDER_RC6_COUNT_EN</a>));</td></tr>
<tr><th id="8030">8030</th><td></td></tr>
<tr><th id="8031">8031</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA090) })), ((1 &lt;&lt; 28) | (1 &lt;&lt; 24)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8645" title="((const i915_reg_t){ .reg = (0xA090) })" data-ref="_M/GEN6_RC_CONTROL">GEN6_RC_CONTROL</a>,</td></tr>
<tr><th id="8032">8032</th><td>		   <a class="macro" href="i915_reg.h.html#8652" title="(1 &lt;&lt; 28)" data-ref="_M/GEN7_RC_CTL_TO_MODE">GEN7_RC_CTL_TO_MODE</a> | <a class="macro" href="i915_reg.h.html#8651" title="(1 &lt;&lt; 24)" data-ref="_M/VLV_RC_CTL_CTX_RST_PARALLEL">VLV_RC_CTL_CTX_RST_PARALLEL</a>);</td></tr>
<tr><th id="8033">8033</th><td></td></tr>
<tr><th id="8034">8034</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_put" title='intel_uncore_forcewake_put' data-ref="intel_uncore_forcewake_put" data-ref-filename="intel_uncore_forcewake_put">intel_uncore_forcewake_put</a>(&amp;<a class="local col1 ref" href="#1271dev_priv" title='dev_priv' data-ref="1271dev_priv" data-ref-filename="1271dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="8035">8035</th><td>}</td></tr>
<tr><th id="8036">8036</th><td></td></tr>
<tr><th id="8037">8037</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="valleyview_enable_rps" title='valleyview_enable_rps' data-type='void valleyview_enable_rps(struct drm_i915_private * dev_priv)' data-ref="valleyview_enable_rps" data-ref-filename="valleyview_enable_rps">valleyview_enable_rps</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="1275dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1275dev_priv" data-ref-filename="1275dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8038">8038</th><td>{</td></tr>
<tr><th id="8039">8039</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="1276val" title='val' data-type='u32' data-ref="1276val" data-ref-filename="1276val">val</dfn>;</td></tr>
<tr><th id="8040">8040</th><td></td></tr>
<tr><th id="8041">8041</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_get" title='intel_uncore_forcewake_get' data-ref="intel_uncore_forcewake_get" data-ref-filename="intel_uncore_forcewake_get">intel_uncore_forcewake_get</a>(&amp;<a class="local col5 ref" href="#1275dev_priv" title='dev_priv' data-ref="1275dev_priv" data-ref-filename="1275dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="8042">8042</th><td></td></tr>
<tr><th id="8043">8043</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA010) })), (1000000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8655" title="((const i915_reg_t){ .reg = (0xA010) })" data-ref="_M/GEN6_RP_DOWN_TIMEOUT">GEN6_RP_DOWN_TIMEOUT</a>, <var>1000000</var>);</td></tr>
<tr><th id="8044">8044</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA02C) })), (59400))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8678" title="((const i915_reg_t){ .reg = (0xA02C) })" data-ref="_M/GEN6_RP_UP_THRESHOLD">GEN6_RP_UP_THRESHOLD</a>, <var>59400</var>);</td></tr>
<tr><th id="8045">8045</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA030) })), (245000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8679" title="((const i915_reg_t){ .reg = (0xA030) })" data-ref="_M/GEN6_RP_DOWN_THRESHOLD">GEN6_RP_DOWN_THRESHOLD</a>, <var>245000</var>);</td></tr>
<tr><th id="8046">8046</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA068) })), (66000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8690" title="((const i915_reg_t){ .reg = (0xA068) })" data-ref="_M/GEN6_RP_UP_EI">GEN6_RP_UP_EI</a>, <var>66000</var>);</td></tr>
<tr><th id="8047">8047</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA06C) })), (350000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8691" title="((const i915_reg_t){ .reg = (0xA06C) })" data-ref="_M/GEN6_RP_DOWN_EI">GEN6_RP_DOWN_EI</a>, <var>350000</var>);</td></tr>
<tr><th id="8048">8048</th><td></td></tr>
<tr><th id="8049">8049</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA070) })), (10))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8692" title="((const i915_reg_t){ .reg = (0xA070) })" data-ref="_M/GEN6_RP_IDLE_HYSTERSIS">GEN6_RP_IDLE_HYSTERSIS</a>, <var>10</var>);</td></tr>
<tr><th id="8050">8050</th><td></td></tr>
<tr><th id="8051">8051</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xA024) })), ((1 &lt;&lt; 11) | (2 &lt;&lt; 9) | (1 &lt;&lt; 8) | (1 &lt;&lt; 7) | (0x2 &lt;&lt; 3) | (0x1 &lt;&lt; 0)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8664" title="((const i915_reg_t){ .reg = (0xA024) })" data-ref="_M/GEN6_RP_CONTROL">GEN6_RP_CONTROL</a>,</td></tr>
<tr><th id="8052">8052</th><td>		   <a class="macro" href="i915_reg.h.html#8665" title="(1 &lt;&lt; 11)" data-ref="_M/GEN6_RP_MEDIA_TURBO">GEN6_RP_MEDIA_TURBO</a> |</td></tr>
<tr><th id="8053">8053</th><td>		   <a class="macro" href="i915_reg.h.html#8668" title="(2 &lt;&lt; 9)" data-ref="_M/GEN6_RP_MEDIA_HW_NORMAL_MODE">GEN6_RP_MEDIA_HW_NORMAL_MODE</a> |</td></tr>
<tr><th id="8054">8054</th><td>		   <a class="macro" href="i915_reg.h.html#8671" title="(1 &lt;&lt; 8)" data-ref="_M/GEN6_RP_MEDIA_IS_GFX">GEN6_RP_MEDIA_IS_GFX</a> |</td></tr>
<tr><th id="8055">8055</th><td>		   <a class="macro" href="i915_reg.h.html#8672" title="(1 &lt;&lt; 7)" data-ref="_M/GEN6_RP_ENABLE">GEN6_RP_ENABLE</a> |</td></tr>
<tr><th id="8056">8056</th><td>		   <a class="macro" href="i915_reg.h.html#8674" title="(0x2 &lt;&lt; 3)" data-ref="_M/GEN6_RP_UP_BUSY_AVG">GEN6_RP_UP_BUSY_AVG</a> |</td></tr>
<tr><th id="8057">8057</th><td>		   <a class="macro" href="i915_reg.h.html#8677" title="(0x1 &lt;&lt; 0)" data-ref="_M/GEN6_RP_DOWN_IDLE_CONT">GEN6_RP_DOWN_IDLE_CONT</a>);</td></tr>
<tr><th id="8058">8058</th><td></td></tr>
<tr><th id="8059">8059</th><td>	<a class="ref fn" href="intel_sideband.h.html#vlv_punit_get" title='vlv_punit_get' data-ref="vlv_punit_get" data-ref-filename="vlv_punit_get">vlv_punit_get</a>(<a class="local col5 ref" href="#1275dev_priv" title='dev_priv' data-ref="1275dev_priv" data-ref-filename="1275dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8060">8060</th><td></td></tr>
<tr><th id="8061">8061</th><td>	<i>/* Setting Fixed Bias */</i></td></tr>
<tr><th id="8062">8062</th><td>	<a class="local col6 ref" href="#1276val" title='val' data-ref="1276val" data-ref-filename="1276val">val</a> = <a class="macro" href="i915_reg.h.html#1252" title="1" data-ref="_M/VLV_OVERRIDE_EN">VLV_OVERRIDE_EN</a> | <a class="macro" href="i915_reg.h.html#1253" title="(1 &lt;&lt; 1)" data-ref="_M/VLV_SOC_TDP_EN">VLV_SOC_TDP_EN</a> | <a class="macro" href="i915_reg.h.html#1254" title="(6 &lt;&lt; 2)" data-ref="_M/VLV_BIAS_CPU_125_SOC_875">VLV_BIAS_CPU_125_SOC_875</a>;</td></tr>
<tr><th id="8063">8063</th><td>	<a class="ref fn" href="intel_sideband.h.html#vlv_punit_write" title='vlv_punit_write' data-ref="vlv_punit_write" data-ref-filename="vlv_punit_write">vlv_punit_write</a>(<a class="local col5 ref" href="#1275dev_priv" title='dev_priv' data-ref="1275dev_priv" data-ref-filename="1275dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1251" title="0x04" data-ref="_M/VLV_TURBO_SOC_OVERRIDE">VLV_TURBO_SOC_OVERRIDE</a>, <a class="local col6 ref" href="#1276val" title='val' data-ref="1276val" data-ref-filename="1276val">val</a>);</td></tr>
<tr><th id="8064">8064</th><td></td></tr>
<tr><th id="8065">8065</th><td>	<a class="local col6 ref" href="#1276val" title='val' data-ref="1276val" data-ref-filename="1276val">val</a> = <a class="ref fn" href="intel_sideband.h.html#vlv_punit_read" title='vlv_punit_read' data-ref="vlv_punit_read" data-ref-filename="vlv_punit_read">vlv_punit_read</a>(<a class="local col5 ref" href="#1275dev_priv" title='dev_priv' data-ref="1275dev_priv" data-ref-filename="1275dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#1207" title="0xd8" data-ref="_M/PUNIT_REG_GPU_FREQ_STS">PUNIT_REG_GPU_FREQ_STS</a>);</td></tr>
<tr><th id="8066">8066</th><td></td></tr>
<tr><th id="8067">8067</th><td>	<a class="ref fn" href="intel_sideband.h.html#vlv_punit_put" title='vlv_punit_put' data-ref="vlv_punit_put" data-ref-filename="vlv_punit_put">vlv_punit_put</a>(<a class="local col5 ref" href="#1275dev_priv" title='dev_priv' data-ref="1275dev_priv" data-ref-filename="1275dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8068">8068</th><td></td></tr>
<tr><th id="8069">8069</th><td>	<i>/* RPS code assumes GPLL is used */</i></td></tr>
<tr><th id="8070">8070</th><td>	<a class="macro" href="../../../../include/asm-generic/bug.h.html#160" title="({ static bool __attribute__((__section__(&quot;.data.once&quot;))) __warned; int __ret_warn_once = !!((val &amp; (1 &lt;&lt; 4)) == 0); if (__builtin_expect(!!(__ret_warn_once &amp;&amp; !__warned), 0)) { __warned = true; ({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;GPLL not enabled\n&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (8070), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (493)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); }); } __builtin_expect(!!(__ret_warn_once), 0); })" data-ref="_M/WARN_ONCE">WARN_ONCE</a>((<a class="local col6 ref" href="#1276val" title='val' data-ref="1276val" data-ref-filename="1276val">val</a> &amp; <a class="macro" href="i915_reg.h.html#1208" title="(1 &lt;&lt; 4)" data-ref="_M/GPLLENABLE">GPLLENABLE</a>) == <var>0</var>, <q>"GPLL not enabled\n"</q>);</td></tr>
<tr><th id="8071">8071</th><td></td></tr>
<tr><th id="8072">8072</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;GPLL enabled? %s\n&quot;, yesno(val &amp; (1 &lt;&lt; 4)))" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"GPLL enabled? %s\n"</q>, <a class="ref fn" href="i915_utils.h.html#yesno" title='yesno' data-ref="yesno" data-ref-filename="yesno">yesno</a>(<a class="local col6 ref" href="#1276val" title='val' data-ref="1276val" data-ref-filename="1276val">val</a> &amp; GPLLENABLE));</td></tr>
<tr><th id="8073">8073</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;GPU status: 0x%08x\n&quot;, val)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"GPU status: 0x%08x\n"</q>, <a class="local col6 ref" href="#1276val" title='val' data-ref="1276val" data-ref-filename="1276val">val</a>);</td></tr>
<tr><th id="8074">8074</th><td></td></tr>
<tr><th id="8075">8075</th><td>	<a class="tu ref fn" href="#reset_rps" title='reset_rps' data-use='c' data-ref="reset_rps" data-ref-filename="reset_rps">reset_rps</a>(<a class="local col5 ref" href="#1275dev_priv" title='dev_priv' data-ref="1275dev_priv" data-ref-filename="1275dev_priv">dev_priv</a>, <a class="tu ref fn" href="#valleyview_set_rps" title='valleyview_set_rps' data-use='r' data-ref="valleyview_set_rps" data-ref-filename="valleyview_set_rps">valleyview_set_rps</a>);</td></tr>
<tr><th id="8076">8076</th><td></td></tr>
<tr><th id="8077">8077</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_put" title='intel_uncore_forcewake_put' data-ref="intel_uncore_forcewake_put" data-ref-filename="intel_uncore_forcewake_put">intel_uncore_forcewake_put</a>(&amp;<a class="local col5 ref" href="#1275dev_priv" title='dev_priv' data-ref="1275dev_priv" data-ref-filename="1275dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="enum" href="intel_uncore.h.html#FORCEWAKE_ALL" title='FORCEWAKE_ALL' data-ref="FORCEWAKE_ALL" data-ref-filename="FORCEWAKE_ALL">FORCEWAKE_ALL</a>);</td></tr>
<tr><th id="8078">8078</th><td>}</td></tr>
<tr><th id="8079">8079</th><td></td></tr>
<tr><th id="8080">8080</th><td><em>static</em> <em>unsigned</em> <em>long</em> <dfn class="tu decl def fn" id="intel_pxfreq" title='intel_pxfreq' data-type='unsigned long intel_pxfreq(u32 vidfreq)' data-ref="intel_pxfreq" data-ref-filename="intel_pxfreq">intel_pxfreq</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col7 decl" id="1277vidfreq" title='vidfreq' data-type='u32' data-ref="1277vidfreq" data-ref-filename="1277vidfreq">vidfreq</dfn>)</td></tr>
<tr><th id="8081">8081</th><td>{</td></tr>
<tr><th id="8082">8082</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col8 decl" id="1278freq" title='freq' data-type='unsigned long' data-ref="1278freq" data-ref-filename="1278freq">freq</dfn>;</td></tr>
<tr><th id="8083">8083</th><td>	<em>int</em> <dfn class="local col9 decl" id="1279div" title='div' data-type='int' data-ref="1279div" data-ref-filename="1279div">div</dfn> = (<a class="local col7 ref" href="#1277vidfreq" title='vidfreq' data-ref="1277vidfreq" data-ref-filename="1277vidfreq">vidfreq</a> &amp; <var>0x3f0000</var>) &gt;&gt; <var>16</var>;</td></tr>
<tr><th id="8084">8084</th><td>	<em>int</em> <dfn class="local col0 decl" id="1280post" title='post' data-type='int' data-ref="1280post" data-ref-filename="1280post">post</dfn> = (<a class="local col7 ref" href="#1277vidfreq" title='vidfreq' data-ref="1277vidfreq" data-ref-filename="1277vidfreq">vidfreq</a> &amp; <var>0x3000</var>) &gt;&gt; <var>12</var>;</td></tr>
<tr><th id="8085">8085</th><td>	<em>int</em> <dfn class="local col1 decl" id="1281pre" title='pre' data-type='int' data-ref="1281pre" data-ref-filename="1281pre">pre</dfn> = (<a class="local col7 ref" href="#1277vidfreq" title='vidfreq' data-ref="1277vidfreq" data-ref-filename="1277vidfreq">vidfreq</a> &amp; <var>0x7</var>);</td></tr>
<tr><th id="8086">8086</th><td></td></tr>
<tr><th id="8087">8087</th><td>	<b>if</b> (!<a class="local col1 ref" href="#1281pre" title='pre' data-ref="1281pre" data-ref-filename="1281pre">pre</a>)</td></tr>
<tr><th id="8088">8088</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="8089">8089</th><td></td></tr>
<tr><th id="8090">8090</th><td>	<a class="local col8 ref" href="#1278freq" title='freq' data-ref="1278freq" data-ref-filename="1278freq">freq</a> = ((<a class="local col9 ref" href="#1279div" title='div' data-ref="1279div" data-ref-filename="1279div">div</a> * <var>133333</var>) / ((<var>1</var>&lt;&lt;<a class="local col0 ref" href="#1280post" title='post' data-ref="1280post" data-ref-filename="1280post">post</a>) * <a class="local col1 ref" href="#1281pre" title='pre' data-ref="1281pre" data-ref-filename="1281pre">pre</a>));</td></tr>
<tr><th id="8091">8091</th><td></td></tr>
<tr><th id="8092">8092</th><td>	<b>return</b> <a class="local col8 ref" href="#1278freq" title='freq' data-ref="1278freq" data-ref-filename="1278freq">freq</a>;</td></tr>
<tr><th id="8093">8093</th><td>}</td></tr>
<tr><th id="8094">8094</th><td></td></tr>
<tr><th id="8095">8095</th><td><em>static</em> <em>const</em> <b>struct</b> <dfn class="type def" id="cparams" title='cparams' data-ref="cparams" data-ref-filename="cparams"><a class="type" href="#cparams" title='cparams' data-ref="cparams" data-ref-filename="cparams">cparams</a></dfn> {</td></tr>
<tr><th id="8096">8096</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="tu decl field" id="cparams::i" title='cparams::i' data-type='u16' data-ref="cparams::i" data-ref-filename="cparams..i">i</dfn>;</td></tr>
<tr><th id="8097">8097</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="tu decl field" id="cparams::t" title='cparams::t' data-type='u16' data-ref="cparams::t" data-ref-filename="cparams..t">t</dfn>;</td></tr>
<tr><th id="8098">8098</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="tu decl field" id="cparams::m" title='cparams::m' data-type='u16' data-ref="cparams::m" data-ref-filename="cparams..m">m</dfn>;</td></tr>
<tr><th id="8099">8099</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='__u16' data-ref="u16" data-ref-filename="u16">u16</a> <dfn class="tu decl field" id="cparams::c" title='cparams::c' data-type='u16' data-ref="cparams::c" data-ref-filename="cparams..c">c</dfn>;</td></tr>
<tr><th id="8100">8100</th><td>} <dfn class="tu decl def" id="cparams" title='cparams' data-type='const struct cparams [6]' data-ref="cparams" data-ref-filename="cparams">cparams</dfn>[] = {</td></tr>
<tr><th id="8101">8101</th><td>	{ <var>1</var>, <var>1333</var>, <var>301</var>, <var>28664</var> },</td></tr>
<tr><th id="8102">8102</th><td>	{ <var>1</var>, <var>1066</var>, <var>294</var>, <var>24460</var> },</td></tr>
<tr><th id="8103">8103</th><td>	{ <var>1</var>, <var>800</var>, <var>294</var>, <var>25192</var> },</td></tr>
<tr><th id="8104">8104</th><td>	{ <var>0</var>, <var>1333</var>, <var>276</var>, <var>27605</var> },</td></tr>
<tr><th id="8105">8105</th><td>	{ <var>0</var>, <var>1066</var>, <var>276</var>, <var>27605</var> },</td></tr>
<tr><th id="8106">8106</th><td>	{ <var>0</var>, <var>800</var>, <var>231</var>, <var>23784</var> },</td></tr>
<tr><th id="8107">8107</th><td>};</td></tr>
<tr><th id="8108">8108</th><td></td></tr>
<tr><th id="8109">8109</th><td><em>static</em> <em>unsigned</em> <em>long</em> <dfn class="tu decl def fn" id="__i915_chipset_val" title='__i915_chipset_val' data-type='unsigned long __i915_chipset_val(struct drm_i915_private * dev_priv)' data-ref="__i915_chipset_val" data-ref-filename="__i915_chipset_val">__i915_chipset_val</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="1282dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1282dev_priv" data-ref-filename="1282dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8110">8110</th><td>{</td></tr>
<tr><th id="8111">8111</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col3 decl" id="1283total_count" title='total_count' data-type='u64' data-ref="1283total_count" data-ref-filename="1283total_count">total_count</dfn>, <dfn class="local col4 decl" id="1284diff" title='diff' data-type='u64' data-ref="1284diff" data-ref-filename="1284diff">diff</dfn>, <dfn class="local col5 decl" id="1285ret" title='ret' data-type='u64' data-ref="1285ret" data-ref-filename="1285ret">ret</dfn>;</td></tr>
<tr><th id="8112">8112</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="1286count1" title='count1' data-type='u32' data-ref="1286count1" data-ref-filename="1286count1">count1</dfn>, <dfn class="local col7 decl" id="1287count2" title='count2' data-type='u32' data-ref="1287count2" data-ref-filename="1287count2">count2</dfn>, <dfn class="local col8 decl" id="1288count3" title='count3' data-type='u32' data-ref="1288count3" data-ref-filename="1288count3">count3</dfn>, <dfn class="local col9 decl" id="1289m" title='m' data-type='u32' data-ref="1289m" data-ref-filename="1289m">m</dfn> = <var>0</var>, <dfn class="local col0 decl" id="1290c" title='c' data-type='u32' data-ref="1290c" data-ref-filename="1290c">c</dfn> = <var>0</var>;</td></tr>
<tr><th id="8113">8113</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col1 decl" id="1291now" title='now' data-type='unsigned long' data-ref="1291now" data-ref-filename="1291now">now</dfn> = <a class="ref fn" href="../../../../include/linux/jiffies.h.html#jiffies_to_msecs" title='jiffies_to_msecs' data-ref="jiffies_to_msecs" data-ref-filename="jiffies_to_msecs">jiffies_to_msecs</a>(<a class="ref" href="../../../../include/linux/jiffies.h.html#jiffies" title='jiffies' data-ref="jiffies" data-ref-filename="jiffies">jiffies</a>), <dfn class="local col2 decl" id="1292diff1" title='diff1' data-type='unsigned long' data-ref="1292diff1" data-ref-filename="1292diff1">diff1</dfn>;</td></tr>
<tr><th id="8114">8114</th><td>	<em>int</em> <dfn class="local col3 decl" id="1293i" title='i' data-type='int' data-ref="1293i" data-ref-filename="1293i">i</dfn>;</td></tr>
<tr><th id="8115">8115</th><td></td></tr>
<tr><th id="8116">8116</th><td>	<a class="macro" href="../../../../include/linux/lockdep.h.html#481" title="do { (void)(&amp;mchdev_lock); } while (0)" data-ref="_M/lockdep_assert_held">lockdep_assert_held</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="8117">8117</th><td></td></tr>
<tr><th id="8118">8118</th><td>	<a class="local col2 ref" href="#1292diff1" title='diff1' data-ref="1292diff1" data-ref-filename="1292diff1">diff1</a> = <a class="local col1 ref" href="#1291now" title='now' data-ref="1291now" data-ref-filename="1291now">now</a> - <a class="local col2 ref" href="#1282dev_priv" title='dev_priv' data-ref="1282dev_priv" data-ref-filename="1282dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::last_time1" title='intel_ilk_power_mgmt::last_time1' data-ref="intel_ilk_power_mgmt::last_time1" data-ref-filename="intel_ilk_power_mgmt..last_time1">last_time1</a>;</td></tr>
<tr><th id="8119">8119</th><td></td></tr>
<tr><th id="8120">8120</th><td>	<i>/* Prevent division-by-zero if we are asking too fast.</i></td></tr>
<tr><th id="8121">8121</th><td><i>	 * Also, we don't get interesting results if we are polling</i></td></tr>
<tr><th id="8122">8122</th><td><i>	 * faster than once in 10ms, so just return the saved value</i></td></tr>
<tr><th id="8123">8123</th><td><i>	 * in such cases.</i></td></tr>
<tr><th id="8124">8124</th><td><i>	 */</i></td></tr>
<tr><th id="8125">8125</th><td>	<b>if</b> (<a class="local col2 ref" href="#1292diff1" title='diff1' data-ref="1292diff1" data-ref-filename="1292diff1">diff1</a> &lt;= <var>10</var>)</td></tr>
<tr><th id="8126">8126</th><td>		<b>return</b> <a class="local col2 ref" href="#1282dev_priv" title='dev_priv' data-ref="1282dev_priv" data-ref-filename="1282dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::chipset_power" title='intel_ilk_power_mgmt::chipset_power' data-ref="intel_ilk_power_mgmt::chipset_power" data-ref-filename="intel_ilk_power_mgmt..chipset_power">chipset_power</a>;</td></tr>
<tr><th id="8127">8127</th><td></td></tr>
<tr><th id="8128">8128</th><td>	<a class="local col6 ref" href="#1286count1" title='count1' data-ref="1286count1" data-ref-filename="1286count1">count1</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x112e4) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3899" title="((const i915_reg_t){ .reg = (0x112e4) })" data-ref="_M/DMIEC">DMIEC</a>);</td></tr>
<tr><th id="8129">8129</th><td>	<a class="local col7 ref" href="#1287count2" title='count2' data-ref="1287count2" data-ref-filename="1287count2">count2</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x112e8) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3900" title="((const i915_reg_t){ .reg = (0x112e8) })" data-ref="_M/DDREC">DDREC</a>);</td></tr>
<tr><th id="8130">8130</th><td>	<a class="local col8 ref" href="#1288count3" title='count3' data-ref="1288count3" data-ref-filename="1288count3">count3</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x112e0) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3898" title="((const i915_reg_t){ .reg = (0x112e0) })" data-ref="_M/CSIEC">CSIEC</a>);</td></tr>
<tr><th id="8131">8131</th><td></td></tr>
<tr><th id="8132">8132</th><td>	<a class="local col3 ref" href="#1283total_count" title='total_count' data-ref="1283total_count" data-ref-filename="1283total_count">total_count</a> = <a class="local col6 ref" href="#1286count1" title='count1' data-ref="1286count1" data-ref-filename="1286count1">count1</a> + <a class="local col7 ref" href="#1287count2" title='count2' data-ref="1287count2" data-ref-filename="1287count2">count2</a> + <a class="local col8 ref" href="#1288count3" title='count3' data-ref="1288count3" data-ref-filename="1288count3">count3</a>;</td></tr>
<tr><th id="8133">8133</th><td></td></tr>
<tr><th id="8134">8134</th><td>	<i>/* FIXME: handle per-counter overflow */</i></td></tr>
<tr><th id="8135">8135</th><td>	<b>if</b> (<a class="local col3 ref" href="#1283total_count" title='total_count' data-ref="1283total_count" data-ref-filename="1283total_count">total_count</a> &lt; <a class="local col2 ref" href="#1282dev_priv" title='dev_priv' data-ref="1282dev_priv" data-ref-filename="1282dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::last_count1" title='intel_ilk_power_mgmt::last_count1' data-ref="intel_ilk_power_mgmt::last_count1" data-ref-filename="intel_ilk_power_mgmt..last_count1">last_count1</a>) {</td></tr>
<tr><th id="8136">8136</th><td>		<a class="local col4 ref" href="#1284diff" title='diff' data-ref="1284diff" data-ref-filename="1284diff">diff</a> = ~<var>0UL</var> - <a class="local col2 ref" href="#1282dev_priv" title='dev_priv' data-ref="1282dev_priv" data-ref-filename="1282dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::last_count1" title='intel_ilk_power_mgmt::last_count1' data-ref="intel_ilk_power_mgmt::last_count1" data-ref-filename="intel_ilk_power_mgmt..last_count1">last_count1</a>;</td></tr>
<tr><th id="8137">8137</th><td>		<a class="local col4 ref" href="#1284diff" title='diff' data-ref="1284diff" data-ref-filename="1284diff">diff</a> += <a class="local col3 ref" href="#1283total_count" title='total_count' data-ref="1283total_count" data-ref-filename="1283total_count">total_count</a>;</td></tr>
<tr><th id="8138">8138</th><td>	} <b>else</b> {</td></tr>
<tr><th id="8139">8139</th><td>		<a class="local col4 ref" href="#1284diff" title='diff' data-ref="1284diff" data-ref-filename="1284diff">diff</a> = <a class="local col3 ref" href="#1283total_count" title='total_count' data-ref="1283total_count" data-ref-filename="1283total_count">total_count</a> - <a class="local col2 ref" href="#1282dev_priv" title='dev_priv' data-ref="1282dev_priv" data-ref-filename="1282dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::last_count1" title='intel_ilk_power_mgmt::last_count1' data-ref="intel_ilk_power_mgmt::last_count1" data-ref-filename="intel_ilk_power_mgmt..last_count1">last_count1</a>;</td></tr>
<tr><th id="8140">8140</th><td>	}</td></tr>
<tr><th id="8141">8141</th><td></td></tr>
<tr><th id="8142">8142</th><td>	<b>for</b> (<a class="local col3 ref" href="#1293i" title='i' data-ref="1293i" data-ref-filename="1293i">i</a> = <var>0</var>; <a class="local col3 ref" href="#1293i" title='i' data-ref="1293i" data-ref-filename="1293i">i</a> &lt; <a class="macro" href="../../../../include/linux/kernel.h.html#47" title="(sizeof(cparams) / sizeof((cparams)[0]) + (sizeof(struct { int:(-!!(__builtin_types_compatible_p(typeof((cparams)), typeof(&amp;(cparams)[0])))); })))" data-ref="_M/ARRAY_SIZE">ARRAY_SIZE</a>(<a class="tu ref" href="#cparams" title='cparams' data-use='r' data-ref="cparams" data-ref-filename="cparams">cparams</a>); <a class="local col3 ref" href="#1293i" title='i' data-ref="1293i" data-ref-filename="1293i">i</a>++) {</td></tr>
<tr><th id="8143">8143</th><td>		<b>if</b> (<a class="tu ref" href="#cparams" title='cparams' data-use='m' data-ref="cparams" data-ref-filename="cparams">cparams</a>[<a class="local col3 ref" href="#1293i" title='i' data-ref="1293i" data-ref-filename="1293i">i</a>].<a class="tu ref field" href="#cparams::i" title='cparams::i' data-use='r' data-ref="cparams::i" data-ref-filename="cparams..i">i</a> == <a class="local col2 ref" href="#1282dev_priv" title='dev_priv' data-ref="1282dev_priv" data-ref-filename="1282dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::c_m" title='intel_ilk_power_mgmt::c_m' data-ref="intel_ilk_power_mgmt::c_m" data-ref-filename="intel_ilk_power_mgmt..c_m">c_m</a> &amp;&amp;</td></tr>
<tr><th id="8144">8144</th><td>		    <a class="tu ref" href="#cparams" title='cparams' data-use='m' data-ref="cparams" data-ref-filename="cparams">cparams</a>[<a class="local col3 ref" href="#1293i" title='i' data-ref="1293i" data-ref-filename="1293i">i</a>].<a class="tu ref field" href="#cparams::t" title='cparams::t' data-use='r' data-ref="cparams::t" data-ref-filename="cparams..t">t</a> == <a class="local col2 ref" href="#1282dev_priv" title='dev_priv' data-ref="1282dev_priv" data-ref-filename="1282dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::r_t" title='intel_ilk_power_mgmt::r_t' data-ref="intel_ilk_power_mgmt::r_t" data-ref-filename="intel_ilk_power_mgmt..r_t">r_t</a>) {</td></tr>
<tr><th id="8145">8145</th><td>			<a class="local col9 ref" href="#1289m" title='m' data-ref="1289m" data-ref-filename="1289m">m</a> = <a class="tu ref" href="#cparams" title='cparams' data-use='m' data-ref="cparams" data-ref-filename="cparams">cparams</a>[<a class="local col3 ref" href="#1293i" title='i' data-ref="1293i" data-ref-filename="1293i">i</a>].<a class="tu ref field" href="#cparams::m" title='cparams::m' data-use='r' data-ref="cparams::m" data-ref-filename="cparams..m">m</a>;</td></tr>
<tr><th id="8146">8146</th><td>			<a class="local col0 ref" href="#1290c" title='c' data-ref="1290c" data-ref-filename="1290c">c</a> = <a class="tu ref" href="#cparams" title='cparams' data-use='m' data-ref="cparams" data-ref-filename="cparams">cparams</a>[<a class="local col3 ref" href="#1293i" title='i' data-ref="1293i" data-ref-filename="1293i">i</a>].<a class="tu ref field" href="#cparams::c" title='cparams::c' data-use='r' data-ref="cparams::c" data-ref-filename="cparams..c">c</a>;</td></tr>
<tr><th id="8147">8147</th><td>			<b>break</b>;</td></tr>
<tr><th id="8148">8148</th><td>		}</td></tr>
<tr><th id="8149">8149</th><td>	}</td></tr>
<tr><th id="8150">8150</th><td></td></tr>
<tr><th id="8151">8151</th><td>	<a class="local col4 ref" href="#1284diff" title='diff' data-ref="1284diff" data-ref-filename="1284diff">diff</a> = <a class="ref fn" href="../../../../include/linux/math64.h.html#div_u64" title='div_u64' data-ref="div_u64" data-ref-filename="div_u64">div_u64</a>(<a class="local col4 ref" href="#1284diff" title='diff' data-ref="1284diff" data-ref-filename="1284diff">diff</a>, <a class="local col2 ref" href="#1292diff1" title='diff1' data-ref="1292diff1" data-ref-filename="1292diff1">diff1</a>);</td></tr>
<tr><th id="8152">8152</th><td>	<a class="local col5 ref" href="#1285ret" title='ret' data-ref="1285ret" data-ref-filename="1285ret">ret</a> = ((<a class="local col9 ref" href="#1289m" title='m' data-ref="1289m" data-ref-filename="1289m">m</a> * <a class="local col4 ref" href="#1284diff" title='diff' data-ref="1284diff" data-ref-filename="1284diff">diff</a>) + <a class="local col0 ref" href="#1290c" title='c' data-ref="1290c" data-ref-filename="1290c">c</a>);</td></tr>
<tr><th id="8153">8153</th><td>	<a class="local col5 ref" href="#1285ret" title='ret' data-ref="1285ret" data-ref-filename="1285ret">ret</a> = <a class="ref fn" href="../../../../include/linux/math64.h.html#div_u64" title='div_u64' data-ref="div_u64" data-ref-filename="div_u64">div_u64</a>(<a class="local col5 ref" href="#1285ret" title='ret' data-ref="1285ret" data-ref-filename="1285ret">ret</a>, <var>10</var>);</td></tr>
<tr><th id="8154">8154</th><td></td></tr>
<tr><th id="8155">8155</th><td>	<a class="local col2 ref" href="#1282dev_priv" title='dev_priv' data-ref="1282dev_priv" data-ref-filename="1282dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::last_count1" title='intel_ilk_power_mgmt::last_count1' data-ref="intel_ilk_power_mgmt::last_count1" data-ref-filename="intel_ilk_power_mgmt..last_count1">last_count1</a> = <a class="local col3 ref" href="#1283total_count" title='total_count' data-ref="1283total_count" data-ref-filename="1283total_count">total_count</a>;</td></tr>
<tr><th id="8156">8156</th><td>	<a class="local col2 ref" href="#1282dev_priv" title='dev_priv' data-ref="1282dev_priv" data-ref-filename="1282dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::last_time1" title='intel_ilk_power_mgmt::last_time1' data-ref="intel_ilk_power_mgmt::last_time1" data-ref-filename="intel_ilk_power_mgmt..last_time1">last_time1</a> = <a class="local col1 ref" href="#1291now" title='now' data-ref="1291now" data-ref-filename="1291now">now</a>;</td></tr>
<tr><th id="8157">8157</th><td></td></tr>
<tr><th id="8158">8158</th><td>	<a class="local col2 ref" href="#1282dev_priv" title='dev_priv' data-ref="1282dev_priv" data-ref-filename="1282dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::chipset_power" title='intel_ilk_power_mgmt::chipset_power' data-ref="intel_ilk_power_mgmt::chipset_power" data-ref-filename="intel_ilk_power_mgmt..chipset_power">chipset_power</a> = <a class="local col5 ref" href="#1285ret" title='ret' data-ref="1285ret" data-ref-filename="1285ret">ret</a>;</td></tr>
<tr><th id="8159">8159</th><td></td></tr>
<tr><th id="8160">8160</th><td>	<b>return</b> <a class="local col5 ref" href="#1285ret" title='ret' data-ref="1285ret" data-ref-filename="1285ret">ret</a>;</td></tr>
<tr><th id="8161">8161</th><td>}</td></tr>
<tr><th id="8162">8162</th><td></td></tr>
<tr><th id="8163">8163</th><td><em>unsigned</em> <em>long</em> <dfn class="decl def fn" id="i915_chipset_val" title='i915_chipset_val' data-ref="i915_chipset_val" data-ref-filename="i915_chipset_val">i915_chipset_val</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="1294dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1294dev_priv" data-ref-filename="1294dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8164">8164</th><td>{</td></tr>
<tr><th id="8165">8165</th><td>	<a class="typedef" href="intel_wakeref.h.html#intel_wakeref_t" title='intel_wakeref_t' data-type='depot_stack_handle_t' data-ref="intel_wakeref_t" data-ref-filename="intel_wakeref_t">intel_wakeref_t</a> <dfn class="local col5 decl" id="1295wakeref" title='wakeref' data-type='intel_wakeref_t' data-ref="1295wakeref" data-ref-filename="1295wakeref">wakeref</dfn>;</td></tr>
<tr><th id="8166">8166</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col6 decl" id="1296val" title='val' data-type='unsigned long' data-ref="1296val" data-ref-filename="1296val">val</dfn> = <var>0</var>;</td></tr>
<tr><th id="8167">8167</th><td></td></tr>
<tr><th id="8168">8168</th><td>	<b>if</b> (!<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(5))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (5))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col4 ref" href="#1294dev_priv" title='dev_priv' data-ref="1294dev_priv" data-ref-filename="1294dev_priv">dev_priv</a>, <var>5</var>))</td></tr>
<tr><th id="8169">8169</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="8170">8170</th><td></td></tr>
<tr><th id="8171">8171</th><td>	<a class="macro" href="intel_runtime_pm.h.html#183" title="for ((wakeref) = intel_runtime_pm_get(&amp;dev_priv-&gt;runtime_pm); (wakeref); intel_runtime_pm_put((&amp;dev_priv-&gt;runtime_pm), (wakeref)), (wakeref) = 0)" data-ref="_M/with_intel_runtime_pm">with_intel_runtime_pm</a>(&amp;<a class="local col4 ref" href="#1294dev_priv" title='dev_priv' data-ref="1294dev_priv" data-ref-filename="1294dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::runtime_pm" title='drm_i915_private::runtime_pm' data-ref="drm_i915_private::runtime_pm" data-ref-filename="drm_i915_private..runtime_pm">runtime_pm</a>, <a class="local col5 ref" href="#1295wakeref" title='wakeref' data-ref="1295wakeref" data-ref-filename="1295wakeref">wakeref</a>) {</td></tr>
<tr><th id="8172">8172</th><td>		<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_lock_irq" title='spin_lock_irq' data-ref="spin_lock_irq" data-ref-filename="spin_lock_irq">spin_lock_irq</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="8173">8173</th><td>		<a class="local col6 ref" href="#1296val" title='val' data-ref="1296val" data-ref-filename="1296val">val</a> = <a class="tu ref fn" href="#__i915_chipset_val" title='__i915_chipset_val' data-use='c' data-ref="__i915_chipset_val" data-ref-filename="__i915_chipset_val">__i915_chipset_val</a>(<a class="local col4 ref" href="#1294dev_priv" title='dev_priv' data-ref="1294dev_priv" data-ref-filename="1294dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8174">8174</th><td>		<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_unlock_irq" title='spin_unlock_irq' data-ref="spin_unlock_irq" data-ref-filename="spin_unlock_irq">spin_unlock_irq</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="8175">8175</th><td>	}</td></tr>
<tr><th id="8176">8176</th><td></td></tr>
<tr><th id="8177">8177</th><td>	<b>return</b> <a class="local col6 ref" href="#1296val" title='val' data-ref="1296val" data-ref-filename="1296val">val</a>;</td></tr>
<tr><th id="8178">8178</th><td>}</td></tr>
<tr><th id="8179">8179</th><td></td></tr>
<tr><th id="8180">8180</th><td><em>unsigned</em> <em>long</em> <dfn class="decl def fn" id="i915_mch_val" title='i915_mch_val' data-ref="i915_mch_val" data-ref-filename="i915_mch_val">i915_mch_val</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="1297i915" title='i915' data-type='struct drm_i915_private *' data-ref="1297i915" data-ref-filename="1297i915">i915</dfn>)</td></tr>
<tr><th id="8181">8181</th><td>{</td></tr>
<tr><th id="8182">8182</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col8 decl" id="1298m" title='m' data-type='unsigned long' data-ref="1298m" data-ref-filename="1298m">m</dfn>, <dfn class="local col9 decl" id="1299x" title='x' data-type='unsigned long' data-ref="1299x" data-ref-filename="1299x">x</dfn>, <dfn class="local col0 decl" id="1300b" title='b' data-type='unsigned long' data-ref="1300b" data-ref-filename="1300b">b</dfn>;</td></tr>
<tr><th id="8183">8183</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="1301tsfs" title='tsfs' data-type='u32' data-ref="1301tsfs" data-ref-filename="1301tsfs">tsfs</dfn>;</td></tr>
<tr><th id="8184">8184</th><td></td></tr>
<tr><th id="8185">8185</th><td>	<a class="local col1 ref" href="#1301tsfs" title='tsfs' data-ref="1301tsfs" data-ref-filename="1301tsfs">tsfs</a> = <a class="ref fn" href="intel_uncore.h.html#296" title='intel_uncore_read' data-ref="intel_uncore_read" data-ref-filename="intel_uncore_read">intel_uncore_read</a>(&amp;<a class="local col7 ref" href="#1297i915" title='i915' data-ref="1297i915" data-ref-filename="1297i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3705" title="((const i915_reg_t){ .reg = (0x11020) })" data-ref="_M/TSFS">TSFS</a>);</td></tr>
<tr><th id="8186">8186</th><td></td></tr>
<tr><th id="8187">8187</th><td>	<a class="local col8 ref" href="#1298m" title='m' data-ref="1298m" data-ref-filename="1298m">m</a> = ((<a class="local col1 ref" href="#1301tsfs" title='tsfs' data-ref="1301tsfs" data-ref-filename="1301tsfs">tsfs</a> &amp; <a class="macro" href="i915_reg.h.html#3706" title="0x0000ff00" data-ref="_M/TSFS_SLOPE_MASK">TSFS_SLOPE_MASK</a>) &gt;&gt; <a class="macro" href="i915_reg.h.html#3707" title="8" data-ref="_M/TSFS_SLOPE_SHIFT">TSFS_SLOPE_SHIFT</a>);</td></tr>
<tr><th id="8188">8188</th><td>	<a class="local col9 ref" href="#1299x" title='x' data-ref="1299x" data-ref-filename="1299x">x</a> = <a class="ref fn" href="intel_uncore.h.html#294" title='intel_uncore_read8' data-ref="intel_uncore_read8" data-ref-filename="intel_uncore_read8">intel_uncore_read8</a>(&amp;<a class="local col7 ref" href="#1297i915" title='i915' data-ref="1297i915" data-ref-filename="1297i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3704" title="((const i915_reg_t){ .reg = (0x11006) })" data-ref="_M/TR1">TR1</a>);</td></tr>
<tr><th id="8189">8189</th><td></td></tr>
<tr><th id="8190">8190</th><td>	<a class="local col0 ref" href="#1300b" title='b' data-ref="1300b" data-ref-filename="1300b">b</a> = <a class="local col1 ref" href="#1301tsfs" title='tsfs' data-ref="1301tsfs" data-ref-filename="1301tsfs">tsfs</a> &amp; <a class="macro" href="i915_reg.h.html#3708" title="0x000000ff" data-ref="_M/TSFS_INTR_MASK">TSFS_INTR_MASK</a>;</td></tr>
<tr><th id="8191">8191</th><td></td></tr>
<tr><th id="8192">8192</th><td>	<b>return</b> ((<a class="local col8 ref" href="#1298m" title='m' data-ref="1298m" data-ref-filename="1298m">m</a> * <a class="local col9 ref" href="#1299x" title='x' data-ref="1299x" data-ref-filename="1299x">x</a>) / <var>127</var>) - <a class="local col0 ref" href="#1300b" title='b' data-ref="1300b" data-ref-filename="1300b">b</a>;</td></tr>
<tr><th id="8193">8193</th><td>}</td></tr>
<tr><th id="8194">8194</th><td></td></tr>
<tr><th id="8195">8195</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_pxvid_to_vd" title='_pxvid_to_vd' data-type='int _pxvid_to_vd(u8 pxvid)' data-ref="_pxvid_to_vd" data-ref-filename="_pxvid_to_vd">_pxvid_to_vd</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col2 decl" id="1302pxvid" title='pxvid' data-type='u8' data-ref="1302pxvid" data-ref-filename="1302pxvid">pxvid</dfn>)</td></tr>
<tr><th id="8196">8196</th><td>{</td></tr>
<tr><th id="8197">8197</th><td>	<b>if</b> (<a class="local col2 ref" href="#1302pxvid" title='pxvid' data-ref="1302pxvid" data-ref-filename="1302pxvid">pxvid</a> == <var>0</var>)</td></tr>
<tr><th id="8198">8198</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="8199">8199</th><td></td></tr>
<tr><th id="8200">8200</th><td>	<b>if</b> (<a class="local col2 ref" href="#1302pxvid" title='pxvid' data-ref="1302pxvid" data-ref-filename="1302pxvid">pxvid</a> &gt;= <var>8</var> &amp;&amp; <a class="local col2 ref" href="#1302pxvid" title='pxvid' data-ref="1302pxvid" data-ref-filename="1302pxvid">pxvid</a> &lt; <var>31</var>)</td></tr>
<tr><th id="8201">8201</th><td>		<a class="local col2 ref" href="#1302pxvid" title='pxvid' data-ref="1302pxvid" data-ref-filename="1302pxvid">pxvid</a> = <var>31</var>;</td></tr>
<tr><th id="8202">8202</th><td></td></tr>
<tr><th id="8203">8203</th><td>	<b>return</b> (<a class="local col2 ref" href="#1302pxvid" title='pxvid' data-ref="1302pxvid" data-ref-filename="1302pxvid">pxvid</a> + <var>2</var>) * <var>125</var>;</td></tr>
<tr><th id="8204">8204</th><td>}</td></tr>
<tr><th id="8205">8205</th><td></td></tr>
<tr><th id="8206">8206</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="tu decl def fn" id="pvid_to_extvid" title='pvid_to_extvid' data-type='u32 pvid_to_extvid(struct drm_i915_private * dev_priv, u8 pxvid)' data-ref="pvid_to_extvid" data-ref-filename="pvid_to_extvid">pvid_to_extvid</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="1303dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1303dev_priv" data-ref-filename="1303dev_priv">dev_priv</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col4 decl" id="1304pxvid" title='pxvid' data-type='u8' data-ref="1304pxvid" data-ref-filename="1304pxvid">pxvid</dfn>)</td></tr>
<tr><th id="8207">8207</th><td>{</td></tr>
<tr><th id="8208">8208</th><td>	<em>const</em> <em>int</em> <dfn class="local col5 decl" id="1305vd" title='vd' data-type='const int' data-ref="1305vd" data-ref-filename="1305vd">vd</dfn> = <a class="tu ref fn" href="#_pxvid_to_vd" title='_pxvid_to_vd' data-use='c' data-ref="_pxvid_to_vd" data-ref-filename="_pxvid_to_vd">_pxvid_to_vd</a>(<a class="local col4 ref" href="#1304pxvid" title='pxvid' data-ref="1304pxvid" data-ref-filename="1304pxvid">pxvid</a>);</td></tr>
<tr><th id="8209">8209</th><td>	<em>const</em> <em>int</em> <dfn class="local col6 decl" id="1306vm" title='vm' data-type='const int' data-ref="1306vm" data-ref-filename="1306vm">vm</dfn> = <a class="local col5 ref" href="#1305vd" title='vd' data-ref="1305vd" data-ref-filename="1305vd">vd</a> - <var>1125</var>;</td></tr>
<tr><th id="8210">8210</th><td></td></tr>
<tr><th id="8211">8211</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2002" title="(&amp;(dev_priv)-&gt;__info)" data-ref="_M/INTEL_INFO">INTEL_INFO</a>(<a class="local col3 ref" href="#1303dev_priv" title='dev_priv' data-ref="1303dev_priv" data-ref-filename="1303dev_priv">dev_priv</a>)-&gt;<a class="ref field" href="intel_device_info.h.html#163" title='intel_device_info::is_mobile' data-ref="intel_device_info::is_mobile" data-ref-filename="intel_device_info..is_mobile">is_mobile</a>)</td></tr>
<tr><th id="8212">8212</th><td>		<b>return</b> <a class="local col6 ref" href="#1306vm" title='vm' data-ref="1306vm" data-ref-filename="1306vm">vm</a> &gt; <var>0</var> ? <a class="local col6 ref" href="#1306vm" title='vm' data-ref="1306vm" data-ref-filename="1306vm">vm</a> : <var>0</var>;</td></tr>
<tr><th id="8213">8213</th><td></td></tr>
<tr><th id="8214">8214</th><td>	<b>return</b> <a class="local col5 ref" href="#1305vd" title='vd' data-ref="1305vd" data-ref-filename="1305vd">vd</a>;</td></tr>
<tr><th id="8215">8215</th><td>}</td></tr>
<tr><th id="8216">8216</th><td></td></tr>
<tr><th id="8217">8217</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="__i915_update_gfx_val" title='__i915_update_gfx_val' data-type='void __i915_update_gfx_val(struct drm_i915_private * dev_priv)' data-ref="__i915_update_gfx_val" data-ref-filename="__i915_update_gfx_val">__i915_update_gfx_val</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="1307dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1307dev_priv" data-ref-filename="1307dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8218">8218</th><td>{</td></tr>
<tr><th id="8219">8219</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col8 decl" id="1308now" title='now' data-type='u64' data-ref="1308now" data-ref-filename="1308now">now</dfn>, <dfn class="local col9 decl" id="1309diff" title='diff' data-type='u64' data-ref="1309diff" data-ref-filename="1309diff">diff</dfn>, <dfn class="local col0 decl" id="1310diffms" title='diffms' data-type='u64' data-ref="1310diffms" data-ref-filename="1310diffms">diffms</dfn>;</td></tr>
<tr><th id="8220">8220</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="1311count" title='count' data-type='u32' data-ref="1311count" data-ref-filename="1311count">count</dfn>;</td></tr>
<tr><th id="8221">8221</th><td></td></tr>
<tr><th id="8222">8222</th><td>	<a class="macro" href="../../../../include/linux/lockdep.h.html#481" title="do { (void)(&amp;mchdev_lock); } while (0)" data-ref="_M/lockdep_assert_held">lockdep_assert_held</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="8223">8223</th><td></td></tr>
<tr><th id="8224">8224</th><td>	<a class="local col8 ref" href="#1308now" title='now' data-ref="1308now" data-ref-filename="1308now">now</a> = <a class="ref fn" href="../../../../include/linux/timekeeping.h.html#ktime_get_raw_ns" title='ktime_get_raw_ns' data-ref="ktime_get_raw_ns" data-ref-filename="ktime_get_raw_ns">ktime_get_raw_ns</a>();</td></tr>
<tr><th id="8225">8225</th><td>	<a class="local col0 ref" href="#1310diffms" title='diffms' data-ref="1310diffms" data-ref-filename="1310diffms">diffms</a> = <a class="local col8 ref" href="#1308now" title='now' data-ref="1308now" data-ref-filename="1308now">now</a> - <a class="local col7 ref" href="#1307dev_priv" title='dev_priv' data-ref="1307dev_priv" data-ref-filename="1307dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::last_time2" title='intel_ilk_power_mgmt::last_time2' data-ref="intel_ilk_power_mgmt::last_time2" data-ref-filename="intel_ilk_power_mgmt..last_time2">last_time2</a>;</td></tr>
<tr><th id="8226">8226</th><td>	<a class="macro" href="../../../../include/asm-generic/div64.h.html#43" title="({ uint32_t __base = (1000000L); uint32_t __rem; __rem = ((uint64_t)(diffms)) % __base; (diffms) = ((uint64_t)(diffms)) / __base; __rem; })" data-ref="_M/do_div">do_div</a>(<a class="local col0 ref" href="#1310diffms" title='diffms' data-ref="1310diffms" data-ref-filename="1310diffms">diffms</a>, <a class="macro" href="../../../../include/linux/time64.h.html#26" title="1000000L" data-ref="_M/NSEC_PER_MSEC">NSEC_PER_MSEC</a>);</td></tr>
<tr><th id="8227">8227</th><td></td></tr>
<tr><th id="8228">8228</th><td>	<i>/* Don't divide by 0 */</i></td></tr>
<tr><th id="8229">8229</th><td>	<b>if</b> (!<a class="local col0 ref" href="#1310diffms" title='diffms' data-ref="1310diffms" data-ref-filename="1310diffms">diffms</a>)</td></tr>
<tr><th id="8230">8230</th><td>		<b>return</b>;</td></tr>
<tr><th id="8231">8231</th><td></td></tr>
<tr><th id="8232">8232</th><td>	<a class="local col1 ref" href="#1311count" title='count' data-ref="1311count" data-ref-filename="1311count">count</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x112f4) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3903" title="((const i915_reg_t){ .reg = (0x112f4) })" data-ref="_M/GFXEC">GFXEC</a>);</td></tr>
<tr><th id="8233">8233</th><td></td></tr>
<tr><th id="8234">8234</th><td>	<b>if</b> (<a class="local col1 ref" href="#1311count" title='count' data-ref="1311count" data-ref-filename="1311count">count</a> &lt; <a class="local col7 ref" href="#1307dev_priv" title='dev_priv' data-ref="1307dev_priv" data-ref-filename="1307dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::last_count2" title='intel_ilk_power_mgmt::last_count2' data-ref="intel_ilk_power_mgmt::last_count2" data-ref-filename="intel_ilk_power_mgmt..last_count2">last_count2</a>) {</td></tr>
<tr><th id="8235">8235</th><td>		<a class="local col9 ref" href="#1309diff" title='diff' data-ref="1309diff" data-ref-filename="1309diff">diff</a> = ~<var>0UL</var> - <a class="local col7 ref" href="#1307dev_priv" title='dev_priv' data-ref="1307dev_priv" data-ref-filename="1307dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::last_count2" title='intel_ilk_power_mgmt::last_count2' data-ref="intel_ilk_power_mgmt::last_count2" data-ref-filename="intel_ilk_power_mgmt..last_count2">last_count2</a>;</td></tr>
<tr><th id="8236">8236</th><td>		<a class="local col9 ref" href="#1309diff" title='diff' data-ref="1309diff" data-ref-filename="1309diff">diff</a> += <a class="local col1 ref" href="#1311count" title='count' data-ref="1311count" data-ref-filename="1311count">count</a>;</td></tr>
<tr><th id="8237">8237</th><td>	} <b>else</b> {</td></tr>
<tr><th id="8238">8238</th><td>		<a class="local col9 ref" href="#1309diff" title='diff' data-ref="1309diff" data-ref-filename="1309diff">diff</a> = <a class="local col1 ref" href="#1311count" title='count' data-ref="1311count" data-ref-filename="1311count">count</a> - <a class="local col7 ref" href="#1307dev_priv" title='dev_priv' data-ref="1307dev_priv" data-ref-filename="1307dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::last_count2" title='intel_ilk_power_mgmt::last_count2' data-ref="intel_ilk_power_mgmt::last_count2" data-ref-filename="intel_ilk_power_mgmt..last_count2">last_count2</a>;</td></tr>
<tr><th id="8239">8239</th><td>	}</td></tr>
<tr><th id="8240">8240</th><td></td></tr>
<tr><th id="8241">8241</th><td>	<a class="local col7 ref" href="#1307dev_priv" title='dev_priv' data-ref="1307dev_priv" data-ref-filename="1307dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::last_count2" title='intel_ilk_power_mgmt::last_count2' data-ref="intel_ilk_power_mgmt::last_count2" data-ref-filename="intel_ilk_power_mgmt..last_count2">last_count2</a> = <a class="local col1 ref" href="#1311count" title='count' data-ref="1311count" data-ref-filename="1311count">count</a>;</td></tr>
<tr><th id="8242">8242</th><td>	<a class="local col7 ref" href="#1307dev_priv" title='dev_priv' data-ref="1307dev_priv" data-ref-filename="1307dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::last_time2" title='intel_ilk_power_mgmt::last_time2' data-ref="intel_ilk_power_mgmt::last_time2" data-ref-filename="intel_ilk_power_mgmt..last_time2">last_time2</a> = <a class="local col8 ref" href="#1308now" title='now' data-ref="1308now" data-ref-filename="1308now">now</a>;</td></tr>
<tr><th id="8243">8243</th><td></td></tr>
<tr><th id="8244">8244</th><td>	<i>/* More magic constants... */</i></td></tr>
<tr><th id="8245">8245</th><td>	<a class="local col9 ref" href="#1309diff" title='diff' data-ref="1309diff" data-ref-filename="1309diff">diff</a> = <a class="local col9 ref" href="#1309diff" title='diff' data-ref="1309diff" data-ref-filename="1309diff">diff</a> * <var>1181</var>;</td></tr>
<tr><th id="8246">8246</th><td>	<a class="local col9 ref" href="#1309diff" title='diff' data-ref="1309diff" data-ref-filename="1309diff">diff</a> = <a class="ref fn" href="../../../../include/linux/math64.h.html#div_u64" title='div_u64' data-ref="div_u64" data-ref-filename="div_u64">div_u64</a>(<a class="local col9 ref" href="#1309diff" title='diff' data-ref="1309diff" data-ref-filename="1309diff">diff</a>, <a class="local col0 ref" href="#1310diffms" title='diffms' data-ref="1310diffms" data-ref-filename="1310diffms">diffms</a> * <var>10</var>);</td></tr>
<tr><th id="8247">8247</th><td>	<a class="local col7 ref" href="#1307dev_priv" title='dev_priv' data-ref="1307dev_priv" data-ref-filename="1307dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::gfx_power" title='intel_ilk_power_mgmt::gfx_power' data-ref="intel_ilk_power_mgmt::gfx_power" data-ref-filename="intel_ilk_power_mgmt..gfx_power">gfx_power</a> = <a class="local col9 ref" href="#1309diff" title='diff' data-ref="1309diff" data-ref-filename="1309diff">diff</a>;</td></tr>
<tr><th id="8248">8248</th><td>}</td></tr>
<tr><th id="8249">8249</th><td></td></tr>
<tr><th id="8250">8250</th><td><em>void</em> <dfn class="decl def fn" id="i915_update_gfx_val" title='i915_update_gfx_val' data-ref="i915_update_gfx_val" data-ref-filename="i915_update_gfx_val">i915_update_gfx_val</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="1312dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1312dev_priv" data-ref-filename="1312dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8251">8251</th><td>{</td></tr>
<tr><th id="8252">8252</th><td>	<a class="typedef" href="intel_wakeref.h.html#intel_wakeref_t" title='intel_wakeref_t' data-type='depot_stack_handle_t' data-ref="intel_wakeref_t" data-ref-filename="intel_wakeref_t">intel_wakeref_t</a> <dfn class="local col3 decl" id="1313wakeref" title='wakeref' data-type='intel_wakeref_t' data-ref="1313wakeref" data-ref-filename="1313wakeref">wakeref</dfn>;</td></tr>
<tr><th id="8253">8253</th><td></td></tr>
<tr><th id="8254">8254</th><td>	<b>if</b> (!<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(5))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (5))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col2 ref" href="#1312dev_priv" title='dev_priv' data-ref="1312dev_priv" data-ref-filename="1312dev_priv">dev_priv</a>, <var>5</var>))</td></tr>
<tr><th id="8255">8255</th><td>		<b>return</b>;</td></tr>
<tr><th id="8256">8256</th><td></td></tr>
<tr><th id="8257">8257</th><td>	<a class="macro" href="intel_runtime_pm.h.html#183" title="for ((wakeref) = intel_runtime_pm_get(&amp;dev_priv-&gt;runtime_pm); (wakeref); intel_runtime_pm_put((&amp;dev_priv-&gt;runtime_pm), (wakeref)), (wakeref) = 0)" data-ref="_M/with_intel_runtime_pm">with_intel_runtime_pm</a>(&amp;<a class="local col2 ref" href="#1312dev_priv" title='dev_priv' data-ref="1312dev_priv" data-ref-filename="1312dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::runtime_pm" title='drm_i915_private::runtime_pm' data-ref="drm_i915_private::runtime_pm" data-ref-filename="drm_i915_private..runtime_pm">runtime_pm</a>, <a class="local col3 ref" href="#1313wakeref" title='wakeref' data-ref="1313wakeref" data-ref-filename="1313wakeref">wakeref</a>) {</td></tr>
<tr><th id="8258">8258</th><td>		<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_lock_irq" title='spin_lock_irq' data-ref="spin_lock_irq" data-ref-filename="spin_lock_irq">spin_lock_irq</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="8259">8259</th><td>		<a class="tu ref fn" href="#__i915_update_gfx_val" title='__i915_update_gfx_val' data-use='c' data-ref="__i915_update_gfx_val" data-ref-filename="__i915_update_gfx_val">__i915_update_gfx_val</a>(<a class="local col2 ref" href="#1312dev_priv" title='dev_priv' data-ref="1312dev_priv" data-ref-filename="1312dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8260">8260</th><td>		<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_unlock_irq" title='spin_unlock_irq' data-ref="spin_unlock_irq" data-ref-filename="spin_unlock_irq">spin_unlock_irq</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="8261">8261</th><td>	}</td></tr>
<tr><th id="8262">8262</th><td>}</td></tr>
<tr><th id="8263">8263</th><td></td></tr>
<tr><th id="8264">8264</th><td><em>static</em> <em>unsigned</em> <em>long</em> <dfn class="tu decl def fn" id="__i915_gfx_val" title='__i915_gfx_val' data-type='unsigned long __i915_gfx_val(struct drm_i915_private * dev_priv)' data-ref="__i915_gfx_val" data-ref-filename="__i915_gfx_val">__i915_gfx_val</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="1314dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1314dev_priv" data-ref-filename="1314dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8265">8265</th><td>{</td></tr>
<tr><th id="8266">8266</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col5 decl" id="1315t" title='t' data-type='unsigned long' data-ref="1315t" data-ref-filename="1315t">t</dfn>, <dfn class="local col6 decl" id="1316corr" title='corr' data-type='unsigned long' data-ref="1316corr" data-ref-filename="1316corr">corr</dfn>, <dfn class="local col7 decl" id="1317state1" title='state1' data-type='unsigned long' data-ref="1317state1" data-ref-filename="1317state1">state1</dfn>, <dfn class="local col8 decl" id="1318corr2" title='corr2' data-type='unsigned long' data-ref="1318corr2" data-ref-filename="1318corr2">corr2</dfn>, <dfn class="local col9 decl" id="1319state2" title='state2' data-type='unsigned long' data-ref="1319state2" data-ref-filename="1319state2">state2</dfn>;</td></tr>
<tr><th id="8267">8267</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="1320pxvid" title='pxvid' data-type='u32' data-ref="1320pxvid" data-ref-filename="1320pxvid">pxvid</dfn>, <dfn class="local col1 decl" id="1321ext_v" title='ext_v' data-type='u32' data-ref="1321ext_v" data-ref-filename="1321ext_v">ext_v</dfn>;</td></tr>
<tr><th id="8268">8268</th><td></td></tr>
<tr><th id="8269">8269</th><td>	<a class="macro" href="../../../../include/linux/lockdep.h.html#481" title="do { (void)(&amp;mchdev_lock); } while (0)" data-ref="_M/lockdep_assert_held">lockdep_assert_held</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="8270">8270</th><td></td></tr>
<tr><th id="8271">8271</th><td>	<a class="local col0 ref" href="#1320pxvid" title='pxvid' data-ref="1320pxvid" data-ref-filename="1320pxvid">pxvid</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11110 + (dev_priv-&gt;gt_pm.rps.cur_freq) * 4) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3711" title="((const i915_reg_t){ .reg = (0x11110 + (dev_priv-&gt;gt_pm.rps.cur_freq) * 4) })" data-ref="_M/PXVFREQ">PXVFREQ</a>(<a class="local col4 ref" href="#1314dev_priv" title='dev_priv' data-ref="1314dev_priv" data-ref-filename="1314dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::cur_freq" title='intel_rps::cur_freq' data-ref="intel_rps::cur_freq" data-ref-filename="intel_rps..cur_freq">cur_freq</a>));</td></tr>
<tr><th id="8272">8272</th><td>	<a class="local col0 ref" href="#1320pxvid" title='pxvid' data-ref="1320pxvid" data-ref-filename="1320pxvid">pxvid</a> = (<a class="local col0 ref" href="#1320pxvid" title='pxvid' data-ref="1320pxvid" data-ref-filename="1320pxvid">pxvid</a> &gt;&gt; <var>24</var>) &amp; <var>0x7f</var>;</td></tr>
<tr><th id="8273">8273</th><td>	<a class="local col1 ref" href="#1321ext_v" title='ext_v' data-ref="1321ext_v" data-ref-filename="1321ext_v">ext_v</a> = <a class="tu ref fn" href="#pvid_to_extvid" title='pvid_to_extvid' data-use='c' data-ref="pvid_to_extvid" data-ref-filename="pvid_to_extvid">pvid_to_extvid</a>(<a class="local col4 ref" href="#1314dev_priv" title='dev_priv' data-ref="1314dev_priv" data-ref-filename="1314dev_priv">dev_priv</a>, <a class="local col0 ref" href="#1320pxvid" title='pxvid' data-ref="1320pxvid" data-ref-filename="1320pxvid">pxvid</a>);</td></tr>
<tr><th id="8274">8274</th><td></td></tr>
<tr><th id="8275">8275</th><td>	<a class="local col7 ref" href="#1317state1" title='state1' data-ref="1317state1" data-ref-filename="1317state1">state1</a> = <a class="local col1 ref" href="#1321ext_v" title='ext_v' data-ref="1321ext_v" data-ref-filename="1321ext_v">ext_v</a>;</td></tr>
<tr><th id="8276">8276</th><td></td></tr>
<tr><th id="8277">8277</th><td>	<a class="local col5 ref" href="#1315t" title='t' data-ref="1315t" data-ref-filename="1315t">t</a> = <a class="ref fn" href="#i915_mch_val" title='i915_mch_val' data-ref="i915_mch_val" data-ref-filename="i915_mch_val">i915_mch_val</a>(<a class="local col4 ref" href="#1314dev_priv" title='dev_priv' data-ref="1314dev_priv" data-ref-filename="1314dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8278">8278</th><td></td></tr>
<tr><th id="8279">8279</th><td>	<i>/* Revel in the empirically derived constants */</i></td></tr>
<tr><th id="8280">8280</th><td></td></tr>
<tr><th id="8281">8281</th><td>	<i>/* Correction factor in 1/100000 units */</i></td></tr>
<tr><th id="8282">8282</th><td>	<b>if</b> (<a class="local col5 ref" href="#1315t" title='t' data-ref="1315t" data-ref-filename="1315t">t</a> &gt; <var>80</var>)</td></tr>
<tr><th id="8283">8283</th><td>		<a class="local col6 ref" href="#1316corr" title='corr' data-ref="1316corr" data-ref-filename="1316corr">corr</a> = ((<a class="local col5 ref" href="#1315t" title='t' data-ref="1315t" data-ref-filename="1315t">t</a> * <var>2349</var>) + <var>135940</var>);</td></tr>
<tr><th id="8284">8284</th><td>	<b>else</b> <b>if</b> (<a class="local col5 ref" href="#1315t" title='t' data-ref="1315t" data-ref-filename="1315t">t</a> &gt;= <var>50</var>)</td></tr>
<tr><th id="8285">8285</th><td>		<a class="local col6 ref" href="#1316corr" title='corr' data-ref="1316corr" data-ref-filename="1316corr">corr</a> = ((<a class="local col5 ref" href="#1315t" title='t' data-ref="1315t" data-ref-filename="1315t">t</a> * <var>964</var>) + <var>29317</var>);</td></tr>
<tr><th id="8286">8286</th><td>	<b>else</b> <i>/* &lt; 50 */</i></td></tr>
<tr><th id="8287">8287</th><td>		<a class="local col6 ref" href="#1316corr" title='corr' data-ref="1316corr" data-ref-filename="1316corr">corr</a> = ((<a class="local col5 ref" href="#1315t" title='t' data-ref="1315t" data-ref-filename="1315t">t</a> * <var>301</var>) + <var>1004</var>);</td></tr>
<tr><th id="8288">8288</th><td></td></tr>
<tr><th id="8289">8289</th><td>	<a class="local col6 ref" href="#1316corr" title='corr' data-ref="1316corr" data-ref-filename="1316corr">corr</a> = <a class="local col6 ref" href="#1316corr" title='corr' data-ref="1316corr" data-ref-filename="1316corr">corr</a> * ((<var>150142</var> * <a class="local col7 ref" href="#1317state1" title='state1' data-ref="1317state1" data-ref-filename="1317state1">state1</a>) / <var>10000</var> - <var>78642</var>);</td></tr>
<tr><th id="8290">8290</th><td>	<a class="local col6 ref" href="#1316corr" title='corr' data-ref="1316corr" data-ref-filename="1316corr">corr</a> /= <var>100000</var>;</td></tr>
<tr><th id="8291">8291</th><td>	<a class="local col8 ref" href="#1318corr2" title='corr2' data-ref="1318corr2" data-ref-filename="1318corr2">corr2</a> = (<a class="local col6 ref" href="#1316corr" title='corr' data-ref="1316corr" data-ref-filename="1316corr">corr</a> * <a class="local col4 ref" href="#1314dev_priv" title='dev_priv' data-ref="1314dev_priv" data-ref-filename="1314dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::corr" title='intel_ilk_power_mgmt::corr' data-ref="intel_ilk_power_mgmt::corr" data-ref-filename="intel_ilk_power_mgmt..corr">corr</a>);</td></tr>
<tr><th id="8292">8292</th><td></td></tr>
<tr><th id="8293">8293</th><td>	<a class="local col9 ref" href="#1319state2" title='state2' data-ref="1319state2" data-ref-filename="1319state2">state2</a> = (<a class="local col8 ref" href="#1318corr2" title='corr2' data-ref="1318corr2" data-ref-filename="1318corr2">corr2</a> * <a class="local col7 ref" href="#1317state1" title='state1' data-ref="1317state1" data-ref-filename="1317state1">state1</a>) / <var>10000</var>;</td></tr>
<tr><th id="8294">8294</th><td>	<a class="local col9 ref" href="#1319state2" title='state2' data-ref="1319state2" data-ref-filename="1319state2">state2</a> /= <var>100</var>; <i>/* convert to mW */</i></td></tr>
<tr><th id="8295">8295</th><td></td></tr>
<tr><th id="8296">8296</th><td>	<a class="tu ref fn" href="#__i915_update_gfx_val" title='__i915_update_gfx_val' data-use='c' data-ref="__i915_update_gfx_val" data-ref-filename="__i915_update_gfx_val">__i915_update_gfx_val</a>(<a class="local col4 ref" href="#1314dev_priv" title='dev_priv' data-ref="1314dev_priv" data-ref-filename="1314dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8297">8297</th><td></td></tr>
<tr><th id="8298">8298</th><td>	<b>return</b> <a class="local col4 ref" href="#1314dev_priv" title='dev_priv' data-ref="1314dev_priv" data-ref-filename="1314dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::gfx_power" title='intel_ilk_power_mgmt::gfx_power' data-ref="intel_ilk_power_mgmt::gfx_power" data-ref-filename="intel_ilk_power_mgmt..gfx_power">gfx_power</a> + <a class="local col9 ref" href="#1319state2" title='state2' data-ref="1319state2" data-ref-filename="1319state2">state2</a>;</td></tr>
<tr><th id="8299">8299</th><td>}</td></tr>
<tr><th id="8300">8300</th><td></td></tr>
<tr><th id="8301">8301</th><td><em>unsigned</em> <em>long</em> <dfn class="decl def fn" id="i915_gfx_val" title='i915_gfx_val' data-ref="i915_gfx_val" data-ref-filename="i915_gfx_val">i915_gfx_val</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="1322dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1322dev_priv" data-ref-filename="1322dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8302">8302</th><td>{</td></tr>
<tr><th id="8303">8303</th><td>	<a class="typedef" href="intel_wakeref.h.html#intel_wakeref_t" title='intel_wakeref_t' data-type='depot_stack_handle_t' data-ref="intel_wakeref_t" data-ref-filename="intel_wakeref_t">intel_wakeref_t</a> <dfn class="local col3 decl" id="1323wakeref" title='wakeref' data-type='intel_wakeref_t' data-ref="1323wakeref" data-ref-filename="1323wakeref">wakeref</dfn>;</td></tr>
<tr><th id="8304">8304</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col4 decl" id="1324val" title='val' data-type='unsigned long' data-ref="1324val" data-ref-filename="1324val">val</dfn> = <var>0</var>;</td></tr>
<tr><th id="8305">8305</th><td></td></tr>
<tr><th id="8306">8306</th><td>	<b>if</b> (!<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(5))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (5))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col2 ref" href="#1322dev_priv" title='dev_priv' data-ref="1322dev_priv" data-ref-filename="1322dev_priv">dev_priv</a>, <var>5</var>))</td></tr>
<tr><th id="8307">8307</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="8308">8308</th><td></td></tr>
<tr><th id="8309">8309</th><td>	<a class="macro" href="intel_runtime_pm.h.html#183" title="for ((wakeref) = intel_runtime_pm_get(&amp;dev_priv-&gt;runtime_pm); (wakeref); intel_runtime_pm_put((&amp;dev_priv-&gt;runtime_pm), (wakeref)), (wakeref) = 0)" data-ref="_M/with_intel_runtime_pm">with_intel_runtime_pm</a>(&amp;<a class="local col2 ref" href="#1322dev_priv" title='dev_priv' data-ref="1322dev_priv" data-ref-filename="1322dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::runtime_pm" title='drm_i915_private::runtime_pm' data-ref="drm_i915_private::runtime_pm" data-ref-filename="drm_i915_private..runtime_pm">runtime_pm</a>, <a class="local col3 ref" href="#1323wakeref" title='wakeref' data-ref="1323wakeref" data-ref-filename="1323wakeref">wakeref</a>) {</td></tr>
<tr><th id="8310">8310</th><td>		<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_lock_irq" title='spin_lock_irq' data-ref="spin_lock_irq" data-ref-filename="spin_lock_irq">spin_lock_irq</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="8311">8311</th><td>		<a class="local col4 ref" href="#1324val" title='val' data-ref="1324val" data-ref-filename="1324val">val</a> = <a class="tu ref fn" href="#__i915_gfx_val" title='__i915_gfx_val' data-use='c' data-ref="__i915_gfx_val" data-ref-filename="__i915_gfx_val">__i915_gfx_val</a>(<a class="local col2 ref" href="#1322dev_priv" title='dev_priv' data-ref="1322dev_priv" data-ref-filename="1322dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8312">8312</th><td>		<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_unlock_irq" title='spin_unlock_irq' data-ref="spin_unlock_irq" data-ref-filename="spin_unlock_irq">spin_unlock_irq</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="8313">8313</th><td>	}</td></tr>
<tr><th id="8314">8314</th><td></td></tr>
<tr><th id="8315">8315</th><td>	<b>return</b> <a class="local col4 ref" href="#1324val" title='val' data-ref="1324val" data-ref-filename="1324val">val</a>;</td></tr>
<tr><th id="8316">8316</th><td>}</td></tr>
<tr><th id="8317">8317</th><td></td></tr>
<tr><th id="8318">8318</th><td><em>static</em> <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> <a class="macro" href="../../../../include/linux/compiler_types.h.html#47" title="" data-ref="_M/__rcu">__rcu</a> *<dfn class="tu decl def" id="i915_mch_dev" title='i915_mch_dev' data-type='struct drm_i915_private *' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev">i915_mch_dev</dfn>;</td></tr>
<tr><th id="8319">8319</th><td></td></tr>
<tr><th id="8320">8320</th><td><em>static</em> <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="tu decl def fn" id="mchdev_get" title='mchdev_get' data-type='struct drm_i915_private * mchdev_get()' data-ref="mchdev_get" data-ref-filename="mchdev_get">mchdev_get</dfn>(<em>void</em>)</td></tr>
<tr><th id="8321">8321</th><td>{</td></tr>
<tr><th id="8322">8322</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="1325i915" title='i915' data-type='struct drm_i915_private *' data-ref="1325i915" data-ref-filename="1325i915">i915</dfn>;</td></tr>
<tr><th id="8323">8323</th><td></td></tr>
<tr><th id="8324">8324</th><td>	<a class="ref fn" href="../../../../include/linux/rcupdate.h.html#rcu_read_lock" title='rcu_read_lock' data-ref="rcu_read_lock" data-ref-filename="rcu_read_lock">rcu_read_lock</a>();</td></tr>
<tr><th id="8325">8325</th><td>	<a class="local col5 ref" href="#1325i915" title='i915' data-ref="1325i915" data-ref-filename="1325i915">i915</a> = <a class="macro" href="../../../../include/linux/rcupdate.h.html#507" title="({ typeof(*(i915_mch_dev)) *________p1 = (typeof(*(i915_mch_dev)) *)({ union { typeof((i915_mch_dev)) __val; char __c[1]; } __u; if (1) __read_once_size(&amp;((i915_mch_dev)), __u.__c, sizeof((i915_mch_dev))); else __read_once_size_nocheck(&amp;((i915_mch_dev)), __u.__c, sizeof((i915_mch_dev))); do { } while (0); __u.__val; }); do { } while (0); ; ((typeof(*(i915_mch_dev)) *)(________p1)); })" data-ref="_M/rcu_dereference">rcu_dereference</a>(<a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev">i915_mch_dev</a></a></a></a>);</td></tr>
<tr><th id="8326">8326</th><td>	<b>if</b> (!<a class="ref fn" href="../../../../include/linux/kref.h.html#kref_get_unless_zero" title='kref_get_unless_zero' data-ref="kref_get_unless_zero" data-ref-filename="kref_get_unless_zero">kref_get_unless_zero</a>(&amp;<a class="local col5 ref" href="#1325i915" title='i915' data-ref="1325i915" data-ref-filename="1325i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>.<a class="ref field" href="../../../../include/drm/drm_device.h.html#drm_device::ref" title='drm_device::ref' data-ref="drm_device::ref" data-ref-filename="drm_device..ref">ref</a>))</td></tr>
<tr><th id="8327">8327</th><td>		<a class="local col5 ref" href="#1325i915" title='i915' data-ref="1325i915" data-ref-filename="1325i915">i915</a> = <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>;</td></tr>
<tr><th id="8328">8328</th><td>	<a class="ref fn" href="../../../../include/linux/rcupdate.h.html#rcu_read_unlock" title='rcu_read_unlock' data-ref="rcu_read_unlock" data-ref-filename="rcu_read_unlock">rcu_read_unlock</a>();</td></tr>
<tr><th id="8329">8329</th><td></td></tr>
<tr><th id="8330">8330</th><td>	<b>return</b> <a class="local col5 ref" href="#1325i915" title='i915' data-ref="1325i915" data-ref-filename="1325i915">i915</a>;</td></tr>
<tr><th id="8331">8331</th><td>}</td></tr>
<tr><th id="8332">8332</th><td></td></tr>
<tr><th id="8333">8333</th><td><i class="doc">/**</i></td></tr>
<tr><th id="8334">8334</th><td><i class="doc"> * i915_read_mch_val - return value for IPS use</i></td></tr>
<tr><th id="8335">8335</th><td><i class="doc"> *</i></td></tr>
<tr><th id="8336">8336</th><td><i class="doc"> * Calculate and return a value for the IPS driver to use when deciding whether</i></td></tr>
<tr><th id="8337">8337</th><td><i class="doc"> * we have thermal and power headroom to increase CPU or GPU power budget.</i></td></tr>
<tr><th id="8338">8338</th><td><i class="doc"> */</i></td></tr>
<tr><th id="8339">8339</th><td><em>unsigned</em> <em>long</em> <dfn class="decl def fn" id="i915_read_mch_val" title='i915_read_mch_val' data-ref="i915_read_mch_val" data-ref-filename="i915_read_mch_val">i915_read_mch_val</dfn>(<em>void</em>)</td></tr>
<tr><th id="8340">8340</th><td>{</td></tr>
<tr><th id="8341">8341</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1326i915" title='i915' data-type='struct drm_i915_private *' data-ref="1326i915" data-ref-filename="1326i915">i915</dfn>;</td></tr>
<tr><th id="8342">8342</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col7 decl" id="1327chipset_val" title='chipset_val' data-type='unsigned long' data-ref="1327chipset_val" data-ref-filename="1327chipset_val">chipset_val</dfn> = <var>0</var>;</td></tr>
<tr><th id="8343">8343</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col8 decl" id="1328graphics_val" title='graphics_val' data-type='unsigned long' data-ref="1328graphics_val" data-ref-filename="1328graphics_val">graphics_val</dfn> = <var>0</var>;</td></tr>
<tr><th id="8344">8344</th><td>	<a class="typedef" href="intel_wakeref.h.html#intel_wakeref_t" title='intel_wakeref_t' data-type='depot_stack_handle_t' data-ref="intel_wakeref_t" data-ref-filename="intel_wakeref_t">intel_wakeref_t</a> <dfn class="local col9 decl" id="1329wakeref" title='wakeref' data-type='intel_wakeref_t' data-ref="1329wakeref" data-ref-filename="1329wakeref">wakeref</dfn>;</td></tr>
<tr><th id="8345">8345</th><td></td></tr>
<tr><th id="8346">8346</th><td>	<a class="local col6 ref" href="#1326i915" title='i915' data-ref="1326i915" data-ref-filename="1326i915">i915</a> = <a class="tu ref fn" href="#mchdev_get" title='mchdev_get' data-use='c' data-ref="mchdev_get" data-ref-filename="mchdev_get">mchdev_get</a>();</td></tr>
<tr><th id="8347">8347</th><td>	<b>if</b> (!<a class="local col6 ref" href="#1326i915" title='i915' data-ref="1326i915" data-ref-filename="1326i915">i915</a>)</td></tr>
<tr><th id="8348">8348</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="8349">8349</th><td></td></tr>
<tr><th id="8350">8350</th><td>	<a class="macro" href="intel_runtime_pm.h.html#183" title="for ((wakeref) = intel_runtime_pm_get(&amp;i915-&gt;runtime_pm); (wakeref); intel_runtime_pm_put((&amp;i915-&gt;runtime_pm), (wakeref)), (wakeref) = 0)" data-ref="_M/with_intel_runtime_pm">with_intel_runtime_pm</a>(&amp;<a class="local col6 ref" href="#1326i915" title='i915' data-ref="1326i915" data-ref-filename="1326i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::runtime_pm" title='drm_i915_private::runtime_pm' data-ref="drm_i915_private::runtime_pm" data-ref-filename="drm_i915_private..runtime_pm">runtime_pm</a>, <a class="local col9 ref" href="#1329wakeref" title='wakeref' data-ref="1329wakeref" data-ref-filename="1329wakeref">wakeref</a>) {</td></tr>
<tr><th id="8351">8351</th><td>		<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_lock_irq" title='spin_lock_irq' data-ref="spin_lock_irq" data-ref-filename="spin_lock_irq">spin_lock_irq</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="8352">8352</th><td>		<a class="local col7 ref" href="#1327chipset_val" title='chipset_val' data-ref="1327chipset_val" data-ref-filename="1327chipset_val">chipset_val</a> = <a class="tu ref fn" href="#__i915_chipset_val" title='__i915_chipset_val' data-use='c' data-ref="__i915_chipset_val" data-ref-filename="__i915_chipset_val">__i915_chipset_val</a>(<a class="local col6 ref" href="#1326i915" title='i915' data-ref="1326i915" data-ref-filename="1326i915">i915</a>);</td></tr>
<tr><th id="8353">8353</th><td>		<a class="local col8 ref" href="#1328graphics_val" title='graphics_val' data-ref="1328graphics_val" data-ref-filename="1328graphics_val">graphics_val</a> = <a class="tu ref fn" href="#__i915_gfx_val" title='__i915_gfx_val' data-use='c' data-ref="__i915_gfx_val" data-ref-filename="__i915_gfx_val">__i915_gfx_val</a>(<a class="local col6 ref" href="#1326i915" title='i915' data-ref="1326i915" data-ref-filename="1326i915">i915</a>);</td></tr>
<tr><th id="8354">8354</th><td>		<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_unlock_irq" title='spin_unlock_irq' data-ref="spin_unlock_irq" data-ref-filename="spin_unlock_irq">spin_unlock_irq</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="8355">8355</th><td>	}</td></tr>
<tr><th id="8356">8356</th><td></td></tr>
<tr><th id="8357">8357</th><td>	<a class="ref fn" href="../../../../include/drm/drm_drv.h.html#drm_dev_put" title='drm_dev_put' data-ref="drm_dev_put" data-ref-filename="drm_dev_put">drm_dev_put</a>(&amp;<a class="local col6 ref" href="#1326i915" title='i915' data-ref="1326i915" data-ref-filename="1326i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>);</td></tr>
<tr><th id="8358">8358</th><td>	<b>return</b> <a class="local col7 ref" href="#1327chipset_val" title='chipset_val' data-ref="1327chipset_val" data-ref-filename="1327chipset_val">chipset_val</a> + <a class="local col8 ref" href="#1328graphics_val" title='graphics_val' data-ref="1328graphics_val" data-ref-filename="1328graphics_val">graphics_val</a>;</td></tr>
<tr><th id="8359">8359</th><td>}</td></tr>
<tr><th id="8360">8360</th><td><a class="macro" href="../../../../include/linux/export.h.html#126" title="extern typeof(i915_read_mch_val) i915_read_mch_val; static const char __kstrtab_i915_read_mch_val[] __attribute__((section(&quot;__ksymtab_strings&quot;), used, aligned(1))) = &quot;i915_read_mch_val&quot;; static void * __attribute__((__section__(&quot;.discard.addressable&quot;))) __attribute__((__used__)) __addressable_i915_read_mch_val8360 = (void *)&amp;i915_read_mch_val; asm(&quot;	.section \&quot;___ksymtab&quot; &quot;_gpl&quot; &quot;+&quot; &quot;i915_read_mch_val&quot; &quot;\&quot;, \&quot;a\&quot;	\n&quot; &quot;	.balign	8					\n&quot; &quot;__ksymtab_&quot; &quot;i915_read_mch_val&quot; &quot;:				\n&quot; &quot;	.long	&quot; &quot;i915_read_mch_val&quot; &quot;- .				\n&quot; &quot;	.long	__kstrtab_&quot; &quot;i915_read_mch_val&quot; &quot;- .			\n&quot; &quot;	.previous					\n&quot;)" data-ref="_M/EXPORT_SYMBOL_GPL">EXPORT_SYMBOL_GPL</a>(<a class="decl fn" href="#i915_read_mch_val" title='i915_read_mch_val' data-ref="i915_read_mch_val" data-ref-filename="i915_read_mch_val"><a class="ref fn" href="#i915_read_mch_val" title='i915_read_mch_val' data-ref="i915_read_mch_val" data-ref-filename="i915_read_mch_val"><a class="ref fn" href="#i915_read_mch_val" title='i915_read_mch_val' data-ref="i915_read_mch_val" data-ref-filename="i915_read_mch_val">i915_read_mch_val</a></a></a>);</td></tr>
<tr><th id="8361">8361</th><td></td></tr>
<tr><th id="8362">8362</th><td><i class="doc">/**</i></td></tr>
<tr><th id="8363">8363</th><td><i class="doc"> * i915_gpu_raise - raise GPU frequency limit</i></td></tr>
<tr><th id="8364">8364</th><td><i class="doc"> *</i></td></tr>
<tr><th id="8365">8365</th><td><i class="doc"> * Raise the limit; IPS indicates we have thermal headroom.</i></td></tr>
<tr><th id="8366">8366</th><td><i class="doc"> */</i></td></tr>
<tr><th id="8367">8367</th><td><a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl def fn" id="i915_gpu_raise" title='i915_gpu_raise' data-ref="i915_gpu_raise" data-ref-filename="i915_gpu_raise">i915_gpu_raise</dfn>(<em>void</em>)</td></tr>
<tr><th id="8368">8368</th><td>{</td></tr>
<tr><th id="8369">8369</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="1330i915" title='i915' data-type='struct drm_i915_private *' data-ref="1330i915" data-ref-filename="1330i915">i915</dfn>;</td></tr>
<tr><th id="8370">8370</th><td></td></tr>
<tr><th id="8371">8371</th><td>	<a class="local col0 ref" href="#1330i915" title='i915' data-ref="1330i915" data-ref-filename="1330i915">i915</a> = <a class="tu ref fn" href="#mchdev_get" title='mchdev_get' data-use='c' data-ref="mchdev_get" data-ref-filename="mchdev_get">mchdev_get</a>();</td></tr>
<tr><th id="8372">8372</th><td>	<b>if</b> (!<a class="local col0 ref" href="#1330i915" title='i915' data-ref="1330i915" data-ref-filename="1330i915">i915</a>)</td></tr>
<tr><th id="8373">8373</th><td>		<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="8374">8374</th><td></td></tr>
<tr><th id="8375">8375</th><td>	<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_lock_irq" title='spin_lock_irq' data-ref="spin_lock_irq" data-ref-filename="spin_lock_irq">spin_lock_irq</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="8376">8376</th><td>	<b>if</b> (<a class="local col0 ref" href="#1330i915" title='i915' data-ref="1330i915" data-ref-filename="1330i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::max_delay" title='intel_ilk_power_mgmt::max_delay' data-ref="intel_ilk_power_mgmt::max_delay" data-ref-filename="intel_ilk_power_mgmt..max_delay">max_delay</a> &gt; <a class="local col0 ref" href="#1330i915" title='i915' data-ref="1330i915" data-ref-filename="1330i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::fmax" title='intel_ilk_power_mgmt::fmax' data-ref="intel_ilk_power_mgmt::fmax" data-ref-filename="intel_ilk_power_mgmt..fmax">fmax</a>)</td></tr>
<tr><th id="8377">8377</th><td>		<a class="local col0 ref" href="#1330i915" title='i915' data-ref="1330i915" data-ref-filename="1330i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::max_delay" title='intel_ilk_power_mgmt::max_delay' data-ref="intel_ilk_power_mgmt::max_delay" data-ref-filename="intel_ilk_power_mgmt..max_delay">max_delay</a>--;</td></tr>
<tr><th id="8378">8378</th><td>	<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_unlock_irq" title='spin_unlock_irq' data-ref="spin_unlock_irq" data-ref-filename="spin_unlock_irq">spin_unlock_irq</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="8379">8379</th><td></td></tr>
<tr><th id="8380">8380</th><td>	<a class="ref fn" href="../../../../include/drm/drm_drv.h.html#drm_dev_put" title='drm_dev_put' data-ref="drm_dev_put" data-ref-filename="drm_dev_put">drm_dev_put</a>(&amp;<a class="local col0 ref" href="#1330i915" title='i915' data-ref="1330i915" data-ref-filename="1330i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>);</td></tr>
<tr><th id="8381">8381</th><td>	<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="8382">8382</th><td>}</td></tr>
<tr><th id="8383">8383</th><td><a class="macro" href="../../../../include/linux/export.h.html#126" title="extern typeof(i915_gpu_raise) i915_gpu_raise; static const char __kstrtab_i915_gpu_raise[] __attribute__((section(&quot;__ksymtab_strings&quot;), used, aligned(1))) = &quot;i915_gpu_raise&quot;; static void * __attribute__((__section__(&quot;.discard.addressable&quot;))) __attribute__((__used__)) __addressable_i915_gpu_raise8383 = (void *)&amp;i915_gpu_raise; asm(&quot;	.section \&quot;___ksymtab&quot; &quot;_gpl&quot; &quot;+&quot; &quot;i915_gpu_raise&quot; &quot;\&quot;, \&quot;a\&quot;	\n&quot; &quot;	.balign	8					\n&quot; &quot;__ksymtab_&quot; &quot;i915_gpu_raise&quot; &quot;:				\n&quot; &quot;	.long	&quot; &quot;i915_gpu_raise&quot; &quot;- .				\n&quot; &quot;	.long	__kstrtab_&quot; &quot;i915_gpu_raise&quot; &quot;- .			\n&quot; &quot;	.previous					\n&quot;)" data-ref="_M/EXPORT_SYMBOL_GPL">EXPORT_SYMBOL_GPL</a>(<a class="decl fn" href="#i915_gpu_raise" title='i915_gpu_raise' data-ref="i915_gpu_raise" data-ref-filename="i915_gpu_raise"><a class="ref fn" href="#i915_gpu_raise" title='i915_gpu_raise' data-ref="i915_gpu_raise" data-ref-filename="i915_gpu_raise"><a class="ref fn" href="#i915_gpu_raise" title='i915_gpu_raise' data-ref="i915_gpu_raise" data-ref-filename="i915_gpu_raise">i915_gpu_raise</a></a></a>);</td></tr>
<tr><th id="8384">8384</th><td></td></tr>
<tr><th id="8385">8385</th><td><i class="doc">/**</i></td></tr>
<tr><th id="8386">8386</th><td><i class="doc"> * i915_gpu_lower - lower GPU frequency limit</i></td></tr>
<tr><th id="8387">8387</th><td><i class="doc"> *</i></td></tr>
<tr><th id="8388">8388</th><td><i class="doc"> * IPS indicates we're close to a thermal limit, so throttle back the GPU</i></td></tr>
<tr><th id="8389">8389</th><td><i class="doc"> * frequency maximum.</i></td></tr>
<tr><th id="8390">8390</th><td><i class="doc"> */</i></td></tr>
<tr><th id="8391">8391</th><td><a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl def fn" id="i915_gpu_lower" title='i915_gpu_lower' data-ref="i915_gpu_lower" data-ref-filename="i915_gpu_lower">i915_gpu_lower</dfn>(<em>void</em>)</td></tr>
<tr><th id="8392">8392</th><td>{</td></tr>
<tr><th id="8393">8393</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="1331i915" title='i915' data-type='struct drm_i915_private *' data-ref="1331i915" data-ref-filename="1331i915">i915</dfn>;</td></tr>
<tr><th id="8394">8394</th><td></td></tr>
<tr><th id="8395">8395</th><td>	<a class="local col1 ref" href="#1331i915" title='i915' data-ref="1331i915" data-ref-filename="1331i915">i915</a> = <a class="tu ref fn" href="#mchdev_get" title='mchdev_get' data-use='c' data-ref="mchdev_get" data-ref-filename="mchdev_get">mchdev_get</a>();</td></tr>
<tr><th id="8396">8396</th><td>	<b>if</b> (!<a class="local col1 ref" href="#1331i915" title='i915' data-ref="1331i915" data-ref-filename="1331i915">i915</a>)</td></tr>
<tr><th id="8397">8397</th><td>		<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="8398">8398</th><td></td></tr>
<tr><th id="8399">8399</th><td>	<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_lock_irq" title='spin_lock_irq' data-ref="spin_lock_irq" data-ref-filename="spin_lock_irq">spin_lock_irq</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="8400">8400</th><td>	<b>if</b> (<a class="local col1 ref" href="#1331i915" title='i915' data-ref="1331i915" data-ref-filename="1331i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::max_delay" title='intel_ilk_power_mgmt::max_delay' data-ref="intel_ilk_power_mgmt::max_delay" data-ref-filename="intel_ilk_power_mgmt..max_delay">max_delay</a> &lt; <a class="local col1 ref" href="#1331i915" title='i915' data-ref="1331i915" data-ref-filename="1331i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::min_delay" title='intel_ilk_power_mgmt::min_delay' data-ref="intel_ilk_power_mgmt::min_delay" data-ref-filename="intel_ilk_power_mgmt..min_delay">min_delay</a>)</td></tr>
<tr><th id="8401">8401</th><td>		<a class="local col1 ref" href="#1331i915" title='i915' data-ref="1331i915" data-ref-filename="1331i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::max_delay" title='intel_ilk_power_mgmt::max_delay' data-ref="intel_ilk_power_mgmt::max_delay" data-ref-filename="intel_ilk_power_mgmt..max_delay">max_delay</a>++;</td></tr>
<tr><th id="8402">8402</th><td>	<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_unlock_irq" title='spin_unlock_irq' data-ref="spin_unlock_irq" data-ref-filename="spin_unlock_irq">spin_unlock_irq</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="8403">8403</th><td></td></tr>
<tr><th id="8404">8404</th><td>	<a class="ref fn" href="../../../../include/drm/drm_drv.h.html#drm_dev_put" title='drm_dev_put' data-ref="drm_dev_put" data-ref-filename="drm_dev_put">drm_dev_put</a>(&amp;<a class="local col1 ref" href="#1331i915" title='i915' data-ref="1331i915" data-ref-filename="1331i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>);</td></tr>
<tr><th id="8405">8405</th><td>	<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="8406">8406</th><td>}</td></tr>
<tr><th id="8407">8407</th><td><a class="macro" href="../../../../include/linux/export.h.html#126" title="extern typeof(i915_gpu_lower) i915_gpu_lower; static const char __kstrtab_i915_gpu_lower[] __attribute__((section(&quot;__ksymtab_strings&quot;), used, aligned(1))) = &quot;i915_gpu_lower&quot;; static void * __attribute__((__section__(&quot;.discard.addressable&quot;))) __attribute__((__used__)) __addressable_i915_gpu_lower8407 = (void *)&amp;i915_gpu_lower; asm(&quot;	.section \&quot;___ksymtab&quot; &quot;_gpl&quot; &quot;+&quot; &quot;i915_gpu_lower&quot; &quot;\&quot;, \&quot;a\&quot;	\n&quot; &quot;	.balign	8					\n&quot; &quot;__ksymtab_&quot; &quot;i915_gpu_lower&quot; &quot;:				\n&quot; &quot;	.long	&quot; &quot;i915_gpu_lower&quot; &quot;- .				\n&quot; &quot;	.long	__kstrtab_&quot; &quot;i915_gpu_lower&quot; &quot;- .			\n&quot; &quot;	.previous					\n&quot;)" data-ref="_M/EXPORT_SYMBOL_GPL">EXPORT_SYMBOL_GPL</a>(<a class="decl fn" href="#i915_gpu_lower" title='i915_gpu_lower' data-ref="i915_gpu_lower" data-ref-filename="i915_gpu_lower"><a class="ref fn" href="#i915_gpu_lower" title='i915_gpu_lower' data-ref="i915_gpu_lower" data-ref-filename="i915_gpu_lower"><a class="ref fn" href="#i915_gpu_lower" title='i915_gpu_lower' data-ref="i915_gpu_lower" data-ref-filename="i915_gpu_lower">i915_gpu_lower</a></a></a>);</td></tr>
<tr><th id="8408">8408</th><td></td></tr>
<tr><th id="8409">8409</th><td><i class="doc">/**</i></td></tr>
<tr><th id="8410">8410</th><td><i class="doc"> * i915_gpu_busy - indicate GPU business to IPS</i></td></tr>
<tr><th id="8411">8411</th><td><i class="doc"> *</i></td></tr>
<tr><th id="8412">8412</th><td><i class="doc"> * Tell the IPS driver whether or not the GPU is busy.</i></td></tr>
<tr><th id="8413">8413</th><td><i class="doc"> */</i></td></tr>
<tr><th id="8414">8414</th><td><a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl def fn" id="i915_gpu_busy" title='i915_gpu_busy' data-ref="i915_gpu_busy" data-ref-filename="i915_gpu_busy">i915_gpu_busy</dfn>(<em>void</em>)</td></tr>
<tr><th id="8415">8415</th><td>{</td></tr>
<tr><th id="8416">8416</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="1332i915" title='i915' data-type='struct drm_i915_private *' data-ref="1332i915" data-ref-filename="1332i915">i915</dfn>;</td></tr>
<tr><th id="8417">8417</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col3 decl" id="1333ret" title='ret' data-type='bool' data-ref="1333ret" data-ref-filename="1333ret">ret</dfn>;</td></tr>
<tr><th id="8418">8418</th><td></td></tr>
<tr><th id="8419">8419</th><td>	<a class="local col2 ref" href="#1332i915" title='i915' data-ref="1332i915" data-ref-filename="1332i915">i915</a> = <a class="tu ref fn" href="#mchdev_get" title='mchdev_get' data-use='c' data-ref="mchdev_get" data-ref-filename="mchdev_get">mchdev_get</a>();</td></tr>
<tr><th id="8420">8420</th><td>	<b>if</b> (!<a class="local col2 ref" href="#1332i915" title='i915' data-ref="1332i915" data-ref-filename="1332i915">i915</a>)</td></tr>
<tr><th id="8421">8421</th><td>		<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="8422">8422</th><td></td></tr>
<tr><th id="8423">8423</th><td>	<a class="local col3 ref" href="#1333ret" title='ret' data-ref="1333ret" data-ref-filename="1333ret">ret</a> = <a class="local col2 ref" href="#1332i915" title='i915' data-ref="1332i915" data-ref-filename="1332i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt" title='drm_i915_private::gt' data-ref="drm_i915_private::gt" data-ref-filename="drm_i915_private..gt">gt</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::awake" title='drm_i915_private::(anonymous struct)::awake' data-ref="drm_i915_private::(anonymous)::awake" data-ref-filename="drm_i915_private..(anonymous)..awake">awake</a>;</td></tr>
<tr><th id="8424">8424</th><td></td></tr>
<tr><th id="8425">8425</th><td>	<a class="ref fn" href="../../../../include/drm/drm_drv.h.html#drm_dev_put" title='drm_dev_put' data-ref="drm_dev_put" data-ref-filename="drm_dev_put">drm_dev_put</a>(&amp;<a class="local col2 ref" href="#1332i915" title='i915' data-ref="1332i915" data-ref-filename="1332i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>);</td></tr>
<tr><th id="8426">8426</th><td>	<b>return</b> <a class="local col3 ref" href="#1333ret" title='ret' data-ref="1333ret" data-ref-filename="1333ret">ret</a>;</td></tr>
<tr><th id="8427">8427</th><td>}</td></tr>
<tr><th id="8428">8428</th><td><a class="macro" href="../../../../include/linux/export.h.html#126" title="extern typeof(i915_gpu_busy) i915_gpu_busy; static const char __kstrtab_i915_gpu_busy[] __attribute__((section(&quot;__ksymtab_strings&quot;), used, aligned(1))) = &quot;i915_gpu_busy&quot;; static void * __attribute__((__section__(&quot;.discard.addressable&quot;))) __attribute__((__used__)) __addressable_i915_gpu_busy8428 = (void *)&amp;i915_gpu_busy; asm(&quot;	.section \&quot;___ksymtab&quot; &quot;_gpl&quot; &quot;+&quot; &quot;i915_gpu_busy&quot; &quot;\&quot;, \&quot;a\&quot;	\n&quot; &quot;	.balign	8					\n&quot; &quot;__ksymtab_&quot; &quot;i915_gpu_busy&quot; &quot;:				\n&quot; &quot;	.long	&quot; &quot;i915_gpu_busy&quot; &quot;- .				\n&quot; &quot;	.long	__kstrtab_&quot; &quot;i915_gpu_busy&quot; &quot;- .			\n&quot; &quot;	.previous					\n&quot;)" data-ref="_M/EXPORT_SYMBOL_GPL">EXPORT_SYMBOL_GPL</a>(<a class="decl fn" href="#i915_gpu_busy" title='i915_gpu_busy' data-ref="i915_gpu_busy" data-ref-filename="i915_gpu_busy"><a class="ref fn" href="#i915_gpu_busy" title='i915_gpu_busy' data-ref="i915_gpu_busy" data-ref-filename="i915_gpu_busy"><a class="ref fn" href="#i915_gpu_busy" title='i915_gpu_busy' data-ref="i915_gpu_busy" data-ref-filename="i915_gpu_busy">i915_gpu_busy</a></a></a>);</td></tr>
<tr><th id="8429">8429</th><td></td></tr>
<tr><th id="8430">8430</th><td><i class="doc">/**</i></td></tr>
<tr><th id="8431">8431</th><td><i class="doc"> * i915_gpu_turbo_disable - disable graphics turbo</i></td></tr>
<tr><th id="8432">8432</th><td><i class="doc"> *</i></td></tr>
<tr><th id="8433">8433</th><td><i class="doc"> * Disable graphics turbo by resetting the max frequency and setting the</i></td></tr>
<tr><th id="8434">8434</th><td><i class="doc"> * current frequency to the default.</i></td></tr>
<tr><th id="8435">8435</th><td><i class="doc"> */</i></td></tr>
<tr><th id="8436">8436</th><td><a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl def fn" id="i915_gpu_turbo_disable" title='i915_gpu_turbo_disable' data-ref="i915_gpu_turbo_disable" data-ref-filename="i915_gpu_turbo_disable">i915_gpu_turbo_disable</dfn>(<em>void</em>)</td></tr>
<tr><th id="8437">8437</th><td>{</td></tr>
<tr><th id="8438">8438</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="1334i915" title='i915' data-type='struct drm_i915_private *' data-ref="1334i915" data-ref-filename="1334i915">i915</dfn>;</td></tr>
<tr><th id="8439">8439</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col5 decl" id="1335ret" title='ret' data-type='bool' data-ref="1335ret" data-ref-filename="1335ret">ret</dfn>;</td></tr>
<tr><th id="8440">8440</th><td></td></tr>
<tr><th id="8441">8441</th><td>	<a class="local col4 ref" href="#1334i915" title='i915' data-ref="1334i915" data-ref-filename="1334i915">i915</a> = <a class="tu ref fn" href="#mchdev_get" title='mchdev_get' data-use='c' data-ref="mchdev_get" data-ref-filename="mchdev_get">mchdev_get</a>();</td></tr>
<tr><th id="8442">8442</th><td>	<b>if</b> (!<a class="local col4 ref" href="#1334i915" title='i915' data-ref="1334i915" data-ref-filename="1334i915">i915</a>)</td></tr>
<tr><th id="8443">8443</th><td>		<b>return</b> <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="8444">8444</th><td></td></tr>
<tr><th id="8445">8445</th><td>	<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_lock_irq" title='spin_lock_irq' data-ref="spin_lock_irq" data-ref-filename="spin_lock_irq">spin_lock_irq</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="8446">8446</th><td>	<a class="local col4 ref" href="#1334i915" title='i915' data-ref="1334i915" data-ref-filename="1334i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::max_delay" title='intel_ilk_power_mgmt::max_delay' data-ref="intel_ilk_power_mgmt::max_delay" data-ref-filename="intel_ilk_power_mgmt..max_delay">max_delay</a> = <a class="local col4 ref" href="#1334i915" title='i915' data-ref="1334i915" data-ref-filename="1334i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::fstart" title='intel_ilk_power_mgmt::fstart' data-ref="intel_ilk_power_mgmt::fstart" data-ref-filename="intel_ilk_power_mgmt..fstart">fstart</a>;</td></tr>
<tr><th id="8447">8447</th><td>	<a class="local col5 ref" href="#1335ret" title='ret' data-ref="1335ret" data-ref-filename="1335ret">ret</a> = <a class="ref fn" href="#ironlake_set_drps" title='ironlake_set_drps' data-ref="ironlake_set_drps" data-ref-filename="ironlake_set_drps">ironlake_set_drps</a>(<a class="local col4 ref" href="#1334i915" title='i915' data-ref="1334i915" data-ref-filename="1334i915">i915</a>, <a class="local col4 ref" href="#1334i915" title='i915' data-ref="1334i915" data-ref-filename="1334i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::fstart" title='intel_ilk_power_mgmt::fstart' data-ref="intel_ilk_power_mgmt::fstart" data-ref-filename="intel_ilk_power_mgmt..fstart">fstart</a>);</td></tr>
<tr><th id="8448">8448</th><td>	<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_unlock_irq" title='spin_unlock_irq' data-ref="spin_unlock_irq" data-ref-filename="spin_unlock_irq">spin_unlock_irq</a>(&amp;<a class="ref" href="i915_drv.h.html#mchdev_lock" title='mchdev_lock' data-ref="mchdev_lock" data-ref-filename="mchdev_lock">mchdev_lock</a>);</td></tr>
<tr><th id="8449">8449</th><td></td></tr>
<tr><th id="8450">8450</th><td>	<a class="ref fn" href="../../../../include/drm/drm_drv.h.html#drm_dev_put" title='drm_dev_put' data-ref="drm_dev_put" data-ref-filename="drm_dev_put">drm_dev_put</a>(&amp;<a class="local col4 ref" href="#1334i915" title='i915' data-ref="1334i915" data-ref-filename="1334i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>);</td></tr>
<tr><th id="8451">8451</th><td>	<b>return</b> <a class="local col5 ref" href="#1335ret" title='ret' data-ref="1335ret" data-ref-filename="1335ret">ret</a>;</td></tr>
<tr><th id="8452">8452</th><td>}</td></tr>
<tr><th id="8453">8453</th><td><a class="macro" href="../../../../include/linux/export.h.html#126" title="extern typeof(i915_gpu_turbo_disable) i915_gpu_turbo_disable; static const char __kstrtab_i915_gpu_turbo_disable[] __attribute__((section(&quot;__ksymtab_strings&quot;), used, aligned(1))) = &quot;i915_gpu_turbo_disable&quot;; static void * __attribute__((__section__(&quot;.discard.addressable&quot;))) __attribute__((__used__)) __addressable_i915_gpu_turbo_disable8453 = (void *)&amp;i915_gpu_turbo_disable; asm(&quot;	.section \&quot;___ksymtab&quot; &quot;_gpl&quot; &quot;+&quot; &quot;i915_gpu_turbo_disable&quot; &quot;\&quot;, \&quot;a\&quot;	\n&quot; &quot;	.balign	8					\n&quot; &quot;__ksymtab_&quot; &quot;i915_gpu_turbo_disable&quot; &quot;:				\n&quot; &quot;	.long	&quot; &quot;i915_gpu_turbo_disable&quot; &quot;- .				\n&quot; &quot;	.long	__kstrtab_&quot; &quot;i915_gpu_turbo_disable&quot; &quot;- .			\n&quot; &quot;	.previous					\n&quot;)" data-ref="_M/EXPORT_SYMBOL_GPL">EXPORT_SYMBOL_GPL</a>(<a class="decl fn" href="#i915_gpu_turbo_disable" title='i915_gpu_turbo_disable' data-ref="i915_gpu_turbo_disable" data-ref-filename="i915_gpu_turbo_disable"><a class="ref fn" href="#i915_gpu_turbo_disable" title='i915_gpu_turbo_disable' data-ref="i915_gpu_turbo_disable" data-ref-filename="i915_gpu_turbo_disable"><a class="ref fn" href="#i915_gpu_turbo_disable" title='i915_gpu_turbo_disable' data-ref="i915_gpu_turbo_disable" data-ref-filename="i915_gpu_turbo_disable">i915_gpu_turbo_disable</a></a></a>);</td></tr>
<tr><th id="8454">8454</th><td></td></tr>
<tr><th id="8455">8455</th><td><i class="doc" data-doc="ips_ping_for_i915_load">/**</i></td></tr>
<tr><th id="8456">8456</th><td><i class="doc" data-doc="ips_ping_for_i915_load"> * Tells the intel_ips driver that the i915 driver is now loaded, if</i></td></tr>
<tr><th id="8457">8457</th><td><i class="doc" data-doc="ips_ping_for_i915_load"> * IPS got loaded first.</i></td></tr>
<tr><th id="8458">8458</th><td><i class="doc" data-doc="ips_ping_for_i915_load"> *</i></td></tr>
<tr><th id="8459">8459</th><td><i class="doc" data-doc="ips_ping_for_i915_load"> * This awkward dance is so that neither module has to depend on the</i></td></tr>
<tr><th id="8460">8460</th><td><i class="doc" data-doc="ips_ping_for_i915_load"> * other in order for IPS to do the appropriate communication of</i></td></tr>
<tr><th id="8461">8461</th><td><i class="doc" data-doc="ips_ping_for_i915_load"> * GPU turbo limits to i915.</i></td></tr>
<tr><th id="8462">8462</th><td><i class="doc" data-doc="ips_ping_for_i915_load"> */</i></td></tr>
<tr><th id="8463">8463</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="8464">8464</th><td><dfn class="tu decl def fn" id="ips_ping_for_i915_load" title='ips_ping_for_i915_load' data-type='void ips_ping_for_i915_load()' data-ref="ips_ping_for_i915_load" data-ref-filename="ips_ping_for_i915_load">ips_ping_for_i915_load</dfn>(<em>void</em>)</td></tr>
<tr><th id="8465">8465</th><td>{</td></tr>
<tr><th id="8466">8466</th><td>	<em>void</em> (*<dfn class="local col6 decl" id="1336link" title='link' data-type='void (*)(void)' data-ref="1336link" data-ref-filename="1336link">link</dfn>)(<em>void</em>);</td></tr>
<tr><th id="8467">8467</th><td></td></tr>
<tr><th id="8468">8468</th><td>	<a class="local col6 ref" href="#1336link" title='link' data-ref="1336link" data-ref-filename="1336link">link</a> = <a class="macro" href="../../../../include/linux/module.h.html#287" title="((typeof(&amp;ips_link_to_i915_driver))(__symbol_get(&quot;ips_link_to_i915_driver&quot;)))" data-ref="_M/symbol_get">symbol_get</a>(<a class="ref fn" href="../../../platform/x86/intel_ips.h.html#ips_link_to_i915_driver" title='ips_link_to_i915_driver' data-ref="ips_link_to_i915_driver" data-ref-filename="ips_link_to_i915_driver">ips_link_to_i915_driver</a>);</td></tr>
<tr><th id="8469">8469</th><td>	<b>if</b> (<a class="local col6 ref" href="#1336link" title='link' data-ref="1336link" data-ref-filename="1336link">link</a>) {</td></tr>
<tr><th id="8470">8470</th><td>		<a class="local col6 ref" href="#1336link" title='link' data-ref="1336link" data-ref-filename="1336link">link</a>();</td></tr>
<tr><th id="8471">8471</th><td>		<a class="macro" href="../../../../include/linux/module.h.html#612" title="__symbol_put(&quot;ips_link_to_i915_driver&quot;)" data-ref="_M/symbol_put">symbol_put</a>(ips_link_to_i915_driver);</td></tr>
<tr><th id="8472">8472</th><td>	}</td></tr>
<tr><th id="8473">8473</th><td>}</td></tr>
<tr><th id="8474">8474</th><td></td></tr>
<tr><th id="8475">8475</th><td><em>void</em> <dfn class="decl def fn" id="intel_gpu_ips_init" title='intel_gpu_ips_init' data-ref="intel_gpu_ips_init" data-ref-filename="intel_gpu_ips_init">intel_gpu_ips_init</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="1337dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1337dev_priv" data-ref-filename="1337dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8476">8476</th><td>{</td></tr>
<tr><th id="8477">8477</th><td>	<i>/* We only register the i915 ips part with intel-ips once everything is</i></td></tr>
<tr><th id="8478">8478</th><td><i>	 * set up, to avoid intel-ips sneaking in and reading bogus values. */</i></td></tr>
<tr><th id="8479">8479</th><td>	<a class="macro" href="../../../../include/linux/rcupdate.h.html#367" title="do { uintptr_t _r_a_p__v = (uintptr_t)(dev_priv); ; if (__builtin_constant_p(dev_priv) &amp;&amp; (_r_a_p__v) == (uintptr_t)((void *)0)) ({ union { typeof((i915_mch_dev)) __val; char __c[1]; } __u = { .__val = ( typeof((i915_mch_dev))) ((typeof(i915_mch_dev))(_r_a_p__v)) }; __write_once_size(&amp;((i915_mch_dev)), __u.__c, sizeof((i915_mch_dev))); __u.__val; }); else do { do { extern void __compiletime_assert_8479(void) ; if (!((sizeof(*&amp;i915_mch_dev) == sizeof(char) || sizeof(*&amp;i915_mch_dev) == sizeof(short) || sizeof(*&amp;i915_mch_dev) == sizeof(int) || sizeof(*&amp;i915_mch_dev) == sizeof(long)))) __compiletime_assert_8479(); } while (0); __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); ({ union { typeof(*&amp;i915_mch_dev) __val; char __c[1]; } __u = { .__val = ( typeof(*&amp;i915_mch_dev)) ((typeof(*((typeof(i915_mch_dev))_r_a_p__v)) *)((typeof(i915_mch_dev))_r_a_p__v)) }; __write_once_size(&amp;(*&amp;i915_mch_dev), __u.__c, sizeof(*&amp;i915_mch_dev)); __u.__val; }); } while (0); } while (0)" data-ref="_M/rcu_assign_pointer">rcu_assign_pointer</a>(<a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev">i915_mch_dev</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a>, <a class="local col7 ref" href="#1337dev_priv" title='dev_priv' data-ref="1337dev_priv" data-ref-filename="1337dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8480">8480</th><td></td></tr>
<tr><th id="8481">8481</th><td>	<a class="tu ref fn" href="#ips_ping_for_i915_load" title='ips_ping_for_i915_load' data-use='c' data-ref="ips_ping_for_i915_load" data-ref-filename="ips_ping_for_i915_load">ips_ping_for_i915_load</a>();</td></tr>
<tr><th id="8482">8482</th><td>}</td></tr>
<tr><th id="8483">8483</th><td></td></tr>
<tr><th id="8484">8484</th><td><em>void</em> <dfn class="decl def fn" id="intel_gpu_ips_teardown" title='intel_gpu_ips_teardown' data-ref="intel_gpu_ips_teardown" data-ref-filename="intel_gpu_ips_teardown">intel_gpu_ips_teardown</dfn>(<em>void</em>)</td></tr>
<tr><th id="8485">8485</th><td>{</td></tr>
<tr><th id="8486">8486</th><td>	<a class="macro" href="../../../../include/linux/rcupdate.h.html#367" title="do { uintptr_t _r_a_p__v = (uintptr_t)(((void *)0)); ; if (__builtin_constant_p(((void *)0)) &amp;&amp; (_r_a_p__v) == (uintptr_t)((void *)0)) ({ union { typeof((i915_mch_dev)) __val; char __c[1]; } __u = { .__val = ( typeof((i915_mch_dev))) ((typeof(i915_mch_dev))(_r_a_p__v)) }; __write_once_size(&amp;((i915_mch_dev)), __u.__c, sizeof((i915_mch_dev))); __u.__val; }); else do { do { extern void __compiletime_assert_8486(void) ; if (!((sizeof(*&amp;i915_mch_dev) == sizeof(char) || sizeof(*&amp;i915_mch_dev) == sizeof(short) || sizeof(*&amp;i915_mch_dev) == sizeof(int) || sizeof(*&amp;i915_mch_dev) == sizeof(long)))) __compiletime_assert_8486(); } while (0); __asm__ __volatile__(&quot;&quot; : : : &quot;memory&quot;); ({ union { typeof(*&amp;i915_mch_dev) __val; char __c[1]; } __u = { .__val = ( typeof(*&amp;i915_mch_dev)) ((typeof(*((typeof(i915_mch_dev))_r_a_p__v)) *)((typeof(i915_mch_dev))_r_a_p__v)) }; __write_once_size(&amp;(*&amp;i915_mch_dev), __u.__c, sizeof(*&amp;i915_mch_dev)); __u.__val; }); } while (0); } while (0)" data-ref="_M/rcu_assign_pointer">rcu_assign_pointer</a>(<a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='r' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev"><a class="tu ref" href="#i915_mch_dev" title='i915_mch_dev' data-use='a' data-ref="i915_mch_dev" data-ref-filename="i915_mch_dev">i915_mch_dev</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a>, <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>);</td></tr>
<tr><th id="8487">8487</th><td>}</td></tr>
<tr><th id="8488">8488</th><td></td></tr>
<tr><th id="8489">8489</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_init_emon" title='intel_init_emon' data-type='void intel_init_emon(struct drm_i915_private * dev_priv)' data-ref="intel_init_emon" data-ref-filename="intel_init_emon">intel_init_emon</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="1338dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1338dev_priv" data-ref-filename="1338dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8490">8490</th><td>{</td></tr>
<tr><th id="8491">8491</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="1339lcfuse" title='lcfuse' data-type='u32' data-ref="1339lcfuse" data-ref-filename="1339lcfuse">lcfuse</dfn>;</td></tr>
<tr><th id="8492">8492</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col0 decl" id="1340pxw" title='pxw' data-type='u8 [16]' data-ref="1340pxw" data-ref-filename="1340pxw">pxw</dfn>[<var>16</var>];</td></tr>
<tr><th id="8493">8493</th><td>	<em>int</em> <dfn class="local col1 decl" id="1341i" title='i' data-type='int' data-ref="1341i" data-ref-filename="1341i">i</dfn>;</td></tr>
<tr><th id="8494">8494</th><td></td></tr>
<tr><th id="8495">8495</th><td>	<i>/* Disable to program */</i></td></tr>
<tr><th id="8496">8496</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11600) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3906" title="((const i915_reg_t){ .reg = (0x11600) })" data-ref="_M/ECR">ECR</a>, <var>0</var>);</td></tr>
<tr><th id="8497">8497</th><td>	<a class="macro" href="i915_drv.h.html#2765" title="((void)intel_uncore_read_notrace(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11600) }))))" data-ref="_M/POSTING_READ">POSTING_READ</a>(<a class="macro" href="i915_reg.h.html#3906" title="((const i915_reg_t){ .reg = (0x11600) })" data-ref="_M/ECR">ECR</a>);</td></tr>
<tr><th id="8498">8498</th><td></td></tr>
<tr><th id="8499">8499</th><td>	<i>/* Program energy weights for various events */</i></td></tr>
<tr><th id="8500">8500</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x1124c) })), (0x15040d00))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3891" title="((const i915_reg_t){ .reg = (0x1124c) })" data-ref="_M/SDEW">SDEW</a>, <var>0x15040d00</var>);</td></tr>
<tr><th id="8501">8501</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11250) })), (0x007f0000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3892" title="((const i915_reg_t){ .reg = (0x11250) })" data-ref="_M/CSIEW0">CSIEW0</a>, <var>0x007f0000</var>);</td></tr>
<tr><th id="8502">8502</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11254) })), (0x1e220004))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3893" title="((const i915_reg_t){ .reg = (0x11254) })" data-ref="_M/CSIEW1">CSIEW1</a>, <var>0x1e220004</var>);</td></tr>
<tr><th id="8503">8503</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11258) })), (0x04000004))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3894" title="((const i915_reg_t){ .reg = (0x11258) })" data-ref="_M/CSIEW2">CSIEW2</a>, <var>0x04000004</var>);</td></tr>
<tr><th id="8504">8504</th><td></td></tr>
<tr><th id="8505">8505</th><td>	<b>for</b> (<a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a> = <var>0</var>; <a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a> &lt; <var>5</var>; <a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a>++)</td></tr>
<tr><th id="8506">8506</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x1125c + (i) * 4) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3895" title="((const i915_reg_t){ .reg = (0x1125c + (i) * 4) })" data-ref="_M/PEW">PEW</a>(<a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a>), <var>0</var>);</td></tr>
<tr><th id="8507">8507</th><td>	<b>for</b> (<a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a> = <var>0</var>; <a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a> &lt; <var>3</var>; <a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a>++)</td></tr>
<tr><th id="8508">8508</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11270 + (i) * 4) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3896" title="((const i915_reg_t){ .reg = (0x11270 + (i) * 4) })" data-ref="_M/DEW">DEW</a>(<a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a>), <var>0</var>);</td></tr>
<tr><th id="8509">8509</th><td></td></tr>
<tr><th id="8510">8510</th><td>	<i>/* Program P-state weights to account for frequency power adjustment */</i></td></tr>
<tr><th id="8511">8511</th><td>	<b>for</b> (<a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a> = <var>0</var>; <a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a> &lt; <var>16</var>; <a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a>++) {</td></tr>
<tr><th id="8512">8512</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col2 decl" id="1342pxvidfreq" title='pxvidfreq' data-type='u32' data-ref="1342pxvidfreq" data-ref-filename="1342pxvidfreq">pxvidfreq</dfn> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11110 + (i) * 4) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3711" title="((const i915_reg_t){ .reg = (0x11110 + (i) * 4) })" data-ref="_M/PXVFREQ">PXVFREQ</a>(<a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a>));</td></tr>
<tr><th id="8513">8513</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col3 decl" id="1343freq" title='freq' data-type='unsigned long' data-ref="1343freq" data-ref-filename="1343freq">freq</dfn> = <a class="tu ref fn" href="#intel_pxfreq" title='intel_pxfreq' data-use='c' data-ref="intel_pxfreq" data-ref-filename="intel_pxfreq">intel_pxfreq</a>(<a class="local col2 ref" href="#1342pxvidfreq" title='pxvidfreq' data-ref="1342pxvidfreq" data-ref-filename="1342pxvidfreq">pxvidfreq</a>);</td></tr>
<tr><th id="8514">8514</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col4 decl" id="1344vid" title='vid' data-type='unsigned long' data-ref="1344vid" data-ref-filename="1344vid">vid</dfn> = (<a class="local col2 ref" href="#1342pxvidfreq" title='pxvidfreq' data-ref="1342pxvidfreq" data-ref-filename="1342pxvidfreq">pxvidfreq</a> &amp; <a class="macro" href="i915_reg.h.html#3712" title="0x7f000000" data-ref="_M/PXVFREQ_PX_MASK">PXVFREQ_PX_MASK</a>) &gt;&gt;</td></tr>
<tr><th id="8515">8515</th><td>			<a class="macro" href="i915_reg.h.html#3713" title="24" data-ref="_M/PXVFREQ_PX_SHIFT">PXVFREQ_PX_SHIFT</a>;</td></tr>
<tr><th id="8516">8516</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col5 decl" id="1345val" title='val' data-type='unsigned long' data-ref="1345val" data-ref-filename="1345val">val</dfn>;</td></tr>
<tr><th id="8517">8517</th><td></td></tr>
<tr><th id="8518">8518</th><td>		<a class="local col5 ref" href="#1345val" title='val' data-ref="1345val" data-ref-filename="1345val">val</a> = <a class="local col4 ref" href="#1344vid" title='vid' data-ref="1344vid" data-ref-filename="1344vid">vid</a> * <a class="local col4 ref" href="#1344vid" title='vid' data-ref="1344vid" data-ref-filename="1344vid">vid</a>;</td></tr>
<tr><th id="8519">8519</th><td>		<a class="local col5 ref" href="#1345val" title='val' data-ref="1345val" data-ref-filename="1345val">val</a> *= (<a class="local col3 ref" href="#1343freq" title='freq' data-ref="1343freq" data-ref-filename="1343freq">freq</a> / <var>1000</var>);</td></tr>
<tr><th id="8520">8520</th><td>		<a class="local col5 ref" href="#1345val" title='val' data-ref="1345val" data-ref-filename="1345val">val</a> *= <var>255</var>;</td></tr>
<tr><th id="8521">8521</th><td>		<a class="local col5 ref" href="#1345val" title='val' data-ref="1345val" data-ref-filename="1345val">val</a> /= (<var>127</var>*<var>127</var>*<var>900</var>);</td></tr>
<tr><th id="8522">8522</th><td>		<b>if</b> (<a class="local col5 ref" href="#1345val" title='val' data-ref="1345val" data-ref-filename="1345val">val</a> &gt; <var>0xff</var>)</td></tr>
<tr><th id="8523">8523</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;bad pxval: %ld\n&quot;, val)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"bad pxval: %ld\n"</q>, <a class="local col5 ref" href="#1345val" title='val' data-ref="1345val" data-ref-filename="1345val">val</a>);</td></tr>
<tr><th id="8524">8524</th><td>		<a class="local col0 ref" href="#1340pxw" title='pxw' data-ref="1340pxw" data-ref-filename="1340pxw">pxw</a>[<a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a>] = <a class="local col5 ref" href="#1345val" title='val' data-ref="1345val" data-ref-filename="1345val">val</a>;</td></tr>
<tr><th id="8525">8525</th><td>	}</td></tr>
<tr><th id="8526">8526</th><td>	<i>/* Render standby states get 0 weight */</i></td></tr>
<tr><th id="8527">8527</th><td>	<a class="local col0 ref" href="#1340pxw" title='pxw' data-ref="1340pxw" data-ref-filename="1340pxw">pxw</a>[<var>14</var>] = <var>0</var>;</td></tr>
<tr><th id="8528">8528</th><td>	<a class="local col0 ref" href="#1340pxw" title='pxw' data-ref="1340pxw" data-ref-filename="1340pxw">pxw</a>[<var>15</var>] = <var>0</var>;</td></tr>
<tr><th id="8529">8529</th><td></td></tr>
<tr><th id="8530">8530</th><td>	<b>for</b> (<a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a> = <var>0</var>; <a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a> &lt; <var>4</var>; <a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a>++) {</td></tr>
<tr><th id="8531">8531</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="1346val" title='val' data-type='u32' data-ref="1346val" data-ref-filename="1346val">val</dfn> = (<a class="local col0 ref" href="#1340pxw" title='pxw' data-ref="1340pxw" data-ref-filename="1340pxw">pxw</a>[<a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a>*<var>4</var>] &lt;&lt; <var>24</var>) | (<a class="local col0 ref" href="#1340pxw" title='pxw' data-ref="1340pxw" data-ref-filename="1340pxw">pxw</a>[(<a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a>*<var>4</var>)+<var>1</var>] &lt;&lt; <var>16</var>) |</td></tr>
<tr><th id="8532">8532</th><td>			(<a class="local col0 ref" href="#1340pxw" title='pxw' data-ref="1340pxw" data-ref-filename="1340pxw">pxw</a>[(<a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a>*<var>4</var>)+<var>2</var>] &lt;&lt; <var>8</var>) | (<a class="local col0 ref" href="#1340pxw" title='pxw' data-ref="1340pxw" data-ref-filename="1340pxw">pxw</a>[(<a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a>*<var>4</var>)+<var>3</var>]);</td></tr>
<tr><th id="8533">8533</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11664 + (i) * 4) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3920" title="((const i915_reg_t){ .reg = (0x11664 + (i) * 4) })" data-ref="_M/PXW">PXW</a>(<a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a>), <a class="local col6 ref" href="#1346val" title='val' data-ref="1346val" data-ref-filename="1346val">val</a>);</td></tr>
<tr><th id="8534">8534</th><td>	}</td></tr>
<tr><th id="8535">8535</th><td></td></tr>
<tr><th id="8536">8536</th><td>	<i>/* Adjust magic regs to magic values (more experimental results) */</i></td></tr>
<tr><th id="8537">8537</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11608) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3910" title="((const i915_reg_t){ .reg = (0x11608) })" data-ref="_M/OGW0">OGW0</a>, <var>0</var>);</td></tr>
<tr><th id="8538">8538</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x1160c) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3911" title="((const i915_reg_t){ .reg = (0x1160c) })" data-ref="_M/OGW1">OGW1</a>, <var>0</var>);</td></tr>
<tr><th id="8539">8539</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11610) })), (0x00007f00))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3912" title="((const i915_reg_t){ .reg = (0x11610) })" data-ref="_M/EG0">EG0</a>, <var>0x00007f00</var>);</td></tr>
<tr><th id="8540">8540</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11614) })), (0x0000000e))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3913" title="((const i915_reg_t){ .reg = (0x11614) })" data-ref="_M/EG1">EG1</a>, <var>0x0000000e</var>);</td></tr>
<tr><th id="8541">8541</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11618) })), (0x000e0000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3914" title="((const i915_reg_t){ .reg = (0x11618) })" data-ref="_M/EG2">EG2</a>, <var>0x000e0000</var>);</td></tr>
<tr><th id="8542">8542</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x1161c) })), (0x68000300))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3915" title="((const i915_reg_t){ .reg = (0x1161c) })" data-ref="_M/EG3">EG3</a>, <var>0x68000300</var>);</td></tr>
<tr><th id="8543">8543</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11620) })), (0x42000000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3916" title="((const i915_reg_t){ .reg = (0x11620) })" data-ref="_M/EG4">EG4</a>, <var>0x42000000</var>);</td></tr>
<tr><th id="8544">8544</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11624) })), (0x00140031))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3917" title="((const i915_reg_t){ .reg = (0x11624) })" data-ref="_M/EG5">EG5</a>, <var>0x00140031</var>);</td></tr>
<tr><th id="8545">8545</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11628) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3918" title="((const i915_reg_t){ .reg = (0x11628) })" data-ref="_M/EG6">EG6</a>, <var>0</var>);</td></tr>
<tr><th id="8546">8546</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x1162c) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3919" title="((const i915_reg_t){ .reg = (0x1162c) })" data-ref="_M/EG7">EG7</a>, <var>0</var>);</td></tr>
<tr><th id="8547">8547</th><td></td></tr>
<tr><th id="8548">8548</th><td>	<b>for</b> (<a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a> = <var>0</var>; <a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a> &lt; <var>8</var>; <a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a>++)</td></tr>
<tr><th id="8549">8549</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11680 + (i) * 8) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3921" title="((const i915_reg_t){ .reg = (0x11680 + (i) * 8) })" data-ref="_M/PXWL">PXWL</a>(<a class="local col1 ref" href="#1341i" title='i' data-ref="1341i" data-ref-filename="1341i">i</a>), <var>0</var>);</td></tr>
<tr><th id="8550">8550</th><td></td></tr>
<tr><th id="8551">8551</th><td>	<i>/* Enable PMON + select events */</i></td></tr>
<tr><th id="8552">8552</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x11600) })), (0x80000019))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3906" title="((const i915_reg_t){ .reg = (0x11600) })" data-ref="_M/ECR">ECR</a>, <var>0x80000019</var>);</td></tr>
<tr><th id="8553">8553</th><td></td></tr>
<tr><th id="8554">8554</th><td>	<a class="local col9 ref" href="#1339lcfuse" title='lcfuse' data-ref="1339lcfuse" data-ref-filename="1339lcfuse">lcfuse</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x116c0) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3922" title="((const i915_reg_t){ .reg = (0x116c0) })" data-ref="_M/LCFUSE02">LCFUSE02</a>);</td></tr>
<tr><th id="8555">8555</th><td></td></tr>
<tr><th id="8556">8556</th><td>	<a class="local col8 ref" href="#1338dev_priv" title='dev_priv' data-ref="1338dev_priv" data-ref-filename="1338dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::ips" title='drm_i915_private::ips' data-ref="drm_i915_private::ips" data-ref-filename="drm_i915_private..ips">ips</a>.<a class="ref field" href="i915_drv.h.html#intel_ilk_power_mgmt::corr" title='intel_ilk_power_mgmt::corr' data-ref="intel_ilk_power_mgmt::corr" data-ref-filename="intel_ilk_power_mgmt..corr">corr</a> = (<a class="local col9 ref" href="#1339lcfuse" title='lcfuse' data-ref="1339lcfuse" data-ref-filename="1339lcfuse">lcfuse</a> &amp; <a class="macro" href="i915_reg.h.html#3923" title="0x000000ff" data-ref="_M/LCFUSE_HIV_MASK">LCFUSE_HIV_MASK</a>);</td></tr>
<tr><th id="8557">8557</th><td>}</td></tr>
<tr><th id="8558">8558</th><td></td></tr>
<tr><th id="8559">8559</th><td><em>void</em> <dfn class="decl def fn" id="intel_init_gt_powersave" title='intel_init_gt_powersave' data-ref="intel_init_gt_powersave" data-ref-filename="intel_init_gt_powersave">intel_init_gt_powersave</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="1347dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1347dev_priv" data-ref-filename="1347dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8560">8560</th><td>{</td></tr>
<tr><th id="8561">8561</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col8 decl" id="1348rps" title='rps' data-type='struct intel_rps *' data-ref="1348rps" data-ref-filename="1348rps">rps</dfn> = &amp;<a class="local col7 ref" href="#1347dev_priv" title='dev_priv' data-ref="1347dev_priv" data-ref-filename="1347dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="8562">8562</th><td></td></tr>
<tr><th id="8563">8563</th><td>	<i>/*</i></td></tr>
<tr><th id="8564">8564</th><td><i>	 * RPM depends on RC6 to save restore the GT HW context, so make RC6 a</i></td></tr>
<tr><th id="8565">8565</th><td><i>	 * requirement.</i></td></tr>
<tr><th id="8566">8566</th><td><i>	 */</i></td></tr>
<tr><th id="8567">8567</th><td>	<b>if</b> (!<a class="tu ref fn" href="#sanitize_rc6" title='sanitize_rc6' data-use='c' data-ref="sanitize_rc6" data-ref-filename="sanitize_rc6">sanitize_rc6</a>(<a class="local col7 ref" href="#1347dev_priv" title='dev_priv' data-ref="1347dev_priv" data-ref-filename="1347dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="8568">8568</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#292" title="printk(&quot;\001&quot; &quot;6&quot; &quot;[&quot; &quot;drm&quot; &quot;] &quot; &quot;RC6 disabled, disabling runtime PM support\n&quot;)" data-ref="_M/DRM_INFO">DRM_INFO</a>(<q>"RC6 disabled, disabling runtime PM support\n"</q>);</td></tr>
<tr><th id="8569">8569</th><td>		<a class="ref fn" href="../../../../include/linux/pm_runtime.h.html#pm_runtime_get" title='pm_runtime_get' data-ref="pm_runtime_get" data-ref-filename="pm_runtime_get">pm_runtime_get</a>(&amp;<a class="local col7 ref" href="#1347dev_priv" title='dev_priv' data-ref="1347dev_priv" data-ref-filename="1347dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>.<a class="ref field" href="../../../../include/drm/drm_device.h.html#drm_device::pdev" title='drm_device::pdev' data-ref="drm_device::pdev" data-ref-filename="drm_device..pdev">pdev</a>-&gt;<a class="ref field" href="../../../../include/linux/pci.h.html#pci_dev::dev" title='pci_dev::dev' data-ref="pci_dev::dev" data-ref-filename="pci_dev..dev">dev</a>);</td></tr>
<tr><th id="8570">8570</th><td>	}</td></tr>
<tr><th id="8571">8571</th><td></td></tr>
<tr><th id="8572">8572</th><td>	<i>/* Initialize RPS limits (for userspace) */</i></td></tr>
<tr><th id="8573">8573</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col7 ref" href="#1347dev_priv" title='dev_priv' data-ref="1347dev_priv" data-ref-filename="1347dev_priv">dev_priv</a>))</td></tr>
<tr><th id="8574">8574</th><td>		<a class="tu ref fn" href="#cherryview_init_gt_powersave" title='cherryview_init_gt_powersave' data-use='c' data-ref="cherryview_init_gt_powersave" data-ref-filename="cherryview_init_gt_powersave">cherryview_init_gt_powersave</a>(<a class="local col7 ref" href="#1347dev_priv" title='dev_priv' data-ref="1347dev_priv" data-ref-filename="1347dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8575">8575</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col7 ref" href="#1347dev_priv" title='dev_priv' data-ref="1347dev_priv" data-ref-filename="1347dev_priv">dev_priv</a>))</td></tr>
<tr><th id="8576">8576</th><td>		<a class="tu ref fn" href="#valleyview_init_gt_powersave" title='valleyview_init_gt_powersave' data-use='c' data-ref="valleyview_init_gt_powersave" data-ref-filename="valleyview_init_gt_powersave">valleyview_init_gt_powersave</a>(<a class="local col7 ref" href="#1347dev_priv" title='dev_priv' data-ref="1347dev_priv" data-ref-filename="1347dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8577">8577</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col7 ref" href="#1347dev_priv" title='dev_priv' data-ref="1347dev_priv" data-ref-filename="1347dev_priv">dev_priv</a>) &gt;= <var>6</var>)</td></tr>
<tr><th id="8578">8578</th><td>		<a class="tu ref fn" href="#gen6_init_rps_frequencies" title='gen6_init_rps_frequencies' data-use='c' data-ref="gen6_init_rps_frequencies" data-ref-filename="gen6_init_rps_frequencies">gen6_init_rps_frequencies</a>(<a class="local col7 ref" href="#1347dev_priv" title='dev_priv' data-ref="1347dev_priv" data-ref-filename="1347dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8579">8579</th><td></td></tr>
<tr><th id="8580">8580</th><td>	<i>/* Derive initial user preferences/limits from the hardware limits */</i></td></tr>
<tr><th id="8581">8581</th><td>	<a class="local col8 ref" href="#1348rps" title='rps' data-ref="1348rps" data-ref-filename="1348rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq_softlimit" title='intel_rps::max_freq_softlimit' data-ref="intel_rps::max_freq_softlimit" data-ref-filename="intel_rps..max_freq_softlimit">max_freq_softlimit</a> = <a class="local col8 ref" href="#1348rps" title='rps' data-ref="1348rps" data-ref-filename="1348rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a>;</td></tr>
<tr><th id="8582">8582</th><td>	<a class="local col8 ref" href="#1348rps" title='rps' data-ref="1348rps" data-ref-filename="1348rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq_softlimit" title='intel_rps::min_freq_softlimit' data-ref="intel_rps::min_freq_softlimit" data-ref-filename="intel_rps..min_freq_softlimit">min_freq_softlimit</a> = <a class="local col8 ref" href="#1348rps" title='rps' data-ref="1348rps" data-ref-filename="1348rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq" title='intel_rps::min_freq' data-ref="intel_rps::min_freq" data-ref-filename="intel_rps..min_freq">min_freq</a>;</td></tr>
<tr><th id="8583">8583</th><td></td></tr>
<tr><th id="8584">8584</th><td>	<i>/* After setting max-softlimit, find the overclock max freq */</i></td></tr>
<tr><th id="8585">8585</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(6))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (6))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col7 ref" href="#1347dev_priv" title='dev_priv' data-ref="1347dev_priv" data-ref-filename="1347dev_priv">dev_priv</a>, <var>6</var>) ||</td></tr>
<tr><th id="8586">8586</th><td>	    <a class="macro" href="i915_drv.h.html#2115" title="IS_PLATFORM(dev_priv, INTEL_IVYBRIDGE)" data-ref="_M/IS_IVYBRIDGE">IS_IVYBRIDGE</a>(<a class="local col7 ref" href="#1347dev_priv" title='dev_priv' data-ref="1347dev_priv" data-ref-filename="1347dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2120" title="IS_PLATFORM(dev_priv, INTEL_HASWELL)" data-ref="_M/IS_HASWELL">IS_HASWELL</a>(<a class="local col7 ref" href="#1347dev_priv" title='dev_priv' data-ref="1347dev_priv" data-ref-filename="1347dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="8587">8587</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="1349params" title='params' data-type='u32' data-ref="1349params" data-ref-filename="1349params">params</dfn> = <var>0</var>;</td></tr>
<tr><th id="8588">8588</th><td></td></tr>
<tr><th id="8589">8589</th><td>		<a class="ref fn" href="intel_sideband.h.html#sandybridge_pcode_read" title='sandybridge_pcode_read' data-ref="sandybridge_pcode_read" data-ref-filename="sandybridge_pcode_read">sandybridge_pcode_read</a>(<a class="local col7 ref" href="#1347dev_priv" title='dev_priv' data-ref="1347dev_priv" data-ref-filename="1347dev_priv">dev_priv</a>, <a class="macro" href="i915_reg.h.html#8803" title="0xc" data-ref="_M/GEN6_READ_OC_PARAMS">GEN6_READ_OC_PARAMS</a>,</td></tr>
<tr><th id="8590">8590</th><td>				       &amp;<a class="local col9 ref" href="#1349params" title='params' data-ref="1349params" data-ref-filename="1349params">params</a>, <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>);</td></tr>
<tr><th id="8591">8591</th><td>		<b>if</b> (<a class="local col9 ref" href="#1349params" title='params' data-ref="1349params" data-ref-filename="1349params">params</a> &amp; <a class="macro" href="../../../../include/linux/bits.h.html#8" title="((((1UL))) &lt;&lt; (31))" data-ref="_M/BIT">BIT</a>(<var>31</var>)) { <i>/* OC supported */</i></td></tr>
<tr><th id="8592">8592</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#360" title="drm_dbg(0x02, &quot;Overclocking supported, max: %dMHz, overclock: %dMHz\n&quot;, (rps-&gt;max_freq &amp; 0xff) * 50, (params &amp; 0xff) * 50)" data-ref="_M/DRM_DEBUG_DRIVER">DRM_DEBUG_DRIVER</a>(<q>"Overclocking supported, max: %dMHz, overclock: %dMHz\n"</q>,</td></tr>
<tr><th id="8593">8593</th><td>					 (<a class="local col8 ref" href="#1348rps" title='rps' data-ref="1348rps" data-ref-filename="1348rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a> &amp; <var>0xff</var>) * <var>50</var>,</td></tr>
<tr><th id="8594">8594</th><td>					 (<a class="local col9 ref" href="#1349params" title='params' data-ref="1349params" data-ref-filename="1349params">params</a> &amp; <var>0xff</var>) * <var>50</var>);</td></tr>
<tr><th id="8595">8595</th><td>			<a class="local col8 ref" href="#1348rps" title='rps' data-ref="1348rps" data-ref-filename="1348rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a> = <a class="local col9 ref" href="#1349params" title='params' data-ref="1349params" data-ref-filename="1349params">params</a> &amp; <var>0xff</var>;</td></tr>
<tr><th id="8596">8596</th><td>		}</td></tr>
<tr><th id="8597">8597</th><td>	}</td></tr>
<tr><th id="8598">8598</th><td></td></tr>
<tr><th id="8599">8599</th><td>	<i>/* Finally allow us to boost to max by default */</i></td></tr>
<tr><th id="8600">8600</th><td>	<a class="local col8 ref" href="#1348rps" title='rps' data-ref="1348rps" data-ref-filename="1348rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::boost_freq" title='intel_rps::boost_freq' data-ref="intel_rps::boost_freq" data-ref-filename="intel_rps..boost_freq">boost_freq</a> = <a class="local col8 ref" href="#1348rps" title='rps' data-ref="1348rps" data-ref-filename="1348rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a>;</td></tr>
<tr><th id="8601">8601</th><td>	<a class="local col8 ref" href="#1348rps" title='rps' data-ref="1348rps" data-ref-filename="1348rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::idle_freq" title='intel_rps::idle_freq' data-ref="intel_rps::idle_freq" data-ref-filename="intel_rps..idle_freq">idle_freq</a> = <a class="local col8 ref" href="#1348rps" title='rps' data-ref="1348rps" data-ref-filename="1348rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq" title='intel_rps::min_freq' data-ref="intel_rps::min_freq" data-ref-filename="intel_rps..min_freq">min_freq</a>;</td></tr>
<tr><th id="8602">8602</th><td>	<a class="local col8 ref" href="#1348rps" title='rps' data-ref="1348rps" data-ref-filename="1348rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::cur_freq" title='intel_rps::cur_freq' data-ref="intel_rps::cur_freq" data-ref-filename="intel_rps..cur_freq">cur_freq</a> = <a class="local col8 ref" href="#1348rps" title='rps' data-ref="1348rps" data-ref-filename="1348rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::idle_freq" title='intel_rps::idle_freq' data-ref="intel_rps::idle_freq" data-ref-filename="intel_rps..idle_freq">idle_freq</a>;</td></tr>
<tr><th id="8603">8603</th><td>}</td></tr>
<tr><th id="8604">8604</th><td></td></tr>
<tr><th id="8605">8605</th><td><em>void</em> <dfn class="decl def fn" id="intel_cleanup_gt_powersave" title='intel_cleanup_gt_powersave' data-ref="intel_cleanup_gt_powersave" data-ref-filename="intel_cleanup_gt_powersave">intel_cleanup_gt_powersave</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="1350dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1350dev_priv" data-ref-filename="1350dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8606">8606</th><td>{</td></tr>
<tr><th id="8607">8607</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col0 ref" href="#1350dev_priv" title='dev_priv' data-ref="1350dev_priv" data-ref-filename="1350dev_priv">dev_priv</a>))</td></tr>
<tr><th id="8608">8608</th><td>		<a class="tu ref fn" href="#valleyview_cleanup_gt_powersave" title='valleyview_cleanup_gt_powersave' data-use='c' data-ref="valleyview_cleanup_gt_powersave" data-ref-filename="valleyview_cleanup_gt_powersave">valleyview_cleanup_gt_powersave</a>(<a class="local col0 ref" href="#1350dev_priv" title='dev_priv' data-ref="1350dev_priv" data-ref-filename="1350dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8609">8609</th><td></td></tr>
<tr><th id="8610">8610</th><td>	<b>if</b> (!<a class="macro" href="i915_drv.h.html#2313" title="((&amp;(dev_priv)-&gt;__info)-&gt;has_rc6)" data-ref="_M/HAS_RC6">HAS_RC6</a>(<a class="local col0 ref" href="#1350dev_priv" title='dev_priv' data-ref="1350dev_priv" data-ref-filename="1350dev_priv">dev_priv</a>))</td></tr>
<tr><th id="8611">8611</th><td>		<a class="ref fn" href="../../../../include/linux/pm_runtime.h.html#pm_runtime_put" title='pm_runtime_put' data-ref="pm_runtime_put" data-ref-filename="pm_runtime_put">pm_runtime_put</a>(&amp;<a class="local col0 ref" href="#1350dev_priv" title='dev_priv' data-ref="1350dev_priv" data-ref-filename="1350dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::drm" title='drm_i915_private::drm' data-ref="drm_i915_private::drm" data-ref-filename="drm_i915_private..drm">drm</a>.<a class="ref field" href="../../../../include/drm/drm_device.h.html#drm_device::pdev" title='drm_device::pdev' data-ref="drm_device::pdev" data-ref-filename="drm_device..pdev">pdev</a>-&gt;<a class="ref field" href="../../../../include/linux/pci.h.html#pci_dev::dev" title='pci_dev::dev' data-ref="pci_dev::dev" data-ref-filename="pci_dev..dev">dev</a>);</td></tr>
<tr><th id="8612">8612</th><td>}</td></tr>
<tr><th id="8613">8613</th><td></td></tr>
<tr><th id="8614">8614</th><td><em>void</em> <dfn class="decl def fn" id="intel_sanitize_gt_powersave" title='intel_sanitize_gt_powersave' data-ref="intel_sanitize_gt_powersave" data-ref-filename="intel_sanitize_gt_powersave">intel_sanitize_gt_powersave</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="1351dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1351dev_priv" data-ref-filename="1351dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8615">8615</th><td>{</td></tr>
<tr><th id="8616">8616</th><td>	<a class="local col1 ref" href="#1351dev_priv" title='dev_priv' data-ref="1351dev_priv" data-ref-filename="1351dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::enabled" title='intel_rps::enabled' data-ref="intel_rps::enabled" data-ref-filename="intel_rps..enabled">enabled</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>; <i>/* force RPS disabling */</i></td></tr>
<tr><th id="8617">8617</th><td>	<a class="local col1 ref" href="#1351dev_priv" title='dev_priv' data-ref="1351dev_priv" data-ref-filename="1351dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rc6" title='intel_gen6_power_mgmt::rc6' data-ref="intel_gen6_power_mgmt::rc6" data-ref-filename="intel_gen6_power_mgmt..rc6">rc6</a>.<a class="ref field" href="i915_drv.h.html#intel_rc6::enabled" title='intel_rc6::enabled' data-ref="intel_rc6::enabled" data-ref-filename="intel_rc6..enabled">enabled</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>; <i>/* force RC6 disabling */</i></td></tr>
<tr><th id="8618">8618</th><td>	<a class="ref fn" href="#intel_disable_gt_powersave" title='intel_disable_gt_powersave' data-ref="intel_disable_gt_powersave" data-ref-filename="intel_disable_gt_powersave">intel_disable_gt_powersave</a>(<a class="local col1 ref" href="#1351dev_priv" title='dev_priv' data-ref="1351dev_priv" data-ref-filename="1351dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8619">8619</th><td></td></tr>
<tr><th id="8620">8620</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col1 ref" href="#1351dev_priv" title='dev_priv' data-ref="1351dev_priv" data-ref-filename="1351dev_priv">dev_priv</a>) &gt;= <var>11</var>)</td></tr>
<tr><th id="8621">8621</th><td>		<a class="ref fn" href="i915_irq.h.html#gen11_reset_rps_interrupts" title='gen11_reset_rps_interrupts' data-ref="gen11_reset_rps_interrupts" data-ref-filename="gen11_reset_rps_interrupts">gen11_reset_rps_interrupts</a>(<a class="local col1 ref" href="#1351dev_priv" title='dev_priv' data-ref="1351dev_priv" data-ref-filename="1351dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8622">8622</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col1 ref" href="#1351dev_priv" title='dev_priv' data-ref="1351dev_priv" data-ref-filename="1351dev_priv">dev_priv</a>) &gt;= <var>6</var>)</td></tr>
<tr><th id="8623">8623</th><td>		<a class="ref fn" href="i915_irq.h.html#gen6_reset_rps_interrupts" title='gen6_reset_rps_interrupts' data-ref="gen6_reset_rps_interrupts" data-ref-filename="gen6_reset_rps_interrupts">gen6_reset_rps_interrupts</a>(<a class="local col1 ref" href="#1351dev_priv" title='dev_priv' data-ref="1351dev_priv" data-ref-filename="1351dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8624">8624</th><td>}</td></tr>
<tr><th id="8625">8625</th><td></td></tr>
<tr><th id="8626">8626</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler_types.h.html#149" title="inline __attribute__((__gnu_inline__)) __attribute__((__unused__)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="tu decl def fn" id="intel_disable_llc_pstate" title='intel_disable_llc_pstate' data-type='void intel_disable_llc_pstate(struct drm_i915_private * i915)' data-ref="intel_disable_llc_pstate" data-ref-filename="intel_disable_llc_pstate">intel_disable_llc_pstate</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="1352i915" title='i915' data-type='struct drm_i915_private *' data-ref="1352i915" data-ref-filename="1352i915">i915</dfn>)</td></tr>
<tr><th id="8627">8627</th><td>{</td></tr>
<tr><th id="8628">8628</th><td>	<a class="macro" href="../../../../include/linux/lockdep.h.html#481" title="do { (void)(&amp;i915-&gt;gt_pm.rps.lock); } while (0)" data-ref="_M/lockdep_assert_held">lockdep_assert_held</a>(&amp;<a class="local col2 ref" href="#1352i915" title='i915' data-ref="1352i915" data-ref-filename="1352i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::lock" title='intel_rps::lock' data-ref="intel_rps::lock" data-ref-filename="intel_rps..lock">lock</a>);</td></tr>
<tr><th id="8629">8629</th><td></td></tr>
<tr><th id="8630">8630</th><td>	<b>if</b> (!<a class="local col2 ref" href="#1352i915" title='i915' data-ref="1352i915" data-ref-filename="1352i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::llc_pstate" title='intel_gen6_power_mgmt::llc_pstate' data-ref="intel_gen6_power_mgmt::llc_pstate" data-ref-filename="intel_gen6_power_mgmt..llc_pstate">llc_pstate</a>.<a class="ref field" href="i915_drv.h.html#intel_llc_pstate::enabled" title='intel_llc_pstate::enabled' data-ref="intel_llc_pstate::enabled" data-ref-filename="intel_llc_pstate..enabled">enabled</a>)</td></tr>
<tr><th id="8631">8631</th><td>		<b>return</b>;</td></tr>
<tr><th id="8632">8632</th><td></td></tr>
<tr><th id="8633">8633</th><td>	<i>/* Currently there is no HW configuration to be done to disable. */</i></td></tr>
<tr><th id="8634">8634</th><td></td></tr>
<tr><th id="8635">8635</th><td>	<a class="local col2 ref" href="#1352i915" title='i915' data-ref="1352i915" data-ref-filename="1352i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::llc_pstate" title='intel_gen6_power_mgmt::llc_pstate' data-ref="intel_gen6_power_mgmt::llc_pstate" data-ref-filename="intel_gen6_power_mgmt..llc_pstate">llc_pstate</a>.<a class="ref field" href="i915_drv.h.html#intel_llc_pstate::enabled" title='intel_llc_pstate::enabled' data-ref="intel_llc_pstate::enabled" data-ref-filename="intel_llc_pstate..enabled">enabled</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="8636">8636</th><td>}</td></tr>
<tr><th id="8637">8637</th><td></td></tr>
<tr><th id="8638">8638</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_disable_rc6" title='intel_disable_rc6' data-type='void intel_disable_rc6(struct drm_i915_private * dev_priv)' data-ref="intel_disable_rc6" data-ref-filename="intel_disable_rc6">intel_disable_rc6</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="1353dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1353dev_priv" data-ref-filename="1353dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8639">8639</th><td>{</td></tr>
<tr><th id="8640">8640</th><td>	<a class="macro" href="../../../../include/linux/lockdep.h.html#481" title="do { (void)(&amp;dev_priv-&gt;gt_pm.rps.lock); } while (0)" data-ref="_M/lockdep_assert_held">lockdep_assert_held</a>(&amp;<a class="local col3 ref" href="#1353dev_priv" title='dev_priv' data-ref="1353dev_priv" data-ref-filename="1353dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::lock" title='intel_rps::lock' data-ref="intel_rps::lock" data-ref-filename="intel_rps..lock">lock</a>);</td></tr>
<tr><th id="8641">8641</th><td></td></tr>
<tr><th id="8642">8642</th><td>	<b>if</b> (!<a class="local col3 ref" href="#1353dev_priv" title='dev_priv' data-ref="1353dev_priv" data-ref-filename="1353dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rc6" title='intel_gen6_power_mgmt::rc6' data-ref="intel_gen6_power_mgmt::rc6" data-ref-filename="intel_gen6_power_mgmt..rc6">rc6</a>.<a class="ref field" href="i915_drv.h.html#intel_rc6::enabled" title='intel_rc6::enabled' data-ref="intel_rc6::enabled" data-ref-filename="intel_rc6..enabled">enabled</a>)</td></tr>
<tr><th id="8643">8643</th><td>		<b>return</b>;</td></tr>
<tr><th id="8644">8644</th><td></td></tr>
<tr><th id="8645">8645</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col3 ref" href="#1353dev_priv" title='dev_priv' data-ref="1353dev_priv" data-ref-filename="1353dev_priv">dev_priv</a>) &gt;= <var>9</var>)</td></tr>
<tr><th id="8646">8646</th><td>		<a class="tu ref fn" href="#gen9_disable_rc6" title='gen9_disable_rc6' data-use='c' data-ref="gen9_disable_rc6" data-ref-filename="gen9_disable_rc6">gen9_disable_rc6</a>(<a class="local col3 ref" href="#1353dev_priv" title='dev_priv' data-ref="1353dev_priv" data-ref-filename="1353dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8647">8647</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col3 ref" href="#1353dev_priv" title='dev_priv' data-ref="1353dev_priv" data-ref-filename="1353dev_priv">dev_priv</a>))</td></tr>
<tr><th id="8648">8648</th><td>		<a class="tu ref fn" href="#cherryview_disable_rc6" title='cherryview_disable_rc6' data-use='c' data-ref="cherryview_disable_rc6" data-ref-filename="cherryview_disable_rc6">cherryview_disable_rc6</a>(<a class="local col3 ref" href="#1353dev_priv" title='dev_priv' data-ref="1353dev_priv" data-ref-filename="1353dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8649">8649</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col3 ref" href="#1353dev_priv" title='dev_priv' data-ref="1353dev_priv" data-ref-filename="1353dev_priv">dev_priv</a>))</td></tr>
<tr><th id="8650">8650</th><td>		<a class="tu ref fn" href="#valleyview_disable_rc6" title='valleyview_disable_rc6' data-use='c' data-ref="valleyview_disable_rc6" data-ref-filename="valleyview_disable_rc6">valleyview_disable_rc6</a>(<a class="local col3 ref" href="#1353dev_priv" title='dev_priv' data-ref="1353dev_priv" data-ref-filename="1353dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8651">8651</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col3 ref" href="#1353dev_priv" title='dev_priv' data-ref="1353dev_priv" data-ref-filename="1353dev_priv">dev_priv</a>) &gt;= <var>6</var>)</td></tr>
<tr><th id="8652">8652</th><td>		<a class="tu ref fn" href="#gen6_disable_rc6" title='gen6_disable_rc6' data-use='c' data-ref="gen6_disable_rc6" data-ref-filename="gen6_disable_rc6">gen6_disable_rc6</a>(<a class="local col3 ref" href="#1353dev_priv" title='dev_priv' data-ref="1353dev_priv" data-ref-filename="1353dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8653">8653</th><td></td></tr>
<tr><th id="8654">8654</th><td>	<a class="local col3 ref" href="#1353dev_priv" title='dev_priv' data-ref="1353dev_priv" data-ref-filename="1353dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rc6" title='intel_gen6_power_mgmt::rc6' data-ref="intel_gen6_power_mgmt::rc6" data-ref-filename="intel_gen6_power_mgmt..rc6">rc6</a>.<a class="ref field" href="i915_drv.h.html#intel_rc6::enabled" title='intel_rc6::enabled' data-ref="intel_rc6::enabled" data-ref-filename="intel_rc6..enabled">enabled</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="8655">8655</th><td>}</td></tr>
<tr><th id="8656">8656</th><td></td></tr>
<tr><th id="8657">8657</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_disable_rps" title='intel_disable_rps' data-type='void intel_disable_rps(struct drm_i915_private * dev_priv)' data-ref="intel_disable_rps" data-ref-filename="intel_disable_rps">intel_disable_rps</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="1354dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1354dev_priv" data-ref-filename="1354dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8658">8658</th><td>{</td></tr>
<tr><th id="8659">8659</th><td>	<a class="macro" href="../../../../include/linux/lockdep.h.html#481" title="do { (void)(&amp;dev_priv-&gt;gt_pm.rps.lock); } while (0)" data-ref="_M/lockdep_assert_held">lockdep_assert_held</a>(&amp;<a class="local col4 ref" href="#1354dev_priv" title='dev_priv' data-ref="1354dev_priv" data-ref-filename="1354dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::lock" title='intel_rps::lock' data-ref="intel_rps::lock" data-ref-filename="intel_rps..lock">lock</a>);</td></tr>
<tr><th id="8660">8660</th><td></td></tr>
<tr><th id="8661">8661</th><td>	<b>if</b> (!<a class="local col4 ref" href="#1354dev_priv" title='dev_priv' data-ref="1354dev_priv" data-ref-filename="1354dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::enabled" title='intel_rps::enabled' data-ref="intel_rps::enabled" data-ref-filename="intel_rps..enabled">enabled</a>)</td></tr>
<tr><th id="8662">8662</th><td>		<b>return</b>;</td></tr>
<tr><th id="8663">8663</th><td></td></tr>
<tr><th id="8664">8664</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col4 ref" href="#1354dev_priv" title='dev_priv' data-ref="1354dev_priv" data-ref-filename="1354dev_priv">dev_priv</a>) &gt;= <var>9</var>)</td></tr>
<tr><th id="8665">8665</th><td>		<a class="tu ref fn" href="#gen9_disable_rps" title='gen9_disable_rps' data-use='c' data-ref="gen9_disable_rps" data-ref-filename="gen9_disable_rps">gen9_disable_rps</a>(<a class="local col4 ref" href="#1354dev_priv" title='dev_priv' data-ref="1354dev_priv" data-ref-filename="1354dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8666">8666</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col4 ref" href="#1354dev_priv" title='dev_priv' data-ref="1354dev_priv" data-ref-filename="1354dev_priv">dev_priv</a>))</td></tr>
<tr><th id="8667">8667</th><td>		<a class="tu ref fn" href="#cherryview_disable_rps" title='cherryview_disable_rps' data-use='c' data-ref="cherryview_disable_rps" data-ref-filename="cherryview_disable_rps">cherryview_disable_rps</a>(<a class="local col4 ref" href="#1354dev_priv" title='dev_priv' data-ref="1354dev_priv" data-ref-filename="1354dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8668">8668</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col4 ref" href="#1354dev_priv" title='dev_priv' data-ref="1354dev_priv" data-ref-filename="1354dev_priv">dev_priv</a>))</td></tr>
<tr><th id="8669">8669</th><td>		<a class="tu ref fn" href="#valleyview_disable_rps" title='valleyview_disable_rps' data-use='c' data-ref="valleyview_disable_rps" data-ref-filename="valleyview_disable_rps">valleyview_disable_rps</a>(<a class="local col4 ref" href="#1354dev_priv" title='dev_priv' data-ref="1354dev_priv" data-ref-filename="1354dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8670">8670</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col4 ref" href="#1354dev_priv" title='dev_priv' data-ref="1354dev_priv" data-ref-filename="1354dev_priv">dev_priv</a>) &gt;= <var>6</var>)</td></tr>
<tr><th id="8671">8671</th><td>		<a class="tu ref fn" href="#gen6_disable_rps" title='gen6_disable_rps' data-use='c' data-ref="gen6_disable_rps" data-ref-filename="gen6_disable_rps">gen6_disable_rps</a>(<a class="local col4 ref" href="#1354dev_priv" title='dev_priv' data-ref="1354dev_priv" data-ref-filename="1354dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8672">8672</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2113" title="(IS_PLATFORM(dev_priv, INTEL_IRONLAKE) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_mobile))" data-ref="_M/IS_IRONLAKE_M">IS_IRONLAKE_M</a>(<a class="local col4 ref" href="#1354dev_priv" title='dev_priv' data-ref="1354dev_priv" data-ref-filename="1354dev_priv">dev_priv</a>))</td></tr>
<tr><th id="8673">8673</th><td>		<a class="tu ref fn" href="#ironlake_disable_drps" title='ironlake_disable_drps' data-use='c' data-ref="ironlake_disable_drps" data-ref-filename="ironlake_disable_drps">ironlake_disable_drps</a>(<a class="local col4 ref" href="#1354dev_priv" title='dev_priv' data-ref="1354dev_priv" data-ref-filename="1354dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8674">8674</th><td></td></tr>
<tr><th id="8675">8675</th><td>	<a class="local col4 ref" href="#1354dev_priv" title='dev_priv' data-ref="1354dev_priv" data-ref-filename="1354dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::enabled" title='intel_rps::enabled' data-ref="intel_rps::enabled" data-ref-filename="intel_rps..enabled">enabled</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="8676">8676</th><td>}</td></tr>
<tr><th id="8677">8677</th><td></td></tr>
<tr><th id="8678">8678</th><td><em>void</em> <dfn class="decl def fn" id="intel_disable_gt_powersave" title='intel_disable_gt_powersave' data-ref="intel_disable_gt_powersave" data-ref-filename="intel_disable_gt_powersave">intel_disable_gt_powersave</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="1355dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1355dev_priv" data-ref-filename="1355dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8679">8679</th><td>{</td></tr>
<tr><th id="8680">8680</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_lock" title='mutex_lock' data-ref="mutex_lock" data-ref-filename="mutex_lock">mutex_lock</a>(&amp;<a class="local col5 ref" href="#1355dev_priv" title='dev_priv' data-ref="1355dev_priv" data-ref-filename="1355dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::lock" title='intel_rps::lock' data-ref="intel_rps::lock" data-ref-filename="intel_rps..lock">lock</a>);</td></tr>
<tr><th id="8681">8681</th><td></td></tr>
<tr><th id="8682">8682</th><td>	<a class="tu ref fn" href="#intel_disable_rc6" title='intel_disable_rc6' data-use='c' data-ref="intel_disable_rc6" data-ref-filename="intel_disable_rc6">intel_disable_rc6</a>(<a class="local col5 ref" href="#1355dev_priv" title='dev_priv' data-ref="1355dev_priv" data-ref-filename="1355dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8683">8683</th><td>	<a class="tu ref fn" href="#intel_disable_rps" title='intel_disable_rps' data-use='c' data-ref="intel_disable_rps" data-ref-filename="intel_disable_rps">intel_disable_rps</a>(<a class="local col5 ref" href="#1355dev_priv" title='dev_priv' data-ref="1355dev_priv" data-ref-filename="1355dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8684">8684</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2246" title="((&amp;(dev_priv)-&gt;__info)-&gt;has_llc)" data-ref="_M/HAS_LLC">HAS_LLC</a>(<a class="local col5 ref" href="#1355dev_priv" title='dev_priv' data-ref="1355dev_priv" data-ref-filename="1355dev_priv">dev_priv</a>))</td></tr>
<tr><th id="8685">8685</th><td>		<a class="tu ref fn" href="#intel_disable_llc_pstate" title='intel_disable_llc_pstate' data-use='c' data-ref="intel_disable_llc_pstate" data-ref-filename="intel_disable_llc_pstate">intel_disable_llc_pstate</a>(<a class="local col5 ref" href="#1355dev_priv" title='dev_priv' data-ref="1355dev_priv" data-ref-filename="1355dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8686">8686</th><td></td></tr>
<tr><th id="8687">8687</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_unlock" title='mutex_unlock' data-ref="mutex_unlock" data-ref-filename="mutex_unlock">mutex_unlock</a>(&amp;<a class="local col5 ref" href="#1355dev_priv" title='dev_priv' data-ref="1355dev_priv" data-ref-filename="1355dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::lock" title='intel_rps::lock' data-ref="intel_rps::lock" data-ref-filename="intel_rps..lock">lock</a>);</td></tr>
<tr><th id="8688">8688</th><td>}</td></tr>
<tr><th id="8689">8689</th><td></td></tr>
<tr><th id="8690">8690</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler_types.h.html#149" title="inline __attribute__((__gnu_inline__)) __attribute__((__unused__)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="tu decl def fn" id="intel_enable_llc_pstate" title='intel_enable_llc_pstate' data-type='void intel_enable_llc_pstate(struct drm_i915_private * i915)' data-ref="intel_enable_llc_pstate" data-ref-filename="intel_enable_llc_pstate">intel_enable_llc_pstate</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1356i915" title='i915' data-type='struct drm_i915_private *' data-ref="1356i915" data-ref-filename="1356i915">i915</dfn>)</td></tr>
<tr><th id="8691">8691</th><td>{</td></tr>
<tr><th id="8692">8692</th><td>	<a class="macro" href="../../../../include/linux/lockdep.h.html#481" title="do { (void)(&amp;i915-&gt;gt_pm.rps.lock); } while (0)" data-ref="_M/lockdep_assert_held">lockdep_assert_held</a>(&amp;<a class="local col6 ref" href="#1356i915" title='i915' data-ref="1356i915" data-ref-filename="1356i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::lock" title='intel_rps::lock' data-ref="intel_rps::lock" data-ref-filename="intel_rps..lock">lock</a>);</td></tr>
<tr><th id="8693">8693</th><td></td></tr>
<tr><th id="8694">8694</th><td>	<b>if</b> (<a class="local col6 ref" href="#1356i915" title='i915' data-ref="1356i915" data-ref-filename="1356i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::llc_pstate" title='intel_gen6_power_mgmt::llc_pstate' data-ref="intel_gen6_power_mgmt::llc_pstate" data-ref-filename="intel_gen6_power_mgmt..llc_pstate">llc_pstate</a>.<a class="ref field" href="i915_drv.h.html#intel_llc_pstate::enabled" title='intel_llc_pstate::enabled' data-ref="intel_llc_pstate::enabled" data-ref-filename="intel_llc_pstate..enabled">enabled</a>)</td></tr>
<tr><th id="8695">8695</th><td>		<b>return</b>;</td></tr>
<tr><th id="8696">8696</th><td></td></tr>
<tr><th id="8697">8697</th><td>	<a class="tu ref fn" href="#gen6_update_ring_freq" title='gen6_update_ring_freq' data-use='c' data-ref="gen6_update_ring_freq" data-ref-filename="gen6_update_ring_freq">gen6_update_ring_freq</a>(<a class="local col6 ref" href="#1356i915" title='i915' data-ref="1356i915" data-ref-filename="1356i915">i915</a>);</td></tr>
<tr><th id="8698">8698</th><td></td></tr>
<tr><th id="8699">8699</th><td>	<a class="local col6 ref" href="#1356i915" title='i915' data-ref="1356i915" data-ref-filename="1356i915">i915</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::llc_pstate" title='intel_gen6_power_mgmt::llc_pstate' data-ref="intel_gen6_power_mgmt::llc_pstate" data-ref-filename="intel_gen6_power_mgmt..llc_pstate">llc_pstate</a>.<a class="ref field" href="i915_drv.h.html#intel_llc_pstate::enabled" title='intel_llc_pstate::enabled' data-ref="intel_llc_pstate::enabled" data-ref-filename="intel_llc_pstate..enabled">enabled</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="8700">8700</th><td>}</td></tr>
<tr><th id="8701">8701</th><td></td></tr>
<tr><th id="8702">8702</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_enable_rc6" title='intel_enable_rc6' data-type='void intel_enable_rc6(struct drm_i915_private * dev_priv)' data-ref="intel_enable_rc6" data-ref-filename="intel_enable_rc6">intel_enable_rc6</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="1357dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1357dev_priv" data-ref-filename="1357dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8703">8703</th><td>{</td></tr>
<tr><th id="8704">8704</th><td>	<a class="macro" href="../../../../include/linux/lockdep.h.html#481" title="do { (void)(&amp;dev_priv-&gt;gt_pm.rps.lock); } while (0)" data-ref="_M/lockdep_assert_held">lockdep_assert_held</a>(&amp;<a class="local col7 ref" href="#1357dev_priv" title='dev_priv' data-ref="1357dev_priv" data-ref-filename="1357dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::lock" title='intel_rps::lock' data-ref="intel_rps::lock" data-ref-filename="intel_rps..lock">lock</a>);</td></tr>
<tr><th id="8705">8705</th><td></td></tr>
<tr><th id="8706">8706</th><td>	<b>if</b> (<a class="local col7 ref" href="#1357dev_priv" title='dev_priv' data-ref="1357dev_priv" data-ref-filename="1357dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rc6" title='intel_gen6_power_mgmt::rc6' data-ref="intel_gen6_power_mgmt::rc6" data-ref-filename="intel_gen6_power_mgmt..rc6">rc6</a>.<a class="ref field" href="i915_drv.h.html#intel_rc6::enabled" title='intel_rc6::enabled' data-ref="intel_rc6::enabled" data-ref-filename="intel_rc6..enabled">enabled</a>)</td></tr>
<tr><th id="8707">8707</th><td>		<b>return</b>;</td></tr>
<tr><th id="8708">8708</th><td></td></tr>
<tr><th id="8709">8709</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col7 ref" href="#1357dev_priv" title='dev_priv' data-ref="1357dev_priv" data-ref-filename="1357dev_priv">dev_priv</a>))</td></tr>
<tr><th id="8710">8710</th><td>		<a class="tu ref fn" href="#cherryview_enable_rc6" title='cherryview_enable_rc6' data-use='c' data-ref="cherryview_enable_rc6" data-ref-filename="cherryview_enable_rc6">cherryview_enable_rc6</a>(<a class="local col7 ref" href="#1357dev_priv" title='dev_priv' data-ref="1357dev_priv" data-ref-filename="1357dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8711">8711</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col7 ref" href="#1357dev_priv" title='dev_priv' data-ref="1357dev_priv" data-ref-filename="1357dev_priv">dev_priv</a>))</td></tr>
<tr><th id="8712">8712</th><td>		<a class="tu ref fn" href="#valleyview_enable_rc6" title='valleyview_enable_rc6' data-use='c' data-ref="valleyview_enable_rc6" data-ref-filename="valleyview_enable_rc6">valleyview_enable_rc6</a>(<a class="local col7 ref" href="#1357dev_priv" title='dev_priv' data-ref="1357dev_priv" data-ref-filename="1357dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8713">8713</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col7 ref" href="#1357dev_priv" title='dev_priv' data-ref="1357dev_priv" data-ref-filename="1357dev_priv">dev_priv</a>) &gt;= <var>11</var>)</td></tr>
<tr><th id="8714">8714</th><td>		<a class="tu ref fn" href="#gen11_enable_rc6" title='gen11_enable_rc6' data-use='c' data-ref="gen11_enable_rc6" data-ref-filename="gen11_enable_rc6">gen11_enable_rc6</a>(<a class="local col7 ref" href="#1357dev_priv" title='dev_priv' data-ref="1357dev_priv" data-ref-filename="1357dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8715">8715</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col7 ref" href="#1357dev_priv" title='dev_priv' data-ref="1357dev_priv" data-ref-filename="1357dev_priv">dev_priv</a>) &gt;= <var>9</var>)</td></tr>
<tr><th id="8716">8716</th><td>		<a class="tu ref fn" href="#gen9_enable_rc6" title='gen9_enable_rc6' data-use='c' data-ref="gen9_enable_rc6" data-ref-filename="gen9_enable_rc6">gen9_enable_rc6</a>(<a class="local col7 ref" href="#1357dev_priv" title='dev_priv' data-ref="1357dev_priv" data-ref-filename="1357dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8717">8717</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col7 ref" href="#1357dev_priv" title='dev_priv' data-ref="1357dev_priv" data-ref-filename="1357dev_priv">dev_priv</a>))</td></tr>
<tr><th id="8718">8718</th><td>		<a class="tu ref fn" href="#gen8_enable_rc6" title='gen8_enable_rc6' data-use='c' data-ref="gen8_enable_rc6" data-ref-filename="gen8_enable_rc6">gen8_enable_rc6</a>(<a class="local col7 ref" href="#1357dev_priv" title='dev_priv' data-ref="1357dev_priv" data-ref-filename="1357dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8719">8719</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col7 ref" href="#1357dev_priv" title='dev_priv' data-ref="1357dev_priv" data-ref-filename="1357dev_priv">dev_priv</a>) &gt;= <var>6</var>)</td></tr>
<tr><th id="8720">8720</th><td>		<a class="tu ref fn" href="#gen6_enable_rc6" title='gen6_enable_rc6' data-use='c' data-ref="gen6_enable_rc6" data-ref-filename="gen6_enable_rc6">gen6_enable_rc6</a>(<a class="local col7 ref" href="#1357dev_priv" title='dev_priv' data-ref="1357dev_priv" data-ref-filename="1357dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8721">8721</th><td></td></tr>
<tr><th id="8722">8722</th><td>	<a class="local col7 ref" href="#1357dev_priv" title='dev_priv' data-ref="1357dev_priv" data-ref-filename="1357dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rc6" title='intel_gen6_power_mgmt::rc6' data-ref="intel_gen6_power_mgmt::rc6" data-ref-filename="intel_gen6_power_mgmt..rc6">rc6</a>.<a class="ref field" href="i915_drv.h.html#intel_rc6::enabled" title='intel_rc6::enabled' data-ref="intel_rc6::enabled" data-ref-filename="intel_rc6..enabled">enabled</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="8723">8723</th><td>}</td></tr>
<tr><th id="8724">8724</th><td></td></tr>
<tr><th id="8725">8725</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_enable_rps" title='intel_enable_rps' data-type='void intel_enable_rps(struct drm_i915_private * dev_priv)' data-ref="intel_enable_rps" data-ref-filename="intel_enable_rps">intel_enable_rps</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="1358dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1358dev_priv" data-ref-filename="1358dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8726">8726</th><td>{</td></tr>
<tr><th id="8727">8727</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col9 decl" id="1359rps" title='rps' data-type='struct intel_rps *' data-ref="1359rps" data-ref-filename="1359rps">rps</dfn> = &amp;<a class="local col8 ref" href="#1358dev_priv" title='dev_priv' data-ref="1358dev_priv" data-ref-filename="1358dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="8728">8728</th><td></td></tr>
<tr><th id="8729">8729</th><td>	<a class="macro" href="../../../../include/linux/lockdep.h.html#481" title="do { (void)(&amp;rps-&gt;lock); } while (0)" data-ref="_M/lockdep_assert_held">lockdep_assert_held</a>(&amp;<a class="local col9 ref" href="#1359rps" title='rps' data-ref="1359rps" data-ref-filename="1359rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::lock" title='intel_rps::lock' data-ref="intel_rps::lock" data-ref-filename="intel_rps..lock">lock</a>);</td></tr>
<tr><th id="8730">8730</th><td></td></tr>
<tr><th id="8731">8731</th><td>	<b>if</b> (<a class="local col9 ref" href="#1359rps" title='rps' data-ref="1359rps" data-ref-filename="1359rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::enabled" title='intel_rps::enabled' data-ref="intel_rps::enabled" data-ref-filename="intel_rps..enabled">enabled</a>)</td></tr>
<tr><th id="8732">8732</th><td>		<b>return</b>;</td></tr>
<tr><th id="8733">8733</th><td></td></tr>
<tr><th id="8734">8734</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col8 ref" href="#1358dev_priv" title='dev_priv' data-ref="1358dev_priv" data-ref-filename="1358dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="8735">8735</th><td>		<a class="tu ref fn" href="#cherryview_enable_rps" title='cherryview_enable_rps' data-use='c' data-ref="cherryview_enable_rps" data-ref-filename="cherryview_enable_rps">cherryview_enable_rps</a>(<a class="local col8 ref" href="#1358dev_priv" title='dev_priv' data-ref="1358dev_priv" data-ref-filename="1358dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8736">8736</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col8 ref" href="#1358dev_priv" title='dev_priv' data-ref="1358dev_priv" data-ref-filename="1358dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="8737">8737</th><td>		<a class="tu ref fn" href="#valleyview_enable_rps" title='valleyview_enable_rps' data-use='c' data-ref="valleyview_enable_rps" data-ref-filename="valleyview_enable_rps">valleyview_enable_rps</a>(<a class="local col8 ref" href="#1358dev_priv" title='dev_priv' data-ref="1358dev_priv" data-ref-filename="1358dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8738">8738</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col8 ref" href="#1358dev_priv" title='dev_priv' data-ref="1358dev_priv" data-ref-filename="1358dev_priv">dev_priv</a>) &gt;= <var>9</var>) {</td></tr>
<tr><th id="8739">8739</th><td>		<a class="tu ref fn" href="#gen9_enable_rps" title='gen9_enable_rps' data-use='c' data-ref="gen9_enable_rps" data-ref-filename="gen9_enable_rps">gen9_enable_rps</a>(<a class="local col8 ref" href="#1358dev_priv" title='dev_priv' data-ref="1358dev_priv" data-ref-filename="1358dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8740">8740</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col8 ref" href="#1358dev_priv" title='dev_priv' data-ref="1358dev_priv" data-ref-filename="1358dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="8741">8741</th><td>		<a class="tu ref fn" href="#gen8_enable_rps" title='gen8_enable_rps' data-use='c' data-ref="gen8_enable_rps" data-ref-filename="gen8_enable_rps">gen8_enable_rps</a>(<a class="local col8 ref" href="#1358dev_priv" title='dev_priv' data-ref="1358dev_priv" data-ref-filename="1358dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8742">8742</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col8 ref" href="#1358dev_priv" title='dev_priv' data-ref="1358dev_priv" data-ref-filename="1358dev_priv">dev_priv</a>) &gt;= <var>6</var>) {</td></tr>
<tr><th id="8743">8743</th><td>		<a class="tu ref fn" href="#gen6_enable_rps" title='gen6_enable_rps' data-use='c' data-ref="gen6_enable_rps" data-ref-filename="gen6_enable_rps">gen6_enable_rps</a>(<a class="local col8 ref" href="#1358dev_priv" title='dev_priv' data-ref="1358dev_priv" data-ref-filename="1358dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8744">8744</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2113" title="(IS_PLATFORM(dev_priv, INTEL_IRONLAKE) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_mobile))" data-ref="_M/IS_IRONLAKE_M">IS_IRONLAKE_M</a>(<a class="local col8 ref" href="#1358dev_priv" title='dev_priv' data-ref="1358dev_priv" data-ref-filename="1358dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="8745">8745</th><td>		<a class="tu ref fn" href="#ironlake_enable_drps" title='ironlake_enable_drps' data-use='c' data-ref="ironlake_enable_drps" data-ref-filename="ironlake_enable_drps">ironlake_enable_drps</a>(<a class="local col8 ref" href="#1358dev_priv" title='dev_priv' data-ref="1358dev_priv" data-ref-filename="1358dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8746">8746</th><td>		<a class="tu ref fn" href="#intel_init_emon" title='intel_init_emon' data-use='c' data-ref="intel_init_emon" data-ref-filename="intel_init_emon">intel_init_emon</a>(<a class="local col8 ref" href="#1358dev_priv" title='dev_priv' data-ref="1358dev_priv" data-ref-filename="1358dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8747">8747</th><td>	}</td></tr>
<tr><th id="8748">8748</th><td></td></tr>
<tr><th id="8749">8749</th><td>	<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((rps-&gt;max_freq &lt; rps-&gt;min_freq)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;rps-&gt;max_freq &lt; rps-&gt;min_freq&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (8749), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (495)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col9 ref" href="#1359rps" title='rps' data-ref="1359rps" data-ref-filename="1359rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a> &lt; <a class="local col9 ref" href="#1359rps" title='rps' data-ref="1359rps" data-ref-filename="1359rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq" title='intel_rps::min_freq' data-ref="intel_rps::min_freq" data-ref-filename="intel_rps..min_freq">min_freq</a>);</td></tr>
<tr><th id="8750">8750</th><td>	<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((rps-&gt;idle_freq &gt; rps-&gt;max_freq)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;rps-&gt;idle_freq &gt; rps-&gt;max_freq&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (8750), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (497)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col9 ref" href="#1359rps" title='rps' data-ref="1359rps" data-ref-filename="1359rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::idle_freq" title='intel_rps::idle_freq' data-ref="intel_rps::idle_freq" data-ref-filename="intel_rps..idle_freq">idle_freq</a> &gt; <a class="local col9 ref" href="#1359rps" title='rps' data-ref="1359rps" data-ref-filename="1359rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a>);</td></tr>
<tr><th id="8751">8751</th><td></td></tr>
<tr><th id="8752">8752</th><td>	<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((rps-&gt;efficient_freq &lt; rps-&gt;min_freq)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;rps-&gt;efficient_freq &lt; rps-&gt;min_freq&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (8752), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (499)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col9 ref" href="#1359rps" title='rps' data-ref="1359rps" data-ref-filename="1359rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::efficient_freq" title='intel_rps::efficient_freq' data-ref="intel_rps::efficient_freq" data-ref-filename="intel_rps..efficient_freq">efficient_freq</a> &lt; <a class="local col9 ref" href="#1359rps" title='rps' data-ref="1359rps" data-ref-filename="1359rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::min_freq" title='intel_rps::min_freq' data-ref="intel_rps::min_freq" data-ref-filename="intel_rps..min_freq">min_freq</a>);</td></tr>
<tr><th id="8753">8753</th><td>	<a class="macro" href="i915_utils.h.html#43" title="({ int __ret_warn_on = !!((rps-&gt;efficient_freq &gt; rps-&gt;max_freq)); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON(&quot; &quot;rps-&gt;efficient_freq &gt; rps-&gt;max_freq&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (8753), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (501)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON">WARN_ON</a>(<a class="local col9 ref" href="#1359rps" title='rps' data-ref="1359rps" data-ref-filename="1359rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::efficient_freq" title='intel_rps::efficient_freq' data-ref="intel_rps::efficient_freq" data-ref-filename="intel_rps..efficient_freq">efficient_freq</a> &gt; <a class="local col9 ref" href="#1359rps" title='rps' data-ref="1359rps" data-ref-filename="1359rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::max_freq" title='intel_rps::max_freq' data-ref="intel_rps::max_freq" data-ref-filename="intel_rps..max_freq">max_freq</a>);</td></tr>
<tr><th id="8754">8754</th><td></td></tr>
<tr><th id="8755">8755</th><td>	<a class="local col9 ref" href="#1359rps" title='rps' data-ref="1359rps" data-ref-filename="1359rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::enabled" title='intel_rps::enabled' data-ref="intel_rps::enabled" data-ref-filename="intel_rps..enabled">enabled</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="8756">8756</th><td>}</td></tr>
<tr><th id="8757">8757</th><td></td></tr>
<tr><th id="8758">8758</th><td><em>void</em> <dfn class="decl def fn" id="intel_enable_gt_powersave" title='intel_enable_gt_powersave' data-ref="intel_enable_gt_powersave" data-ref-filename="intel_enable_gt_powersave">intel_enable_gt_powersave</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="1360dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1360dev_priv" data-ref-filename="1360dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8759">8759</th><td>{</td></tr>
<tr><th id="8760">8760</th><td>	<i>/* Powersaving is controlled by the host when inside a VM */</i></td></tr>
<tr><th id="8761">8761</th><td>	<b>if</b> (<a class="ref fn" href="i915_drv.h.html#intel_vgpu_active" title='intel_vgpu_active' data-ref="intel_vgpu_active" data-ref-filename="intel_vgpu_active">intel_vgpu_active</a>(<a class="local col0 ref" href="#1360dev_priv" title='dev_priv' data-ref="1360dev_priv" data-ref-filename="1360dev_priv">dev_priv</a>))</td></tr>
<tr><th id="8762">8762</th><td>		<b>return</b>;</td></tr>
<tr><th id="8763">8763</th><td></td></tr>
<tr><th id="8764">8764</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_lock" title='mutex_lock' data-ref="mutex_lock" data-ref-filename="mutex_lock">mutex_lock</a>(&amp;<a class="local col0 ref" href="#1360dev_priv" title='dev_priv' data-ref="1360dev_priv" data-ref-filename="1360dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::lock" title='intel_rps::lock' data-ref="intel_rps::lock" data-ref-filename="intel_rps..lock">lock</a>);</td></tr>
<tr><th id="8765">8765</th><td></td></tr>
<tr><th id="8766">8766</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2313" title="((&amp;(dev_priv)-&gt;__info)-&gt;has_rc6)" data-ref="_M/HAS_RC6">HAS_RC6</a>(<a class="local col0 ref" href="#1360dev_priv" title='dev_priv' data-ref="1360dev_priv" data-ref-filename="1360dev_priv">dev_priv</a>))</td></tr>
<tr><th id="8767">8767</th><td>		<a class="tu ref fn" href="#intel_enable_rc6" title='intel_enable_rc6' data-use='c' data-ref="intel_enable_rc6" data-ref-filename="intel_enable_rc6">intel_enable_rc6</a>(<a class="local col0 ref" href="#1360dev_priv" title='dev_priv' data-ref="1360dev_priv" data-ref-filename="1360dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8768">8768</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2317" title="((&amp;(dev_priv)-&gt;__info)-&gt;has_rps)" data-ref="_M/HAS_RPS">HAS_RPS</a>(<a class="local col0 ref" href="#1360dev_priv" title='dev_priv' data-ref="1360dev_priv" data-ref-filename="1360dev_priv">dev_priv</a>))</td></tr>
<tr><th id="8769">8769</th><td>		<a class="tu ref fn" href="#intel_enable_rps" title='intel_enable_rps' data-use='c' data-ref="intel_enable_rps" data-ref-filename="intel_enable_rps">intel_enable_rps</a>(<a class="local col0 ref" href="#1360dev_priv" title='dev_priv' data-ref="1360dev_priv" data-ref-filename="1360dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8770">8770</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2246" title="((&amp;(dev_priv)-&gt;__info)-&gt;has_llc)" data-ref="_M/HAS_LLC">HAS_LLC</a>(<a class="local col0 ref" href="#1360dev_priv" title='dev_priv' data-ref="1360dev_priv" data-ref-filename="1360dev_priv">dev_priv</a>))</td></tr>
<tr><th id="8771">8771</th><td>		<a class="tu ref fn" href="#intel_enable_llc_pstate" title='intel_enable_llc_pstate' data-use='c' data-ref="intel_enable_llc_pstate" data-ref-filename="intel_enable_llc_pstate">intel_enable_llc_pstate</a>(<a class="local col0 ref" href="#1360dev_priv" title='dev_priv' data-ref="1360dev_priv" data-ref-filename="1360dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8772">8772</th><td></td></tr>
<tr><th id="8773">8773</th><td>	<a class="ref fn" href="../../../../include/linux/mutex.h.html#mutex_unlock" title='mutex_unlock' data-ref="mutex_unlock" data-ref-filename="mutex_unlock">mutex_unlock</a>(&amp;<a class="local col0 ref" href="#1360dev_priv" title='dev_priv' data-ref="1360dev_priv" data-ref-filename="1360dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::lock" title='intel_rps::lock' data-ref="intel_rps::lock" data-ref-filename="intel_rps..lock">lock</a>);</td></tr>
<tr><th id="8774">8774</th><td>}</td></tr>
<tr><th id="8775">8775</th><td></td></tr>
<tr><th id="8776">8776</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ibx_init_clock_gating" title='ibx_init_clock_gating' data-type='void ibx_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="ibx_init_clock_gating" data-ref-filename="ibx_init_clock_gating">ibx_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="1361dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1361dev_priv" data-ref-filename="1361dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8777">8777</th><td>{</td></tr>
<tr><th id="8778">8778</th><td>	<i>/*</i></td></tr>
<tr><th id="8779">8779</th><td><i>	 * On Ibex Peak and Cougar Point, we need to disable clock</i></td></tr>
<tr><th id="8780">8780</th><td><i>	 * gating for the panel power sequencer or it will fail to</i></td></tr>
<tr><th id="8781">8781</th><td><i>	 * start up when no ports are active.</i></td></tr>
<tr><th id="8782">8782</th><td><i>	 */</i></td></tr>
<tr><th id="8783">8783</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xc2020) })), ((1 &lt;&lt; 29)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8314" title="((const i915_reg_t){ .reg = (0xc2020) })" data-ref="_M/SOUTH_DSPCLK_GATE_D">SOUTH_DSPCLK_GATE_D</a>, <a class="macro" href="i915_reg.h.html#8317" title="(1 &lt;&lt; 29)" data-ref="_M/PCH_DPLSUNIT_CLOCK_GATE_DISABLE">PCH_DPLSUNIT_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="8784">8784</th><td>}</td></tr>
<tr><th id="8785">8785</th><td></td></tr>
<tr><th id="8786">8786</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="g4x_disable_trickle_feed" title='g4x_disable_trickle_feed' data-type='void g4x_disable_trickle_feed(struct drm_i915_private * dev_priv)' data-ref="g4x_disable_trickle_feed" data-ref-filename="g4x_disable_trickle_feed">g4x_disable_trickle_feed</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="1362dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1362dev_priv" data-ref-filename="1362dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8787">8787</th><td>{</td></tr>
<tr><th id="8788">8788</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col3 decl" id="1363pipe" title='pipe' data-type='enum pipe' data-ref="1363pipe" data-ref-filename="1363pipe">pipe</dfn>;</td></tr>
<tr><th id="8789">8789</th><td></td></tr>
<tr><th id="8790">8790</th><td>	<a class="macro" href="display/intel_display.h.html#232" title="for ((pipe) = 0; (pipe) &lt; (&amp;(dev_priv)-&gt;__info)-&gt;num_pipes; (pipe)++)" data-ref="_M/for_each_pipe">for_each_pipe</a>(<a class="local col2 ref" href="#1362dev_priv" title='dev_priv' data-ref="1362dev_priv" data-ref-filename="1362dev_priv">dev_priv</a>, <a class="local col3 ref" href="#1363pipe" title='pipe' data-ref="1363pipe" data-ref-filename="1363pipe">pipe</a>) {</td></tr>
<tr><th id="8791">8791</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[pipe] - (&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[PIPE_A] + (0x70180) + ((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset)) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[pipe] - (&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[PIPE_A] + (0x70180) + ((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset)) }))) | (1 &lt;&lt; 14)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6288" title="((const i915_reg_t){ .reg = ((&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[pipe] - (&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[PIPE_A] + (0x70180) + ((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset)) })" data-ref="_M/DSPCNTR">DSPCNTR</a>(<a class="local col3 ref" href="#1363pipe" title='pipe' data-ref="1363pipe" data-ref-filename="1363pipe">pipe</a>),</td></tr>
<tr><th id="8792">8792</th><td>			   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[pipe] - (&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[PIPE_A] + (0x70180) + ((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset)) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6288" title="((const i915_reg_t){ .reg = ((&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[pipe] - (&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[PIPE_A] + (0x70180) + ((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset)) })" data-ref="_M/DSPCNTR">DSPCNTR</a>(<a class="local col3 ref" href="#1363pipe" title='pipe' data-ref="1363pipe" data-ref-filename="1363pipe">pipe</a>)) |</td></tr>
<tr><th id="8793">8793</th><td>			   <a class="macro" href="i915_reg.h.html#6276" title="(1 &lt;&lt; 14)" data-ref="_M/DISPPLANE_TRICKLE_FEED_DISABLE">DISPPLANE_TRICKLE_FEED_DISABLE</a>);</td></tr>
<tr><th id="8794">8794</th><td></td></tr>
<tr><th id="8795">8795</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[pipe] - (&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[PIPE_A] + (0x7019C) + ((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset)) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[pipe] - (&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[PIPE_A] + (0x7019C) + ((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset)) })))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6293" title="((const i915_reg_t){ .reg = ((&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[pipe] - (&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[PIPE_A] + (0x7019C) + ((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset)) })" data-ref="_M/DSPSURF">DSPSURF</a>(<a class="local col3 ref" href="#1363pipe" title='pipe' data-ref="1363pipe" data-ref-filename="1363pipe">pipe</a>), <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[pipe] - (&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[PIPE_A] + (0x7019C) + ((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset)) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#6293" title="((const i915_reg_t){ .reg = ((&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[pipe] - (&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[PIPE_A] + (0x7019C) + ((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset)) })" data-ref="_M/DSPSURF">DSPSURF</a>(<a class="local col3 ref" href="#1363pipe" title='pipe' data-ref="1363pipe" data-ref-filename="1363pipe">pipe</a>)));</td></tr>
<tr><th id="8796">8796</th><td>		<a class="macro" href="i915_drv.h.html#2765" title="((void)intel_uncore_read_notrace(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = ((&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[pipe] - (&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[PIPE_A] + (0x7019C) + ((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset)) }))))" data-ref="_M/POSTING_READ">POSTING_READ</a>(<a class="macro" href="i915_reg.h.html#6293" title="((const i915_reg_t){ .reg = ((&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[pipe] - (&amp;(dev_priv)-&gt;__info)-&gt;pipe_offsets[PIPE_A] + (0x7019C) + ((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset)) })" data-ref="_M/DSPSURF">DSPSURF</a>(<a class="local col3 ref" href="#1363pipe" title='pipe' data-ref="1363pipe" data-ref-filename="1363pipe">pipe</a>));</td></tr>
<tr><th id="8797">8797</th><td>	}</td></tr>
<tr><th id="8798">8798</th><td>}</td></tr>
<tr><th id="8799">8799</th><td></td></tr>
<tr><th id="8800">8800</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ilk_init_clock_gating" title='ilk_init_clock_gating' data-type='void ilk_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="ilk_init_clock_gating" data-ref-filename="ilk_init_clock_gating">ilk_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="1364dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1364dev_priv" data-ref-filename="1364dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8801">8801</th><td>{</td></tr>
<tr><th id="8802">8802</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="1365dspclk_gate" title='dspclk_gate' data-type='u32' data-ref="1365dspclk_gate" data-ref-filename="1365dspclk_gate">dspclk_gate</dfn> = <a class="macro" href="i915_reg.h.html#7530" title="(1 &lt;&lt; 28)" data-ref="_M/ILK_VRHUNIT_CLOCK_GATE_DISABLE">ILK_VRHUNIT_CLOCK_GATE_DISABLE</a>;</td></tr>
<tr><th id="8803">8803</th><td></td></tr>
<tr><th id="8804">8804</th><td>	<i>/*</i></td></tr>
<tr><th id="8805">8805</th><td><i>	 * Required for FBC</i></td></tr>
<tr><th id="8806">8806</th><td><i>	 * WaFbcDisableDpfcClockGating:ilk</i></td></tr>
<tr><th id="8807">8807</th><td><i>	 */</i></td></tr>
<tr><th id="8808">8808</th><td>	<a class="local col5 ref" href="#1365dspclk_gate" title='dspclk_gate' data-ref="1365dspclk_gate" data-ref-filename="1365dspclk_gate">dspclk_gate</a> |= <a class="macro" href="i915_reg.h.html#7532" title="(1 &lt;&lt; 8)" data-ref="_M/ILK_DPFCRUNIT_CLOCK_GATE_DISABLE">ILK_DPFCRUNIT_CLOCK_GATE_DISABLE</a> |</td></tr>
<tr><th id="8809">8809</th><td>		   <a class="macro" href="i915_reg.h.html#7531" title="(1 &lt;&lt; 9)" data-ref="_M/ILK_DPFCUNIT_CLOCK_GATE_DISABLE">ILK_DPFCUNIT_CLOCK_GATE_DISABLE</a> |</td></tr>
<tr><th id="8810">8810</th><td>		   <a class="macro" href="i915_reg.h.html#7533" title="(1 &lt;&lt; 7)" data-ref="_M/ILK_DPFDUNIT_CLOCK_GATE_ENABLE">ILK_DPFDUNIT_CLOCK_GATE_ENABLE</a>;</td></tr>
<tr><th id="8811">8811</th><td></td></tr>
<tr><th id="8812">8812</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46020) })), ((1 &lt;&lt; 18) | (1 &lt;&lt; 1)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6975" title="((const i915_reg_t){ .reg = (0x46020) })" data-ref="_M/PCH_3DCGDIS0">PCH_3DCGDIS0</a>,</td></tr>
<tr><th id="8813">8813</th><td>		   <a class="macro" href="i915_reg.h.html#6976" title="(1 &lt;&lt; 18)" data-ref="_M/MARIUNIT_CLOCK_GATE_DISABLE">MARIUNIT_CLOCK_GATE_DISABLE</a> |</td></tr>
<tr><th id="8814">8814</th><td>		   <a class="macro" href="i915_reg.h.html#6977" title="(1 &lt;&lt; 1)" data-ref="_M/SVSMUNIT_CLOCK_GATE_DISABLE">SVSMUNIT_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="8815">8815</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46024) })), ((1 &lt;&lt; 11)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#6979" title="((const i915_reg_t){ .reg = (0x46024) })" data-ref="_M/PCH_3DCGDIS1">PCH_3DCGDIS1</a>,</td></tr>
<tr><th id="8816">8816</th><td>		   <a class="macro" href="i915_reg.h.html#6980" title="(1 &lt;&lt; 11)" data-ref="_M/VFMUNIT_CLOCK_GATE_DISABLE">VFMUNIT_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="8817">8817</th><td></td></tr>
<tr><th id="8818">8818</th><td>	<i>/*</i></td></tr>
<tr><th id="8819">8819</th><td><i>	 * According to the spec the following bits should be set in</i></td></tr>
<tr><th id="8820">8820</th><td><i>	 * order to enable memory self-refresh</i></td></tr>
<tr><th id="8821">8821</th><td><i>	 * The bit 22/21 of 0x42004</i></td></tr>
<tr><th id="8822">8822</th><td><i>	 * The bit 5 of 0x42020</i></td></tr>
<tr><th id="8823">8823</th><td><i>	 * The bit 15 of 0x45000</i></td></tr>
<tr><th id="8824">8824</th><td><i>	 */</i></td></tr>
<tr><th id="8825">8825</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42004) })), ((intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42004) }))) | (1 &lt;&lt; 22) | (1 &lt;&lt; 21))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7510" title="((const i915_reg_t){ .reg = (0x42004) })" data-ref="_M/ILK_DISPLAY_CHICKEN2">ILK_DISPLAY_CHICKEN2</a>,</td></tr>
<tr><th id="8826">8826</th><td>		   (<a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42004) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7510" title="((const i915_reg_t){ .reg = (0x42004) })" data-ref="_M/ILK_DISPLAY_CHICKEN2">ILK_DISPLAY_CHICKEN2</a>) |</td></tr>
<tr><th id="8827">8827</th><td>		    <a class="macro" href="i915_reg.h.html#7513" title="(1 &lt;&lt; 22)" data-ref="_M/ILK_DPARB_GATE">ILK_DPARB_GATE</a> | <a class="macro" href="i915_reg.h.html#7514" title="(1 &lt;&lt; 21)" data-ref="_M/ILK_VSDPFD_FULL">ILK_VSDPFD_FULL</a>));</td></tr>
<tr><th id="8828">8828</th><td>	<a class="local col5 ref" href="#1365dspclk_gate" title='dspclk_gate' data-ref="1365dspclk_gate" data-ref-filename="1365dspclk_gate">dspclk_gate</a> |= <a class="macro" href="i915_reg.h.html#7534" title="(1 &lt;&lt; 5)" data-ref="_M/ILK_DPARBUNIT_CLOCK_GATE_ENABLE">ILK_DPARBUNIT_CLOCK_GATE_ENABLE</a>;</td></tr>
<tr><th id="8829">8829</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45000) })), ((intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45000) }))) | (1 &lt;&lt; 15))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7577" title="((const i915_reg_t){ .reg = (0x45000) })" data-ref="_M/DISP_ARB_CTL">DISP_ARB_CTL</a>,</td></tr>
<tr><th id="8830">8830</th><td>		   (<a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7577" title="((const i915_reg_t){ .reg = (0x45000) })" data-ref="_M/DISP_ARB_CTL">DISP_ARB_CTL</a>) |</td></tr>
<tr><th id="8831">8831</th><td>		    <a class="macro" href="i915_reg.h.html#7580" title="(1 &lt;&lt; 15)" data-ref="_M/DISP_FBC_WM_DIS">DISP_FBC_WM_DIS</a>));</td></tr>
<tr><th id="8832">8832</th><td></td></tr>
<tr><th id="8833">8833</th><td>	<i>/*</i></td></tr>
<tr><th id="8834">8834</th><td><i>	 * Based on the document from hardware guys the following bits</i></td></tr>
<tr><th id="8835">8835</th><td><i>	 * should be set unconditionally in order to enable FBC.</i></td></tr>
<tr><th id="8836">8836</th><td><i>	 * The bit 22 of 0x42000</i></td></tr>
<tr><th id="8837">8837</th><td><i>	 * The bit 22 of 0x42004</i></td></tr>
<tr><th id="8838">8838</th><td><i>	 * The bit 7,8,9 of 0x42020.</i></td></tr>
<tr><th id="8839">8839</th><td><i>	 */</i></td></tr>
<tr><th id="8840">8840</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2113" title="(IS_PLATFORM(dev_priv, INTEL_IRONLAKE) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_mobile))" data-ref="_M/IS_IRONLAKE_M">IS_IRONLAKE_M</a>(<a class="local col4 ref" href="#1364dev_priv" title='dev_priv' data-ref="1364dev_priv" data-ref-filename="1364dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="8841">8841</th><td>		<i>/* WaFbcAsynchFlipDisableFbcQueue:ilk */</i></td></tr>
<tr><th id="8842">8842</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42000) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42000) }))) | (1 &lt;&lt; 22)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3179" title="((const i915_reg_t){ .reg = (0x42000) })" data-ref="_M/ILK_DISPLAY_CHICKEN1">ILK_DISPLAY_CHICKEN1</a>,</td></tr>
<tr><th id="8843">8843</th><td>			   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3179" title="((const i915_reg_t){ .reg = (0x42000) })" data-ref="_M/ILK_DISPLAY_CHICKEN1">ILK_DISPLAY_CHICKEN1</a>) |</td></tr>
<tr><th id="8844">8844</th><td>			   <a class="macro" href="i915_reg.h.html#3180" title="(1 &lt;&lt; 22)" data-ref="_M/ILK_FBCQ_DIS">ILK_FBCQ_DIS</a>);</td></tr>
<tr><th id="8845">8845</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42004) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42004) }))) | (1 &lt;&lt; 22)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7510" title="((const i915_reg_t){ .reg = (0x42004) })" data-ref="_M/ILK_DISPLAY_CHICKEN2">ILK_DISPLAY_CHICKEN2</a>,</td></tr>
<tr><th id="8846">8846</th><td>			   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42004) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7510" title="((const i915_reg_t){ .reg = (0x42004) })" data-ref="_M/ILK_DISPLAY_CHICKEN2">ILK_DISPLAY_CHICKEN2</a>) |</td></tr>
<tr><th id="8847">8847</th><td>			   <a class="macro" href="i915_reg.h.html#7513" title="(1 &lt;&lt; 22)" data-ref="_M/ILK_DPARB_GATE">ILK_DPARB_GATE</a>);</td></tr>
<tr><th id="8848">8848</th><td>	}</td></tr>
<tr><th id="8849">8849</th><td></td></tr>
<tr><th id="8850">8850</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42020) })), (dspclk_gate))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7529" title="((const i915_reg_t){ .reg = (0x42020) })" data-ref="_M/ILK_DSPCLK_GATE_D">ILK_DSPCLK_GATE_D</a>, <a class="local col5 ref" href="#1365dspclk_gate" title='dspclk_gate' data-ref="1365dspclk_gate" data-ref-filename="1365dspclk_gate">dspclk_gate</a>);</td></tr>
<tr><th id="8851">8851</th><td></td></tr>
<tr><th id="8852">8852</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42004) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42004) }))) | (1 &lt;&lt; 25)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7510" title="((const i915_reg_t){ .reg = (0x42004) })" data-ref="_M/ILK_DISPLAY_CHICKEN2">ILK_DISPLAY_CHICKEN2</a>,</td></tr>
<tr><th id="8853">8853</th><td>		   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42004) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7510" title="((const i915_reg_t){ .reg = (0x42004) })" data-ref="_M/ILK_DISPLAY_CHICKEN2">ILK_DISPLAY_CHICKEN2</a>) |</td></tr>
<tr><th id="8854">8854</th><td>		   <a class="macro" href="i915_reg.h.html#7512" title="(1 &lt;&lt; 25)" data-ref="_M/ILK_ELPIN_409_SELECT">ILK_ELPIN_409_SELECT</a>);</td></tr>
<tr><th id="8855">8855</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x208c) })), ((1 &lt;&lt; 14) &lt;&lt; 16 | (1 &lt;&lt; 14)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2654" title="((const i915_reg_t){ .reg = (0x208c) })" data-ref="_M/_3D_CHICKEN2">_3D_CHICKEN2</a>,</td></tr>
<tr><th id="8856">8856</th><td>		   <a class="macro" href="i915_reg.h.html#2663" title="(1 &lt;&lt; 14)" data-ref="_M/_3D_CHICKEN2_WM_READ_PIPELINED">_3D_CHICKEN2_WM_READ_PIPELINED</a> &lt;&lt; <var>16</var> |</td></tr>
<tr><th id="8857">8857</th><td>		   <a class="macro" href="i915_reg.h.html#2663" title="(1 &lt;&lt; 14)" data-ref="_M/_3D_CHICKEN2_WM_READ_PIPELINED">_3D_CHICKEN2_WM_READ_PIPELINED</a>);</td></tr>
<tr><th id="8858">8858</th><td></td></tr>
<tr><th id="8859">8859</th><td>	<i>/* WaDisableRenderCachePipelinedFlush:ilk */</i></td></tr>
<tr><th id="8860">8860</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x2120) })), (({ typeof((1 &lt;&lt; 8)) _a = ((1 &lt;&lt; 8)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8861(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_8861(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8861(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_8861(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_8861(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_8861(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2871" title="((const i915_reg_t){ .reg = (0x2120) })" data-ref="_M/CACHE_MODE_0">CACHE_MODE_0</a>,</td></tr>
<tr><th id="8861">8861</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 8)) _a = ((1 &lt;&lt; 8)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8861(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_8861(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8861(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_8861(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_8861(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_8861(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2872" title="(1 &lt;&lt; 8)" data-ref="_M/CM0_PIPELINED_RENDER_FLUSH_DISABLE">CM0_PIPELINED_RENDER_FLUSH_DISABLE</a>));</td></tr>
<tr><th id="8862">8862</th><td></td></tr>
<tr><th id="8863">8863</th><td>	<i>/* WaDisable_RenderCache_OperationalFlush:ilk */</i></td></tr>
<tr><th id="8864">8864</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x2120) })), ((({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_8864(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_8864(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_8864(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_8864(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_8864(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_8864(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2871" title="((const i915_reg_t){ .reg = (0x2120) })" data-ref="_M/CACHE_MODE_0">CACHE_MODE_0</a>, <a class="macro" href="i915_reg.h.html#271" title="(({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_8864(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_8864(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_8864(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_8864(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_8864(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_8864(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))" data-ref="_M/_MASKED_BIT_DISABLE">_MASKED_BIT_DISABLE</a>(<a class="macro" href="i915_reg.h.html#2889" title="(1 &lt;&lt; 0)" data-ref="_M/RC_OP_FLUSH_ENABLE">RC_OP_FLUSH_ENABLE</a>));</td></tr>
<tr><th id="8865">8865</th><td></td></tr>
<tr><th id="8866">8866</th><td>	<a class="tu ref fn" href="#g4x_disable_trickle_feed" title='g4x_disable_trickle_feed' data-use='c' data-ref="g4x_disable_trickle_feed" data-ref-filename="g4x_disable_trickle_feed">g4x_disable_trickle_feed</a>(<a class="local col4 ref" href="#1364dev_priv" title='dev_priv' data-ref="1364dev_priv" data-ref-filename="1364dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8867">8867</th><td></td></tr>
<tr><th id="8868">8868</th><td>	<a class="tu ref fn" href="#ibx_init_clock_gating" title='ibx_init_clock_gating' data-use='c' data-ref="ibx_init_clock_gating" data-ref-filename="ibx_init_clock_gating">ibx_init_clock_gating</a>(<a class="local col4 ref" href="#1364dev_priv" title='dev_priv' data-ref="1364dev_priv" data-ref-filename="1364dev_priv">dev_priv</a>);</td></tr>
<tr><th id="8869">8869</th><td>}</td></tr>
<tr><th id="8870">8870</th><td></td></tr>
<tr><th id="8871">8871</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cpt_init_clock_gating" title='cpt_init_clock_gating' data-type='void cpt_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="cpt_init_clock_gating" data-ref-filename="cpt_init_clock_gating">cpt_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1366dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1366dev_priv" data-ref-filename="1366dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8872">8872</th><td>{</td></tr>
<tr><th id="8873">8873</th><td>	<em>int</em> <dfn class="local col7 decl" id="1367pipe" title='pipe' data-type='int' data-ref="1367pipe" data-ref-filename="1367pipe">pipe</dfn>;</td></tr>
<tr><th id="8874">8874</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col8 decl" id="1368val" title='val' data-type='u32' data-ref="1368val" data-ref-filename="1368val">val</dfn>;</td></tr>
<tr><th id="8875">8875</th><td></td></tr>
<tr><th id="8876">8876</th><td>	<i>/*</i></td></tr>
<tr><th id="8877">8877</th><td><i>	 * On Ibex Peak and Cougar Point, we need to disable clock</i></td></tr>
<tr><th id="8878">8878</th><td><i>	 * gating for the panel power sequencer or it will fail to</i></td></tr>
<tr><th id="8879">8879</th><td><i>	 * start up when no ports are active.</i></td></tr>
<tr><th id="8880">8880</th><td><i>	 */</i></td></tr>
<tr><th id="8881">8881</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xc2020) })), ((1 &lt;&lt; 29) | (1 &lt;&lt; 30) | (1 &lt;&lt; 14)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8314" title="((const i915_reg_t){ .reg = (0xc2020) })" data-ref="_M/SOUTH_DSPCLK_GATE_D">SOUTH_DSPCLK_GATE_D</a>, <a class="macro" href="i915_reg.h.html#8317" title="(1 &lt;&lt; 29)" data-ref="_M/PCH_DPLSUNIT_CLOCK_GATE_DISABLE">PCH_DPLSUNIT_CLOCK_GATE_DISABLE</a> |</td></tr>
<tr><th id="8882">8882</th><td>		   <a class="macro" href="i915_reg.h.html#8316" title="(1 &lt;&lt; 30)" data-ref="_M/PCH_DPLUNIT_CLOCK_GATE_DISABLE">PCH_DPLUNIT_CLOCK_GATE_DISABLE</a> |</td></tr>
<tr><th id="8883">8883</th><td>		   <a class="macro" href="i915_reg.h.html#8318" title="(1 &lt;&lt; 14)" data-ref="_M/PCH_CPUNIT_CLOCK_GATE_DISABLE">PCH_CPUNIT_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="8884">8884</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xc2004) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xc2004) }))) | (1 &lt;&lt; 0)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8302" title="((const i915_reg_t){ .reg = (0xc2004) })" data-ref="_M/SOUTH_CHICKEN2">SOUTH_CHICKEN2</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xc2004) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8302" title="((const i915_reg_t){ .reg = (0xc2004) })" data-ref="_M/SOUTH_CHICKEN2">SOUTH_CHICKEN2</a>) |</td></tr>
<tr><th id="8885">8885</th><td>		   <a class="macro" href="i915_reg.h.html#8306" title="(1 &lt;&lt; 0)" data-ref="_M/DPLS_EDP_PPS_FIX_DIS">DPLS_EDP_PPS_FIX_DIS</a>);</td></tr>
<tr><th id="8886">8886</th><td>	<i>/* The below fixes the weird display corruption, a few pixels shifted</i></td></tr>
<tr><th id="8887">8887</th><td><i>	 * downward, on (only) LVDS of some HP laptops with IVY.</i></td></tr>
<tr><th id="8888">8888</th><td><i>	 */</i></td></tr>
<tr><th id="8889">8889</th><td>	<a class="macro" href="display/intel_display.h.html#232" title="for ((pipe) = 0; (pipe) &lt; (&amp;(dev_priv)-&gt;__info)-&gt;num_pipes; (pipe)++)" data-ref="_M/for_each_pipe">for_each_pipe</a>(<a class="local col6 ref" href="#1366dev_priv" title='dev_priv' data-ref="1366dev_priv" data-ref-filename="1366dev_priv">dev_priv</a>, <a class="local col7 ref" href="#1367pipe" title='pipe' data-ref="1367pipe" data-ref-filename="1367pipe">pipe</a>) {</td></tr>
<tr><th id="8890">8890</th><td>		<a class="local col8 ref" href="#1368val" title='val' data-ref="1368val" data-ref-filename="1368val">val</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0xf0064) + (pipe) * ((0xf1064) - (0xf0064)))) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8286" title="((const i915_reg_t){ .reg = (((0xf0064) + (pipe) * ((0xf1064) - (0xf0064)))) })" data-ref="_M/TRANS_CHICKEN2">TRANS_CHICKEN2</a>(<a class="local col7 ref" href="#1367pipe" title='pipe' data-ref="1367pipe" data-ref-filename="1367pipe">pipe</a>));</td></tr>
<tr><th id="8891">8891</th><td>		<a class="local col8 ref" href="#1368val" title='val' data-ref="1368val" data-ref-filename="1368val">val</a> |= <a class="macro" href="i915_reg.h.html#8287" title="(1 &lt;&lt; 31)" data-ref="_M/TRANS_CHICKEN2_TIMING_OVERRIDE">TRANS_CHICKEN2_TIMING_OVERRIDE</a>;</td></tr>
<tr><th id="8892">8892</th><td>		<a class="local col8 ref" href="#1368val" title='val' data-ref="1368val" data-ref-filename="1368val">val</a> &amp;= ~<a class="macro" href="i915_reg.h.html#8288" title="(1 &lt;&lt; 29)" data-ref="_M/TRANS_CHICKEN2_FDI_POLARITY_REVERSED">TRANS_CHICKEN2_FDI_POLARITY_REVERSED</a>;</td></tr>
<tr><th id="8893">8893</th><td>		<b>if</b> (<a class="local col6 ref" href="#1366dev_priv" title='dev_priv' data-ref="1366dev_priv" data-ref-filename="1366dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::vbt" title='drm_i915_private::vbt' data-ref="drm_i915_private::vbt" data-ref-filename="drm_i915_private..vbt">vbt</a>.<a class="ref field" href="i915_drv.h.html#intel_vbt_data::fdi_rx_polarity_inverted" title='intel_vbt_data::fdi_rx_polarity_inverted' data-ref="intel_vbt_data::fdi_rx_polarity_inverted" data-ref-filename="intel_vbt_data..fdi_rx_polarity_inverted">fdi_rx_polarity_inverted</a>)</td></tr>
<tr><th id="8894">8894</th><td>			<a class="local col8 ref" href="#1368val" title='val' data-ref="1368val" data-ref-filename="1368val">val</a> |= <a class="macro" href="i915_reg.h.html#8288" title="(1 &lt;&lt; 29)" data-ref="_M/TRANS_CHICKEN2_FDI_POLARITY_REVERSED">TRANS_CHICKEN2_FDI_POLARITY_REVERSED</a>;</td></tr>
<tr><th id="8895">8895</th><td>		<a class="local col8 ref" href="#1368val" title='val' data-ref="1368val" data-ref-filename="1368val">val</a> &amp;= ~<a class="macro" href="i915_reg.h.html#8289" title="(3 &lt;&lt; 27)" data-ref="_M/TRANS_CHICKEN2_FRAME_START_DELAY_MASK">TRANS_CHICKEN2_FRAME_START_DELAY_MASK</a>;</td></tr>
<tr><th id="8896">8896</th><td>		<a class="local col8 ref" href="#1368val" title='val' data-ref="1368val" data-ref-filename="1368val">val</a> &amp;= ~<a class="macro" href="i915_reg.h.html#8290" title="(1 &lt;&lt; 26)" data-ref="_M/TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER">TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER</a>;</td></tr>
<tr><th id="8897">8897</th><td>		<a class="local col8 ref" href="#1368val" title='val' data-ref="1368val" data-ref-filename="1368val">val</a> &amp;= ~<a class="macro" href="i915_reg.h.html#8291" title="(1 &lt;&lt; 25)" data-ref="_M/TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH">TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH</a>;</td></tr>
<tr><th id="8898">8898</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0xf0064) + (pipe) * ((0xf1064) - (0xf0064)))) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8286" title="((const i915_reg_t){ .reg = (((0xf0064) + (pipe) * ((0xf1064) - (0xf0064)))) })" data-ref="_M/TRANS_CHICKEN2">TRANS_CHICKEN2</a>(<a class="local col7 ref" href="#1367pipe" title='pipe' data-ref="1367pipe" data-ref-filename="1367pipe">pipe</a>), <a class="local col8 ref" href="#1368val" title='val' data-ref="1368val" data-ref-filename="1368val">val</a>);</td></tr>
<tr><th id="8899">8899</th><td>	}</td></tr>
<tr><th id="8900">8900</th><td>	<i>/* WADP0ClockGatingDisable */</i></td></tr>
<tr><th id="8901">8901</th><td>	<a class="macro" href="display/intel_display.h.html#232" title="for ((pipe) = 0; (pipe) &lt; (&amp;(dev_priv)-&gt;__info)-&gt;num_pipes; (pipe)++)" data-ref="_M/for_each_pipe">for_each_pipe</a>(<a class="local col6 ref" href="#1366dev_priv" title='dev_priv' data-ref="1366dev_priv" data-ref-filename="1366dev_priv">dev_priv</a>, <a class="local col7 ref" href="#1367pipe" title='pipe' data-ref="1367pipe" data-ref-filename="1367pipe">pipe</a>) {</td></tr>
<tr><th id="8902">8902</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0xf0060) + (pipe) * ((0xf1060) - (0xf0060)))) })), ((1 &lt;&lt; 4)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8281" title="((const i915_reg_t){ .reg = (((0xf0060) + (pipe) * ((0xf1060) - (0xf0060)))) })" data-ref="_M/TRANS_CHICKEN1">TRANS_CHICKEN1</a>(<a class="local col7 ref" href="#1367pipe" title='pipe' data-ref="1367pipe" data-ref-filename="1367pipe">pipe</a>),</td></tr>
<tr><th id="8903">8903</th><td>			   <a class="macro" href="i915_reg.h.html#8283" title="(1 &lt;&lt; 4)" data-ref="_M/TRANS_CHICKEN1_DP0UNIT_GC_DISABLE">TRANS_CHICKEN1_DP0UNIT_GC_DISABLE</a>);</td></tr>
<tr><th id="8904">8904</th><td>	}</td></tr>
<tr><th id="8905">8905</th><td>}</td></tr>
<tr><th id="8906">8906</th><td></td></tr>
<tr><th id="8907">8907</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen6_check_mch_setup" title='gen6_check_mch_setup' data-type='void gen6_check_mch_setup(struct drm_i915_private * dev_priv)' data-ref="gen6_check_mch_setup" data-ref-filename="gen6_check_mch_setup">gen6_check_mch_setup</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="1369dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1369dev_priv" data-ref-filename="1369dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8908">8908</th><td>{</td></tr>
<tr><th id="8909">8909</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="1370tmp" title='tmp' data-type='u32' data-ref="1370tmp" data-ref-filename="1370tmp">tmp</dfn>;</td></tr>
<tr><th id="8910">8910</th><td></td></tr>
<tr><th id="8911">8911</th><td>	<a class="local col0 ref" href="#1370tmp" title='tmp' data-ref="1370tmp" data-ref-filename="1370tmp">tmp</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x140000 + 0x5d10) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3672" title="((const i915_reg_t){ .reg = (0x140000 + 0x5d10) })" data-ref="_M/MCH_SSKPD">MCH_SSKPD</a>);</td></tr>
<tr><th id="8912">8912</th><td>	<b>if</b> ((<a class="local col0 ref" href="#1370tmp" title='tmp' data-ref="1370tmp" data-ref-filename="1370tmp">tmp</a> &amp; <a class="macro" href="i915_reg.h.html#3673" title="0x3f" data-ref="_M/MCH_SSKPD_WM0_MASK">MCH_SSKPD_WM0_MASK</a>) != <a class="macro" href="i915_reg.h.html#3674" title="0xc" data-ref="_M/MCH_SSKPD_WM0_VAL">MCH_SSKPD_WM0_VAL</a>)</td></tr>
<tr><th id="8913">8913</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Wrong MCH_SSKPD value: 0x%08x This can cause underruns.\n&quot;, tmp)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Wrong MCH_SSKPD value: 0x%08x This can cause underruns.\n"</q>,</td></tr>
<tr><th id="8914">8914</th><td>			      <a class="local col0 ref" href="#1370tmp" title='tmp' data-ref="1370tmp" data-ref-filename="1370tmp">tmp</a>);</td></tr>
<tr><th id="8915">8915</th><td>}</td></tr>
<tr><th id="8916">8916</th><td></td></tr>
<tr><th id="8917">8917</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen6_init_clock_gating" title='gen6_init_clock_gating' data-type='void gen6_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="gen6_init_clock_gating" data-ref-filename="gen6_init_clock_gating">gen6_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="1371dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1371dev_priv" data-ref-filename="1371dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="8918">8918</th><td>{</td></tr>
<tr><th id="8919">8919</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col2 decl" id="1372dspclk_gate" title='dspclk_gate' data-type='u32' data-ref="1372dspclk_gate" data-ref-filename="1372dspclk_gate">dspclk_gate</dfn> = <a class="macro" href="i915_reg.h.html#7530" title="(1 &lt;&lt; 28)" data-ref="_M/ILK_VRHUNIT_CLOCK_GATE_DISABLE">ILK_VRHUNIT_CLOCK_GATE_DISABLE</a>;</td></tr>
<tr><th id="8920">8920</th><td></td></tr>
<tr><th id="8921">8921</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42020) })), (dspclk_gate))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7529" title="((const i915_reg_t){ .reg = (0x42020) })" data-ref="_M/ILK_DSPCLK_GATE_D">ILK_DSPCLK_GATE_D</a>, <a class="local col2 ref" href="#1372dspclk_gate" title='dspclk_gate' data-ref="1372dspclk_gate" data-ref-filename="1372dspclk_gate">dspclk_gate</a>);</td></tr>
<tr><th id="8922">8922</th><td></td></tr>
<tr><th id="8923">8923</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42004) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42004) }))) | (1 &lt;&lt; 25)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7510" title="((const i915_reg_t){ .reg = (0x42004) })" data-ref="_M/ILK_DISPLAY_CHICKEN2">ILK_DISPLAY_CHICKEN2</a>,</td></tr>
<tr><th id="8924">8924</th><td>		   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42004) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7510" title="((const i915_reg_t){ .reg = (0x42004) })" data-ref="_M/ILK_DISPLAY_CHICKEN2">ILK_DISPLAY_CHICKEN2</a>) |</td></tr>
<tr><th id="8925">8925</th><td>		   <a class="macro" href="i915_reg.h.html#7512" title="(1 &lt;&lt; 25)" data-ref="_M/ILK_ELPIN_409_SELECT">ILK_ELPIN_409_SELECT</a>);</td></tr>
<tr><th id="8926">8926</th><td></td></tr>
<tr><th id="8927">8927</th><td>	<i>/* WaDisableHiZPlanesWhenMSAAEnabled:snb */</i></td></tr>
<tr><th id="8928">8928</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x2084) })), (({ typeof((1 &lt;&lt; 10)) _a = ((1 &lt;&lt; 10)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8929(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_8929(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8929(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_8929(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_8929(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_8929(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2652" title="((const i915_reg_t){ .reg = (0x2084) })" data-ref="_M/_3D_CHICKEN">_3D_CHICKEN</a>,</td></tr>
<tr><th id="8929">8929</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 10)) _a = ((1 &lt;&lt; 10)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8929(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_8929(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8929(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_8929(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_8929(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_8929(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2653" title="(1 &lt;&lt; 10)" data-ref="_M/_3D_CHICKEN_HIZ_PLANE_DISABLE_MSAA_4X_SNB">_3D_CHICKEN_HIZ_PLANE_DISABLE_MSAA_4X_SNB</a>));</td></tr>
<tr><th id="8930">8930</th><td></td></tr>
<tr><th id="8931">8931</th><td>	<i>/* WaDisable_RenderCache_OperationalFlush:snb */</i></td></tr>
<tr><th id="8932">8932</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x2120) })), ((({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_8932(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_8932(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_8932(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_8932(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_8932(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_8932(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2871" title="((const i915_reg_t){ .reg = (0x2120) })" data-ref="_M/CACHE_MODE_0">CACHE_MODE_0</a>, <a class="macro" href="i915_reg.h.html#271" title="(({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_8932(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_8932(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_8932(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_8932(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_8932(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_8932(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))" data-ref="_M/_MASKED_BIT_DISABLE">_MASKED_BIT_DISABLE</a>(<a class="macro" href="i915_reg.h.html#2889" title="(1 &lt;&lt; 0)" data-ref="_M/RC_OP_FLUSH_ENABLE">RC_OP_FLUSH_ENABLE</a>));</td></tr>
<tr><th id="8933">8933</th><td></td></tr>
<tr><th id="8934">8934</th><td>	<i>/*</i></td></tr>
<tr><th id="8935">8935</th><td><i>	 * BSpec recoomends 8x4 when MSAA is used,</i></td></tr>
<tr><th id="8936">8936</th><td><i>	 * however in practice 16x4 seems fastest.</i></td></tr>
<tr><th id="8937">8937</th><td><i>	 *</i></td></tr>
<tr><th id="8938">8938</th><td><i>	 * Note that PS/WM thread counts depend on the WIZ hashing</i></td></tr>
<tr><th id="8939">8939</th><td><i>	 * disable bit, which we don't touch here, but it's good</i></td></tr>
<tr><th id="8940">8940</th><td><i>	 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).</i></td></tr>
<tr><th id="8941">8941</th><td><i>	 */</i></td></tr>
<tr><th id="8942">8942</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20d0) })), (({ if (__builtin_constant_p((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7)))) do { extern void __compiletime_assert_8943(void) ; if (!(!((((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &amp; 0xffff0000)))) __compiletime_assert_8943(); } while (0); if (__builtin_constant_p((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))) do { extern void __compiletime_assert_8943(void) ; if (!(!(((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))) &amp; 0xffff0000))) __compiletime_assert_8943(); } while (0); if (__builtin_constant_p((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &amp;&amp; __builtin_constant_p((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))) do { extern void __compiletime_assert_8943(void) ; if (!(!(((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))) &amp; ~((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7)))))) __compiletime_assert_8943(); } while (0); (((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &lt;&lt; 16 | ((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2679" title="((const i915_reg_t){ .reg = (0x20d0) })" data-ref="_M/GEN6_GT_MODE">GEN6_GT_MODE</a>,</td></tr>
<tr><th id="8943">8943</th><td>		   <a class="macro" href="i915_reg.h.html#261" title="({ if (__builtin_constant_p((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7)))) do { extern void __compiletime_assert_8943(void) ; if (!(!((((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &amp; 0xffff0000)))) __compiletime_assert_8943(); } while (0); if (__builtin_constant_p((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))) do { extern void __compiletime_assert_8943(void) ; if (!(!(((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))) &amp; 0xffff0000))) __compiletime_assert_8943(); } while (0); if (__builtin_constant_p((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &amp;&amp; __builtin_constant_p((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))) do { extern void __compiletime_assert_8943(void) ; if (!(!(((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))) &amp; ~((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7)))))) __compiletime_assert_8943(); } while (0); (((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &lt;&lt; 16 | ((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))); })" data-ref="_M/_MASKED_FIELD">_MASKED_FIELD</a>(<a class="macro" href="i915_reg.h.html#2685" title="(((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))" data-ref="_M/GEN6_WIZ_HASHING_MASK">GEN6_WIZ_HASHING_MASK</a>, <a class="macro" href="i915_reg.h.html#2684" title="(((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))" data-ref="_M/GEN6_WIZ_HASHING_16x4">GEN6_WIZ_HASHING_16x4</a>));</td></tr>
<tr><th id="8944">8944</th><td></td></tr>
<tr><th id="8945">8945</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x2120) })), ((({ if (__builtin_constant_p(((1 &lt;&lt; 5)))) do { extern void __compiletime_assert_8946(void) ; if (!(!(((((1 &lt;&lt; 5))) &amp; 0xffff0000)))) __compiletime_assert_8946(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_8946(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_8946(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 5))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_8946(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 5)))))) __compiletime_assert_8946(); } while (0); ((((1 &lt;&lt; 5))) &lt;&lt; 16 | (0)); }))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2871" title="((const i915_reg_t){ .reg = (0x2120) })" data-ref="_M/CACHE_MODE_0">CACHE_MODE_0</a>,</td></tr>
<tr><th id="8946">8946</th><td>		   <a class="macro" href="i915_reg.h.html#271" title="(({ if (__builtin_constant_p(((1 &lt;&lt; 5)))) do { extern void __compiletime_assert_8946(void) ; if (!(!(((((1 &lt;&lt; 5))) &amp; 0xffff0000)))) __compiletime_assert_8946(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_8946(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_8946(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 5))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_8946(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 5)))))) __compiletime_assert_8946(); } while (0); ((((1 &lt;&lt; 5))) &lt;&lt; 16 | (0)); }))" data-ref="_M/_MASKED_BIT_DISABLE">_MASKED_BIT_DISABLE</a>(<a class="macro" href="i915_reg.h.html#2875" title="(1 &lt;&lt; 5)" data-ref="_M/CM0_STC_EVICT_DISABLE_LRA_SNB">CM0_STC_EVICT_DISABLE_LRA_SNB</a>));</td></tr>
<tr><th id="8947">8947</th><td></td></tr>
<tr><th id="8948">8948</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9400) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9400) }))) | (1 &lt;&lt; 5) | (1 &lt;&lt; 7)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8606" title="((const i915_reg_t){ .reg = (0x9400) })" data-ref="_M/GEN6_UCGCTL1">GEN6_UCGCTL1</a>,</td></tr>
<tr><th id="8949">8949</th><td>		   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9400) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8606" title="((const i915_reg_t){ .reg = (0x9400) })" data-ref="_M/GEN6_UCGCTL1">GEN6_UCGCTL1</a>) |</td></tr>
<tr><th id="8950">8950</th><td>		   <a class="macro" href="i915_reg.h.html#8609" title="(1 &lt;&lt; 5)" data-ref="_M/GEN6_BLBUNIT_CLOCK_GATE_DISABLE">GEN6_BLBUNIT_CLOCK_GATE_DISABLE</a> |</td></tr>
<tr><th id="8951">8951</th><td>		   <a class="macro" href="i915_reg.h.html#8610" title="(1 &lt;&lt; 7)" data-ref="_M/GEN6_CSUNIT_CLOCK_GATE_DISABLE">GEN6_CSUNIT_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="8952">8952</th><td></td></tr>
<tr><th id="8953">8953</th><td>	<i>/* According to the BSpec vol1g, bit 12 (RCPBUNIT) clock</i></td></tr>
<tr><th id="8954">8954</th><td><i>	 * gating disable must be set.  Failure to set it results in</i></td></tr>
<tr><th id="8955">8955</th><td><i>	 * flickering pixels due to Z write ordering failures after</i></td></tr>
<tr><th id="8956">8956</th><td><i>	 * some amount of runtime in the Mesa "fire" demo, and Unigine</i></td></tr>
<tr><th id="8957">8957</th><td><i>	 * Sanctuary and Tropics, and apparently anything else with</i></td></tr>
<tr><th id="8958">8958</th><td><i>	 * alpha test or pixel discard.</i></td></tr>
<tr><th id="8959">8959</th><td><i>	 *</i></td></tr>
<tr><th id="8960">8960</th><td><i>	 * According to the spec, bit 11 (RCCUNIT) must also be set,</i></td></tr>
<tr><th id="8961">8961</th><td><i>	 * but we didn't debug actual testcases to find it out.</i></td></tr>
<tr><th id="8962">8962</th><td><i>	 *</i></td></tr>
<tr><th id="8963">8963</th><td><i>	 * WaDisableRCCUnitClockGating:snb</i></td></tr>
<tr><th id="8964">8964</th><td><i>	 * WaDisableRCPBUnitClockGating:snb</i></td></tr>
<tr><th id="8965">8965</th><td><i>	 */</i></td></tr>
<tr><th id="8966">8966</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9404) })), ((1 &lt;&lt; 12) | (1 &lt;&lt; 11)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8612" title="((const i915_reg_t){ .reg = (0x9404) })" data-ref="_M/GEN6_UCGCTL2">GEN6_UCGCTL2</a>,</td></tr>
<tr><th id="8967">8967</th><td>		   <a class="macro" href="i915_reg.h.html#8617" title="(1 &lt;&lt; 12)" data-ref="_M/GEN6_RCPBUNIT_CLOCK_GATE_DISABLE">GEN6_RCPBUNIT_CLOCK_GATE_DISABLE</a> |</td></tr>
<tr><th id="8968">8968</th><td>		   <a class="macro" href="i915_reg.h.html#8618" title="(1 &lt;&lt; 11)" data-ref="_M/GEN6_RCCUNIT_CLOCK_GATE_DISABLE">GEN6_RCCUNIT_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="8969">8969</th><td></td></tr>
<tr><th id="8970">8970</th><td>	<i>/* WaStripsFansDisableFastClipPerformanceFix:snb */</i></td></tr>
<tr><th id="8971">8971</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x2090) })), (({ typeof((1 &lt;&lt; 5)) _a = ((1 &lt;&lt; 5)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8972(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_8972(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8972(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_8972(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_8972(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_8972(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2664" title="((const i915_reg_t){ .reg = (0x2090) })" data-ref="_M/_3D_CHICKEN3">_3D_CHICKEN3</a>,</td></tr>
<tr><th id="8972">8972</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 5)) _a = ((1 &lt;&lt; 5)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8972(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_8972(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8972(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_8972(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_8972(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_8972(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2668" title="(1 &lt;&lt; 5)" data-ref="_M/_3D_CHICKEN3_SF_DISABLE_FASTCLIP_CULL">_3D_CHICKEN3_SF_DISABLE_FASTCLIP_CULL</a>));</td></tr>
<tr><th id="8973">8973</th><td></td></tr>
<tr><th id="8974">8974</th><td>	<i>/*</i></td></tr>
<tr><th id="8975">8975</th><td><i>	 * Bspec says:</i></td></tr>
<tr><th id="8976">8976</th><td><i>	 * "This bit must be set if 3DSTATE_CLIP clip mode is set to normal and</i></td></tr>
<tr><th id="8977">8977</th><td><i>	 * 3DSTATE_SF number of SF output attributes is more than 16."</i></td></tr>
<tr><th id="8978">8978</th><td><i>	 */</i></td></tr>
<tr><th id="8979">8979</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x2090) })), (({ typeof((1 &lt;&lt; 1)) _a = ((1 &lt;&lt; 1)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8980(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_8980(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8980(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_8980(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_8980(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_8980(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2664" title="((const i915_reg_t){ .reg = (0x2090) })" data-ref="_M/_3D_CHICKEN3">_3D_CHICKEN3</a>,</td></tr>
<tr><th id="8980">8980</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 1)) _a = ((1 &lt;&lt; 1)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8980(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_8980(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_8980(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_8980(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_8980(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_8980(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2670" title="(1 &lt;&lt; 1)" data-ref="_M/_3D_CHICKEN3_SF_DISABLE_PIPELINED_ATTR_FETCH">_3D_CHICKEN3_SF_DISABLE_PIPELINED_ATTR_FETCH</a>));</td></tr>
<tr><th id="8981">8981</th><td></td></tr>
<tr><th id="8982">8982</th><td>	<i>/*</i></td></tr>
<tr><th id="8983">8983</th><td><i>	 * According to the spec the following bits should be</i></td></tr>
<tr><th id="8984">8984</th><td><i>	 * set in order to enable memory self-refresh and fbc:</i></td></tr>
<tr><th id="8985">8985</th><td><i>	 * The bit21 and bit22 of 0x42000</i></td></tr>
<tr><th id="8986">8986</th><td><i>	 * The bit21 and bit22 of 0x42004</i></td></tr>
<tr><th id="8987">8987</th><td><i>	 * The bit5 and bit7 of 0x42020</i></td></tr>
<tr><th id="8988">8988</th><td><i>	 * The bit14 of 0x70180</i></td></tr>
<tr><th id="8989">8989</th><td><i>	 * The bit14 of 0x71180</i></td></tr>
<tr><th id="8990">8990</th><td><i>	 *</i></td></tr>
<tr><th id="8991">8991</th><td><i>	 * WaFbcAsynchFlipDisableFbcQueue:snb</i></td></tr>
<tr><th id="8992">8992</th><td><i>	 */</i></td></tr>
<tr><th id="8993">8993</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42000) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42000) }))) | (1 &lt;&lt; 22) | (1 &lt;&lt; 21)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3179" title="((const i915_reg_t){ .reg = (0x42000) })" data-ref="_M/ILK_DISPLAY_CHICKEN1">ILK_DISPLAY_CHICKEN1</a>,</td></tr>
<tr><th id="8994">8994</th><td>		   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3179" title="((const i915_reg_t){ .reg = (0x42000) })" data-ref="_M/ILK_DISPLAY_CHICKEN1">ILK_DISPLAY_CHICKEN1</a>) |</td></tr>
<tr><th id="8995">8995</th><td>		   <a class="macro" href="i915_reg.h.html#3180" title="(1 &lt;&lt; 22)" data-ref="_M/ILK_FBCQ_DIS">ILK_FBCQ_DIS</a> | <a class="macro" href="i915_reg.h.html#3181" title="(1 &lt;&lt; 21)" data-ref="_M/ILK_PABSTRETCH_DIS">ILK_PABSTRETCH_DIS</a>);</td></tr>
<tr><th id="8996">8996</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42004) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42004) }))) | (1 &lt;&lt; 22) | (1 &lt;&lt; 21)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7510" title="((const i915_reg_t){ .reg = (0x42004) })" data-ref="_M/ILK_DISPLAY_CHICKEN2">ILK_DISPLAY_CHICKEN2</a>,</td></tr>
<tr><th id="8997">8997</th><td>		   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42004) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7510" title="((const i915_reg_t){ .reg = (0x42004) })" data-ref="_M/ILK_DISPLAY_CHICKEN2">ILK_DISPLAY_CHICKEN2</a>) |</td></tr>
<tr><th id="8998">8998</th><td>		   <a class="macro" href="i915_reg.h.html#7513" title="(1 &lt;&lt; 22)" data-ref="_M/ILK_DPARB_GATE">ILK_DPARB_GATE</a> | <a class="macro" href="i915_reg.h.html#7514" title="(1 &lt;&lt; 21)" data-ref="_M/ILK_VSDPFD_FULL">ILK_VSDPFD_FULL</a>);</td></tr>
<tr><th id="8999">8999</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42020) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42020) }))) | (1 &lt;&lt; 5) | (1 &lt;&lt; 7)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7529" title="((const i915_reg_t){ .reg = (0x42020) })" data-ref="_M/ILK_DSPCLK_GATE_D">ILK_DSPCLK_GATE_D</a>,</td></tr>
<tr><th id="9000">9000</th><td>		   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42020) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7529" title="((const i915_reg_t){ .reg = (0x42020) })" data-ref="_M/ILK_DSPCLK_GATE_D">ILK_DSPCLK_GATE_D</a>) |</td></tr>
<tr><th id="9001">9001</th><td>		   <a class="macro" href="i915_reg.h.html#7534" title="(1 &lt;&lt; 5)" data-ref="_M/ILK_DPARBUNIT_CLOCK_GATE_ENABLE">ILK_DPARBUNIT_CLOCK_GATE_ENABLE</a>  |</td></tr>
<tr><th id="9002">9002</th><td>		   <a class="macro" href="i915_reg.h.html#7533" title="(1 &lt;&lt; 7)" data-ref="_M/ILK_DPFDUNIT_CLOCK_GATE_ENABLE">ILK_DPFDUNIT_CLOCK_GATE_ENABLE</a>);</td></tr>
<tr><th id="9003">9003</th><td></td></tr>
<tr><th id="9004">9004</th><td>	<a class="tu ref fn" href="#g4x_disable_trickle_feed" title='g4x_disable_trickle_feed' data-use='c' data-ref="g4x_disable_trickle_feed" data-ref-filename="g4x_disable_trickle_feed">g4x_disable_trickle_feed</a>(<a class="local col1 ref" href="#1371dev_priv" title='dev_priv' data-ref="1371dev_priv" data-ref-filename="1371dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9005">9005</th><td></td></tr>
<tr><th id="9006">9006</th><td>	<a class="tu ref fn" href="#cpt_init_clock_gating" title='cpt_init_clock_gating' data-use='c' data-ref="cpt_init_clock_gating" data-ref-filename="cpt_init_clock_gating">cpt_init_clock_gating</a>(<a class="local col1 ref" href="#1371dev_priv" title='dev_priv' data-ref="1371dev_priv" data-ref-filename="1371dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9007">9007</th><td></td></tr>
<tr><th id="9008">9008</th><td>	<a class="tu ref fn" href="#gen6_check_mch_setup" title='gen6_check_mch_setup' data-use='c' data-ref="gen6_check_mch_setup" data-ref-filename="gen6_check_mch_setup">gen6_check_mch_setup</a>(<a class="local col1 ref" href="#1371dev_priv" title='dev_priv' data-ref="1371dev_priv" data-ref-filename="1371dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9009">9009</th><td>}</td></tr>
<tr><th id="9010">9010</th><td></td></tr>
<tr><th id="9011">9011</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen7_setup_fixed_func_scheduler" title='gen7_setup_fixed_func_scheduler' data-type='void gen7_setup_fixed_func_scheduler(struct drm_i915_private * dev_priv)' data-ref="gen7_setup_fixed_func_scheduler" data-ref-filename="gen7_setup_fixed_func_scheduler">gen7_setup_fixed_func_scheduler</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="1373dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1373dev_priv" data-ref-filename="1373dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9012">9012</th><td>{</td></tr>
<tr><th id="9013">9013</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="1374reg" title='reg' data-type='u32' data-ref="1374reg" data-ref-filename="1374reg">reg</dfn> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20a0) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3075" title="((const i915_reg_t){ .reg = (0x20a0) })" data-ref="_M/GEN7_FF_THREAD_MODE">GEN7_FF_THREAD_MODE</a>);</td></tr>
<tr><th id="9014">9014</th><td></td></tr>
<tr><th id="9015">9015</th><td>	<i>/*</i></td></tr>
<tr><th id="9016">9016</th><td><i>	 * WaVSThreadDispatchOverride:ivb,vlv</i></td></tr>
<tr><th id="9017">9017</th><td><i>	 *</i></td></tr>
<tr><th id="9018">9018</th><td><i>	 * This actually overrides the dispatch</i></td></tr>
<tr><th id="9019">9019</th><td><i>	 * mode for all thread types.</i></td></tr>
<tr><th id="9020">9020</th><td><i>	 */</i></td></tr>
<tr><th id="9021">9021</th><td>	<a class="local col4 ref" href="#1374reg" title='reg' data-ref="1374reg" data-ref-filename="1374reg">reg</a> &amp;= ~<a class="macro" href="i915_reg.h.html#3076" title="0x0077070" data-ref="_M/GEN7_FF_SCHED_MASK">GEN7_FF_SCHED_MASK</a>;</td></tr>
<tr><th id="9022">9022</th><td>	<a class="local col4 ref" href="#1374reg" title='reg' data-ref="1374reg" data-ref-filename="1374reg">reg</a> |= <a class="macro" href="i915_reg.h.html#3081" title="(0x0 &lt;&lt; 16)" data-ref="_M/GEN7_FF_TS_SCHED_HW">GEN7_FF_TS_SCHED_HW</a>;</td></tr>
<tr><th id="9023">9023</th><td>	<a class="local col4 ref" href="#1374reg" title='reg' data-ref="1374reg" data-ref-filename="1374reg">reg</a> |= <a class="macro" href="i915_reg.h.html#3086" title="(0x0 &lt;&lt; 12)" data-ref="_M/GEN7_FF_VS_SCHED_HW">GEN7_FF_VS_SCHED_HW</a>;</td></tr>
<tr><th id="9024">9024</th><td>	<a class="local col4 ref" href="#1374reg" title='reg' data-ref="1374reg" data-ref-filename="1374reg">reg</a> |= <a class="macro" href="i915_reg.h.html#3090" title="(0x0 &lt;&lt; 4)" data-ref="_M/GEN7_FF_DS_SCHED_HW">GEN7_FF_DS_SCHED_HW</a>;</td></tr>
<tr><th id="9025">9025</th><td></td></tr>
<tr><th id="9026">9026</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20a0) })), (reg))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3075" title="((const i915_reg_t){ .reg = (0x20a0) })" data-ref="_M/GEN7_FF_THREAD_MODE">GEN7_FF_THREAD_MODE</a>, <a class="local col4 ref" href="#1374reg" title='reg' data-ref="1374reg" data-ref-filename="1374reg">reg</a>);</td></tr>
<tr><th id="9027">9027</th><td>}</td></tr>
<tr><th id="9028">9028</th><td></td></tr>
<tr><th id="9029">9029</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="lpt_init_clock_gating" title='lpt_init_clock_gating' data-type='void lpt_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="lpt_init_clock_gating" data-ref-filename="lpt_init_clock_gating">lpt_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="1375dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1375dev_priv" data-ref-filename="1375dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9030">9030</th><td>{</td></tr>
<tr><th id="9031">9031</th><td>	<i>/*</i></td></tr>
<tr><th id="9032">9032</th><td><i>	 * TODO: this bit should only be enabled when really needed, then</i></td></tr>
<tr><th id="9033">9033</th><td><i>	 * disabled when not needed anymore in order to save power.</i></td></tr>
<tr><th id="9034">9034</th><td><i>	 */</i></td></tr>
<tr><th id="9035">9035</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2373" title="(((dev_priv)-&gt;pch_id) == 0x9c00 || ((dev_priv)-&gt;pch_id) == 0x9c80)" data-ref="_M/HAS_PCH_LPT_LP">HAS_PCH_LPT_LP</a>(<a class="local col5 ref" href="#1375dev_priv" title='dev_priv' data-ref="1375dev_priv" data-ref-filename="1375dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9036">9036</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xc2020) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xc2020) }))) | (1 &lt;&lt; 12)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8314" title="((const i915_reg_t){ .reg = (0xc2020) })" data-ref="_M/SOUTH_DSPCLK_GATE_D">SOUTH_DSPCLK_GATE_D</a>,</td></tr>
<tr><th id="9037">9037</th><td>			   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xc2020) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8314" title="((const i915_reg_t){ .reg = (0xc2020) })" data-ref="_M/SOUTH_DSPCLK_GATE_D">SOUTH_DSPCLK_GATE_D</a>) |</td></tr>
<tr><th id="9038">9038</th><td>			   <a class="macro" href="i915_reg.h.html#8320" title="(1 &lt;&lt; 12)" data-ref="_M/PCH_LP_PARTITION_LEVEL_DISABLE">PCH_LP_PARTITION_LEVEL_DISABLE</a>);</td></tr>
<tr><th id="9039">9039</th><td></td></tr>
<tr><th id="9040">9040</th><td>	<i>/* WADPOClockGatingDisable:hsw */</i></td></tr>
<tr><th id="9041">9041</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0xf0060) + (PIPE_A) * ((0xf1060) - (0xf0060)))) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0xf0060) + (PIPE_A) * ((0xf1060) - (0xf0060)))) }))) | (1 &lt;&lt; 4)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8281" title="((const i915_reg_t){ .reg = (((0xf0060) + (PIPE_A) * ((0xf1060) - (0xf0060)))) })" data-ref="_M/TRANS_CHICKEN1">TRANS_CHICKEN1</a>(<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>),</td></tr>
<tr><th id="9042">9042</th><td>		   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0xf0060) + (PIPE_A) * ((0xf1060) - (0xf0060)))) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8281" title="((const i915_reg_t){ .reg = (((0xf0060) + (PIPE_A) * ((0xf1060) - (0xf0060)))) })" data-ref="_M/TRANS_CHICKEN1">TRANS_CHICKEN1</a>(<a class="enum" href="display/intel_display.h.html#PIPE_A" title='PIPE_A' data-ref="PIPE_A" data-ref-filename="PIPE_A">PIPE_A</a>)) |</td></tr>
<tr><th id="9043">9043</th><td>		   <a class="macro" href="i915_reg.h.html#8283" title="(1 &lt;&lt; 4)" data-ref="_M/TRANS_CHICKEN1_DP0UNIT_GC_DISABLE">TRANS_CHICKEN1_DP0UNIT_GC_DISABLE</a>);</td></tr>
<tr><th id="9044">9044</th><td>}</td></tr>
<tr><th id="9045">9045</th><td></td></tr>
<tr><th id="9046">9046</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="lpt_suspend_hw" title='lpt_suspend_hw' data-type='void lpt_suspend_hw(struct drm_i915_private * dev_priv)' data-ref="lpt_suspend_hw" data-ref-filename="lpt_suspend_hw">lpt_suspend_hw</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1376dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1376dev_priv" data-ref-filename="1376dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9047">9047</th><td>{</td></tr>
<tr><th id="9048">9048</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2373" title="(((dev_priv)-&gt;pch_id) == 0x9c00 || ((dev_priv)-&gt;pch_id) == 0x9c80)" data-ref="_M/HAS_PCH_LPT_LP">HAS_PCH_LPT_LP</a>(<a class="local col6 ref" href="#1376dev_priv" title='dev_priv' data-ref="1376dev_priv" data-ref-filename="1376dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="9049">9049</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col7 decl" id="1377val" title='val' data-type='u32' data-ref="1377val" data-ref-filename="1377val">val</dfn> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xc2020) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8314" title="((const i915_reg_t){ .reg = (0xc2020) })" data-ref="_M/SOUTH_DSPCLK_GATE_D">SOUTH_DSPCLK_GATE_D</a>);</td></tr>
<tr><th id="9050">9050</th><td></td></tr>
<tr><th id="9051">9051</th><td>		<a class="local col7 ref" href="#1377val" title='val' data-ref="1377val" data-ref-filename="1377val">val</a> &amp;= ~<a class="macro" href="i915_reg.h.html#8320" title="(1 &lt;&lt; 12)" data-ref="_M/PCH_LP_PARTITION_LEVEL_DISABLE">PCH_LP_PARTITION_LEVEL_DISABLE</a>;</td></tr>
<tr><th id="9052">9052</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xc2020) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8314" title="((const i915_reg_t){ .reg = (0xc2020) })" data-ref="_M/SOUTH_DSPCLK_GATE_D">SOUTH_DSPCLK_GATE_D</a>, <a class="local col7 ref" href="#1377val" title='val' data-ref="1377val" data-ref-filename="1377val">val</a>);</td></tr>
<tr><th id="9053">9053</th><td>	}</td></tr>
<tr><th id="9054">9054</th><td>}</td></tr>
<tr><th id="9055">9055</th><td></td></tr>
<tr><th id="9056">9056</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen8_set_l3sqc_credits" title='gen8_set_l3sqc_credits' data-type='void gen8_set_l3sqc_credits(struct drm_i915_private * dev_priv, int general_prio_credits, int high_prio_credits)' data-ref="gen8_set_l3sqc_credits" data-ref-filename="gen8_set_l3sqc_credits">gen8_set_l3sqc_credits</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="1378dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1378dev_priv" data-ref-filename="1378dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="9057">9057</th><td>				   <em>int</em> <dfn class="local col9 decl" id="1379general_prio_credits" title='general_prio_credits' data-type='int' data-ref="1379general_prio_credits" data-ref-filename="1379general_prio_credits">general_prio_credits</dfn>,</td></tr>
<tr><th id="9058">9058</th><td>				   <em>int</em> <dfn class="local col0 decl" id="1380high_prio_credits" title='high_prio_credits' data-type='int' data-ref="1380high_prio_credits" data-ref-filename="1380high_prio_credits">high_prio_credits</dfn>)</td></tr>
<tr><th id="9059">9059</th><td>{</td></tr>
<tr><th id="9060">9060</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="1381misccpctl" title='misccpctl' data-type='u32' data-ref="1381misccpctl" data-ref-filename="1381misccpctl">misccpctl</dfn>;</td></tr>
<tr><th id="9061">9061</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col2 decl" id="1382val" title='val' data-type='u32' data-ref="1382val" data-ref-filename="1382val">val</dfn>;</td></tr>
<tr><th id="9062">9062</th><td></td></tr>
<tr><th id="9063">9063</th><td>	<i>/* WaTempDisableDOPClkGating:bdw */</i></td></tr>
<tr><th id="9064">9064</th><td>	<a class="local col1 ref" href="#1381misccpctl" title='misccpctl' data-ref="1381misccpctl" data-ref-filename="1381misccpctl">misccpctl</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9424) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8867" title="((const i915_reg_t){ .reg = (0x9424) })" data-ref="_M/GEN7_MISCCPCTL">GEN7_MISCCPCTL</a>);</td></tr>
<tr><th id="9065">9065</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9424) })), (misccpctl &amp; ~(1 &lt;&lt; 0)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8867" title="((const i915_reg_t){ .reg = (0x9424) })" data-ref="_M/GEN7_MISCCPCTL">GEN7_MISCCPCTL</a>, <a class="local col1 ref" href="#1381misccpctl" title='misccpctl' data-ref="1381misccpctl" data-ref-filename="1381misccpctl">misccpctl</a> &amp; ~<a class="macro" href="i915_reg.h.html#8868" title="(1 &lt;&lt; 0)" data-ref="_M/GEN7_DOP_CLOCK_GATE_ENABLE">GEN7_DOP_CLOCK_GATE_ENABLE</a>);</td></tr>
<tr><th id="9066">9066</th><td></td></tr>
<tr><th id="9067">9067</th><td>	<a class="local col2 ref" href="#1382val" title='val' data-ref="1382val" data-ref-filename="1382val">val</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xB100) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7668" title="((const i915_reg_t){ .reg = (0xB100) })" data-ref="_M/GEN8_L3SQCREG1">GEN8_L3SQCREG1</a>);</td></tr>
<tr><th id="9068">9068</th><td>	<a class="local col2 ref" href="#1382val" title='val' data-ref="1382val" data-ref-filename="1382val">val</a> &amp;= ~<a class="macro" href="i915_reg.h.html#7677" title="((0x1f &lt;&lt; 19) | (0x1f &lt;&lt; 14))" data-ref="_M/L3_PRIO_CREDITS_MASK">L3_PRIO_CREDITS_MASK</a>;</td></tr>
<tr><th id="9069">9069</th><td>	<a class="local col2 ref" href="#1382val" title='val' data-ref="1382val" data-ref-filename="1382val">val</a> |= <a class="macro" href="i915_reg.h.html#7675" title="(((general_prio_credits) &gt;&gt; 1) &lt;&lt; 19)" data-ref="_M/L3_GENERAL_PRIO_CREDITS">L3_GENERAL_PRIO_CREDITS</a>(<a class="local col9 ref" href="#1379general_prio_credits" title='general_prio_credits' data-ref="1379general_prio_credits" data-ref-filename="1379general_prio_credits">general_prio_credits</a>);</td></tr>
<tr><th id="9070">9070</th><td>	<a class="local col2 ref" href="#1382val" title='val' data-ref="1382val" data-ref-filename="1382val">val</a> |= <a class="macro" href="i915_reg.h.html#7676" title="(((high_prio_credits) &gt;&gt; 1) &lt;&lt; 14)" data-ref="_M/L3_HIGH_PRIO_CREDITS">L3_HIGH_PRIO_CREDITS</a>(<a class="local col0 ref" href="#1380high_prio_credits" title='high_prio_credits' data-ref="1380high_prio_credits" data-ref-filename="1380high_prio_credits">high_prio_credits</a>);</td></tr>
<tr><th id="9071">9071</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xB100) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7668" title="((const i915_reg_t){ .reg = (0xB100) })" data-ref="_M/GEN8_L3SQCREG1">GEN8_L3SQCREG1</a>, <a class="local col2 ref" href="#1382val" title='val' data-ref="1382val" data-ref-filename="1382val">val</a>);</td></tr>
<tr><th id="9072">9072</th><td></td></tr>
<tr><th id="9073">9073</th><td>	<i>/*</i></td></tr>
<tr><th id="9074">9074</th><td><i>	 * Wait at least 100 clocks before re-enabling clock gating.</i></td></tr>
<tr><th id="9075">9075</th><td><i>	 * See the definition of L3SQCREG1 in BSpec.</i></td></tr>
<tr><th id="9076">9076</th><td><i>	 */</i></td></tr>
<tr><th id="9077">9077</th><td>	<a class="macro" href="i915_drv.h.html#2765" title="((void)intel_uncore_read_notrace(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xB100) }))))" data-ref="_M/POSTING_READ">POSTING_READ</a>(<a class="macro" href="i915_reg.h.html#7668" title="((const i915_reg_t){ .reg = (0xB100) })" data-ref="_M/GEN8_L3SQCREG1">GEN8_L3SQCREG1</a>);</td></tr>
<tr><th id="9078">9078</th><td>	<a class="macro" href="../../../../include/asm-generic/delay.h.html#20" title="({ if (__builtin_constant_p(1)) { if ((1) / 20000 &gt;= 1) __bad_udelay(); else __const_udelay((1) * 0x10c7ul); } else { __udelay(1); } })" data-ref="_M/udelay">udelay</a>(<var>1</var>);</td></tr>
<tr><th id="9079">9079</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9424) })), (misccpctl))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8867" title="((const i915_reg_t){ .reg = (0x9424) })" data-ref="_M/GEN7_MISCCPCTL">GEN7_MISCCPCTL</a>, <a class="local col1 ref" href="#1381misccpctl" title='misccpctl' data-ref="1381misccpctl" data-ref-filename="1381misccpctl">misccpctl</a>);</td></tr>
<tr><th id="9080">9080</th><td>}</td></tr>
<tr><th id="9081">9081</th><td></td></tr>
<tr><th id="9082">9082</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="icl_init_clock_gating" title='icl_init_clock_gating' data-type='void icl_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="icl_init_clock_gating" data-ref-filename="icl_init_clock_gating">icl_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="1383dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1383dev_priv" data-ref-filename="1383dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9083">9083</th><td>{</td></tr>
<tr><th id="9084">9084</th><td>	<i>/* This is not an Wa. Enable to reduce Sampler power */</i></td></tr>
<tr><th id="9085">9085</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9550) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9550) }))) &amp; ~(1 &lt;&lt; 9)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8883" title="((const i915_reg_t){ .reg = (0x9550) })" data-ref="_M/GEN10_DFR_RATIO_EN_AND_CHICKEN">GEN10_DFR_RATIO_EN_AND_CHICKEN</a>,</td></tr>
<tr><th id="9086">9086</th><td>		   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9550) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8883" title="((const i915_reg_t){ .reg = (0x9550) })" data-ref="_M/GEN10_DFR_RATIO_EN_AND_CHICKEN">GEN10_DFR_RATIO_EN_AND_CHICKEN</a>) &amp; ~<a class="macro" href="i915_reg.h.html#8884" title="(1 &lt;&lt; 9)" data-ref="_M/DFR_DISABLE">DFR_DISABLE</a>);</td></tr>
<tr><th id="9087">9087</th><td></td></tr>
<tr><th id="9088">9088</th><td>	<i>/* WaEnable32PlaneMode:icl */</i></td></tr>
<tr><th id="9089">9089</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20D4) })), (({ typeof((1 &lt;&lt; 7)) _a = ((1 &lt;&lt; 7)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9090(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9090(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9090(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9090(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9090(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9090(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2691" title="((const i915_reg_t){ .reg = (0x20D4) })" data-ref="_M/GEN9_CSFE_CHICKEN1_RCS">GEN9_CSFE_CHICKEN1_RCS</a>,</td></tr>
<tr><th id="9090">9090</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 7)) _a = ((1 &lt;&lt; 7)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9090(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9090(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9090(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9090(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9090(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9090(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2693" title="(1 &lt;&lt; 7)" data-ref="_M/GEN11_ENABLE_32_PLANE_MODE">GEN11_ENABLE_32_PLANE_MODE</a>));</td></tr>
<tr><th id="9091">9091</th><td>}</td></tr>
<tr><th id="9092">9092</th><td></td></tr>
<tr><th id="9093">9093</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cnp_init_clock_gating" title='cnp_init_clock_gating' data-type='void cnp_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="cnp_init_clock_gating" data-ref-filename="cnp_init_clock_gating">cnp_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="1384dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1384dev_priv" data-ref-filename="1384dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9094">9094</th><td>{</td></tr>
<tr><th id="9095">9095</th><td>	<b>if</b> (!<a class="macro" href="i915_drv.h.html#2370" title="(((dev_priv)-&gt;pch_type) == PCH_CNP)" data-ref="_M/HAS_PCH_CNP">HAS_PCH_CNP</a>(<a class="local col4 ref" href="#1384dev_priv" title='dev_priv' data-ref="1384dev_priv" data-ref-filename="1384dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9096">9096</th><td>		<b>return</b>;</td></tr>
<tr><th id="9097">9097</th><td></td></tr>
<tr><th id="9098">9098</th><td>	<i>/* Display WA #1181 WaSouthDisplayDisablePWMCGEGating: cnp */</i></td></tr>
<tr><th id="9099">9099</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xc2020) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xc2020) }))) | (1 &lt;&lt; 13)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8314" title="((const i915_reg_t){ .reg = (0xc2020) })" data-ref="_M/SOUTH_DSPCLK_GATE_D">SOUTH_DSPCLK_GATE_D</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xc2020) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8314" title="((const i915_reg_t){ .reg = (0xc2020) })" data-ref="_M/SOUTH_DSPCLK_GATE_D">SOUTH_DSPCLK_GATE_D</a>) |</td></tr>
<tr><th id="9100">9100</th><td>		   <a class="macro" href="i915_reg.h.html#8319" title="(1 &lt;&lt; 13)" data-ref="_M/CNP_PWM_CGE_GATING_DISABLE">CNP_PWM_CGE_GATING_DISABLE</a>);</td></tr>
<tr><th id="9101">9101</th><td>}</td></tr>
<tr><th id="9102">9102</th><td></td></tr>
<tr><th id="9103">9103</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cnl_init_clock_gating" title='cnl_init_clock_gating' data-type='void cnl_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="cnl_init_clock_gating" data-ref-filename="cnl_init_clock_gating">cnl_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="1385dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1385dev_priv" data-ref-filename="1385dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9104">9104</th><td>{</td></tr>
<tr><th id="9105">9105</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="1386val" title='val' data-type='u32' data-ref="1386val" data-ref-filename="1386val">val</dfn>;</td></tr>
<tr><th id="9106">9106</th><td>	<a class="tu ref fn" href="#cnp_init_clock_gating" title='cnp_init_clock_gating' data-use='c' data-ref="cnp_init_clock_gating" data-ref-filename="cnp_init_clock_gating">cnp_init_clock_gating</a>(<a class="local col5 ref" href="#1385dev_priv" title='dev_priv' data-ref="1385dev_priv" data-ref-filename="1385dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9107">9107</th><td></td></tr>
<tr><th id="9108">9108</th><td>	<i>/* This is not an Wa. Enable for better image quality */</i></td></tr>
<tr><th id="9109">9109</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x2090) })), (({ typeof((1 &lt;&lt; 5)) _a = ((1 &lt;&lt; 5)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9110(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9110(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9110(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9110(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9110(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9110(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2664" title="((const i915_reg_t){ .reg = (0x2090) })" data-ref="_M/_3D_CHICKEN3">_3D_CHICKEN3</a>,</td></tr>
<tr><th id="9110">9110</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 5)) _a = ((1 &lt;&lt; 5)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9110(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9110(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9110(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9110(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9110(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9110(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2667" title="(1 &lt;&lt; 5)" data-ref="_M/_3D_CHICKEN3_AA_LINE_QUALITY_FIX_ENABLE">_3D_CHICKEN3_AA_LINE_QUALITY_FIX_ENABLE</a>));</td></tr>
<tr><th id="9111">9111</th><td></td></tr>
<tr><th id="9112">9112</th><td>	<i>/* WaEnableChickenDCPR:cnl */</i></td></tr>
<tr><th id="9113">9113</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46430) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46430) }))) | (1 &lt;&lt; 13)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7595" title="((const i915_reg_t){ .reg = (0x46430) })" data-ref="_M/GEN8_CHICKEN_DCPR_1">GEN8_CHICKEN_DCPR_1</a>,</td></tr>
<tr><th id="9114">9114</th><td>		   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x46430) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7595" title="((const i915_reg_t){ .reg = (0x46430) })" data-ref="_M/GEN8_CHICKEN_DCPR_1">GEN8_CHICKEN_DCPR_1</a>) | <a class="macro" href="i915_reg.h.html#7597" title="(1 &lt;&lt; 13)" data-ref="_M/MASK_WAKEMEM">MASK_WAKEMEM</a>);</td></tr>
<tr><th id="9115">9115</th><td></td></tr>
<tr><th id="9116">9116</th><td>	<i>/* WaFbcWakeMemOn:cnl */</i></td></tr>
<tr><th id="9117">9117</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45000) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45000) }))) | (1 &lt;&lt; 31)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7577" title="((const i915_reg_t){ .reg = (0x45000) })" data-ref="_M/DISP_ARB_CTL">DISP_ARB_CTL</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x45000) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7577" title="((const i915_reg_t){ .reg = (0x45000) })" data-ref="_M/DISP_ARB_CTL">DISP_ARB_CTL</a>) |</td></tr>
<tr><th id="9118">9118</th><td>		   <a class="macro" href="i915_reg.h.html#7578" title="(1 &lt;&lt; 31)" data-ref="_M/DISP_FBC_MEMORY_WAKE">DISP_FBC_MEMORY_WAKE</a>);</td></tr>
<tr><th id="9119">9119</th><td></td></tr>
<tr><th id="9120">9120</th><td>	<a class="local col6 ref" href="#1386val" title='val' data-ref="1386val" data-ref-filename="1386val">val</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x94d4) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#4076" title="((const i915_reg_t){ .reg = (0x94d4) })" data-ref="_M/SLICE_UNIT_LEVEL_CLKGATE">SLICE_UNIT_LEVEL_CLKGATE</a>);</td></tr>
<tr><th id="9121">9121</th><td>	<i>/* ReadHitWriteOnlyDisable:cnl */</i></td></tr>
<tr><th id="9122">9122</th><td>	<a class="local col6 ref" href="#1386val" title='val' data-ref="1386val" data-ref-filename="1386val">val</a> |= <a class="macro" href="i915_reg.h.html#4078" title="(1 &lt;&lt; 7)" data-ref="_M/RCCUNIT_CLKGATE_DIS">RCCUNIT_CLKGATE_DIS</a>;</td></tr>
<tr><th id="9123">9123</th><td>	<i>/* WaSarbUnitClockGatingDisable:cnl (pre-prod) */</i></td></tr>
<tr><th id="9124">9124</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2217" title="(IS_PLATFORM(dev_priv, INTEL_CANNONLAKE) &amp;&amp; (((dev_priv)-&gt;drm.pdev-&gt;revision) &gt;= (0x0) &amp;&amp; ((dev_priv)-&gt;drm.pdev-&gt;revision) &lt;= (0x1)))" data-ref="_M/IS_CNL_REVID">IS_CNL_REVID</a>(<a class="local col5 ref" href="#1385dev_priv" title='dev_priv' data-ref="1385dev_priv" data-ref-filename="1385dev_priv">dev_priv</a>, <a class="macro" href="i915_drv.h.html#2213" title="0x0" data-ref="_M/CNL_REVID_A0">CNL_REVID_A0</a>, <a class="macro" href="i915_drv.h.html#2214" title="0x1" data-ref="_M/CNL_REVID_B0">CNL_REVID_B0</a>))</td></tr>
<tr><th id="9125">9125</th><td>		<a class="local col6 ref" href="#1386val" title='val' data-ref="1386val" data-ref-filename="1386val">val</a> |= <a class="macro" href="i915_reg.h.html#4077" title="(1 &lt;&lt; 5)" data-ref="_M/SARBUNIT_CLKGATE_DIS">SARBUNIT_CLKGATE_DIS</a>;</td></tr>
<tr><th id="9126">9126</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x94d4) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#4076" title="((const i915_reg_t){ .reg = (0x94d4) })" data-ref="_M/SLICE_UNIT_LEVEL_CLKGATE">SLICE_UNIT_LEVEL_CLKGATE</a>, <a class="local col6 ref" href="#1386val" title='val' data-ref="1386val" data-ref-filename="1386val">val</a>);</td></tr>
<tr><th id="9127">9127</th><td></td></tr>
<tr><th id="9128">9128</th><td>	<i>/* Wa_2201832410:cnl */</i></td></tr>
<tr><th id="9129">9129</th><td>	<a class="local col6 ref" href="#1386val" title='val' data-ref="1386val" data-ref-filename="1386val">val</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9524) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#4081" title="((const i915_reg_t){ .reg = (0x9524) })" data-ref="_M/SUBSLICE_UNIT_LEVEL_CLKGATE">SUBSLICE_UNIT_LEVEL_CLKGATE</a>);</td></tr>
<tr><th id="9130">9130</th><td>	<a class="local col6 ref" href="#1386val" title='val' data-ref="1386val" data-ref-filename="1386val">val</a> |= <a class="macro" href="i915_reg.h.html#4082" title="(1 &lt;&lt; 16)" data-ref="_M/GWUNIT_CLKGATE_DIS">GWUNIT_CLKGATE_DIS</a>;</td></tr>
<tr><th id="9131">9131</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9524) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#4081" title="((const i915_reg_t){ .reg = (0x9524) })" data-ref="_M/SUBSLICE_UNIT_LEVEL_CLKGATE">SUBSLICE_UNIT_LEVEL_CLKGATE</a>, <a class="local col6 ref" href="#1386val" title='val' data-ref="1386val" data-ref-filename="1386val">val</a>);</td></tr>
<tr><th id="9132">9132</th><td></td></tr>
<tr><th id="9133">9133</th><td>	<i>/* WaDisableVFclkgate:cnl */</i></td></tr>
<tr><th id="9134">9134</th><td>	<i>/* WaVFUnitClockGatingDisable:cnl */</i></td></tr>
<tr><th id="9135">9135</th><td>	<a class="local col6 ref" href="#1386val" title='val' data-ref="1386val" data-ref-filename="1386val">val</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9434) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#4084" title="((const i915_reg_t){ .reg = (0x9434) })" data-ref="_M/UNSLICE_UNIT_LEVEL_CLKGATE">UNSLICE_UNIT_LEVEL_CLKGATE</a>);</td></tr>
<tr><th id="9136">9136</th><td>	<a class="local col6 ref" href="#1386val" title='val' data-ref="1386val" data-ref-filename="1386val">val</a> |= <a class="macro" href="i915_reg.h.html#4085" title="(1 &lt;&lt; 20)" data-ref="_M/VFUNIT_CLKGATE_DIS">VFUNIT_CLKGATE_DIS</a>;</td></tr>
<tr><th id="9137">9137</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9434) })), (val))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#4084" title="((const i915_reg_t){ .reg = (0x9434) })" data-ref="_M/UNSLICE_UNIT_LEVEL_CLKGATE">UNSLICE_UNIT_LEVEL_CLKGATE</a>, <a class="local col6 ref" href="#1386val" title='val' data-ref="1386val" data-ref-filename="1386val">val</a>);</td></tr>
<tr><th id="9138">9138</th><td>}</td></tr>
<tr><th id="9139">9139</th><td></td></tr>
<tr><th id="9140">9140</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="cfl_init_clock_gating" title='cfl_init_clock_gating' data-type='void cfl_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="cfl_init_clock_gating" data-ref-filename="cfl_init_clock_gating">cfl_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="1387dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1387dev_priv" data-ref-filename="1387dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9141">9141</th><td>{</td></tr>
<tr><th id="9142">9142</th><td>	<a class="tu ref fn" href="#cnp_init_clock_gating" title='cnp_init_clock_gating' data-use='c' data-ref="cnp_init_clock_gating" data-ref-filename="cnp_init_clock_gating">cnp_init_clock_gating</a>(<a class="local col7 ref" href="#1387dev_priv" title='dev_priv' data-ref="1387dev_priv" data-ref-filename="1387dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9143">9143</th><td>	<a class="tu ref fn" href="#gen9_init_clock_gating" title='gen9_init_clock_gating' data-use='c' data-ref="gen9_init_clock_gating" data-ref-filename="gen9_init_clock_gating">gen9_init_clock_gating</a>(<a class="local col7 ref" href="#1387dev_priv" title='dev_priv' data-ref="1387dev_priv" data-ref-filename="1387dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9144">9144</th><td></td></tr>
<tr><th id="9145">9145</th><td>	<i>/* WaFbcNukeOnHostModify:cfl */</i></td></tr>
<tr><th id="9146">9146</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x43224) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x43224) }))) | (1 &lt;&lt; 23)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3171" title="((const i915_reg_t){ .reg = (0x43224) })" data-ref="_M/ILK_DPFC_CHICKEN">ILK_DPFC_CHICKEN</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x43224) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3171" title="((const i915_reg_t){ .reg = (0x43224) })" data-ref="_M/ILK_DPFC_CHICKEN">ILK_DPFC_CHICKEN</a>) |</td></tr>
<tr><th id="9147">9147</th><td>		   <a class="macro" href="i915_reg.h.html#3174" title="(1 &lt;&lt; 23)" data-ref="_M/ILK_DPFC_NUKE_ON_ANY_MODIFICATION">ILK_DPFC_NUKE_ON_ANY_MODIFICATION</a>);</td></tr>
<tr><th id="9148">9148</th><td>}</td></tr>
<tr><th id="9149">9149</th><td></td></tr>
<tr><th id="9150">9150</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="kbl_init_clock_gating" title='kbl_init_clock_gating' data-type='void kbl_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="kbl_init_clock_gating" data-ref-filename="kbl_init_clock_gating">kbl_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="1388dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1388dev_priv" data-ref-filename="1388dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9151">9151</th><td>{</td></tr>
<tr><th id="9152">9152</th><td>	<a class="tu ref fn" href="#gen9_init_clock_gating" title='gen9_init_clock_gating' data-use='c' data-ref="gen9_init_clock_gating" data-ref-filename="gen9_init_clock_gating">gen9_init_clock_gating</a>(<a class="local col8 ref" href="#1388dev_priv" title='dev_priv' data-ref="1388dev_priv" data-ref-filename="1388dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9153">9153</th><td></td></tr>
<tr><th id="9154">9154</th><td>	<i>/* WaDisableSDEUnitClockGating:kbl */</i></td></tr>
<tr><th id="9155">9155</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2204" title="(IS_PLATFORM(dev_priv, INTEL_KABYLAKE) &amp;&amp; (((dev_priv)-&gt;drm.pdev-&gt;revision) &gt;= (0) &amp;&amp; ((dev_priv)-&gt;drm.pdev-&gt;revision) &lt;= (0x1)))" data-ref="_M/IS_KBL_REVID">IS_KBL_REVID</a>(<a class="local col8 ref" href="#1388dev_priv" title='dev_priv' data-ref="1388dev_priv" data-ref-filename="1388dev_priv">dev_priv</a>, <var>0</var>, <a class="macro" href="i915_drv.h.html#2199" title="0x1" data-ref="_M/KBL_REVID_B0">KBL_REVID_B0</a>))</td></tr>
<tr><th id="9156">9156</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9430) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9430) }))) | (1 &lt;&lt; 14)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8631" title="((const i915_reg_t){ .reg = (0x9430) })" data-ref="_M/GEN8_UCGCTL6">GEN8_UCGCTL6</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9430) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8631" title="((const i915_reg_t){ .reg = (0x9430) })" data-ref="_M/GEN8_UCGCTL6">GEN8_UCGCTL6</a>) |</td></tr>
<tr><th id="9157">9157</th><td>			   <a class="macro" href="i915_reg.h.html#8633" title="(1 &lt;&lt; 14)" data-ref="_M/GEN8_SDEUNIT_CLOCK_GATE_DISABLE">GEN8_SDEUNIT_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="9158">9158</th><td></td></tr>
<tr><th id="9159">9159</th><td>	<i>/* WaDisableGamClockGating:kbl */</i></td></tr>
<tr><th id="9160">9160</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2204" title="(IS_PLATFORM(dev_priv, INTEL_KABYLAKE) &amp;&amp; (((dev_priv)-&gt;drm.pdev-&gt;revision) &gt;= (0) &amp;&amp; ((dev_priv)-&gt;drm.pdev-&gt;revision) &lt;= (0x1)))" data-ref="_M/IS_KBL_REVID">IS_KBL_REVID</a>(<a class="local col8 ref" href="#1388dev_priv" title='dev_priv' data-ref="1388dev_priv" data-ref-filename="1388dev_priv">dev_priv</a>, <var>0</var>, <a class="macro" href="i915_drv.h.html#2199" title="0x1" data-ref="_M/KBL_REVID_B0">KBL_REVID_B0</a>))</td></tr>
<tr><th id="9161">9161</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9400) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9400) }))) | (1 &lt;&lt; 22)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8606" title="((const i915_reg_t){ .reg = (0x9400) })" data-ref="_M/GEN6_UCGCTL1">GEN6_UCGCTL1</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9400) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8606" title="((const i915_reg_t){ .reg = (0x9400) })" data-ref="_M/GEN6_UCGCTL1">GEN6_UCGCTL1</a>) |</td></tr>
<tr><th id="9162">9162</th><td>			   <a class="macro" href="i915_reg.h.html#8607" title="(1 &lt;&lt; 22)" data-ref="_M/GEN6_GAMUNIT_CLOCK_GATE_DISABLE">GEN6_GAMUNIT_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="9163">9163</th><td></td></tr>
<tr><th id="9164">9164</th><td>	<i>/* WaFbcNukeOnHostModify:kbl */</i></td></tr>
<tr><th id="9165">9165</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x43224) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x43224) }))) | (1 &lt;&lt; 23)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3171" title="((const i915_reg_t){ .reg = (0x43224) })" data-ref="_M/ILK_DPFC_CHICKEN">ILK_DPFC_CHICKEN</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x43224) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3171" title="((const i915_reg_t){ .reg = (0x43224) })" data-ref="_M/ILK_DPFC_CHICKEN">ILK_DPFC_CHICKEN</a>) |</td></tr>
<tr><th id="9166">9166</th><td>		   <a class="macro" href="i915_reg.h.html#3174" title="(1 &lt;&lt; 23)" data-ref="_M/ILK_DPFC_NUKE_ON_ANY_MODIFICATION">ILK_DPFC_NUKE_ON_ANY_MODIFICATION</a>);</td></tr>
<tr><th id="9167">9167</th><td>}</td></tr>
<tr><th id="9168">9168</th><td></td></tr>
<tr><th id="9169">9169</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="skl_init_clock_gating" title='skl_init_clock_gating' data-type='void skl_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="skl_init_clock_gating" data-ref-filename="skl_init_clock_gating">skl_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="1389dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1389dev_priv" data-ref-filename="1389dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9170">9170</th><td>{</td></tr>
<tr><th id="9171">9171</th><td>	<a class="tu ref fn" href="#gen9_init_clock_gating" title='gen9_init_clock_gating' data-use='c' data-ref="gen9_init_clock_gating" data-ref-filename="gen9_init_clock_gating">gen9_init_clock_gating</a>(<a class="local col9 ref" href="#1389dev_priv" title='dev_priv' data-ref="1389dev_priv" data-ref-filename="1389dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9172">9172</th><td></td></tr>
<tr><th id="9173">9173</th><td>	<i>/* WAC6entrylatency:skl */</i></td></tr>
<tr><th id="9174">9174</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9044) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9044) }))) | (1 &lt;&lt; 30)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3126" title="((const i915_reg_t){ .reg = (0x9044) })" data-ref="_M/FBC_LLC_READ_CTRL">FBC_LLC_READ_CTRL</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9044) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3126" title="((const i915_reg_t){ .reg = (0x9044) })" data-ref="_M/FBC_LLC_READ_CTRL">FBC_LLC_READ_CTRL</a>) |</td></tr>
<tr><th id="9175">9175</th><td>		   <a class="macro" href="i915_reg.h.html#3127" title="(1 &lt;&lt; 30)" data-ref="_M/FBC_LLC_FULLY_OPEN">FBC_LLC_FULLY_OPEN</a>);</td></tr>
<tr><th id="9176">9176</th><td></td></tr>
<tr><th id="9177">9177</th><td>	<i>/* WaFbcNukeOnHostModify:skl */</i></td></tr>
<tr><th id="9178">9178</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x43224) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x43224) }))) | (1 &lt;&lt; 23)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3171" title="((const i915_reg_t){ .reg = (0x43224) })" data-ref="_M/ILK_DPFC_CHICKEN">ILK_DPFC_CHICKEN</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x43224) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3171" title="((const i915_reg_t){ .reg = (0x43224) })" data-ref="_M/ILK_DPFC_CHICKEN">ILK_DPFC_CHICKEN</a>) |</td></tr>
<tr><th id="9179">9179</th><td>		   <a class="macro" href="i915_reg.h.html#3174" title="(1 &lt;&lt; 23)" data-ref="_M/ILK_DPFC_NUKE_ON_ANY_MODIFICATION">ILK_DPFC_NUKE_ON_ANY_MODIFICATION</a>);</td></tr>
<tr><th id="9180">9180</th><td>}</td></tr>
<tr><th id="9181">9181</th><td></td></tr>
<tr><th id="9182">9182</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="bdw_init_clock_gating" title='bdw_init_clock_gating' data-type='void bdw_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="bdw_init_clock_gating" data-ref-filename="bdw_init_clock_gating">bdw_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="1390dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1390dev_priv" data-ref-filename="1390dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9183">9183</th><td>{</td></tr>
<tr><th id="9184">9184</th><td>	<i>/* The GTT cache must be disabled if the system is using 2M pages. */</i></td></tr>
<tr><th id="9185">9185</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col1 decl" id="1391can_use_gtt_cache" title='can_use_gtt_cache' data-type='bool' data-ref="1391can_use_gtt_cache" data-ref-filename="1391can_use_gtt_cache">can_use_gtt_cache</dfn> = !<a class="macro" href="i915_drv.h.html#2269" title="({ ((void)(sizeof(( long)((((((1ULL))) &lt;&lt; (21))) == 0)))); ((((((1ULL))) &lt;&lt; (21))) &amp; ~(&amp;(dev_priv)-&gt;__info)-&gt;page_sizes) == 0; })" data-ref="_M/HAS_PAGE_SIZES">HAS_PAGE_SIZES</a>(<a class="local col0 ref" href="#1390dev_priv" title='dev_priv' data-ref="1390dev_priv" data-ref-filename="1390dev_priv">dev_priv</a>,</td></tr>
<tr><th id="9186">9186</th><td>						 <a class="macro" href="i915_gem_gtt.h.html#50" title="((((1ULL))) &lt;&lt; (21))" data-ref="_M/I915_GTT_PAGE_SIZE_2M">I915_GTT_PAGE_SIZE_2M</a>);</td></tr>
<tr><th id="9187">9187</th><td>	<b>enum</b> <a class="type" href="display/intel_display.h.html#pipe" title='pipe' data-ref="pipe" data-ref-filename="pipe">pipe</a> <dfn class="local col2 decl" id="1392pipe" title='pipe' data-type='enum pipe' data-ref="1392pipe" data-ref-filename="1392pipe">pipe</dfn>;</td></tr>
<tr><th id="9188">9188</th><td></td></tr>
<tr><th id="9189">9189</th><td>	<i>/* WaSwitchSolVfFArbitrationPriority:bdw */</i></td></tr>
<tr><th id="9190">9190</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x4090) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x4090) }))) | (1 &lt;&lt; 6)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#483" title="((const i915_reg_t){ .reg = (0x4090) })" data-ref="_M/GAM_ECOCHK">GAM_ECOCHK</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x4090) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#483" title="((const i915_reg_t){ .reg = (0x4090) })" data-ref="_M/GAM_ECOCHK">GAM_ECOCHK</a>) | <a class="macro" href="i915_reg.h.html#487" title="(1 &lt;&lt; 6)" data-ref="_M/HSW_ECOCHK_ARB_PRIO_SOL">HSW_ECOCHK_ARB_PRIO_SOL</a>);</td></tr>
<tr><th id="9191">9191</th><td></td></tr>
<tr><th id="9192">9192</th><td>	<i>/* WaPsrDPAMaskVBlankInSRD:bdw */</i></td></tr>
<tr><th id="9193">9193</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42080) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42080) }))) | (1 &lt;&lt; 15)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7540" title="((const i915_reg_t){ .reg = (0x42080) })" data-ref="_M/CHICKEN_PAR1_1">CHICKEN_PAR1_1</a>,</td></tr>
<tr><th id="9194">9194</th><td>		   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42080) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7540" title="((const i915_reg_t){ .reg = (0x42080) })" data-ref="_M/CHICKEN_PAR1_1">CHICKEN_PAR1_1</a>) | <a class="macro" href="i915_reg.h.html#7542" title="(1 &lt;&lt; 15)" data-ref="_M/DPA_MASK_VBLANK_SRD">DPA_MASK_VBLANK_SRD</a>);</td></tr>
<tr><th id="9195">9195</th><td></td></tr>
<tr><th id="9196">9196</th><td>	<i>/* WaPsrDPRSUnmaskVBlankInSRD:bdw */</i></td></tr>
<tr><th id="9197">9197</th><td>	<a class="macro" href="display/intel_display.h.html#232" title="for ((pipe) = 0; (pipe) &lt; (&amp;(dev_priv)-&gt;__info)-&gt;num_pipes; (pipe)++)" data-ref="_M/for_each_pipe">for_each_pipe</a>(<a class="local col0 ref" href="#1390dev_priv" title='dev_priv' data-ref="1390dev_priv" data-ref-filename="1390dev_priv">dev_priv</a>, <a class="local col2 ref" href="#1392pipe" title='pipe' data-ref="1392pipe" data-ref-filename="1392pipe">pipe</a>) {</td></tr>
<tr><th id="9198">9198</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x420b0) + (pipe) * ((0x420b4) - (0x420b0)))) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x420b0) + (pipe) * ((0x420b4) - (0x420b0)))) }))) | (1 &lt;&lt; 0)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7563" title="((const i915_reg_t){ .reg = (((0x420b0) + (pipe) * ((0x420b4) - (0x420b0)))) })" data-ref="_M/CHICKEN_PIPESL_1">CHICKEN_PIPESL_1</a>(<a class="local col2 ref" href="#1392pipe" title='pipe' data-ref="1392pipe" data-ref-filename="1392pipe">pipe</a>),</td></tr>
<tr><th id="9199">9199</th><td>			   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((0x420b0) + (pipe) * ((0x420b4) - (0x420b0)))) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7563" title="((const i915_reg_t){ .reg = (((0x420b0) + (pipe) * ((0x420b4) - (0x420b0)))) })" data-ref="_M/CHICKEN_PIPESL_1">CHICKEN_PIPESL_1</a>(<a class="local col2 ref" href="#1392pipe" title='pipe' data-ref="1392pipe" data-ref-filename="1392pipe">pipe</a>)) |</td></tr>
<tr><th id="9200">9200</th><td>			   <a class="macro" href="i915_reg.h.html#7562" title="(1 &lt;&lt; 0)" data-ref="_M/BDW_DPRS_MASK_VBLANK_SRD">BDW_DPRS_MASK_VBLANK_SRD</a>);</td></tr>
<tr><th id="9201">9201</th><td>	}</td></tr>
<tr><th id="9202">9202</th><td></td></tr>
<tr><th id="9203">9203</th><td>	<i>/* WaVSRefCountFullforceMissDisable:bdw */</i></td></tr>
<tr><th id="9204">9204</th><td>	<i>/* WaDSRefCountFullforceMissDisable:bdw */</i></td></tr>
<tr><th id="9205">9205</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20a0) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20a0) }))) &amp; ~((1 &lt;&lt; 19) | (1 &lt;&lt; 15))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3075" title="((const i915_reg_t){ .reg = (0x20a0) })" data-ref="_M/GEN7_FF_THREAD_MODE">GEN7_FF_THREAD_MODE</a>,</td></tr>
<tr><th id="9206">9206</th><td>		   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20a0) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3075" title="((const i915_reg_t){ .reg = (0x20a0) })" data-ref="_M/GEN7_FF_THREAD_MODE">GEN7_FF_THREAD_MODE</a>) &amp;</td></tr>
<tr><th id="9207">9207</th><td>		   ~(<a class="macro" href="i915_reg.h.html#3077" title="(1 &lt;&lt; 19)" data-ref="_M/GEN8_FF_DS_REF_CNT_FFME">GEN8_FF_DS_REF_CNT_FFME</a> | <a class="macro" href="i915_reg.h.html#3082" title="(1 &lt;&lt; 15)" data-ref="_M/GEN7_FF_VS_REF_CNT_FFME">GEN7_FF_VS_REF_CNT_FFME</a>));</td></tr>
<tr><th id="9208">9208</th><td></td></tr>
<tr><th id="9209">9209</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x2050) })), (({ typeof((1 &lt;&lt; 12)) _a = ((1 &lt;&lt; 12)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9210(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9210(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9210(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9210(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9210(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9210(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2900" title="((const i915_reg_t){ .reg = (0x2050) })" data-ref="_M/GEN6_RC_SLEEP_PSMI_CONTROL">GEN6_RC_SLEEP_PSMI_CONTROL</a>,</td></tr>
<tr><th id="9210">9210</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 12)) _a = ((1 &lt;&lt; 12)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9210(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9210(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9210(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9210(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9210(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9210(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2902" title="(1 &lt;&lt; 12)" data-ref="_M/GEN8_RC_SEMA_IDLE_MSG_DISABLE">GEN8_RC_SEMA_IDLE_MSG_DISABLE</a>));</td></tr>
<tr><th id="9211">9211</th><td></td></tr>
<tr><th id="9212">9212</th><td>	<i>/* WaDisableSDEUnitClockGating:bdw */</i></td></tr>
<tr><th id="9213">9213</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9430) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9430) }))) | (1 &lt;&lt; 14)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8631" title="((const i915_reg_t){ .reg = (0x9430) })" data-ref="_M/GEN8_UCGCTL6">GEN8_UCGCTL6</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9430) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8631" title="((const i915_reg_t){ .reg = (0x9430) })" data-ref="_M/GEN8_UCGCTL6">GEN8_UCGCTL6</a>) |</td></tr>
<tr><th id="9214">9214</th><td>		   <a class="macro" href="i915_reg.h.html#8633" title="(1 &lt;&lt; 14)" data-ref="_M/GEN8_SDEUNIT_CLOCK_GATE_DISABLE">GEN8_SDEUNIT_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="9215">9215</th><td></td></tr>
<tr><th id="9216">9216</th><td>	<i>/* WaProgramL3SqcReg1Default:bdw */</i></td></tr>
<tr><th id="9217">9217</th><td>	<a class="tu ref fn" href="#gen8_set_l3sqc_credits" title='gen8_set_l3sqc_credits' data-use='c' data-ref="gen8_set_l3sqc_credits" data-ref-filename="gen8_set_l3sqc_credits">gen8_set_l3sqc_credits</a>(<a class="local col0 ref" href="#1390dev_priv" title='dev_priv' data-ref="1390dev_priv" data-ref-filename="1390dev_priv">dev_priv</a>, <var>30</var>, <var>2</var>);</td></tr>
<tr><th id="9218">9218</th><td></td></tr>
<tr><th id="9219">9219</th><td>	<i>/* WaGttCachingOffByDefault:bdw */</i></td></tr>
<tr><th id="9220">9220</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x4024) })), (can_use_gtt_cache ? 0xF0007FFF : 0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2459" title="((const i915_reg_t){ .reg = (0x4024) })" data-ref="_M/HSW_GTT_CACHE_EN">HSW_GTT_CACHE_EN</a>, <a class="local col1 ref" href="#1391can_use_gtt_cache" title='can_use_gtt_cache' data-ref="1391can_use_gtt_cache" data-ref-filename="1391can_use_gtt_cache">can_use_gtt_cache</a> ? <a class="macro" href="i915_reg.h.html#2460" title="0xF0007FFF" data-ref="_M/GTT_CACHE_EN_ALL">GTT_CACHE_EN_ALL</a> : <var>0</var>);</td></tr>
<tr><th id="9221">9221</th><td></td></tr>
<tr><th id="9222">9222</th><td>	<i>/* WaKVMNotificationOnConfigChange:bdw */</i></td></tr>
<tr><th id="9223">9223</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42090) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42090) }))) | (1 &lt;&lt; 14)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7546" title="((const i915_reg_t){ .reg = (0x42090) })" data-ref="_M/CHICKEN_PAR2_1">CHICKEN_PAR2_1</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42090) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7546" title="((const i915_reg_t){ .reg = (0x42090) })" data-ref="_M/CHICKEN_PAR2_1">CHICKEN_PAR2_1</a>)</td></tr>
<tr><th id="9224">9224</th><td>		   | <a class="macro" href="i915_reg.h.html#7547" title="(1 &lt;&lt; 14)" data-ref="_M/KVM_CONFIG_CHANGE_NOTIFICATION_SELECT">KVM_CONFIG_CHANGE_NOTIFICATION_SELECT</a>);</td></tr>
<tr><th id="9225">9225</th><td></td></tr>
<tr><th id="9226">9226</th><td>	<a class="tu ref fn" href="#lpt_init_clock_gating" title='lpt_init_clock_gating' data-use='c' data-ref="lpt_init_clock_gating" data-ref-filename="lpt_init_clock_gating">lpt_init_clock_gating</a>(<a class="local col0 ref" href="#1390dev_priv" title='dev_priv' data-ref="1390dev_priv" data-ref-filename="1390dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9227">9227</th><td></td></tr>
<tr><th id="9228">9228</th><td>	<i>/* WaDisableDopClockGating:bdw</i></td></tr>
<tr><th id="9229">9229</th><td><i>	 *</i></td></tr>
<tr><th id="9230">9230</th><td><i>	 * Also see the CHICKEN2 write in bdw_init_workarounds() to disable DOP</i></td></tr>
<tr><th id="9231">9231</th><td><i>	 * clock gating.</i></td></tr>
<tr><th id="9232">9232</th><td><i>	 */</i></td></tr>
<tr><th id="9233">9233</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9400) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9400) }))) | (1 &lt;&lt; 16)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8606" title="((const i915_reg_t){ .reg = (0x9400) })" data-ref="_M/GEN6_UCGCTL1">GEN6_UCGCTL1</a>,</td></tr>
<tr><th id="9234">9234</th><td>		   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9400) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8606" title="((const i915_reg_t){ .reg = (0x9400) })" data-ref="_M/GEN6_UCGCTL1">GEN6_UCGCTL1</a>) | <a class="macro" href="i915_reg.h.html#8608" title="(1 &lt;&lt; 16)" data-ref="_M/GEN6_EU_TCUNIT_CLOCK_GATE_DISABLE">GEN6_EU_TCUNIT_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="9235">9235</th><td>}</td></tr>
<tr><th id="9236">9236</th><td></td></tr>
<tr><th id="9237">9237</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="hsw_init_clock_gating" title='hsw_init_clock_gating' data-type='void hsw_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="hsw_init_clock_gating" data-ref-filename="hsw_init_clock_gating">hsw_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="1393dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1393dev_priv" data-ref-filename="1393dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9238">9238</th><td>{</td></tr>
<tr><th id="9239">9239</th><td>	<i>/* L3 caching of data atomics doesn't work -- disable it. */</i></td></tr>
<tr><th id="9240">9240</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xb038) })), ((1 &lt;&lt; 27)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7722" title="((const i915_reg_t){ .reg = (0xb038) })" data-ref="_M/HSW_SCRATCH1">HSW_SCRATCH1</a>, <a class="macro" href="i915_reg.h.html#7723" title="(1 &lt;&lt; 27)" data-ref="_M/HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE">HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE</a>);</td></tr>
<tr><th id="9241">9241</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xe49c) })), (({ typeof((1 &lt;&lt; 6)) _a = ((1 &lt;&lt; 6)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9242(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9242(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9242(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9242(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9242(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9242(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8939" title="((const i915_reg_t){ .reg = (0xe49c) })" data-ref="_M/HSW_ROW_CHICKEN3">HSW_ROW_CHICKEN3</a>,</td></tr>
<tr><th id="9242">9242</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 6)) _a = ((1 &lt;&lt; 6)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9242(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9242(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9242(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9242(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9242(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9242(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#8940" title="(1 &lt;&lt; 6)" data-ref="_M/HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE">HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE</a>));</td></tr>
<tr><th id="9243">9243</th><td></td></tr>
<tr><th id="9244">9244</th><td>	<i>/* This is required by WaCatErrorRejectionIssue:hsw */</i></td></tr>
<tr><th id="9245">9245</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9030) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9030) }))) | (1 &lt;&lt; 11)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7719" title="((const i915_reg_t){ .reg = (0x9030) })" data-ref="_M/GEN7_SQ_CHICKEN_MBCUNIT_CONFIG">GEN7_SQ_CHICKEN_MBCUNIT_CONFIG</a>,</td></tr>
<tr><th id="9246">9246</th><td>			<a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9030) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7719" title="((const i915_reg_t){ .reg = (0x9030) })" data-ref="_M/GEN7_SQ_CHICKEN_MBCUNIT_CONFIG">GEN7_SQ_CHICKEN_MBCUNIT_CONFIG</a>) |</td></tr>
<tr><th id="9247">9247</th><td>			<a class="macro" href="i915_reg.h.html#7720" title="(1 &lt;&lt; 11)" data-ref="_M/GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB">GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB</a>);</td></tr>
<tr><th id="9248">9248</th><td></td></tr>
<tr><th id="9249">9249</th><td>	<i>/* WaVSRefCountFullforceMissDisable:hsw */</i></td></tr>
<tr><th id="9250">9250</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20a0) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20a0) }))) &amp; ~(1 &lt;&lt; 15)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3075" title="((const i915_reg_t){ .reg = (0x20a0) })" data-ref="_M/GEN7_FF_THREAD_MODE">GEN7_FF_THREAD_MODE</a>,</td></tr>
<tr><th id="9251">9251</th><td>		   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20a0) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3075" title="((const i915_reg_t){ .reg = (0x20a0) })" data-ref="_M/GEN7_FF_THREAD_MODE">GEN7_FF_THREAD_MODE</a>) &amp; ~<a class="macro" href="i915_reg.h.html#3082" title="(1 &lt;&lt; 15)" data-ref="_M/GEN7_FF_VS_REF_CNT_FFME">GEN7_FF_VS_REF_CNT_FFME</a>);</td></tr>
<tr><th id="9252">9252</th><td></td></tr>
<tr><th id="9253">9253</th><td>	<i>/* WaDisable_RenderCache_OperationalFlush:hsw */</i></td></tr>
<tr><th id="9254">9254</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x7000) })), ((({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_9254(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_9254(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9254(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9254(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9254(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_9254(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2888" title="((const i915_reg_t){ .reg = (0x7000) })" data-ref="_M/CACHE_MODE_0_GEN7">CACHE_MODE_0_GEN7</a>, <a class="macro" href="i915_reg.h.html#271" title="(({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_9254(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_9254(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9254(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9254(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9254(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_9254(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))" data-ref="_M/_MASKED_BIT_DISABLE">_MASKED_BIT_DISABLE</a>(<a class="macro" href="i915_reg.h.html#2889" title="(1 &lt;&lt; 0)" data-ref="_M/RC_OP_FLUSH_ENABLE">RC_OP_FLUSH_ENABLE</a>));</td></tr>
<tr><th id="9255">9255</th><td></td></tr>
<tr><th id="9256">9256</th><td>	<i>/* enable HiZ Raw Stall Optimization */</i></td></tr>
<tr><th id="9257">9257</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x7000) })), ((({ if (__builtin_constant_p(((1 &lt;&lt; 2)))) do { extern void __compiletime_assert_9258(void) ; if (!(!(((((1 &lt;&lt; 2))) &amp; 0xffff0000)))) __compiletime_assert_9258(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9258(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9258(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 2))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9258(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 2)))))) __compiletime_assert_9258(); } while (0); ((((1 &lt;&lt; 2))) &lt;&lt; 16 | (0)); }))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2888" title="((const i915_reg_t){ .reg = (0x7000) })" data-ref="_M/CACHE_MODE_0_GEN7">CACHE_MODE_0_GEN7</a>,</td></tr>
<tr><th id="9258">9258</th><td>		   <a class="macro" href="i915_reg.h.html#271" title="(({ if (__builtin_constant_p(((1 &lt;&lt; 2)))) do { extern void __compiletime_assert_9258(void) ; if (!(!(((((1 &lt;&lt; 2))) &amp; 0xffff0000)))) __compiletime_assert_9258(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9258(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9258(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 2))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9258(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 2)))))) __compiletime_assert_9258(); } while (0); ((((1 &lt;&lt; 2))) &lt;&lt; 16 | (0)); }))" data-ref="_M/_MASKED_BIT_DISABLE">_MASKED_BIT_DISABLE</a>(<a class="macro" href="i915_reg.h.html#2890" title="(1 &lt;&lt; 2)" data-ref="_M/HIZ_RAW_STALL_OPT_DISABLE">HIZ_RAW_STALL_OPT_DISABLE</a>));</td></tr>
<tr><th id="9259">9259</th><td></td></tr>
<tr><th id="9260">9260</th><td>	<i>/* WaDisable4x2SubspanOptimization:hsw */</i></td></tr>
<tr><th id="9261">9261</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x7004) })), (({ typeof((1 &lt;&lt; 6)) _a = ((1 &lt;&lt; 6)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9262(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9262(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9262(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9262(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9262(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9262(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2891" title="((const i915_reg_t){ .reg = (0x7004) })" data-ref="_M/CACHE_MODE_1">CACHE_MODE_1</a>,</td></tr>
<tr><th id="9262">9262</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 6)) _a = ((1 &lt;&lt; 6)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9262(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9262(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9262(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9262(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9262(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9262(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2892" title="(1 &lt;&lt; 6)" data-ref="_M/PIXEL_SUBSPAN_COLLECT_OPT_DISABLE">PIXEL_SUBSPAN_COLLECT_OPT_DISABLE</a>));</td></tr>
<tr><th id="9263">9263</th><td></td></tr>
<tr><th id="9264">9264</th><td>	<i>/*</i></td></tr>
<tr><th id="9265">9265</th><td><i>	 * BSpec recommends 8x4 when MSAA is used,</i></td></tr>
<tr><th id="9266">9266</th><td><i>	 * however in practice 16x4 seems fastest.</i></td></tr>
<tr><th id="9267">9267</th><td><i>	 *</i></td></tr>
<tr><th id="9268">9268</th><td><i>	 * Note that PS/WM thread counts depend on the WIZ hashing</i></td></tr>
<tr><th id="9269">9269</th><td><i>	 * disable bit, which we don't touch here, but it's good</i></td></tr>
<tr><th id="9270">9270</th><td><i>	 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).</i></td></tr>
<tr><th id="9271">9271</th><td><i>	 */</i></td></tr>
<tr><th id="9272">9272</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x7008) })), (({ if (__builtin_constant_p((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7)))) do { extern void __compiletime_assert_9273(void) ; if (!(!((((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &amp; 0xffff0000)))) __compiletime_assert_9273(); } while (0); if (__builtin_constant_p((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))) do { extern void __compiletime_assert_9273(void) ; if (!(!(((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))) &amp; 0xffff0000))) __compiletime_assert_9273(); } while (0); if (__builtin_constant_p((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &amp;&amp; __builtin_constant_p((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))) do { extern void __compiletime_assert_9273(void) ; if (!(!(((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))) &amp; ~((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7)))))) __compiletime_assert_9273(); } while (0); (((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &lt;&lt; 16 | ((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2680" title="((const i915_reg_t){ .reg = (0x7008) })" data-ref="_M/GEN7_GT_MODE">GEN7_GT_MODE</a>,</td></tr>
<tr><th id="9273">9273</th><td>		   <a class="macro" href="i915_reg.h.html#261" title="({ if (__builtin_constant_p((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7)))) do { extern void __compiletime_assert_9273(void) ; if (!(!((((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &amp; 0xffff0000)))) __compiletime_assert_9273(); } while (0); if (__builtin_constant_p((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))) do { extern void __compiletime_assert_9273(void) ; if (!(!(((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))) &amp; 0xffff0000))) __compiletime_assert_9273(); } while (0); if (__builtin_constant_p((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &amp;&amp; __builtin_constant_p((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))) do { extern void __compiletime_assert_9273(void) ; if (!(!(((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))) &amp; ~((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7)))))) __compiletime_assert_9273(); } while (0); (((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &lt;&lt; 16 | ((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))); })" data-ref="_M/_MASKED_FIELD">_MASKED_FIELD</a>(<a class="macro" href="i915_reg.h.html#2685" title="(((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))" data-ref="_M/GEN6_WIZ_HASHING_MASK">GEN6_WIZ_HASHING_MASK</a>, <a class="macro" href="i915_reg.h.html#2684" title="(((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))" data-ref="_M/GEN6_WIZ_HASHING_16x4">GEN6_WIZ_HASHING_16x4</a>));</td></tr>
<tr><th id="9274">9274</th><td></td></tr>
<tr><th id="9275">9275</th><td>	<i>/* WaSampleCChickenBitEnable:hsw */</i></td></tr>
<tr><th id="9276">9276</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xe184) })), (({ typeof((1 &lt;&lt; 9)) _a = ((1 &lt;&lt; 9)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9277(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9277(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9277(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9277(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9277(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9277(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8945" title="((const i915_reg_t){ .reg = (0xe184) })" data-ref="_M/HALF_SLICE_CHICKEN3">HALF_SLICE_CHICKEN3</a>,</td></tr>
<tr><th id="9277">9277</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 9)) _a = ((1 &lt;&lt; 9)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9277(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9277(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9277(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9277(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9277(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9277(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#8946" title="(1 &lt;&lt; 9)" data-ref="_M/HSW_SAMPLE_C_PERFORMANCE">HSW_SAMPLE_C_PERFORMANCE</a>));</td></tr>
<tr><th id="9278">9278</th><td></td></tr>
<tr><th id="9279">9279</th><td>	<i>/* WaSwitchSolVfFArbitrationPriority:hsw */</i></td></tr>
<tr><th id="9280">9280</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x4090) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x4090) }))) | (1 &lt;&lt; 6)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#483" title="((const i915_reg_t){ .reg = (0x4090) })" data-ref="_M/GAM_ECOCHK">GAM_ECOCHK</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x4090) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#483" title="((const i915_reg_t){ .reg = (0x4090) })" data-ref="_M/GAM_ECOCHK">GAM_ECOCHK</a>) | <a class="macro" href="i915_reg.h.html#487" title="(1 &lt;&lt; 6)" data-ref="_M/HSW_ECOCHK_ARB_PRIO_SOL">HSW_ECOCHK_ARB_PRIO_SOL</a>);</td></tr>
<tr><th id="9281">9281</th><td></td></tr>
<tr><th id="9282">9282</th><td>	<a class="tu ref fn" href="#lpt_init_clock_gating" title='lpt_init_clock_gating' data-use='c' data-ref="lpt_init_clock_gating" data-ref-filename="lpt_init_clock_gating">lpt_init_clock_gating</a>(<a class="local col3 ref" href="#1393dev_priv" title='dev_priv' data-ref="1393dev_priv" data-ref-filename="1393dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9283">9283</th><td>}</td></tr>
<tr><th id="9284">9284</th><td></td></tr>
<tr><th id="9285">9285</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="ivb_init_clock_gating" title='ivb_init_clock_gating' data-type='void ivb_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="ivb_init_clock_gating" data-ref-filename="ivb_init_clock_gating">ivb_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="1394dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1394dev_priv" data-ref-filename="1394dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9286">9286</th><td>{</td></tr>
<tr><th id="9287">9287</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="1395snpcr" title='snpcr' data-type='u32' data-ref="1395snpcr" data-ref-filename="1395snpcr">snpcr</dfn>;</td></tr>
<tr><th id="9288">9288</th><td></td></tr>
<tr><th id="9289">9289</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x42020) })), ((1 &lt;&lt; 28)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7529" title="((const i915_reg_t){ .reg = (0x42020) })" data-ref="_M/ILK_DSPCLK_GATE_D">ILK_DSPCLK_GATE_D</a>, <a class="macro" href="i915_reg.h.html#7530" title="(1 &lt;&lt; 28)" data-ref="_M/ILK_VRHUNIT_CLOCK_GATE_DISABLE">ILK_VRHUNIT_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="9290">9290</th><td></td></tr>
<tr><th id="9291">9291</th><td>	<i>/* WaDisableEarlyCull:ivb */</i></td></tr>
<tr><th id="9292">9292</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x2090) })), (({ typeof((1 &lt;&lt; 10)) _a = ((1 &lt;&lt; 10)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9293(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9293(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9293(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9293(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9293(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9293(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2664" title="((const i915_reg_t){ .reg = (0x2090) })" data-ref="_M/_3D_CHICKEN3">_3D_CHICKEN3</a>,</td></tr>
<tr><th id="9293">9293</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 10)) _a = ((1 &lt;&lt; 10)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9293(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9293(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9293(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9293(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9293(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9293(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2666" title="(1 &lt;&lt; 10)" data-ref="_M/_3D_CHICKEN_SF_DISABLE_OBJEND_CULL">_3D_CHICKEN_SF_DISABLE_OBJEND_CULL</a>));</td></tr>
<tr><th id="9294">9294</th><td></td></tr>
<tr><th id="9295">9295</th><td>	<i>/* WaDisableBackToBackFlipFix:ivb */</i></td></tr>
<tr><th id="9296">9296</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x4200c) })), ((1 &lt;&lt; 5) | (1 &lt;&lt; 2)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7536" title="((const i915_reg_t){ .reg = (0x4200c) })" data-ref="_M/IVB_CHICKEN3">IVB_CHICKEN3</a>,</td></tr>
<tr><th id="9297">9297</th><td>		   <a class="macro" href="i915_reg.h.html#7537" title="(1 &lt;&lt; 5)" data-ref="_M/CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE">CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE</a> |</td></tr>
<tr><th id="9298">9298</th><td>		   <a class="macro" href="i915_reg.h.html#7538" title="(1 &lt;&lt; 2)" data-ref="_M/CHICKEN3_DGMG_DONE_FIX_DISABLE">CHICKEN3_DGMG_DONE_FIX_DISABLE</a>);</td></tr>
<tr><th id="9299">9299</th><td></td></tr>
<tr><th id="9300">9300</th><td>	<i>/* WaDisablePSDDualDispatchEnable:ivb */</i></td></tr>
<tr><th id="9301">9301</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2116" title="(IS_PLATFORM(dev_priv, INTEL_IVYBRIDGE) &amp;&amp; (&amp;(dev_priv)-&gt;__info)-&gt;gt == 1)" data-ref="_M/IS_IVB_GT1">IS_IVB_GT1</a>(<a class="local col4 ref" href="#1394dev_priv" title='dev_priv' data-ref="1394dev_priv" data-ref-filename="1394dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9302">9302</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xe100) })), (({ typeof((1 &lt;&lt; 3)) _a = ((1 &lt;&lt; 3)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9303(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9303(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9303(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9303(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9303(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9303(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8915" title="((const i915_reg_t){ .reg = (0xe100) })" data-ref="_M/GEN7_HALF_SLICE_CHICKEN1">GEN7_HALF_SLICE_CHICKEN1</a>,</td></tr>
<tr><th id="9303">9303</th><td>			   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 3)) _a = ((1 &lt;&lt; 3)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9303(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9303(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9303(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9303(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9303(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9303(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#8920" title="(1 &lt;&lt; 3)" data-ref="_M/GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE">GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE</a>));</td></tr>
<tr><th id="9304">9304</th><td></td></tr>
<tr><th id="9305">9305</th><td>	<i>/* WaDisable_RenderCache_OperationalFlush:ivb */</i></td></tr>
<tr><th id="9306">9306</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x7000) })), ((({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_9306(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_9306(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9306(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9306(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9306(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_9306(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2888" title="((const i915_reg_t){ .reg = (0x7000) })" data-ref="_M/CACHE_MODE_0_GEN7">CACHE_MODE_0_GEN7</a>, <a class="macro" href="i915_reg.h.html#271" title="(({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_9306(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_9306(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9306(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9306(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9306(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_9306(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))" data-ref="_M/_MASKED_BIT_DISABLE">_MASKED_BIT_DISABLE</a>(<a class="macro" href="i915_reg.h.html#2889" title="(1 &lt;&lt; 0)" data-ref="_M/RC_OP_FLUSH_ENABLE">RC_OP_FLUSH_ENABLE</a>));</td></tr>
<tr><th id="9307">9307</th><td></td></tr>
<tr><th id="9308">9308</th><td>	<i>/* Apply the WaDisableRHWOOptimizationForRenderHang:ivb workaround. */</i></td></tr>
<tr><th id="9309">9309</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x7010) })), (((1 &lt;&lt; 10) | (1 &lt;&lt; 26))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7635" title="((const i915_reg_t){ .reg = (0x7010) })" data-ref="_M/GEN7_COMMON_SLICE_CHICKEN1">GEN7_COMMON_SLICE_CHICKEN1</a>,</td></tr>
<tr><th id="9310">9310</th><td>		   <a class="macro" href="i915_reg.h.html#7636" title="((1 &lt;&lt; 10) | (1 &lt;&lt; 26))" data-ref="_M/GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC">GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC</a>);</td></tr>
<tr><th id="9311">9311</th><td></td></tr>
<tr><th id="9312">9312</th><td>	<i>/* WaApplyL3ControlAndL3ChickenMode:ivb */</i></td></tr>
<tr><th id="9313">9313</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xB01C) })), (0x3C47FF8C))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7679" title="((const i915_reg_t){ .reg = (0xB01C) })" data-ref="_M/GEN7_L3CNTLREG1">GEN7_L3CNTLREG1</a>,</td></tr>
<tr><th id="9314">9314</th><td>			<a class="macro" href="i915_reg.h.html#7680" title="0x3C47FF8C" data-ref="_M/GEN7_WA_FOR_GEN7_L3_CONTROL">GEN7_WA_FOR_GEN7_L3_CONTROL</a>);</td></tr>
<tr><th id="9315">9315</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xB030) })), (0x20000000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7685" title="((const i915_reg_t){ .reg = (0xB030) })" data-ref="_M/GEN7_L3_CHICKEN_MODE_REGISTER">GEN7_L3_CHICKEN_MODE_REGISTER</a>,</td></tr>
<tr><th id="9316">9316</th><td>		   <a class="macro" href="i915_reg.h.html#7686" title="0x20000000" data-ref="_M/GEN7_WA_L3_CHICKEN_MODE">GEN7_WA_L3_CHICKEN_MODE</a>);</td></tr>
<tr><th id="9317">9317</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2116" title="(IS_PLATFORM(dev_priv, INTEL_IVYBRIDGE) &amp;&amp; (&amp;(dev_priv)-&gt;__info)-&gt;gt == 1)" data-ref="_M/IS_IVB_GT1">IS_IVB_GT1</a>(<a class="local col4 ref" href="#1394dev_priv" title='dev_priv' data-ref="1394dev_priv" data-ref-filename="1394dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9318">9318</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xe4f4) })), (({ typeof((1 &lt;&lt; 0)) _a = ((1 &lt;&lt; 0)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9319(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9319(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9319(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9319(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9319(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9319(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8933" title="((const i915_reg_t){ .reg = (0xe4f4) })" data-ref="_M/GEN7_ROW_CHICKEN2">GEN7_ROW_CHICKEN2</a>,</td></tr>
<tr><th id="9319">9319</th><td>			   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 0)) _a = ((1 &lt;&lt; 0)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9319(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9319(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9319(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9319(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9319(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9319(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#8935" title="(1 &lt;&lt; 0)" data-ref="_M/DOP_CLOCK_GATING_DISABLE">DOP_CLOCK_GATING_DISABLE</a>));</td></tr>
<tr><th id="9320">9320</th><td>	<b>else</b> {</td></tr>
<tr><th id="9321">9321</th><td>		<i>/* must write both registers */</i></td></tr>
<tr><th id="9322">9322</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xe4f4) })), (({ typeof((1 &lt;&lt; 0)) _a = ((1 &lt;&lt; 0)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9323(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9323(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9323(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9323(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9323(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9323(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8933" title="((const i915_reg_t){ .reg = (0xe4f4) })" data-ref="_M/GEN7_ROW_CHICKEN2">GEN7_ROW_CHICKEN2</a>,</td></tr>
<tr><th id="9323">9323</th><td>			   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 0)) _a = ((1 &lt;&lt; 0)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9323(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9323(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9323(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9323(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9323(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9323(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#8935" title="(1 &lt;&lt; 0)" data-ref="_M/DOP_CLOCK_GATING_DISABLE">DOP_CLOCK_GATING_DISABLE</a>));</td></tr>
<tr><th id="9324">9324</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xf4f4) })), (({ typeof((1 &lt;&lt; 0)) _a = ((1 &lt;&lt; 0)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9325(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9325(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9325(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9325(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9325(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9325(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8934" title="((const i915_reg_t){ .reg = (0xf4f4) })" data-ref="_M/GEN7_ROW_CHICKEN2_GT2">GEN7_ROW_CHICKEN2_GT2</a>,</td></tr>
<tr><th id="9325">9325</th><td>			   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 0)) _a = ((1 &lt;&lt; 0)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9325(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9325(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9325(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9325(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9325(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9325(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#8935" title="(1 &lt;&lt; 0)" data-ref="_M/DOP_CLOCK_GATING_DISABLE">DOP_CLOCK_GATING_DISABLE</a>));</td></tr>
<tr><th id="9326">9326</th><td>	}</td></tr>
<tr><th id="9327">9327</th><td></td></tr>
<tr><th id="9328">9328</th><td>	<i>/* WaForceL3Serialization:ivb */</i></td></tr>
<tr><th id="9329">9329</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xb034) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xb034) }))) &amp; ~(1 &lt;&lt; 27)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7690" title="((const i915_reg_t){ .reg = (0xb034) })" data-ref="_M/GEN7_L3SQCREG4">GEN7_L3SQCREG4</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xb034) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7690" title="((const i915_reg_t){ .reg = (0xb034) })" data-ref="_M/GEN7_L3SQCREG4">GEN7_L3SQCREG4</a>) &amp;</td></tr>
<tr><th id="9330">9330</th><td>		   ~<a class="macro" href="i915_reg.h.html#7691" title="(1 &lt;&lt; 27)" data-ref="_M/L3SQ_URB_READ_CAM_MATCH_DISABLE">L3SQ_URB_READ_CAM_MATCH_DISABLE</a>);</td></tr>
<tr><th id="9331">9331</th><td></td></tr>
<tr><th id="9332">9332</th><td>	<i>/*</i></td></tr>
<tr><th id="9333">9333</th><td><i>	 * According to the spec, bit 13 (RCZUNIT) must be set on IVB.</i></td></tr>
<tr><th id="9334">9334</th><td><i>	 * This implements the WaDisableRCZUnitClockGating:ivb workaround.</i></td></tr>
<tr><th id="9335">9335</th><td><i>	 */</i></td></tr>
<tr><th id="9336">9336</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9404) })), ((1 &lt;&lt; 13)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8612" title="((const i915_reg_t){ .reg = (0x9404) })" data-ref="_M/GEN6_UCGCTL2">GEN6_UCGCTL2</a>,</td></tr>
<tr><th id="9337">9337</th><td>		   <a class="macro" href="i915_reg.h.html#8616" title="(1 &lt;&lt; 13)" data-ref="_M/GEN6_RCZUNIT_CLOCK_GATE_DISABLE">GEN6_RCZUNIT_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="9338">9338</th><td></td></tr>
<tr><th id="9339">9339</th><td>	<i>/* This is required by WaCatErrorRejectionIssue:ivb */</i></td></tr>
<tr><th id="9340">9340</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9030) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9030) }))) | (1 &lt;&lt; 11)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7719" title="((const i915_reg_t){ .reg = (0x9030) })" data-ref="_M/GEN7_SQ_CHICKEN_MBCUNIT_CONFIG">GEN7_SQ_CHICKEN_MBCUNIT_CONFIG</a>,</td></tr>
<tr><th id="9341">9341</th><td>			<a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9030) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7719" title="((const i915_reg_t){ .reg = (0x9030) })" data-ref="_M/GEN7_SQ_CHICKEN_MBCUNIT_CONFIG">GEN7_SQ_CHICKEN_MBCUNIT_CONFIG</a>) |</td></tr>
<tr><th id="9342">9342</th><td>			<a class="macro" href="i915_reg.h.html#7720" title="(1 &lt;&lt; 11)" data-ref="_M/GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB">GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB</a>);</td></tr>
<tr><th id="9343">9343</th><td></td></tr>
<tr><th id="9344">9344</th><td>	<a class="tu ref fn" href="#g4x_disable_trickle_feed" title='g4x_disable_trickle_feed' data-use='c' data-ref="g4x_disable_trickle_feed" data-ref-filename="g4x_disable_trickle_feed">g4x_disable_trickle_feed</a>(<a class="local col4 ref" href="#1394dev_priv" title='dev_priv' data-ref="1394dev_priv" data-ref-filename="1394dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9345">9345</th><td></td></tr>
<tr><th id="9346">9346</th><td>	<a class="tu ref fn" href="#gen7_setup_fixed_func_scheduler" title='gen7_setup_fixed_func_scheduler' data-use='c' data-ref="gen7_setup_fixed_func_scheduler" data-ref-filename="gen7_setup_fixed_func_scheduler">gen7_setup_fixed_func_scheduler</a>(<a class="local col4 ref" href="#1394dev_priv" title='dev_priv' data-ref="1394dev_priv" data-ref-filename="1394dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9347">9347</th><td></td></tr>
<tr><th id="9348">9348</th><td>	<b>if</b> (<var>0</var>) { <i>/* causes HiZ corruption on ivb:gt1 */</i></td></tr>
<tr><th id="9349">9349</th><td>		<i>/* enable HiZ Raw Stall Optimization */</i></td></tr>
<tr><th id="9350">9350</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x7000) })), ((({ if (__builtin_constant_p(((1 &lt;&lt; 2)))) do { extern void __compiletime_assert_9351(void) ; if (!(!(((((1 &lt;&lt; 2))) &amp; 0xffff0000)))) __compiletime_assert_9351(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9351(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9351(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 2))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9351(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 2)))))) __compiletime_assert_9351(); } while (0); ((((1 &lt;&lt; 2))) &lt;&lt; 16 | (0)); }))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2888" title="((const i915_reg_t){ .reg = (0x7000) })" data-ref="_M/CACHE_MODE_0_GEN7">CACHE_MODE_0_GEN7</a>,</td></tr>
<tr><th id="9351">9351</th><td>			   <a class="macro" href="i915_reg.h.html#271" title="(({ if (__builtin_constant_p(((1 &lt;&lt; 2)))) do { extern void __compiletime_assert_9351(void) ; if (!(!(((((1 &lt;&lt; 2))) &amp; 0xffff0000)))) __compiletime_assert_9351(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9351(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9351(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 2))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9351(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 2)))))) __compiletime_assert_9351(); } while (0); ((((1 &lt;&lt; 2))) &lt;&lt; 16 | (0)); }))" data-ref="_M/_MASKED_BIT_DISABLE">_MASKED_BIT_DISABLE</a>(<a class="macro" href="i915_reg.h.html#2890" title="(1 &lt;&lt; 2)" data-ref="_M/HIZ_RAW_STALL_OPT_DISABLE">HIZ_RAW_STALL_OPT_DISABLE</a>));</td></tr>
<tr><th id="9352">9352</th><td>	}</td></tr>
<tr><th id="9353">9353</th><td></td></tr>
<tr><th id="9354">9354</th><td>	<i>/* WaDisable4x2SubspanOptimization:ivb */</i></td></tr>
<tr><th id="9355">9355</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x7004) })), (({ typeof((1 &lt;&lt; 6)) _a = ((1 &lt;&lt; 6)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9356(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9356(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9356(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9356(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9356(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9356(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2891" title="((const i915_reg_t){ .reg = (0x7004) })" data-ref="_M/CACHE_MODE_1">CACHE_MODE_1</a>,</td></tr>
<tr><th id="9356">9356</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 6)) _a = ((1 &lt;&lt; 6)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9356(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9356(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9356(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9356(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9356(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9356(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2892" title="(1 &lt;&lt; 6)" data-ref="_M/PIXEL_SUBSPAN_COLLECT_OPT_DISABLE">PIXEL_SUBSPAN_COLLECT_OPT_DISABLE</a>));</td></tr>
<tr><th id="9357">9357</th><td></td></tr>
<tr><th id="9358">9358</th><td>	<i>/*</i></td></tr>
<tr><th id="9359">9359</th><td><i>	 * BSpec recommends 8x4 when MSAA is used,</i></td></tr>
<tr><th id="9360">9360</th><td><i>	 * however in practice 16x4 seems fastest.</i></td></tr>
<tr><th id="9361">9361</th><td><i>	 *</i></td></tr>
<tr><th id="9362">9362</th><td><i>	 * Note that PS/WM thread counts depend on the WIZ hashing</i></td></tr>
<tr><th id="9363">9363</th><td><i>	 * disable bit, which we don't touch here, but it's good</i></td></tr>
<tr><th id="9364">9364</th><td><i>	 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).</i></td></tr>
<tr><th id="9365">9365</th><td><i>	 */</i></td></tr>
<tr><th id="9366">9366</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x7008) })), (({ if (__builtin_constant_p((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7)))) do { extern void __compiletime_assert_9367(void) ; if (!(!((((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &amp; 0xffff0000)))) __compiletime_assert_9367(); } while (0); if (__builtin_constant_p((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))) do { extern void __compiletime_assert_9367(void) ; if (!(!(((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))) &amp; 0xffff0000))) __compiletime_assert_9367(); } while (0); if (__builtin_constant_p((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &amp;&amp; __builtin_constant_p((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))) do { extern void __compiletime_assert_9367(void) ; if (!(!(((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))) &amp; ~((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7)))))) __compiletime_assert_9367(); } while (0); (((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &lt;&lt; 16 | ((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2680" title="((const i915_reg_t){ .reg = (0x7008) })" data-ref="_M/GEN7_GT_MODE">GEN7_GT_MODE</a>,</td></tr>
<tr><th id="9367">9367</th><td>		   <a class="macro" href="i915_reg.h.html#261" title="({ if (__builtin_constant_p((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7)))) do { extern void __compiletime_assert_9367(void) ; if (!(!((((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &amp; 0xffff0000)))) __compiletime_assert_9367(); } while (0); if (__builtin_constant_p((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))) do { extern void __compiletime_assert_9367(void) ; if (!(!(((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))) &amp; 0xffff0000))) __compiletime_assert_9367(); } while (0); if (__builtin_constant_p((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &amp;&amp; __builtin_constant_p((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))) do { extern void __compiletime_assert_9367(void) ; if (!(!(((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))) &amp; ~((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7)))))) __compiletime_assert_9367(); } while (0); (((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &lt;&lt; 16 | ((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))); })" data-ref="_M/_MASKED_FIELD">_MASKED_FIELD</a>(<a class="macro" href="i915_reg.h.html#2685" title="(((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))" data-ref="_M/GEN6_WIZ_HASHING_MASK">GEN6_WIZ_HASHING_MASK</a>, <a class="macro" href="i915_reg.h.html#2684" title="(((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))" data-ref="_M/GEN6_WIZ_HASHING_16x4">GEN6_WIZ_HASHING_16x4</a>));</td></tr>
<tr><th id="9368">9368</th><td></td></tr>
<tr><th id="9369">9369</th><td>	<a class="local col5 ref" href="#1395snpcr" title='snpcr' data-ref="1395snpcr" data-ref-filename="1395snpcr">snpcr</a> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x900c) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#382" title="((const i915_reg_t){ .reg = (0x900c) })" data-ref="_M/GEN6_MBCUNIT_SNPCR">GEN6_MBCUNIT_SNPCR</a>);</td></tr>
<tr><th id="9370">9370</th><td>	<a class="local col5 ref" href="#1395snpcr" title='snpcr' data-ref="1395snpcr" data-ref-filename="1395snpcr">snpcr</a> &amp;= ~<a class="macro" href="i915_reg.h.html#384" title="(3 &lt;&lt; 21)" data-ref="_M/GEN6_MBC_SNPCR_MASK">GEN6_MBC_SNPCR_MASK</a>;</td></tr>
<tr><th id="9371">9371</th><td>	<a class="local col5 ref" href="#1395snpcr" title='snpcr' data-ref="1395snpcr" data-ref-filename="1395snpcr">snpcr</a> |= <a class="macro" href="i915_reg.h.html#386" title="(1 &lt;&lt; 21)" data-ref="_M/GEN6_MBC_SNPCR_MED">GEN6_MBC_SNPCR_MED</a>;</td></tr>
<tr><th id="9372">9372</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x900c) })), (snpcr))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#382" title="((const i915_reg_t){ .reg = (0x900c) })" data-ref="_M/GEN6_MBCUNIT_SNPCR">GEN6_MBCUNIT_SNPCR</a>, <a class="local col5 ref" href="#1395snpcr" title='snpcr' data-ref="1395snpcr" data-ref-filename="1395snpcr">snpcr</a>);</td></tr>
<tr><th id="9373">9373</th><td></td></tr>
<tr><th id="9374">9374</th><td>	<b>if</b> (!<a class="macro" href="i915_drv.h.html#2381" title="(((dev_priv)-&gt;pch_type) == PCH_NOP)" data-ref="_M/HAS_PCH_NOP">HAS_PCH_NOP</a>(<a class="local col4 ref" href="#1394dev_priv" title='dev_priv' data-ref="1394dev_priv" data-ref-filename="1394dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9375">9375</th><td>		<a class="tu ref fn" href="#cpt_init_clock_gating" title='cpt_init_clock_gating' data-use='c' data-ref="cpt_init_clock_gating" data-ref-filename="cpt_init_clock_gating">cpt_init_clock_gating</a>(<a class="local col4 ref" href="#1394dev_priv" title='dev_priv' data-ref="1394dev_priv" data-ref-filename="1394dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9376">9376</th><td></td></tr>
<tr><th id="9377">9377</th><td>	<a class="tu ref fn" href="#gen6_check_mch_setup" title='gen6_check_mch_setup' data-use='c' data-ref="gen6_check_mch_setup" data-ref-filename="gen6_check_mch_setup">gen6_check_mch_setup</a>(<a class="local col4 ref" href="#1394dev_priv" title='dev_priv' data-ref="1394dev_priv" data-ref-filename="1394dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9378">9378</th><td>}</td></tr>
<tr><th id="9379">9379</th><td></td></tr>
<tr><th id="9380">9380</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="vlv_init_clock_gating" title='vlv_init_clock_gating' data-type='void vlv_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="vlv_init_clock_gating" data-ref-filename="vlv_init_clock_gating">vlv_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1396dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1396dev_priv" data-ref-filename="1396dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9381">9381</th><td>{</td></tr>
<tr><th id="9382">9382</th><td>	<i>/* WaDisableEarlyCull:vlv */</i></td></tr>
<tr><th id="9383">9383</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x2090) })), (({ typeof((1 &lt;&lt; 10)) _a = ((1 &lt;&lt; 10)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9384(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9384(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9384(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9384(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9384(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9384(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2664" title="((const i915_reg_t){ .reg = (0x2090) })" data-ref="_M/_3D_CHICKEN3">_3D_CHICKEN3</a>,</td></tr>
<tr><th id="9384">9384</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 10)) _a = ((1 &lt;&lt; 10)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9384(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9384(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9384(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9384(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9384(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9384(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2666" title="(1 &lt;&lt; 10)" data-ref="_M/_3D_CHICKEN_SF_DISABLE_OBJEND_CULL">_3D_CHICKEN_SF_DISABLE_OBJEND_CULL</a>));</td></tr>
<tr><th id="9385">9385</th><td></td></tr>
<tr><th id="9386">9386</th><td>	<i>/* WaDisableBackToBackFlipFix:vlv */</i></td></tr>
<tr><th id="9387">9387</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x4200c) })), ((1 &lt;&lt; 5) | (1 &lt;&lt; 2)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7536" title="((const i915_reg_t){ .reg = (0x4200c) })" data-ref="_M/IVB_CHICKEN3">IVB_CHICKEN3</a>,</td></tr>
<tr><th id="9388">9388</th><td>		   <a class="macro" href="i915_reg.h.html#7537" title="(1 &lt;&lt; 5)" data-ref="_M/CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE">CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE</a> |</td></tr>
<tr><th id="9389">9389</th><td>		   <a class="macro" href="i915_reg.h.html#7538" title="(1 &lt;&lt; 2)" data-ref="_M/CHICKEN3_DGMG_DONE_FIX_DISABLE">CHICKEN3_DGMG_DONE_FIX_DISABLE</a>);</td></tr>
<tr><th id="9390">9390</th><td></td></tr>
<tr><th id="9391">9391</th><td>	<i>/* WaPsdDispatchEnable:vlv */</i></td></tr>
<tr><th id="9392">9392</th><td>	<i>/* WaDisablePSDDualDispatchEnable:vlv */</i></td></tr>
<tr><th id="9393">9393</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xe100) })), (({ typeof((8 &lt;&lt; 12) | (1 &lt;&lt; 3)) _a = ((8 &lt;&lt; 12) | (1 &lt;&lt; 3)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9395(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9395(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9395(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9395(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9395(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9395(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8915" title="((const i915_reg_t){ .reg = (0xe100) })" data-ref="_M/GEN7_HALF_SLICE_CHICKEN1">GEN7_HALF_SLICE_CHICKEN1</a>,</td></tr>
<tr><th id="9394">9394</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((8 &lt;&lt; 12) | (1 &lt;&lt; 3)) _a = ((8 &lt;&lt; 12) | (1 &lt;&lt; 3)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9395(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9395(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9395(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9395(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9395(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9395(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#8917" title="(8 &lt;&lt; 12)" data-ref="_M/GEN7_MAX_PS_THREAD_DEP">GEN7_MAX_PS_THREAD_DEP</a> |</td></tr>
<tr><th id="9395">9395</th><td>				      <a class="macro" href="i915_reg.h.html#8920" title="(1 &lt;&lt; 3)" data-ref="_M/GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE">GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE</a>));</td></tr>
<tr><th id="9396">9396</th><td></td></tr>
<tr><th id="9397">9397</th><td>	<i>/* WaDisable_RenderCache_OperationalFlush:vlv */</i></td></tr>
<tr><th id="9398">9398</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x7000) })), ((({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_9398(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_9398(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9398(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9398(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9398(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_9398(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2888" title="((const i915_reg_t){ .reg = (0x7000) })" data-ref="_M/CACHE_MODE_0_GEN7">CACHE_MODE_0_GEN7</a>, <a class="macro" href="i915_reg.h.html#271" title="(({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_9398(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_9398(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9398(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9398(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9398(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_9398(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))" data-ref="_M/_MASKED_BIT_DISABLE">_MASKED_BIT_DISABLE</a>(<a class="macro" href="i915_reg.h.html#2889" title="(1 &lt;&lt; 0)" data-ref="_M/RC_OP_FLUSH_ENABLE">RC_OP_FLUSH_ENABLE</a>));</td></tr>
<tr><th id="9399">9399</th><td></td></tr>
<tr><th id="9400">9400</th><td>	<i>/* WaForceL3Serialization:vlv */</i></td></tr>
<tr><th id="9401">9401</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xb034) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xb034) }))) &amp; ~(1 &lt;&lt; 27)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7690" title="((const i915_reg_t){ .reg = (0xb034) })" data-ref="_M/GEN7_L3SQCREG4">GEN7_L3SQCREG4</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xb034) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7690" title="((const i915_reg_t){ .reg = (0xb034) })" data-ref="_M/GEN7_L3SQCREG4">GEN7_L3SQCREG4</a>) &amp;</td></tr>
<tr><th id="9402">9402</th><td>		   ~<a class="macro" href="i915_reg.h.html#7691" title="(1 &lt;&lt; 27)" data-ref="_M/L3SQ_URB_READ_CAM_MATCH_DISABLE">L3SQ_URB_READ_CAM_MATCH_DISABLE</a>);</td></tr>
<tr><th id="9403">9403</th><td></td></tr>
<tr><th id="9404">9404</th><td>	<i>/* WaDisableDopClockGating:vlv */</i></td></tr>
<tr><th id="9405">9405</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xe4f4) })), (({ typeof((1 &lt;&lt; 0)) _a = ((1 &lt;&lt; 0)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9406(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9406(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9406(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9406(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9406(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9406(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8933" title="((const i915_reg_t){ .reg = (0xe4f4) })" data-ref="_M/GEN7_ROW_CHICKEN2">GEN7_ROW_CHICKEN2</a>,</td></tr>
<tr><th id="9406">9406</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 0)) _a = ((1 &lt;&lt; 0)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9406(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9406(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9406(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9406(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9406(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9406(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#8935" title="(1 &lt;&lt; 0)" data-ref="_M/DOP_CLOCK_GATING_DISABLE">DOP_CLOCK_GATING_DISABLE</a>));</td></tr>
<tr><th id="9407">9407</th><td></td></tr>
<tr><th id="9408">9408</th><td>	<i>/* This is required by WaCatErrorRejectionIssue:vlv */</i></td></tr>
<tr><th id="9409">9409</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9030) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9030) }))) | (1 &lt;&lt; 11)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7719" title="((const i915_reg_t){ .reg = (0x9030) })" data-ref="_M/GEN7_SQ_CHICKEN_MBCUNIT_CONFIG">GEN7_SQ_CHICKEN_MBCUNIT_CONFIG</a>,</td></tr>
<tr><th id="9410">9410</th><td>		   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9030) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#7719" title="((const i915_reg_t){ .reg = (0x9030) })" data-ref="_M/GEN7_SQ_CHICKEN_MBCUNIT_CONFIG">GEN7_SQ_CHICKEN_MBCUNIT_CONFIG</a>) |</td></tr>
<tr><th id="9411">9411</th><td>		   <a class="macro" href="i915_reg.h.html#7720" title="(1 &lt;&lt; 11)" data-ref="_M/GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB">GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB</a>);</td></tr>
<tr><th id="9412">9412</th><td></td></tr>
<tr><th id="9413">9413</th><td>	<a class="tu ref fn" href="#gen7_setup_fixed_func_scheduler" title='gen7_setup_fixed_func_scheduler' data-use='c' data-ref="gen7_setup_fixed_func_scheduler" data-ref-filename="gen7_setup_fixed_func_scheduler">gen7_setup_fixed_func_scheduler</a>(<a class="local col6 ref" href="#1396dev_priv" title='dev_priv' data-ref="1396dev_priv" data-ref-filename="1396dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9414">9414</th><td></td></tr>
<tr><th id="9415">9415</th><td>	<i>/*</i></td></tr>
<tr><th id="9416">9416</th><td><i>	 * According to the spec, bit 13 (RCZUNIT) must be set on IVB.</i></td></tr>
<tr><th id="9417">9417</th><td><i>	 * This implements the WaDisableRCZUnitClockGating:vlv workaround.</i></td></tr>
<tr><th id="9418">9418</th><td><i>	 */</i></td></tr>
<tr><th id="9419">9419</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9404) })), ((1 &lt;&lt; 13)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8612" title="((const i915_reg_t){ .reg = (0x9404) })" data-ref="_M/GEN6_UCGCTL2">GEN6_UCGCTL2</a>,</td></tr>
<tr><th id="9420">9420</th><td>		   <a class="macro" href="i915_reg.h.html#8616" title="(1 &lt;&lt; 13)" data-ref="_M/GEN6_RCZUNIT_CLOCK_GATE_DISABLE">GEN6_RCZUNIT_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="9421">9421</th><td></td></tr>
<tr><th id="9422">9422</th><td>	<i>/* WaDisableL3Bank2xClockGate:vlv</i></td></tr>
<tr><th id="9423">9423</th><td><i>	 * Disabling L3 clock gating- MMIO 940c[25] = 1</i></td></tr>
<tr><th id="9424">9424</th><td><i>	 * Set bit 25, to disable L3_BANK_2x_CLK_GATING */</i></td></tr>
<tr><th id="9425">9425</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x940c) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x940c) }))) | (1 &lt;&lt; 25)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8623" title="((const i915_reg_t){ .reg = (0x940c) })" data-ref="_M/GEN7_UCGCTL4">GEN7_UCGCTL4</a>,</td></tr>
<tr><th id="9426">9426</th><td>		   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x940c) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8623" title="((const i915_reg_t){ .reg = (0x940c) })" data-ref="_M/GEN7_UCGCTL4">GEN7_UCGCTL4</a>) | <a class="macro" href="i915_reg.h.html#8624" title="(1 &lt;&lt; 25)" data-ref="_M/GEN7_L3BANK2X_CLOCK_GATE_DISABLE">GEN7_L3BANK2X_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="9427">9427</th><td></td></tr>
<tr><th id="9428">9428</th><td>	<i>/*</i></td></tr>
<tr><th id="9429">9429</th><td><i>	 * BSpec says this must be set, even though</i></td></tr>
<tr><th id="9430">9430</th><td><i>	 * WaDisable4x2SubspanOptimization isn't listed for VLV.</i></td></tr>
<tr><th id="9431">9431</th><td><i>	 */</i></td></tr>
<tr><th id="9432">9432</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x7004) })), (({ typeof((1 &lt;&lt; 6)) _a = ((1 &lt;&lt; 6)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9433(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9433(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9433(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9433(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9433(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9433(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2891" title="((const i915_reg_t){ .reg = (0x7004) })" data-ref="_M/CACHE_MODE_1">CACHE_MODE_1</a>,</td></tr>
<tr><th id="9433">9433</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 6)) _a = ((1 &lt;&lt; 6)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9433(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9433(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9433(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9433(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9433(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9433(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2892" title="(1 &lt;&lt; 6)" data-ref="_M/PIXEL_SUBSPAN_COLLECT_OPT_DISABLE">PIXEL_SUBSPAN_COLLECT_OPT_DISABLE</a>));</td></tr>
<tr><th id="9434">9434</th><td></td></tr>
<tr><th id="9435">9435</th><td>	<i>/*</i></td></tr>
<tr><th id="9436">9436</th><td><i>	 * BSpec recommends 8x4 when MSAA is used,</i></td></tr>
<tr><th id="9437">9437</th><td><i>	 * however in practice 16x4 seems fastest.</i></td></tr>
<tr><th id="9438">9438</th><td><i>	 *</i></td></tr>
<tr><th id="9439">9439</th><td><i>	 * Note that PS/WM thread counts depend on the WIZ hashing</i></td></tr>
<tr><th id="9440">9440</th><td><i>	 * disable bit, which we don't touch here, but it's good</i></td></tr>
<tr><th id="9441">9441</th><td><i>	 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).</i></td></tr>
<tr><th id="9442">9442</th><td><i>	 */</i></td></tr>
<tr><th id="9443">9443</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x7008) })), (({ if (__builtin_constant_p((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7)))) do { extern void __compiletime_assert_9444(void) ; if (!(!((((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &amp; 0xffff0000)))) __compiletime_assert_9444(); } while (0); if (__builtin_constant_p((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))) do { extern void __compiletime_assert_9444(void) ; if (!(!(((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))) &amp; 0xffff0000))) __compiletime_assert_9444(); } while (0); if (__builtin_constant_p((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &amp;&amp; __builtin_constant_p((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))) do { extern void __compiletime_assert_9444(void) ; if (!(!(((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))) &amp; ~((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7)))))) __compiletime_assert_9444(); } while (0); (((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &lt;&lt; 16 | ((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2680" title="((const i915_reg_t){ .reg = (0x7008) })" data-ref="_M/GEN7_GT_MODE">GEN7_GT_MODE</a>,</td></tr>
<tr><th id="9444">9444</th><td>		   <a class="macro" href="i915_reg.h.html#261" title="({ if (__builtin_constant_p((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7)))) do { extern void __compiletime_assert_9444(void) ; if (!(!((((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &amp; 0xffff0000)))) __compiletime_assert_9444(); } while (0); if (__builtin_constant_p((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))) do { extern void __compiletime_assert_9444(void) ; if (!(!(((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))) &amp; 0xffff0000))) __compiletime_assert_9444(); } while (0); if (__builtin_constant_p((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &amp;&amp; __builtin_constant_p((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))) do { extern void __compiletime_assert_9444(void) ; if (!(!(((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))) &amp; ~((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7)))))) __compiletime_assert_9444(); } while (0); (((((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))) &lt;&lt; 16 | ((((1) &lt;&lt; 9) | ((0) &lt;&lt; 7)))); })" data-ref="_M/_MASKED_FIELD">_MASKED_FIELD</a>(<a class="macro" href="i915_reg.h.html#2685" title="(((1) &lt;&lt; 9) | ((1) &lt;&lt; 7))" data-ref="_M/GEN6_WIZ_HASHING_MASK">GEN6_WIZ_HASHING_MASK</a>, <a class="macro" href="i915_reg.h.html#2684" title="(((1) &lt;&lt; 9) | ((0) &lt;&lt; 7))" data-ref="_M/GEN6_WIZ_HASHING_16x4">GEN6_WIZ_HASHING_16x4</a>));</td></tr>
<tr><th id="9445">9445</th><td></td></tr>
<tr><th id="9446">9446</th><td>	<i>/*</i></td></tr>
<tr><th id="9447">9447</th><td><i>	 * WaIncreaseL3CreditsForVLVB0:vlv</i></td></tr>
<tr><th id="9448">9448</th><td><i>	 * This is the hardware default actually.</i></td></tr>
<tr><th id="9449">9449</th><td><i>	 */</i></td></tr>
<tr><th id="9450">9450</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0xB010) })), (0x00D30000))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#7665" title="((const i915_reg_t){ .reg = (0xB010) })" data-ref="_M/GEN7_L3SQCREG1">GEN7_L3SQCREG1</a>, <a class="macro" href="i915_reg.h.html#7666" title="0x00D30000" data-ref="_M/VLV_B0_WA_L3SQCREG1_VALUE">VLV_B0_WA_L3SQCREG1_VALUE</a>);</td></tr>
<tr><th id="9451">9451</th><td></td></tr>
<tr><th id="9452">9452</th><td>	<i>/*</i></td></tr>
<tr><th id="9453">9453</th><td><i>	 * WaDisableVLVClockGating_VBIIssue:vlv</i></td></tr>
<tr><th id="9454">9454</th><td><i>	 * Disable clock gating on th GCFG unit to prevent a delay</i></td></tr>
<tr><th id="9455">9455</th><td><i>	 * in the reporting of vblank events.</i></td></tr>
<tr><th id="9456">9456</th><td><i>	 */</i></td></tr>
<tr><th id="9457">9457</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x180000 + 0x2060) })), ((1 &lt;&lt; 8)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2733" title="((const i915_reg_t){ .reg = (0x180000 + 0x2060) })" data-ref="_M/VLV_GUNIT_CLOCK_GATE">VLV_GUNIT_CLOCK_GATE</a>, <a class="macro" href="i915_reg.h.html#2735" title="(1 &lt;&lt; 8)" data-ref="_M/GCFG_DIS">GCFG_DIS</a>);</td></tr>
<tr><th id="9458">9458</th><td>}</td></tr>
<tr><th id="9459">9459</th><td></td></tr>
<tr><th id="9460">9460</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="chv_init_clock_gating" title='chv_init_clock_gating' data-type='void chv_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="chv_init_clock_gating" data-ref-filename="chv_init_clock_gating">chv_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="1397dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1397dev_priv" data-ref-filename="1397dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9461">9461</th><td>{</td></tr>
<tr><th id="9462">9462</th><td>	<i>/* WaVSRefCountFullforceMissDisable:chv */</i></td></tr>
<tr><th id="9463">9463</th><td>	<i>/* WaDSRefCountFullforceMissDisable:chv */</i></td></tr>
<tr><th id="9464">9464</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20a0) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20a0) }))) &amp; ~((1 &lt;&lt; 19) | (1 &lt;&lt; 15))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3075" title="((const i915_reg_t){ .reg = (0x20a0) })" data-ref="_M/GEN7_FF_THREAD_MODE">GEN7_FF_THREAD_MODE</a>,</td></tr>
<tr><th id="9465">9465</th><td>		   <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20a0) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3075" title="((const i915_reg_t){ .reg = (0x20a0) })" data-ref="_M/GEN7_FF_THREAD_MODE">GEN7_FF_THREAD_MODE</a>) &amp;</td></tr>
<tr><th id="9466">9466</th><td>		   ~(<a class="macro" href="i915_reg.h.html#3077" title="(1 &lt;&lt; 19)" data-ref="_M/GEN8_FF_DS_REF_CNT_FFME">GEN8_FF_DS_REF_CNT_FFME</a> | <a class="macro" href="i915_reg.h.html#3082" title="(1 &lt;&lt; 15)" data-ref="_M/GEN7_FF_VS_REF_CNT_FFME">GEN7_FF_VS_REF_CNT_FFME</a>));</td></tr>
<tr><th id="9467">9467</th><td></td></tr>
<tr><th id="9468">9468</th><td>	<i>/* WaDisableSemaphoreAndSyncFlipWait:chv */</i></td></tr>
<tr><th id="9469">9469</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x2050) })), (({ typeof((1 &lt;&lt; 12)) _a = ((1 &lt;&lt; 12)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9470(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9470(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9470(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9470(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9470(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9470(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2900" title="((const i915_reg_t){ .reg = (0x2050) })" data-ref="_M/GEN6_RC_SLEEP_PSMI_CONTROL">GEN6_RC_SLEEP_PSMI_CONTROL</a>,</td></tr>
<tr><th id="9470">9470</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 12)) _a = ((1 &lt;&lt; 12)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9470(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9470(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9470(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9470(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9470(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9470(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2902" title="(1 &lt;&lt; 12)" data-ref="_M/GEN8_RC_SEMA_IDLE_MSG_DISABLE">GEN8_RC_SEMA_IDLE_MSG_DISABLE</a>));</td></tr>
<tr><th id="9471">9471</th><td></td></tr>
<tr><th id="9472">9472</th><td>	<i>/* WaDisableCSUnitClockGating:chv */</i></td></tr>
<tr><th id="9473">9473</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9400) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9400) }))) | (1 &lt;&lt; 7)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8606" title="((const i915_reg_t){ .reg = (0x9400) })" data-ref="_M/GEN6_UCGCTL1">GEN6_UCGCTL1</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9400) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8606" title="((const i915_reg_t){ .reg = (0x9400) })" data-ref="_M/GEN6_UCGCTL1">GEN6_UCGCTL1</a>) |</td></tr>
<tr><th id="9474">9474</th><td>		   <a class="macro" href="i915_reg.h.html#8610" title="(1 &lt;&lt; 7)" data-ref="_M/GEN6_CSUNIT_CLOCK_GATE_DISABLE">GEN6_CSUNIT_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="9475">9475</th><td></td></tr>
<tr><th id="9476">9476</th><td>	<i>/* WaDisableSDEUnitClockGating:chv */</i></td></tr>
<tr><th id="9477">9477</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9430) })), (intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9430) }))) | (1 &lt;&lt; 14)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#8631" title="((const i915_reg_t){ .reg = (0x9430) })" data-ref="_M/GEN8_UCGCTL6">GEN8_UCGCTL6</a>, <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x9430) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#8631" title="((const i915_reg_t){ .reg = (0x9430) })" data-ref="_M/GEN8_UCGCTL6">GEN8_UCGCTL6</a>) |</td></tr>
<tr><th id="9478">9478</th><td>		   <a class="macro" href="i915_reg.h.html#8633" title="(1 &lt;&lt; 14)" data-ref="_M/GEN8_SDEUNIT_CLOCK_GATE_DISABLE">GEN8_SDEUNIT_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="9479">9479</th><td></td></tr>
<tr><th id="9480">9480</th><td>	<i>/*</i></td></tr>
<tr><th id="9481">9481</th><td><i>	 * WaProgramL3SqcReg1Default:chv</i></td></tr>
<tr><th id="9482">9482</th><td><i>	 * See gfxspecs/Related Documents/Performance Guide/</i></td></tr>
<tr><th id="9483">9483</th><td><i>	 * LSQC Setting Recommendations.</i></td></tr>
<tr><th id="9484">9484</th><td><i>	 */</i></td></tr>
<tr><th id="9485">9485</th><td>	<a class="tu ref fn" href="#gen8_set_l3sqc_credits" title='gen8_set_l3sqc_credits' data-use='c' data-ref="gen8_set_l3sqc_credits" data-ref-filename="gen8_set_l3sqc_credits">gen8_set_l3sqc_credits</a>(<a class="local col7 ref" href="#1397dev_priv" title='dev_priv' data-ref="1397dev_priv" data-ref-filename="1397dev_priv">dev_priv</a>, <var>38</var>, <var>2</var>);</td></tr>
<tr><th id="9486">9486</th><td></td></tr>
<tr><th id="9487">9487</th><td>	<i>/*</i></td></tr>
<tr><th id="9488">9488</th><td><i>	 * GTT cache may not work with big pages, so if those</i></td></tr>
<tr><th id="9489">9489</th><td><i>	 * are ever enabled GTT cache may need to be disabled.</i></td></tr>
<tr><th id="9490">9490</th><td><i>	 */</i></td></tr>
<tr><th id="9491">9491</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x4024) })), (0xF0007FFF))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2459" title="((const i915_reg_t){ .reg = (0x4024) })" data-ref="_M/HSW_GTT_CACHE_EN">HSW_GTT_CACHE_EN</a>, <a class="macro" href="i915_reg.h.html#2460" title="0xF0007FFF" data-ref="_M/GTT_CACHE_EN_ALL">GTT_CACHE_EN_ALL</a>);</td></tr>
<tr><th id="9492">9492</th><td>}</td></tr>
<tr><th id="9493">9493</th><td></td></tr>
<tr><th id="9494">9494</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="g4x_init_clock_gating" title='g4x_init_clock_gating' data-type='void g4x_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="g4x_init_clock_gating" data-ref-filename="g4x_init_clock_gating">g4x_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="1398dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1398dev_priv" data-ref-filename="1398dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9495">9495</th><td>{</td></tr>
<tr><th id="9496">9496</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="1399dspclk_gate" title='dspclk_gate' data-type='u32' data-ref="1399dspclk_gate" data-ref-filename="1399dspclk_gate">dspclk_gate</dfn>;</td></tr>
<tr><th id="9497">9497</th><td></td></tr>
<tr><th id="9498">9498</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6204) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3500" title="((const i915_reg_t){ .reg = (0x6204) })" data-ref="_M/RENCLK_GATE_D1">RENCLK_GATE_D1</a>, <var>0</var>);</td></tr>
<tr><th id="9499">9499</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6208) })), ((1 &lt;&lt; 9) | (1 &lt;&lt; 7) | (1 &lt;&lt; 6)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3564" title="((const i915_reg_t){ .reg = (0x6208) })" data-ref="_M/RENCLK_GATE_D2">RENCLK_GATE_D2</a>, <a class="macro" href="i915_reg.h.html#3565" title="(1 &lt;&lt; 9)" data-ref="_M/VF_UNIT_CLOCK_GATE_DISABLE">VF_UNIT_CLOCK_GATE_DISABLE</a> |</td></tr>
<tr><th id="9500">9500</th><td>		   <a class="macro" href="i915_reg.h.html#3566" title="(1 &lt;&lt; 7)" data-ref="_M/GS_UNIT_CLOCK_GATE_DISABLE">GS_UNIT_CLOCK_GATE_DISABLE</a> |</td></tr>
<tr><th id="9501">9501</th><td>		   <a class="macro" href="i915_reg.h.html#3567" title="(1 &lt;&lt; 6)" data-ref="_M/CL_UNIT_CLOCK_GATE_DISABLE">CL_UNIT_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="9502">9502</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6210) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3572" title="((const i915_reg_t){ .reg = (0x6210) })" data-ref="_M/RAMCLK_GATE_D">RAMCLK_GATE_D</a>, <var>0</var>);</td></tr>
<tr><th id="9503">9503</th><td>	<a class="local col9 ref" href="#1399dspclk_gate" title='dspclk_gate' data-ref="1399dspclk_gate" data-ref-filename="1399dspclk_gate">dspclk_gate</a> = <a class="macro" href="i915_reg.h.html#3463" title="(1 &lt;&lt; 28)" data-ref="_M/VRHUNIT_CLOCK_GATE_DISABLE">VRHUNIT_CLOCK_GATE_DISABLE</a> |</td></tr>
<tr><th id="9504">9504</th><td>		<a class="macro" href="i915_reg.h.html#3494" title="(1 &lt;&lt; 3)" data-ref="_M/OVRUNIT_CLOCK_GATE_DISABLE">OVRUNIT_CLOCK_GATE_DISABLE</a> |</td></tr>
<tr><th id="9505">9505</th><td>		<a class="macro" href="i915_reg.h.html#3495" title="(1 &lt;&lt; 2)" data-ref="_M/OVCUNIT_CLOCK_GATE_DISABLE">OVCUNIT_CLOCK_GATE_DISABLE</a>;</td></tr>
<tr><th id="9506">9506</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2108" title="IS_PLATFORM(dev_priv, INTEL_GM45)" data-ref="_M/IS_GM45">IS_GM45</a>(<a class="local col8 ref" href="#1398dev_priv" title='dev_priv' data-ref="1398dev_priv" data-ref-filename="1398dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9507">9507</th><td>		<a class="local col9 ref" href="#1399dspclk_gate" title='dspclk_gate' data-ref="1399dspclk_gate" data-ref-filename="1399dspclk_gate">dspclk_gate</a> |= <a class="macro" href="i915_reg.h.html#3474" title="(1 &lt;&lt; 18)" data-ref="_M/DSSUNIT_CLOCK_GATE_DISABLE">DSSUNIT_CLOCK_GATE_DISABLE</a>;</td></tr>
<tr><th id="9508">9508</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x6200) })), (dspclk_gate))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3460" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x6200) })" data-ref="_M/DSPCLK_GATE_D">DSPCLK_GATE_D</a>, <a class="local col9 ref" href="#1399dspclk_gate" title='dspclk_gate' data-ref="1399dspclk_gate" data-ref-filename="1399dspclk_gate">dspclk_gate</a>);</td></tr>
<tr><th id="9509">9509</th><td></td></tr>
<tr><th id="9510">9510</th><td>	<i>/* WaDisableRenderCachePipelinedFlush */</i></td></tr>
<tr><th id="9511">9511</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x2120) })), (({ typeof((1 &lt;&lt; 8)) _a = ((1 &lt;&lt; 8)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9512(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9512(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9512(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9512(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9512(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9512(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2871" title="((const i915_reg_t){ .reg = (0x2120) })" data-ref="_M/CACHE_MODE_0">CACHE_MODE_0</a>,</td></tr>
<tr><th id="9512">9512</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 8)) _a = ((1 &lt;&lt; 8)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9512(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9512(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9512(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9512(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9512(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9512(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2872" title="(1 &lt;&lt; 8)" data-ref="_M/CM0_PIPELINED_RENDER_FLUSH_DISABLE">CM0_PIPELINED_RENDER_FLUSH_DISABLE</a>));</td></tr>
<tr><th id="9513">9513</th><td></td></tr>
<tr><th id="9514">9514</th><td>	<i>/* WaDisable_RenderCache_OperationalFlush:g4x */</i></td></tr>
<tr><th id="9515">9515</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x2120) })), ((({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_9515(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_9515(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9515(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9515(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9515(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_9515(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2871" title="((const i915_reg_t){ .reg = (0x2120) })" data-ref="_M/CACHE_MODE_0">CACHE_MODE_0</a>, <a class="macro" href="i915_reg.h.html#271" title="(({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_9515(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_9515(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9515(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9515(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9515(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_9515(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))" data-ref="_M/_MASKED_BIT_DISABLE">_MASKED_BIT_DISABLE</a>(<a class="macro" href="i915_reg.h.html#2889" title="(1 &lt;&lt; 0)" data-ref="_M/RC_OP_FLUSH_ENABLE">RC_OP_FLUSH_ENABLE</a>));</td></tr>
<tr><th id="9516">9516</th><td></td></tr>
<tr><th id="9517">9517</th><td>	<a class="tu ref fn" href="#g4x_disable_trickle_feed" title='g4x_disable_trickle_feed' data-use='c' data-ref="g4x_disable_trickle_feed" data-ref-filename="g4x_disable_trickle_feed">g4x_disable_trickle_feed</a>(<a class="local col8 ref" href="#1398dev_priv" title='dev_priv' data-ref="1398dev_priv" data-ref-filename="1398dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9518">9518</th><td>}</td></tr>
<tr><th id="9519">9519</th><td></td></tr>
<tr><th id="9520">9520</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="i965gm_init_clock_gating" title='i965gm_init_clock_gating' data-type='void i965gm_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="i965gm_init_clock_gating" data-ref-filename="i965gm_init_clock_gating">i965gm_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="1400dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1400dev_priv" data-ref-filename="1400dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9521">9521</th><td>{</td></tr>
<tr><th id="9522">9522</th><td>	<b>struct</b> <a class="type" href="intel_uncore.h.html#intel_uncore" title='intel_uncore' data-ref="intel_uncore" data-ref-filename="intel_uncore">intel_uncore</a> *<dfn class="local col1 decl" id="1401uncore" title='uncore' data-type='struct intel_uncore *' data-ref="1401uncore" data-ref-filename="1401uncore">uncore</dfn> = &amp;<a class="local col0 ref" href="#1400dev_priv" title='dev_priv' data-ref="1400dev_priv" data-ref-filename="1400dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>;</td></tr>
<tr><th id="9523">9523</th><td></td></tr>
<tr><th id="9524">9524</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col1 ref" href="#1401uncore" title='uncore' data-ref="1401uncore" data-ref-filename="1401uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3500" title="((const i915_reg_t){ .reg = (0x6204) })" data-ref="_M/RENCLK_GATE_D1">RENCLK_GATE_D1</a>, <a class="macro" href="i915_reg.h.html#3537" title="(1 &lt;&lt; 29)" data-ref="_M/I965_RCC_CLOCK_GATE_DISABLE">I965_RCC_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="9525">9525</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col1 ref" href="#1401uncore" title='uncore' data-ref="1401uncore" data-ref-filename="1401uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3564" title="((const i915_reg_t){ .reg = (0x6208) })" data-ref="_M/RENCLK_GATE_D2">RENCLK_GATE_D2</a>, <var>0</var>);</td></tr>
<tr><th id="9526">9526</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col1 ref" href="#1401uncore" title='uncore' data-ref="1401uncore" data-ref-filename="1401uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3460" title="((const i915_reg_t){ .reg = (((&amp;(dev_priv)-&gt;__info)-&gt;display_mmio_offset) + 0x6200) })" data-ref="_M/DSPCLK_GATE_D">DSPCLK_GATE_D</a>, <var>0</var>);</td></tr>
<tr><th id="9527">9527</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col1 ref" href="#1401uncore" title='uncore' data-ref="1401uncore" data-ref-filename="1401uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3572" title="((const i915_reg_t){ .reg = (0x6210) })" data-ref="_M/RAMCLK_GATE_D">RAMCLK_GATE_D</a>, <var>0</var>);</td></tr>
<tr><th id="9528">9528</th><td>	<a class="ref fn" href="intel_uncore.h.html#301" title='intel_uncore_write16' data-ref="intel_uncore_write16" data-ref-filename="intel_uncore_write16">intel_uncore_write16</a>(<a class="local col1 ref" href="#1401uncore" title='uncore' data-ref="1401uncore" data-ref-filename="1401uncore">uncore</a>, <a class="macro" href="i915_reg.h.html#3573" title="((const i915_reg_t){ .reg = (0x6214) })" data-ref="_M/DEUC">DEUC</a>, <var>0</var>);</td></tr>
<tr><th id="9529">9529</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col1 ref" href="#1401uncore" title='uncore' data-ref="1401uncore" data-ref-filename="1401uncore">uncore</a>,</td></tr>
<tr><th id="9530">9530</th><td>			   <a class="macro" href="i915_reg.h.html#2778" title="((const i915_reg_t){ .reg = (0x20e4) })" data-ref="_M/MI_ARB_STATE">MI_ARB_STATE</a>,</td></tr>
<tr><th id="9531">9531</th><td>			   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 2)) _a = ((1 &lt;&lt; 2)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9531(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9531(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9531(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9531(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9531(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9531(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2861" title="(1 &lt;&lt; 2)" data-ref="_M/MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE">MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE</a>));</td></tr>
<tr><th id="9532">9532</th><td></td></tr>
<tr><th id="9533">9533</th><td>	<i>/* WaDisable_RenderCache_OperationalFlush:gen4 */</i></td></tr>
<tr><th id="9534">9534</th><td>	<a class="ref fn" href="intel_uncore.h.html#302" title='intel_uncore_write' data-ref="intel_uncore_write" data-ref-filename="intel_uncore_write">intel_uncore_write</a>(<a class="local col1 ref" href="#1401uncore" title='uncore' data-ref="1401uncore" data-ref-filename="1401uncore">uncore</a>,</td></tr>
<tr><th id="9535">9535</th><td>			   <a class="macro" href="i915_reg.h.html#2871" title="((const i915_reg_t){ .reg = (0x2120) })" data-ref="_M/CACHE_MODE_0">CACHE_MODE_0</a>,</td></tr>
<tr><th id="9536">9536</th><td>			   <a class="macro" href="i915_reg.h.html#271" title="(({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_9536(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_9536(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9536(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9536(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9536(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_9536(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))" data-ref="_M/_MASKED_BIT_DISABLE">_MASKED_BIT_DISABLE</a>(<a class="macro" href="i915_reg.h.html#2889" title="(1 &lt;&lt; 0)" data-ref="_M/RC_OP_FLUSH_ENABLE">RC_OP_FLUSH_ENABLE</a>));</td></tr>
<tr><th id="9537">9537</th><td>}</td></tr>
<tr><th id="9538">9538</th><td></td></tr>
<tr><th id="9539">9539</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="i965g_init_clock_gating" title='i965g_init_clock_gating' data-type='void i965g_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="i965g_init_clock_gating" data-ref-filename="i965g_init_clock_gating">i965g_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="1402dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1402dev_priv" data-ref-filename="1402dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9540">9540</th><td>{</td></tr>
<tr><th id="9541">9541</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6204) })), ((1 &lt;&lt; 30) | (1 &lt;&lt; 29) | (1 &lt;&lt; 28) | (1 &lt;&lt; 23) | (1 &lt;&lt; 16)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3500" title="((const i915_reg_t){ .reg = (0x6204) })" data-ref="_M/RENCLK_GATE_D1">RENCLK_GATE_D1</a>, <a class="macro" href="i915_reg.h.html#3535" title="(1 &lt;&lt; 30)" data-ref="_M/I965_RCZ_CLOCK_GATE_DISABLE">I965_RCZ_CLOCK_GATE_DISABLE</a> |</td></tr>
<tr><th id="9542">9542</th><td>		   <a class="macro" href="i915_reg.h.html#3537" title="(1 &lt;&lt; 29)" data-ref="_M/I965_RCC_CLOCK_GATE_DISABLE">I965_RCC_CLOCK_GATE_DISABLE</a> |</td></tr>
<tr><th id="9543">9543</th><td>		   <a class="macro" href="i915_reg.h.html#3538" title="(1 &lt;&lt; 28)" data-ref="_M/I965_RCPB_CLOCK_GATE_DISABLE">I965_RCPB_CLOCK_GATE_DISABLE</a> |</td></tr>
<tr><th id="9544">9544</th><td>		   <a class="macro" href="i915_reg.h.html#3544" title="(1 &lt;&lt; 23)" data-ref="_M/I965_ISC_CLOCK_GATE_DISABLE">I965_ISC_CLOCK_GATE_DISABLE</a> |</td></tr>
<tr><th id="9545">9545</th><td>		   <a class="macro" href="i915_reg.h.html#3550" title="(1 &lt;&lt; 16)" data-ref="_M/I965_FBC_CLOCK_GATE_DISABLE">I965_FBC_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="9546">9546</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6208) })), (0))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3564" title="((const i915_reg_t){ .reg = (0x6208) })" data-ref="_M/RENCLK_GATE_D2">RENCLK_GATE_D2</a>, <var>0</var>);</td></tr>
<tr><th id="9547">9547</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20e4) })), (({ typeof((1 &lt;&lt; 2)) _a = ((1 &lt;&lt; 2)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9548(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9548(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9548(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9548(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9548(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9548(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2778" title="((const i915_reg_t){ .reg = (0x20e4) })" data-ref="_M/MI_ARB_STATE">MI_ARB_STATE</a>,</td></tr>
<tr><th id="9548">9548</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 2)) _a = ((1 &lt;&lt; 2)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9548(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9548(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9548(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9548(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9548(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9548(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2861" title="(1 &lt;&lt; 2)" data-ref="_M/MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE">MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE</a>));</td></tr>
<tr><th id="9549">9549</th><td></td></tr>
<tr><th id="9550">9550</th><td>	<i>/* WaDisable_RenderCache_OperationalFlush:gen4 */</i></td></tr>
<tr><th id="9551">9551</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x2120) })), ((({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_9551(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_9551(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9551(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9551(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9551(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_9551(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2871" title="((const i915_reg_t){ .reg = (0x2120) })" data-ref="_M/CACHE_MODE_0">CACHE_MODE_0</a>, <a class="macro" href="i915_reg.h.html#271" title="(({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_9551(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_9551(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9551(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9551(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9551(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_9551(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))" data-ref="_M/_MASKED_BIT_DISABLE">_MASKED_BIT_DISABLE</a>(<a class="macro" href="i915_reg.h.html#2889" title="(1 &lt;&lt; 0)" data-ref="_M/RC_OP_FLUSH_ENABLE">RC_OP_FLUSH_ENABLE</a>));</td></tr>
<tr><th id="9552">9552</th><td>}</td></tr>
<tr><th id="9553">9553</th><td></td></tr>
<tr><th id="9554">9554</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="gen3_init_clock_gating" title='gen3_init_clock_gating' data-type='void gen3_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="gen3_init_clock_gating" data-ref-filename="gen3_init_clock_gating">gen3_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col3 decl" id="1403dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1403dev_priv" data-ref-filename="1403dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9555">9555</th><td>{</td></tr>
<tr><th id="9556">9556</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="1404dstate" title='dstate' data-type='u32' data-ref="1404dstate" data-ref-filename="1404dstate">dstate</dfn> = <a class="macro" href="i915_drv.h.html#2762" title="intel_uncore_read(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6104) })))" data-ref="_M/I915_READ">I915_READ</a>(<a class="macro" href="i915_reg.h.html#3455" title="((const i915_reg_t){ .reg = (0x6104) })" data-ref="_M/D_STATE">D_STATE</a>);</td></tr>
<tr><th id="9557">9557</th><td></td></tr>
<tr><th id="9558">9558</th><td>	<a class="local col4 ref" href="#1404dstate" title='dstate' data-ref="1404dstate" data-ref-filename="1404dstate">dstate</a> |= <a class="macro" href="i915_reg.h.html#3457" title="(1 &lt;&lt; 3)" data-ref="_M/DSTATE_PLL_D3_OFF">DSTATE_PLL_D3_OFF</a> | <a class="macro" href="i915_reg.h.html#3458" title="(1 &lt;&lt; 1)" data-ref="_M/DSTATE_GFX_CLOCK_GATING">DSTATE_GFX_CLOCK_GATING</a> |</td></tr>
<tr><th id="9559">9559</th><td>		<a class="macro" href="i915_reg.h.html#3459" title="(1 &lt;&lt; 0)" data-ref="_M/DSTATE_DOT_CLOCK_GATING">DSTATE_DOT_CLOCK_GATING</a>;</td></tr>
<tr><th id="9560">9560</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6104) })), (dstate))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3455" title="((const i915_reg_t){ .reg = (0x6104) })" data-ref="_M/D_STATE">D_STATE</a>, <a class="local col4 ref" href="#1404dstate" title='dstate' data-ref="1404dstate" data-ref-filename="1404dstate">dstate</a>);</td></tr>
<tr><th id="9561">9561</th><td></td></tr>
<tr><th id="9562">9562</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2110" title="IS_PLATFORM(dev_priv, INTEL_PINEVIEW)" data-ref="_M/IS_PINEVIEW">IS_PINEVIEW</a>(<a class="local col3 ref" href="#1403dev_priv" title='dev_priv' data-ref="1403dev_priv" data-ref-filename="1403dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9563">9563</th><td>		<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x21d0) })), (({ typeof((1 &lt;&lt; 3)) _a = ((1 &lt;&lt; 3)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9563(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9563(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9563(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9563(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9563(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9563(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2883" title="((const i915_reg_t){ .reg = (0x21d0) })" data-ref="_M/ECOSKPD">ECOSKPD</a>, <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 3)) _a = ((1 &lt;&lt; 3)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9563(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9563(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9563(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9563(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9563(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9563(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2885" title="(1 &lt;&lt; 3)" data-ref="_M/ECO_GATING_CX_ONLY">ECO_GATING_CX_ONLY</a>));</td></tr>
<tr><th id="9564">9564</th><td></td></tr>
<tr><th id="9565">9565</th><td>	<i>/* IIR "flip pending" means done if this bit is set */</i></td></tr>
<tr><th id="9566">9566</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x21d0) })), ((({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_9566(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_9566(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9566(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9566(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9566(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_9566(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2883" title="((const i915_reg_t){ .reg = (0x21d0) })" data-ref="_M/ECOSKPD">ECOSKPD</a>, <a class="macro" href="i915_reg.h.html#271" title="(({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_9566(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_9566(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9566(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9566(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9566(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_9566(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))" data-ref="_M/_MASKED_BIT_DISABLE">_MASKED_BIT_DISABLE</a>(<a class="macro" href="i915_reg.h.html#2886" title="(1 &lt;&lt; 0)" data-ref="_M/ECO_FLIP_DONE">ECO_FLIP_DONE</a>));</td></tr>
<tr><th id="9567">9567</th><td></td></tr>
<tr><th id="9568">9568</th><td>	<i>/* interrupts should cause a wake up from C3 */</i></td></tr>
<tr><th id="9569">9569</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20c0) })), (({ typeof((1 &lt;&lt; 11)) _a = ((1 &lt;&lt; 11)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9569(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9569(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9569(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9569(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9569(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9569(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2755" title="((const i915_reg_t){ .reg = (0x20c0) })" data-ref="_M/INSTPM">INSTPM</a>, <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 11)) _a = ((1 &lt;&lt; 11)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9569(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9569(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9569(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9569(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9569(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9569(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2757" title="(1 &lt;&lt; 11)" data-ref="_M/INSTPM_AGPBUSY_INT_EN">INSTPM_AGPBUSY_INT_EN</a>));</td></tr>
<tr><th id="9570">9570</th><td></td></tr>
<tr><th id="9571">9571</th><td>	<i>/* On GEN3 we really need to make sure the ARB C3 LP bit is set */</i></td></tr>
<tr><th id="9572">9572</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20e4) })), (({ typeof((1 &lt;&lt; 11)) _a = ((1 &lt;&lt; 11)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9572(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9572(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9572(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9572(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9572(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9572(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2778" title="((const i915_reg_t){ .reg = (0x20e4) })" data-ref="_M/MI_ARB_STATE">MI_ARB_STATE</a>, <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 11)) _a = ((1 &lt;&lt; 11)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9572(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9572(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9572(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9572(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9572(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9572(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2829" title="(1 &lt;&lt; 11)" data-ref="_M/MI_ARB_C3_LP_WRITE_ENABLE">MI_ARB_C3_LP_WRITE_ENABLE</a>));</td></tr>
<tr><th id="9573">9573</th><td></td></tr>
<tr><th id="9574">9574</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20e4) })), (({ typeof((1 &lt;&lt; 2)) _a = ((1 &lt;&lt; 2)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9575(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9575(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9575(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9575(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9575(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9575(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2778" title="((const i915_reg_t){ .reg = (0x20e4) })" data-ref="_M/MI_ARB_STATE">MI_ARB_STATE</a>,</td></tr>
<tr><th id="9575">9575</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 2)) _a = ((1 &lt;&lt; 2)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9575(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9575(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9575(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9575(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9575(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9575(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2861" title="(1 &lt;&lt; 2)" data-ref="_M/MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE">MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE</a>));</td></tr>
<tr><th id="9576">9576</th><td>}</td></tr>
<tr><th id="9577">9577</th><td></td></tr>
<tr><th id="9578">9578</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="i85x_init_clock_gating" title='i85x_init_clock_gating' data-type='void i85x_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="i85x_init_clock_gating" data-ref-filename="i85x_init_clock_gating">i85x_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="1405dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1405dev_priv" data-ref-filename="1405dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9579">9579</th><td>{</td></tr>
<tr><th id="9580">9580</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x6204) })), ((1 &lt;&lt; 0)))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#3500" title="((const i915_reg_t){ .reg = (0x6204) })" data-ref="_M/RENCLK_GATE_D1">RENCLK_GATE_D1</a>, <a class="macro" href="i915_reg.h.html#3516" title="(1 &lt;&lt; 0)" data-ref="_M/SV_CLOCK_GATE_DISABLE">SV_CLOCK_GATE_DISABLE</a>);</td></tr>
<tr><th id="9581">9581</th><td></td></tr>
<tr><th id="9582">9582</th><td>	<i>/* interrupts should cause a wake up from C3 */</i></td></tr>
<tr><th id="9583">9583</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20e4) })), (({ typeof((1 &lt;&lt; 1)) _a = ((1 &lt;&lt; 1)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9583(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9583(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9583(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9583(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9583(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9583(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); }) | (({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_9584(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_9584(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9584(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9584(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9584(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_9584(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2867" title="((const i915_reg_t){ .reg = (0x20e4) })" data-ref="_M/MI_STATE">MI_STATE</a>, <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 1)) _a = ((1 &lt;&lt; 1)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9583(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9583(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9583(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9583(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9583(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9583(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2868" title="(1 &lt;&lt; 1)" data-ref="_M/MI_AGPBUSY_INT_EN">MI_AGPBUSY_INT_EN</a>) |</td></tr>
<tr><th id="9584">9584</th><td>		   <a class="macro" href="i915_reg.h.html#271" title="(({ if (__builtin_constant_p(((1 &lt;&lt; 0)))) do { extern void __compiletime_assert_9584(void) ; if (!(!(((((1 &lt;&lt; 0))) &amp; 0xffff0000)))) __compiletime_assert_9584(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9584(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9584(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 0))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9584(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 0)))))) __compiletime_assert_9584(); } while (0); ((((1 &lt;&lt; 0))) &lt;&lt; 16 | (0)); }))" data-ref="_M/_MASKED_BIT_DISABLE">_MASKED_BIT_DISABLE</a>(<a class="macro" href="i915_reg.h.html#2869" title="(1 &lt;&lt; 0)" data-ref="_M/MI_AGPBUSY_830_MODE">MI_AGPBUSY_830_MODE</a>));</td></tr>
<tr><th id="9585">9585</th><td></td></tr>
<tr><th id="9586">9586</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20cc) })), (({ typeof((1 &lt;&lt; 2)) _a = ((1 &lt;&lt; 2)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9587(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9587(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9587(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9587(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9587(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9587(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2764" title="((const i915_reg_t){ .reg = (0x20cc) })" data-ref="_M/MEM_MODE">MEM_MODE</a>,</td></tr>
<tr><th id="9587">9587</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 2)) _a = ((1 &lt;&lt; 2)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9587(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9587(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9587(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9587(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9587(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9587(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2767" title="(1 &lt;&lt; 2)" data-ref="_M/MEM_DISPLAY_TRICKLE_FEED_DISABLE">MEM_DISPLAY_TRICKLE_FEED_DISABLE</a>));</td></tr>
<tr><th id="9588">9588</th><td>}</td></tr>
<tr><th id="9589">9589</th><td></td></tr>
<tr><th id="9590">9590</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="i830_init_clock_gating" title='i830_init_clock_gating' data-type='void i830_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="i830_init_clock_gating" data-ref-filename="i830_init_clock_gating">i830_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1406dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1406dev_priv" data-ref-filename="1406dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9591">9591</th><td>{</td></tr>
<tr><th id="9592">9592</th><td>	<a class="macro" href="i915_drv.h.html#2763" title="intel_uncore_write(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x20cc) })), (({ typeof((1 &lt;&lt; 2)) _a = ((1 &lt;&lt; 2)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9593(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9593(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9593(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9593(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9593(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9593(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); }) | ({ typeof((1 &lt;&lt; 3)) _a = ((1 &lt;&lt; 3)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9594(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9594(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9594(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9594(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9594(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9594(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE">I915_WRITE</a>(<a class="macro" href="i915_reg.h.html#2764" title="((const i915_reg_t){ .reg = (0x20cc) })" data-ref="_M/MEM_MODE">MEM_MODE</a>,</td></tr>
<tr><th id="9593">9593</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 2)) _a = ((1 &lt;&lt; 2)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9593(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9593(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9593(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9593(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9593(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9593(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2766" title="(1 &lt;&lt; 2)" data-ref="_M/MEM_DISPLAY_A_TRICKLE_FEED_DISABLE">MEM_DISPLAY_A_TRICKLE_FEED_DISABLE</a>) |</td></tr>
<tr><th id="9594">9594</th><td>		   <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 3)) _a = ((1 &lt;&lt; 3)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9594(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9594(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9594(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9594(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9594(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9594(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#2765" title="(1 &lt;&lt; 3)" data-ref="_M/MEM_DISPLAY_B_TRICKLE_FEED_DISABLE">MEM_DISPLAY_B_TRICKLE_FEED_DISABLE</a>));</td></tr>
<tr><th id="9595">9595</th><td>}</td></tr>
<tr><th id="9596">9596</th><td></td></tr>
<tr><th id="9597">9597</th><td><em>void</em> <dfn class="decl def fn" id="intel_init_clock_gating" title='intel_init_clock_gating' data-ref="intel_init_clock_gating" data-ref-filename="intel_init_clock_gating">intel_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col7 decl" id="1407dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1407dev_priv" data-ref-filename="1407dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9598">9598</th><td>{</td></tr>
<tr><th id="9599">9599</th><td>	<a class="local col7 ref" href="#1407dev_priv" title='dev_priv' data-ref="1407dev_priv" data-ref-filename="1407dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a>(<a class="local col7 ref" href="#1407dev_priv" title='dev_priv' data-ref="1407dev_priv" data-ref-filename="1407dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9600">9600</th><td>}</td></tr>
<tr><th id="9601">9601</th><td></td></tr>
<tr><th id="9602">9602</th><td><em>void</em> <dfn class="decl def fn" id="intel_suspend_hw" title='intel_suspend_hw' data-ref="intel_suspend_hw" data-ref-filename="intel_suspend_hw">intel_suspend_hw</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="1408dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1408dev_priv" data-ref-filename="1408dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9603">9603</th><td>{</td></tr>
<tr><th id="9604">9604</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2372" title="(((dev_priv)-&gt;pch_type) == PCH_LPT)" data-ref="_M/HAS_PCH_LPT">HAS_PCH_LPT</a>(<a class="local col8 ref" href="#1408dev_priv" title='dev_priv' data-ref="1408dev_priv" data-ref-filename="1408dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9605">9605</th><td>		<a class="tu ref fn" href="#lpt_suspend_hw" title='lpt_suspend_hw' data-use='c' data-ref="lpt_suspend_hw" data-ref-filename="lpt_suspend_hw">lpt_suspend_hw</a>(<a class="local col8 ref" href="#1408dev_priv" title='dev_priv' data-ref="1408dev_priv" data-ref-filename="1408dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9606">9606</th><td>}</td></tr>
<tr><th id="9607">9607</th><td></td></tr>
<tr><th id="9608">9608</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="nop_init_clock_gating" title='nop_init_clock_gating' data-type='void nop_init_clock_gating(struct drm_i915_private * dev_priv)' data-ref="nop_init_clock_gating" data-ref-filename="nop_init_clock_gating">nop_init_clock_gating</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="1409dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1409dev_priv" data-ref-filename="1409dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9609">9609</th><td>{</td></tr>
<tr><th id="9610">9610</th><td>	<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;No clock gating settings or workarounds applied.\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"No clock gating settings or workarounds applied.\n"</q>);</td></tr>
<tr><th id="9611">9611</th><td>}</td></tr>
<tr><th id="9612">9612</th><td></td></tr>
<tr><th id="9613">9613</th><td><i class="doc">/**</i></td></tr>
<tr><th id="9614">9614</th><td><i class="doc"> * intel_init_clock_gating_hooks - setup the clock gating hooks</i></td></tr>
<tr><th id="9615">9615</th><td><i class="doc"> * <span class="command">@dev</span>_<span class="verb">priv: device private</span></i></td></tr>
<tr><th id="9616">9616</th><td><i class="doc"> *</i></td></tr>
<tr><th id="9617">9617</th><td><i class="doc"> * Setup the hooks that configure which clocks of a given platform can be</i></td></tr>
<tr><th id="9618">9618</th><td><i class="doc"> * gated and also apply various GT and display specific workarounds for these</i></td></tr>
<tr><th id="9619">9619</th><td><i class="doc"> * platforms. Note that some GT specific workarounds are applied separately</i></td></tr>
<tr><th id="9620">9620</th><td><i class="doc"> * when GPU contexts or batchbuffers start their execution.</i></td></tr>
<tr><th id="9621">9621</th><td><i class="doc"> */</i></td></tr>
<tr><th id="9622">9622</th><td><em>void</em> <dfn class="decl def fn" id="intel_init_clock_gating_hooks" title='intel_init_clock_gating_hooks' data-ref="intel_init_clock_gating_hooks" data-ref-filename="intel_init_clock_gating_hooks">intel_init_clock_gating_hooks</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="1410dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9623">9623</th><td>{</td></tr>
<tr><th id="9624">9624</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(11))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (11))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>, <var>11</var>))</td></tr>
<tr><th id="9625">9625</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#icl_init_clock_gating" title='icl_init_clock_gating' data-use='r' data-ref="icl_init_clock_gating" data-ref-filename="icl_init_clock_gating">icl_init_clock_gating</a>;</td></tr>
<tr><th id="9626">9626</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2127" title="IS_PLATFORM(dev_priv, INTEL_CANNONLAKE)" data-ref="_M/IS_CANNONLAKE">IS_CANNONLAKE</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9627">9627</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#cnl_init_clock_gating" title='cnl_init_clock_gating' data-use='r' data-ref="cnl_init_clock_gating" data-ref-filename="cnl_init_clock_gating">cnl_init_clock_gating</a>;</td></tr>
<tr><th id="9628">9628</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2126" title="IS_PLATFORM(dev_priv, INTEL_COFFEELAKE)" data-ref="_M/IS_COFFEELAKE">IS_COFFEELAKE</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9629">9629</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#cfl_init_clock_gating" title='cfl_init_clock_gating' data-use='r' data-ref="cfl_init_clock_gating" data-ref-filename="cfl_init_clock_gating">cfl_init_clock_gating</a>;</td></tr>
<tr><th id="9630">9630</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2122" title="IS_PLATFORM(dev_priv, INTEL_SKYLAKE)" data-ref="_M/IS_SKYLAKE">IS_SKYLAKE</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9631">9631</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#skl_init_clock_gating" title='skl_init_clock_gating' data-use='r' data-ref="skl_init_clock_gating" data-ref-filename="skl_init_clock_gating">skl_init_clock_gating</a>;</td></tr>
<tr><th id="9632">9632</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2124" title="IS_PLATFORM(dev_priv, INTEL_KABYLAKE)" data-ref="_M/IS_KABYLAKE">IS_KABYLAKE</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9633">9633</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#kbl_init_clock_gating" title='kbl_init_clock_gating' data-use='r' data-ref="kbl_init_clock_gating" data-ref-filename="kbl_init_clock_gating">kbl_init_clock_gating</a>;</td></tr>
<tr><th id="9634">9634</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2123" title="IS_PLATFORM(dev_priv, INTEL_BROXTON)" data-ref="_M/IS_BROXTON">IS_BROXTON</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9635">9635</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#bxt_init_clock_gating" title='bxt_init_clock_gating' data-use='r' data-ref="bxt_init_clock_gating" data-ref-filename="bxt_init_clock_gating">bxt_init_clock_gating</a>;</td></tr>
<tr><th id="9636">9636</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2125" title="IS_PLATFORM(dev_priv, INTEL_GEMINILAKE)" data-ref="_M/IS_GEMINILAKE">IS_GEMINILAKE</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9637">9637</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#glk_init_clock_gating" title='glk_init_clock_gating' data-use='r' data-ref="glk_init_clock_gating" data-ref-filename="glk_init_clock_gating">glk_init_clock_gating</a>;</td></tr>
<tr><th id="9638">9638</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9639">9639</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#bdw_init_clock_gating" title='bdw_init_clock_gating' data-use='r' data-ref="bdw_init_clock_gating" data-ref-filename="bdw_init_clock_gating">bdw_init_clock_gating</a>;</td></tr>
<tr><th id="9640">9640</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9641">9641</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#chv_init_clock_gating" title='chv_init_clock_gating' data-use='r' data-ref="chv_init_clock_gating" data-ref-filename="chv_init_clock_gating">chv_init_clock_gating</a>;</td></tr>
<tr><th id="9642">9642</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2120" title="IS_PLATFORM(dev_priv, INTEL_HASWELL)" data-ref="_M/IS_HASWELL">IS_HASWELL</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9643">9643</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#hsw_init_clock_gating" title='hsw_init_clock_gating' data-use='r' data-ref="hsw_init_clock_gating" data-ref-filename="hsw_init_clock_gating">hsw_init_clock_gating</a>;</td></tr>
<tr><th id="9644">9644</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2115" title="IS_PLATFORM(dev_priv, INTEL_IVYBRIDGE)" data-ref="_M/IS_IVYBRIDGE">IS_IVYBRIDGE</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9645">9645</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#ivb_init_clock_gating" title='ivb_init_clock_gating' data-use='r' data-ref="ivb_init_clock_gating" data-ref-filename="ivb_init_clock_gating">ivb_init_clock_gating</a>;</td></tr>
<tr><th id="9646">9646</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9647">9647</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#vlv_init_clock_gating" title='vlv_init_clock_gating' data-use='r' data-ref="vlv_init_clock_gating" data-ref-filename="vlv_init_clock_gating">vlv_init_clock_gating</a>;</td></tr>
<tr><th id="9648">9648</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(6))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (6))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>, <var>6</var>))</td></tr>
<tr><th id="9649">9649</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#gen6_init_clock_gating" title='gen6_init_clock_gating' data-use='r' data-ref="gen6_init_clock_gating" data-ref-filename="gen6_init_clock_gating">gen6_init_clock_gating</a>;</td></tr>
<tr><th id="9650">9650</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(5))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (5))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>, <var>5</var>))</td></tr>
<tr><th id="9651">9651</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#ilk_init_clock_gating" title='ilk_init_clock_gating' data-use='r' data-ref="ilk_init_clock_gating" data-ref-filename="ilk_init_clock_gating">ilk_init_clock_gating</a>;</td></tr>
<tr><th id="9652">9652</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2109" title="(IS_PLATFORM(dev_priv, INTEL_G45) || IS_PLATFORM(dev_priv, INTEL_GM45))" data-ref="_M/IS_G4X">IS_G4X</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9653">9653</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#g4x_init_clock_gating" title='g4x_init_clock_gating' data-use='r' data-ref="g4x_init_clock_gating" data-ref-filename="g4x_init_clock_gating">g4x_init_clock_gating</a>;</td></tr>
<tr><th id="9654">9654</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2106" title="IS_PLATFORM(dev_priv, INTEL_I965GM)" data-ref="_M/IS_I965GM">IS_I965GM</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9655">9655</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#i965gm_init_clock_gating" title='i965gm_init_clock_gating' data-use='r' data-ref="i965gm_init_clock_gating" data-ref-filename="i965gm_init_clock_gating">i965gm_init_clock_gating</a>;</td></tr>
<tr><th id="9656">9656</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2105" title="IS_PLATFORM(dev_priv, INTEL_I965G)" data-ref="_M/IS_I965G">IS_I965G</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9657">9657</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#i965g_init_clock_gating" title='i965g_init_clock_gating' data-use='r' data-ref="i965g_init_clock_gating" data-ref-filename="i965g_init_clock_gating">i965g_init_clock_gating</a>;</td></tr>
<tr><th id="9658">9658</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(3))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (3))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>, <var>3</var>))</td></tr>
<tr><th id="9659">9659</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#gen3_init_clock_gating" title='gen3_init_clock_gating' data-use='r' data-ref="gen3_init_clock_gating" data-ref-filename="gen3_init_clock_gating">gen3_init_clock_gating</a>;</td></tr>
<tr><th id="9660">9660</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2099" title="IS_PLATFORM(dev_priv, INTEL_I85X)" data-ref="_M/IS_I85X">IS_I85X</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2100" title="IS_PLATFORM(dev_priv, INTEL_I865G)" data-ref="_M/IS_I865G">IS_I865G</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9661">9661</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#i85x_init_clock_gating" title='i85x_init_clock_gating' data-use='r' data-ref="i85x_init_clock_gating" data-ref-filename="i85x_init_clock_gating">i85x_init_clock_gating</a>;</td></tr>
<tr><th id="9662">9662</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(2))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (2))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>, <var>2</var>))</td></tr>
<tr><th id="9663">9663</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#i830_init_clock_gating" title='i830_init_clock_gating' data-use='r' data-ref="i830_init_clock_gating" data-ref-filename="i830_init_clock_gating">i830_init_clock_gating</a>;</td></tr>
<tr><th id="9664">9664</th><td>	<b>else</b> {</td></tr>
<tr><th id="9665">9665</th><td>		<a class="macro" href="i915_utils.h.html#49" title="({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;Missing case (%s == %ld)\n&quot;, &quot;((&amp;(dev_priv)-&gt;__runtime)-&gt;device_id)&quot;, (long)(((&amp;(dev_priv)-&gt;__runtime)-&gt;device_id))); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (9665), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (503)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/MISSING_CASE">MISSING_CASE</a>(<a class="macro" href="i915_drv.h.html#2007" title="((&amp;(dev_priv)-&gt;__runtime)-&gt;device_id)" data-ref="_M/INTEL_DEVID">INTEL_DEVID</a>(<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>));</td></tr>
<tr><th id="9666">9666</th><td>		<a class="local col0 ref" href="#1410dev_priv" title='dev_priv' data-ref="1410dev_priv" data-ref-filename="1410dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::init_clock_gating" title='drm_i915_display_funcs::init_clock_gating' data-ref="drm_i915_display_funcs::init_clock_gating" data-ref-filename="drm_i915_display_funcs..init_clock_gating">init_clock_gating</a> = <a class="tu ref fn" href="#nop_init_clock_gating" title='nop_init_clock_gating' data-use='r' data-ref="nop_init_clock_gating" data-ref-filename="nop_init_clock_gating">nop_init_clock_gating</a>;</td></tr>
<tr><th id="9667">9667</th><td>	}</td></tr>
<tr><th id="9668">9668</th><td>}</td></tr>
<tr><th id="9669">9669</th><td></td></tr>
<tr><th id="9670">9670</th><td><i>/* Set up chip specific power management-related functions */</i></td></tr>
<tr><th id="9671">9671</th><td><em>void</em> <dfn class="decl def fn" id="intel_init_pm" title='intel_init_pm' data-ref="intel_init_pm" data-ref-filename="intel_init_pm">intel_init_pm</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="1411dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9672">9672</th><td>{</td></tr>
<tr><th id="9673">9673</th><td>	<i>/* For cxsr */</i></td></tr>
<tr><th id="9674">9674</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2110" title="IS_PLATFORM(dev_priv, INTEL_PINEVIEW)" data-ref="_M/IS_PINEVIEW">IS_PINEVIEW</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9675">9675</th><td>		<a class="tu ref fn" href="#i915_pineview_get_mem_freq" title='i915_pineview_get_mem_freq' data-use='c' data-ref="i915_pineview_get_mem_freq" data-ref-filename="i915_pineview_get_mem_freq">i915_pineview_get_mem_freq</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9676">9676</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(5))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (5))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>, <var>5</var>))</td></tr>
<tr><th id="9677">9677</th><td>		<a class="tu ref fn" href="#i915_ironlake_get_mem_freq" title='i915_ironlake_get_mem_freq' data-use='c' data-ref="i915_ironlake_get_mem_freq" data-ref-filename="i915_ironlake_get_mem_freq">i915_ironlake_get_mem_freq</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9678">9678</th><td></td></tr>
<tr><th id="9679">9679</th><td>	<i>/* For FIFO watermark updates */</i></td></tr>
<tr><th id="9680">9680</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>) &gt;= <var>9</var>) {</td></tr>
<tr><th id="9681">9681</th><td>		<a class="tu ref fn" href="#skl_setup_wm_latency" title='skl_setup_wm_latency' data-use='c' data-ref="skl_setup_wm_latency" data-ref-filename="skl_setup_wm_latency">skl_setup_wm_latency</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9682">9682</th><td>		<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::initial_watermarks" title='drm_i915_display_funcs::initial_watermarks' data-ref="drm_i915_display_funcs::initial_watermarks" data-ref-filename="drm_i915_display_funcs..initial_watermarks">initial_watermarks</a> = <a class="tu ref fn" href="#skl_initial_wm" title='skl_initial_wm' data-use='r' data-ref="skl_initial_wm" data-ref-filename="skl_initial_wm">skl_initial_wm</a>;</td></tr>
<tr><th id="9683">9683</th><td>		<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::atomic_update_watermarks" title='drm_i915_display_funcs::atomic_update_watermarks' data-ref="drm_i915_display_funcs::atomic_update_watermarks" data-ref-filename="drm_i915_display_funcs..atomic_update_watermarks">atomic_update_watermarks</a> = <a class="tu ref fn" href="#skl_atomic_update_crtc_wm" title='skl_atomic_update_crtc_wm' data-use='r' data-ref="skl_atomic_update_crtc_wm" data-ref-filename="skl_atomic_update_crtc_wm">skl_atomic_update_crtc_wm</a>;</td></tr>
<tr><th id="9684">9684</th><td>		<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::compute_global_watermarks" title='drm_i915_display_funcs::compute_global_watermarks' data-ref="drm_i915_display_funcs::compute_global_watermarks" data-ref-filename="drm_i915_display_funcs..compute_global_watermarks">compute_global_watermarks</a> = <a class="tu ref fn" href="#skl_compute_wm" title='skl_compute_wm' data-use='r' data-ref="skl_compute_wm" data-ref-filename="skl_compute_wm">skl_compute_wm</a>;</td></tr>
<tr><th id="9685">9685</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2382" title="(((dev_priv)-&gt;pch_type) != PCH_NONE)" data-ref="_M/HAS_PCH_SPLIT">HAS_PCH_SPLIT</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="9686">9686</th><td>		<a class="tu ref fn" href="#ilk_setup_wm_latency" title='ilk_setup_wm_latency' data-use='c' data-ref="ilk_setup_wm_latency" data-ref-filename="ilk_setup_wm_latency">ilk_setup_wm_latency</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9687">9687</th><td></td></tr>
<tr><th id="9688">9688</th><td>		<b>if</b> ((<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(5))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (5))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>, <var>5</var>) &amp;&amp; <a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>[<var>1</var>] &amp;&amp;</td></tr>
<tr><th id="9689">9689</th><td>		     <a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::spr_latency" title='drm_i915_private::(anonymous struct)::spr_latency' data-ref="drm_i915_private::(anonymous)::spr_latency" data-ref-filename="drm_i915_private..(anonymous)..spr_latency">spr_latency</a>[<var>1</var>] &amp;&amp; <a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::cur_latency" title='drm_i915_private::(anonymous struct)::cur_latency' data-ref="drm_i915_private::(anonymous)::cur_latency" data-ref-filename="drm_i915_private..(anonymous)..cur_latency">cur_latency</a>[<var>1</var>]) ||</td></tr>
<tr><th id="9690">9690</th><td>		    (!<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(5))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (5))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>, <var>5</var>) &amp;&amp; <a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::pri_latency" title='drm_i915_private::(anonymous struct)::pri_latency' data-ref="drm_i915_private::(anonymous)::pri_latency" data-ref-filename="drm_i915_private..(anonymous)..pri_latency">pri_latency</a>[<var>0</var>] &amp;&amp;</td></tr>
<tr><th id="9691">9691</th><td>		     <a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::spr_latency" title='drm_i915_private::(anonymous struct)::spr_latency' data-ref="drm_i915_private::(anonymous)::spr_latency" data-ref-filename="drm_i915_private..(anonymous)..spr_latency">spr_latency</a>[<var>0</var>] &amp;&amp; <a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::wm" title='drm_i915_private::wm' data-ref="drm_i915_private::wm" data-ref-filename="drm_i915_private..wm">wm</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_private::(anonymous)::cur_latency" title='drm_i915_private::(anonymous struct)::cur_latency' data-ref="drm_i915_private::(anonymous)::cur_latency" data-ref-filename="drm_i915_private..(anonymous)..cur_latency">cur_latency</a>[<var>0</var>])) {</td></tr>
<tr><th id="9692">9692</th><td>			<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::compute_pipe_wm" title='drm_i915_display_funcs::compute_pipe_wm' data-ref="drm_i915_display_funcs::compute_pipe_wm" data-ref-filename="drm_i915_display_funcs..compute_pipe_wm">compute_pipe_wm</a> = <a class="tu ref fn" href="#ilk_compute_pipe_wm" title='ilk_compute_pipe_wm' data-use='r' data-ref="ilk_compute_pipe_wm" data-ref-filename="ilk_compute_pipe_wm">ilk_compute_pipe_wm</a>;</td></tr>
<tr><th id="9693">9693</th><td>			<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::compute_intermediate_wm" title='drm_i915_display_funcs::compute_intermediate_wm' data-ref="drm_i915_display_funcs::compute_intermediate_wm" data-ref-filename="drm_i915_display_funcs..compute_intermediate_wm">compute_intermediate_wm</a> =</td></tr>
<tr><th id="9694">9694</th><td>				<a class="tu ref fn" href="#ilk_compute_intermediate_wm" title='ilk_compute_intermediate_wm' data-use='r' data-ref="ilk_compute_intermediate_wm" data-ref-filename="ilk_compute_intermediate_wm">ilk_compute_intermediate_wm</a>;</td></tr>
<tr><th id="9695">9695</th><td>			<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::initial_watermarks" title='drm_i915_display_funcs::initial_watermarks' data-ref="drm_i915_display_funcs::initial_watermarks" data-ref-filename="drm_i915_display_funcs..initial_watermarks">initial_watermarks</a> =</td></tr>
<tr><th id="9696">9696</th><td>				<a class="tu ref fn" href="#ilk_initial_watermarks" title='ilk_initial_watermarks' data-use='r' data-ref="ilk_initial_watermarks" data-ref-filename="ilk_initial_watermarks">ilk_initial_watermarks</a>;</td></tr>
<tr><th id="9697">9697</th><td>			<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::optimize_watermarks" title='drm_i915_display_funcs::optimize_watermarks' data-ref="drm_i915_display_funcs::optimize_watermarks" data-ref-filename="drm_i915_display_funcs..optimize_watermarks">optimize_watermarks</a> =</td></tr>
<tr><th id="9698">9698</th><td>				<a class="tu ref fn" href="#ilk_optimize_watermarks" title='ilk_optimize_watermarks' data-use='r' data-ref="ilk_optimize_watermarks" data-ref-filename="ilk_optimize_watermarks">ilk_optimize_watermarks</a>;</td></tr>
<tr><th id="9699">9699</th><td>		} <b>else</b> {</td></tr>
<tr><th id="9700">9700</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Failed to read display plane latency. &quot; &quot;Disable CxSR\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Failed to read display plane latency. "</q></td></tr>
<tr><th id="9701">9701</th><td>				      <q>"Disable CxSR\n"</q>);</td></tr>
<tr><th id="9702">9702</th><td>		}</td></tr>
<tr><th id="9703">9703</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="9704">9704</th><td>		<a class="tu ref fn" href="#vlv_setup_wm_latency" title='vlv_setup_wm_latency' data-use='c' data-ref="vlv_setup_wm_latency" data-ref-filename="vlv_setup_wm_latency">vlv_setup_wm_latency</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9705">9705</th><td>		<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::compute_pipe_wm" title='drm_i915_display_funcs::compute_pipe_wm' data-ref="drm_i915_display_funcs::compute_pipe_wm" data-ref-filename="drm_i915_display_funcs..compute_pipe_wm">compute_pipe_wm</a> = <a class="tu ref fn" href="#vlv_compute_pipe_wm" title='vlv_compute_pipe_wm' data-use='r' data-ref="vlv_compute_pipe_wm" data-ref-filename="vlv_compute_pipe_wm">vlv_compute_pipe_wm</a>;</td></tr>
<tr><th id="9706">9706</th><td>		<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::compute_intermediate_wm" title='drm_i915_display_funcs::compute_intermediate_wm' data-ref="drm_i915_display_funcs::compute_intermediate_wm" data-ref-filename="drm_i915_display_funcs..compute_intermediate_wm">compute_intermediate_wm</a> = <a class="tu ref fn" href="#vlv_compute_intermediate_wm" title='vlv_compute_intermediate_wm' data-use='r' data-ref="vlv_compute_intermediate_wm" data-ref-filename="vlv_compute_intermediate_wm">vlv_compute_intermediate_wm</a>;</td></tr>
<tr><th id="9707">9707</th><td>		<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::initial_watermarks" title='drm_i915_display_funcs::initial_watermarks' data-ref="drm_i915_display_funcs::initial_watermarks" data-ref-filename="drm_i915_display_funcs..initial_watermarks">initial_watermarks</a> = <a class="tu ref fn" href="#vlv_initial_watermarks" title='vlv_initial_watermarks' data-use='r' data-ref="vlv_initial_watermarks" data-ref-filename="vlv_initial_watermarks">vlv_initial_watermarks</a>;</td></tr>
<tr><th id="9708">9708</th><td>		<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::optimize_watermarks" title='drm_i915_display_funcs::optimize_watermarks' data-ref="drm_i915_display_funcs::optimize_watermarks" data-ref-filename="drm_i915_display_funcs..optimize_watermarks">optimize_watermarks</a> = <a class="tu ref fn" href="#vlv_optimize_watermarks" title='vlv_optimize_watermarks' data-use='r' data-ref="vlv_optimize_watermarks" data-ref-filename="vlv_optimize_watermarks">vlv_optimize_watermarks</a>;</td></tr>
<tr><th id="9709">9709</th><td>		<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::atomic_update_watermarks" title='drm_i915_display_funcs::atomic_update_watermarks' data-ref="drm_i915_display_funcs::atomic_update_watermarks" data-ref-filename="drm_i915_display_funcs..atomic_update_watermarks">atomic_update_watermarks</a> = <a class="tu ref fn" href="#vlv_atomic_update_fifo" title='vlv_atomic_update_fifo' data-use='r' data-ref="vlv_atomic_update_fifo" data-ref-filename="vlv_atomic_update_fifo">vlv_atomic_update_fifo</a>;</td></tr>
<tr><th id="9710">9710</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2109" title="(IS_PLATFORM(dev_priv, INTEL_G45) || IS_PLATFORM(dev_priv, INTEL_GM45))" data-ref="_M/IS_G4X">IS_G4X</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="9711">9711</th><td>		<a class="tu ref fn" href="#g4x_setup_wm_latency" title='g4x_setup_wm_latency' data-use='c' data-ref="g4x_setup_wm_latency" data-ref-filename="g4x_setup_wm_latency">g4x_setup_wm_latency</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>);</td></tr>
<tr><th id="9712">9712</th><td>		<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::compute_pipe_wm" title='drm_i915_display_funcs::compute_pipe_wm' data-ref="drm_i915_display_funcs::compute_pipe_wm" data-ref-filename="drm_i915_display_funcs..compute_pipe_wm">compute_pipe_wm</a> = <a class="tu ref fn" href="#g4x_compute_pipe_wm" title='g4x_compute_pipe_wm' data-use='r' data-ref="g4x_compute_pipe_wm" data-ref-filename="g4x_compute_pipe_wm">g4x_compute_pipe_wm</a>;</td></tr>
<tr><th id="9713">9713</th><td>		<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::compute_intermediate_wm" title='drm_i915_display_funcs::compute_intermediate_wm' data-ref="drm_i915_display_funcs::compute_intermediate_wm" data-ref-filename="drm_i915_display_funcs..compute_intermediate_wm">compute_intermediate_wm</a> = <a class="tu ref fn" href="#g4x_compute_intermediate_wm" title='g4x_compute_intermediate_wm' data-use='r' data-ref="g4x_compute_intermediate_wm" data-ref-filename="g4x_compute_intermediate_wm">g4x_compute_intermediate_wm</a>;</td></tr>
<tr><th id="9714">9714</th><td>		<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::initial_watermarks" title='drm_i915_display_funcs::initial_watermarks' data-ref="drm_i915_display_funcs::initial_watermarks" data-ref-filename="drm_i915_display_funcs..initial_watermarks">initial_watermarks</a> = <a class="tu ref fn" href="#g4x_initial_watermarks" title='g4x_initial_watermarks' data-use='r' data-ref="g4x_initial_watermarks" data-ref-filename="g4x_initial_watermarks">g4x_initial_watermarks</a>;</td></tr>
<tr><th id="9715">9715</th><td>		<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::optimize_watermarks" title='drm_i915_display_funcs::optimize_watermarks' data-ref="drm_i915_display_funcs::optimize_watermarks" data-ref-filename="drm_i915_display_funcs..optimize_watermarks">optimize_watermarks</a> = <a class="tu ref fn" href="#g4x_optimize_watermarks" title='g4x_optimize_watermarks' data-use='r' data-ref="g4x_optimize_watermarks" data-ref-filename="g4x_optimize_watermarks">g4x_optimize_watermarks</a>;</td></tr>
<tr><th id="9716">9716</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2110" title="IS_PLATFORM(dev_priv, INTEL_PINEVIEW)" data-ref="_M/IS_PINEVIEW">IS_PINEVIEW</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="9717">9717</th><td>		<b>if</b> (!<a class="tu ref fn" href="#intel_get_cxsr_latency" title='intel_get_cxsr_latency' data-use='c' data-ref="intel_get_cxsr_latency" data-ref-filename="intel_get_cxsr_latency">intel_get_cxsr_latency</a>(!<a class="macro" href="i915_drv.h.html#2095" title="((&amp;(dev_priv)-&gt;__info)-&gt;is_mobile)" data-ref="_M/IS_MOBILE">IS_MOBILE</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>),</td></tr>
<tr><th id="9718">9718</th><td>					    <a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::is_ddr3" title='drm_i915_private::is_ddr3' data-ref="drm_i915_private::is_ddr3" data-ref-filename="drm_i915_private..is_ddr3">is_ddr3</a>,</td></tr>
<tr><th id="9719">9719</th><td>					    <a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::fsb_freq" title='drm_i915_private::fsb_freq' data-ref="drm_i915_private::fsb_freq" data-ref-filename="drm_i915_private..fsb_freq">fsb_freq</a>,</td></tr>
<tr><th id="9720">9720</th><td>					    <a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a>)) {</td></tr>
<tr><th id="9721">9721</th><td>			<a class="macro" href="../../../../include/drm/drm_print.h.html#292" title="printk(&quot;\001&quot; &quot;6&quot; &quot;[&quot; &quot;drm&quot; &quot;] &quot; &quot;failed to find known CxSR latency &quot; &quot;(found ddr%s fsb freq %d, mem freq %d), &quot; &quot;disabling CxSR\n&quot;, (dev_priv-&gt;is_ddr3 == 1) ? &quot;3&quot; : &quot;2&quot;, dev_priv-&gt;fsb_freq, dev_priv-&gt;mem_freq)" data-ref="_M/DRM_INFO">DRM_INFO</a>(<q>"failed to find known CxSR latency "</q></td></tr>
<tr><th id="9722">9722</th><td>				 <q>"(found ddr%s fsb freq %d, mem freq %d), "</q></td></tr>
<tr><th id="9723">9723</th><td>				 <q>"disabling CxSR\n"</q>,</td></tr>
<tr><th id="9724">9724</th><td>				 (<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::is_ddr3" title='drm_i915_private::is_ddr3' data-ref="drm_i915_private::is_ddr3" data-ref-filename="drm_i915_private..is_ddr3">is_ddr3</a> == <var>1</var>) ? <q>"3"</q> : <q>"2"</q>,</td></tr>
<tr><th id="9725">9725</th><td>				 <a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::fsb_freq" title='drm_i915_private::fsb_freq' data-ref="drm_i915_private::fsb_freq" data-ref-filename="drm_i915_private..fsb_freq">fsb_freq</a>, <a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::mem_freq" title='drm_i915_private::mem_freq' data-ref="drm_i915_private::mem_freq" data-ref-filename="drm_i915_private..mem_freq">mem_freq</a>);</td></tr>
<tr><th id="9726">9726</th><td>			<i>/* Disable CxSR and never update its watermark again */</i></td></tr>
<tr><th id="9727">9727</th><td>			<a class="ref fn" href="#intel_set_memory_cxsr" title='intel_set_memory_cxsr' data-ref="intel_set_memory_cxsr" data-ref-filename="intel_set_memory_cxsr">intel_set_memory_cxsr</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>, <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>);</td></tr>
<tr><th id="9728">9728</th><td>			<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::update_wm" title='drm_i915_display_funcs::update_wm' data-ref="drm_i915_display_funcs::update_wm" data-ref-filename="drm_i915_display_funcs..update_wm">update_wm</a> = <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>;</td></tr>
<tr><th id="9729">9729</th><td>		} <b>else</b></td></tr>
<tr><th id="9730">9730</th><td>			<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::update_wm" title='drm_i915_display_funcs::update_wm' data-ref="drm_i915_display_funcs::update_wm" data-ref-filename="drm_i915_display_funcs..update_wm">update_wm</a> = <a class="tu ref fn" href="#pineview_update_wm" title='pineview_update_wm' data-use='r' data-ref="pineview_update_wm" data-ref-filename="pineview_update_wm">pineview_update_wm</a>;</td></tr>
<tr><th id="9731">9731</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(4))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (4))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>, <var>4</var>)) {</td></tr>
<tr><th id="9732">9732</th><td>		<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::update_wm" title='drm_i915_display_funcs::update_wm' data-ref="drm_i915_display_funcs::update_wm" data-ref-filename="drm_i915_display_funcs..update_wm">update_wm</a> = <a class="tu ref fn" href="#i965_update_wm" title='i965_update_wm' data-use='r' data-ref="i965_update_wm" data-ref-filename="i965_update_wm">i965_update_wm</a>;</td></tr>
<tr><th id="9733">9733</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(3))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (3))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>, <var>3</var>)) {</td></tr>
<tr><th id="9734">9734</th><td>		<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::update_wm" title='drm_i915_display_funcs::update_wm' data-ref="drm_i915_display_funcs::update_wm" data-ref-filename="drm_i915_display_funcs..update_wm">update_wm</a> = <a class="tu ref fn" href="#i9xx_update_wm" title='i9xx_update_wm' data-use='r' data-ref="i9xx_update_wm" data-ref-filename="i9xx_update_wm">i9xx_update_wm</a>;</td></tr>
<tr><th id="9735">9735</th><td>		<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::get_fifo_size" title='drm_i915_display_funcs::get_fifo_size' data-ref="drm_i915_display_funcs::get_fifo_size" data-ref-filename="drm_i915_display_funcs..get_fifo_size">get_fifo_size</a> = <a class="tu ref fn" href="#i9xx_get_fifo_size" title='i9xx_get_fifo_size' data-use='r' data-ref="i9xx_get_fifo_size" data-ref-filename="i9xx_get_fifo_size">i9xx_get_fifo_size</a>;</td></tr>
<tr><th id="9736">9736</th><td>	} <b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2021" title="((sizeof(struct { int:(-!!(!__builtin_constant_p(2))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (2))" data-ref="_M/IS_GEN">IS_GEN</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>, <var>2</var>)) {</td></tr>
<tr><th id="9737">9737</th><td>		<b>if</b> (<a class="macro" href="i915_drv.h.html#2002" title="(&amp;(dev_priv)-&gt;__info)" data-ref="_M/INTEL_INFO">INTEL_INFO</a>(<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>)-&gt;<a class="ref field" href="intel_device_info.h.html#intel_device_info::num_pipes" title='intel_device_info::num_pipes' data-ref="intel_device_info::num_pipes" data-ref-filename="intel_device_info..num_pipes">num_pipes</a> == <var>1</var>) {</td></tr>
<tr><th id="9738">9738</th><td>			<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::update_wm" title='drm_i915_display_funcs::update_wm' data-ref="drm_i915_display_funcs::update_wm" data-ref-filename="drm_i915_display_funcs..update_wm">update_wm</a> = <a class="tu ref fn" href="#i845_update_wm" title='i845_update_wm' data-use='r' data-ref="i845_update_wm" data-ref-filename="i845_update_wm">i845_update_wm</a>;</td></tr>
<tr><th id="9739">9739</th><td>			<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::get_fifo_size" title='drm_i915_display_funcs::get_fifo_size' data-ref="drm_i915_display_funcs::get_fifo_size" data-ref-filename="drm_i915_display_funcs..get_fifo_size">get_fifo_size</a> = <a class="tu ref fn" href="#i845_get_fifo_size" title='i845_get_fifo_size' data-use='r' data-ref="i845_get_fifo_size" data-ref-filename="i845_get_fifo_size">i845_get_fifo_size</a>;</td></tr>
<tr><th id="9740">9740</th><td>		} <b>else</b> {</td></tr>
<tr><th id="9741">9741</th><td>			<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::update_wm" title='drm_i915_display_funcs::update_wm' data-ref="drm_i915_display_funcs::update_wm" data-ref-filename="drm_i915_display_funcs..update_wm">update_wm</a> = <a class="tu ref fn" href="#i9xx_update_wm" title='i9xx_update_wm' data-use='r' data-ref="i9xx_update_wm" data-ref-filename="i9xx_update_wm">i9xx_update_wm</a>;</td></tr>
<tr><th id="9742">9742</th><td>			<a class="local col1 ref" href="#1411dev_priv" title='dev_priv' data-ref="1411dev_priv" data-ref-filename="1411dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::display" title='drm_i915_private::display' data-ref="drm_i915_private::display" data-ref-filename="drm_i915_private..display">display</a>.<a class="ref field" href="i915_drv.h.html#drm_i915_display_funcs::get_fifo_size" title='drm_i915_display_funcs::get_fifo_size' data-ref="drm_i915_display_funcs::get_fifo_size" data-ref-filename="drm_i915_display_funcs..get_fifo_size">get_fifo_size</a> = <a class="tu ref fn" href="#i830_get_fifo_size" title='i830_get_fifo_size' data-use='r' data-ref="i830_get_fifo_size" data-ref-filename="i830_get_fifo_size">i830_get_fifo_size</a>;</td></tr>
<tr><th id="9743">9743</th><td>		}</td></tr>
<tr><th id="9744">9744</th><td>	} <b>else</b> {</td></tr>
<tr><th id="9745">9745</th><td>		<a class="macro" href="../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;unexpected fall-through in intel_init_pm\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"unexpected fall-through in intel_init_pm\n"</q>);</td></tr>
<tr><th id="9746">9746</th><td>	}</td></tr>
<tr><th id="9747">9747</th><td>}</td></tr>
<tr><th id="9748">9748</th><td></td></tr>
<tr><th id="9749">9749</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="byt_gpu_freq" title='byt_gpu_freq' data-type='int byt_gpu_freq(struct drm_i915_private * dev_priv, int val)' data-ref="byt_gpu_freq" data-ref-filename="byt_gpu_freq">byt_gpu_freq</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="1412dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1412dev_priv" data-ref-filename="1412dev_priv">dev_priv</dfn>, <em>int</em> <dfn class="local col3 decl" id="1413val" title='val' data-type='int' data-ref="1413val" data-ref-filename="1413val">val</dfn>)</td></tr>
<tr><th id="9750">9750</th><td>{</td></tr>
<tr><th id="9751">9751</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col4 decl" id="1414rps" title='rps' data-type='struct intel_rps *' data-ref="1414rps" data-ref-filename="1414rps">rps</dfn> = &amp;<a class="local col2 ref" href="#1412dev_priv" title='dev_priv' data-ref="1412dev_priv" data-ref-filename="1412dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="9752">9752</th><td></td></tr>
<tr><th id="9753">9753</th><td>	<i>/*</i></td></tr>
<tr><th id="9754">9754</th><td><i>	 * N = val - 0xb7</i></td></tr>
<tr><th id="9755">9755</th><td><i>	 * Slow = Fast = GPLL ref * N</i></td></tr>
<tr><th id="9756">9756</th><td><i>	 */</i></td></tr>
<tr><th id="9757">9757</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/kernel.h.html#142" title="( { typeof(rps-&gt;gpll_ref_freq * (val - 0xb7)) __x = rps-&gt;gpll_ref_freq * (val - 0xb7); typeof(1000) __d = 1000; (((typeof(rps-&gt;gpll_ref_freq * (val - 0xb7)))-1) &gt; 0 || ((typeof(1000))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col4 ref" href="#1414rps" title='rps' data-ref="1414rps" data-ref-filename="1414rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::gpll_ref_freq" title='intel_rps::gpll_ref_freq' data-ref="intel_rps::gpll_ref_freq" data-ref-filename="intel_rps..gpll_ref_freq">gpll_ref_freq</a> * (<a class="local col3 ref" href="#1413val" title='val' data-ref="1413val" data-ref-filename="1413val">val</a> - <var>0xb7</var>), <var>1000</var>);</td></tr>
<tr><th id="9758">9758</th><td>}</td></tr>
<tr><th id="9759">9759</th><td></td></tr>
<tr><th id="9760">9760</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="byt_freq_opcode" title='byt_freq_opcode' data-type='int byt_freq_opcode(struct drm_i915_private * dev_priv, int val)' data-ref="byt_freq_opcode" data-ref-filename="byt_freq_opcode">byt_freq_opcode</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="1415dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1415dev_priv" data-ref-filename="1415dev_priv">dev_priv</dfn>, <em>int</em> <dfn class="local col6 decl" id="1416val" title='val' data-type='int' data-ref="1416val" data-ref-filename="1416val">val</dfn>)</td></tr>
<tr><th id="9761">9761</th><td>{</td></tr>
<tr><th id="9762">9762</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col7 decl" id="1417rps" title='rps' data-type='struct intel_rps *' data-ref="1417rps" data-ref-filename="1417rps">rps</dfn> = &amp;<a class="local col5 ref" href="#1415dev_priv" title='dev_priv' data-ref="1415dev_priv" data-ref-filename="1415dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="9763">9763</th><td></td></tr>
<tr><th id="9764">9764</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/kernel.h.html#142" title="( { typeof(1000 * val) __x = 1000 * val; typeof(rps-&gt;gpll_ref_freq) __d = rps-&gt;gpll_ref_freq; (((typeof(1000 * val))-1) &gt; 0 || ((typeof(rps-&gt;gpll_ref_freq))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<var>1000</var> * <a class="local col6 ref" href="#1416val" title='val' data-ref="1416val" data-ref-filename="1416val">val</a>, <a class="local col7 ref" href="#1417rps" title='rps' data-ref="1417rps" data-ref-filename="1417rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::gpll_ref_freq" title='intel_rps::gpll_ref_freq' data-ref="intel_rps::gpll_ref_freq" data-ref-filename="intel_rps..gpll_ref_freq">gpll_ref_freq</a>) + <var>0xb7</var>;</td></tr>
<tr><th id="9765">9765</th><td>}</td></tr>
<tr><th id="9766">9766</th><td></td></tr>
<tr><th id="9767">9767</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="chv_gpu_freq" title='chv_gpu_freq' data-type='int chv_gpu_freq(struct drm_i915_private * dev_priv, int val)' data-ref="chv_gpu_freq" data-ref-filename="chv_gpu_freq">chv_gpu_freq</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="1418dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1418dev_priv" data-ref-filename="1418dev_priv">dev_priv</dfn>, <em>int</em> <dfn class="local col9 decl" id="1419val" title='val' data-type='int' data-ref="1419val" data-ref-filename="1419val">val</dfn>)</td></tr>
<tr><th id="9768">9768</th><td>{</td></tr>
<tr><th id="9769">9769</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col0 decl" id="1420rps" title='rps' data-type='struct intel_rps *' data-ref="1420rps" data-ref-filename="1420rps">rps</dfn> = &amp;<a class="local col8 ref" href="#1418dev_priv" title='dev_priv' data-ref="1418dev_priv" data-ref-filename="1418dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="9770">9770</th><td></td></tr>
<tr><th id="9771">9771</th><td>	<i>/*</i></td></tr>
<tr><th id="9772">9772</th><td><i>	 * N = val / 2</i></td></tr>
<tr><th id="9773">9773</th><td><i>	 * CU (slow) = CU2x (fast) / 2 = GPLL ref * N / 2</i></td></tr>
<tr><th id="9774">9774</th><td><i>	 */</i></td></tr>
<tr><th id="9775">9775</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/kernel.h.html#142" title="( { typeof(rps-&gt;gpll_ref_freq * val) __x = rps-&gt;gpll_ref_freq * val; typeof(2 * 2 * 1000) __d = 2 * 2 * 1000; (((typeof(rps-&gt;gpll_ref_freq * val))-1) &gt; 0 || ((typeof(2 * 2 * 1000))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col0 ref" href="#1420rps" title='rps' data-ref="1420rps" data-ref-filename="1420rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::gpll_ref_freq" title='intel_rps::gpll_ref_freq' data-ref="intel_rps::gpll_ref_freq" data-ref-filename="intel_rps..gpll_ref_freq">gpll_ref_freq</a> * <a class="local col9 ref" href="#1419val" title='val' data-ref="1419val" data-ref-filename="1419val">val</a>, <var>2</var> * <var>2</var> * <var>1000</var>);</td></tr>
<tr><th id="9776">9776</th><td>}</td></tr>
<tr><th id="9777">9777</th><td></td></tr>
<tr><th id="9778">9778</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="chv_freq_opcode" title='chv_freq_opcode' data-type='int chv_freq_opcode(struct drm_i915_private * dev_priv, int val)' data-ref="chv_freq_opcode" data-ref-filename="chv_freq_opcode">chv_freq_opcode</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="1421dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1421dev_priv" data-ref-filename="1421dev_priv">dev_priv</dfn>, <em>int</em> <dfn class="local col2 decl" id="1422val" title='val' data-type='int' data-ref="1422val" data-ref-filename="1422val">val</dfn>)</td></tr>
<tr><th id="9779">9779</th><td>{</td></tr>
<tr><th id="9780">9780</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_rps" title='intel_rps' data-ref="intel_rps" data-ref-filename="intel_rps">intel_rps</a> *<dfn class="local col3 decl" id="1423rps" title='rps' data-type='struct intel_rps *' data-ref="1423rps" data-ref-filename="1423rps">rps</dfn> = &amp;<a class="local col1 ref" href="#1421dev_priv" title='dev_priv' data-ref="1421dev_priv" data-ref-filename="1421dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>;</td></tr>
<tr><th id="9781">9781</th><td></td></tr>
<tr><th id="9782">9782</th><td>	<i>/* CHV needs even values */</i></td></tr>
<tr><th id="9783">9783</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/kernel.h.html#142" title="( { typeof(2 * 1000 * val) __x = 2 * 1000 * val; typeof(rps-&gt;gpll_ref_freq) __d = rps-&gt;gpll_ref_freq; (((typeof(2 * 1000 * val))-1) &gt; 0 || ((typeof(rps-&gt;gpll_ref_freq))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<var>2</var> * <var>1000</var> * <a class="local col2 ref" href="#1422val" title='val' data-ref="1422val" data-ref-filename="1422val">val</a>, <a class="local col3 ref" href="#1423rps" title='rps' data-ref="1423rps" data-ref-filename="1423rps">rps</a>-&gt;<a class="ref field" href="i915_drv.h.html#intel_rps::gpll_ref_freq" title='intel_rps::gpll_ref_freq' data-ref="intel_rps::gpll_ref_freq" data-ref-filename="intel_rps..gpll_ref_freq">gpll_ref_freq</a>) * <var>2</var>;</td></tr>
<tr><th id="9784">9784</th><td>}</td></tr>
<tr><th id="9785">9785</th><td></td></tr>
<tr><th id="9786">9786</th><td><em>int</em> <dfn class="decl def fn" id="intel_gpu_freq" title='intel_gpu_freq' data-ref="intel_gpu_freq" data-ref-filename="intel_gpu_freq">intel_gpu_freq</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col4 decl" id="1424dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1424dev_priv" data-ref-filename="1424dev_priv">dev_priv</dfn>, <em>int</em> <dfn class="local col5 decl" id="1425val" title='val' data-type='int' data-ref="1425val" data-ref-filename="1425val">val</dfn>)</td></tr>
<tr><th id="9787">9787</th><td>{</td></tr>
<tr><th id="9788">9788</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col4 ref" href="#1424dev_priv" title='dev_priv' data-ref="1424dev_priv" data-ref-filename="1424dev_priv">dev_priv</a>) &gt;= <var>9</var>)</td></tr>
<tr><th id="9789">9789</th><td>		<b>return</b> <a class="macro" href="../../../../include/linux/kernel.h.html#142" title="( { typeof(val * 50) __x = val * 50; typeof(3) __d = 3; (((typeof(val * 50))-1) &gt; 0 || ((typeof(3))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col5 ref" href="#1425val" title='val' data-ref="1425val" data-ref-filename="1425val">val</a> * <a class="macro" href="i915_drv.h.html#2393" title="50" data-ref="_M/GT_FREQUENCY_MULTIPLIER">GT_FREQUENCY_MULTIPLIER</a>,</td></tr>
<tr><th id="9790">9790</th><td>					 <a class="macro" href="i915_drv.h.html#2394" title="3" data-ref="_M/GEN9_FREQ_SCALER">GEN9_FREQ_SCALER</a>);</td></tr>
<tr><th id="9791">9791</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col4 ref" href="#1424dev_priv" title='dev_priv' data-ref="1424dev_priv" data-ref-filename="1424dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9792">9792</th><td>		<b>return</b> <a class="tu ref fn" href="#chv_gpu_freq" title='chv_gpu_freq' data-use='c' data-ref="chv_gpu_freq" data-ref-filename="chv_gpu_freq">chv_gpu_freq</a>(<a class="local col4 ref" href="#1424dev_priv" title='dev_priv' data-ref="1424dev_priv" data-ref-filename="1424dev_priv">dev_priv</a>, <a class="local col5 ref" href="#1425val" title='val' data-ref="1425val" data-ref-filename="1425val">val</a>);</td></tr>
<tr><th id="9793">9793</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col4 ref" href="#1424dev_priv" title='dev_priv' data-ref="1424dev_priv" data-ref-filename="1424dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9794">9794</th><td>		<b>return</b> <a class="tu ref fn" href="#byt_gpu_freq" title='byt_gpu_freq' data-use='c' data-ref="byt_gpu_freq" data-ref-filename="byt_gpu_freq">byt_gpu_freq</a>(<a class="local col4 ref" href="#1424dev_priv" title='dev_priv' data-ref="1424dev_priv" data-ref-filename="1424dev_priv">dev_priv</a>, <a class="local col5 ref" href="#1425val" title='val' data-ref="1425val" data-ref-filename="1425val">val</a>);</td></tr>
<tr><th id="9795">9795</th><td>	<b>else</b></td></tr>
<tr><th id="9796">9796</th><td>		<b>return</b> <a class="local col5 ref" href="#1425val" title='val' data-ref="1425val" data-ref-filename="1425val">val</a> * <a class="macro" href="i915_drv.h.html#2393" title="50" data-ref="_M/GT_FREQUENCY_MULTIPLIER">GT_FREQUENCY_MULTIPLIER</a>;</td></tr>
<tr><th id="9797">9797</th><td>}</td></tr>
<tr><th id="9798">9798</th><td></td></tr>
<tr><th id="9799">9799</th><td><em>int</em> <dfn class="decl def fn" id="intel_freq_opcode" title='intel_freq_opcode' data-ref="intel_freq_opcode" data-ref-filename="intel_freq_opcode">intel_freq_opcode</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1426dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1426dev_priv" data-ref-filename="1426dev_priv">dev_priv</dfn>, <em>int</em> <dfn class="local col7 decl" id="1427val" title='val' data-type='int' data-ref="1427val" data-ref-filename="1427val">val</dfn>)</td></tr>
<tr><th id="9800">9800</th><td>{</td></tr>
<tr><th id="9801">9801</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col6 ref" href="#1426dev_priv" title='dev_priv' data-ref="1426dev_priv" data-ref-filename="1426dev_priv">dev_priv</a>) &gt;= <var>9</var>)</td></tr>
<tr><th id="9802">9802</th><td>		<b>return</b> <a class="macro" href="../../../../include/linux/kernel.h.html#142" title="( { typeof(val * 3) __x = val * 3; typeof(50) __d = 50; (((typeof(val * 3))-1) &gt; 0 || ((typeof(50))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col7 ref" href="#1427val" title='val' data-ref="1427val" data-ref-filename="1427val">val</a> * <a class="macro" href="i915_drv.h.html#2394" title="3" data-ref="_M/GEN9_FREQ_SCALER">GEN9_FREQ_SCALER</a>,</td></tr>
<tr><th id="9803">9803</th><td>					 <a class="macro" href="i915_drv.h.html#2393" title="50" data-ref="_M/GT_FREQUENCY_MULTIPLIER">GT_FREQUENCY_MULTIPLIER</a>);</td></tr>
<tr><th id="9804">9804</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col6 ref" href="#1426dev_priv" title='dev_priv' data-ref="1426dev_priv" data-ref-filename="1426dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9805">9805</th><td>		<b>return</b> <a class="tu ref fn" href="#chv_freq_opcode" title='chv_freq_opcode' data-use='c' data-ref="chv_freq_opcode" data-ref-filename="chv_freq_opcode">chv_freq_opcode</a>(<a class="local col6 ref" href="#1426dev_priv" title='dev_priv' data-ref="1426dev_priv" data-ref-filename="1426dev_priv">dev_priv</a>, <a class="local col7 ref" href="#1427val" title='val' data-ref="1427val" data-ref-filename="1427val">val</a>);</td></tr>
<tr><th id="9806">9806</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col6 ref" href="#1426dev_priv" title='dev_priv' data-ref="1426dev_priv" data-ref-filename="1426dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9807">9807</th><td>		<b>return</b> <a class="tu ref fn" href="#byt_freq_opcode" title='byt_freq_opcode' data-use='c' data-ref="byt_freq_opcode" data-ref-filename="byt_freq_opcode">byt_freq_opcode</a>(<a class="local col6 ref" href="#1426dev_priv" title='dev_priv' data-ref="1426dev_priv" data-ref-filename="1426dev_priv">dev_priv</a>, <a class="local col7 ref" href="#1427val" title='val' data-ref="1427val" data-ref-filename="1427val">val</a>);</td></tr>
<tr><th id="9808">9808</th><td>	<b>else</b></td></tr>
<tr><th id="9809">9809</th><td>		<b>return</b> <a class="macro" href="../../../../include/linux/kernel.h.html#142" title="( { typeof(val) __x = val; typeof(50) __d = 50; (((typeof(val))-1) &gt; 0 || ((typeof(50))-1) &gt; 0 || (((__x) &gt; 0) == ((__d) &gt; 0))) ? (((__x) + ((__d) / 2)) / (__d)) : (((__x) - ((__d) / 2)) / (__d)); } )" data-ref="_M/DIV_ROUND_CLOSEST">DIV_ROUND_CLOSEST</a>(<a class="local col7 ref" href="#1427val" title='val' data-ref="1427val" data-ref-filename="1427val">val</a>, <a class="macro" href="i915_drv.h.html#2393" title="50" data-ref="_M/GT_FREQUENCY_MULTIPLIER">GT_FREQUENCY_MULTIPLIER</a>);</td></tr>
<tr><th id="9810">9810</th><td>}</td></tr>
<tr><th id="9811">9811</th><td></td></tr>
<tr><th id="9812">9812</th><td><em>void</em> <dfn class="decl def fn" id="intel_pm_setup" title='intel_pm_setup' data-ref="intel_pm_setup" data-ref-filename="intel_pm_setup">intel_pm_setup</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="1428dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1428dev_priv" data-ref-filename="1428dev_priv">dev_priv</dfn>)</td></tr>
<tr><th id="9813">9813</th><td>{</td></tr>
<tr><th id="9814">9814</th><td>	<a class="macro" href="../../../../include/linux/mutex.h.html#114" title="do { static struct lock_class_key __key; __mutex_init((&amp;dev_priv-&gt;gt_pm.rps.lock), &quot;&amp;dev_priv-&gt;gt_pm.rps.lock&quot;, &amp;__key); } while (0)" data-ref="_M/mutex_init">mutex_init</a>(&amp;<a class="local col8 ref" href="#1428dev_priv" title='dev_priv' data-ref="1428dev_priv" data-ref-filename="1428dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::lock" title='intel_rps::lock' data-ref="intel_rps::lock" data-ref-filename="intel_rps..lock">lock</a>);</td></tr>
<tr><th id="9815">9815</th><td>	<a class="macro" href="../../../../include/linux/mutex.h.html#114" title="do { static struct lock_class_key __key; __mutex_init((&amp;dev_priv-&gt;gt_pm.rps.power.mutex), &quot;&amp;dev_priv-&gt;gt_pm.rps.power.mutex&quot;, &amp;__key); } while (0)" data-ref="_M/mutex_init">mutex_init</a>(&amp;<a class="local col8 ref" href="#1428dev_priv" title='dev_priv' data-ref="1428dev_priv" data-ref-filename="1428dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::power" title='intel_rps::power' data-ref="intel_rps::power" data-ref-filename="intel_rps..power">power</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::(anonymous)::mutex" title='intel_rps::(anonymous struct)::mutex' data-ref="intel_rps::(anonymous)::mutex" data-ref-filename="intel_rps..(anonymous)..mutex">mutex</a>);</td></tr>
<tr><th id="9816">9816</th><td></td></tr>
<tr><th id="9817">9817</th><td>	<a class="macro" href="../../../../include/asm-generic/atomic-instrumented.h.html#47" title="atomic_set" data-ref="_M/atomic_set">atomic_set</a>(&amp;<a class="local col8 ref" href="#1428dev_priv" title='dev_priv' data-ref="1428dev_priv" data-ref-filename="1428dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rps" title='intel_gen6_power_mgmt::rps' data-ref="intel_gen6_power_mgmt::rps" data-ref-filename="intel_gen6_power_mgmt..rps">rps</a>.<a class="ref field" href="i915_drv.h.html#intel_rps::num_waiters" title='intel_rps::num_waiters' data-ref="intel_rps::num_waiters" data-ref-filename="intel_rps..num_waiters">num_waiters</a>, <var>0</var>);</td></tr>
<tr><th id="9818">9818</th><td></td></tr>
<tr><th id="9819">9819</th><td>	<a class="local col8 ref" href="#1428dev_priv" title='dev_priv' data-ref="1428dev_priv" data-ref-filename="1428dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::runtime_pm" title='drm_i915_private::runtime_pm' data-ref="drm_i915_private::runtime_pm" data-ref-filename="drm_i915_private..runtime_pm">runtime_pm</a>.<a class="ref field" href="intel_runtime_pm.h.html#intel_runtime_pm::suspended" title='intel_runtime_pm::suspended' data-ref="intel_runtime_pm::suspended" data-ref-filename="intel_runtime_pm..suspended">suspended</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="9820">9820</th><td>	<a class="macro" href="../../../../include/asm-generic/atomic-instrumented.h.html#47" title="atomic_set" data-ref="_M/atomic_set">atomic_set</a>(&amp;<a class="local col8 ref" href="#1428dev_priv" title='dev_priv' data-ref="1428dev_priv" data-ref-filename="1428dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::runtime_pm" title='drm_i915_private::runtime_pm' data-ref="drm_i915_private::runtime_pm" data-ref-filename="drm_i915_private..runtime_pm">runtime_pm</a>.<a class="ref field" href="intel_runtime_pm.h.html#intel_runtime_pm::wakeref_count" title='intel_runtime_pm::wakeref_count' data-ref="intel_runtime_pm::wakeref_count" data-ref-filename="intel_runtime_pm..wakeref_count">wakeref_count</a>, <var>0</var>);</td></tr>
<tr><th id="9821">9821</th><td>}</td></tr>
<tr><th id="9822">9822</th><td></td></tr>
<tr><th id="9823">9823</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="tu decl def fn" id="vlv_residency_raw" title='vlv_residency_raw' data-type='u64 vlv_residency_raw(struct drm_i915_private * dev_priv, const i915_reg_t reg)' data-ref="vlv_residency_raw" data-ref-filename="vlv_residency_raw">vlv_residency_raw</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="1429dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1429dev_priv" data-ref-filename="1429dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="9824">9824</th><td>			     <em>const</em> <a class="typedef" href="i915_reg.h.html#i915_reg_t" title='i915_reg_t' data-type='struct i915_reg_t' data-ref="i915_reg_t" data-ref-filename="i915_reg_t">i915_reg_t</a> <dfn class="local col0 decl" id="1430reg" title='reg' data-type='const i915_reg_t' data-ref="1430reg" data-ref-filename="1430reg">reg</dfn>)</td></tr>
<tr><th id="9825">9825</th><td>{</td></tr>
<tr><th id="9826">9826</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="1431lower" title='lower' data-type='u32' data-ref="1431lower" data-ref-filename="1431lower">lower</dfn>, <dfn class="local col2 decl" id="1432upper" title='upper' data-type='u32' data-ref="1432upper" data-ref-filename="1432upper">upper</dfn>, <dfn class="local col3 decl" id="1433tmp" title='tmp' data-type='u32' data-ref="1433tmp" data-ref-filename="1433tmp">tmp</dfn>;</td></tr>
<tr><th id="9827">9827</th><td>	<em>int</em> <dfn class="local col4 decl" id="1434loop" title='loop' data-type='int' data-ref="1434loop" data-ref-filename="1434loop">loop</dfn> = <var>2</var>;</td></tr>
<tr><th id="9828">9828</th><td></td></tr>
<tr><th id="9829">9829</th><td>	<i>/*</i></td></tr>
<tr><th id="9830">9830</th><td><i>	 * The register accessed do not need forcewake. We borrow</i></td></tr>
<tr><th id="9831">9831</th><td><i>	 * uncore lock to prevent concurrent access to range reg.</i></td></tr>
<tr><th id="9832">9832</th><td><i>	 */</i></td></tr>
<tr><th id="9833">9833</th><td>	<a class="macro" href="../../../../include/linux/lockdep.h.html#481" title="do { (void)(&amp;dev_priv-&gt;uncore.lock); } while (0)" data-ref="_M/lockdep_assert_held">lockdep_assert_held</a>(&amp;<a class="local col9 ref" href="#1429dev_priv" title='dev_priv' data-ref="1429dev_priv" data-ref-filename="1429dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>.<a class="ref field" href="intel_uncore.h.html#intel_uncore::lock" title='intel_uncore::lock' data-ref="intel_uncore::lock" data-ref-filename="intel_uncore..lock">lock</a>);</td></tr>
<tr><th id="9834">9834</th><td></td></tr>
<tr><th id="9835">9835</th><td>	<i>/*</i></td></tr>
<tr><th id="9836">9836</th><td><i>	 * vlv and chv residency counters are 40 bits in width.</i></td></tr>
<tr><th id="9837">9837</th><td><i>	 * With a control bit, we can choose between upper or lower</i></td></tr>
<tr><th id="9838">9838</th><td><i>	 * 32bit window into this counter.</i></td></tr>
<tr><th id="9839">9839</th><td><i>	 *</i></td></tr>
<tr><th id="9840">9840</th><td><i>	 * Although we always use the counter in high-range mode elsewhere,</i></td></tr>
<tr><th id="9841">9841</th><td><i>	 * userspace may attempt to read the value before rc6 is initialised,</i></td></tr>
<tr><th id="9842">9842</th><td><i>	 * before we have set the default VLV_COUNTER_CONTROL value. So always</i></td></tr>
<tr><th id="9843">9843</th><td><i>	 * set the high bit to be safe.</i></td></tr>
<tr><th id="9844">9844</th><td><i>	 */</i></td></tr>
<tr><th id="9845">9845</th><td>	<a class="macro" href="i915_drv.h.html#2794" title="__raw_uncore_write32(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x138104) })), (({ typeof((1 &lt;&lt; 15)) _a = ((1 &lt;&lt; 15)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9846(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9846(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9846(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9846(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9846(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9846(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE_FW">I915_WRITE_FW</a>(<a class="macro" href="i915_reg.h.html#8761" title="((const i915_reg_t){ .reg = (0x138104) })" data-ref="_M/VLV_COUNTER_CONTROL">VLV_COUNTER_CONTROL</a>,</td></tr>
<tr><th id="9846">9846</th><td>		      <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 15)) _a = ((1 &lt;&lt; 15)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9846(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9846(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9846(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9846(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9846(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9846(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#8762" title="(1 &lt;&lt; 15)" data-ref="_M/VLV_COUNT_RANGE_HIGH">VLV_COUNT_RANGE_HIGH</a>));</td></tr>
<tr><th id="9847">9847</th><td>	<a class="local col2 ref" href="#1432upper" title='upper' data-ref="1432upper" data-ref-filename="1432upper">upper</a> = <a class="macro" href="i915_drv.h.html#2793" title="__raw_uncore_read32(&amp;(dev_priv)-&gt;uncore, (reg))" data-ref="_M/I915_READ_FW">I915_READ_FW</a>(<a class="local col0 ref" href="#1430reg" title='reg' data-ref="1430reg" data-ref-filename="1430reg">reg</a>);</td></tr>
<tr><th id="9848">9848</th><td>	<b>do</b> {</td></tr>
<tr><th id="9849">9849</th><td>		<a class="local col3 ref" href="#1433tmp" title='tmp' data-ref="1433tmp" data-ref-filename="1433tmp">tmp</a> = <a class="local col2 ref" href="#1432upper" title='upper' data-ref="1432upper" data-ref-filename="1432upper">upper</a>;</td></tr>
<tr><th id="9850">9850</th><td></td></tr>
<tr><th id="9851">9851</th><td>		<a class="macro" href="i915_drv.h.html#2794" title="__raw_uncore_write32(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x138104) })), ((({ if (__builtin_constant_p(((1 &lt;&lt; 15)))) do { extern void __compiletime_assert_9852(void) ; if (!(!(((((1 &lt;&lt; 15))) &amp; 0xffff0000)))) __compiletime_assert_9852(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9852(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9852(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 15))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9852(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 15)))))) __compiletime_assert_9852(); } while (0); ((((1 &lt;&lt; 15))) &lt;&lt; 16 | (0)); }))))" data-ref="_M/I915_WRITE_FW">I915_WRITE_FW</a>(<a class="macro" href="i915_reg.h.html#8761" title="((const i915_reg_t){ .reg = (0x138104) })" data-ref="_M/VLV_COUNTER_CONTROL">VLV_COUNTER_CONTROL</a>,</td></tr>
<tr><th id="9852">9852</th><td>			      <a class="macro" href="i915_reg.h.html#271" title="(({ if (__builtin_constant_p(((1 &lt;&lt; 15)))) do { extern void __compiletime_assert_9852(void) ; if (!(!(((((1 &lt;&lt; 15))) &amp; 0xffff0000)))) __compiletime_assert_9852(); } while (0); if (__builtin_constant_p(0)) do { extern void __compiletime_assert_9852(void) ; if (!(!((0) &amp; 0xffff0000))) __compiletime_assert_9852(); } while (0); if (__builtin_constant_p(((1 &lt;&lt; 15))) &amp;&amp; __builtin_constant_p(0)) do { extern void __compiletime_assert_9852(void) ; if (!(!((0) &amp; ~(((1 &lt;&lt; 15)))))) __compiletime_assert_9852(); } while (0); ((((1 &lt;&lt; 15))) &lt;&lt; 16 | (0)); }))" data-ref="_M/_MASKED_BIT_DISABLE">_MASKED_BIT_DISABLE</a>(<a class="macro" href="i915_reg.h.html#8762" title="(1 &lt;&lt; 15)" data-ref="_M/VLV_COUNT_RANGE_HIGH">VLV_COUNT_RANGE_HIGH</a>));</td></tr>
<tr><th id="9853">9853</th><td>		<a class="local col1 ref" href="#1431lower" title='lower' data-ref="1431lower" data-ref-filename="1431lower">lower</a> = <a class="macro" href="i915_drv.h.html#2793" title="__raw_uncore_read32(&amp;(dev_priv)-&gt;uncore, (reg))" data-ref="_M/I915_READ_FW">I915_READ_FW</a>(<a class="local col0 ref" href="#1430reg" title='reg' data-ref="1430reg" data-ref-filename="1430reg">reg</a>);</td></tr>
<tr><th id="9854">9854</th><td></td></tr>
<tr><th id="9855">9855</th><td>		<a class="macro" href="i915_drv.h.html#2794" title="__raw_uncore_write32(&amp;(dev_priv)-&gt;uncore, (((const i915_reg_t){ .reg = (0x138104) })), (({ typeof((1 &lt;&lt; 15)) _a = ((1 &lt;&lt; 15)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9856(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9856(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9856(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9856(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9856(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9856(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })))" data-ref="_M/I915_WRITE_FW">I915_WRITE_FW</a>(<a class="macro" href="i915_reg.h.html#8761" title="((const i915_reg_t){ .reg = (0x138104) })" data-ref="_M/VLV_COUNTER_CONTROL">VLV_COUNTER_CONTROL</a>,</td></tr>
<tr><th id="9856">9856</th><td>			      <a class="macro" href="i915_reg.h.html#270" title="({ typeof((1 &lt;&lt; 15)) _a = ((1 &lt;&lt; 15)); ({ if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9856(void) ; if (!(!(((_a) &amp; 0xffff0000)))) __compiletime_assert_9856(); } while (0); if (__builtin_constant_p(_a)) do { extern void __compiletime_assert_9856(void) ; if (!(!((_a) &amp; 0xffff0000))) __compiletime_assert_9856(); } while (0); if (__builtin_constant_p(_a) &amp;&amp; __builtin_constant_p(_a)) do { extern void __compiletime_assert_9856(void) ; if (!(!((_a) &amp; ~(_a)))) __compiletime_assert_9856(); } while (0); ((_a) &lt;&lt; 16 | (_a)); }); })" data-ref="_M/_MASKED_BIT_ENABLE">_MASKED_BIT_ENABLE</a>(<a class="macro" href="i915_reg.h.html#8762" title="(1 &lt;&lt; 15)" data-ref="_M/VLV_COUNT_RANGE_HIGH">VLV_COUNT_RANGE_HIGH</a>));</td></tr>
<tr><th id="9857">9857</th><td>		<a class="local col2 ref" href="#1432upper" title='upper' data-ref="1432upper" data-ref-filename="1432upper">upper</a> = <a class="macro" href="i915_drv.h.html#2793" title="__raw_uncore_read32(&amp;(dev_priv)-&gt;uncore, (reg))" data-ref="_M/I915_READ_FW">I915_READ_FW</a>(<a class="local col0 ref" href="#1430reg" title='reg' data-ref="1430reg" data-ref-filename="1430reg">reg</a>);</td></tr>
<tr><th id="9858">9858</th><td>	} <b>while</b> (<a class="local col2 ref" href="#1432upper" title='upper' data-ref="1432upper" data-ref-filename="1432upper">upper</a> != <a class="local col3 ref" href="#1433tmp" title='tmp' data-ref="1433tmp" data-ref-filename="1433tmp">tmp</a> &amp;&amp; --<a class="local col4 ref" href="#1434loop" title='loop' data-ref="1434loop" data-ref-filename="1434loop">loop</a>);</td></tr>
<tr><th id="9859">9859</th><td></td></tr>
<tr><th id="9860">9860</th><td>	<i>/*</i></td></tr>
<tr><th id="9861">9861</th><td><i>	 * Everywhere else we always use VLV_COUNTER_CONTROL with the</i></td></tr>
<tr><th id="9862">9862</th><td><i>	 * VLV_COUNT_RANGE_HIGH bit set - so it is safe to leave it set</i></td></tr>
<tr><th id="9863">9863</th><td><i>	 * now.</i></td></tr>
<tr><th id="9864">9864</th><td><i>	 */</i></td></tr>
<tr><th id="9865">9865</th><td></td></tr>
<tr><th id="9866">9866</th><td>	<b>return</b> <a class="local col1 ref" href="#1431lower" title='lower' data-ref="1431lower" data-ref-filename="1431lower">lower</a> | (<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a>)<a class="local col2 ref" href="#1432upper" title='upper' data-ref="1432upper" data-ref-filename="1432upper">upper</a> &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="9867">9867</th><td>}</td></tr>
<tr><th id="9868">9868</th><td></td></tr>
<tr><th id="9869">9869</th><td><a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="decl def fn" id="intel_rc6_residency_ns" title='intel_rc6_residency_ns' data-ref="intel_rc6_residency_ns" data-ref-filename="intel_rc6_residency_ns">intel_rc6_residency_ns</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col5 decl" id="1435dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1435dev_priv" data-ref-filename="1435dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="9870">9870</th><td>			   <em>const</em> <a class="typedef" href="i915_reg.h.html#i915_reg_t" title='i915_reg_t' data-type='struct i915_reg_t' data-ref="i915_reg_t" data-ref-filename="i915_reg_t">i915_reg_t</a> <dfn class="local col6 decl" id="1436reg" title='reg' data-type='const i915_reg_t' data-ref="1436reg" data-ref-filename="1436reg">reg</dfn>)</td></tr>
<tr><th id="9871">9871</th><td>{</td></tr>
<tr><th id="9872">9872</th><td>	<b>struct</b> <a class="type" href="intel_uncore.h.html#intel_uncore" title='intel_uncore' data-ref="intel_uncore" data-ref-filename="intel_uncore">intel_uncore</a> *<dfn class="local col7 decl" id="1437uncore" title='uncore' data-type='struct intel_uncore *' data-ref="1437uncore" data-ref-filename="1437uncore">uncore</dfn> = &amp;<a class="local col5 ref" href="#1435dev_priv" title='dev_priv' data-ref="1435dev_priv" data-ref-filename="1435dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::uncore" title='drm_i915_private::uncore' data-ref="drm_i915_private::uncore" data-ref-filename="drm_i915_private..uncore">uncore</a>;</td></tr>
<tr><th id="9873">9873</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col8 decl" id="1438time_hw" title='time_hw' data-type='u64' data-ref="1438time_hw" data-ref-filename="1438time_hw">time_hw</dfn>, <dfn class="local col9 decl" id="1439prev_hw" title='prev_hw' data-type='u64' data-ref="1439prev_hw" data-ref-filename="1439prev_hw">prev_hw</dfn>, <dfn class="local col0 decl" id="1440overflow_hw" title='overflow_hw' data-type='u64' data-ref="1440overflow_hw" data-ref-filename="1440overflow_hw">overflow_hw</dfn>;</td></tr>
<tr><th id="9874">9874</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="1441fw_domains" title='fw_domains' data-type='unsigned int' data-ref="1441fw_domains" data-ref-filename="1441fw_domains">fw_domains</dfn>;</td></tr>
<tr><th id="9875">9875</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col2 decl" id="1442flags" title='flags' data-type='unsigned long' data-ref="1442flags" data-ref-filename="1442flags">flags</dfn>;</td></tr>
<tr><th id="9876">9876</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="1443i" title='i' data-type='unsigned int' data-ref="1443i" data-ref-filename="1443i">i</dfn>;</td></tr>
<tr><th id="9877">9877</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="1444mul" title='mul' data-type='u32' data-ref="1444mul" data-ref-filename="1444mul">mul</dfn>, <dfn class="local col5 decl" id="1445div" title='div' data-type='u32' data-ref="1445div" data-ref-filename="1445div">div</dfn>;</td></tr>
<tr><th id="9878">9878</th><td></td></tr>
<tr><th id="9879">9879</th><td>	<b>if</b> (!<a class="macro" href="i915_drv.h.html#2313" title="((&amp;(dev_priv)-&gt;__info)-&gt;has_rc6)" data-ref="_M/HAS_RC6">HAS_RC6</a>(<a class="local col5 ref" href="#1435dev_priv" title='dev_priv' data-ref="1435dev_priv" data-ref-filename="1435dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9880">9880</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="9881">9881</th><td></td></tr>
<tr><th id="9882">9882</th><td>	<i>/*</i></td></tr>
<tr><th id="9883">9883</th><td><i>	 * Store previous hw counter values for counter wrap-around handling.</i></td></tr>
<tr><th id="9884">9884</th><td><i>	 *</i></td></tr>
<tr><th id="9885">9885</th><td><i>	 * There are only four interesting registers and they live next to each</i></td></tr>
<tr><th id="9886">9886</th><td><i>	 * other so we can use the relative address, compared to the smallest</i></td></tr>
<tr><th id="9887">9887</th><td><i>	 * one as the index into driver storage.</i></td></tr>
<tr><th id="9888">9888</th><td><i>	 */</i></td></tr>
<tr><th id="9889">9889</th><td>	<a class="local col3 ref" href="#1443i" title='i' data-ref="1443i" data-ref-filename="1443i">i</a> = (<a class="ref fn" href="i915_reg.h.html#i915_mmio_reg_offset" title='i915_mmio_reg_offset' data-ref="i915_mmio_reg_offset" data-ref-filename="i915_mmio_reg_offset">i915_mmio_reg_offset</a>(<a class="local col6 ref" href="#1436reg" title='reg' data-ref="1436reg" data-ref-filename="1436reg">reg</a>) -</td></tr>
<tr><th id="9890">9890</th><td>	     <a class="ref fn" href="i915_reg.h.html#i915_mmio_reg_offset" title='i915_mmio_reg_offset' data-ref="i915_mmio_reg_offset" data-ref-filename="i915_mmio_reg_offset">i915_mmio_reg_offset</a>(<a class="macro" href="i915_reg.h.html#8760" title="((const i915_reg_t){ .reg = (0x138104) })" data-ref="_M/GEN6_GT_GFX_RC6_LOCKED">GEN6_GT_GFX_RC6_LOCKED</a>)) / <b>sizeof</b>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a>);</td></tr>
<tr><th id="9891">9891</th><td>	<b>if</b> (<a class="macro" href="i915_utils.h.html#47" title="({ static bool __attribute__((__section__(&quot;.data.once&quot;))) __warned; int __ret_warn_once = !!((i &gt;= (sizeof(dev_priv-&gt;gt_pm.rc6.cur_residency) / sizeof((dev_priv-&gt;gt_pm.rc6.cur_residency)[0]) + (sizeof(struct { int:(-!!(__builtin_types_compatible_p(typeof((dev_priv-&gt;gt_pm.rc6.cur_residency)), typeof(&amp;(dev_priv-&gt;gt_pm.rc6.cur_residency)[0])))); }))))); if (__builtin_expect(!!(__ret_warn_once &amp;&amp; !__warned), 0)) { __warned = true; ({ int __ret_warn_on = !!(1); if (__builtin_expect(!!(__ret_warn_on), 0)) do { __warn_printk(&quot;%s&quot;, &quot;WARN_ON_ONCE(&quot; &quot;i &gt;= (sizeof(dev_priv-&gt;gt_pm.rc6.cur_residency) / sizeof((dev_priv-&gt;gt_pm.rc6.cur_residency)[0]) + (sizeof(struct { int:(-!!(__builtin_types_compatible_p(typeof((dev_priv-&gt;gt_pm.rc6.cur_residency)), typeof(&amp;(dev_priv-&gt;gt_pm.rc6.cur_residency)[0])))); })))&quot; &quot;)&quot;); do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/woboq/linux-5.3.1/drivers/gpu/drm/i915/intel_pm.c&quot;), &quot;i&quot; (9891), &quot;i&quot; ((1 &lt;&lt; 0)|(((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm volatile(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (505)); }); } while (0); } while (0); __builtin_expect(!!(__ret_warn_on), 0); }); } __builtin_expect(!!(__ret_warn_once), 0); })" data-ref="_M/WARN_ON_ONCE">WARN_ON_ONCE</a>(<a class="local col3 ref" href="#1443i" title='i' data-ref="1443i" data-ref-filename="1443i">i</a> &gt;= <a class="macro" href="../../../../include/linux/kernel.h.html#47" title="(sizeof(dev_priv-&gt;gt_pm.rc6.cur_residency) / sizeof((dev_priv-&gt;gt_pm.rc6.cur_residency)[0]) + (sizeof(struct { int:(-!!(__builtin_types_compatible_p(typeof((dev_priv-&gt;gt_pm.rc6.cur_residency)), typeof(&amp;(dev_priv-&gt;gt_pm.rc6.cur_residency)[0])))); })))" data-ref="_M/ARRAY_SIZE">ARRAY_SIZE</a>(<a class="local col5 ref" href="#1435dev_priv" title='dev_priv' data-ref="1435dev_priv" data-ref-filename="1435dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rc6" title='intel_gen6_power_mgmt::rc6' data-ref="intel_gen6_power_mgmt::rc6" data-ref-filename="intel_gen6_power_mgmt..rc6">rc6</a>.<a class="ref field" href="i915_drv.h.html#intel_rc6::cur_residency" title='intel_rc6::cur_residency' data-ref="intel_rc6::cur_residency" data-ref-filename="intel_rc6..cur_residency">cur_residency</a>)))</td></tr>
<tr><th id="9892">9892</th><td>		<b>return</b> <var>0</var>;</td></tr>
<tr><th id="9893">9893</th><td></td></tr>
<tr><th id="9894">9894</th><td>	<a class="local col1 ref" href="#1441fw_domains" title='fw_domains' data-ref="1441fw_domains" data-ref-filename="1441fw_domains">fw_domains</a> = <a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_for_reg" title='intel_uncore_forcewake_for_reg' data-ref="intel_uncore_forcewake_for_reg" data-ref-filename="intel_uncore_forcewake_for_reg">intel_uncore_forcewake_for_reg</a>(<a class="local col7 ref" href="#1437uncore" title='uncore' data-ref="1437uncore" data-ref-filename="1437uncore">uncore</a>, <a class="local col6 ref" href="#1436reg" title='reg' data-ref="1436reg" data-ref-filename="1436reg">reg</a>, <a class="macro" href="intel_uncore.h.html#199" title="(1)" data-ref="_M/FW_REG_READ">FW_REG_READ</a>);</td></tr>
<tr><th id="9895">9895</th><td></td></tr>
<tr><th id="9896">9896</th><td>	<a class="macro" href="../../../../include/linux/spinlock.h.html#366" title="do { do { ({ unsigned long __dummy; typeof(flags) __dummy2; (void)(&amp;__dummy == &amp;__dummy2); 1; }); flags = _raw_spin_lock_irqsave(spinlock_check(&amp;uncore-&gt;lock)); } while (0); } while (0)" data-ref="_M/spin_lock_irqsave">spin_lock_irqsave</a>(&amp;<a class="local col7 ref" href="#1437uncore" title='uncore' data-ref="1437uncore" data-ref-filename="1437uncore">uncore</a>-&gt;<a class="ref field" href="intel_uncore.h.html#intel_uncore::lock" title='intel_uncore::lock' data-ref="intel_uncore::lock" data-ref-filename="intel_uncore..lock">lock</a>, <a class="local col2 ref" href="#1442flags" title='flags' data-ref="1442flags" data-ref-filename="1442flags">flags</a>);</td></tr>
<tr><th id="9897">9897</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_get__locked" title='intel_uncore_forcewake_get__locked' data-ref="intel_uncore_forcewake_get__locked" data-ref-filename="intel_uncore_forcewake_get__locked">intel_uncore_forcewake_get__locked</a>(<a class="local col7 ref" href="#1437uncore" title='uncore' data-ref="1437uncore" data-ref-filename="1437uncore">uncore</a>, <a class="local col1 ref" href="#1441fw_domains" title='fw_domains' data-ref="1441fw_domains" data-ref-filename="1441fw_domains">fw_domains</a>);</td></tr>
<tr><th id="9898">9898</th><td></td></tr>
<tr><th id="9899">9899</th><td>	<i>/* On VLV and CHV, residency time is in CZ units rather than 1.28us */</i></td></tr>
<tr><th id="9900">9900</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2118" title="IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW)" data-ref="_M/IS_VALLEYVIEW">IS_VALLEYVIEW</a>(<a class="local col5 ref" href="#1435dev_priv" title='dev_priv' data-ref="1435dev_priv" data-ref-filename="1435dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2119" title="IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)" data-ref="_M/IS_CHERRYVIEW">IS_CHERRYVIEW</a>(<a class="local col5 ref" href="#1435dev_priv" title='dev_priv' data-ref="1435dev_priv" data-ref-filename="1435dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="9901">9901</th><td>		<a class="local col4 ref" href="#1444mul" title='mul' data-ref="1444mul" data-ref-filename="1444mul">mul</a> = <var>1000000</var>;</td></tr>
<tr><th id="9902">9902</th><td>		<a class="local col5 ref" href="#1445div" title='div' data-ref="1445div" data-ref-filename="1445div">div</a> = <a class="local col5 ref" href="#1435dev_priv" title='dev_priv' data-ref="1435dev_priv" data-ref-filename="1435dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::czclk_freq" title='drm_i915_private::czclk_freq' data-ref="drm_i915_private::czclk_freq" data-ref-filename="drm_i915_private..czclk_freq">czclk_freq</a>;</td></tr>
<tr><th id="9903">9903</th><td>		<a class="local col0 ref" href="#1440overflow_hw" title='overflow_hw' data-ref="1440overflow_hw" data-ref-filename="1440overflow_hw">overflow_hw</a> = <a class="macro" href="../../../../include/linux/bits.h.html#9" title="((((1ULL))) &lt;&lt; (40))" data-ref="_M/BIT_ULL">BIT_ULL</a>(<var>40</var>);</td></tr>
<tr><th id="9904">9904</th><td>		<a class="local col8 ref" href="#1438time_hw" title='time_hw' data-ref="1438time_hw" data-ref-filename="1438time_hw">time_hw</a> = <a class="tu ref fn" href="#vlv_residency_raw" title='vlv_residency_raw' data-use='c' data-ref="vlv_residency_raw" data-ref-filename="vlv_residency_raw">vlv_residency_raw</a>(<a class="local col5 ref" href="#1435dev_priv" title='dev_priv' data-ref="1435dev_priv" data-ref-filename="1435dev_priv">dev_priv</a>, <a class="local col6 ref" href="#1436reg" title='reg' data-ref="1436reg" data-ref-filename="1436reg">reg</a>);</td></tr>
<tr><th id="9905">9905</th><td>	} <b>else</b> {</td></tr>
<tr><th id="9906">9906</th><td>		<i>/* 833.33ns units on Gen9LP, 1.28us elsewhere. */</i></td></tr>
<tr><th id="9907">9907</th><td>		<b>if</b> (<a class="macro" href="i915_drv.h.html#2230" title="(((sizeof(struct { int:(-!!(!__builtin_constant_p(9))); })) + (&amp;(dev_priv)-&gt;__info)-&gt;gen == (9)) &amp;&amp; ((&amp;(dev_priv)-&gt;__info)-&gt;is_lp))" data-ref="_M/IS_GEN9_LP">IS_GEN9_LP</a>(<a class="local col5 ref" href="#1435dev_priv" title='dev_priv' data-ref="1435dev_priv" data-ref-filename="1435dev_priv">dev_priv</a>)) {</td></tr>
<tr><th id="9908">9908</th><td>			<a class="local col4 ref" href="#1444mul" title='mul' data-ref="1444mul" data-ref-filename="1444mul">mul</a> = <var>10000</var>;</td></tr>
<tr><th id="9909">9909</th><td>			<a class="local col5 ref" href="#1445div" title='div' data-ref="1445div" data-ref-filename="1445div">div</a> = <var>12</var>;</td></tr>
<tr><th id="9910">9910</th><td>		} <b>else</b> {</td></tr>
<tr><th id="9911">9911</th><td>			<a class="local col4 ref" href="#1444mul" title='mul' data-ref="1444mul" data-ref-filename="1444mul">mul</a> = <var>1280</var>;</td></tr>
<tr><th id="9912">9912</th><td>			<a class="local col5 ref" href="#1445div" title='div' data-ref="1445div" data-ref-filename="1445div">div</a> = <var>1</var>;</td></tr>
<tr><th id="9913">9913</th><td>		}</td></tr>
<tr><th id="9914">9914</th><td></td></tr>
<tr><th id="9915">9915</th><td>		<a class="local col0 ref" href="#1440overflow_hw" title='overflow_hw' data-ref="1440overflow_hw" data-ref-filename="1440overflow_hw">overflow_hw</a> = <a class="macro" href="../../../../include/linux/bits.h.html#9" title="((((1ULL))) &lt;&lt; (32))" data-ref="_M/BIT_ULL">BIT_ULL</a>(<var>32</var>);</td></tr>
<tr><th id="9916">9916</th><td>		<a class="local col8 ref" href="#1438time_hw" title='time_hw' data-ref="1438time_hw" data-ref-filename="1438time_hw">time_hw</a> = <a class="macro" href="intel_uncore.h.html#367" title="__raw_uncore_read32(uncore, reg)" data-ref="_M/intel_uncore_read_fw">intel_uncore_read_fw</a>(<a class="local col7 ref" href="#1437uncore" title='uncore' data-ref="1437uncore" data-ref-filename="1437uncore">uncore</a>, <a class="local col6 ref" href="#1436reg" title='reg' data-ref="1436reg" data-ref-filename="1436reg">reg</a>);</td></tr>
<tr><th id="9917">9917</th><td>	}</td></tr>
<tr><th id="9918">9918</th><td></td></tr>
<tr><th id="9919">9919</th><td>	<i>/*</i></td></tr>
<tr><th id="9920">9920</th><td><i>	 * Counter wrap handling.</i></td></tr>
<tr><th id="9921">9921</th><td><i>	 *</i></td></tr>
<tr><th id="9922">9922</th><td><i>	 * But relying on a sufficient frequency of queries otherwise counters</i></td></tr>
<tr><th id="9923">9923</th><td><i>	 * can still wrap.</i></td></tr>
<tr><th id="9924">9924</th><td><i>	 */</i></td></tr>
<tr><th id="9925">9925</th><td>	<a class="local col9 ref" href="#1439prev_hw" title='prev_hw' data-ref="1439prev_hw" data-ref-filename="1439prev_hw">prev_hw</a> = <a class="local col5 ref" href="#1435dev_priv" title='dev_priv' data-ref="1435dev_priv" data-ref-filename="1435dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rc6" title='intel_gen6_power_mgmt::rc6' data-ref="intel_gen6_power_mgmt::rc6" data-ref-filename="intel_gen6_power_mgmt..rc6">rc6</a>.<a class="ref field" href="i915_drv.h.html#intel_rc6::prev_hw_residency" title='intel_rc6::prev_hw_residency' data-ref="intel_rc6::prev_hw_residency" data-ref-filename="intel_rc6..prev_hw_residency">prev_hw_residency</a>[<a class="local col3 ref" href="#1443i" title='i' data-ref="1443i" data-ref-filename="1443i">i</a>];</td></tr>
<tr><th id="9926">9926</th><td>	<a class="local col5 ref" href="#1435dev_priv" title='dev_priv' data-ref="1435dev_priv" data-ref-filename="1435dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rc6" title='intel_gen6_power_mgmt::rc6' data-ref="intel_gen6_power_mgmt::rc6" data-ref-filename="intel_gen6_power_mgmt..rc6">rc6</a>.<a class="ref field" href="i915_drv.h.html#intel_rc6::prev_hw_residency" title='intel_rc6::prev_hw_residency' data-ref="intel_rc6::prev_hw_residency" data-ref-filename="intel_rc6..prev_hw_residency">prev_hw_residency</a>[<a class="local col3 ref" href="#1443i" title='i' data-ref="1443i" data-ref-filename="1443i">i</a>] = <a class="local col8 ref" href="#1438time_hw" title='time_hw' data-ref="1438time_hw" data-ref-filename="1438time_hw">time_hw</a>;</td></tr>
<tr><th id="9927">9927</th><td></td></tr>
<tr><th id="9928">9928</th><td>	<i>/* RC6 delta from last sample. */</i></td></tr>
<tr><th id="9929">9929</th><td>	<b>if</b> (<a class="local col8 ref" href="#1438time_hw" title='time_hw' data-ref="1438time_hw" data-ref-filename="1438time_hw">time_hw</a> &gt;= <a class="local col9 ref" href="#1439prev_hw" title='prev_hw' data-ref="1439prev_hw" data-ref-filename="1439prev_hw">prev_hw</a>)</td></tr>
<tr><th id="9930">9930</th><td>		<a class="local col8 ref" href="#1438time_hw" title='time_hw' data-ref="1438time_hw" data-ref-filename="1438time_hw">time_hw</a> -= <a class="local col9 ref" href="#1439prev_hw" title='prev_hw' data-ref="1439prev_hw" data-ref-filename="1439prev_hw">prev_hw</a>;</td></tr>
<tr><th id="9931">9931</th><td>	<b>else</b></td></tr>
<tr><th id="9932">9932</th><td>		<a class="local col8 ref" href="#1438time_hw" title='time_hw' data-ref="1438time_hw" data-ref-filename="1438time_hw">time_hw</a> += <a class="local col0 ref" href="#1440overflow_hw" title='overflow_hw' data-ref="1440overflow_hw" data-ref-filename="1440overflow_hw">overflow_hw</a> - <a class="local col9 ref" href="#1439prev_hw" title='prev_hw' data-ref="1439prev_hw" data-ref-filename="1439prev_hw">prev_hw</a>;</td></tr>
<tr><th id="9933">9933</th><td></td></tr>
<tr><th id="9934">9934</th><td>	<i>/* Add delta to RC6 extended raw driver copy. */</i></td></tr>
<tr><th id="9935">9935</th><td>	<a class="local col8 ref" href="#1438time_hw" title='time_hw' data-ref="1438time_hw" data-ref-filename="1438time_hw">time_hw</a> += <a class="local col5 ref" href="#1435dev_priv" title='dev_priv' data-ref="1435dev_priv" data-ref-filename="1435dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rc6" title='intel_gen6_power_mgmt::rc6' data-ref="intel_gen6_power_mgmt::rc6" data-ref-filename="intel_gen6_power_mgmt..rc6">rc6</a>.<a class="ref field" href="i915_drv.h.html#intel_rc6::cur_residency" title='intel_rc6::cur_residency' data-ref="intel_rc6::cur_residency" data-ref-filename="intel_rc6..cur_residency">cur_residency</a>[<a class="local col3 ref" href="#1443i" title='i' data-ref="1443i" data-ref-filename="1443i">i</a>];</td></tr>
<tr><th id="9936">9936</th><td>	<a class="local col5 ref" href="#1435dev_priv" title='dev_priv' data-ref="1435dev_priv" data-ref-filename="1435dev_priv">dev_priv</a>-&gt;<a class="ref field" href="i915_drv.h.html#drm_i915_private::gt_pm" title='drm_i915_private::gt_pm' data-ref="drm_i915_private::gt_pm" data-ref-filename="drm_i915_private..gt_pm">gt_pm</a>.<a class="ref field" href="i915_drv.h.html#intel_gen6_power_mgmt::rc6" title='intel_gen6_power_mgmt::rc6' data-ref="intel_gen6_power_mgmt::rc6" data-ref-filename="intel_gen6_power_mgmt..rc6">rc6</a>.<a class="ref field" href="i915_drv.h.html#intel_rc6::cur_residency" title='intel_rc6::cur_residency' data-ref="intel_rc6::cur_residency" data-ref-filename="intel_rc6..cur_residency">cur_residency</a>[<a class="local col3 ref" href="#1443i" title='i' data-ref="1443i" data-ref-filename="1443i">i</a>] = <a class="local col8 ref" href="#1438time_hw" title='time_hw' data-ref="1438time_hw" data-ref-filename="1438time_hw">time_hw</a>;</td></tr>
<tr><th id="9937">9937</th><td></td></tr>
<tr><th id="9938">9938</th><td>	<a class="ref fn" href="intel_uncore.h.html#intel_uncore_forcewake_put__locked" title='intel_uncore_forcewake_put__locked' data-ref="intel_uncore_forcewake_put__locked" data-ref-filename="intel_uncore_forcewake_put__locked">intel_uncore_forcewake_put__locked</a>(<a class="local col7 ref" href="#1437uncore" title='uncore' data-ref="1437uncore" data-ref-filename="1437uncore">uncore</a>, <a class="local col1 ref" href="#1441fw_domains" title='fw_domains' data-ref="1441fw_domains" data-ref-filename="1441fw_domains">fw_domains</a>);</td></tr>
<tr><th id="9939">9939</th><td>	<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_unlock_irqrestore" title='spin_unlock_irqrestore' data-ref="spin_unlock_irqrestore" data-ref-filename="spin_unlock_irqrestore">spin_unlock_irqrestore</a>(&amp;<a class="local col7 ref" href="#1437uncore" title='uncore' data-ref="1437uncore" data-ref-filename="1437uncore">uncore</a>-&gt;<a class="ref field" href="intel_uncore.h.html#intel_uncore::lock" title='intel_uncore::lock' data-ref="intel_uncore::lock" data-ref-filename="intel_uncore..lock">lock</a>, <a class="local col2 ref" href="#1442flags" title='flags' data-ref="1442flags" data-ref-filename="1442flags">flags</a>);</td></tr>
<tr><th id="9940">9940</th><td></td></tr>
<tr><th id="9941">9941</th><td>	<b>return</b> <a class="ref fn" href="../../../../include/linux/math64.h.html#mul_u64_u32_div" title='mul_u64_u32_div' data-ref="mul_u64_u32_div" data-ref-filename="mul_u64_u32_div">mul_u64_u32_div</a>(<a class="local col8 ref" href="#1438time_hw" title='time_hw' data-ref="1438time_hw" data-ref-filename="1438time_hw">time_hw</a>, <a class="local col4 ref" href="#1444mul" title='mul' data-ref="1444mul" data-ref-filename="1444mul">mul</a>, <a class="local col5 ref" href="#1445div" title='div' data-ref="1445div" data-ref-filename="1445div">div</a>);</td></tr>
<tr><th id="9942">9942</th><td>}</td></tr>
<tr><th id="9943">9943</th><td></td></tr>
<tr><th id="9944">9944</th><td><a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='__u64' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="decl def fn" id="intel_rc6_residency_us" title='intel_rc6_residency_us' data-ref="intel_rc6_residency_us" data-ref-filename="intel_rc6_residency_us">intel_rc6_residency_us</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col6 decl" id="1446dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1446dev_priv" data-ref-filename="1446dev_priv">dev_priv</dfn>,</td></tr>
<tr><th id="9945">9945</th><td>			   <a class="typedef" href="i915_reg.h.html#i915_reg_t" title='i915_reg_t' data-type='struct i915_reg_t' data-ref="i915_reg_t" data-ref-filename="i915_reg_t">i915_reg_t</a> <dfn class="local col7 decl" id="1447reg" title='reg' data-type='i915_reg_t' data-ref="1447reg" data-ref-filename="1447reg">reg</dfn>)</td></tr>
<tr><th id="9946">9946</th><td>{</td></tr>
<tr><th id="9947">9947</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/kernel.h.html#98" title="({ unsigned long long _tmp = ((unsigned long long)(intel_rc6_residency_ns(dev_priv, reg)) + (1000) - 1); ({ uint32_t __base = ((1000)); uint32_t __rem; __rem = ((uint64_t)(_tmp)) % __base; (_tmp) = ((uint64_t)(_tmp)) / __base; __rem; }); _tmp; })" data-ref="_M/DIV_ROUND_UP_ULL">DIV_ROUND_UP_ULL</a>(<a class="ref fn" href="#intel_rc6_residency_ns" title='intel_rc6_residency_ns' data-ref="intel_rc6_residency_ns" data-ref-filename="intel_rc6_residency_ns">intel_rc6_residency_ns</a>(<a class="local col6 ref" href="#1446dev_priv" title='dev_priv' data-ref="1446dev_priv" data-ref-filename="1446dev_priv">dev_priv</a>, <a class="local col7 ref" href="#1447reg" title='reg' data-ref="1447reg" data-ref-filename="1447reg">reg</a>), <var>1000</var>);</td></tr>
<tr><th id="9948">9948</th><td>}</td></tr>
<tr><th id="9949">9949</th><td></td></tr>
<tr><th id="9950">9950</th><td><a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl def fn" id="intel_get_cagf" title='intel_get_cagf' data-ref="intel_get_cagf" data-ref-filename="intel_get_cagf">intel_get_cagf</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col8 decl" id="1448dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1448dev_priv" data-ref-filename="1448dev_priv">dev_priv</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="1449rpstat" title='rpstat' data-type='u32' data-ref="1449rpstat" data-ref-filename="1449rpstat">rpstat</dfn>)</td></tr>
<tr><th id="9951">9951</th><td>{</td></tr>
<tr><th id="9952">9952</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="1450cagf" title='cagf' data-type='u32' data-ref="1450cagf" data-ref-filename="1450cagf">cagf</dfn>;</td></tr>
<tr><th id="9953">9953</th><td></td></tr>
<tr><th id="9954">9954</th><td>	<b>if</b> (<a class="macro" href="i915_drv.h.html#2006" title="((&amp;(dev_priv)-&gt;__info)-&gt;gen)" data-ref="_M/INTEL_GEN">INTEL_GEN</a>(<a class="local col8 ref" href="#1448dev_priv" title='dev_priv' data-ref="1448dev_priv" data-ref-filename="1448dev_priv">dev_priv</a>) &gt;= <var>9</var>)</td></tr>
<tr><th id="9955">9955</th><td>		<a class="local col0 ref" href="#1450cagf" title='cagf' data-ref="1450cagf" data-ref-filename="1450cagf">cagf</a> = (<a class="local col9 ref" href="#1449rpstat" title='rpstat' data-ref="1449rpstat" data-ref-filename="1449rpstat">rpstat</a> &amp; <a class="macro" href="i915_reg.h.html#8663" title="(0x1ff &lt;&lt; 23)" data-ref="_M/GEN9_CAGF_MASK">GEN9_CAGF_MASK</a>) &gt;&gt; <a class="macro" href="i915_reg.h.html#8660" title="23" data-ref="_M/GEN9_CAGF_SHIFT">GEN9_CAGF_SHIFT</a>;</td></tr>
<tr><th id="9956">9956</th><td>	<b>else</b> <b>if</b> (<a class="macro" href="i915_drv.h.html#2120" title="IS_PLATFORM(dev_priv, INTEL_HASWELL)" data-ref="_M/IS_HASWELL">IS_HASWELL</a>(<a class="local col8 ref" href="#1448dev_priv" title='dev_priv' data-ref="1448dev_priv" data-ref-filename="1448dev_priv">dev_priv</a>) || <a class="macro" href="i915_drv.h.html#2121" title="IS_PLATFORM(dev_priv, INTEL_BROADWELL)" data-ref="_M/IS_BROADWELL">IS_BROADWELL</a>(<a class="local col8 ref" href="#1448dev_priv" title='dev_priv' data-ref="1448dev_priv" data-ref-filename="1448dev_priv">dev_priv</a>))</td></tr>
<tr><th id="9957">9957</th><td>		<a class="local col0 ref" href="#1450cagf" title='cagf' data-ref="1450cagf" data-ref-filename="1450cagf">cagf</a> = (<a class="local col9 ref" href="#1449rpstat" title='rpstat' data-ref="1449rpstat" data-ref-filename="1449rpstat">rpstat</a> &amp; <a class="macro" href="i915_reg.h.html#8662" title="(0x7f &lt;&lt; 7)" data-ref="_M/HSW_CAGF_MASK">HSW_CAGF_MASK</a>) &gt;&gt; <a class="macro" href="i915_reg.h.html#8659" title="7" data-ref="_M/HSW_CAGF_SHIFT">HSW_CAGF_SHIFT</a>;</td></tr>
<tr><th id="9958">9958</th><td>	<b>else</b></td></tr>
<tr><th id="9959">9959</th><td>		<a class="local col0 ref" href="#1450cagf" title='cagf' data-ref="1450cagf" data-ref-filename="1450cagf">cagf</a> = (<a class="local col9 ref" href="#1449rpstat" title='rpstat' data-ref="1449rpstat" data-ref-filename="1449rpstat">rpstat</a> &amp; <a class="macro" href="i915_reg.h.html#8661" title="(0x7f &lt;&lt; 8)" data-ref="_M/GEN6_CAGF_MASK">GEN6_CAGF_MASK</a>) &gt;&gt; <a class="macro" href="i915_reg.h.html#8658" title="8" data-ref="_M/GEN6_CAGF_SHIFT">GEN6_CAGF_SHIFT</a>;</td></tr>
<tr><th id="9960">9960</th><td></td></tr>
<tr><th id="9961">9961</th><td>	<b>return</b>  <a class="local col0 ref" href="#1450cagf" title='cagf' data-ref="1450cagf" data-ref-filename="1450cagf">cagf</a>;</td></tr>
<tr><th id="9962">9962</th><td>}</td></tr>
<tr><th id="9963">9963</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2020-Jun-10</em> from project linux-5.3.1 revision <em>5.3.1</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
