Classic Timing Analyzer report for mem_cof
Sun Oct 11 08:21:01 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                                                 ; To                                                                                                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.761 ns                         ; shift_din[0]                                                                                                                                         ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.740 ns                         ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29]                          ; shift_dout[1]                                                                                                                                       ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.330 ns                        ; shift_din[3]                                                                                                                                         ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 196.97 MHz ( period = 5.077 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29]                         ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                                                      ;                                                                                                                                                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                                                 ; To                                                                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[27]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[26]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[25]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[24]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[23]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[22]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[21]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[20]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[19]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[18]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[17]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[16]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[15]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[14]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[13]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[12]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[11]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[10]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[9]                           ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[8]                           ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[7]                           ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[6]                           ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[5]                           ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[4]                           ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[3]                           ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[2]                           ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[1]                           ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[0]                           ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[31]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[30]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 196.97 MHz ( period = 5.077 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg0  ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg1  ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg1  ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg2  ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg2  ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg3  ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg3  ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4  ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg4  ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg5  ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg5  ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg6  ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg6  ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7  ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg7  ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg8  ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg8  ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg9  ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg9  ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg10 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg10 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg11 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg11 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg12 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg12 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg13 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg13 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg14 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg14 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg15 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg15 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg16 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg16 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg17 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg17 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg18 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg18 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg19 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg19 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg20 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg20 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg21 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg21 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg22 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg22 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg23 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg23 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg24 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg24 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg25 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg25 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg26 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg26 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg27 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg27 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg28 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg28 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg29 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg29 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg30 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg30 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg31 ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_memory_reg31 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 252.02 MHz ( period = 3.968 ns )               ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[9]                           ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg17 ; clk        ; clk      ; None                        ; None                      ; 3.244 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[21]                          ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg29 ; clk        ; clk      ; None                        ; None                      ; 1.855 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[18]                          ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg26 ; clk        ; clk      ; None                        ; None                      ; 1.839 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[14]                          ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg22 ; clk        ; clk      ; None                        ; None                      ; 1.837 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[15]                          ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg23 ; clk        ; clk      ; None                        ; None                      ; 1.833 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[4]                           ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg12 ; clk        ; clk      ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[16]                          ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg24 ; clk        ; clk      ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[0]                           ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg8  ; clk        ; clk      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[19]                          ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg27 ; clk        ; clk      ; None                        ; None                      ; 1.819 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[2]                           ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg10 ; clk        ; clk      ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[7]                           ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg15 ; clk        ; clk      ; None                        ; None                      ; 1.801 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[13]                          ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg21 ; clk        ; clk      ; None                        ; None                      ; 1.784 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|cntr_0df:cntr1|safe_q[0]                                     ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.202 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[17]                          ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg25 ; clk        ; clk      ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|cntr_0df:cntr1|safe_q[0]                                     ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.149 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[20]                          ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg28 ; clk        ; clk      ; None                        ; None                      ; 1.721 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[5]                           ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg13 ; clk        ; clk      ; None                        ; None                      ; 1.718 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[10]                          ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg18 ; clk        ; clk      ; None                        ; None                      ; 1.712 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[1]                           ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg9  ; clk        ; clk      ; None                        ; None                      ; 1.705 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[26]                          ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 1.701 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[11]                          ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg19 ; clk        ; clk      ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[25]                          ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[6]                           ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg14 ; clk        ; clk      ; None                        ; None                      ; 1.386 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[12]                          ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg20 ; clk        ; clk      ; None                        ; None                      ; 1.383 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[24]                          ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.379 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[3]                           ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg11 ; clk        ; clk      ; None                        ; None                      ; 1.379 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[8]                           ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg16 ; clk        ; clk      ; None                        ; None                      ; 1.374 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[22]                          ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg30 ; clk        ; clk      ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[27]                          ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 1.359 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[23]                          ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg31 ; clk        ; clk      ; None                        ; None                      ; 1.359 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|cntr_0df:cntr1|safe_q[0]                                     ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|cntr_0df:cntr1|safe_q[0]                                     ; clk        ; clk      ; None                        ; None                      ; 1.014 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                ;
+-------+--------------+------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                                                                                                                                                   ; To Clock ;
+-------+--------------+------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.761 ns   ; shift_din[0] ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4  ; clk      ;
; N/A   ; None         ; 6.471 ns   ; shift_din[2] ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg6  ; clk      ;
; N/A   ; None         ; 6.017 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[27]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[26]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[25]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[24]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[23]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[22]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[21]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[20]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[19]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[18]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[17]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[16]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[15]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[14]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[13]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[12]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[11]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[10]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[9]                           ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[8]                           ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[7]                           ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[6]                           ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[5]                           ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[4]                           ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[3]                           ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[2]                           ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[1]                           ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[0]                           ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[31]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[30]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29]                          ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg0  ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_address_reg0 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg1  ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg2  ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg3  ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4  ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg5  ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg6  ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7  ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg8  ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg9  ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg10 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg11 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg12 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg13 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg14 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg15 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg16 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg17 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg18 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg19 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg20 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg21 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg22 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg23 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg24 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg25 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg26 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg27 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg28 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg29 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg30 ; clk      ;
; N/A   ; None         ; 6.016 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg31 ; clk      ;
; N/A   ; None         ; 5.382 ns   ; shift_din[1] ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg5  ; clk      ;
; N/A   ; None         ; 5.307 ns   ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|cntr_0df:cntr1|safe_q[0]                                     ; clk      ;
; N/A   ; None         ; 1.478 ns   ; shift_din[3] ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7  ; clk      ;
+-------+--------------+------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                          ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                        ; To            ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A   ; None         ; 9.740 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29] ; shift_dout[1] ; clk        ;
; N/A   ; None         ; 9.138 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29] ; taps7x[1]     ; clk        ;
; N/A   ; None         ; 9.004 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[11] ; taps2x[3]     ; clk        ;
; N/A   ; None         ; 8.973 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[15] ; taps3x[3]     ; clk        ;
; N/A   ; None         ; 8.921 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[30] ; shift_dout[2] ; clk        ;
; N/A   ; None         ; 8.912 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[30] ; taps7x[2]     ; clk        ;
; N/A   ; None         ; 8.852 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[19] ; taps4x[3]     ; clk        ;
; N/A   ; None         ; 8.702 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[14] ; taps3x[2]     ; clk        ;
; N/A   ; None         ; 8.560 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[8]  ; taps2x[0]     ; clk        ;
; N/A   ; None         ; 8.473 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[18] ; taps4x[2]     ; clk        ;
; N/A   ; None         ; 8.443 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[25] ; taps6x[1]     ; clk        ;
; N/A   ; None         ; 8.442 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[26] ; taps6x[2]     ; clk        ;
; N/A   ; None         ; 8.417 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[12] ; taps3x[0]     ; clk        ;
; N/A   ; None         ; 8.175 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[23] ; taps5x[3]     ; clk        ;
; N/A   ; None         ; 8.106 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[0]  ; taps0x[0]     ; clk        ;
; N/A   ; None         ; 8.027 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[27] ; taps6x[3]     ; clk        ;
; N/A   ; None         ; 8.013 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[4]  ; taps1x[0]     ; clk        ;
; N/A   ; None         ; 7.972 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[21] ; taps5x[1]     ; clk        ;
; N/A   ; None         ; 7.942 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[20] ; taps5x[0]     ; clk        ;
; N/A   ; None         ; 7.934 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[16] ; taps4x[0]     ; clk        ;
; N/A   ; None         ; 7.791 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28] ; shift_dout[0] ; clk        ;
; N/A   ; None         ; 7.620 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[2]  ; taps0x[2]     ; clk        ;
; N/A   ; None         ; 7.613 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[7]  ; taps1x[3]     ; clk        ;
; N/A   ; None         ; 7.465 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28] ; taps7x[0]     ; clk        ;
; N/A   ; None         ; 7.307 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[22] ; taps5x[2]     ; clk        ;
; N/A   ; None         ; 7.230 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[24] ; taps6x[0]     ; clk        ;
; N/A   ; None         ; 7.210 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[1]  ; taps0x[1]     ; clk        ;
; N/A   ; None         ; 7.209 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[9]  ; taps2x[1]     ; clk        ;
; N/A   ; None         ; 7.200 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[6]  ; taps1x[2]     ; clk        ;
; N/A   ; None         ; 7.159 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[3]  ; taps0x[3]     ; clk        ;
; N/A   ; None         ; 7.158 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[31] ; taps7x[3]     ; clk        ;
; N/A   ; None         ; 7.158 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[31] ; shift_dout[3] ; clk        ;
; N/A   ; None         ; 7.154 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[13] ; taps3x[1]     ; clk        ;
; N/A   ; None         ; 6.928 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[10] ; taps2x[2]     ; clk        ;
; N/A   ; None         ; 6.832 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[17] ; taps4x[1]     ; clk        ;
; N/A   ; None         ; 6.829 ns   ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[5]  ; taps1x[1]     ; clk        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------+---------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                       ;
+---------------+-------------+-----------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                                                                                                                                                   ; To Clock ;
+---------------+-------------+-----------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -1.330 ns ; shift_din[3] ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7  ; clk      ;
; N/A           ; None        ; -5.234 ns ; shift_din[1] ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg5  ; clk      ;
; N/A           ; None        ; -5.255 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|cntr_0df:cntr1|safe_q[0]                                     ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[27]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[26]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[25]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[24]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[23]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[22]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[21]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[20]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[19]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[18]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[17]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[16]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[15]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[14]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[13]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[12]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[11]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[10]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[9]                           ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[8]                           ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[7]                           ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[6]                           ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[5]                           ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[4]                           ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[3]                           ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[2]                           ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[1]                           ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[0]                           ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[31]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[30]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29]                          ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg0  ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_address_reg0 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg1  ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg2  ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg3  ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4  ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg5  ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg6  ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7  ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg8  ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg9  ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg10 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg11 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg12 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg13 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg14 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg15 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg16 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg17 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg18 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg19 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg20 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg21 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg22 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg23 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg24 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg25 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg26 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg27 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg28 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg29 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg30 ; clk      ;
; N/A           ; None        ; -5.868 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg31 ; clk      ;
; N/A           ; None        ; -5.869 ns ; rst_n        ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 ; clk      ;
; N/A           ; None        ; -6.323 ns ; shift_din[2] ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg6  ; clk      ;
; N/A           ; None        ; -6.613 ns ; shift_din[0] ; shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4  ; clk      ;
+---------------+-------------+-----------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun Oct 11 08:21:01 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mem_cof -c mem_cof --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 196.97 MHz between source memory "shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0" and destination memory "shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28]" (period= 5.077 ns)
    Info: + Longest memory to memory delay is 4.319 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y13; Fanout = 32; MEM Node = 'shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = M4K_X13_Y13; Fanout = 2; MEM Node = 'shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28]'
        Info: Total cell delay = 4.319 ns ( 100.00 % )
    Info: - Smallest clock skew is -0.015 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.774 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 99; CLK Node = 'clk'
            Info: 2: + IC(0.602 ns) + CELL(0.703 ns) = 2.774 ns; Loc. = M4K_X13_Y13; Fanout = 2; MEM Node = 'shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28]'
            Info: Total cell delay = 2.172 ns ( 78.30 % )
            Info: Total interconnect delay = 0.602 ns ( 21.70 % )
        Info: - Longest clock path from clock "clk" to source memory is 2.789 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 99; CLK Node = 'clk'
            Info: 2: + IC(0.602 ns) + CELL(0.718 ns) = 2.789 ns; Loc. = M4K_X13_Y13; Fanout = 32; MEM Node = 'shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0'
            Info: Total cell delay = 2.187 ns ( 78.42 % )
            Info: Total interconnect delay = 0.602 ns ( 21.58 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Micro setup delay of destination is 0.093 ns
Info: tsu for memory "shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4" (data pin = "shift_din[0]", clock pin = "clk") is 6.761 ns
    Info: + Longest pin to memory delay is 9.461 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_34; Fanout = 1; PIN Node = 'shift_din[0]'
        Info: 2: + IC(7.636 ns) + CELL(0.356 ns) = 9.461 ns; Loc. = M4K_X13_Y13; Fanout = 1; MEM Node = 'shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4'
        Info: Total cell delay = 1.825 ns ( 19.29 % )
        Info: Total interconnect delay = 7.636 ns ( 80.71 % )
    Info: + Micro setup delay of destination is 0.093 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 2.793 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 99; CLK Node = 'clk'
        Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y13; Fanout = 1; MEM Node = 'shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4'
        Info: Total cell delay = 2.191 ns ( 78.45 % )
        Info: Total interconnect delay = 0.602 ns ( 21.55 % )
Info: tco from clock "clk" to destination pin "shift_dout[1]" through memory "shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29]" is 9.740 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.774 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 99; CLK Node = 'clk'
        Info: 2: + IC(0.602 ns) + CELL(0.703 ns) = 2.774 ns; Loc. = M4K_X13_Y13; Fanout = 2; MEM Node = 'shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29]'
        Info: Total cell delay = 2.172 ns ( 78.30 % )
        Info: Total interconnect delay = 0.602 ns ( 21.70 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Longest memory to pin delay is 6.316 ns
        Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X13_Y13; Fanout = 2; MEM Node = 'shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29]'
        Info: 2: + IC(4.104 ns) + CELL(2.108 ns) = 6.316 ns; Loc. = PIN_51; Fanout = 0; PIN Node = 'shift_dout[1]'
        Info: Total cell delay = 2.212 ns ( 35.02 % )
        Info: Total interconnect delay = 4.104 ns ( 64.98 % )
Info: th for memory "shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7" (data pin = "shift_din[3]", clock pin = "clk") is -1.330 ns
    Info: + Longest clock path from clock "clk" to destination memory is 2.793 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 99; CLK Node = 'clk'
        Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y13; Fanout = 1; MEM Node = 'shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7'
        Info: Total cell delay = 2.191 ns ( 78.45 % )
        Info: Total interconnect delay = 0.602 ns ( 21.55 % )
    Info: + Micro hold delay of destination is 0.055 ns
    Info: - Shortest pin to memory delay is 4.178 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 1; PIN Node = 'shift_din[3]'
        Info: 2: + IC(2.353 ns) + CELL(0.356 ns) = 4.178 ns; Loc. = M4K_X13_Y13; Fanout = 1; MEM Node = 'shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7'
        Info: Total cell delay = 1.825 ns ( 43.68 % )
        Info: Total interconnect delay = 2.353 ns ( 56.32 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 134 megabytes
    Info: Processing ended: Sun Oct 11 08:21:02 2009
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


