{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621264501519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621264501523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 17 20:45:01 2021 " "Processing started: Mon May 17 20:45:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621264501523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621264501523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621264501523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621264501829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621264501829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 10 5 " "Found 10 design units, including 5 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend_6_16-behv " "Found design unit 1: extend_6_16-behv" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/ALU/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621264509209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder_prop-behv " "Found design unit 2: adder_prop-behv" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/ALU/ALU.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621264509209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 adder-behv " "Found design unit 3: adder-behv" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/ALU/ALU.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621264509209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 nand16-behv " "Found design unit 4: nand16-behv" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/ALU/ALU.vhd" 186 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621264509209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ALU-behv " "Found design unit 5: ALU-behv" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/ALU/ALU.vhd" 218 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621264509209 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend_6_16 " "Found entity 1: extend_6_16" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/ALU/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621264509209 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_prop " "Found entity 2: adder_prop" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/ALU/ALU.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621264509209 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder " "Found entity 3: adder" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/ALU/ALU.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621264509209 ""} { "Info" "ISGN_ENTITY_NAME" "4 nand16 " "Found entity 4: nand16" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/ALU/ALU.vhd" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621264509209 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU " "Found entity 5: ALU" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/ALU/ALU.vhd" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621264509209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621264509209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621264510480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend_6_16 extend_6_16:extender " "Elaborating entity \"extend_6_16\" for hierarchy \"extend_6_16:extender\"" {  } { { "ALU.vhd" "extender" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/ALU/ALU.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621264510582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add " "Elaborating entity \"adder\" for hierarchy \"adder:add\"" {  } { { "ALU.vhd" "add" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/ALU/ALU.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621264510585 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bx ALU.vhd(84) " "Verilog HDL or VHDL warning at ALU.vhd(84): object \"bx\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/ALU/ALU.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621264510585 "|ALU|adder:add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_prop adder:add\|adder_prop:\\lvl1:15:GP1 " "Elaborating entity \"adder_prop\" for hierarchy \"adder:add\|adder_prop:\\lvl1:15:GP1\"" {  } { { "ALU.vhd" "\\lvl1:15:GP1" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/ALU/ALU.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621264510600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand16 nand16:logic " "Elaborating entity \"nand16\" for hierarchy \"nand16:logic\"" {  } { { "ALU.vhd" "logic" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/ALU/ALU.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621264510616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621264511870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621264512549 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621264512549 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621264512603 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621264512603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "156 " "Implemented 156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621264512603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621264512603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621264512619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 17 20:45:12 2021 " "Processing ended: Mon May 17 20:45:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621264512619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621264512619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621264512619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621264512619 ""}
