<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.066 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;Server/LZW_new.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.01 seconds; current allocated memory: 209.318 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vitis&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_202_3&apos; (Server/LZW_new.cpp:202:23) in function &apos;hardware_encoding&apos; completely with a factor of 256 (Server/LZW_new.cpp:202:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;my_hash(unsigned long)&apos; into &apos;hash_insert(unsigned long*, unsigned int, unsigned int, bool*)&apos; (Server/LZW_new.cpp:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hash_insert(unsigned long*, unsigned int, unsigned int, bool*)&apos; into &apos;insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)&apos; (Server/LZW_new.cpp:159:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*) (.6)&apos; into &apos;insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)&apos; (Server/LZW_new.cpp:159:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;my_hash(unsigned long)&apos; into &apos;hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)&apos; (Server/LZW_new.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)&apos; into &apos;lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)&apos; (Server/LZW_new.cpp:168:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)&apos; into &apos;lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)&apos; (Server/LZW_new.cpp:168:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)&apos; into &apos;hardware_encoding(unsigned char*, unsigned char*, int&amp;, int)&apos; (Server/LZW_new.cpp:178:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 2.91 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.48 seconds; current allocated memory: 211.597 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.598 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 1.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.83 seconds; current allocated memory: 227.827 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 3.09 seconds. CPU system time: 0 seconds. Elapsed time: 3.11 seconds; current allocated memory: 219.506 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_189_1&apos; (Server/LZW_new.cpp:189) in function &apos;hardware_encoding&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_194_2&apos; (Server/LZW_new.cpp:194) in function &apos;hardware_encoding&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_223_5&apos; (Server/LZW_new.cpp:183) in function &apos;hardware_encoding&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_217_4&apos; (Server/LZW_new.cpp:209) in function &apos;hardware_encoding&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_250" tag="" content="Unrolling all loops for pipelining in function &apos;insert&apos; (Server/LZW_new.cpp:158)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_21_1&apos; (Server/LZW_new.cpp:21) in function &apos;hardware_encoding&apos; completely with a factor of 20." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_135_1&apos; (Server/LZW_new.cpp:134) in function &apos;hardware_encoding&apos; completely with a factor of 64." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_248_6&apos; (Server/LZW_new.cpp:183) in function &apos;hardware_encoding&apos; completely with a factor of 12." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_21_1&apos; (Server/LZW_new.cpp:21) in function &apos;insert&apos; completely with a factor of 20." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 1.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 246.976 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;hash_table&apos; (Server/LZW_new.cpp:77:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;mem_upper_key_mem&apos; (Server/LZW_new.cpp:108:45)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;mem_middle_key_mem&apos; (Server/LZW_new.cpp:109:45)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;mem_lower_key_mem&apos; (Server/LZW_new.cpp:110:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;mem_value&apos; (Server/LZW_new.cpp:111:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;hash_table&apos; (Server/LZW_new.cpp:191:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;my_assoc_mem.upper_key_mem&apos; (Server/LZW_new.cpp:196:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;my_assoc_mem.middle_key_mem&apos; (Server/LZW_new.cpp:197:40)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;my_assoc_mem.lower_key_mem&apos; (Server/LZW_new.cpp:198:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 1.93 seconds. CPU system time: 0 seconds. Elapsed time: 1.99 seconds; current allocated memory: 274.938 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;hardware_encoding&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-107]" key="SYN_PORT_NAME_ILLEGAL_593" tag="" content="Renaming port name &apos;hardware_encoding/output&apos; to &apos;hardware_encoding/output_r&apos; to avoid the conflict with HDL keywords or other object names." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;insert&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;insert&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;insert&apos; (function &apos;insert&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;hash_table_addr_write_ln77&apos;, Server/LZW_new.cpp:77) of variable &apos;or_ln1&apos;, Server/LZW_new.cpp:77 on array &apos;hash_table&apos; and &apos;load&apos; operation (&apos;lookup&apos;, Server/LZW_new.cpp:67) on array &apos;hash_table&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 13, function &apos;insert&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 277.662 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 279.218 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;hardware_encoding&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_189_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_189_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_194_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_194_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_217_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;extractvalue&apos; operation (&apos;collision&apos;, Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 2 cycles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 3 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of &apos;call&apos; operation (&apos;insert_ret256&apos;, Server/LZW_new.cpp:263) to &apos;insert&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;extractvalue&apos; operation (&apos;collision&apos;, Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 4 cycles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 5 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of &apos;call&apos; operation (&apos;insert_ret256&apos;, Server/LZW_new.cpp:263) to &apos;insert&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;extractvalue&apos; operation (&apos;collision&apos;, Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 6 cycles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 7 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of &apos;call&apos; operation (&apos;insert_ret256&apos;, Server/LZW_new.cpp:263) to &apos;insert&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;extractvalue&apos; operation (&apos;collision&apos;, Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 8 cycles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html"/>
	<Message severity="WARNING" prefix="[HLS 200-875]" key="HLS 200-875" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="II = 9 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of &apos;call&apos; operation (&apos;insert_ret256&apos;, Server/LZW_new.cpp:263) to &apos;insert&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-875.html"/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;extractvalue&apos; operation (&apos;collision&apos;, Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 71 cycles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html"/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;extractvalue&apos; operation (&apos;collision&apos;, Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 78 cycles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html"/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;extractvalue&apos; operation (&apos;collision&apos;, Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 82 cycles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html"/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;extractvalue&apos; operation (&apos;collision&apos;, Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 84 cycles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html"/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;extractvalue&apos; operation (&apos;collision&apos;, Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 85 cycles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 86, Depth = 154, loop &apos;VITIS_LOOP_217_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_223_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop &apos;VITIS_LOOP_223_5&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (53.3299ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;hardware_encoding&apos; consists of the following:	bus read on port &apos;gmem&apos; (Server/LZW_new.cpp:241) [624]  (4.87 ns)
	&apos;add&apos; operation (&apos;add_ln23&apos;, Server/LZW_new.cpp:23) [634]  (0.948 ns)
	&apos;add&apos; operation (&apos;add_ln24&apos;, Server/LZW_new.cpp:24) [637]  (1.09 ns)
	&apos;xor&apos; operation (&apos;xor_ln25&apos;, Server/LZW_new.cpp:25) [640]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln23_19&apos;, Server/LZW_new.cpp:23) [644]  (1.09 ns)
	&apos;add&apos; operation (&apos;add_ln24_19&apos;, Server/LZW_new.cpp:24) [651]  (1.2 ns)
	&apos;xor&apos; operation (&apos;xor_ln25_19&apos;, Server/LZW_new.cpp:25) [658]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln23_20&apos;, Server/LZW_new.cpp:23) [665]  (1.2 ns)
	&apos;add&apos; operation (&apos;add_ln24_20&apos;, Server/LZW_new.cpp:24) [672]  (1.2 ns)
	&apos;xor&apos; operation (&apos;xor_ln25_20&apos;, Server/LZW_new.cpp:25) [679]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln23_21&apos;, Server/LZW_new.cpp:23) [686]  (1.2 ns)
	&apos;add&apos; operation (&apos;add_ln24_21&apos;, Server/LZW_new.cpp:24) [693]  (1.2 ns)
	&apos;xor&apos; operation (&apos;xor_ln25_21&apos;, Server/LZW_new.cpp:25) [700]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln23_22&apos;, Server/LZW_new.cpp:23) [707]  (1.2 ns)
	&apos;add&apos; operation (&apos;add_ln24_22&apos;, Server/LZW_new.cpp:24) [714]  (1.2 ns)
	&apos;xor&apos; operation (&apos;xor_ln25_22&apos;, Server/LZW_new.cpp:25) [721]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln23_23&apos;, Server/LZW_new.cpp:23) [728]  (1.2 ns)
	&apos;add&apos; operation (&apos;add_ln24_23&apos;, Server/LZW_new.cpp:24) [735]  (1.2 ns)
	&apos;xor&apos; operation (&apos;xor_ln25_23&apos;, Server/LZW_new.cpp:25) [742]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln23_24&apos;, Server/LZW_new.cpp:23) [749]  (1.2 ns)
	&apos;add&apos; operation (&apos;add_ln24_24&apos;, Server/LZW_new.cpp:24) [756]  (1.2 ns)
	&apos;xor&apos; operation (&apos;xor_ln25_24&apos;, Server/LZW_new.cpp:25) [763]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln23_25&apos;, Server/LZW_new.cpp:23) [769]  (1.2 ns)
	&apos;add&apos; operation (&apos;add_ln24_25&apos;, Server/LZW_new.cpp:24) [776]  (1.2 ns)
	&apos;xor&apos; operation (&apos;xor_ln25_25&apos;, Server/LZW_new.cpp:25) [783]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln23_26&apos;, Server/LZW_new.cpp:23) [790]  (1.2 ns)
	&apos;add&apos; operation (&apos;add_ln24_26&apos;, Server/LZW_new.cpp:24) [797]  (1.2 ns)
	&apos;xor&apos; operation (&apos;xor_ln25_26&apos;, Server/LZW_new.cpp:25) [804]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln23_27&apos;, Server/LZW_new.cpp:23) [811]  (1.2 ns)
	&apos;add&apos; operation (&apos;add_ln24_27&apos;, Server/LZW_new.cpp:24) [818]  (1.2 ns)
	&apos;xor&apos; operation (&apos;xor_ln25_27&apos;, Server/LZW_new.cpp:25) [825]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln23_28&apos;, Server/LZW_new.cpp:23) [832]  (1.2 ns)
	&apos;add&apos; operation (&apos;add_ln24_28&apos;, Server/LZW_new.cpp:24) [839]  (1.2 ns)
	&apos;xor&apos; operation (&apos;xor_ln25_28&apos;, Server/LZW_new.cpp:25) [846]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln23_29&apos;, Server/LZW_new.cpp:23) [853]  (1.2 ns)
	&apos;add&apos; operation (&apos;add_ln24_29&apos;, Server/LZW_new.cpp:24) [860]  (1.2 ns)
	&apos;xor&apos; operation (&apos;xor_ln25_29&apos;, Server/LZW_new.cpp:25) [867]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln23_30&apos;, Server/LZW_new.cpp:23) [874]  (1.2 ns)
	&apos;add&apos; operation (&apos;add_ln24_30&apos;, Server/LZW_new.cpp:24) [881]  (1.2 ns)
	&apos;xor&apos; operation (&apos;xor_ln25_30&apos;, Server/LZW_new.cpp:25) [888]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln23_31&apos;, Server/LZW_new.cpp:23) [895]  (1.2 ns)
	&apos;add&apos; operation (&apos;add_ln24_31&apos;, Server/LZW_new.cpp:24) [902]  (1.2 ns)
	&apos;xor&apos; operation (&apos;xor_ln25_31&apos;, Server/LZW_new.cpp:25) [909]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln23_32&apos;, Server/LZW_new.cpp:23) [916]  (1.2 ns)
	&apos;add&apos; operation (&apos;add_ln24_32&apos;, Server/LZW_new.cpp:24) [923]  (1.2 ns)
	&apos;xor&apos; operation (&apos;xor_ln25_32&apos;, Server/LZW_new.cpp:25) [930]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln23_33&apos;, Server/LZW_new.cpp:23) [937]  (1.2 ns)
	&apos;add&apos; operation (&apos;add_ln24_33&apos;, Server/LZW_new.cpp:24) [944]  (1.2 ns)
	&apos;xor&apos; operation (&apos;xor_ln25_33&apos;, Server/LZW_new.cpp:25) [951]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln23_34&apos;, Server/LZW_new.cpp:23) [958]  (1.2 ns)
	&apos;add&apos; operation (&apos;add_ln24_34&apos;, Server/LZW_new.cpp:24) [965]  (1.2 ns)
	&apos;xor&apos; operation (&apos;xor_ln25_34&apos;, Server/LZW_new.cpp:25) [972]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln23_35&apos;, Server/LZW_new.cpp:23) [979]  (1.2 ns)
	&apos;add&apos; operation (&apos;add_ln24_35&apos;, Server/LZW_new.cpp:24) [986]  (1.2 ns)
	&apos;xor&apos; operation (&apos;xor_ln25_35&apos;, Server/LZW_new.cpp:25) [993]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln23_36&apos;, Server/LZW_new.cpp:23) [1000]  (1.2 ns)
	&apos;add&apos; operation (&apos;add_ln24_36&apos;, Server/LZW_new.cpp:24) [1007]  (1.2 ns)
	&apos;xor&apos; operation (&apos;xor_ln25_36&apos;, Server/LZW_new.cpp:25) [1015]  (0.332 ns)
	&apos;add&apos; operation (&apos;hashed&apos;, Server/LZW_new.cpp:27) [1020]  (1.13 ns)
	&apos;xor&apos; operation (&apos;hashed&apos;, Server/LZW_new.cpp:28) [1023]  (0.421 ns)
	&apos;getelementptr&apos; operation (&apos;hash_table_addr_1&apos;, Server/LZW_new.cpp:39) [1025]  (0 ns)
	&apos;load&apos; operation (&apos;lookup&apos;, Server/LZW_new.cpp:39) on array &apos;hash_table&apos;, Server/LZW_new.cpp:181 [1026]  (1.35 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 8.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.36 seconds; current allocated memory: 291.312 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 31.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 31.58 seconds; current allocated memory: 328.494 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;insert&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;insert&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.73 seconds; current allocated memory: 331.396 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;hardware_encoding&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;hardware_encoding/gmem&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;hardware_encoding/s1&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;hardware_encoding/output_r&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;hardware_encoding/size&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_871" tag="" content="Port &apos;size&apos; with mode &apos;ap_none&apos; may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;hardware_encoding/len&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;hardware_encoding&apos; to &apos;s_axilite &amp; ap_ctrl_chain&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;s1&apos;, &apos;output_r&apos;, &apos;size&apos;, &apos;len&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;hardware_encoding&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 42.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 42.5 seconds; current allocated memory: 417.637 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;hardware_encoding_hash_table_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;hardware_encoding_my_assoc_mem_upper_key_mem_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;hardware_encoding_my_assoc_mem_value_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 9.27 seconds. CPU system time: 0.18 seconds. Elapsed time: 13.08 seconds; current allocated memory: 463.817 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for hardware_encoding." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for hardware_encoding." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 18.75 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 106.8 seconds. CPU system time: 0.62 seconds. Elapsed time: 113.01 seconds; current allocated memory: 464.407 MB." resolution=""/>
</Messages>
