transcript off
onbreak {quit -force}
onerror {quit -force}
transcript on

vlib work
vmap -link {C:/Xilinx/Vivado/2023.1/Projects/DRCDeliverablePlatform/project_1.cache/compile_simlib/activehdl}
vlib activehdl/xilinx_vip
vlib activehdl/xpm
vlib activehdl/generic_baseblocks_v2_1_0
vlib activehdl/axi_infrastructure_v1_1_0
vlib activehdl/axi_register_slice_v2_1_28
vlib activehdl/fifo_generator_v13_2_8
vlib activehdl/axi_data_fifo_v2_1_27
vlib activehdl/axi_crossbar_v2_1_29
vlib activehdl/xil_defaultlib
vlib activehdl/util_vector_logic_v2_0_2
vlib activehdl/axi_lite_ipif_v3_0_4
vlib activehdl/lib_cdc_v1_0_2
vlib activehdl/interrupt_control_v3_1_4
vlib activehdl/axi_gpio_v2_0_30
vlib activehdl/lib_pkg_v1_0_2
vlib activehdl/axi_iic_v2_1_4
vlib activehdl/dist_mem_gen_v8_0_13
vlib activehdl/lib_srl_fifo_v1_0_2
vlib activehdl/lib_fifo_v1_0_17
vlib activehdl/axi_quad_spi_v3_2_27
vlib activehdl/proc_sys_reset_v5_0_13
vlib activehdl/axi_vip_v1_1_14
vlib activehdl/zynq_ultra_ps_e_vip_v1_0_14
vlib activehdl/axi_protocol_converter_v2_1_28
vlib activehdl/axi_clock_converter_v2_1_27
vlib activehdl/blk_mem_gen_v8_4_6
vlib activehdl/axi_dwidth_converter_v2_1_28

vlog -work xilinx_vip  -sv2k12 "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"C:/Xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/Xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/Xilinx/Vivado/2023.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/Xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/Xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/Xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/Xilinx/Vivado/2023.1/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/Xilinx/Vivado/2023.1/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/Xilinx/Vivado/2023.1/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm  -sv2k12 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -93  \
"C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd" \

vlog -work generic_baseblocks_v2_1_0  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_infrastructure_v1_1_0  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_28  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work fifo_generator_v13_2_8  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/c97d/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_8 -93  \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/c97d/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_8  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/c97d/hdl/fifo_generator_v13_2_rfs.v" \

vlog -work axi_data_fifo_v2_1_27  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_29  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \

vlog -work util_vector_logic_v2_0_2  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \

vcom -work axi_lite_ipif_v3_0_4 -93  \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work lib_cdc_v1_0_2 -93  \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work interrupt_control_v3_1_4 -93  \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vcom -work axi_gpio_v2_0_30 -93  \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/18b7/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_2/sim/design_1_axi_gpio_0_2.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_8_0/sim/design_1_axi_gpio_8_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_9_0/sim/design_1_axi_gpio_9_0.vhd" \

vcom -work lib_pkg_v1_0_2 -93  \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \

vcom -work axi_iic_v2_1_4 -93  \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/06a7/hdl/axi_iic_v2_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/design_1/ip/design_1_axi_iic_0_0/sim/design_1_axi_iic_0_0.vhd" \

vlog -work dist_mem_gen_v8_0_13  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/0bf5/simulation/dist_mem_gen_v8_0.v" \

vcom -work lib_srl_fifo_v1_0_2 -93  \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vcom -work lib_fifo_v1_0_17 -93  \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/3d41/hdl/lib_fifo_v1_0_rfs.vhd" \

vcom -work axi_quad_spi_v3_2_27 -93  \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/3799/hdl/axi_quad_spi_v3_2_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/design_1/ip/design_1_axi_quad_spi_0_0/sim/design_1_axi_quad_spi_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_quad_spi_0_1/sim/design_1_axi_quad_spi_0_1.vhd" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \

vcom -work proc_sys_reset_v5_0_13 -93  \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd" \
"../../../bd/design_1/ip/design_1_util_ds_buf_0_0/sim/design_1_util_ds_buf_0_0.vhd" \
"../../../bd/design_1/ip/design_1_util_ds_buf_0_1/sim/design_1_util_ds_buf_0_1.vhd" \
"../../../bd/design_1/ip/design_1_util_ds_buf_10_0/sim/design_1_util_ds_buf_10_0.vhd" \
"../../../bd/design_1/ip/design_1_util_ds_buf_10_1/sim/design_1_util_ds_buf_10_1.vhd" \
"../../../bd/design_1/ip/design_1_util_ds_buf_11_0/sim/design_1_util_ds_buf_11_0.vhd" \
"../../../bd/design_1/ip/design_1_util_ds_buf_12_0/sim/design_1_util_ds_buf_12_0.vhd" \
"../../../bd/design_1/ip/design_1_util_ds_buf_6_0/sim/design_1_util_ds_buf_6_0.vhd" \

vlog -work axi_vip_v1_1_14  -sv2k12 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/ed63/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work zynq_ultra_ps_e_vip_v1_0_14  -sv2k12 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_DAC_CTRL_0_0/sim/design_1_DAC_CTRL_0_0.v" \
"../../../bd/design_1/ip/design_1_DAC_CTRL_0_1/sim/design_1_DAC_CTRL_0_1.v" \
"../../../bd/design_1/ip/design_1_DAC_CTRL_0_2/sim/design_1_DAC_CTRL_0_2.v" \
"../../../bd/design_1/ip/design_1_DAC_CTRL_0_3/sim/design_1_DAC_CTRL_0_3.v" \

vcom -work xil_defaultlib -93  \
"../../../bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../bd/design_1/ip/design_1_ClockDivider_0_0/sim/design_1_ClockDivider_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

vlog -work axi_protocol_converter_v2_1_28  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work axi_clock_converter_v2_1_27  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/29db/hdl/axi_clock_converter_v2_1_vl_rfs.v" \

vlog -work blk_mem_gen_v8_4_6  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/bb55/simulation/blk_mem_gen_v8_4.v" \

vlog -work axi_dwidth_converter_v2_1_28  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/30ef" "+incdir+../../../../project_1.gen/sources_1/bd/design_1/ipshared/f805/hdl" "+incdir+C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l generic_baseblocks_v2_1_0 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_28 -l fifo_generator_v13_2_8 -l axi_data_fifo_v2_1_27 -l axi_crossbar_v2_1_29 -l xil_defaultlib -l util_vector_logic_v2_0_2 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_2 -l interrupt_control_v3_1_4 -l axi_gpio_v2_0_30 -l lib_pkg_v1_0_2 -l axi_iic_v2_1_4 -l dist_mem_gen_v8_0_13 -l lib_srl_fifo_v1_0_2 -l lib_fifo_v1_0_17 -l axi_quad_spi_v3_2_27 -l proc_sys_reset_v5_0_13 -l axi_vip_v1_1_14 -l zynq_ultra_ps_e_vip_v1_0_14 -l axi_protocol_converter_v2_1_28 -l axi_clock_converter_v2_1_27 -l blk_mem_gen_v8_4_6 -l axi_dwidth_converter_v2_1_28 \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

vlog -work xil_defaultlib \
"glbl.v"

