

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Mon May 13 18:06:51 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        c_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    31.477|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  246401|  246401|  246401|  246401|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_chout_loop_hout_loop_wout  |  246400|  246400|       154|          -|          -|  1600|    no    |
        | + loop_chin_loop_ky_loop_kx      |     150|     150|         2|          1|          1|   150|    yes   |
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    769|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     305|    705|
|Memory           |        8|      -|      32|      8|
|Multiplexer      |        -|      -|       -|    162|
|Register         |        -|      -|     195|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      5|     532|   1644|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      2|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |top_net_fadd_32nsbkb_U14  |top_net_fadd_32nsbkb  |        0|      2|  177|  385|
    |top_net_fmul_32nscud_U15  |top_net_fmul_32nscud  |        0|      3|  128|  320|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  305|  705|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |      Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------+---------+----+----+------+-----+------+-------------+
    |c2_bias_U    |conv_2_c2_bias    |        0|  32|   8|    16|   32|     1|          512|
    |c2_weight_U  |conv_2_c2_weight  |        8|   0|   0|  2400|   32|     1|        76800|
    +-------------+------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                  |        8|  32|   8|  2416|   64|     2|        77312|
    +-------------+------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |cin_s_fu_708_p2                    |     +    |      0|  0|  12|           3|           1|
    |cout_s_fu_372_p2                   |     +    |      0|  0|  15|           1|           5|
    |h_1_fu_487_p2                      |     +    |      0|  0|  13|           1|           4|
    |indvar_flatten51_op_fu_1089_p2     |     +    |      0|  0|  15|           8|           1|
    |indvar_flatten_next1_3_fu_352_p2   |     +    |      0|  0|  13|           1|          11|
    |indvar_flatten_next1_fu_688_p2     |     +    |      0|  0|  15|           8|           1|
    |indvar_flatten_op_fu_1052_p2       |     +    |      0|  0|  15|           6|           1|
    |tmp2_fu_330_p2                     |     +    |      0|  0|  15|           6|           6|
    |tmp2_mid1_fu_519_p2                |     +    |      0|  0|  15|           6|           6|
    |tmp3_fu_629_p2                     |     +    |      0|  0|  10|           8|           8|
    |tmp3_mid1_fu_908_p2                |     +    |      0|  0|  10|           8|           8|
    |tmp4_fu_666_p2                     |     +    |      0|  0|  15|           9|           9|
    |tmp4_mid1_fu_953_p2                |     +    |      0|  0|  15|           9|           9|
    |tmp5_fu_1001_p2                    |     +    |      0|  0|  10|          12|          12|
    |tmp6_fu_1021_p2                    |     +    |      0|  0|  13|          11|          11|
    |tmp7_fu_1066_p2                    |     +    |      0|  0|  15|           9|           9|
    |tmp_37_fu_340_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp_37_mid1_fu_529_p2              |     +    |      0|  0|  15|           8|           8|
    |tmp_37_mid_fu_455_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_43_fu_600_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp_43_mid1_fu_756_p2              |     +    |      0|  0|  15|           8|           8|
    |tmp_46_fu_1074_p2                  |     +    |      0|  0|  13|          11|          11|
    |tmp_51_fu_635_p2                   |     +    |      0|  0|  10|           8|           8|
    |tmp_51_mid1_fu_914_p2              |     +    |      0|  0|  10|           8|           8|
    |tmp_51_mid_fu_797_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_56_fu_1007_p2                  |     +    |      0|  0|  10|          12|          12|
    |tmp_58_fu_1031_p2                  |     +    |      0|  0|  17|          13|          13|
    |tmp_fu_676_p2                      |     +    |      0|  0|  13|          11|          11|
    |tmp_mid1_fu_963_p2                 |     +    |      0|  0|  13|          11|          11|
    |tmp_mid_fu_840_p2                  |     +    |      0|  0|  13|          11|          11|
    |w_1_fu_1084_p2                     |     +    |      0|  0|  13|           4|           1|
    |x_1_fu_1046_p2                     |     +    |      0|  0|  12|           3|           1|
    |y_1_fu_880_p2                      |     +    |      0|  0|  12|           3|           1|
    |tmp_32_fu_320_p2                   |     -    |      0|  0|  15|           8|           8|
    |tmp_32_mid1_fu_428_p2              |     -    |      0|  0|  15|           8|           8|
    |tmp_42_fu_594_p2                   |     -    |      0|  0|  15|           8|           8|
    |tmp_42_mid1_fu_742_p2              |     -    |      0|  0|  15|           8|           8|
    |tmp_52_fu_660_p2                   |     -    |      0|  0|  12|          12|          12|
    |tmp_52_mid1_fu_939_p2              |     -    |      0|  0|  12|          12|          12|
    |tmp_52_mid_fu_822_p2               |     -    |      0|  0|  12|          12|          12|
    |exitcond5_mid_fu_481_p2            |    and   |      0|  0|   2|           1|           1|
    |exitcond_mid_fu_866_p2             |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_860_p2                |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_flatten6_fu_358_p2        |   icmp   |      0|  0|  11|           8|           7|
    |exitcond_flatten7_fu_682_p2        |   icmp   |      0|  0|  11|           8|           8|
    |exitcond_flatten8_fu_694_p2        |   icmp   |      0|  0|  11|           6|           5|
    |exitcond_flatten_fu_346_p2         |   icmp   |      0|  0|  13|          11|          10|
    |exitcond_fu_475_p2                 |   icmp   |      0|  0|   9|           4|           4|
    |tmp_12_fu_493_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_13_fu_886_p2                   |    or    |      0|  0|   2|           1|           1|
    |c2_bias_load_mid2_v_fu_442_p3      |  select  |      0|  0|   5|           1|           5|
    |cin_mid2_fu_872_p3                 |  select  |      0|  0|   3|           1|           3|
    |h_cast_mid2_fu_507_p3              |  select  |      0|  0|   4|           1|           4|
    |h_mid_fu_364_p3                    |  select  |      0|  0|   4|           1|           1|
    |indvar_flatten_next1_2_fu_1095_p3  |  select  |      0|  0|   8|           1|           1|
    |indvar_flatten_next_fu_1058_p3     |  select  |      0|  0|   6|           1|           1|
    |p_shl2_cast_mid2_fu_394_p3         |  select  |      0|  0|   7|           1|           7|
    |p_shl3_cast1_mid2_fu_412_p3        |  select  |      0|  0|   5|           1|           5|
    |p_shl4_mid277_v_v_fu_461_p3        |  select  |      0|  0|   8|           1|           8|
    |p_shl4_mid2_v_v_fu_535_p3          |  select  |      0|  0|   8|           1|           8|
    |p_shl6_cast_mid2_fu_785_p3         |  select  |      0|  0|  10|           1|          10|
    |tmp_32_mid2_fu_434_p3              |  select  |      0|  0|   8|           1|           8|
    |tmp_42_mid2_fu_748_p3              |  select  |      0|  0|   8|           1|           8|
    |tmp_43_cast_mid2_fu_761_p3         |  select  |      0|  0|   8|           1|           8|
    |tmp_52_mid2_fu_945_p3              |  select  |      0|  0|  12|           1|          12|
    |tmp_52_mid3_fu_828_p3              |  select  |      0|  0|  12|           1|          12|
    |tmp_mid2_fu_969_p3                 |  select  |      0|  0|  11|           1|          11|
    |tmp_mid4_fu_846_p3                 |  select  |      0|  0|  11|           1|          11|
    |w_mid2_fu_499_p3                   |  select  |      0|  0|   4|           1|           1|
    |x_mid2_fu_892_p3                   |  select  |      0|  0|   3|           1|           1|
    |y_mid2_fu_985_p3                   |  select  |      0|  0|   3|           1|           3|
    |y_mid_fu_700_p3                    |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_8_fu_469_p2   |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_854_p2     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 769|         388|         483|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |cin_reg_221              |   9|          2|    3|          6|
    |cout_reg_165             |   9|          2|    5|         10|
    |grp_fu_277_p0            |  15|          3|   32|         96|
    |h_reg_188                |   9|          2|    4|          8|
    |indvar_flatten3_reg_154  |   9|          2|   11|         22|
    |indvar_flatten4_reg_176  |   9|          2|    8|         16|
    |indvar_flatten5_reg_210  |   9|          2|    8|         16|
    |indvar_flatten_reg_232   |   9|          2|    6|         12|
    |output_buffer_2_reg_254  |   9|          2|   32|         64|
    |w_reg_199                |   9|          2|    4|          8|
    |x_reg_266                |   9|          2|    3|          6|
    |y_reg_243                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 162|         34|  121|        279|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c2_bias_load_mid2_v_reg_1121     |   5|   0|    5|          0|
    |c2_bias_load_reg_1150            |  32|   0|   32|          0|
    |cin_reg_221                      |   3|   0|    3|          0|
    |cout_reg_165                     |   5|   0|    5|          0|
    |exitcond_flatten6_reg_1110       |   1|   0|    1|          0|
    |exitcond_flatten7_reg_1182       |   1|   0|    1|          0|
    |h_cast_mid2_cast_reg_1155        |   4|   0|    8|          4|
    |h_cast_mid2_reg_1138             |   4|   0|    4|          0|
    |h_reg_188                        |   4|   0|    4|          0|
    |indvar_flatten3_reg_154          |  11|   0|   11|          0|
    |indvar_flatten4_reg_176          |   8|   0|    8|          0|
    |indvar_flatten5_reg_210          |   8|   0|    8|          0|
    |indvar_flatten_next1_3_reg_1105  |  11|   0|   11|          0|
    |indvar_flatten_reg_232           |   6|   0|    6|          0|
    |output_buffer_2_reg_254          |  32|   0|   32|          0|
    |p_shl4_mid2_reg_1162             |   8|   0|   11|          3|
    |p_shl4_mid2_v_v_reg_1144         |   8|   0|    8|          0|
    |p_shl5_mid2_reg_1167             |   8|   0|    9|          1|
    |tmp_32_mid2_reg_1115             |   7|   0|    8|          1|
    |w_cast2_reg_1177                 |   4|   0|   12|          8|
    |w_cast_reg_1172                  |   4|   0|    9|          5|
    |w_mid2_reg_1131                  |   4|   0|    4|          0|
    |w_reg_199                        |   4|   0|    4|          0|
    |x_reg_266                        |   3|   0|    3|          0|
    |y_reg_243                        |   3|   0|    3|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 195|   0|  217|         22|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv.2    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv.2    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv.2    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv.2    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv.2    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv.2    | return value |
|in_r_address0      | out |   11|  ap_memory |     in_r     |     array    |
|in_r_ce0           | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0            |  in |   32|  ap_memory |     in_r     |     array    |
|output_r_address0  | out |   11|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	6  / (exitcond_flatten7)
	5  / (!exitcond_flatten7)
5 --> 
	4  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %1" [c_cnn/conv_core.cpp:28]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 9.20>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i11 [ 0, %0 ], [ %indvar_flatten_next1_3, %3 ]"   --->   Operation 8 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%cout = phi i5 [ 0, %0 ], [ %c2_bias_load_mid2_v, %3 ]" [c_cnn/conv_core.cpp:66]   --->   Operation 9 'phi' 'cout' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i8 [ 0, %0 ], [ %indvar_flatten_next1_2, %3 ]"   --->   Operation 10 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%h = phi i4 [ 0, %0 ], [ %h_cast_mid2, %3 ]" [c_cnn/conv_core.cpp:32]   --->   Operation 11 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%w = phi i4 [ 0, %0 ], [ %w_1, %3 ]"   --->   Operation 12 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i5 %cout to i4" [c_cnn/conv_core.cpp:66]   --->   Operation 13 'trunc' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_shl2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_5, i3 0)" [c_cnn/conv_core.cpp:62]   --->   Operation 14 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i7 %p_shl2 to i8" [c_cnn/conv_core.cpp:62]   --->   Operation 15 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_6 = shl i5 %cout, 1" [c_cnn/conv_core.cpp:62]   --->   Operation 16 'shl' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl3_cast1 = zext i5 %tmp_6 to i6" [c_cnn/conv_core.cpp:62]   --->   Operation 17 'zext' 'p_shl3_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i5 %tmp_6 to i8" [c_cnn/conv_core.cpp:62]   --->   Operation 18 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.87ns)   --->   "%tmp_32 = sub i8 %p_shl2_cast, %p_shl3_cast" [c_cnn/conv_core.cpp:62]   --->   Operation 19 'sub' 'tmp_32' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%h_cast2 = zext i4 %h to i6" [c_cnn/conv_core.cpp:32]   --->   Operation 20 'zext' 'h_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.78ns)   --->   "%tmp2 = add i6 %p_shl3_cast1, %h_cast2" [c_cnn/conv_core.cpp:66]   --->   Operation 21 'add' 'tmp2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i6 %tmp2 to i8" [c_cnn/conv_core.cpp:66]   --->   Operation 22 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.87ns)   --->   "%tmp_37 = add i8 %tmp2_cast, %p_shl2_cast" [c_cnn/conv_core.cpp:66]   --->   Operation 23 'add' 'tmp_37' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.88ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten3, -448"   --->   Operation 24 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.63ns)   --->   "%indvar_flatten_next1_3 = add i11 1, %indvar_flatten3"   --->   Operation 25 'add' 'indvar_flatten_next1_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %4, label %.reset59"   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.55ns)   --->   "%exitcond_flatten6 = icmp eq i8 %indvar_flatten4, 100"   --->   Operation 27 'icmp' 'exitcond_flatten6' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.02ns)   --->   "%h_mid = select i1 %exitcond_flatten6, i4 0, i4 %h" [c_cnn/conv_core.cpp:32]   --->   Operation 28 'select' 'h_mid' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.78ns)   --->   "%cout_s = add i5 1, %cout" [c_cnn/conv_core.cpp:28]   --->   Operation 29 'add' 'cout_s' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i5 %cout_s to i4" [c_cnn/conv_core.cpp:28]   --->   Operation 30 'trunc' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_7, i3 0)" [c_cnn/conv_core.cpp:62]   --->   Operation 31 'bitconcatenate' 'p_shl2_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid1 = zext i7 %p_shl2_mid1 to i8" [c_cnn/conv_core.cpp:62]   --->   Operation 32 'zext' 'p_shl2_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_37_mid1)   --->   "%p_shl2_cast_mid2 = select i1 %exitcond_flatten6, i7 %p_shl2_mid1, i7 %p_shl2" [c_cnn/conv_core.cpp:62]   --->   Operation 33 'select' 'p_shl2_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp_37_mid1)   --->   "%p_shl2_cast_mid2_cast = zext i7 %p_shl2_cast_mid2 to i8" [c_cnn/conv_core.cpp:62]   --->   Operation 34 'zext' 'p_shl2_cast_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_8 = shl i5 %cout_s, 1" [c_cnn/conv_core.cpp:62]   --->   Operation 35 'shl' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%p_shl3_cast1_mid2 = select i1 %exitcond_flatten6, i5 %tmp_8, i5 %tmp_6" [c_cnn/conv_core.cpp:62]   --->   Operation 36 'select' 'p_shl3_cast1_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%p_shl3_cast1_mid2_cas = zext i5 %p_shl3_cast1_mid2 to i6" [c_cnn/conv_core.cpp:62]   --->   Operation 37 'zext' 'p_shl3_cast1_mid2_cas' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl3_cast_mid1 = zext i5 %tmp_8 to i8" [c_cnn/conv_core.cpp:62]   --->   Operation 38 'zext' 'p_shl3_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.87ns)   --->   "%tmp_32_mid1 = sub i8 %p_shl2_cast_mid1, %p_shl3_cast_mid1" [c_cnn/conv_core.cpp:62]   --->   Operation 39 'sub' 'tmp_32_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.24ns)   --->   "%tmp_32_mid2 = select i1 %exitcond_flatten6, i8 %tmp_32_mid1, i8 %tmp_32" [c_cnn/conv_core.cpp:62]   --->   Operation 40 'select' 'tmp_32_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.21ns)   --->   "%c2_bias_load_mid2_v = select i1 %exitcond_flatten6, i5 %cout_s, i5 %cout" [c_cnn/conv_core.cpp:66]   --->   Operation 41 'select' 'c2_bias_load_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%c2_bias_load_mid2 = zext i5 %c2_bias_load_mid2_v to i64" [c_cnn/conv_core.cpp:66]   --->   Operation 42 'zext' 'c2_bias_load_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%c2_bias_addr = getelementptr [16 x float]* @c2_bias, i64 0, i64 %c2_bias_load_mid2" [c_cnn/conv_core.cpp:66]   --->   Operation 43 'getelementptr' 'c2_bias_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%c2_bias_load = load float* %c2_bias_addr, align 4" [c_cnn/conv_core.cpp:66]   --->   Operation 44 'load' 'c2_bias_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 45 [1/1] (1.87ns)   --->   "%tmp_37_mid = add i8 %p_shl2_cast_mid1, %p_shl3_cast_mid1" [c_cnn/conv_core.cpp:66]   --->   Operation 45 'add' 'tmp_37_mid' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_shl4_mid2_v_v)   --->   "%p_shl4_mid277_v_v = select i1 %exitcond_flatten6, i8 %tmp_37_mid, i8 %tmp_37" [c_cnn/conv_core.cpp:66]   --->   Operation 46 'select' 'p_shl4_mid277_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node exitcond5_mid)   --->   "%not_exitcond_flatten_8 = xor i1 %exitcond_flatten6, true" [c_cnn/conv_core.cpp:36]   --->   Operation 47 'xor' 'not_exitcond_flatten_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %w, -6" [c_cnn/conv_core.cpp:36]   --->   Operation 48 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond5_mid = and i1 %exitcond, %not_exitcond_flatten_8" [c_cnn/conv_core.cpp:36]   --->   Operation 49 'and' 'exitcond5_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.73ns)   --->   "%h_1 = add i4 1, %h_mid" [c_cnn/conv_core.cpp:32]   --->   Operation 50 'add' 'h_1' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node w_mid2)   --->   "%tmp_12 = or i1 %exitcond5_mid, %exitcond_flatten6" [c_cnn/conv_core.cpp:36]   --->   Operation 51 'or' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.02ns) (out node of the LUT)   --->   "%w_mid2 = select i1 %tmp_12, i4 0, i4 %w" [c_cnn/conv_core.cpp:36]   --->   Operation 52 'select' 'w_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.02ns)   --->   "%h_cast_mid2 = select i1 %exitcond5_mid, i4 %h_1, i4 %h_mid" [c_cnn/conv_core.cpp:32]   --->   Operation 53 'select' 'h_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%h_cast2_mid1 = zext i4 %h_1 to i6" [c_cnn/conv_core.cpp:32]   --->   Operation 54 'zext' 'h_cast2_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.78ns) (out node of the LUT)   --->   "%tmp2_mid1 = add i6 %h_cast2_mid1, %p_shl3_cast1_mid2_cas" [c_cnn/conv_core.cpp:66]   --->   Operation 55 'add' 'tmp2_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_37_mid1)   --->   "%tmp2_cast_mid1 = zext i6 %tmp2_mid1 to i8" [c_cnn/conv_core.cpp:66]   --->   Operation 56 'zext' 'tmp2_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_37_mid1 = add i8 %p_shl2_cast_mid2_cast, %tmp2_cast_mid1" [c_cnn/conv_core.cpp:66]   --->   Operation 57 'add' 'tmp_37_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_shl4_mid2_v_v = select i1 %exitcond5_mid, i8 %tmp_37_mid1, i8 %p_shl4_mid277_v_v" [c_cnn/conv_core.cpp:66]   --->   Operation 58 'select' 'p_shl4_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [c_cnn/conv_core.cpp:70]   --->   Operation 59 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @loop_chout_loop_hout)"   --->   Operation 60 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)"   --->   Operation 61 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%c2_bias_load = load float* %c2_bias_addr, align 4" [c_cnn/conv_core.cpp:66]   --->   Operation 62 'load' 'c2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @loop_hout_loop_wout_s)"   --->   Operation 63 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%h_cast_mid2_cast = zext i4 %h_cast_mid2 to i8" [c_cnn/conv_core.cpp:32]   --->   Operation 64 'zext' 'h_cast_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl4_mid2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %p_shl4_mid2_v_v, i3 0)" [c_cnn/conv_core.cpp:66]   --->   Operation 65 'bitconcatenate' 'p_shl4_mid2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl5_mid2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_shl4_mid2_v_v, i1 false)" [c_cnn/conv_core.cpp:66]   --->   Operation 66 'bitconcatenate' 'p_shl5_mid2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%w_cast = zext i4 %w_mid2 to i9" [c_cnn/conv_core.cpp:36]   --->   Operation 67 'zext' 'w_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%w_cast2 = zext i4 %w_mid2 to i12" [c_cnn/conv_core.cpp:36]   --->   Operation 68 'zext' 'w_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [c_cnn/conv_core.cpp:36]   --->   Operation 69 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3)" [c_cnn/conv_core.cpp:36]   --->   Operation 70 'specregionbegin' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.76ns)   --->   "br label %2" [c_cnn/conv_core.cpp:41]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 17.7>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i8 [ 0, %.reset59 ], [ %indvar_flatten_next1, %.reset6 ]"   --->   Operation 72 'phi' 'indvar_flatten5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%cin = phi i3 [ 0, %.reset59 ], [ %cin_mid2, %.reset6 ]" [c_cnn/conv_core.cpp:41]   --->   Operation 73 'phi' 'cin' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %.reset59 ], [ %indvar_flatten_next, %.reset6 ]"   --->   Operation 74 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%y = phi i3 [ 0, %.reset59 ], [ %y_mid2, %.reset6 ]" [c_cnn/conv_core.cpp:49]   --->   Operation 75 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%output_buffer_2 = phi float [ 0.000000e+00, %.reset59 ], [ %output_buffer, %.reset6 ]"   --->   Operation 76 'phi' 'output_buffer_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%x = phi i3 [ 0, %.reset59 ], [ %x_1, %.reset6 ]"   --->   Operation 77 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%cin_cast3 = zext i3 %cin to i8" [c_cnn/conv_core.cpp:41]   --->   Operation 78 'zext' 'cin_cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl7 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %cin, i4 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 79 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i7 %p_shl7 to i8" [c_cnn/conv_core.cpp:57]   --->   Operation 80 'zext' 'p_shl7_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl8 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %cin, i1 false)" [c_cnn/conv_core.cpp:57]   --->   Operation 81 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i4 %p_shl8 to i8" [c_cnn/conv_core.cpp:57]   --->   Operation 82 'zext' 'p_shl8_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.87ns)   --->   "%tmp_42 = sub i8 %p_shl7_cast, %p_shl8_cast" [c_cnn/conv_core.cpp:57]   --->   Operation 83 'sub' 'tmp_42' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.91ns)   --->   "%tmp_43 = add i8 %tmp_32_mid2, %cin_cast3" [c_cnn/conv_core.cpp:62]   --->   Operation 84 'add' 'tmp_43' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_43_cast = sext i8 %tmp_43 to i9" [c_cnn/conv_core.cpp:62]   --->   Operation 85 'sext' 'tmp_43_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl6 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_43, i2 0)" [c_cnn/conv_core.cpp:62]   --->   Operation 86 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl6_cast = sext i10 %p_shl6 to i11" [c_cnn/conv_core.cpp:62]   --->   Operation 87 'sext' 'p_shl6_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%y_cast = zext i3 %y to i9" [c_cnn/conv_core.cpp:45]   --->   Operation 88 'zext' 'y_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%y_cast1 = zext i3 %y to i8" [c_cnn/conv_core.cpp:45]   --->   Operation 89 'zext' 'y_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %y_cast1, %tmp_42" [c_cnn/conv_core.cpp:57]   --->   Operation 90 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp_51 = add i8 %tmp3, %h_cast_mid2_cast" [c_cnn/conv_core.cpp:57]   --->   Operation 91 'add' 'tmp_51' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_51, i4 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 92 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_51, i1 false)" [c_cnn/conv_core.cpp:57]   --->   Operation 93 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i9 %p_shl1 to i12" [c_cnn/conv_core.cpp:57]   --->   Operation 94 'sext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.54ns)   --->   "%tmp_52 = sub i12 %p_shl, %p_shl1_cast" [c_cnn/conv_core.cpp:57]   --->   Operation 95 'sub' 'tmp_52' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.91ns)   --->   "%tmp4 = add i9 %tmp_43_cast, %y_cast" [c_cnn/conv_core.cpp:62]   --->   Operation 96 'add' 'tmp4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i9 %tmp4 to i11" [c_cnn/conv_core.cpp:62]   --->   Operation 97 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.73ns)   --->   "%tmp = add i11 %tmp4_cast, %p_shl6_cast" [c_cnn/conv_core.cpp:62]   --->   Operation 98 'add' 'tmp' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.55ns)   --->   "%exitcond_flatten7 = icmp eq i8 %indvar_flatten5, -106"   --->   Operation 99 'icmp' 'exitcond_flatten7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.91ns)   --->   "%indvar_flatten_next1 = add i8 %indvar_flatten5, 1"   --->   Operation 100 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten7, label %3, label %.reset6"   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.42ns)   --->   "%exitcond_flatten8 = icmp eq i6 %indvar_flatten, 25"   --->   Operation 102 'icmp' 'exitcond_flatten8' <Predicate = (!exitcond_flatten7)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.98ns)   --->   "%y_mid = select i1 %exitcond_flatten8, i3 0, i3 %y" [c_cnn/conv_core.cpp:49]   --->   Operation 103 'select' 'y_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.65ns)   --->   "%cin_s = add i3 %cin, 1" [c_cnn/conv_core.cpp:41]   --->   Operation 104 'add' 'cin_s' <Predicate = (!exitcond_flatten7)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%cin_cast3_mid1 = zext i3 %cin_s to i8" [c_cnn/conv_core.cpp:41]   --->   Operation 105 'zext' 'cin_cast3_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl7_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %cin_s, i4 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 106 'bitconcatenate' 'p_shl7_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl7_cast_mid1 = zext i7 %p_shl7_mid1 to i8" [c_cnn/conv_core.cpp:57]   --->   Operation 107 'zext' 'p_shl7_cast_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl8_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %cin_s, i1 false)" [c_cnn/conv_core.cpp:57]   --->   Operation 108 'bitconcatenate' 'p_shl8_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl8_cast_mid1 = zext i4 %p_shl8_mid1 to i8" [c_cnn/conv_core.cpp:57]   --->   Operation 109 'zext' 'p_shl8_cast_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.87ns)   --->   "%tmp_42_mid1 = sub i8 %p_shl7_cast_mid1, %p_shl8_cast_mid1" [c_cnn/conv_core.cpp:57]   --->   Operation 110 'sub' 'tmp_42_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.24ns)   --->   "%tmp_42_mid2 = select i1 %exitcond_flatten8, i8 %tmp_42_mid1, i8 %tmp_42" [c_cnn/conv_core.cpp:57]   --->   Operation 111 'select' 'tmp_42_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.91ns)   --->   "%tmp_43_mid1 = add i8 %tmp_32_mid2, %cin_cast3_mid1" [c_cnn/conv_core.cpp:62]   --->   Operation 112 'add' 'tmp_43_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp4_mid1)   --->   "%tmp_43_cast_mid2 = select i1 %exitcond_flatten8, i8 %tmp_43_mid1, i8 %tmp_43" [c_cnn/conv_core.cpp:62]   --->   Operation 113 'select' 'tmp_43_cast_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp4_mid1)   --->   "%tmp_43_cast_mid2_cas = sext i8 %tmp_43_cast_mid2 to i9" [c_cnn/conv_core.cpp:62]   --->   Operation 114 'sext' 'tmp_43_cast_mid2_cas' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl6_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_43_mid1, i2 0)" [c_cnn/conv_core.cpp:62]   --->   Operation 115 'bitconcatenate' 'p_shl6_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%p_shl6_cast_mid1 = sext i10 %p_shl6_mid1 to i11" [c_cnn/conv_core.cpp:62]   --->   Operation 116 'sext' 'p_shl6_cast_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%p_shl6_cast_mid2 = select i1 %exitcond_flatten8, i10 %p_shl6_mid1, i10 %p_shl6" [c_cnn/conv_core.cpp:62]   --->   Operation 117 'select' 'p_shl6_cast_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%p_shl6_cast_mid2_cast = sext i10 %p_shl6_cast_mid2 to i11" [c_cnn/conv_core.cpp:62]   --->   Operation 118 'sext' 'p_shl6_cast_mid2_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (1.91ns)   --->   "%tmp_51_mid = add i8 %tmp_42_mid1, %h_cast_mid2_cast" [c_cnn/conv_core.cpp:57]   --->   Operation 119 'add' 'tmp_51_mid' <Predicate = (!exitcond_flatten7)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%p_shl_mid = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_51_mid, i4 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 120 'bitconcatenate' 'p_shl_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl1_mid = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_51_mid, i1 false)" [c_cnn/conv_core.cpp:57]   --->   Operation 121 'bitconcatenate' 'p_shl1_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid = sext i9 %p_shl1_mid to i12" [c_cnn/conv_core.cpp:57]   --->   Operation 122 'sext' 'p_shl1_cast_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.54ns)   --->   "%tmp_52_mid = sub i12 %p_shl_mid, %p_shl1_cast_mid" [c_cnn/conv_core.cpp:57]   --->   Operation 123 'sub' 'tmp_52_mid' <Predicate = (!exitcond_flatten7)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp_52_mid2)   --->   "%tmp_52_mid3 = select i1 %exitcond_flatten8, i12 %tmp_52_mid, i12 %tmp_52" [c_cnn/conv_core.cpp:57]   --->   Operation 124 'select' 'tmp_52_mid3' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp4_cast_mid = sext i8 %tmp_43_mid1 to i11" [c_cnn/conv_core.cpp:62]   --->   Operation 125 'sext' 'tmp4_cast_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.73ns)   --->   "%tmp_mid = add i11 %tmp4_cast_mid, %p_shl6_cast_mid1" [c_cnn/conv_core.cpp:62]   --->   Operation 126 'add' 'tmp_mid' <Predicate = (!exitcond_flatten7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid2)   --->   "%tmp_mid4 = select i1 %exitcond_flatten8, i11 %tmp_mid, i11 %tmp" [c_cnn/conv_core.cpp:62]   --->   Operation 127 'select' 'tmp_mid4' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten8, true" [c_cnn/conv_core.cpp:49]   --->   Operation 128 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %x, -3" [c_cnn/conv_core.cpp:49]   --->   Operation 129 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten7)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_mid = and i1 %exitcond1, %not_exitcond_flatten" [c_cnn/conv_core.cpp:49]   --->   Operation 130 'and' 'exitcond_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.98ns)   --->   "%cin_mid2 = select i1 %exitcond_flatten8, i3 %cin_s, i3 %cin" [c_cnn/conv_core.cpp:41]   --->   Operation 131 'select' 'cin_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (1.65ns)   --->   "%y_1 = add i3 %y_mid, 1" [c_cnn/conv_core.cpp:45]   --->   Operation 132 'add' 'y_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node x_mid2)   --->   "%tmp_13 = or i1 %exitcond_mid, %exitcond_flatten8" [c_cnn/conv_core.cpp:49]   --->   Operation 133 'or' 'tmp_13' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.98ns) (out node of the LUT)   --->   "%x_mid2 = select i1 %tmp_13, i3 0, i3 %x" [c_cnn/conv_core.cpp:49]   --->   Operation 134 'select' 'x_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tmp4_mid1)   --->   "%y_cast_mid1 = zext i3 %y_1 to i9" [c_cnn/conv_core.cpp:45]   --->   Operation 135 'zext' 'y_cast_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%y_cast1_mid1 = zext i3 %y_1 to i8" [c_cnn/conv_core.cpp:45]   --->   Operation 136 'zext' 'y_cast1_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3_mid1 = add i8 %y_cast1_mid1, %tmp_42_mid2" [c_cnn/conv_core.cpp:57]   --->   Operation 137 'add' 'tmp3_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 138 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp_51_mid1 = add i8 %tmp3_mid1, %h_cast_mid2_cast" [c_cnn/conv_core.cpp:57]   --->   Operation 138 'add' 'tmp_51_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%p_shl_mid1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_51_mid1, i4 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 139 'bitconcatenate' 'p_shl_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_51_mid1, i1 false)" [c_cnn/conv_core.cpp:57]   --->   Operation 140 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = sext i9 %p_shl1_mid1 to i12" [c_cnn/conv_core.cpp:57]   --->   Operation 141 'sext' 'p_shl1_cast_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (1.54ns)   --->   "%tmp_52_mid1 = sub i12 %p_shl_mid1, %p_shl1_cast_mid1" [c_cnn/conv_core.cpp:57]   --->   Operation 142 'sub' 'tmp_52_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp_52_mid2 = select i1 %exitcond_mid, i12 %tmp_52_mid1, i12 %tmp_52_mid3" [c_cnn/conv_core.cpp:57]   --->   Operation 143 'select' 'tmp_52_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp4_mid1 = add i9 %tmp_43_cast_mid2_cas, %y_cast_mid1" [c_cnn/conv_core.cpp:62]   --->   Operation 144 'add' 'tmp4_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%tmp4_cast_mid1 = sext i9 %tmp4_mid1 to i11" [c_cnn/conv_core.cpp:62]   --->   Operation 145 'sext' 'tmp4_cast_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (1.73ns) (out node of the LUT)   --->   "%tmp_mid1 = add i11 %tmp4_cast_mid1, %p_shl6_cast_mid2_cast" [c_cnn/conv_core.cpp:62]   --->   Operation 146 'add' 'tmp_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp_mid2 = select i1 %exitcond_mid, i11 %tmp_mid1, i11 %tmp_mid4" [c_cnn/conv_core.cpp:49]   --->   Operation 147 'select' 'tmp_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%p_shl9_mid2 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_mid2, i2 0)" [c_cnn/conv_core.cpp:49]   --->   Operation 148 'bitconcatenate' 'p_shl9_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.98ns)   --->   "%y_mid2 = select i1 %exitcond_mid, i3 %y_1, i3 %y_mid" [c_cnn/conv_core.cpp:49]   --->   Operation 149 'select' 'y_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%x_cast9 = zext i3 %x_mid2 to i11" [c_cnn/conv_core.cpp:49]   --->   Operation 150 'zext' 'x_cast9' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%x_cast8 = zext i3 %x_mid2 to i12" [c_cnn/conv_core.cpp:49]   --->   Operation 151 'zext' 'x_cast8' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i12 %x_cast8, %tmp_52_mid2" [c_cnn/conv_core.cpp:57]   --->   Operation 152 'add' 'tmp5' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 153 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp_56 = add i12 %tmp5, %w_cast2" [c_cnn/conv_core.cpp:57]   --->   Operation 153 'add' 'tmp_56' <Predicate = (!exitcond_flatten7)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_56_cast = sext i12 %tmp_56 to i32" [c_cnn/conv_core.cpp:57]   --->   Operation 154 'sext' 'tmp_56_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_57 = zext i32 %tmp_56_cast to i64" [c_cnn/conv_core.cpp:57]   --->   Operation 155 'zext' 'tmp_57' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [1176 x float]* %in_r, i64 0, i64 %tmp_57" [c_cnn/conv_core.cpp:57]   --->   Operation 156 'getelementptr' 'in_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 157 [2/2] (3.25ns)   --->   "%input_buffer = load float* %in_addr, align 4" [c_cnn/conv_core.cpp:57]   --->   Operation 157 'load' 'input_buffer' <Predicate = (!exitcond_flatten7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 158 [1/1] (1.63ns)   --->   "%tmp6 = add i11 %tmp_mid2, %x_cast9" [c_cnn/conv_core.cpp:62]   --->   Operation 158 'add' 'tmp6' <Predicate = (!exitcond_flatten7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i11 %tmp6 to i13" [c_cnn/conv_core.cpp:62]   --->   Operation 159 'sext' 'tmp6_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (1.67ns)   --->   "%tmp_58 = add i13 %tmp6_cast, %p_shl9_mid2" [c_cnn/conv_core.cpp:62]   --->   Operation 160 'add' 'tmp_58' <Predicate = (!exitcond_flatten7)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_58_cast = sext i13 %tmp_58 to i32" [c_cnn/conv_core.cpp:62]   --->   Operation 161 'sext' 'tmp_58_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_59 = zext i32 %tmp_58_cast to i64" [c_cnn/conv_core.cpp:62]   --->   Operation 162 'zext' 'tmp_59' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%c2_weight_addr = getelementptr [2400 x float]* @c2_weight, i64 0, i64 %tmp_59" [c_cnn/conv_core.cpp:62]   --->   Operation 163 'getelementptr' 'c2_weight_addr' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 164 [2/2] (3.25ns)   --->   "%c2_weight_load = load float* %c2_weight_addr, align 4" [c_cnn/conv_core.cpp:62]   --->   Operation 164 'load' 'c2_weight_load' <Predicate = (!exitcond_flatten7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 165 [1/1] (1.65ns)   --->   "%x_1 = add i3 %x_mid2, 1" [c_cnn/conv_core.cpp:49]   --->   Operation 165 'add' 'x_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (1.82ns)   --->   "%indvar_flatten_op = add i6 %indvar_flatten, 1"   --->   Operation 166 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (1.18ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten8, i6 1, i6 %indvar_flatten_op"   --->   Operation 167 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten7)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 31.4>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @loop_chin_loop_ky_lo)"   --->   Operation 168 'specloopname' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150)"   --->   Operation 169 'speclooptripcount' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @loop_ky_loop_kx_str)"   --->   Operation 170 'specloopname' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind" [c_cnn/conv_core.cpp:49]   --->   Operation 171 'specloopname' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6)" [c_cnn/conv_core.cpp:49]   --->   Operation 172 'specregionbegin' 'tmp_55' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [c_cnn/conv_core.cpp:51]   --->   Operation 173 'specpipeline' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 174 [1/2] (3.25ns)   --->   "%input_buffer = load float* %in_addr, align 4" [c_cnn/conv_core.cpp:57]   --->   Operation 174 'load' 'input_buffer' <Predicate = (!exitcond_flatten7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 175 [1/2] (3.25ns)   --->   "%c2_weight_load = load float* %c2_weight_addr, align 4" [c_cnn/conv_core.cpp:62]   --->   Operation 175 'load' 'c2_weight_load' <Predicate = (!exitcond_flatten7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node output_buffer)   --->   "%tmp_s = fmul float %input_buffer, %c2_weight_load" [c_cnn/conv_core.cpp:62]   --->   Operation 176 'fmul' 'tmp_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 0> <II = 1> <Delay = 15.4> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (28.2ns) (out node of the LUT)   --->   "%output_buffer = fadd float %tmp_s, %output_buffer_2" [c_cnn/conv_core.cpp:62]   --->   Operation 177 'fadd' 'output_buffer' <Predicate = (!exitcond_flatten7)> <Delay = 28.2> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 0> <II = 1> <Delay = 28.2> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_55)" [c_cnn/conv_core.cpp:63]   --->   Operation 178 'specregionend' 'empty' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 179 'br' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 31.4>
ST_6 : Operation 180 [1/1] (28.2ns)   --->   "%tmp_45 = fadd float %c2_bias_load, %output_buffer_2" [c_cnn/conv_core.cpp:66]   --->   Operation 180 'fadd' 'tmp_45' <Predicate = true> <Delay = 28.2> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 0> <II = 1> <Delay = 28.2> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (1.82ns)   --->   "%tmp7 = add i9 %p_shl5_mid2, %w_cast" [c_cnn/conv_core.cpp:66]   --->   Operation 181 'add' 'tmp7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i9 %tmp7 to i11" [c_cnn/conv_core.cpp:66]   --->   Operation 182 'zext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (1.63ns)   --->   "%tmp_46 = add i11 %tmp7_cast, %p_shl4_mid2" [c_cnn/conv_core.cpp:66]   --->   Operation 183 'add' 'tmp_46' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_47 = zext i11 %tmp_46 to i64" [c_cnn/conv_core.cpp:66]   --->   Operation 184 'zext' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [1600 x float]* %output_r, i64 0, i64 %tmp_47" [c_cnn/conv_core.cpp:66]   --->   Operation 185 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (3.25ns)   --->   "store float %tmp_45, float* %output_addr, align 4" [c_cnn/conv_core.cpp:66]   --->   Operation 186 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_54)" [c_cnn/conv_core.cpp:67]   --->   Operation 187 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (1.73ns)   --->   "%w_1 = add i4 %w_mid2, 1" [c_cnn/conv_core.cpp:36]   --->   Operation 188 'add' 'w_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (1.91ns)   --->   "%indvar_flatten51_op = add i8 %indvar_flatten4, 1"   --->   Operation 189 'add' 'indvar_flatten51_op' <Predicate = (!exitcond_flatten6)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (1.24ns)   --->   "%indvar_flatten_next1_2 = select i1 %exitcond_flatten6, i8 1, i8 %indvar_flatten51_op"   --->   Operation 190 'select' 'indvar_flatten_next1_2' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "br label %1" [c_cnn/conv_core.cpp:36]   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ c2_weight]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ c2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7             (br               ) [ 0111111]
indvar_flatten3        (phi              ) [ 0010000]
cout                   (phi              ) [ 0010000]
indvar_flatten4        (phi              ) [ 0011111]
h                      (phi              ) [ 0010000]
w                      (phi              ) [ 0010000]
tmp_5                  (trunc            ) [ 0000000]
p_shl2                 (bitconcatenate   ) [ 0000000]
p_shl2_cast            (zext             ) [ 0000000]
tmp_6                  (shl              ) [ 0000000]
p_shl3_cast1           (zext             ) [ 0000000]
p_shl3_cast            (zext             ) [ 0000000]
tmp_32                 (sub              ) [ 0000000]
h_cast2                (zext             ) [ 0000000]
tmp2                   (add              ) [ 0000000]
tmp2_cast              (zext             ) [ 0000000]
tmp_37                 (add              ) [ 0000000]
exitcond_flatten       (icmp             ) [ 0011111]
indvar_flatten_next1_3 (add              ) [ 0111111]
StgValue_26            (br               ) [ 0000000]
exitcond_flatten6      (icmp             ) [ 0001111]
h_mid                  (select           ) [ 0000000]
cout_s                 (add              ) [ 0000000]
tmp_7                  (trunc            ) [ 0000000]
p_shl2_mid1            (bitconcatenate   ) [ 0000000]
p_shl2_cast_mid1       (zext             ) [ 0000000]
p_shl2_cast_mid2       (select           ) [ 0000000]
p_shl2_cast_mid2_cast  (zext             ) [ 0000000]
tmp_8                  (shl              ) [ 0000000]
p_shl3_cast1_mid2      (select           ) [ 0000000]
p_shl3_cast1_mid2_cas  (zext             ) [ 0000000]
p_shl3_cast_mid1       (zext             ) [ 0000000]
tmp_32_mid1            (sub              ) [ 0000000]
tmp_32_mid2            (select           ) [ 0001110]
c2_bias_load_mid2_v    (select           ) [ 0111111]
c2_bias_load_mid2      (zext             ) [ 0000000]
c2_bias_addr           (getelementptr    ) [ 0001000]
tmp_37_mid             (add              ) [ 0000000]
p_shl4_mid277_v_v      (select           ) [ 0000000]
not_exitcond_flatten_8 (xor              ) [ 0000000]
exitcond               (icmp             ) [ 0000000]
exitcond5_mid          (and              ) [ 0000000]
h_1                    (add              ) [ 0000000]
tmp_12                 (or               ) [ 0000000]
w_mid2                 (select           ) [ 0001111]
h_cast_mid2            (select           ) [ 0111111]
h_cast2_mid1           (zext             ) [ 0000000]
tmp2_mid1              (add              ) [ 0000000]
tmp2_cast_mid1         (zext             ) [ 0000000]
tmp_37_mid1            (add              ) [ 0000000]
p_shl4_mid2_v_v        (select           ) [ 0001000]
StgValue_59            (ret              ) [ 0000000]
StgValue_60            (specloopname     ) [ 0000000]
StgValue_61            (speclooptripcount) [ 0000000]
c2_bias_load           (load             ) [ 0000111]
StgValue_63            (specloopname     ) [ 0000000]
h_cast_mid2_cast       (zext             ) [ 0000110]
p_shl4_mid2            (bitconcatenate   ) [ 0000111]
p_shl5_mid2            (bitconcatenate   ) [ 0000111]
w_cast                 (zext             ) [ 0000111]
w_cast2                (zext             ) [ 0000110]
StgValue_69            (specloopname     ) [ 0000000]
tmp_54                 (specregionbegin  ) [ 0000111]
StgValue_71            (br               ) [ 0011111]
indvar_flatten5        (phi              ) [ 0000100]
cin                    (phi              ) [ 0000100]
indvar_flatten         (phi              ) [ 0000100]
y                      (phi              ) [ 0000100]
output_buffer_2        (phi              ) [ 0000111]
x                      (phi              ) [ 0000100]
cin_cast3              (zext             ) [ 0000000]
p_shl7                 (bitconcatenate   ) [ 0000000]
p_shl7_cast            (zext             ) [ 0000000]
p_shl8                 (bitconcatenate   ) [ 0000000]
p_shl8_cast            (zext             ) [ 0000000]
tmp_42                 (sub              ) [ 0000000]
tmp_43                 (add              ) [ 0000000]
tmp_43_cast            (sext             ) [ 0000000]
p_shl6                 (bitconcatenate   ) [ 0000000]
p_shl6_cast            (sext             ) [ 0000000]
y_cast                 (zext             ) [ 0000000]
y_cast1                (zext             ) [ 0000000]
tmp3                   (add              ) [ 0000000]
tmp_51                 (add              ) [ 0000000]
p_shl                  (bitconcatenate   ) [ 0000000]
p_shl1                 (bitconcatenate   ) [ 0000000]
p_shl1_cast            (sext             ) [ 0000000]
tmp_52                 (sub              ) [ 0000000]
tmp4                   (add              ) [ 0000000]
tmp4_cast              (sext             ) [ 0000000]
tmp                    (add              ) [ 0000000]
exitcond_flatten7      (icmp             ) [ 0011111]
indvar_flatten_next1   (add              ) [ 0011111]
StgValue_101           (br               ) [ 0000000]
exitcond_flatten8      (icmp             ) [ 0000000]
y_mid                  (select           ) [ 0000000]
cin_s                  (add              ) [ 0000000]
cin_cast3_mid1         (zext             ) [ 0000000]
p_shl7_mid1            (bitconcatenate   ) [ 0000000]
p_shl7_cast_mid1       (zext             ) [ 0000000]
p_shl8_mid1            (bitconcatenate   ) [ 0000000]
p_shl8_cast_mid1       (zext             ) [ 0000000]
tmp_42_mid1            (sub              ) [ 0000000]
tmp_42_mid2            (select           ) [ 0000000]
tmp_43_mid1            (add              ) [ 0000000]
tmp_43_cast_mid2       (select           ) [ 0000000]
tmp_43_cast_mid2_cas   (sext             ) [ 0000000]
p_shl6_mid1            (bitconcatenate   ) [ 0000000]
p_shl6_cast_mid1       (sext             ) [ 0000000]
p_shl6_cast_mid2       (select           ) [ 0000000]
p_shl6_cast_mid2_cast  (sext             ) [ 0000000]
tmp_51_mid             (add              ) [ 0000000]
p_shl_mid              (bitconcatenate   ) [ 0000000]
p_shl1_mid             (bitconcatenate   ) [ 0000000]
p_shl1_cast_mid        (sext             ) [ 0000000]
tmp_52_mid             (sub              ) [ 0000000]
tmp_52_mid3            (select           ) [ 0000000]
tmp4_cast_mid          (sext             ) [ 0000000]
tmp_mid                (add              ) [ 0000000]
tmp_mid4               (select           ) [ 0000000]
not_exitcond_flatten   (xor              ) [ 0000000]
exitcond1              (icmp             ) [ 0000000]
exitcond_mid           (and              ) [ 0000000]
cin_mid2               (select           ) [ 0011111]
y_1                    (add              ) [ 0000000]
tmp_13                 (or               ) [ 0000000]
x_mid2                 (select           ) [ 0000000]
y_cast_mid1            (zext             ) [ 0000000]
y_cast1_mid1           (zext             ) [ 0000000]
tmp3_mid1              (add              ) [ 0000000]
tmp_51_mid1            (add              ) [ 0000000]
p_shl_mid1             (bitconcatenate   ) [ 0000000]
p_shl1_mid1            (bitconcatenate   ) [ 0000000]
p_shl1_cast_mid1       (sext             ) [ 0000000]
tmp_52_mid1            (sub              ) [ 0000000]
tmp_52_mid2            (select           ) [ 0000000]
tmp4_mid1              (add              ) [ 0000000]
tmp4_cast_mid1         (sext             ) [ 0000000]
tmp_mid1               (add              ) [ 0000000]
tmp_mid2               (select           ) [ 0000000]
p_shl9_mid2            (bitconcatenate   ) [ 0000000]
y_mid2                 (select           ) [ 0011111]
x_cast9                (zext             ) [ 0000000]
x_cast8                (zext             ) [ 0000000]
tmp5                   (add              ) [ 0000000]
tmp_56                 (add              ) [ 0000000]
tmp_56_cast            (sext             ) [ 0000000]
tmp_57                 (zext             ) [ 0000000]
in_addr                (getelementptr    ) [ 0000110]
tmp6                   (add              ) [ 0000000]
tmp6_cast              (sext             ) [ 0000000]
tmp_58                 (add              ) [ 0000000]
tmp_58_cast            (sext             ) [ 0000000]
tmp_59                 (zext             ) [ 0000000]
c2_weight_addr         (getelementptr    ) [ 0000110]
x_1                    (add              ) [ 0011111]
indvar_flatten_op      (add              ) [ 0000000]
indvar_flatten_next    (select           ) [ 0011111]
StgValue_168           (specloopname     ) [ 0000000]
StgValue_169           (speclooptripcount) [ 0000000]
StgValue_170           (specloopname     ) [ 0000000]
StgValue_171           (specloopname     ) [ 0000000]
tmp_55                 (specregionbegin  ) [ 0000000]
StgValue_173           (specpipeline     ) [ 0000000]
input_buffer           (load             ) [ 0000000]
c2_weight_load         (load             ) [ 0000000]
tmp_s                  (fmul             ) [ 0000000]
output_buffer          (fadd             ) [ 0011111]
empty                  (specregionend    ) [ 0000000]
StgValue_179           (br               ) [ 0011111]
tmp_45                 (fadd             ) [ 0000000]
tmp7                   (add              ) [ 0000000]
tmp7_cast              (zext             ) [ 0000000]
tmp_46                 (add              ) [ 0000000]
tmp_47                 (zext             ) [ 0000000]
output_addr            (getelementptr    ) [ 0000000]
StgValue_186           (store            ) [ 0000000]
empty_9                (specregionend    ) [ 0000000]
w_1                    (add              ) [ 0111111]
indvar_flatten51_op    (add              ) [ 0000000]
indvar_flatten_next1_2 (select           ) [ 0111111]
StgValue_191           (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c2_weight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c2_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_chout_loop_hout"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_hout_loop_wout_s"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_chin_loop_ky_lo"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ky_loop_kx_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="c2_bias_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c2_bias_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c2_bias_load/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="in_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_buffer/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="c2_weight_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c2_weight_addr/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="12" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c2_weight_load/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="output_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="11" slack="0"/>
<pin id="145" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/6 "/>
</bind>
</comp>

<comp id="148" class="1004" name="StgValue_186_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_186/6 "/>
</bind>
</comp>

<comp id="154" class="1005" name="indvar_flatten3_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="1"/>
<pin id="156" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten3 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten3_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="11" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten3/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="cout_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="1"/>
<pin id="167" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cout (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="cout_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cout/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="indvar_flatten4_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="1"/>
<pin id="178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten4 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="indvar_flatten4_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="8" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten4/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="h_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="1"/>
<pin id="190" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="h_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="w_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="1"/>
<pin id="201" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="w_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="4" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="indvar_flatten5_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="1"/>
<pin id="212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten5 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="indvar_flatten5_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten5/4 "/>
</bind>
</comp>

<comp id="221" class="1005" name="cin_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="1"/>
<pin id="223" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cin (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="cin_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="3" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cin/4 "/>
</bind>
</comp>

<comp id="232" class="1005" name="indvar_flatten_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="1"/>
<pin id="234" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="indvar_flatten_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="6" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="243" class="1005" name="y_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="1"/>
<pin id="245" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="y_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="3" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="254" class="1005" name="output_buffer_2_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_buffer_2 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="output_buffer_2_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="32" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_buffer_2/4 "/>
</bind>
</comp>

<comp id="266" class="1005" name="x_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="1"/>
<pin id="268" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="x_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="1"/>
<pin id="280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="output_buffer/5 tmp_45/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_s_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_5_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_shl2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="0" index="1" bw="4" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_shl2_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_6_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_shl3_cast1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_shl3_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_32_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="5" slack="0"/>
<pin id="323" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="h_cast2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast2/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp2_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_37_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="0" index="1" bw="7" slack="0"/>
<pin id="343" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="exitcond_flatten_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="0"/>
<pin id="348" dir="0" index="1" bw="11" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="indvar_flatten_next1_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="11" slack="0"/>
<pin id="355" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1_3/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="exitcond_flatten6_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten6/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="h_mid_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="0" index="2" bw="4" slack="0"/>
<pin id="368" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="h_mid/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="cout_s_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="5" slack="0"/>
<pin id="375" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cout_s/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_7_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_shl2_mid1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="0" index="1" bw="4" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_mid1/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_shl2_cast_mid1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast_mid1/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_shl2_cast_mid2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="7" slack="0"/>
<pin id="397" dir="0" index="2" bw="7" slack="0"/>
<pin id="398" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_shl2_cast_mid2/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_shl2_cast_mid2_cast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="0"/>
<pin id="404" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast_mid2_cast/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_8_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_shl3_cast1_mid2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="5" slack="0"/>
<pin id="415" dir="0" index="2" bw="5" slack="0"/>
<pin id="416" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_shl3_cast1_mid2/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_shl3_cast1_mid2_cas_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast1_mid2_cas/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_shl3_cast_mid1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="0"/>
<pin id="426" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast_mid1/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_32_mid1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="0" index="1" bw="5" slack="0"/>
<pin id="431" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_32_mid1/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_32_mid2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="0"/>
<pin id="437" dir="0" index="2" bw="8" slack="0"/>
<pin id="438" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_32_mid2/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="c2_bias_load_mid2_v_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="5" slack="0"/>
<pin id="445" dir="0" index="2" bw="5" slack="0"/>
<pin id="446" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c2_bias_load_mid2_v/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="c2_bias_load_mid2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c2_bias_load_mid2/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_37_mid_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="7" slack="0"/>
<pin id="457" dir="0" index="1" bw="5" slack="0"/>
<pin id="458" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37_mid/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="p_shl4_mid277_v_v_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="0"/>
<pin id="464" dir="0" index="2" bw="8" slack="0"/>
<pin id="465" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_shl4_mid277_v_v/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="not_exitcond_flatten_8_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten_8/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="exitcond_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="0" index="1" bw="4" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="exitcond5_mid_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond5_mid/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="h_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="4" slack="0"/>
<pin id="490" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_1/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_12_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="w_mid2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="4" slack="0"/>
<pin id="502" dir="0" index="2" bw="4" slack="0"/>
<pin id="503" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_mid2/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="h_cast_mid2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="4" slack="0"/>
<pin id="510" dir="0" index="2" bw="4" slack="0"/>
<pin id="511" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="h_cast_mid2/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="h_cast2_mid1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast2_mid1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp2_mid1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="0" index="1" bw="5" slack="0"/>
<pin id="522" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2_mid1/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp2_cast_mid1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="0"/>
<pin id="527" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast_mid1/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_37_mid1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="0"/>
<pin id="531" dir="0" index="1" bw="6" slack="0"/>
<pin id="532" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37_mid1/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="p_shl4_mid2_v_v_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="0"/>
<pin id="538" dir="0" index="2" bw="8" slack="0"/>
<pin id="539" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_shl4_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="h_cast_mid2_cast_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="1"/>
<pin id="545" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast_mid2_cast/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_shl4_mid2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="11" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="1"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_mid2/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="p_shl5_mid2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="9" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="1"/>
<pin id="556" dir="0" index="2" bw="1" slack="0"/>
<pin id="557" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_mid2/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="w_cast_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="1"/>
<pin id="562" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="w_cast2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="1"/>
<pin id="565" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast2/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="cin_cast3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="0"/>
<pin id="568" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cin_cast3/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_shl7_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="0"/>
<pin id="572" dir="0" index="1" bw="3" slack="0"/>
<pin id="573" dir="0" index="2" bw="1" slack="0"/>
<pin id="574" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_shl7_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="7" slack="0"/>
<pin id="580" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="p_shl8_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="0"/>
<pin id="584" dir="0" index="1" bw="3" slack="0"/>
<pin id="585" dir="0" index="2" bw="1" slack="0"/>
<pin id="586" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_shl8_cast_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="0"/>
<pin id="592" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_42_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="0"/>
<pin id="596" dir="0" index="1" bw="4" slack="0"/>
<pin id="597" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_42/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_43_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="2"/>
<pin id="602" dir="0" index="1" bw="3" slack="0"/>
<pin id="603" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_43_cast_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_43_cast/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="p_shl6_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="10" slack="0"/>
<pin id="611" dir="0" index="1" bw="8" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="p_shl6_cast_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="10" slack="0"/>
<pin id="619" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl6_cast/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="y_cast_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="3" slack="0"/>
<pin id="623" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="y_cast1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="3" slack="0"/>
<pin id="627" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast1/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp3_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="3" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="0"/>
<pin id="632" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_51_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="0"/>
<pin id="637" dir="0" index="1" bw="4" slack="1"/>
<pin id="638" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="p_shl_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="12" slack="0"/>
<pin id="642" dir="0" index="1" bw="8" slack="0"/>
<pin id="643" dir="0" index="2" bw="1" slack="0"/>
<pin id="644" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_shl1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="9" slack="0"/>
<pin id="650" dir="0" index="1" bw="8" slack="0"/>
<pin id="651" dir="0" index="2" bw="1" slack="0"/>
<pin id="652" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="p_shl1_cast_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="9" slack="0"/>
<pin id="658" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_52_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="12" slack="0"/>
<pin id="662" dir="0" index="1" bw="9" slack="0"/>
<pin id="663" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp4_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="0" index="1" bw="3" slack="0"/>
<pin id="669" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp4_cast_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="9" slack="0"/>
<pin id="674" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="9" slack="0"/>
<pin id="678" dir="0" index="1" bw="10" slack="0"/>
<pin id="679" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="exitcond_flatten7_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="0" index="1" bw="8" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten7/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="indvar_flatten_next1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="exitcond_flatten8_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="0"/>
<pin id="696" dir="0" index="1" bw="6" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="y_mid_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="3" slack="0"/>
<pin id="703" dir="0" index="2" bw="3" slack="0"/>
<pin id="704" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="cin_s_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="3" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cin_s/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="cin_cast3_mid1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="3" slack="0"/>
<pin id="716" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cin_cast3_mid1/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="p_shl7_mid1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="7" slack="0"/>
<pin id="720" dir="0" index="1" bw="3" slack="0"/>
<pin id="721" dir="0" index="2" bw="1" slack="0"/>
<pin id="722" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_mid1/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="p_shl7_cast_mid1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="7" slack="0"/>
<pin id="728" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast_mid1/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="p_shl8_mid1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="4" slack="0"/>
<pin id="732" dir="0" index="1" bw="3" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_mid1/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="p_shl8_cast_mid1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="4" slack="0"/>
<pin id="740" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast_mid1/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_42_mid1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="7" slack="0"/>
<pin id="744" dir="0" index="1" bw="4" slack="0"/>
<pin id="745" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_42_mid1/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_42_mid2_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="8" slack="0"/>
<pin id="751" dir="0" index="2" bw="8" slack="0"/>
<pin id="752" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_42_mid2/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_43_mid1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="2"/>
<pin id="758" dir="0" index="1" bw="3" slack="0"/>
<pin id="759" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43_mid1/4 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_43_cast_mid2_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="8" slack="0"/>
<pin id="764" dir="0" index="2" bw="8" slack="0"/>
<pin id="765" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_43_cast_mid2/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_43_cast_mid2_cas_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_43_cast_mid2_cas/4 "/>
</bind>
</comp>

<comp id="773" class="1004" name="p_shl6_mid1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="10" slack="0"/>
<pin id="775" dir="0" index="1" bw="8" slack="0"/>
<pin id="776" dir="0" index="2" bw="1" slack="0"/>
<pin id="777" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_mid1/4 "/>
</bind>
</comp>

<comp id="781" class="1004" name="p_shl6_cast_mid1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="10" slack="0"/>
<pin id="783" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl6_cast_mid1/4 "/>
</bind>
</comp>

<comp id="785" class="1004" name="p_shl6_cast_mid2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="10" slack="0"/>
<pin id="788" dir="0" index="2" bw="10" slack="0"/>
<pin id="789" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_shl6_cast_mid2/4 "/>
</bind>
</comp>

<comp id="793" class="1004" name="p_shl6_cast_mid2_cast_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="10" slack="0"/>
<pin id="795" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl6_cast_mid2_cast/4 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_51_mid_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="0"/>
<pin id="799" dir="0" index="1" bw="4" slack="1"/>
<pin id="800" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51_mid/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="p_shl_mid_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="12" slack="0"/>
<pin id="804" dir="0" index="1" bw="8" slack="0"/>
<pin id="805" dir="0" index="2" bw="1" slack="0"/>
<pin id="806" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid/4 "/>
</bind>
</comp>

<comp id="810" class="1004" name="p_shl1_mid_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="9" slack="0"/>
<pin id="812" dir="0" index="1" bw="8" slack="0"/>
<pin id="813" dir="0" index="2" bw="1" slack="0"/>
<pin id="814" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="p_shl1_cast_mid_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="9" slack="0"/>
<pin id="820" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast_mid/4 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_52_mid_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="12" slack="0"/>
<pin id="824" dir="0" index="1" bw="9" slack="0"/>
<pin id="825" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_52_mid/4 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_52_mid3_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="12" slack="0"/>
<pin id="831" dir="0" index="2" bw="12" slack="0"/>
<pin id="832" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_52_mid3/4 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp4_cast_mid_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="0"/>
<pin id="838" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast_mid/4 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_mid_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="0"/>
<pin id="842" dir="0" index="1" bw="10" slack="0"/>
<pin id="843" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid/4 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_mid4_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="11" slack="0"/>
<pin id="849" dir="0" index="2" bw="11" slack="0"/>
<pin id="850" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid4/4 "/>
</bind>
</comp>

<comp id="854" class="1004" name="not_exitcond_flatten_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="860" class="1004" name="exitcond1_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="3" slack="0"/>
<pin id="862" dir="0" index="1" bw="3" slack="0"/>
<pin id="863" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="866" class="1004" name="exitcond_mid_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_mid/4 "/>
</bind>
</comp>

<comp id="872" class="1004" name="cin_mid2_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="3" slack="0"/>
<pin id="875" dir="0" index="2" bw="3" slack="0"/>
<pin id="876" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cin_mid2/4 "/>
</bind>
</comp>

<comp id="880" class="1004" name="y_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="3" slack="0"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/4 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_13_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="1" slack="0"/>
<pin id="889" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="892" class="1004" name="x_mid2_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="0" index="1" bw="3" slack="0"/>
<pin id="895" dir="0" index="2" bw="3" slack="0"/>
<pin id="896" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_mid2/4 "/>
</bind>
</comp>

<comp id="900" class="1004" name="y_cast_mid1_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="3" slack="0"/>
<pin id="902" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast_mid1/4 "/>
</bind>
</comp>

<comp id="904" class="1004" name="y_cast1_mid1_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="3" slack="0"/>
<pin id="906" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast1_mid1/4 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp3_mid1_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="3" slack="0"/>
<pin id="910" dir="0" index="1" bw="8" slack="0"/>
<pin id="911" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3_mid1/4 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_51_mid1_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="0"/>
<pin id="916" dir="0" index="1" bw="4" slack="1"/>
<pin id="917" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51_mid1/4 "/>
</bind>
</comp>

<comp id="919" class="1004" name="p_shl_mid1_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="12" slack="0"/>
<pin id="921" dir="0" index="1" bw="8" slack="0"/>
<pin id="922" dir="0" index="2" bw="1" slack="0"/>
<pin id="923" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/4 "/>
</bind>
</comp>

<comp id="927" class="1004" name="p_shl1_mid1_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="9" slack="0"/>
<pin id="929" dir="0" index="1" bw="8" slack="0"/>
<pin id="930" dir="0" index="2" bw="1" slack="0"/>
<pin id="931" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid1/4 "/>
</bind>
</comp>

<comp id="935" class="1004" name="p_shl1_cast_mid1_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="9" slack="0"/>
<pin id="937" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast_mid1/4 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_52_mid1_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="12" slack="0"/>
<pin id="941" dir="0" index="1" bw="9" slack="0"/>
<pin id="942" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_52_mid1/4 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_52_mid2_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="12" slack="0"/>
<pin id="948" dir="0" index="2" bw="12" slack="0"/>
<pin id="949" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_52_mid2/4 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp4_mid1_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="0"/>
<pin id="955" dir="0" index="1" bw="3" slack="0"/>
<pin id="956" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4_mid1/4 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp4_cast_mid1_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="9" slack="0"/>
<pin id="961" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast_mid1/4 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_mid1_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="9" slack="0"/>
<pin id="965" dir="0" index="1" bw="10" slack="0"/>
<pin id="966" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/4 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp_mid2_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="0"/>
<pin id="971" dir="0" index="1" bw="11" slack="0"/>
<pin id="972" dir="0" index="2" bw="11" slack="0"/>
<pin id="973" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/4 "/>
</bind>
</comp>

<comp id="977" class="1004" name="p_shl9_mid2_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="13" slack="0"/>
<pin id="979" dir="0" index="1" bw="11" slack="0"/>
<pin id="980" dir="0" index="2" bw="1" slack="0"/>
<pin id="981" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_mid2/4 "/>
</bind>
</comp>

<comp id="985" class="1004" name="y_mid2_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="3" slack="0"/>
<pin id="988" dir="0" index="2" bw="3" slack="0"/>
<pin id="989" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid2/4 "/>
</bind>
</comp>

<comp id="993" class="1004" name="x_cast9_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="3" slack="0"/>
<pin id="995" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast9/4 "/>
</bind>
</comp>

<comp id="997" class="1004" name="x_cast8_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="3" slack="0"/>
<pin id="999" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast8/4 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="tmp5_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="3" slack="0"/>
<pin id="1003" dir="0" index="1" bw="12" slack="0"/>
<pin id="1004" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmp_56_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="12" slack="0"/>
<pin id="1009" dir="0" index="1" bw="4" slack="1"/>
<pin id="1010" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/4 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_56_cast_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="12" slack="0"/>
<pin id="1014" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_56_cast/4 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_57_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="12" slack="0"/>
<pin id="1018" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57/4 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="tmp6_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="11" slack="0"/>
<pin id="1023" dir="0" index="1" bw="3" slack="0"/>
<pin id="1024" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/4 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp6_cast_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="11" slack="0"/>
<pin id="1029" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp6_cast/4 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="tmp_58_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="11" slack="0"/>
<pin id="1033" dir="0" index="1" bw="13" slack="0"/>
<pin id="1034" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/4 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_58_cast_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="13" slack="0"/>
<pin id="1039" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_58_cast/4 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_59_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="13" slack="0"/>
<pin id="1043" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="x_1_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="3" slack="0"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/4 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="indvar_flatten_op_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="6" slack="0"/>
<pin id="1054" dir="0" index="1" bw="1" slack="0"/>
<pin id="1055" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/4 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="indvar_flatten_next_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="0"/>
<pin id="1060" dir="0" index="1" bw="6" slack="0"/>
<pin id="1061" dir="0" index="2" bw="6" slack="0"/>
<pin id="1062" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="tmp7_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="9" slack="2"/>
<pin id="1068" dir="0" index="1" bw="4" slack="2"/>
<pin id="1069" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/6 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="tmp7_cast_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="9" slack="0"/>
<pin id="1072" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_cast/6 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_46_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="9" slack="0"/>
<pin id="1076" dir="0" index="1" bw="11" slack="2"/>
<pin id="1077" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/6 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp_47_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="11" slack="0"/>
<pin id="1081" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47/6 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="w_1_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="4" slack="3"/>
<pin id="1086" dir="0" index="1" bw="1" slack="0"/>
<pin id="1087" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_1/6 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="indvar_flatten51_op_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="3"/>
<pin id="1091" dir="0" index="1" bw="1" slack="0"/>
<pin id="1092" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten51_op/6 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="indvar_flatten_next1_2_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="3"/>
<pin id="1097" dir="0" index="1" bw="8" slack="0"/>
<pin id="1098" dir="0" index="2" bw="8" slack="0"/>
<pin id="1099" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next1_2/6 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="indvar_flatten_next1_3_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="11" slack="0"/>
<pin id="1107" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1_3 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="exitcond_flatten6_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="3"/>
<pin id="1112" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="exitcond_flatten6 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="tmp_32_mid2_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="8" slack="2"/>
<pin id="1117" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_32_mid2 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="c2_bias_load_mid2_v_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="5" slack="0"/>
<pin id="1123" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c2_bias_load_mid2_v "/>
</bind>
</comp>

<comp id="1126" class="1005" name="c2_bias_addr_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="4" slack="1"/>
<pin id="1128" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c2_bias_addr "/>
</bind>
</comp>

<comp id="1131" class="1005" name="w_mid2_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="4" slack="1"/>
<pin id="1133" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_mid2 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="h_cast_mid2_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="4" slack="0"/>
<pin id="1140" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h_cast_mid2 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="p_shl4_mid2_v_v_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="8" slack="1"/>
<pin id="1146" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_shl4_mid2_v_v "/>
</bind>
</comp>

<comp id="1150" class="1005" name="c2_bias_load_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="2"/>
<pin id="1152" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="c2_bias_load "/>
</bind>
</comp>

<comp id="1155" class="1005" name="h_cast_mid2_cast_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="1"/>
<pin id="1157" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="h_cast_mid2_cast "/>
</bind>
</comp>

<comp id="1162" class="1005" name="p_shl4_mid2_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="11" slack="2"/>
<pin id="1164" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="p_shl4_mid2 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="p_shl5_mid2_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="9" slack="2"/>
<pin id="1169" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="p_shl5_mid2 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="w_cast_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="9" slack="2"/>
<pin id="1174" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="w_cast "/>
</bind>
</comp>

<comp id="1177" class="1005" name="w_cast2_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="12" slack="1"/>
<pin id="1179" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="w_cast2 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="exitcond_flatten7_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="1"/>
<pin id="1184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten7 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="indvar_flatten_next1_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="8" slack="0"/>
<pin id="1188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="cin_mid2_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="3" slack="0"/>
<pin id="1193" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="cin_mid2 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="y_mid2_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="3" slack="0"/>
<pin id="1198" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y_mid2 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="in_addr_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="11" slack="1"/>
<pin id="1203" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="1206" class="1005" name="c2_weight_addr_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="12" slack="1"/>
<pin id="1208" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="c2_weight_addr "/>
</bind>
</comp>

<comp id="1211" class="1005" name="x_1_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="3" slack="0"/>
<pin id="1213" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="indvar_flatten_next_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="6" slack="0"/>
<pin id="1218" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1221" class="1005" name="output_buffer_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="1"/>
<pin id="1223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_buffer "/>
</bind>
</comp>

<comp id="1226" class="1005" name="w_1_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="4" slack="1"/>
<pin id="1228" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_1 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="indvar_flatten_next1_2_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="8" slack="1"/>
<pin id="1233" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="180" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="18" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="254" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="282"><net_src comp="277" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="287"><net_src comp="122" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="135" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="283" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="293"><net_src comp="169" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="16" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="18" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="169" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="20" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="306" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="302" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="192" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="312" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="302" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="158" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="22" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="24" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="158" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="180" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="26" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="14" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="192" pin="4"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="20" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="169" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="16" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="18" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="382" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="358" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="382" pin="3"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="294" pin="3"/><net_sink comp="394" pin=2"/></net>

<net id="405"><net_src comp="394" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="372" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="20" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="358" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="406" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="306" pin="2"/><net_sink comp="412" pin=2"/></net>

<net id="423"><net_src comp="412" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="406" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="390" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="358" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="320" pin="2"/><net_sink comp="434" pin=2"/></net>

<net id="447"><net_src comp="358" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="372" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="169" pin="4"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="459"><net_src comp="390" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="424" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="358" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="455" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="340" pin="2"/><net_sink comp="461" pin=2"/></net>

<net id="473"><net_src comp="358" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="30" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="203" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="32" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="469" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="34" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="364" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="481" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="358" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="14" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="203" pin="4"/><net_sink comp="499" pin=2"/></net>

<net id="512"><net_src comp="481" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="487" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="364" pin="3"/><net_sink comp="507" pin=2"/></net>

<net id="518"><net_src comp="487" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="420" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="402" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="481" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="461" pin="3"/><net_sink comp="535" pin=2"/></net>

<net id="551"><net_src comp="46" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="18" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="558"><net_src comp="48" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="50" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="569"><net_src comp="225" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="60" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="225" pin="4"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="14" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="581"><net_src comp="570" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="62" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="225" pin="4"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="50" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="593"><net_src comp="582" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="578" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="590" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="566" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="600" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="64" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="600" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="66" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="247" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="247" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="594" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="629" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="645"><net_src comp="68" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="635" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="14" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="653"><net_src comp="48" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="635" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="50" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="659"><net_src comp="648" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="640" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="656" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="605" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="621" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="672" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="617" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="214" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="70" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="214" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="72" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="236" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="74" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="705"><net_src comp="694" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="18" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="247" pin="4"/><net_sink comp="700" pin=2"/></net>

<net id="712"><net_src comp="225" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="76" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="60" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="708" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="14" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="729"><net_src comp="718" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="735"><net_src comp="62" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="708" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="50" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="741"><net_src comp="730" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="726" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="738" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="694" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="742" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="594" pin="2"/><net_sink comp="748" pin=2"/></net>

<net id="760"><net_src comp="714" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="694" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="756" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="600" pin="2"/><net_sink comp="761" pin=2"/></net>

<net id="772"><net_src comp="761" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="778"><net_src comp="64" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="756" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="66" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="784"><net_src comp="773" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="790"><net_src comp="694" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="773" pin="3"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="609" pin="3"/><net_sink comp="785" pin=2"/></net>

<net id="796"><net_src comp="785" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="742" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="807"><net_src comp="68" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="797" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="809"><net_src comp="14" pin="0"/><net_sink comp="802" pin=2"/></net>

<net id="815"><net_src comp="48" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="797" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="817"><net_src comp="50" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="821"><net_src comp="810" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="802" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="818" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="833"><net_src comp="694" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="822" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="660" pin="2"/><net_sink comp="828" pin=2"/></net>

<net id="839"><net_src comp="756" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="836" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="781" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="851"><net_src comp="694" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="852"><net_src comp="840" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="853"><net_src comp="676" pin="2"/><net_sink comp="846" pin=2"/></net>

<net id="858"><net_src comp="694" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="30" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="270" pin="4"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="78" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="860" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="854" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="877"><net_src comp="694" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="708" pin="2"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="225" pin="4"/><net_sink comp="872" pin=2"/></net>

<net id="884"><net_src comp="700" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="76" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="866" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="694" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="897"><net_src comp="886" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="898"><net_src comp="18" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="899"><net_src comp="270" pin="4"/><net_sink comp="892" pin=2"/></net>

<net id="903"><net_src comp="880" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="880" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="912"><net_src comp="904" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="748" pin="3"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="908" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="924"><net_src comp="68" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="914" pin="2"/><net_sink comp="919" pin=1"/></net>

<net id="926"><net_src comp="14" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="932"><net_src comp="48" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="933"><net_src comp="914" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="934"><net_src comp="50" pin="0"/><net_sink comp="927" pin=2"/></net>

<net id="938"><net_src comp="927" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="943"><net_src comp="919" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="935" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="950"><net_src comp="866" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="939" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="952"><net_src comp="828" pin="3"/><net_sink comp="945" pin=2"/></net>

<net id="957"><net_src comp="769" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="900" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="962"><net_src comp="953" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="967"><net_src comp="959" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="793" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="974"><net_src comp="866" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="975"><net_src comp="963" pin="2"/><net_sink comp="969" pin=1"/></net>

<net id="976"><net_src comp="846" pin="3"/><net_sink comp="969" pin=2"/></net>

<net id="982"><net_src comp="80" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="969" pin="3"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="66" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="990"><net_src comp="866" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="991"><net_src comp="880" pin="2"/><net_sink comp="985" pin=1"/></net>

<net id="992"><net_src comp="700" pin="3"/><net_sink comp="985" pin=2"/></net>

<net id="996"><net_src comp="892" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="892" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1005"><net_src comp="997" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="945" pin="3"/><net_sink comp="1001" pin=1"/></net>

<net id="1011"><net_src comp="1001" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1015"><net_src comp="1007" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="1012" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="1025"><net_src comp="969" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="993" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1030"><net_src comp="1021" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1035"><net_src comp="1027" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="977" pin="3"/><net_sink comp="1031" pin=1"/></net>

<net id="1040"><net_src comp="1031" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1044"><net_src comp="1037" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="1050"><net_src comp="892" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="76" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1056"><net_src comp="236" pin="4"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="82" pin="0"/><net_sink comp="1052" pin=1"/></net>

<net id="1063"><net_src comp="694" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1064"><net_src comp="82" pin="0"/><net_sink comp="1058" pin=1"/></net>

<net id="1065"><net_src comp="1052" pin="2"/><net_sink comp="1058" pin=2"/></net>

<net id="1073"><net_src comp="1066" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1078"><net_src comp="1070" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1082"><net_src comp="1074" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="1088"><net_src comp="34" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1093"><net_src comp="176" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="72" pin="0"/><net_sink comp="1089" pin=1"/></net>

<net id="1100"><net_src comp="72" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1101"><net_src comp="1089" pin="2"/><net_sink comp="1095" pin=2"/></net>

<net id="1108"><net_src comp="352" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1113"><net_src comp="358" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1118"><net_src comp="434" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1124"><net_src comp="442" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="1129"><net_src comp="102" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="1134"><net_src comp="499" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1136"><net_src comp="1131" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1137"><net_src comp="1131" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1141"><net_src comp="507" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="1147"><net_src comp="535" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="1153"><net_src comp="109" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1158"><net_src comp="543" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1160"><net_src comp="1155" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="1161"><net_src comp="1155" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1165"><net_src comp="546" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1170"><net_src comp="553" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1175"><net_src comp="560" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1180"><net_src comp="563" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1185"><net_src comp="682" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1189"><net_src comp="688" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="1194"><net_src comp="872" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1199"><net_src comp="985" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1204"><net_src comp="115" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1209"><net_src comp="128" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1214"><net_src comp="1046" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1219"><net_src comp="1058" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1224"><net_src comp="277" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1229"><net_src comp="1084" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1234"><net_src comp="1095" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="180" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 }
	Port: c2_weight | {}
	Port: c2_bias | {}
 - Input state : 
	Port: conv.2 : in_r | {4 5 }
	Port: conv.2 : c2_weight | {4 5 }
	Port: conv.2 : c2_bias | {2 3 }
  - Chain level:
	State 1
	State 2
		tmp_5 : 1
		p_shl2 : 2
		p_shl2_cast : 3
		tmp_6 : 1
		p_shl3_cast1 : 1
		p_shl3_cast : 1
		tmp_32 : 4
		h_cast2 : 1
		tmp2 : 2
		tmp2_cast : 3
		tmp_37 : 4
		exitcond_flatten : 1
		indvar_flatten_next1_3 : 1
		StgValue_26 : 2
		exitcond_flatten6 : 1
		h_mid : 2
		cout_s : 1
		tmp_7 : 2
		p_shl2_mid1 : 3
		p_shl2_cast_mid1 : 4
		p_shl2_cast_mid2 : 4
		p_shl2_cast_mid2_cast : 5
		tmp_8 : 2
		p_shl3_cast1_mid2 : 2
		p_shl3_cast1_mid2_cas : 3
		p_shl3_cast_mid1 : 2
		tmp_32_mid1 : 5
		tmp_32_mid2 : 6
		c2_bias_load_mid2_v : 2
		c2_bias_load_mid2 : 3
		c2_bias_addr : 4
		c2_bias_load : 5
		tmp_37_mid : 5
		p_shl4_mid277_v_v : 6
		not_exitcond_flatten_8 : 2
		exitcond : 1
		exitcond5_mid : 2
		h_1 : 3
		tmp_12 : 2
		w_mid2 : 2
		h_cast_mid2 : 2
		h_cast2_mid1 : 4
		tmp2_mid1 : 5
		tmp2_cast_mid1 : 6
		tmp_37_mid1 : 7
		p_shl4_mid2_v_v : 8
	State 3
	State 4
		cin_cast3 : 1
		p_shl7 : 1
		p_shl7_cast : 2
		p_shl8 : 1
		p_shl8_cast : 2
		tmp_42 : 3
		tmp_43 : 2
		tmp_43_cast : 3
		p_shl6 : 3
		p_shl6_cast : 4
		y_cast : 1
		y_cast1 : 1
		tmp3 : 4
		tmp_51 : 5
		p_shl : 6
		p_shl1 : 6
		p_shl1_cast : 7
		tmp_52 : 8
		tmp4 : 4
		tmp4_cast : 5
		tmp : 6
		exitcond_flatten7 : 1
		indvar_flatten_next1 : 1
		StgValue_101 : 2
		exitcond_flatten8 : 1
		y_mid : 2
		cin_s : 1
		cin_cast3_mid1 : 2
		p_shl7_mid1 : 2
		p_shl7_cast_mid1 : 3
		p_shl8_mid1 : 2
		p_shl8_cast_mid1 : 3
		tmp_42_mid1 : 4
		tmp_42_mid2 : 5
		tmp_43_mid1 : 3
		tmp_43_cast_mid2 : 4
		tmp_43_cast_mid2_cas : 5
		p_shl6_mid1 : 4
		p_shl6_cast_mid1 : 5
		p_shl6_cast_mid2 : 5
		p_shl6_cast_mid2_cast : 6
		tmp_51_mid : 5
		p_shl_mid : 6
		p_shl1_mid : 6
		p_shl1_cast_mid : 7
		tmp_52_mid : 8
		tmp_52_mid3 : 9
		tmp4_cast_mid : 4
		tmp_mid : 6
		tmp_mid4 : 7
		not_exitcond_flatten : 2
		exitcond1 : 1
		exitcond_mid : 2
		cin_mid2 : 2
		y_1 : 3
		tmp_13 : 2
		x_mid2 : 2
		y_cast_mid1 : 4
		y_cast1_mid1 : 4
		tmp3_mid1 : 6
		tmp_51_mid1 : 7
		p_shl_mid1 : 8
		p_shl1_mid1 : 8
		p_shl1_cast_mid1 : 9
		tmp_52_mid1 : 10
		tmp_52_mid2 : 11
		tmp4_mid1 : 6
		tmp4_cast_mid1 : 7
		tmp_mid1 : 8
		tmp_mid2 : 9
		p_shl9_mid2 : 10
		y_mid2 : 2
		x_cast9 : 3
		x_cast8 : 3
		tmp5 : 12
		tmp_56 : 13
		tmp_56_cast : 14
		tmp_57 : 15
		in_addr : 16
		input_buffer : 17
		tmp6 : 10
		tmp6_cast : 11
		tmp_58 : 12
		tmp_58_cast : 13
		tmp_59 : 14
		c2_weight_addr : 15
		c2_weight_load : 16
		x_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 5
		tmp_s : 1
		output_buffer : 2
		empty : 1
	State 6
		tmp7_cast : 1
		tmp_46 : 2
		tmp_47 : 3
		output_addr : 4
		StgValue_186 : 5
		indvar_flatten_next1_2 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_277           |    2    |   177   |   385   |
|----------|--------------------------------|---------|---------|---------|
|   fmul   |          tmp_s_fu_283          |    3    |   128   |   320   |
|----------|--------------------------------|---------|---------|---------|
|          |           tmp2_fu_330          |    0    |    0    |    15   |
|          |          tmp_37_fu_340         |    0    |    0    |    15   |
|          |  indvar_flatten_next1_3_fu_352 |    0    |    0    |    13   |
|          |          cout_s_fu_372         |    0    |    0    |    15   |
|          |        tmp_37_mid_fu_455       |    0    |    0    |    15   |
|          |           h_1_fu_487           |    0    |    0    |    13   |
|          |        tmp2_mid1_fu_519        |    0    |    0    |    15   |
|          |       tmp_37_mid1_fu_529       |    0    |    0    |    15   |
|          |          tmp_43_fu_600         |    0    |    0    |    15   |
|          |           tmp3_fu_629          |    0    |    0    |    10   |
|          |          tmp_51_fu_635         |    0    |    0    |    10   |
|          |           tmp4_fu_666          |    0    |    0    |    15   |
|          |           tmp_fu_676           |    0    |    0    |    14   |
|          |   indvar_flatten_next1_fu_688  |    0    |    0    |    15   |
|          |          cin_s_fu_708          |    0    |    0    |    12   |
|          |       tmp_43_mid1_fu_756       |    0    |    0    |    15   |
|    add   |        tmp_51_mid_fu_797       |    0    |    0    |    15   |
|          |         tmp_mid_fu_840         |    0    |    0    |    14   |
|          |           y_1_fu_880           |    0    |    0    |    12   |
|          |        tmp3_mid1_fu_908        |    0    |    0    |    10   |
|          |       tmp_51_mid1_fu_914       |    0    |    0    |    10   |
|          |        tmp4_mid1_fu_953        |    0    |    0    |    15   |
|          |         tmp_mid1_fu_963        |    0    |    0    |    14   |
|          |          tmp5_fu_1001          |    0    |    0    |    10   |
|          |         tmp_56_fu_1007         |    0    |    0    |    10   |
|          |          tmp6_fu_1021          |    0    |    0    |    13   |
|          |         tmp_58_fu_1031         |    0    |    0    |    17   |
|          |           x_1_fu_1046          |    0    |    0    |    12   |
|          |    indvar_flatten_op_fu_1052   |    0    |    0    |    15   |
|          |          tmp7_fu_1066          |    0    |    0    |    15   |
|          |         tmp_46_fu_1074         |    0    |    0    |    13   |
|          |           w_1_fu_1084          |    0    |    0    |    13   |
|          |   indvar_flatten51_op_fu_1089  |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|
|          |          h_mid_fu_364          |    0    |    0    |    4    |
|          |     p_shl2_cast_mid2_fu_394    |    0    |    0    |    7    |
|          |    p_shl3_cast1_mid2_fu_412    |    0    |    0    |    5    |
|          |       tmp_32_mid2_fu_434       |    0    |    0    |    8    |
|          |   c2_bias_load_mid2_v_fu_442   |    0    |    0    |    5    |
|          |    p_shl4_mid277_v_v_fu_461    |    0    |    0    |    8    |
|          |          w_mid2_fu_499         |    0    |    0    |    4    |
|          |       h_cast_mid2_fu_507       |    0    |    0    |    4    |
|          |     p_shl4_mid2_v_v_fu_535     |    0    |    0    |    8    |
|          |          y_mid_fu_700          |    0    |    0    |    3    |
|  select  |       tmp_42_mid2_fu_748       |    0    |    0    |    8    |
|          |     tmp_43_cast_mid2_fu_761    |    0    |    0    |    8    |
|          |     p_shl6_cast_mid2_fu_785    |    0    |    0    |    10   |
|          |       tmp_52_mid3_fu_828       |    0    |    0    |    12   |
|          |         tmp_mid4_fu_846        |    0    |    0    |    11   |
|          |         cin_mid2_fu_872        |    0    |    0    |    3    |
|          |          x_mid2_fu_892         |    0    |    0    |    3    |
|          |       tmp_52_mid2_fu_945       |    0    |    0    |    12   |
|          |         tmp_mid2_fu_969        |    0    |    0    |    11   |
|          |          y_mid2_fu_985         |    0    |    0    |    3    |
|          |   indvar_flatten_next_fu_1058  |    0    |    0    |    6    |
|          | indvar_flatten_next1_2_fu_1095 |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_32_fu_320         |    0    |    0    |    15   |
|          |       tmp_32_mid1_fu_428       |    0    |    0    |    15   |
|          |          tmp_42_fu_594         |    0    |    0    |    15   |
|    sub   |          tmp_52_fu_660         |    0    |    0    |    12   |
|          |       tmp_42_mid1_fu_742       |    0    |    0    |    15   |
|          |        tmp_52_mid_fu_822       |    0    |    0    |    12   |
|          |       tmp_52_mid1_fu_939       |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|
|          |     exitcond_flatten_fu_346    |    0    |    0    |    13   |
|          |    exitcond_flatten6_fu_358    |    0    |    0    |    11   |
|   icmp   |         exitcond_fu_475        |    0    |    0    |    9    |
|          |    exitcond_flatten7_fu_682    |    0    |    0    |    11   |
|          |    exitcond_flatten8_fu_694    |    0    |    0    |    11   |
|          |        exitcond1_fu_860        |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|    xor   |  not_exitcond_flatten_8_fu_469 |    0    |    0    |    2    |
|          |   not_exitcond_flatten_fu_854  |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    and   |      exitcond5_mid_fu_481      |    0    |    0    |    2    |
|          |       exitcond_mid_fu_866      |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    or    |          tmp_12_fu_493         |    0    |    0    |    2    |
|          |          tmp_13_fu_886         |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |          tmp_5_fu_290          |    0    |    0    |    0    |
|          |          tmp_7_fu_378          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          p_shl2_fu_294         |    0    |    0    |    0    |
|          |       p_shl2_mid1_fu_382       |    0    |    0    |    0    |
|          |       p_shl4_mid2_fu_546       |    0    |    0    |    0    |
|          |       p_shl5_mid2_fu_553       |    0    |    0    |    0    |
|          |          p_shl7_fu_570         |    0    |    0    |    0    |
|          |          p_shl8_fu_582         |    0    |    0    |    0    |
|          |          p_shl6_fu_609         |    0    |    0    |    0    |
|          |          p_shl_fu_640          |    0    |    0    |    0    |
|bitconcatenate|          p_shl1_fu_648         |    0    |    0    |    0    |
|          |       p_shl7_mid1_fu_718       |    0    |    0    |    0    |
|          |       p_shl8_mid1_fu_730       |    0    |    0    |    0    |
|          |       p_shl6_mid1_fu_773       |    0    |    0    |    0    |
|          |        p_shl_mid_fu_802        |    0    |    0    |    0    |
|          |        p_shl1_mid_fu_810       |    0    |    0    |    0    |
|          |        p_shl_mid1_fu_919       |    0    |    0    |    0    |
|          |       p_shl1_mid1_fu_927       |    0    |    0    |    0    |
|          |       p_shl9_mid2_fu_977       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       p_shl2_cast_fu_302       |    0    |    0    |    0    |
|          |       p_shl3_cast1_fu_312      |    0    |    0    |    0    |
|          |       p_shl3_cast_fu_316       |    0    |    0    |    0    |
|          |         h_cast2_fu_326         |    0    |    0    |    0    |
|          |        tmp2_cast_fu_336        |    0    |    0    |    0    |
|          |     p_shl2_cast_mid1_fu_390    |    0    |    0    |    0    |
|          |  p_shl2_cast_mid2_cast_fu_402  |    0    |    0    |    0    |
|          |  p_shl3_cast1_mid2_cas_fu_420  |    0    |    0    |    0    |
|          |     p_shl3_cast_mid1_fu_424    |    0    |    0    |    0    |
|          |    c2_bias_load_mid2_fu_450    |    0    |    0    |    0    |
|          |       h_cast2_mid1_fu_515      |    0    |    0    |    0    |
|          |      tmp2_cast_mid1_fu_525     |    0    |    0    |    0    |
|          |     h_cast_mid2_cast_fu_543    |    0    |    0    |    0    |
|          |          w_cast_fu_560         |    0    |    0    |    0    |
|          |         w_cast2_fu_563         |    0    |    0    |    0    |
|   zext   |        cin_cast3_fu_566        |    0    |    0    |    0    |
|          |       p_shl7_cast_fu_578       |    0    |    0    |    0    |
|          |       p_shl8_cast_fu_590       |    0    |    0    |    0    |
|          |          y_cast_fu_621         |    0    |    0    |    0    |
|          |         y_cast1_fu_625         |    0    |    0    |    0    |
|          |      cin_cast3_mid1_fu_714     |    0    |    0    |    0    |
|          |     p_shl7_cast_mid1_fu_726    |    0    |    0    |    0    |
|          |     p_shl8_cast_mid1_fu_738    |    0    |    0    |    0    |
|          |       y_cast_mid1_fu_900       |    0    |    0    |    0    |
|          |       y_cast1_mid1_fu_904      |    0    |    0    |    0    |
|          |         x_cast9_fu_993         |    0    |    0    |    0    |
|          |         x_cast8_fu_997         |    0    |    0    |    0    |
|          |         tmp_57_fu_1016         |    0    |    0    |    0    |
|          |         tmp_59_fu_1041         |    0    |    0    |    0    |
|          |        tmp7_cast_fu_1070       |    0    |    0    |    0    |
|          |         tmp_47_fu_1079         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    shl   |          tmp_6_fu_306          |    0    |    0    |    0    |
|          |          tmp_8_fu_406          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       tmp_43_cast_fu_605       |    0    |    0    |    0    |
|          |       p_shl6_cast_fu_617       |    0    |    0    |    0    |
|          |       p_shl1_cast_fu_656       |    0    |    0    |    0    |
|          |        tmp4_cast_fu_672        |    0    |    0    |    0    |
|          |   tmp_43_cast_mid2_cas_fu_769  |    0    |    0    |    0    |
|          |     p_shl6_cast_mid1_fu_781    |    0    |    0    |    0    |
|   sext   |  p_shl6_cast_mid2_cast_fu_793  |    0    |    0    |    0    |
|          |     p_shl1_cast_mid_fu_818     |    0    |    0    |    0    |
|          |      tmp4_cast_mid_fu_836      |    0    |    0    |    0    |
|          |     p_shl1_cast_mid1_fu_935    |    0    |    0    |    0    |
|          |      tmp4_cast_mid1_fu_959     |    0    |    0    |    0    |
|          |       tmp_56_cast_fu_1012      |    0    |    0    |    0    |
|          |        tmp6_cast_fu_1027       |    0    |    0    |    0    |
|          |       tmp_58_cast_fu_1037      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    5    |   305   |   1473  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     c2_bias_addr_reg_1126     |    4   |
|  c2_bias_load_mid2_v_reg_1121 |    5   |
|     c2_bias_load_reg_1150     |   32   |
|    c2_weight_addr_reg_1206    |   12   |
|       cin_mid2_reg_1191       |    3   |
|          cin_reg_221          |    3   |
|          cout_reg_165         |    5   |
|   exitcond_flatten6_reg_1110  |    1   |
|   exitcond_flatten7_reg_1182  |    1   |
|   h_cast_mid2_cast_reg_1155   |    8   |
|      h_cast_mid2_reg_1138     |    4   |
|           h_reg_188           |    4   |
|        in_addr_reg_1201       |   11   |
|    indvar_flatten3_reg_154    |   11   |
|    indvar_flatten4_reg_176    |    8   |
|    indvar_flatten5_reg_210    |    8   |
|indvar_flatten_next1_2_reg_1231|    8   |
|indvar_flatten_next1_3_reg_1105|   11   |
| indvar_flatten_next1_reg_1186 |    8   |
|  indvar_flatten_next_reg_1216 |    6   |
|     indvar_flatten_reg_232    |    6   |
|    output_buffer_2_reg_254    |   32   |
|     output_buffer_reg_1221    |   32   |
|      p_shl4_mid2_reg_1162     |   11   |
|    p_shl4_mid2_v_v_reg_1144   |    8   |
|      p_shl5_mid2_reg_1167     |    9   |
|      tmp_32_mid2_reg_1115     |    8   |
|          w_1_reg_1226         |    4   |
|        w_cast2_reg_1177       |   12   |
|        w_cast_reg_1172        |    9   |
|        w_mid2_reg_1131        |    4   |
|           w_reg_199           |    4   |
|          x_1_reg_1211         |    3   |
|           x_reg_266           |    3   |
|        y_mid2_reg_1196        |    3   |
|           y_reg_243           |    3   |
+-------------------------------+--------+
|             Total             |   304  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_109    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_122    |  p0  |   2  |  11  |   22   ||    9    |
|    grp_access_fu_135    |  p0  |   2  |  12  |   24   ||    9    |
| indvar_flatten4_reg_176 |  p0  |   2  |   8  |   16   ||    9    |
| output_buffer_2_reg_254 |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_277       |  p0  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   198  ||  10.614 ||    54   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   305  |  1473  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   304  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   10   |   609  |  1527  |
+-----------+--------+--------+--------+--------+
