# Pipeline-Pipeline-MIPS32-Processor
 Designed and implemented a 5-stage pipelined MIPS32 processor (IF, ID, EX, MEM, WB) in Verilo
