#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00793A50 .scope module, "Exemplo0048" "Exemplo0048" 2 29;
 .timescale 0 0;
v00794F88_0 .net "clock", 0 0, v00794F30_0; 1 drivers
v0079F170_0 .net "p1", 0 0, v00793088_0; 1 drivers
v0079F1C8_0 .net "p2", 0 0, v007930E0_0; 1 drivers
S_00794EA8 .scope module, "clk" "clock" 2 32, 3 7, S_00793A50;
 .timescale 0 0;
v00794F30_0 .var "clk", 0 0;
S_00793AD8 .scope module, "pulse1" "pulse" 2 35, 2 9, S_00793A50;
 .timescale 0 0;
v00793030_0 .alias "clock", 0 0, v00794F88_0;
v00793088_0 .var "signal", 0 0;
v007930E0_0 .var "signal1", 0 0;
E_0079DD78 .event posedge, v00793030_0;
E_0079DAF8 .event negedge, v00793030_0;
    .scope S_00794EA8;
T_0 ;
    %set/v v00794F30_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00794EA8;
T_1 ;
    %delay 12, 0;
    %load/v 8, v00794F30_0, 1;
    %inv 8, 1;
    %set/v v00794F30_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00793AD8;
T_2 ;
    %wait E_0079DAF8;
    %set/v v00793088_0, 1, 1;
    %delay 5, 0;
    %set/v v00793088_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00793AD8;
T_3 ;
    %wait E_0079DD78;
    %set/v v007930E0_0, 1, 1;
    %delay 5, 0;
    %set/v v007930E0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00793A50;
T_4 ;
    %vpi_call 2 39 "$dumpfile", "Exemplo0048.vcd";
    %vpi_call 2 40 "$dumpvars", 2'sb01, v00794F88_0, v0079F170_0, v0079F1C8_0;
    %delay 120, 0;
    %vpi_call 2 41 "$finish";
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "C:\Lucas\Puc\441694\AC1\Guia06\Exemplo0048.v";
    "./clock.v";
