{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543188792187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543188792203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 18:33:11 2018 " "Processing started: Sun Nov 25 18:33:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543188792203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188792203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off yes -c ball " "Command: quartus_map --read_settings_files=on --write_settings_files=off yes -c ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188792203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543188794122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543188794122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/drunk/drunktest.v 1 1 " "Found 1 design units, including 1 entities, in source file roms/drunk/drunktest.v" { { "Info" "ISGN_ENTITY_NAME" "1 drunktest " "Found entity 1: drunktest" {  } { { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188818102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188818102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/final/finaltest.v 1 1 " "Found 1 design units, including 1 entities, in source file roms/final/finaltest.v" { { "Info" "ISGN_ENTITY_NAME" "1 finaltest " "Found entity 1: finaltest" {  } { { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188818133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188818133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/mainchar/mainchartest.v 1 1 " "Found 1 design units, including 1 entities, in source file roms/mainchar/mainchartest.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainchartest " "Found entity 1: mainchartest" {  } { { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188818149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188818149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/txtboxall/txtboxtest.v 1 1 " "Found 1 design units, including 1 entities, in source file roms/txtboxall/txtboxtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 txtboxtest " "Found entity 1: txtboxtest" {  } { { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188818180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188818180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/bg/bgtest.v 1 1 " "Found 1 design units, including 1 entities, in source file roms/bg/bgtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 bgtest " "Found entity 1: bgtest" {  } { { "roms/bg/bgtest.v" "" { Text "W:/test/roms/bg/bgtest.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188818196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188818196 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ball.v(1214) " "Verilog HDL Expression warning at ball.v(1214): truncated literal to match 8 bits" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1214 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543188818945 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ball.v(2539) " "Verilog HDL Expression warning at ball.v(2539): truncated literal to match 8 bits" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2539 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543188818945 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ball.v(2546) " "Verilog HDL Expression warning at ball.v(2546): truncated literal to match 8 bits" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2546 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543188818945 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ball.v(2573) " "Verilog HDL Expression warning at ball.v(2573): truncated literal to match 8 bits" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2573 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543188818945 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ball.v(2580) " "Verilog HDL Expression warning at ball.v(2580): truncated literal to match 8 bits" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2580 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543188818945 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ball.v(2606) " "Verilog HDL Expression warning at ball.v(2606): truncated literal to match 8 bits" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2606 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543188818945 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ball.v(2613) " "Verilog HDL Expression warning at ball.v(2613): truncated literal to match 8 bits" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2613 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543188818945 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ball.v 10 10 " "Using design file ball.v, which is not specified as a design file for the current project, but contains definitions for 10 design units and 10 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/test/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188818991 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_address_translator " "Found entity 2: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/test/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188818991 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller " "Found entity 3: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/test/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188818991 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_pll " "Found entity 4: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/test/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188818991 ""} { "Info" "ISGN_ENTITY_NAME" "5 ball " "Found entity 5: ball" {  } { { "ball.v" "" { Text "W:/test/ball.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188818991 ""} { "Info" "ISGN_ENTITY_NAME" "6 control " "Found entity 6: control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 411 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188818991 ""} { "Info" "ISGN_ENTITY_NAME" "7 datapath " "Found entity 7: datapath" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1619 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188818991 ""} { "Info" "ISGN_ENTITY_NAME" "8 bosses " "Found entity 8: bosses" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188818991 ""} { "Info" "ISGN_ENTITY_NAME" "9 lfsr_counter " "Found entity 9: lfsr_counter" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188818991 ""} { "Info" "ISGN_ENTITY_NAME" "10 hex_decoder " "Found entity 10: hex_decoder" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188818991 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543188818991 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ball " "Elaborating entity \"ball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543188819116 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bg_cave_colour ball.v(166) " "Verilog HDL warning at ball.v(166): object bg_cave_colour used but never assigned" {  } { { "ball.v" "" { Text "W:/test/ball.v" 166 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bg_1v1_colour ball.v(169) " "Verilog HDL warning at ball.v(169): object bg_1v1_colour used but never assigned" {  } { { "ball.v" "" { Text "W:/test/ball.v" 169 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bg_tracker_colour ball.v(170) " "Verilog HDL warning at ball.v(170): object bg_tracker_colour used but never assigned" {  } { { "ball.v" "" { Text "W:/test/ball.v" 170 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bg_drunk_colour ball.v(171) " "Verilog HDL warning at ball.v(171): object bg_drunk_colour used but never assigned" {  } { { "ball.v" "" { Text "W:/test/ball.v" 171 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bg_finalboss_colour ball.v(172) " "Verilog HDL warning at ball.v(172): object bg_finalboss_colour used but never assigned" {  } { { "ball.v" "" { Text "W:/test/ball.v" 172 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "txt_tracker_colour ball.v(189) " "Verilog HDL warning at ball.v(189): object txt_tracker_colour used but never assigned" {  } { { "ball.v" "" { Text "W:/test/ball.v" 189 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "txt_drunk_colour ball.v(190) " "Verilog HDL warning at ball.v(190): object txt_drunk_colour used but never assigned" {  } { { "ball.v" "" { Text "W:/test/ball.v" 190 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "txt_final_colour ball.v(192) " "Verilog HDL warning at ball.v(192): object txt_final_colour used but never assigned" {  } { { "ball.v" "" { Text "W:/test/ball.v" 192 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "txt_select_colour ball.v(193) " "Verilog HDL warning at ball.v(193): object txt_select_colour used but never assigned" {  } { { "ball.v" "" { Text "W:/test/ball.v" 193 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bg_id_r ball.v(214) " "Verilog HDL or VHDL warning at ball.v(214): object \"bg_id_r\" assigned a value but never read" {  } { { "ball.v" "" { Text "W:/test/ball.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_o_r ball.v(233) " "Verilog HDL Always Construct warning at ball.v(233): variable \"c_o_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_cave_colour ball.v(234) " "Verilog HDL Always Construct warning at ball.v(234): variable \"bg_cave_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "char_finalboss_colour ball.v(236) " "Verilog HDL Always Construct warning at ball.v(236): variable \"char_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_bg_colour_id ball.v(237) " "Verilog HDL Always Construct warning at ball.v(237): variable \"current_bg_colour_id\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_main_colour ball.v(238) " "Verilog HDL Always Construct warning at ball.v(238): variable \"bg_main_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_1v1_colour ball.v(239) " "Verilog HDL Always Construct warning at ball.v(239): variable \"bg_1v1_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_tracker_colour ball.v(240) " "Verilog HDL Always Construct warning at ball.v(240): variable \"bg_tracker_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_drunk_colour ball.v(241) " "Verilog HDL Always Construct warning at ball.v(241): variable \"bg_drunk_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_finalboss_colour ball.v(242) " "Verilog HDL Always Construct warning at ball.v(242): variable \"bg_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(237) " "Verilog HDL Case Statement warning at ball.v(237): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 237 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "char_finalboss_colour ball.v(245) " "Verilog HDL Always Construct warning at ball.v(245): variable \"char_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "char_finalboss_colour ball.v(248) " "Verilog HDL Always Construct warning at ball.v(248): variable \"char_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_bg_colour_id ball.v(249) " "Verilog HDL Always Construct warning at ball.v(249): variable \"current_bg_colour_id\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 249 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_main_colour ball.v(250) " "Verilog HDL Always Construct warning at ball.v(250): variable \"bg_main_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_1v1_colour ball.v(251) " "Verilog HDL Always Construct warning at ball.v(251): variable \"bg_1v1_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 251 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_tracker_colour ball.v(252) " "Verilog HDL Always Construct warning at ball.v(252): variable \"bg_tracker_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_drunk_colour ball.v(253) " "Verilog HDL Always Construct warning at ball.v(253): variable \"bg_drunk_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_finalboss_colour ball.v(254) " "Verilog HDL Always Construct warning at ball.v(254): variable \"bg_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(249) " "Verilog HDL Case Statement warning at ball.v(249): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 249 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "char_finalboss_colour ball.v(257) " "Verilog HDL Always Construct warning at ball.v(257): variable \"char_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "char_finalboss_colour ball.v(260) " "Verilog HDL Always Construct warning at ball.v(260): variable \"char_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "current_bg_colour_id ball.v(261) " "Verilog HDL Always Construct warning at ball.v(261): variable \"current_bg_colour_id\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_main_colour ball.v(262) " "Verilog HDL Always Construct warning at ball.v(262): variable \"bg_main_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819132 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_1v1_colour ball.v(263) " "Verilog HDL Always Construct warning at ball.v(263): variable \"bg_1v1_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_tracker_colour ball.v(264) " "Verilog HDL Always Construct warning at ball.v(264): variable \"bg_tracker_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_drunk_colour ball.v(265) " "Verilog HDL Always Construct warning at ball.v(265): variable \"bg_drunk_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_finalboss_colour ball.v(266) " "Verilog HDL Always Construct warning at ball.v(266): variable \"bg_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(261) " "Verilog HDL Case Statement warning at ball.v(261): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 261 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "char_finalboss_colour ball.v(269) " "Verilog HDL Always Construct warning at ball.v(269): variable \"char_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_main_colour ball.v(271) " "Verilog HDL Always Construct warning at ball.v(271): variable \"bg_main_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_1v1_colour ball.v(272) " "Verilog HDL Always Construct warning at ball.v(272): variable \"bg_1v1_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_tracker_colour ball.v(273) " "Verilog HDL Always Construct warning at ball.v(273): variable \"bg_tracker_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_drunk_colour ball.v(274) " "Verilog HDL Always Construct warning at ball.v(274): variable \"bg_drunk_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_finalboss_colour ball.v(275) " "Verilog HDL Always Construct warning at ball.v(275): variable \"bg_finalboss_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 275 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "txt_noob_a_colour ball.v(276) " "Verilog HDL Always Construct warning at ball.v(276): variable \"txt_noob_a_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "txt_tracker_colour ball.v(277) " "Verilog HDL Always Construct warning at ball.v(277): variable \"txt_tracker_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 277 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "txt_drunk_colour ball.v(278) " "Verilog HDL Always Construct warning at ball.v(278): variable \"txt_drunk_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "txt_final_colour ball.v(279) " "Verilog HDL Always Construct warning at ball.v(279): variable \"txt_final_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "txt_final_colour ball.v(280) " "Verilog HDL Always Construct warning at ball.v(280): variable \"txt_final_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "txt_select_colour ball.v(281) " "Verilog HDL Always Construct warning at ball.v(281): variable \"txt_select_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bg_cave_colour ball.v(282) " "Verilog HDL Always Construct warning at ball.v(282): variable \"bg_cave_colour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ball.v" "" { Text "W:/test/ball.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_print ball.v(230) " "Verilog HDL Always Construct warning at ball.v(230): inferring latch(es) for variable \"c_print\", which holds its previous value in one or more paths through the always construct" {  } { { "ball.v" "" { Text "W:/test/ball.v" 230 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543188819147 "|ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bg_cave_colour 0 ball.v(166) " "Net \"bg_cave_colour\" at ball.v(166) has no driver or initial value, using a default initial value '0'" {  } { { "ball.v" "" { Text "W:/test/ball.v" 166 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543188819163 "|ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bg_1v1_colour 0 ball.v(169) " "Net \"bg_1v1_colour\" at ball.v(169) has no driver or initial value, using a default initial value '0'" {  } { { "ball.v" "" { Text "W:/test/ball.v" 169 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543188819163 "|ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bg_tracker_colour 0 ball.v(170) " "Net \"bg_tracker_colour\" at ball.v(170) has no driver or initial value, using a default initial value '0'" {  } { { "ball.v" "" { Text "W:/test/ball.v" 170 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543188819163 "|ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bg_drunk_colour 0 ball.v(171) " "Net \"bg_drunk_colour\" at ball.v(171) has no driver or initial value, using a default initial value '0'" {  } { { "ball.v" "" { Text "W:/test/ball.v" 171 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543188819163 "|ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bg_finalboss_colour 0 ball.v(172) " "Net \"bg_finalboss_colour\" at ball.v(172) has no driver or initial value, using a default initial value '0'" {  } { { "ball.v" "" { Text "W:/test/ball.v" 172 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543188819163 "|ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "txt_tracker_colour 0 ball.v(189) " "Net \"txt_tracker_colour\" at ball.v(189) has no driver or initial value, using a default initial value '0'" {  } { { "ball.v" "" { Text "W:/test/ball.v" 189 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543188819163 "|ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "txt_drunk_colour 0 ball.v(190) " "Net \"txt_drunk_colour\" at ball.v(190) has no driver or initial value, using a default initial value '0'" {  } { { "ball.v" "" { Text "W:/test/ball.v" 190 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543188819163 "|ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "txt_final_colour 0 ball.v(192) " "Net \"txt_final_colour\" at ball.v(192) has no driver or initial value, using a default initial value '0'" {  } { { "ball.v" "" { Text "W:/test/ball.v" 192 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543188819163 "|ball"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "txt_select_colour 0 ball.v(193) " "Net \"txt_select_colour\" at ball.v(193) has no driver or initial value, using a default initial value '0'" {  } { { "ball.v" "" { Text "W:/test/ball.v" 193 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543188819163 "|ball"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..5\] ball.v(36) " "Output port \"LEDR\[9..5\]\" at ball.v(36) has no driver" {  } { { "ball.v" "" { Text "W:/test/ball.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543188819163 "|ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_print\[0\] ball.v(230) " "Inferred latch for \"c_print\[0\]\" at ball.v(230)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188819163 "|ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_print\[1\] ball.v(230) " "Inferred latch for \"c_print\[1\]\" at ball.v(230)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188819163 "|ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_print\[2\] ball.v(230) " "Inferred latch for \"c_print\[2\]\" at ball.v(230)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188819163 "|ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_print\[3\] ball.v(230) " "Inferred latch for \"c_print\[3\]\" at ball.v(230)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188819163 "|ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_print\[4\] ball.v(230) " "Inferred latch for \"c_print\[4\]\" at ball.v(230)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188819163 "|ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_print\[5\] ball.v(230) " "Inferred latch for \"c_print\[5\]\" at ball.v(230)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188819163 "|ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:h1 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:h1\"" {  } { { "ball.v" "h1" { Text "W:/test/ball.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188819241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bgtest bgtest:bg1 " "Elaborating entity \"bgtest\" for hierarchy \"bgtest:bg1\"" {  } { { "ball.v" "bg1" { Text "W:/test/ball.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188819335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bgtest:bg1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bgtest:bg1\|altsyncram:altsyncram_component\"" {  } { { "roms/bg/bgtest.v" "altsyncram_component" { Text "W:/test/roms/bg/bgtest.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188819491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bgtest:bg1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bgtest:bg1\|altsyncram:altsyncram_component\"" {  } { { "roms/bg/bgtest.v" "" { Text "W:/test/roms/bg/bgtest.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188819506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bgtest:bg1\|altsyncram:altsyncram_component " "Instantiated megafunction \"bgtest:bg1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188819506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188819506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188819506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file main2bit.mif " "Parameter \"init_file\" = \"main2bit.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188819506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188819506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188819506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188819506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188819506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188819506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188819506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188819506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188819506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188819506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188819506 ""}  } { { "roms/bg/bgtest.v" "" { Text "W:/test/roms/bg/bgtest.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543188819506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_heg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_heg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_heg1 " "Found entity 1: altsyncram_heg1" {  } { { "db/altsyncram_heg1.tdf" "" { Text "W:/test/db/altsyncram_heg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188819709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188819709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_heg1 bgtest:bg1\|altsyncram:altsyncram_component\|altsyncram_heg1:auto_generated " "Elaborating entity \"altsyncram_heg1\" for hierarchy \"bgtest:bg1\|altsyncram:altsyncram_component\|altsyncram_heg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188819725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "W:/test/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188819896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188819896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a bgtest:bg1\|altsyncram:altsyncram_component\|altsyncram_heg1:auto_generated\|decode_g2a:rden_decode " "Elaborating entity \"decode_g2a\" for hierarchy \"bgtest:bg1\|altsyncram:altsyncram_component\|altsyncram_heg1:auto_generated\|decode_g2a:rden_decode\"" {  } { { "db/altsyncram_heg1.tdf" "rden_decode" { Text "W:/test/db/altsyncram_heg1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188819912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "W:/test/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188820083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188820083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb bgtest:bg1\|altsyncram:altsyncram_component\|altsyncram_heg1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"bgtest:bg1\|altsyncram:altsyncram_component\|altsyncram_heg1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_heg1.tdf" "mux2" { Text "W:/test/db/altsyncram_heg1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188820099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainchartest mainchartest:char1 " "Elaborating entity \"mainchartest\" for hierarchy \"mainchartest:char1\"" {  } { { "ball.v" "char1" { Text "W:/test/ball.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188820380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mainchartest:char1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mainchartest:char1\|altsyncram:altsyncram_component\"" {  } { { "roms/mainchar/mainchartest.v" "altsyncram_component" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188820427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainchartest:char1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mainchartest:char1\|altsyncram:altsyncram_component\"" {  } { { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188820442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainchartest:char1\|altsyncram:altsyncram_component " "Instantiated megafunction \"mainchartest:char1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188820442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188820442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188820442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mainchar.mif " "Parameter \"init_file\" = \"mainchar.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188820442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188820442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188820442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188820442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 18125 " "Parameter \"numwords_a\" = \"18125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188820442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188820442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188820442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188820442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188820442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188820442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188820442 ""}  } { { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543188820442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ofg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ofg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ofg1 " "Found entity 1: altsyncram_ofg1" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188820645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188820645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ofg1 mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated " "Elaborating entity \"altsyncram_ofg1\" for hierarchy \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188820645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "W:/test/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188820832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188820832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_ofg1.tdf" "rden_decode" { Text "W:/test/db/altsyncram_ofg1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188820832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "W:/test/db/mux_lfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188821004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188821004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lfb mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|mux_lfb:mux2 " "Elaborating entity \"mux_lfb\" for hierarchy \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|mux_lfb:mux2\"" {  } { { "db/altsyncram_ofg1.tdf" "mux2" { Text "W:/test/db/altsyncram_ofg1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188821004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drunktest drunktest:char2 " "Elaborating entity \"drunktest\" for hierarchy \"drunktest:char2\"" {  } { { "ball.v" "char2" { Text "W:/test/ball.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188821144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram drunktest:char2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"drunktest:char2\|altsyncram:altsyncram_component\"" {  } { { "roms/drunk/drunktest.v" "altsyncram_component" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188821175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "drunktest:char2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"drunktest:char2\|altsyncram:altsyncram_component\"" {  } { { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188821191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "drunktest:char2\|altsyncram:altsyncram_component " "Instantiated megafunction \"drunktest:char2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file drunk.mif " "Parameter \"init_file\" = \"drunk.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 18125 " "Parameter \"numwords_a\" = \"18125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821191 ""}  } { { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543188821191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p6g1 " "Found entity 1: altsyncram_p6g1" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188821394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188821394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p6g1 drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated " "Elaborating entity \"altsyncram_p6g1\" for hierarchy \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188821394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finaltest finaltest:char3 " "Elaborating entity \"finaltest\" for hierarchy \"finaltest:char3\"" {  } { { "ball.v" "char3" { Text "W:/test/ball.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188821565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finaltest:char3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"finaltest:char3\|altsyncram:altsyncram_component\"" {  } { { "roms/final/finaltest.v" "altsyncram_component" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188821597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finaltest:char3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"finaltest:char3\|altsyncram:altsyncram_component\"" {  } { { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188821612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finaltest:char3\|altsyncram:altsyncram_component " "Instantiated megafunction \"finaltest:char3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final.mif " "Parameter \"init_file\" = \"final.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 18125 " "Parameter \"numwords_a\" = \"18125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188821612 ""}  } { { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543188821612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5g1 " "Found entity 1: altsyncram_v5g1" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188821799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188821799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5g1 finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated " "Elaborating entity \"altsyncram_v5g1\" for hierarchy \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188821815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txtboxtest txtboxtest:txt1 " "Elaborating entity \"txtboxtest\" for hierarchy \"txtboxtest:txt1\"" {  } { { "ball.v" "txt1" { Text "W:/test/ball.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188821987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram txtboxtest:txt1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"txtboxtest:txt1\|altsyncram:altsyncram_component\"" {  } { { "roms/txtboxall/txtboxtest.v" "altsyncram_component" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188822018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "txtboxtest:txt1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"txtboxtest:txt1\|altsyncram:altsyncram_component\"" {  } { { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188822033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "txtboxtest:txt1\|altsyncram:altsyncram_component " "Instantiated megafunction \"txtboxtest:txt1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188822033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188822033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188822033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file txtboxall.mif " "Parameter \"init_file\" = \"txtboxall.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188822033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188822033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188822033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188822033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 21700 " "Parameter \"numwords_a\" = \"21700\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188822033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188822033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188822033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188822033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188822033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188822033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188822033 ""}  } { { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543188822033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gkg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gkg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gkg1 " "Found entity 1: altsyncram_gkg1" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188822221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gkg1 txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated " "Elaborating entity \"altsyncram_gkg1\" for hierarchy \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188822236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bosses bosses:b0 " "Elaborating entity \"bosses\" for hierarchy \"bosses:b0\"" {  } { { "ball.v" "b0" { Text "W:/test/ball.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188822392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2452) " "Verilog HDL assignment warning at ball.v(2452): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822408 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2453) " "Verilog HDL assignment warning at ball.v(2453): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822408 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2470) " "Verilog HDL assignment warning at ball.v(2470): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822408 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2471) " "Verilog HDL assignment warning at ball.v(2471): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822408 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2781) " "Verilog HDL assignment warning at ball.v(2781): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822423 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2783) " "Verilog HDL assignment warning at ball.v(2783): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822423 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2785) " "Verilog HDL assignment warning at ball.v(2785): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822423 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2799) " "Verilog HDL assignment warning at ball.v(2799): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822439 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2801) " "Verilog HDL assignment warning at ball.v(2801): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822439 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2803) " "Verilog HDL assignment warning at ball.v(2803): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822439 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2819) " "Verilog HDL assignment warning at ball.v(2819): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822439 "|ball|bosses:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(2833) " "Verilog HDL assignment warning at ball.v(2833): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822439 "|ball|bosses:b0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_counter bosses:b0\|lfsr_counter:r0 " "Elaborating entity \"lfsr_counter\" for hierarchy \"bosses:b0\|lfsr_counter:r0\"" {  } { { "ball.v" "r0" { Text "W:/test/ball.v" 2121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188822611 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lfsr_done ball.v(2862) " "Verilog HDL or VHDL warning at ball.v(2862): object \"lfsr_done\" assigned a value but never read" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2862 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543188822611 "|ball|bosses:b0|lfsr_counter:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "ball.v" "c0" { Text "W:/test/ball.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188822657 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check ball.v(570) " "Verilog HDL or VHDL warning at ball.v(570): object \"check\" assigned a value but never read" {  } { { "ball.v" "" { Text "W:/test/ball.v" 570 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543188822673 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check_l ball.v(570) " "Verilog HDL or VHDL warning at ball.v(570): object \"check_l\" assigned a value but never read" {  } { { "ball.v" "" { Text "W:/test/ball.v" 570 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543188822673 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check_r ball.v(570) " "Verilog HDL or VHDL warning at ball.v(570): object \"check_r\" assigned a value but never read" {  } { { "ball.v" "" { Text "W:/test/ball.v" 570 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543188822673 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "goTime_lp_r ball.v(573) " "Verilog HDL or VHDL warning at ball.v(573): object \"goTime_lp_r\" assigned a value but never read" {  } { { "ball.v" "" { Text "W:/test/ball.v" 573 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543188822673 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toggle_ability ball.v(584) " "Verilog HDL or VHDL warning at ball.v(584): object \"toggle_ability\" assigned a value but never read" {  } { { "ball.v" "" { Text "W:/test/ball.v" 584 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543188822673 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(637) " "Verilog HDL Case Statement warning at ball.v(637): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 637 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543188822673 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(644) " "Verilog HDL Case Statement warning at ball.v(644): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 644 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543188822673 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(651) " "Verilog HDL Case Statement warning at ball.v(651): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 651 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543188822673 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(660) " "Verilog HDL Case Statement warning at ball.v(660): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 660 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543188822689 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(669) " "Verilog HDL Case Statement warning at ball.v(669): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 669 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543188822689 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(676) " "Verilog HDL Case Statement warning at ball.v(676): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 676 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543188822689 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(680) " "Verilog HDL Case Statement warning at ball.v(680): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 680 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543188822689 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(684) " "Verilog HDL Case Statement warning at ball.v(684): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 684 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543188822689 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(688) " "Verilog HDL Case Statement warning at ball.v(688): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 688 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543188822689 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(692) " "Verilog HDL Case Statement warning at ball.v(692): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 692 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543188822689 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(696) " "Verilog HDL Case Statement warning at ball.v(696): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 696 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543188822689 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(700) " "Verilog HDL Case Statement warning at ball.v(700): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 700 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543188822689 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(636) " "Verilog HDL Case Statement warning at ball.v(636): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 636 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543188822689 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state_all ball.v(590) " "Verilog HDL Always Construct warning at ball.v(590): inferring latch(es) for variable \"next_state_all\", which holds its previous value in one or more paths through the always construct" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543188822689 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ball.v(735) " "Verilog HDL assignment warning at ball.v(735): truncated value with size 32 to match size of target (24)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822689 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ball.v(762) " "Verilog HDL assignment warning at ball.v(762): truncated value with size 32 to match size of target (24)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822689 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ball.v(788) " "Verilog HDL assignment warning at ball.v(788): truncated value with size 32 to match size of target (24)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822704 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ball.v(817) " "Verilog HDL assignment warning at ball.v(817): truncated value with size 32 to match size of target (5)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822704 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ball.v(859) " "Verilog HDL Case Statement warning at ball.v(859): incomplete case statement has no default case item" {  } { { "ball.v" "" { Text "W:/test/ball.v" 859 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543188822704 "|ball|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ball.v(859) " "Verilog HDL Case Statement information at ball.v(859): all case item expressions in this case statement are onehot" {  } { { "ball.v" "" { Text "W:/test/ball.v" 859 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543188822704 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.v(1039) " "Verilog HDL assignment warning at ball.v(1039): truncated value with size 32 to match size of target (4)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822704 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.v(1043) " "Verilog HDL assignment warning at ball.v(1043): truncated value with size 32 to match size of target (4)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822704 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ball.v(1198) " "Verilog HDL assignment warning at ball.v(1198): truncated value with size 32 to match size of target (8)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822720 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.v(1243) " "Verilog HDL assignment warning at ball.v(1243): truncated value with size 32 to match size of target (4)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822720 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.v(1317) " "Verilog HDL assignment warning at ball.v(1317): truncated value with size 32 to match size of target (4)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822720 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.v(1323) " "Verilog HDL assignment warning at ball.v(1323): truncated value with size 32 to match size of target (4)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822720 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1413) " "Verilog HDL assignment warning at ball.v(1413): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822720 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1416) " "Verilog HDL assignment warning at ball.v(1416): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822720 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1419) " "Verilog HDL assignment warning at ball.v(1419): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822720 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1428) " "Verilog HDL assignment warning at ball.v(1428): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1431) " "Verilog HDL assignment warning at ball.v(1431): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1434) " "Verilog HDL assignment warning at ball.v(1434): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1443) " "Verilog HDL assignment warning at ball.v(1443): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1449) " "Verilog HDL assignment warning at ball.v(1449): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1454) " "Verilog HDL assignment warning at ball.v(1454): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1457) " "Verilog HDL assignment warning at ball.v(1457): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1459) " "Verilog HDL assignment warning at ball.v(1459): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1462) " "Verilog HDL assignment warning at ball.v(1462): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1471) " "Verilog HDL assignment warning at ball.v(1471): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1477) " "Verilog HDL assignment warning at ball.v(1477): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1482) " "Verilog HDL assignment warning at ball.v(1482): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1485) " "Verilog HDL assignment warning at ball.v(1485): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1487) " "Verilog HDL assignment warning at ball.v(1487): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1490) " "Verilog HDL assignment warning at ball.v(1490): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1497) " "Verilog HDL assignment warning at ball.v(1497): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1502) " "Verilog HDL assignment warning at ball.v(1502): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1507) " "Verilog HDL assignment warning at ball.v(1507): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1510) " "Verilog HDL assignment warning at ball.v(1510): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1519) " "Verilog HDL assignment warning at ball.v(1519): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1528) " "Verilog HDL assignment warning at ball.v(1528): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1537) " "Verilog HDL assignment warning at ball.v(1537): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1546) " "Verilog HDL assignment warning at ball.v(1546): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1555) " "Verilog HDL assignment warning at ball.v(1555): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1563) " "Verilog HDL assignment warning at ball.v(1563): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ball.v(1570) " "Verilog HDL assignment warning at ball.v(1570): truncated value with size 32 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822735 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ball.v(1604) " "Verilog HDL assignment warning at ball.v(1604): truncated value with size 32 to match size of target (4)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188822751 "|ball|control:c0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c_spl ball.v(436) " "Output port \"c_spl\" at ball.v(436) has no driver" {  } { { "ball.v" "" { Text "W:/test/ball.v" 436 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543188822767 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.GAME_CYCLE_CHOOSE ball.v(590) " "Inferred latch for \"next_state_all.GAME_CYCLE_CHOOSE\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822829 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.GAME_USER_WAIT ball.v(590) " "Inferred latch for \"next_state_all.GAME_USER_WAIT\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822829 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.GAME_CYCLE_TXTBOX ball.v(590) " "Inferred latch for \"next_state_all.GAME_CYCLE_TXTBOX\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822829 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.GAME_CYCLE_CHAR ball.v(590) " "Inferred latch for \"next_state_all.GAME_CYCLE_CHAR\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822829 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.GAME_CYCLE_X ball.v(590) " "Inferred latch for \"next_state_all.GAME_CYCLE_X\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822829 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.GAME_CYCLE_SCENARIO ball.v(590) " "Inferred latch for \"next_state_all.GAME_CYCLE_SCENARIO\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822829 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.SPR_CYCLE_X ball.v(590) " "Inferred latch for \"next_state_all.SPR_CYCLE_X\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822829 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.SPR_CYCLE_FIRE ball.v(590) " "Inferred latch for \"next_state_all.SPR_CYCLE_FIRE\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822829 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.SPR_CYCLE_M ball.v(590) " "Inferred latch for \"next_state_all.SPR_CYCLE_M\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822829 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.SPR_CYCLE_C ball.v(590) " "Inferred latch for \"next_state_all.SPR_CYCLE_C\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822829 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.SPR_CYCLE_D ball.v(590) " "Inferred latch for \"next_state_all.SPR_CYCLE_D\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822829 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.GAME_CYCLE_DRAWBG ball.v(590) " "Inferred latch for \"next_state_all.GAME_CYCLE_DRAWBG\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822829 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PONG_CYCLE_GAMEOVER ball.v(590) " "Inferred latch for \"next_state_all.PONG_CYCLE_GAMEOVER\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822829 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PONG_CYCLE_PAUSE ball.v(590) " "Inferred latch for \"next_state_all.PONG_CYCLE_PAUSE\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PONG_CYCLE_SCORE ball.v(590) " "Inferred latch for \"next_state_all.PONG_CYCLE_SCORE\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PONG_CYCLE_DELETE ball.v(590) " "Inferred latch for \"next_state_all.PONG_CYCLE_DELETE\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PR_CYCLE_C ball.v(590) " "Inferred latch for \"next_state_all.PR_CYCLE_C\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PR_CYCLE_M ball.v(590) " "Inferred latch for \"next_state_all.PR_CYCLE_M\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PR_CYCLE_X ball.v(590) " "Inferred latch for \"next_state_all.PR_CYCLE_X\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PR_CYCLE_D ball.v(590) " "Inferred latch for \"next_state_all.PR_CYCLE_D\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PL_CYCLE_C ball.v(590) " "Inferred latch for \"next_state_all.PL_CYCLE_C\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PL_CYCLE_M ball.v(590) " "Inferred latch for \"next_state_all.PL_CYCLE_M\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PL_CYCLE_X ball.v(590) " "Inferred latch for \"next_state_all.PL_CYCLE_X\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PL_CYCLE_D ball.v(590) " "Inferred latch for \"next_state_all.PL_CYCLE_D\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PONG_CYCLE_WAIT ball.v(590) " "Inferred latch for \"next_state_all.PONG_CYCLE_WAIT\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.B_CYCLE_C ball.v(590) " "Inferred latch for \"next_state_all.B_CYCLE_C\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.B_CYCLE_M ball.v(590) " "Inferred latch for \"next_state_all.B_CYCLE_M\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.B_CYCLE_X ball.v(590) " "Inferred latch for \"next_state_all.B_CYCLE_X\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.B_CYCLE_D ball.v(590) " "Inferred latch for \"next_state_all.B_CYCLE_D\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PONG_CYCLE_START_WAIT ball.v(590) " "Inferred latch for \"next_state_all.PONG_CYCLE_START_WAIT\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.PONG_CYCLE_START ball.v(590) " "Inferred latch for \"next_state_all.PONG_CYCLE_START\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_all.GAME_CYCLE_MAIN ball.v(590) " "Inferred latch for \"next_state_all.GAME_CYCLE_MAIN\" at ball.v(590)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188822845 "|ball|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "ball.v" "d0" { Text "W:/test/ball.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188823157 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 ball.v(1701) " "Verilog HDL assignment warning at ball.v(1701): truncated value with size 5 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188823157 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 ball.v(1702) " "Verilog HDL assignment warning at ball.v(1702): truncated value with size 5 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188823157 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 ball.v(1703) " "Verilog HDL assignment warning at ball.v(1703): truncated value with size 5 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188823157 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 ball.v(1704) " "Verilog HDL assignment warning at ball.v(1704): truncated value with size 5 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188823157 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 ball.v(1705) " "Verilog HDL assignment warning at ball.v(1705): truncated value with size 5 to match size of target (3)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188823157 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 ball.v(1756) " "Verilog HDL assignment warning at ball.v(1756): truncated value with size 3 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188823157 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 ball.v(1772) " "Verilog HDL assignment warning at ball.v(1772): truncated value with size 5 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188823172 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 ball.v(1773) " "Verilog HDL assignment warning at ball.v(1773): truncated value with size 5 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188823172 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 ball.v(1774) " "Verilog HDL assignment warning at ball.v(1774): truncated value with size 5 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188823172 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 ball.v(1792) " "Verilog HDL assignment warning at ball.v(1792): truncated value with size 5 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188823172 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 ball.v(1793) " "Verilog HDL assignment warning at ball.v(1793): truncated value with size 5 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188823172 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 ball.v(1794) " "Verilog HDL assignment warning at ball.v(1794): truncated value with size 5 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188823172 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 ball.v(1795) " "Verilog HDL assignment warning at ball.v(1795): truncated value with size 5 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188823172 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 ball.v(1796) " "Verilog HDL assignment warning at ball.v(1796): truncated value with size 5 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188823172 "|ball|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 ball.v(1797) " "Verilog HDL assignment warning at ball.v(1797): truncated value with size 5 to match size of target (2)" {  } { { "ball.v" "" { Text "W:/test/ball.v" 1797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543188823172 "|ball|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "ball.v" "VGA" { Text "W:/test/ball.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188823375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/test/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188823422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/test/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188823484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/test/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188823500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188823500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188823500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188823500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188823500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188823500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188823500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188823500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188823500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188823500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188823500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188823500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188823500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188823500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188823500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE main2bit.mif " "Parameter \"INIT_FILE\" = \"main2bit.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188823500 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/test/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543188823500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bgm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bgm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bgm1 " "Found entity 1: altsyncram_bgm1" {  } { { "db/altsyncram_bgm1.tdf" "" { Text "W:/test/db/altsyncram_bgm1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188823734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188823734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bgm1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bgm1:auto_generated " "Elaborating entity \"altsyncram_bgm1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bgm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188823734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "W:/test/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188823921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188823921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bgm1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_bgm1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_bgm1.tdf" "decode2" { Text "W:/test/db/altsyncram_bgm1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188823921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/test/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188824202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/test/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188824373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/test/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188824373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188824389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188824389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188824389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188824389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188824389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188824389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188824389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188824389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188824389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188824389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188824389 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "W:/test/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543188824389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "W:/test/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188824576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188824576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188824592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/test/vga_adapter/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188824623 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a0 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a1 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a2 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a3 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a4 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a5 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a6 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a7 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a8 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a9 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a10 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a11 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a12 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a13 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a14 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a15 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a16 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a17 " "Synthesized away node \"txtboxtest:txt1\|altsyncram:altsyncram_component\|altsyncram_gkg1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_gkg1.tdf" "" { Text "W:/test/db/altsyncram_gkg1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/txtboxall/txtboxtest.v" "" { Text "W:/test/roms/txtboxall/txtboxtest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a0 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a1 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a2 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a3 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a4 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a5 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a6 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a7 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a8 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a9 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a10 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a11 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a12 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a13 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a14 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a15 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a16 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a17 " "Synthesized away node \"finaltest:char3\|altsyncram:altsyncram_component\|altsyncram_v5g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "W:/test/db/altsyncram_v5g1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/final/finaltest.v" "" { Text "W:/test/roms/final/finaltest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a0 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a1 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a2 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a3 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a4 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a5 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a6 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a7 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a8 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a9 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a10 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a11 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a12 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a13 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a14 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a15 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a16 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a17 " "Synthesized away node \"drunktest:char2\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "W:/test/db/altsyncram_p6g1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/drunk/drunktest.v" "" { Text "W:/test/roms/drunk/drunktest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a0 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a1 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a2 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a3 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a4 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a5 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a6 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a7 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a8 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a9 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a10 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a11 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a12 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a13 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a14 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a15 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a16 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a17 " "Synthesized away node \"mainchartest:char1\|altsyncram:altsyncram_component\|altsyncram_ofg1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ofg1.tdf" "" { Text "W:/test/db/altsyncram_ofg1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "roms/mainchar/mainchartest.v" "" { Text "W:/test/roms/mainchar/mainchartest.v" 81 0 0 } } { "ball.v" "" { Text "W:/test/ball.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188825497 "|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543188825497 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543188825497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c_print\[4\] " "LATCH primitive \"c_print\[4\]\" is permanently enabled" {  } { { "ball.v" "" { Text "W:/test/ball.v" 230 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543188827883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c_print\[5\] " "LATCH primitive \"c_print\[5\]\" is permanently enabled" {  } { { "ball.v" "" { Text "W:/test/ball.v" 230 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543188827883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c_print\[2\] " "LATCH primitive \"c_print\[2\]\" is permanently enabled" {  } { { "ball.v" "" { Text "W:/test/ball.v" 230 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543188827883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c_print\[3\] " "LATCH primitive \"c_print\[3\]\" is permanently enabled" {  } { { "ball.v" "" { Text "W:/test/ball.v" 230 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543188827883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c_print\[0\] " "LATCH primitive \"c_print\[0\]\" is permanently enabled" {  } { { "ball.v" "" { Text "W:/test/ball.v" 230 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543188827883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "c_print\[1\] " "LATCH primitive \"c_print\[1\]\" is permanently enabled" {  } { { "ball.v" "" { Text "W:/test/ball.v" 230 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543188827883 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bosses:b0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bosses:b0\|Mod0\"" {  } { { "ball.v" "Mod0" { Text "W:/test/ball.v" 2449 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188831581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bosses:b0\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bosses:b0\|Mod2\"" {  } { { "ball.v" "Mod2" { Text "W:/test/ball.v" 2687 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188831581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bosses:b0\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bosses:b0\|Mod3\"" {  } { { "ball.v" "Mod3" { Text "W:/test/ball.v" 2770 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188831581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bosses:b0\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bosses:b0\|Mod5\"" {  } { { "ball.v" "Mod5" { Text "W:/test/ball.v" 2785 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188831581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bosses:b0\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bosses:b0\|Mod4\"" {  } { { "ball.v" "Mod4" { Text "W:/test/ball.v" 2783 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188831581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bosses:b0\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bosses:b0\|Mod7\"" {  } { { "ball.v" "Mod7" { Text "W:/test/ball.v" 2803 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188831581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bosses:b0\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bosses:b0\|Mod6\"" {  } { { "ball.v" "Mod6" { Text "W:/test/ball.v" 2801 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188831581 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bosses:b0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bosses:b0\|Mod1\"" {  } { { "ball.v" "Mod1" { Text "W:/test/ball.v" 2453 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188831581 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543188831581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bosses:b0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bosses:b0\|lpm_divide:Mod0\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2449 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188831737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bosses:b0\|lpm_divide:Mod0 " "Instantiated megafunction \"bosses:b0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188831737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188831737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188831737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188831737 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 2449 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543188831737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "W:/test/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188831924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188831924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "W:/test/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188832002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188832002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "W:/test/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188832095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188832095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bosses:b0\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"bosses:b0\|lpm_divide:Mod2\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188832173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bosses:b0\|lpm_divide:Mod2 " "Instantiated megafunction \"bosses:b0\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188832173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188832173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188832173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188832173 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 2687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543188832173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bosses:b0\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"bosses:b0\|lpm_divide:Mod3\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2770 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188832267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bosses:b0\|lpm_divide:Mod3 " "Instantiated megafunction \"bosses:b0\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188832267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188832267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188832267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188832267 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 2770 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543188832267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_22m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_22m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_22m " "Found entity 1: lpm_divide_22m" {  } { { "db/lpm_divide_22m.tdf" "" { Text "W:/test/db/lpm_divide_22m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188832454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188832454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5kh " "Found entity 1: sign_div_unsign_5kh" {  } { { "db/sign_div_unsign_5kh.tdf" "" { Text "W:/test/db/sign_div_unsign_5kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188832532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188832532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gse " "Found entity 1: alt_u_div_gse" {  } { { "db/alt_u_div_gse.tdf" "" { Text "W:/test/db/alt_u_div_gse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188832626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188832626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bosses:b0\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"bosses:b0\|lpm_divide:Mod5\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2785 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188832688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bosses:b0\|lpm_divide:Mod5 " "Instantiated megafunction \"bosses:b0\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188832688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188832688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188832688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188832688 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 2785 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543188832688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "W:/test/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188832875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188832875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "W:/test/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188832953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188832953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "W:/test/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188833047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188833047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bosses:b0\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"bosses:b0\|lpm_divide:Mod4\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2783 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188833109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bosses:b0\|lpm_divide:Mod4 " "Instantiated megafunction \"bosses:b0\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188833109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188833109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188833109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188833109 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 2783 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543188833109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bosses:b0\|lpm_divide:Mod7 " "Elaborated megafunction instantiation \"bosses:b0\|lpm_divide:Mod7\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2803 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188833219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bosses:b0\|lpm_divide:Mod7 " "Instantiated megafunction \"bosses:b0\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188833234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188833234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188833234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188833234 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 2803 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543188833234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "W:/test/db/lpm_divide_j3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188833406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188833406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "W:/test/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188833499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188833499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "W:/test/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188833640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188833640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bosses:b0\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"bosses:b0\|lpm_divide:Mod6\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2801 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188833749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bosses:b0\|lpm_divide:Mod6 " "Instantiated megafunction \"bosses:b0\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188833749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188833749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188833749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188833749 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 2801 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543188833749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "W:/test/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188833921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188833921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "W:/test/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188834014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188834014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "W:/test/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188834186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188834186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bosses:b0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"bosses:b0\|lpm_divide:Mod1\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 2453 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188834279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bosses:b0\|lpm_divide:Mod1 " "Instantiated megafunction \"bosses:b0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188834279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188834279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188834279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543188834279 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 2453 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543188834279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92m " "Found entity 1: lpm_divide_92m" {  } { { "db/lpm_divide_92m.tdf" "" { Text "W:/test/db/lpm_divide_92m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188834467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188834467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "W:/test/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188834560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188834560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_use.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_use " "Found entity 1: alt_u_div_use" {  } { { "db/alt_u_div_use.tdf" "" { Text "W:/test/db/alt_u_div_use.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543188834654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188834654 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543188836432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state_all.PONG_CYCLE_START_9367 " "Latch control:c0\|next_state_all.PONG_CYCLE_START_9367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state_all.GAME_CYCLE_X " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state_all.GAME_CYCLE_X" {  } { { "ball.v" "" { Text "W:/test/ball.v" 566 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543188836619 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543188836619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state_all.GAME_USER_WAIT_8322 " "Latch control:c0\|next_state_all.GAME_USER_WAIT_8322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|game_scenario_id\[3\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|game_scenario_id\[3\]" {  } { { "ball.v" "" { Text "W:/test/ball.v" 961 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543188836619 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543188836619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state_all.GAME_CYCLE_MAIN_9403 " "Latch control:c0\|next_state_all.GAME_CYCLE_MAIN_9403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|game_scenario_id\[0\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|game_scenario_id\[0\]" {  } { { "ball.v" "" { Text "W:/test/ball.v" 961 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543188836619 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543188836619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state_all.GAME_CYCLE_SCENARIO_8471 " "Latch control:c0\|next_state_all.GAME_CYCLE_SCENARIO_8471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|game_scenario_id\[3\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|game_scenario_id\[3\]" {  } { { "ball.v" "" { Text "W:/test/ball.v" 961 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543188836619 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543188836619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state_all.GAME_CYCLE_CHOOSE_8283 " "Latch control:c0\|next_state_all.GAME_CYCLE_CHOOSE_8283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|game_scenario_id\[0\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|game_scenario_id\[0\]" {  } { { "ball.v" "" { Text "W:/test/ball.v" 961 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543188836619 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543188836619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state_all.GAME_CYCLE_DRAWBG_8693 " "Latch control:c0\|next_state_all.GAME_CYCLE_DRAWBG_8693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|current_state_all.GAME_CYCLE_X " "Ports D and ENA on the latch are fed by the same signal control:c0\|current_state_all.GAME_CYCLE_X" {  } { { "ball.v" "" { Text "W:/test/ball.v" 566 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543188836619 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543188836619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state_all.GAME_CYCLE_CHAR_8400 " "Latch control:c0\|next_state_all.GAME_CYCLE_CHAR_8400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|game_scenario_id\[3\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|game_scenario_id\[3\]" {  } { { "ball.v" "" { Text "W:/test/ball.v" 961 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543188836619 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543188836619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|next_state_all.GAME_CYCLE_TXTBOX_8362 " "Latch control:c0\|next_state_all.GAME_CYCLE_TXTBOX_8362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|game_scenario_id\[3\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|game_scenario_id\[3\]" {  } { { "ball.v" "" { Text "W:/test/ball.v" 961 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543188836619 ""}  } { { "ball.v" "" { Text "W:/test/ball.v" 590 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543188836619 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ball.v" "" { Text "W:/test/ball.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ball.v" "" { Text "W:/test/ball.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ball.v" "" { Text "W:/test/ball.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ball.v" "" { Text "W:/test/ball.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ball.v" "" { Text "W:/test/ball.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "ball.v" "" { Text "W:/test/ball.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543188844482 "|ball|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543188844482 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543188844934 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543188854326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543188856291 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543188856291 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543188856603 ""}  } { { "db/altpll_80u.tdf" "" { Text "W:/test/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1543188856603 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188857180 "|ball|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188857180 "|ball|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188857180 "|ball|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188857180 "|ball|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188857180 "|ball|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[5\] " "No output dependent on input pin \"KEY\[5\]\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188857180 "|ball|KEY[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[6\] " "No output dependent on input pin \"KEY\[6\]\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188857180 "|ball|KEY[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[7\] " "No output dependent on input pin \"KEY\[7\]\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188857180 "|ball|KEY[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[8\] " "No output dependent on input pin \"KEY\[8\]\"" {  } { { "ball.v" "" { Text "W:/test/ball.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543188857180 "|ball|KEY[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543188857180 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2907 " "Implemented 2907 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543188857212 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543188857212 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2685 " "Implemented 2685 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543188857212 ""} { "Info" "ICUT_CUT_TM_RAMS" "120 " "Implemented 120 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543188857212 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543188857212 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543188857212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 303 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 303 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "814 " "Peak virtual memory: 814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543188857414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 18:34:17 2018 " "Processing ended: Sun Nov 25 18:34:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543188857414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543188857414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543188857414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543188857414 ""}
